<!-- 상단 배너 -->
<img src="https://capsule-render.vercel.app/api?type=waving&color=gradient&height=160&section=header" />

<!-- 소개 -->
<h3 align="center">👋 Hi, I'm <strong>HeeSik</strong></h3>
<h4 align="center">Majored in Electronic Engineering Gachon University</h4>

<p align="center">
💡 Passionate about Digital Circuit Design, Signal Processing, and Embedded Systems
</p>

---

<!-- 기술 스택 -->
<h3 align="center">⚙️ Tech Stack</h3> 

<p align="center">
  <!-- HDL -->
  <img src="https://img.shields.io/badge/Verilog-1E90FF?style=for-the-badge&logo=verilog&logoColor=white"/>
  <img src="https://img.shields.io/badge/SystemVerilog-7B68EE?style=for-the-badge&logo=verilog&logoColor=white"/>
  <!-- Programming -->
  <img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white"/>
  <img src="https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white"/>
  <img src="https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=mathworks&logoColor=white"/>
  <img src="https://img.shields.io/badge/Git-F05032?style=for-the-badge&logo=git&logoColor=white"/>
</p>

---

<!-- 블로그 -->
<h3 align="center">📚 My Study Logs</h3> 
<p align="center">
  <a href="https://www.notion.so/he_sik2-log-222ecb5e8c768050923ccc4934ae517c" target="_blank">
    <img src="https://img.shields.io/badge/Notion-he_sik2_log-black?style=for-the-badge&logo=notion&logoColor=white"/>
  </a>
</p>

---

<!-- 프로젝트 -->
<h3 align="center">📂 Featured Projects</h3> 

<table align="center">
  <tr>
    <th>프로젝트</th>
    <th>설명</th>
  </tr>
  <tr>
    <td><a href="https://github.com/heesik-kwon/Smart-Measurement-Project"><b>UART Sensor Design</b></a></td>
    <td>Verilog 기반 스마트 계측 시스템.<br>Stopwatch & Watch, HC-SR04 초음파 센서, DHT11 온습도 센서, FIFO & UART 통신 설계.</td>
  </tr>
  <tr>
    <td><a href="https://github.com/heesik-kwon/FIR-Filter-Design"><b>FIR Filter Design</b></a></td>
    <td>Fixed Point 기반 33탭 RRC 필터를 SystemVerilog로 구현하여 FIR 필터 구조 설계.</td>
  </tr>
  <tr>
    <td><a href="https://github.com/heesik-kwon/Fast-Fourier-Transform"><b>FFT Architecture</b></a></td>
    <td>고정소수점 기반 FFT 연산을 SystemVerilog로 설계 및 검증한 디지털 신호처리 프로젝트.</td>
  </tr>
  <tr>
    <td><a href="#"><b>RISC-V CPU</b></a></td>
    <td>추가 예정</td>
  </tr>
</table>

---

<!-- GitHub Stats -->
<h3 align="center">📊 GitHub Stats</h3> 

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=heesik-kwon&show_icons=true&theme=tokyonight" height="150"/>
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=heesik-kwon&layout=compact&theme=tokyonight" height="150"/>
</p>

---

<!-- 하단 배너 -->
<img src="https://capsule-render.vercel.app/api?type=waving&color=gradient&height=120&section=footer"/>
