\hypertarget{structr3__t}{}\section{r3\+\_\+t Struct Reference}
\label{structr3__t}\index{r3\+\_\+t@{r3\+\_\+t}}


A\+D\+F4351 R3 structure Band Select Clock Mode \mbox{[}D\+B23\mbox{]} (B\+S\+CM) \mbox{[}D\+B23\mbox{]} = 1, use if you need fast band selection Suitable for P\+FD frequencies $>$ 125k\+Hz. Keep band select clock divider $<$= 254. \mbox{[}D\+B23\mbox{]} = 0, use if P\+FD frequencies are $<$ 125k\+Hz.  




{\ttfamily \#include $<$adf4351.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{send_8c_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t} \hyperlink{structr3__t_a4d5d480a6e629c07e0bb5575fb0023bb}{Control\+Bits}\+:3
\item 
\hyperlink{send_8c_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t} \hyperlink{structr3__t_ad53a3132e2a6601f80cb4e455a4dea49}{Clk\+Div}\+:12
\item 
\hyperlink{send_8c_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t} \hyperlink{structr3__t_a29d101adb2cb66623bba16d9783cf752}{Clk\+Div\+Mode}\+:2
\item 
\hyperlink{send_8c_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t} \hyperlink{structr3__t_aa10065b1b2c2aed70a9e4427e76db29a}{res0L}\+:1
\item 
\hyperlink{send_8c_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t} \hyperlink{structr3__t_a295a90a5720da8b88db8bf1420c806e2}{C\+SR}\+:1
\item 
\hyperlink{send_8c_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t} \hyperlink{structr3__t_ab655f5b258ae1446791fbe557680daa6}{res1L}\+:2
\item 
\hyperlink{send_8c_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t} \hyperlink{structr3__t_a61a4e7b02af2c11e18e823eac349fabf}{C\+PC}\+:1
\item 
\hyperlink{send_8c_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t} \hyperlink{structr3__t_a5f81f8e2e2dedd4c4b7d939e51ae2c4c}{A\+B\+PW}\+:1
\item 
\hyperlink{send_8c_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t} \hyperlink{structr3__t_a47117d4da83d72bd3e84a4f1f9804120}{Band\+Clk\+Mode}\+:1
\item 
\hyperlink{send_8c_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t} \hyperlink{structr3__t_a2a1f40b19f451868336ca6558f653f1d}{res2L}\+:8
\end{DoxyCompactItemize}


\subsection{Detailed Description}
A\+D\+F4351 R3 structure Band Select Clock Mode \mbox{[}D\+B23\mbox{]} (B\+S\+CM) \mbox{[}D\+B23\mbox{]} = 1, use if you need fast band selection Suitable for P\+FD frequencies $>$ 125k\+Hz. Keep band select clock divider $<$= 254. \mbox{[}D\+B23\mbox{]} = 0, use if P\+FD frequencies are $<$ 125k\+Hz. 

Antibacklash Pulse Width \mbox{[}D\+B22\mbox{]} (A\+B\+PW) \mbox{[}D\+B22\mbox{]} = 0, P\+FD antibacklash pulse width = 6ns Use for fraction-\/N mode. \mbox{[}D\+B22\mbox{]} = 1, P\+FD antibacklash pulse width = 3ns Use for integer-\/N mode. Gives better noise and spur values.

Charge Pump Cancelation \mbox{[}D\+B21\mbox{]} (C\+PC) \mbox{[}D\+B21\mbox{]} = 0, use this when you choose fraction-\/N mode \mbox{[}D\+B21\mbox{]} = 1, use this when you choose integer-\/N mode

Cycle Slip Reduction \mbox{[}D\+B18\mbox{]} (C\+SR) \mbox{[}D\+B18\mbox{]} = 1, enable cycle slip reduction Gives fater lock times P\+FD M\+U\+ST be 50\% to work Charge Pump Current must be minimum

Clock Divider Mode \mbox{[}D\+B16\+:D\+B15\mbox{]} (Clk\+Div\+Mode) \mbox{[}D\+B16\+:D\+B15\mbox{]} = 10, activate phase resync. \mbox{[}D\+B16\+:D\+B15\mbox{]} = 01, activate faster lock. \mbox{[}D\+B16\+:D\+B15\mbox{]} = 00, disable Clock Divider

Clock Divider 12bits \mbox{[}D\+B14\+:D\+B3\mbox{]} (Clk\+Div) Timeout counter for activation of phase resync also sets timeout for fast lock. 

Definition at line 227 of file adf4351.\+h.



\subsection{Field Documentation}
\index{r3\+\_\+t@{r3\+\_\+t}!A\+B\+PW@{A\+B\+PW}}
\index{A\+B\+PW@{A\+B\+PW}!r3\+\_\+t@{r3\+\_\+t}}
\subsubsection[{\texorpdfstring{A\+B\+PW}{ABPW}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} r3\+\_\+t\+::\+A\+B\+PW}\hypertarget{structr3__t_a5f81f8e2e2dedd4c4b7d939e51ae2c4c}{}\label{structr3__t_a5f81f8e2e2dedd4c4b7d939e51ae2c4c}
bit\+: 22 Antibacklash Pulse Width 

Definition at line 236 of file adf4351.\+h.



Referenced by A\+D\+F4351\+\_\+dump\+\_\+registers(), A\+D\+F4351\+\_\+\+Get\+Reg32(), and A\+D\+F4351\+\_\+\+Init().

\index{r3\+\_\+t@{r3\+\_\+t}!Band\+Clk\+Mode@{Band\+Clk\+Mode}}
\index{Band\+Clk\+Mode@{Band\+Clk\+Mode}!r3\+\_\+t@{r3\+\_\+t}}
\subsubsection[{\texorpdfstring{Band\+Clk\+Mode}{BandClkMode}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} r3\+\_\+t\+::\+Band\+Clk\+Mode}\hypertarget{structr3__t_a47117d4da83d72bd3e84a4f1f9804120}{}\label{structr3__t_a47117d4da83d72bd3e84a4f1f9804120}
bit\+: 23 Band Select Clock Mode 

Definition at line 237 of file adf4351.\+h.



Referenced by A\+D\+F4351\+\_\+\+Config(), A\+D\+F4351\+\_\+dump\+\_\+registers(), A\+D\+F4351\+\_\+\+Get\+Reg32(), and A\+D\+F4351\+\_\+\+Init().

\index{r3\+\_\+t@{r3\+\_\+t}!Clk\+Div@{Clk\+Div}}
\index{Clk\+Div@{Clk\+Div}!r3\+\_\+t@{r3\+\_\+t}}
\subsubsection[{\texorpdfstring{Clk\+Div}{ClkDiv}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} r3\+\_\+t\+::\+Clk\+Div}\hypertarget{structr3__t_ad53a3132e2a6601f80cb4e455a4dea49}{}\label{structr3__t_ad53a3132e2a6601f80cb4e455a4dea49}
bit\+: 3..14 12bit Clock Divider 

Definition at line 230 of file adf4351.\+h.



Referenced by A\+D\+F4351\+\_\+dump\+\_\+registers(), A\+D\+F4351\+\_\+\+Get\+Reg32(), and A\+D\+F4351\+\_\+\+Init().

\index{r3\+\_\+t@{r3\+\_\+t}!Clk\+Div\+Mode@{Clk\+Div\+Mode}}
\index{Clk\+Div\+Mode@{Clk\+Div\+Mode}!r3\+\_\+t@{r3\+\_\+t}}
\subsubsection[{\texorpdfstring{Clk\+Div\+Mode}{ClkDivMode}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} r3\+\_\+t\+::\+Clk\+Div\+Mode}\hypertarget{structr3__t_a29d101adb2cb66623bba16d9783cf752}{}\label{structr3__t_a29d101adb2cb66623bba16d9783cf752}
bit\+: 15..16 Clock Divider Mode 

Definition at line 231 of file adf4351.\+h.



Referenced by A\+D\+F4351\+\_\+dump\+\_\+registers(), A\+D\+F4351\+\_\+\+Get\+Reg32(), and A\+D\+F4351\+\_\+\+Init().

\index{r3\+\_\+t@{r3\+\_\+t}!Control\+Bits@{Control\+Bits}}
\index{Control\+Bits@{Control\+Bits}!r3\+\_\+t@{r3\+\_\+t}}
\subsubsection[{\texorpdfstring{Control\+Bits}{ControlBits}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} r3\+\_\+t\+::\+Control\+Bits}\hypertarget{structr3__t_a4d5d480a6e629c07e0bb5575fb0023bb}{}\label{structr3__t_a4d5d480a6e629c07e0bb5575fb0023bb}
bit\+: 0.. 2 control bits 

Definition at line 229 of file adf4351.\+h.



Referenced by A\+D\+F4351\+\_\+\+Init().

\index{r3\+\_\+t@{r3\+\_\+t}!C\+PC@{C\+PC}}
\index{C\+PC@{C\+PC}!r3\+\_\+t@{r3\+\_\+t}}
\subsubsection[{\texorpdfstring{C\+PC}{CPC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} r3\+\_\+t\+::\+C\+PC}\hypertarget{structr3__t_a61a4e7b02af2c11e18e823eac349fabf}{}\label{structr3__t_a61a4e7b02af2c11e18e823eac349fabf}
bit\+: 21 Charge Cancelation 

Definition at line 235 of file adf4351.\+h.



Referenced by A\+D\+F4351\+\_\+dump\+\_\+registers(), A\+D\+F4351\+\_\+\+Get\+Reg32(), and A\+D\+F4351\+\_\+\+Init().

\index{r3\+\_\+t@{r3\+\_\+t}!C\+SR@{C\+SR}}
\index{C\+SR@{C\+SR}!r3\+\_\+t@{r3\+\_\+t}}
\subsubsection[{\texorpdfstring{C\+SR}{CSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} r3\+\_\+t\+::\+C\+SR}\hypertarget{structr3__t_a295a90a5720da8b88db8bf1420c806e2}{}\label{structr3__t_a295a90a5720da8b88db8bf1420c806e2}
bit\+: 18 C\+SR Enable 

Definition at line 233 of file adf4351.\+h.



Referenced by A\+D\+F4351\+\_\+dump\+\_\+registers(), A\+D\+F4351\+\_\+\+Get\+Reg32(), and A\+D\+F4351\+\_\+\+Init().

\index{r3\+\_\+t@{r3\+\_\+t}!res0L@{res0L}}
\index{res0L@{res0L}!r3\+\_\+t@{r3\+\_\+t}}
\subsubsection[{\texorpdfstring{res0L}{res0L}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} r3\+\_\+t\+::res0L}\hypertarget{structr3__t_aa10065b1b2c2aed70a9e4427e76db29a}{}\label{structr3__t_aa10065b1b2c2aed70a9e4427e76db29a}
bit\+: 17 reserved 

Definition at line 232 of file adf4351.\+h.



Referenced by A\+D\+F4351\+\_\+\+Init().

\index{r3\+\_\+t@{r3\+\_\+t}!res1L@{res1L}}
\index{res1L@{res1L}!r3\+\_\+t@{r3\+\_\+t}}
\subsubsection[{\texorpdfstring{res1L}{res1L}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} r3\+\_\+t\+::res1L}\hypertarget{structr3__t_ab655f5b258ae1446791fbe557680daa6}{}\label{structr3__t_ab655f5b258ae1446791fbe557680daa6}
bit\+: 19..20 reserved 

Definition at line 234 of file adf4351.\+h.



Referenced by A\+D\+F4351\+\_\+\+Init().

\index{r3\+\_\+t@{r3\+\_\+t}!res2L@{res2L}}
\index{res2L@{res2L}!r3\+\_\+t@{r3\+\_\+t}}
\subsubsection[{\texorpdfstring{res2L}{res2L}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} r3\+\_\+t\+::res2L}\hypertarget{structr3__t_a2a1f40b19f451868336ca6558f653f1d}{}\label{structr3__t_a2a1f40b19f451868336ca6558f653f1d}
bit\+: 24..31 reserved 

Definition at line 238 of file adf4351.\+h.



Referenced by A\+D\+F4351\+\_\+\+Init().



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
adf4351/\hyperlink{adf4351_8h}{adf4351.\+h}\end{DoxyCompactItemize}
