
test.elf:     file format elf32-littlenios2
test.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x01000224

Program Header:
    LOAD off    0x00001000 vaddr 0x01000000 paddr 0x01000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x01000020 paddr 0x01000020 align 2**12
         filesz 0x00000fc8 memsz 0x00000fc8 flags r-x
    LOAD off    0x00002000 vaddr 0x00000000 paddr 0x01000fe8 align 2**12
         filesz 0x00000604 memsz 0x00000724 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  01000000  01000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000204  01000020  01000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00000dc4  01000224  01000224  00001224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       0000000c  00000000  01000fe8  00002000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000005f8  0000000c  01000ff4  0000200c  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000120  00000604  010015ec  00002604  2**2
                  ALLOC, SMALL_DATA
  6 .new_sdram_controller_0 00000000  00000724  00000724  00002604  2**0
                  CONTENTS
  7 .onchip_memory2_0 00000000  010015ec  010015ec  00002604  2**0
                  CONTENTS
  8 .onchip_memory2_1 00000000  01001000  01001000  00002604  2**0
                  CONTENTS
  9 .comment      0000002c  00000000  00000000  00002604  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 000003d8  00000000  00000000  00002630  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0000ed8d  00000000  00000000  00002a08  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00003436  00000000  00000000  00011795  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00002e03  00000000  00000000  00014bcb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000604  00000000  00000000  000179d0  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000015bc  00000000  00000000  00017fd4  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    00000315  00000000  00000000  00019590  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_alt_sim_info 00000010  00000000  00000000  000198a8  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00000100  00000000  00000000  000198b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .thread_model 00000003  00000000  00000000  0001af1c  2**0
                  CONTENTS, READONLY
 20 .cpu          0000000c  00000000  00000000  0001af1f  2**0
                  CONTENTS, READONLY
 21 .qsys         00000001  00000000  00000000  0001af2b  2**0
                  CONTENTS, READONLY
 22 .simulation_enabled 00000001  00000000  00000000  0001af2c  2**0
                  CONTENTS, READONLY
 23 .stderr_dev   00000004  00000000  00000000  0001af2d  2**0
                  CONTENTS, READONLY
 24 .stdin_dev    00000004  00000000  00000000  0001af31  2**0
                  CONTENTS, READONLY
 25 .stdout_dev   00000004  00000000  00000000  0001af35  2**0
                  CONTENTS, READONLY
 26 .sopc_system_name 00000004  00000000  00000000  0001af39  2**0
                  CONTENTS, READONLY
 27 .quartus_project_dir 00000026  00000000  00000000  0001af3d  2**0
                  CONTENTS, READONLY
 28 .jdi          00003941  00000000  00000000  0001af63  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
01000000 l    d  .entry	00000000 .entry
01000020 l    d  .exceptions	00000000 .exceptions
01000224 l    d  .text	00000000 .text
00000000 l    d  .rodata	00000000 .rodata
0000000c l    d  .rwdata	00000000 .rwdata
00000604 l    d  .bss	00000000 .bss
00000724 l    d  .new_sdram_controller_0	00000000 .new_sdram_controller_0
010015ec l    d  .onchip_memory2_0	00000000 .onchip_memory2_0
01001000 l    d  .onchip_memory2_1	00000000 .onchip_memory2_1
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 C:/Users/User/Desktop/testprojectQ20.1/software/test_bsp/obj/HAL/src/crt0.o
0100025c l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 alt_load.c
01000334 l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
010004fc l     F .text	0000007c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 alt_close.c
010005fc l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
01000734 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
000001b4 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
0000061c g     O .bss	00000004 alt_instruction_exception_handler
01000420 g     F .text	00000060 alt_main
00000624 g     O .bss	00000100 alt_irq
01000ff4 g       *ABS*	00000000 __flash_rwdata_start
01000cfc g     F .text	00000024 altera_nios2_gen2_irq_init
01000000 g     F .entry	0000000c __reset
01000020 g       *ABS*	00000000 __flash_exceptions_start
00000620 g     O .bss	00000004 errno
00000608 g     O .bss	00000004 alt_argv
000085d8 g       *ABS*	00000000 _gp
00000034 g     O .rwdata	00000180 alt_fd_list
01000fe8 g       *ABS*	00000000 __DTOR_END__
01000d20 g     F .text	00000098 alt_exception_cause_generated_bad_addr
01000000 g       *ABS*	00000000 __alt_mem_onchip_memory2_0
000005e8 g     O .rwdata	00000004 alt_max_fd
000005fc g     O .rwdata	00000004 _global_impure_ptr
00000724 g       *ABS*	00000000 __bss_end
010009f8 g     F .text	000000e8 alt_iic_isr_register
01000bf4 g     F .text	00000108 alt_tick
010009ac g     F .text	0000004c alt_ic_irq_enabled
01000b50 g     F .text	000000a4 alt_alarm_stop
00000610 g     O .bss	00000004 alt_irq_active
010000fc g     F .exceptions	000000c8 alt_irq_handler
0000000c g     O .rwdata	00000028 alt_dev_null
01000714 g     F .text	00000020 alt_dcache_flush_all
00000604 g       *ABS*	00000000 __ram_rwdata_end
000005e0 g     O .rwdata	00000008 alt_dev_list
0000000c g       *ABS*	00000000 __ram_rodata_end
00000724 g       *ABS*	00000000 end
010001c4 g     F .exceptions	00000060 alt_instruction_exception_entry
01000fe8 g       *ABS*	00000000 __CTOR_LIST__
01000000 g       *ABS*	00000000 __alt_stack_pointer
01000578 g     F .text	00000084 alt_avalon_timer_sc_init
01000e90 g     F .text	00000120 __call_exitprocs
01000224 g     F .text	0000003c _start
00000614 g     O .bss	00000004 _alt_tick_rate
00000618 g     O .bss	00000004 _alt_nticks
010004bc g     F .text	00000040 alt_sys_init
01000e00 g     F .text	00000090 __register_exitproc
0000000c g       *ABS*	00000000 __ram_rwdata_start
00000000 g       *ABS*	00000000 __ram_rodata_start
01001000 g       *ABS*	00000000 __alt_mem_onchip_memory2_1
00000724 g       *ABS*	00000000 __alt_stack_base
00000604 g       *ABS*	00000000 __bss_start
01000260 g     F .text	000000d4 main
0000060c g     O .bss	00000004 alt_envp
000005ec g     O .rwdata	00000004 alt_errno
01000fe8 g       *ABS*	00000000 __CTOR_END__
01000fe8 g       *ABS*	00000000 __flash_rodata_start
01000fe8 g       *ABS*	00000000 __DTOR_LIST__
01000480 g     F .text	0000003c alt_irq_init
01000ae0 g     F .text	00000070 alt_release_fd
01000db8 g     F .text	00000014 atexit
00000600 g     O .rwdata	00000004 _impure_ptr
00000604 g     O .bss	00000004 alt_argc
010007c4 g     F .text	00000064 _do_dtors
01000020 g       .exceptions	00000000 alt_irq_entry
000005d8 g     O .rwdata	00000008 alt_fs_list
01000020 g       *ABS*	00000000 __ram_exceptions_start
00000000 g       *ABS*	00000000 __alt_mem_new_sdram_controller_0
01000848 g     F .text	00000050 alt_ic_isr_register
00000604 g       *ABS*	00000000 _edata
00000724 g       *ABS*	00000000 _end
01000224 g       *ABS*	00000000 __ram_exceptions_end
01000920 g     F .text	0000008c alt_ic_irq_disable
01000dcc g     F .text	00000034 exit
01000000 g       *ABS*	00000000 __alt_data_end
01000020 g     F .exceptions	00000000 alt_exception
01000fb0 g     F .text	00000038 _exit
01000828 g     F .text	00000020 alt_icache_flush_all
000005f0 g     O .rwdata	00000004 alt_priority_mask
01000898 g     F .text	00000088 alt_ic_irq_enable
000005f4 g     O .rwdata	00000008 alt_alarm_list
01000760 g     F .text	00000064 _do_ctors
01000638 g     F .text	000000dc close
0100039c g     F .text	00000084 alt_load



Disassembly of section .entry:

01000000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
 1000000:	00404034 	movhi	at,256
    ori r1, r1, %lo(_start)
 1000004:	08408914 	ori	at,at,548
    jmp r1
 1000008:	0800683a 	jmp	at
	...

Disassembly of section .exceptions:

01000020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
 1000020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
 1000024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
 1000028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
 100002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
 1000030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
 1000034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
 1000038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
 100003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
 1000040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
 1000044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
 1000048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
 100004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
 1000050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
 1000054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
 1000058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
 100005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
 1000060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
 1000064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
 1000068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
 100006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 1000070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 1000074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 1000078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 100007c:	10000326 	beq	r2,zero,100008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
 1000080:	20000226 	beq	r4,zero,100008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 1000084:	10000fc0 	call	10000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 1000088:	00000706 	br	10000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
 100008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
 1000090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
 1000094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
 1000098:	10001c40 	call	10001c4 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
 100009c:	1000021e 	bne	r2,zero,10000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
 10000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 10000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 10000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 10000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 10000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 10000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 10000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 10000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 10000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 10000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 10000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 10000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 10000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
 10000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 10000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 10000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 10000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 10000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 10000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 10000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 10000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
 10000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
 10000f8:	ef80083a 	eret

010000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 10000fc:	defff904 	addi	sp,sp,-28
 1000100:	dfc00615 	stw	ra,24(sp)
 1000104:	df000515 	stw	fp,20(sp)
 1000108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 100010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 1000110:	0005313a 	rdctl	r2,ipending
 1000114:	e0bffc15 	stw	r2,-16(fp)

  return active;
 1000118:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 100011c:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
 1000120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 1000124:	00800044 	movi	r2,1
 1000128:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 100012c:	e0ffff17 	ldw	r3,-4(fp)
 1000130:	e0bffe17 	ldw	r2,-8(fp)
 1000134:	1884703a 	and	r2,r3,r2
 1000138:	10001126 	beq	r2,zero,1000180 <alt_irq_handler+0x84>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 100013c:	e0bffd17 	ldw	r2,-12(fp)
 1000140:	100690fa 	slli	r3,r2,3
 1000144:	00800034 	movhi	r2,0
 1000148:	1885883a 	add	r2,r3,r2
 100014c:	10c18917 	ldw	r3,1572(r2)
 1000150:	e0bffd17 	ldw	r2,-12(fp)
 1000154:	100890fa 	slli	r4,r2,3
 1000158:	00800034 	movhi	r2,0
 100015c:	2085883a 	add	r2,r4,r2
 1000160:	10818a17 	ldw	r2,1576(r2)
 1000164:	1009883a 	mov	r4,r2
 1000168:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
 100016c:	0001883a 	nop
  NIOS2_READ_IPENDING (active);
 1000170:	0005313a 	rdctl	r2,ipending
 1000174:	e0bffb15 	stw	r2,-20(fp)
  return active;
 1000178:	e0bffb17 	ldw	r2,-20(fp)
 100017c:	00000706 	br	100019c <alt_irq_handler+0xa0>
      }
      mask <<= 1;
 1000180:	e0bffe17 	ldw	r2,-8(fp)
 1000184:	1085883a 	add	r2,r2,r2
 1000188:	e0bffe15 	stw	r2,-8(fp)
      i++;
 100018c:	e0bffd17 	ldw	r2,-12(fp)
 1000190:	10800044 	addi	r2,r2,1
 1000194:	e0bffd15 	stw	r2,-12(fp)
      if (active & mask)
 1000198:	003fe406 	br	100012c <alt_irq_handler+0x30>

    } while (1);

    active = alt_irq_pending ();
 100019c:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
 10001a0:	e0bfff17 	ldw	r2,-4(fp)
 10001a4:	103fde1e 	bne	r2,zero,1000120 <alt_irq_handler+0x24>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 10001a8:	0001883a 	nop
}
 10001ac:	0001883a 	nop
 10001b0:	e037883a 	mov	sp,fp
 10001b4:	dfc00117 	ldw	ra,4(sp)
 10001b8:	df000017 	ldw	fp,0(sp)
 10001bc:	dec00204 	addi	sp,sp,8
 10001c0:	f800283a 	ret

010001c4 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
 10001c4:	defffb04 	addi	sp,sp,-20
 10001c8:	dfc00415 	stw	ra,16(sp)
 10001cc:	df000315 	stw	fp,12(sp)
 10001d0:	df000304 	addi	fp,sp,12
 10001d4:	e13ffd15 	stw	r4,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
 10001d8:	00bfffc4 	movi	r2,-1
 10001dc:	e0bfff15 	stw	r2,-4(fp)
  badaddr = 0;
 10001e0:	e03ffe15 	stw	zero,-8(fp)
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
 10001e4:	d0a01117 	ldw	r2,-32700(gp)
 10001e8:	10000726 	beq	r2,zero,1000208 <alt_instruction_exception_entry+0x44>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
 10001ec:	d0a01117 	ldw	r2,-32700(gp)
 10001f0:	e0ffff17 	ldw	r3,-4(fp)
 10001f4:	e1bffe17 	ldw	r6,-8(fp)
 10001f8:	e17ffd17 	ldw	r5,-12(fp)
 10001fc:	1809883a 	mov	r4,r3
 1000200:	103ee83a 	callr	r2
 1000204:	00000206 	br	1000210 <alt_instruction_exception_entry+0x4c>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
 1000208:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
 100020c:	0005883a 	mov	r2,zero
}
 1000210:	e037883a 	mov	sp,fp
 1000214:	dfc00117 	ldw	ra,4(sp)
 1000218:	df000017 	ldw	fp,0(sp)
 100021c:	dec00204 	addi	sp,sp,8
 1000220:	f800283a 	ret

Disassembly of section .text:

01000224 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 1000224:	06c04034 	movhi	sp,256
    ori sp, sp, %lo(__alt_stack_pointer)
 1000228:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
 100022c:	06800034 	movhi	gp,0
    ori gp, gp, %lo(_gp)
 1000230:	d6a17614 	ori	gp,gp,34264
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 1000234:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
 1000238:	10818114 	ori	r2,r2,1540

    movhi r3, %hi(__bss_end)
 100023c:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
 1000240:	18c1c914 	ori	r3,r3,1828

    beq r2, r3, 1f
 1000244:	10c00326 	beq	r2,r3,1000254 <_start+0x30>

0:
    stw zero, (r2)
 1000248:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 100024c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 1000250:	10fffd36 	bltu	r2,r3,1000248 <_start+0x24>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
 1000254:	100039c0 	call	100039c <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 1000258:	10004200 	call	1000420 <alt_main>

0100025c <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 100025c:	003fff06 	br	100025c <alt_after_alt_main>

01000260 <main>:
 */

#include <stdio.h>
#include "system.h"
int main()
{
 1000260:	defffa04 	addi	sp,sp,-24
 1000264:	df000515 	stw	fp,20(sp)
 1000268:	df000504 	addi	fp,sp,20
	// Definir la dirección de memoria
	    char *direccion = (char *)NEW_SDRAM_CONTROLLER_0_BASE;
 100026c:	e03ffe15 	stw	zero,-8(fp)

	    // Cadena que deseas escribir
	    char cadena[] = "Hola mundo";
 1000270:	00801204 	movi	r2,72
 1000274:	e0bffb45 	stb	r2,-19(fp)
 1000278:	00801bc4 	movi	r2,111
 100027c:	e0bffb85 	stb	r2,-18(fp)
 1000280:	00801b04 	movi	r2,108
 1000284:	e0bffbc5 	stb	r2,-17(fp)
 1000288:	00801844 	movi	r2,97
 100028c:	e0bffc05 	stb	r2,-16(fp)
 1000290:	00800804 	movi	r2,32
 1000294:	e0bffc45 	stb	r2,-15(fp)
 1000298:	00801b44 	movi	r2,109
 100029c:	e0bffc85 	stb	r2,-14(fp)
 10002a0:	00801d44 	movi	r2,117
 10002a4:	e0bffcc5 	stb	r2,-13(fp)
 10002a8:	00801b84 	movi	r2,110
 10002ac:	e0bffd05 	stb	r2,-12(fp)
 10002b0:	00801904 	movi	r2,100
 10002b4:	e0bffd45 	stb	r2,-11(fp)
 10002b8:	00801bc4 	movi	r2,111
 10002bc:	e0bffd85 	stb	r2,-10(fp)
 10002c0:	e03ffdc5 	stb	zero,-9(fp)

	    // Copiar la cadena en la dirección de memoria byte por byte
	    int i;
	    for (i = 0; cadena[i] != '\0'; i++) {
 10002c4:	e03fff15 	stw	zero,-4(fp)
 10002c8:	00000a06 	br	10002f4 <main+0x94>
	        direccion[i] = cadena[i];
 10002cc:	e0bfff17 	ldw	r2,-4(fp)
 10002d0:	e0fffe17 	ldw	r3,-8(fp)
 10002d4:	1885883a 	add	r2,r3,r2
 10002d8:	e0ffff17 	ldw	r3,-4(fp)
 10002dc:	e0c7883a 	add	r3,fp,r3
 10002e0:	18fffb43 	ldbu	r3,-19(r3)
 10002e4:	10c00005 	stb	r3,0(r2)
	    for (i = 0; cadena[i] != '\0'; i++) {
 10002e8:	e0bfff17 	ldw	r2,-4(fp)
 10002ec:	10800044 	addi	r2,r2,1
 10002f0:	e0bfff15 	stw	r2,-4(fp)
 10002f4:	e0bfff17 	ldw	r2,-4(fp)
 10002f8:	e085883a 	add	r2,fp,r2
 10002fc:	10bffb43 	ldbu	r2,-19(r2)
 1000300:	10803fcc 	andi	r2,r2,255
 1000304:	1080201c 	xori	r2,r2,128
 1000308:	10bfe004 	addi	r2,r2,-128
 100030c:	103fef1e 	bne	r2,zero,10002cc <main+0x6c>
	    }

	    // Asegurarse de agregar el carácter nulo al final para que sea una cadena válida
	    direccion[i] = '\0';
 1000310:	e0bfff17 	ldw	r2,-4(fp)
 1000314:	e0fffe17 	ldw	r3,-8(fp)
 1000318:	1885883a 	add	r2,r3,r2
 100031c:	10000005 	stb	zero,0(r2)

	    // Verificar que la cadena se haya escrito en la dirección de memoria

	    return 0;
 1000320:	0005883a 	mov	r2,zero
}
 1000324:	e037883a 	mov	sp,fp
 1000328:	df000017 	ldw	fp,0(sp)
 100032c:	dec00104 	addi	sp,sp,4
 1000330:	f800283a 	ret

01000334 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
 1000334:	defffc04 	addi	sp,sp,-16
 1000338:	df000315 	stw	fp,12(sp)
 100033c:	df000304 	addi	fp,sp,12
 1000340:	e13fff15 	stw	r4,-4(fp)
 1000344:	e17ffe15 	stw	r5,-8(fp)
 1000348:	e1bffd15 	stw	r6,-12(fp)
  if (to != from)
 100034c:	e0fffe17 	ldw	r3,-8(fp)
 1000350:	e0bfff17 	ldw	r2,-4(fp)
 1000354:	18800c26 	beq	r3,r2,1000388 <alt_load_section+0x54>
  {
    while( to != end )
 1000358:	00000806 	br	100037c <alt_load_section+0x48>
    {
      *to++ = *from++;
 100035c:	e0ffff17 	ldw	r3,-4(fp)
 1000360:	18800104 	addi	r2,r3,4
 1000364:	e0bfff15 	stw	r2,-4(fp)
 1000368:	e0bffe17 	ldw	r2,-8(fp)
 100036c:	11000104 	addi	r4,r2,4
 1000370:	e13ffe15 	stw	r4,-8(fp)
 1000374:	18c00017 	ldw	r3,0(r3)
 1000378:	10c00015 	stw	r3,0(r2)
    while( to != end )
 100037c:	e0fffe17 	ldw	r3,-8(fp)
 1000380:	e0bffd17 	ldw	r2,-12(fp)
 1000384:	18bff51e 	bne	r3,r2,100035c <alt_load_section+0x28>
    }
  }
}
 1000388:	0001883a 	nop
 100038c:	e037883a 	mov	sp,fp
 1000390:	df000017 	ldw	fp,0(sp)
 1000394:	dec00104 	addi	sp,sp,4
 1000398:	f800283a 	ret

0100039c <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
 100039c:	defffe04 	addi	sp,sp,-8
 10003a0:	dfc00115 	stw	ra,4(sp)
 10003a4:	df000015 	stw	fp,0(sp)
 10003a8:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
 10003ac:	01800034 	movhi	r6,0
 10003b0:	31818104 	addi	r6,r6,1540
 10003b4:	01400034 	movhi	r5,0
 10003b8:	29400304 	addi	r5,r5,12
 10003bc:	01004034 	movhi	r4,256
 10003c0:	2103fd04 	addi	r4,r4,4084
 10003c4:	10003340 	call	1000334 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
 10003c8:	01804034 	movhi	r6,256
 10003cc:	31808904 	addi	r6,r6,548
 10003d0:	01404034 	movhi	r5,256
 10003d4:	29400804 	addi	r5,r5,32
 10003d8:	01004034 	movhi	r4,256
 10003dc:	21000804 	addi	r4,r4,32
 10003e0:	10003340 	call	1000334 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
 10003e4:	01800034 	movhi	r6,0
 10003e8:	31800304 	addi	r6,r6,12
 10003ec:	01400034 	movhi	r5,0
 10003f0:	29400004 	addi	r5,r5,0
 10003f4:	01004034 	movhi	r4,256
 10003f8:	2103fa04 	addi	r4,r4,4072
 10003fc:	10003340 	call	1000334 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
 1000400:	10007140 	call	1000714 <alt_dcache_flush_all>
  alt_icache_flush_all();
 1000404:	10008280 	call	1000828 <alt_icache_flush_all>
}
 1000408:	0001883a 	nop
 100040c:	e037883a 	mov	sp,fp
 1000410:	dfc00117 	ldw	ra,4(sp)
 1000414:	df000017 	ldw	fp,0(sp)
 1000418:	dec00204 	addi	sp,sp,8
 100041c:	f800283a 	ret

01000420 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 1000420:	defffd04 	addi	sp,sp,-12
 1000424:	dfc00215 	stw	ra,8(sp)
 1000428:	df000115 	stw	fp,4(sp)
 100042c:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 1000430:	0009883a 	mov	r4,zero
 1000434:	10004800 	call	1000480 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
 1000438:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 100043c:	10004bc0 	call	10004bc <alt_sys_init>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
 1000440:	10007600 	call	1000760 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
 1000444:	01004034 	movhi	r4,256
 1000448:	2101f104 	addi	r4,r4,1988
 100044c:	1000db80 	call	1000db8 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 1000450:	d0a00b17 	ldw	r2,-32724(gp)
 1000454:	d0e00c17 	ldw	r3,-32720(gp)
 1000458:	d1200d17 	ldw	r4,-32716(gp)
 100045c:	200d883a 	mov	r6,r4
 1000460:	180b883a 	mov	r5,r3
 1000464:	1009883a 	mov	r4,r2
 1000468:	10002600 	call	1000260 <main>
 100046c:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
 1000470:	01000044 	movi	r4,1
 1000474:	10006380 	call	1000638 <close>
  exit (result);
 1000478:	e13fff17 	ldw	r4,-4(fp)
 100047c:	1000dcc0 	call	1000dcc <exit>

01000480 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 1000480:	defffd04 	addi	sp,sp,-12
 1000484:	dfc00215 	stw	ra,8(sp)
 1000488:	df000115 	stw	fp,4(sp)
 100048c:	df000104 	addi	fp,sp,4
 1000490:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
 1000494:	1000cfc0 	call	1000cfc <altera_nios2_gen2_irq_init>
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 1000498:	00800044 	movi	r2,1
 100049c:	1001703a 	wrctl	status,r2
}
 10004a0:	0001883a 	nop
    alt_irq_cpu_enable_interrupts();
}
 10004a4:	0001883a 	nop
 10004a8:	e037883a 	mov	sp,fp
 10004ac:	dfc00117 	ldw	ra,4(sp)
 10004b0:	df000017 	ldw	fp,0(sp)
 10004b4:	dec00204 	addi	sp,sp,8
 10004b8:	f800283a 	ret

010004bc <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 10004bc:	defffe04 	addi	sp,sp,-8
 10004c0:	dfc00115 	stw	ra,4(sp)
 10004c4:	df000015 	stw	fp,0(sp)
 10004c8:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
 10004cc:	01c00044 	movi	r7,1
 10004d0:	000d883a 	mov	r6,zero
 10004d4:	000b883a 	mov	r5,zero
 10004d8:	01004034 	movhi	r4,256
 10004dc:	210c0004 	addi	r4,r4,12288
 10004e0:	10005780 	call	1000578 <alt_avalon_timer_sc_init>
}
 10004e4:	0001883a 	nop
 10004e8:	e037883a 	mov	sp,fp
 10004ec:	dfc00117 	ldw	ra,4(sp)
 10004f0:	df000017 	ldw	fp,0(sp)
 10004f4:	dec00204 	addi	sp,sp,8
 10004f8:	f800283a 	ret

010004fc <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
 10004fc:	defffa04 	addi	sp,sp,-24
 1000500:	dfc00515 	stw	ra,20(sp)
 1000504:	df000415 	stw	fp,16(sp)
 1000508:	df000404 	addi	fp,sp,16
 100050c:	e13ffc15 	stw	r4,-16(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
 1000510:	0007883a 	mov	r3,zero
 1000514:	e0bffc17 	ldw	r2,-16(fp)
 1000518:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
 100051c:	e0bffc17 	ldw	r2,-16(fp)
 1000520:	10800104 	addi	r2,r2,4
 1000524:	10800037 	ldwio	r2,0(r2)
  NIOS2_READ_STATUS (context);
 1000528:	0005303a 	rdctl	r2,status
 100052c:	e0bffd15 	stw	r2,-12(fp)
  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1000530:	e0fffd17 	ldw	r3,-12(fp)
 1000534:	00bfff84 	movi	r2,-2
 1000538:	1884703a 	and	r2,r3,r2
 100053c:	1001703a 	wrctl	status,r2
  return context;
 1000540:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
 1000544:	e0bfff15 	stw	r2,-4(fp)
  alt_tick ();
 1000548:	1000bf40 	call	1000bf4 <alt_tick>
 100054c:	e0bfff17 	ldw	r2,-4(fp)
 1000550:	e0bffe15 	stw	r2,-8(fp)
  NIOS2_WRITE_STATUS (context);
 1000554:	e0bffe17 	ldw	r2,-8(fp)
 1000558:	1001703a 	wrctl	status,r2
}
 100055c:	0001883a 	nop
  alt_irq_enable_all(cpu_sr);
}
 1000560:	0001883a 	nop
 1000564:	e037883a 	mov	sp,fp
 1000568:	dfc00117 	ldw	ra,4(sp)
 100056c:	df000017 	ldw	fp,0(sp)
 1000570:	dec00204 	addi	sp,sp,8
 1000574:	f800283a 	ret

01000578 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
 1000578:	defff804 	addi	sp,sp,-32
 100057c:	dfc00715 	stw	ra,28(sp)
 1000580:	df000615 	stw	fp,24(sp)
 1000584:	df000604 	addi	fp,sp,24
 1000588:	e13ffe15 	stw	r4,-8(fp)
 100058c:	e17ffd15 	stw	r5,-12(fp)
 1000590:	e1bffc15 	stw	r6,-16(fp)
 1000594:	e1fffb15 	stw	r7,-20(fp)
 1000598:	e0bffb17 	ldw	r2,-20(fp)
 100059c:	e0bfff15 	stw	r2,-4(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
 10005a0:	d0a00f17 	ldw	r2,-32708(gp)
 10005a4:	1000031e 	bne	r2,zero,10005b4 <alt_avalon_timer_sc_init+0x3c>
  {
    _alt_tick_rate = nticks;
 10005a8:	e0bfff17 	ldw	r2,-4(fp)
 10005ac:	d0a00f15 	stw	r2,-32708(gp)
    return 0;
 10005b0:	00000106 	br	10005b8 <alt_avalon_timer_sc_init+0x40>
  }
  else
  {
    return -1;
 10005b4:	0001883a 	nop
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
 10005b8:	e0bffe17 	ldw	r2,-8(fp)
 10005bc:	10800104 	addi	r2,r2,4
 10005c0:	00c001c4 	movi	r3,7
 10005c4:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
 10005c8:	d8000015 	stw	zero,0(sp)
 10005cc:	e1fffe17 	ldw	r7,-8(fp)
 10005d0:	01804034 	movhi	r6,256
 10005d4:	31813f04 	addi	r6,r6,1276
 10005d8:	e17ffc17 	ldw	r5,-16(fp)
 10005dc:	e13ffd17 	ldw	r4,-12(fp)
 10005e0:	10008480 	call	1000848 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
 10005e4:	0001883a 	nop
 10005e8:	e037883a 	mov	sp,fp
 10005ec:	dfc00117 	ldw	ra,4(sp)
 10005f0:	df000017 	ldw	fp,0(sp)
 10005f4:	dec00204 	addi	sp,sp,8
 10005f8:	f800283a 	ret

010005fc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 10005fc:	defffe04 	addi	sp,sp,-8
 1000600:	dfc00115 	stw	ra,4(sp)
 1000604:	df000015 	stw	fp,0(sp)
 1000608:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 100060c:	d0a00517 	ldw	r2,-32748(gp)
 1000610:	10000326 	beq	r2,zero,1000620 <alt_get_errno+0x24>
 1000614:	d0a00517 	ldw	r2,-32748(gp)
 1000618:	103ee83a 	callr	r2
 100061c:	00000106 	br	1000624 <alt_get_errno+0x28>
 1000620:	d0a01204 	addi	r2,gp,-32696
}
 1000624:	e037883a 	mov	sp,fp
 1000628:	dfc00117 	ldw	ra,4(sp)
 100062c:	df000017 	ldw	fp,0(sp)
 1000630:	dec00204 	addi	sp,sp,8
 1000634:	f800283a 	ret

01000638 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
 1000638:	defffb04 	addi	sp,sp,-20
 100063c:	dfc00415 	stw	ra,16(sp)
 1000640:	df000315 	stw	fp,12(sp)
 1000644:	df000304 	addi	fp,sp,12
 1000648:	e13ffd15 	stw	r4,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
 100064c:	e0bffd17 	ldw	r2,-12(fp)
 1000650:	10000916 	blt	r2,zero,1000678 <close+0x40>
 1000654:	e0fffd17 	ldw	r3,-12(fp)
 1000658:	1805883a 	mov	r2,r3
 100065c:	1085883a 	add	r2,r2,r2
 1000660:	10c5883a 	add	r2,r2,r3
 1000664:	100490ba 	slli	r2,r2,2
 1000668:	00c00034 	movhi	r3,0
 100066c:	18c00d04 	addi	r3,r3,52
 1000670:	10c5883a 	add	r2,r2,r3
 1000674:	00000106 	br	100067c <close+0x44>
 1000678:	0005883a 	mov	r2,zero
 100067c:	e0bfff15 	stw	r2,-4(fp)

  if (fd)
 1000680:	e0bfff17 	ldw	r2,-4(fp)
 1000684:	10001926 	beq	r2,zero,10006ec <close+0xb4>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 1000688:	e0bfff17 	ldw	r2,-4(fp)
 100068c:	10800017 	ldw	r2,0(r2)
 1000690:	10800417 	ldw	r2,16(r2)
 1000694:	10000626 	beq	r2,zero,10006b0 <close+0x78>
 1000698:	e0bfff17 	ldw	r2,-4(fp)
 100069c:	10800017 	ldw	r2,0(r2)
 10006a0:	10800417 	ldw	r2,16(r2)
 10006a4:	e13fff17 	ldw	r4,-4(fp)
 10006a8:	103ee83a 	callr	r2
 10006ac:	00000106 	br	10006b4 <close+0x7c>
 10006b0:	0005883a 	mov	r2,zero
 10006b4:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 10006b8:	e13ffd17 	ldw	r4,-12(fp)
 10006bc:	1000ae00 	call	1000ae0 <alt_release_fd>
    if (rval < 0)
 10006c0:	e0bffe17 	ldw	r2,-8(fp)
 10006c4:	1000070e 	bge	r2,zero,10006e4 <close+0xac>
    {
      ALT_ERRNO = -rval;
 10006c8:	10005fc0 	call	10005fc <alt_get_errno>
 10006cc:	1007883a 	mov	r3,r2
 10006d0:	e0bffe17 	ldw	r2,-8(fp)
 10006d4:	0085c83a 	sub	r2,zero,r2
 10006d8:	18800015 	stw	r2,0(r3)
      return -1;
 10006dc:	00bfffc4 	movi	r2,-1
 10006e0:	00000706 	br	1000700 <close+0xc8>
    }
    return 0;
 10006e4:	0005883a 	mov	r2,zero
 10006e8:	00000506 	br	1000700 <close+0xc8>
  }
  else
  {
    ALT_ERRNO = EBADFD;
 10006ec:	10005fc0 	call	10005fc <alt_get_errno>
 10006f0:	1007883a 	mov	r3,r2
 10006f4:	00801444 	movi	r2,81
 10006f8:	18800015 	stw	r2,0(r3)
    return -1;
 10006fc:	00bfffc4 	movi	r2,-1
  }
}
 1000700:	e037883a 	mov	sp,fp
 1000704:	dfc00117 	ldw	ra,4(sp)
 1000708:	df000017 	ldw	fp,0(sp)
 100070c:	dec00204 	addi	sp,sp,8
 1000710:	f800283a 	ret

01000714 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
 1000714:	deffff04 	addi	sp,sp,-4
 1000718:	df000015 	stw	fp,0(sp)
 100071c:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
 1000720:	0001883a 	nop
 1000724:	e037883a 	mov	sp,fp
 1000728:	df000017 	ldw	fp,0(sp)
 100072c:	dec00104 	addi	sp,sp,4
 1000730:	f800283a 	ret

01000734 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
 1000734:	defffc04 	addi	sp,sp,-16
 1000738:	df000315 	stw	fp,12(sp)
 100073c:	df000304 	addi	fp,sp,12
 1000740:	e13fff15 	stw	r4,-4(fp)
 1000744:	e17ffe15 	stw	r5,-8(fp)
 1000748:	e1bffd15 	stw	r6,-12(fp)
  return len;
 100074c:	e0bffd17 	ldw	r2,-12(fp)
}
 1000750:	e037883a 	mov	sp,fp
 1000754:	df000017 	ldw	fp,0(sp)
 1000758:	dec00104 	addi	sp,sp,4
 100075c:	f800283a 	ret

01000760 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
 1000760:	defffd04 	addi	sp,sp,-12
 1000764:	dfc00215 	stw	ra,8(sp)
 1000768:	df000115 	stw	fp,4(sp)
 100076c:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 1000770:	00804034 	movhi	r2,256
 1000774:	1083f904 	addi	r2,r2,4068
 1000778:	e0bfff15 	stw	r2,-4(fp)
 100077c:	00000606 	br	1000798 <_do_ctors+0x38>
        (*ctor) (); 
 1000780:	e0bfff17 	ldw	r2,-4(fp)
 1000784:	10800017 	ldw	r2,0(r2)
 1000788:	103ee83a 	callr	r2
  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 100078c:	e0bfff17 	ldw	r2,-4(fp)
 1000790:	10bfff04 	addi	r2,r2,-4
 1000794:	e0bfff15 	stw	r2,-4(fp)
 1000798:	e0ffff17 	ldw	r3,-4(fp)
 100079c:	00804034 	movhi	r2,256
 10007a0:	1083fa04 	addi	r2,r2,4072
 10007a4:	18bff62e 	bgeu	r3,r2,1000780 <_do_ctors+0x20>
}
 10007a8:	0001883a 	nop
 10007ac:	0001883a 	nop
 10007b0:	e037883a 	mov	sp,fp
 10007b4:	dfc00117 	ldw	ra,4(sp)
 10007b8:	df000017 	ldw	fp,0(sp)
 10007bc:	dec00204 	addi	sp,sp,8
 10007c0:	f800283a 	ret

010007c4 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
 10007c4:	defffd04 	addi	sp,sp,-12
 10007c8:	dfc00215 	stw	ra,8(sp)
 10007cc:	df000115 	stw	fp,4(sp)
 10007d0:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 10007d4:	00804034 	movhi	r2,256
 10007d8:	1083f904 	addi	r2,r2,4068
 10007dc:	e0bfff15 	stw	r2,-4(fp)
 10007e0:	00000606 	br	10007fc <_do_dtors+0x38>
        (*dtor) (); 
 10007e4:	e0bfff17 	ldw	r2,-4(fp)
 10007e8:	10800017 	ldw	r2,0(r2)
 10007ec:	103ee83a 	callr	r2
  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 10007f0:	e0bfff17 	ldw	r2,-4(fp)
 10007f4:	10bfff04 	addi	r2,r2,-4
 10007f8:	e0bfff15 	stw	r2,-4(fp)
 10007fc:	e0ffff17 	ldw	r3,-4(fp)
 1000800:	00804034 	movhi	r2,256
 1000804:	1083fa04 	addi	r2,r2,4072
 1000808:	18bff62e 	bgeu	r3,r2,10007e4 <_do_dtors+0x20>
}
 100080c:	0001883a 	nop
 1000810:	0001883a 	nop
 1000814:	e037883a 	mov	sp,fp
 1000818:	dfc00117 	ldw	ra,4(sp)
 100081c:	df000017 	ldw	fp,0(sp)
 1000820:	dec00204 	addi	sp,sp,8
 1000824:	f800283a 	ret

01000828 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
 1000828:	deffff04 	addi	sp,sp,-4
 100082c:	df000015 	stw	fp,0(sp)
 1000830:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
#endif
}
 1000834:	0001883a 	nop
 1000838:	e037883a 	mov	sp,fp
 100083c:	df000017 	ldw	fp,0(sp)
 1000840:	dec00104 	addi	sp,sp,4
 1000844:	f800283a 	ret

01000848 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 1000848:	defff904 	addi	sp,sp,-28
 100084c:	dfc00615 	stw	ra,24(sp)
 1000850:	df000515 	stw	fp,20(sp)
 1000854:	df000504 	addi	fp,sp,20
 1000858:	e13fff15 	stw	r4,-4(fp)
 100085c:	e17ffe15 	stw	r5,-8(fp)
 1000860:	e1bffd15 	stw	r6,-12(fp)
 1000864:	e1fffc15 	stw	r7,-16(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
 1000868:	e0800217 	ldw	r2,8(fp)
 100086c:	d8800015 	stw	r2,0(sp)
 1000870:	e1fffc17 	ldw	r7,-16(fp)
 1000874:	e1bffd17 	ldw	r6,-12(fp)
 1000878:	e17ffe17 	ldw	r5,-8(fp)
 100087c:	e13fff17 	ldw	r4,-4(fp)
 1000880:	10009f80 	call	10009f8 <alt_iic_isr_register>
}  
 1000884:	e037883a 	mov	sp,fp
 1000888:	dfc00117 	ldw	ra,4(sp)
 100088c:	df000017 	ldw	fp,0(sp)
 1000890:	dec00204 	addi	sp,sp,8
 1000894:	f800283a 	ret

01000898 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
 1000898:	defff904 	addi	sp,sp,-28
 100089c:	df000615 	stw	fp,24(sp)
 10008a0:	df000604 	addi	fp,sp,24
 10008a4:	e13ffb15 	stw	r4,-20(fp)
 10008a8:	e17ffa15 	stw	r5,-24(fp)
 10008ac:	e0bffa17 	ldw	r2,-24(fp)
 10008b0:	e0bfff15 	stw	r2,-4(fp)
  NIOS2_READ_STATUS (context);
 10008b4:	0005303a 	rdctl	r2,status
 10008b8:	e0bffe15 	stw	r2,-8(fp)
  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 10008bc:	e0fffe17 	ldw	r3,-8(fp)
 10008c0:	00bfff84 	movi	r2,-2
 10008c4:	1884703a 	and	r2,r3,r2
 10008c8:	1001703a 	wrctl	status,r2
  return context;
 10008cc:	e0bffe17 	ldw	r2,-8(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 10008d0:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active |= (1 << id);
 10008d4:	00c00044 	movi	r3,1
 10008d8:	e0bfff17 	ldw	r2,-4(fp)
 10008dc:	1884983a 	sll	r2,r3,r2
 10008e0:	1007883a 	mov	r3,r2
 10008e4:	d0a00e17 	ldw	r2,-32712(gp)
 10008e8:	1884b03a 	or	r2,r3,r2
 10008ec:	d0a00e15 	stw	r2,-32712(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 10008f0:	d0a00e17 	ldw	r2,-32712(gp)
 10008f4:	100170fa 	wrctl	ienable,r2
 10008f8:	e0bffd17 	ldw	r2,-12(fp)
 10008fc:	e0bffc15 	stw	r2,-16(fp)
  NIOS2_WRITE_STATUS (context);
 1000900:	e0bffc17 	ldw	r2,-16(fp)
 1000904:	1001703a 	wrctl	status,r2
}
 1000908:	0001883a 	nop

  alt_irq_enable_all(status);

  return 0;
 100090c:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
}
 1000910:	e037883a 	mov	sp,fp
 1000914:	df000017 	ldw	fp,0(sp)
 1000918:	dec00104 	addi	sp,sp,4
 100091c:	f800283a 	ret

01000920 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
 1000920:	defff904 	addi	sp,sp,-28
 1000924:	df000615 	stw	fp,24(sp)
 1000928:	df000604 	addi	fp,sp,24
 100092c:	e13ffb15 	stw	r4,-20(fp)
 1000930:	e17ffa15 	stw	r5,-24(fp)
 1000934:	e0bffa17 	ldw	r2,-24(fp)
 1000938:	e0bfff15 	stw	r2,-4(fp)
  NIOS2_READ_STATUS (context);
 100093c:	0005303a 	rdctl	r2,status
 1000940:	e0bffe15 	stw	r2,-8(fp)
  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1000944:	e0fffe17 	ldw	r3,-8(fp)
 1000948:	00bfff84 	movi	r2,-2
 100094c:	1884703a 	and	r2,r3,r2
 1000950:	1001703a 	wrctl	status,r2
  return context;
 1000954:	e0bffe17 	ldw	r2,-8(fp)
  status = alt_irq_disable_all ();
 1000958:	e0bffd15 	stw	r2,-12(fp)
  alt_irq_active &= ~(1 << id);
 100095c:	00c00044 	movi	r3,1
 1000960:	e0bfff17 	ldw	r2,-4(fp)
 1000964:	1884983a 	sll	r2,r3,r2
 1000968:	0084303a 	nor	r2,zero,r2
 100096c:	1007883a 	mov	r3,r2
 1000970:	d0a00e17 	ldw	r2,-32712(gp)
 1000974:	1884703a 	and	r2,r3,r2
 1000978:	d0a00e15 	stw	r2,-32712(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 100097c:	d0a00e17 	ldw	r2,-32712(gp)
 1000980:	100170fa 	wrctl	ienable,r2
 1000984:	e0bffd17 	ldw	r2,-12(fp)
 1000988:	e0bffc15 	stw	r2,-16(fp)
  NIOS2_WRITE_STATUS (context);
 100098c:	e0bffc17 	ldw	r2,-16(fp)
 1000990:	1001703a 	wrctl	status,r2
}
 1000994:	0001883a 	nop
  return 0;
 1000998:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
}
 100099c:	e037883a 	mov	sp,fp
 10009a0:	df000017 	ldw	fp,0(sp)
 10009a4:	dec00104 	addi	sp,sp,4
 10009a8:	f800283a 	ret

010009ac <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
 10009ac:	defffc04 	addi	sp,sp,-16
 10009b0:	df000315 	stw	fp,12(sp)
 10009b4:	df000304 	addi	fp,sp,12
 10009b8:	e13ffe15 	stw	r4,-8(fp)
 10009bc:	e17ffd15 	stw	r5,-12(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
 10009c0:	000530fa 	rdctl	r2,ienable
 10009c4:	e0bfff15 	stw	r2,-4(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
 10009c8:	00c00044 	movi	r3,1
 10009cc:	e0bffd17 	ldw	r2,-12(fp)
 10009d0:	1884983a 	sll	r2,r3,r2
 10009d4:	1007883a 	mov	r3,r2
 10009d8:	e0bfff17 	ldw	r2,-4(fp)
 10009dc:	1884703a 	and	r2,r3,r2
 10009e0:	1004c03a 	cmpne	r2,r2,zero
 10009e4:	10803fcc 	andi	r2,r2,255
}
 10009e8:	e037883a 	mov	sp,fp
 10009ec:	df000017 	ldw	fp,0(sp)
 10009f0:	dec00104 	addi	sp,sp,4
 10009f4:	f800283a 	ret

010009f8 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 10009f8:	defff504 	addi	sp,sp,-44
 10009fc:	dfc00a15 	stw	ra,40(sp)
 1000a00:	df000915 	stw	fp,36(sp)
 1000a04:	df000904 	addi	fp,sp,36
 1000a08:	e13ffa15 	stw	r4,-24(fp)
 1000a0c:	e17ff915 	stw	r5,-28(fp)
 1000a10:	e1bff815 	stw	r6,-32(fp)
 1000a14:	e1fff715 	stw	r7,-36(fp)
  int rc = -EINVAL;  
 1000a18:	00bffa84 	movi	r2,-22
 1000a1c:	e0bfff15 	stw	r2,-4(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
 1000a20:	e0bff917 	ldw	r2,-28(fp)
 1000a24:	e0bffe15 	stw	r2,-8(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
 1000a28:	e0bffe17 	ldw	r2,-8(fp)
 1000a2c:	10800808 	cmpgei	r2,r2,32
 1000a30:	1000251e 	bne	r2,zero,1000ac8 <alt_iic_isr_register+0xd0>
  NIOS2_READ_STATUS (context);
 1000a34:	0005303a 	rdctl	r2,status
 1000a38:	e0bffc15 	stw	r2,-16(fp)
  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1000a3c:	e0fffc17 	ldw	r3,-16(fp)
 1000a40:	00bfff84 	movi	r2,-2
 1000a44:	1884703a 	and	r2,r3,r2
 1000a48:	1001703a 	wrctl	status,r2
  return context;
 1000a4c:	e0bffc17 	ldw	r2,-16(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
 1000a50:	e0bffd15 	stw	r2,-12(fp)

    alt_irq[id].handler = isr;
 1000a54:	e0bffe17 	ldw	r2,-8(fp)
 1000a58:	100890fa 	slli	r4,r2,3
 1000a5c:	e0fff817 	ldw	r3,-32(fp)
 1000a60:	00800034 	movhi	r2,0
 1000a64:	2085883a 	add	r2,r4,r2
 1000a68:	10c18915 	stw	r3,1572(r2)
    alt_irq[id].context = isr_context;
 1000a6c:	e0bffe17 	ldw	r2,-8(fp)
 1000a70:	100890fa 	slli	r4,r2,3
 1000a74:	e0fff717 	ldw	r3,-36(fp)
 1000a78:	00800034 	movhi	r2,0
 1000a7c:	2085883a 	add	r2,r4,r2
 1000a80:	10c18a15 	stw	r3,1576(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 1000a84:	e0bff817 	ldw	r2,-32(fp)
 1000a88:	10000526 	beq	r2,zero,1000aa0 <alt_iic_isr_register+0xa8>
 1000a8c:	e0bffe17 	ldw	r2,-8(fp)
 1000a90:	100b883a 	mov	r5,r2
 1000a94:	e13ffa17 	ldw	r4,-24(fp)
 1000a98:	10008980 	call	1000898 <alt_ic_irq_enable>
 1000a9c:	00000406 	br	1000ab0 <alt_iic_isr_register+0xb8>
 1000aa0:	e0bffe17 	ldw	r2,-8(fp)
 1000aa4:	100b883a 	mov	r5,r2
 1000aa8:	e13ffa17 	ldw	r4,-24(fp)
 1000aac:	10009200 	call	1000920 <alt_ic_irq_disable>
 1000ab0:	e0bfff15 	stw	r2,-4(fp)
 1000ab4:	e0bffd17 	ldw	r2,-12(fp)
 1000ab8:	e0bffb15 	stw	r2,-20(fp)
  NIOS2_WRITE_STATUS (context);
 1000abc:	e0bffb17 	ldw	r2,-20(fp)
 1000ac0:	1001703a 	wrctl	status,r2
}
 1000ac4:	0001883a 	nop

    alt_irq_enable_all(status);
  }

  return rc; 
 1000ac8:	e0bfff17 	ldw	r2,-4(fp)
}
 1000acc:	e037883a 	mov	sp,fp
 1000ad0:	dfc00117 	ldw	ra,4(sp)
 1000ad4:	df000017 	ldw	fp,0(sp)
 1000ad8:	dec00204 	addi	sp,sp,8
 1000adc:	f800283a 	ret

01000ae0 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
 1000ae0:	defffe04 	addi	sp,sp,-8
 1000ae4:	df000115 	stw	fp,4(sp)
 1000ae8:	df000104 	addi	fp,sp,4
 1000aec:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
 1000af0:	e0bfff17 	ldw	r2,-4(fp)
 1000af4:	108000d0 	cmplti	r2,r2,3
 1000af8:	1000101e 	bne	r2,zero,1000b3c <alt_release_fd+0x5c>
  {
    alt_fd_list[fd].fd_flags = 0;
 1000afc:	e0ffff17 	ldw	r3,-4(fp)
 1000b00:	1805883a 	mov	r2,r3
 1000b04:	1085883a 	add	r2,r2,r2
 1000b08:	10c5883a 	add	r2,r2,r3
 1000b0c:	100490ba 	slli	r2,r2,2
 1000b10:	00c00034 	movhi	r3,0
 1000b14:	10c7883a 	add	r3,r2,r3
 1000b18:	18000f15 	stw	zero,60(r3)
    alt_fd_list[fd].dev      = 0;
 1000b1c:	e0ffff17 	ldw	r3,-4(fp)
 1000b20:	1805883a 	mov	r2,r3
 1000b24:	1085883a 	add	r2,r2,r2
 1000b28:	10c5883a 	add	r2,r2,r3
 1000b2c:	100490ba 	slli	r2,r2,2
 1000b30:	00c00034 	movhi	r3,0
 1000b34:	10c7883a 	add	r3,r2,r3
 1000b38:	18000d15 	stw	zero,52(r3)
  }
}
 1000b3c:	0001883a 	nop
 1000b40:	e037883a 	mov	sp,fp
 1000b44:	df000017 	ldw	fp,0(sp)
 1000b48:	dec00104 	addi	sp,sp,4
 1000b4c:	f800283a 	ret

01000b50 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
 1000b50:	defffa04 	addi	sp,sp,-24
 1000b54:	df000515 	stw	fp,20(sp)
 1000b58:	df000504 	addi	fp,sp,20
 1000b5c:	e13ffb15 	stw	r4,-20(fp)
  NIOS2_READ_STATUS (context);
 1000b60:	0005303a 	rdctl	r2,status
 1000b64:	e0bffc15 	stw	r2,-16(fp)
  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1000b68:	e0fffc17 	ldw	r3,-16(fp)
 1000b6c:	00bfff84 	movi	r2,-2
 1000b70:	1884703a 	and	r2,r3,r2
 1000b74:	1001703a 	wrctl	status,r2
  return context;
 1000b78:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
 1000b7c:	e0bfff15 	stw	r2,-4(fp)
  alt_llist_remove (&alarm->llist);
 1000b80:	e0bffb17 	ldw	r2,-20(fp)
 1000b84:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 1000b88:	e0bffd17 	ldw	r2,-12(fp)
 1000b8c:	10800017 	ldw	r2,0(r2)
 1000b90:	e0fffd17 	ldw	r3,-12(fp)
 1000b94:	18c00117 	ldw	r3,4(r3)
 1000b98:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
 1000b9c:	e0bffd17 	ldw	r2,-12(fp)
 1000ba0:	10800117 	ldw	r2,4(r2)
 1000ba4:	e0fffd17 	ldw	r3,-12(fp)
 1000ba8:	18c00017 	ldw	r3,0(r3)
 1000bac:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 1000bb0:	e0bffd17 	ldw	r2,-12(fp)
 1000bb4:	e0fffd17 	ldw	r3,-12(fp)
 1000bb8:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
 1000bbc:	e0bffd17 	ldw	r2,-12(fp)
 1000bc0:	e0fffd17 	ldw	r3,-12(fp)
 1000bc4:	10c00015 	stw	r3,0(r2)
} 
 1000bc8:	0001883a 	nop
 1000bcc:	e0bfff17 	ldw	r2,-4(fp)
 1000bd0:	e0bffe15 	stw	r2,-8(fp)
  NIOS2_WRITE_STATUS (context);
 1000bd4:	e0bffe17 	ldw	r2,-8(fp)
 1000bd8:	1001703a 	wrctl	status,r2
}
 1000bdc:	0001883a 	nop
  alt_irq_enable_all (irq_context);
}
 1000be0:	0001883a 	nop
 1000be4:	e037883a 	mov	sp,fp
 1000be8:	df000017 	ldw	fp,0(sp)
 1000bec:	dec00104 	addi	sp,sp,4
 1000bf0:	f800283a 	ret

01000bf4 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 1000bf4:	defffb04 	addi	sp,sp,-20
 1000bf8:	dfc00415 	stw	ra,16(sp)
 1000bfc:	df000315 	stw	fp,12(sp)
 1000c00:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 1000c04:	d0a00717 	ldw	r2,-32740(gp)
 1000c08:	e0bfff15 	stw	r2,-4(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 1000c0c:	d0a01017 	ldw	r2,-32704(gp)
 1000c10:	10800044 	addi	r2,r2,1
 1000c14:	d0a01015 	stw	r2,-32704(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 1000c18:	00002e06 	br	1000cd4 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
 1000c1c:	e0bfff17 	ldw	r2,-4(fp)
 1000c20:	10800017 	ldw	r2,0(r2)
 1000c24:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 1000c28:	e0bfff17 	ldw	r2,-4(fp)
 1000c2c:	10800403 	ldbu	r2,16(r2)
 1000c30:	10803fcc 	andi	r2,r2,255
 1000c34:	10000426 	beq	r2,zero,1000c48 <alt_tick+0x54>
 1000c38:	d0a01017 	ldw	r2,-32704(gp)
 1000c3c:	1000021e 	bne	r2,zero,1000c48 <alt_tick+0x54>
    {
      alarm->rollover = 0;
 1000c40:	e0bfff17 	ldw	r2,-4(fp)
 1000c44:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 1000c48:	e0bfff17 	ldw	r2,-4(fp)
 1000c4c:	10800217 	ldw	r2,8(r2)
 1000c50:	d0e01017 	ldw	r3,-32704(gp)
 1000c54:	18801d36 	bltu	r3,r2,1000ccc <alt_tick+0xd8>
 1000c58:	e0bfff17 	ldw	r2,-4(fp)
 1000c5c:	10800403 	ldbu	r2,16(r2)
 1000c60:	10803fcc 	andi	r2,r2,255
 1000c64:	1000191e 	bne	r2,zero,1000ccc <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
 1000c68:	e0bfff17 	ldw	r2,-4(fp)
 1000c6c:	10800317 	ldw	r2,12(r2)
 1000c70:	e0ffff17 	ldw	r3,-4(fp)
 1000c74:	18c00517 	ldw	r3,20(r3)
 1000c78:	1809883a 	mov	r4,r3
 1000c7c:	103ee83a 	callr	r2
 1000c80:	e0bffd15 	stw	r2,-12(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
 1000c84:	e0bffd17 	ldw	r2,-12(fp)
 1000c88:	1000031e 	bne	r2,zero,1000c98 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
 1000c8c:	e13fff17 	ldw	r4,-4(fp)
 1000c90:	1000b500 	call	1000b50 <alt_alarm_stop>
 1000c94:	00000d06 	br	1000ccc <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
 1000c98:	e0bfff17 	ldw	r2,-4(fp)
 1000c9c:	10c00217 	ldw	r3,8(r2)
 1000ca0:	e0bffd17 	ldw	r2,-12(fp)
 1000ca4:	1887883a 	add	r3,r3,r2
 1000ca8:	e0bfff17 	ldw	r2,-4(fp)
 1000cac:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 1000cb0:	e0bfff17 	ldw	r2,-4(fp)
 1000cb4:	10c00217 	ldw	r3,8(r2)
 1000cb8:	d0a01017 	ldw	r2,-32704(gp)
 1000cbc:	1880032e 	bgeu	r3,r2,1000ccc <alt_tick+0xd8>
        {
          alarm->rollover = 1;
 1000cc0:	e0bfff17 	ldw	r2,-4(fp)
 1000cc4:	00c00044 	movi	r3,1
 1000cc8:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
 1000ccc:	e0bffe17 	ldw	r2,-8(fp)
 1000cd0:	e0bfff15 	stw	r2,-4(fp)
  while (alarm != (alt_alarm*) &alt_alarm_list)
 1000cd4:	e0ffff17 	ldw	r3,-4(fp)
 1000cd8:	d0a00704 	addi	r2,gp,-32740
 1000cdc:	18bfcf1e 	bne	r3,r2,1000c1c <alt_tick+0x28>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
 1000ce0:	0001883a 	nop
}
 1000ce4:	0001883a 	nop
 1000ce8:	e037883a 	mov	sp,fp
 1000cec:	dfc00117 	ldw	ra,4(sp)
 1000cf0:	df000017 	ldw	fp,0(sp)
 1000cf4:	dec00204 	addi	sp,sp,8
 1000cf8:	f800283a 	ret

01000cfc <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
 1000cfc:	deffff04 	addi	sp,sp,-4
 1000d00:	df000015 	stw	fp,0(sp)
 1000d04:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
 1000d08:	000170fa 	wrctl	ienable,zero
}
 1000d0c:	0001883a 	nop
 1000d10:	e037883a 	mov	sp,fp
 1000d14:	df000017 	ldw	fp,0(sp)
 1000d18:	dec00104 	addi	sp,sp,4
 1000d1c:	f800283a 	ret

01000d20 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
 1000d20:	defffe04 	addi	sp,sp,-8
 1000d24:	df000115 	stw	fp,4(sp)
 1000d28:	df000104 	addi	fp,sp,4
 1000d2c:	e13fff15 	stw	r4,-4(fp)
 1000d30:	e0bfff17 	ldw	r2,-4(fp)
 1000d34:	10bffe84 	addi	r2,r2,-6
 1000d38:	10c00428 	cmpgeui	r3,r2,16
 1000d3c:	1800191e 	bne	r3,zero,1000da4 <alt_exception_cause_generated_bad_addr+0x84>
 1000d40:	100690ba 	slli	r3,r2,2
 1000d44:	00804034 	movhi	r2,256
 1000d48:	1885883a 	add	r2,r3,r2
 1000d4c:	10835517 	ldw	r2,3412(r2)
 1000d50:	1000683a 	jmp	r2
 1000d54:	01000d94 	movui	r4,54
 1000d58:	01000d94 	movui	r4,54
 1000d5c:	01000da4 	muli	r4,zero,54
 1000d60:	01000da4 	muli	r4,zero,54
 1000d64:	01000da4 	muli	r4,zero,54
 1000d68:	01000d94 	movui	r4,54
 1000d6c:	01000d9c 	xori	r4,zero,54
 1000d70:	01000da4 	muli	r4,zero,54
 1000d74:	01000d94 	movui	r4,54
 1000d78:	01000d94 	movui	r4,54
 1000d7c:	01000da4 	muli	r4,zero,54
 1000d80:	01000d94 	movui	r4,54
 1000d84:	01000d9c 	xori	r4,zero,54
 1000d88:	01000da4 	muli	r4,zero,54
 1000d8c:	01000da4 	muli	r4,zero,54
 1000d90:	01000d94 	movui	r4,54
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
 1000d94:	00800044 	movi	r2,1
 1000d98:	00000306 	br	1000da8 <alt_exception_cause_generated_bad_addr+0x88>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
 1000d9c:	0005883a 	mov	r2,zero
 1000da0:	00000106 	br	1000da8 <alt_exception_cause_generated_bad_addr+0x88>

  default:
    return 0;
 1000da4:	0005883a 	mov	r2,zero
  }
}
 1000da8:	e037883a 	mov	sp,fp
 1000dac:	df000017 	ldw	fp,0(sp)
 1000db0:	dec00104 	addi	sp,sp,4
 1000db4:	f800283a 	ret

01000db8 <atexit>:
 1000db8:	200b883a 	mov	r5,r4
 1000dbc:	000f883a 	mov	r7,zero
 1000dc0:	000d883a 	mov	r6,zero
 1000dc4:	0009883a 	mov	r4,zero
 1000dc8:	1000e001 	jmpi	1000e00 <__register_exitproc>

01000dcc <exit>:
 1000dcc:	defffe04 	addi	sp,sp,-8
 1000dd0:	000b883a 	mov	r5,zero
 1000dd4:	dc000015 	stw	r16,0(sp)
 1000dd8:	dfc00115 	stw	ra,4(sp)
 1000ddc:	2021883a 	mov	r16,r4
 1000de0:	1000e900 	call	1000e90 <__call_exitprocs>
 1000de4:	00800034 	movhi	r2,0
 1000de8:	11017f17 	ldw	r4,1532(r2)
 1000dec:	20800f17 	ldw	r2,60(r4)
 1000df0:	10000126 	beq	r2,zero,1000df8 <exit+0x2c>
 1000df4:	103ee83a 	callr	r2
 1000df8:	8009883a 	mov	r4,r16
 1000dfc:	1000fb00 	call	1000fb0 <_exit>

01000e00 <__register_exitproc>:
 1000e00:	00800034 	movhi	r2,0
 1000e04:	10c17f17 	ldw	r3,1532(r2)
 1000e08:	18805217 	ldw	r2,328(r3)
 1000e0c:	10001726 	beq	r2,zero,1000e6c <__register_exitproc+0x6c>
 1000e10:	10c00117 	ldw	r3,4(r2)
 1000e14:	1a000808 	cmpgei	r8,r3,32
 1000e18:	40001b1e 	bne	r8,zero,1000e88 <__register_exitproc+0x88>
 1000e1c:	20000b26 	beq	r4,zero,1000e4c <__register_exitproc+0x4c>
 1000e20:	181090ba 	slli	r8,r3,2
 1000e24:	02400044 	movi	r9,1
 1000e28:	48d2983a 	sll	r9,r9,r3
 1000e2c:	1211883a 	add	r8,r2,r8
 1000e30:	41802215 	stw	r6,136(r8)
 1000e34:	11806217 	ldw	r6,392(r2)
 1000e38:	21000098 	cmpnei	r4,r4,2
 1000e3c:	324cb03a 	or	r6,r6,r9
 1000e40:	11806215 	stw	r6,392(r2)
 1000e44:	41c04215 	stw	r7,264(r8)
 1000e48:	20000b26 	beq	r4,zero,1000e78 <__register_exitproc+0x78>
 1000e4c:	19000084 	addi	r4,r3,2
 1000e50:	200890ba 	slli	r4,r4,2
 1000e54:	18c00044 	addi	r3,r3,1
 1000e58:	10c00115 	stw	r3,4(r2)
 1000e5c:	1105883a 	add	r2,r2,r4
 1000e60:	11400015 	stw	r5,0(r2)
 1000e64:	0005883a 	mov	r2,zero
 1000e68:	f800283a 	ret
 1000e6c:	18805304 	addi	r2,r3,332
 1000e70:	18805215 	stw	r2,328(r3)
 1000e74:	003fe606 	br	1000e10 <__register_exitproc+0x10>
 1000e78:	11006317 	ldw	r4,396(r2)
 1000e7c:	2252b03a 	or	r9,r4,r9
 1000e80:	12406315 	stw	r9,396(r2)
 1000e84:	003ff106 	br	1000e4c <__register_exitproc+0x4c>
 1000e88:	00bfffc4 	movi	r2,-1
 1000e8c:	f800283a 	ret

01000e90 <__call_exitprocs>:
 1000e90:	defff704 	addi	sp,sp,-36
 1000e94:	00800034 	movhi	r2,0
 1000e98:	dcc00315 	stw	r19,12(sp)
 1000e9c:	14c17f17 	ldw	r19,1532(r2)
 1000ea0:	dc800215 	stw	r18,8(sp)
 1000ea4:	dfc00815 	stw	ra,32(sp)
 1000ea8:	9c805217 	ldw	r18,328(r19)
 1000eac:	ddc00715 	stw	r23,28(sp)
 1000eb0:	dd800615 	stw	r22,24(sp)
 1000eb4:	dd400515 	stw	r21,20(sp)
 1000eb8:	dd000415 	stw	r20,16(sp)
 1000ebc:	dc400115 	stw	r17,4(sp)
 1000ec0:	dc000015 	stw	r16,0(sp)
 1000ec4:	90001026 	beq	r18,zero,1000f08 <__call_exitprocs+0x78>
 1000ec8:	202b883a 	mov	r21,r4
 1000ecc:	282d883a 	mov	r22,r5
 1000ed0:	05000044 	movi	r20,1
 1000ed4:	94000117 	ldw	r16,4(r18)
 1000ed8:	847fffc4 	addi	r17,r16,-1
 1000edc:	88000a16 	blt	r17,zero,1000f08 <__call_exitprocs+0x78>
 1000ee0:	84000044 	addi	r16,r16,1
 1000ee4:	802090ba 	slli	r16,r16,2
 1000ee8:	9421883a 	add	r16,r18,r16
 1000eec:	b0001126 	beq	r22,zero,1000f34 <__call_exitprocs+0xa4>
 1000ef0:	80804017 	ldw	r2,256(r16)
 1000ef4:	15800f26 	beq	r2,r22,1000f34 <__call_exitprocs+0xa4>
 1000ef8:	8c7fffc4 	addi	r17,r17,-1
 1000efc:	88bfffd8 	cmpnei	r2,r17,-1
 1000f00:	843fff04 	addi	r16,r16,-4
 1000f04:	103ff91e 	bne	r2,zero,1000eec <__call_exitprocs+0x5c>
 1000f08:	dfc00817 	ldw	ra,32(sp)
 1000f0c:	ddc00717 	ldw	r23,28(sp)
 1000f10:	dd800617 	ldw	r22,24(sp)
 1000f14:	dd400517 	ldw	r21,20(sp)
 1000f18:	dd000417 	ldw	r20,16(sp)
 1000f1c:	dcc00317 	ldw	r19,12(sp)
 1000f20:	dc800217 	ldw	r18,8(sp)
 1000f24:	dc400117 	ldw	r17,4(sp)
 1000f28:	dc000017 	ldw	r16,0(sp)
 1000f2c:	dec00904 	addi	sp,sp,36
 1000f30:	f800283a 	ret
 1000f34:	90800117 	ldw	r2,4(r18)
 1000f38:	81800017 	ldw	r6,0(r16)
 1000f3c:	10bfffc4 	addi	r2,r2,-1
 1000f40:	14401726 	beq	r2,r17,1000fa0 <__call_exitprocs+0x110>
 1000f44:	80000015 	stw	zero,0(r16)
 1000f48:	303feb26 	beq	r6,zero,1000ef8 <__call_exitprocs+0x68>
 1000f4c:	a446983a 	sll	r3,r20,r17
 1000f50:	90806217 	ldw	r2,392(r18)
 1000f54:	95c00117 	ldw	r23,4(r18)
 1000f58:	1884703a 	and	r2,r3,r2
 1000f5c:	1000081e 	bne	r2,zero,1000f80 <__call_exitprocs+0xf0>
 1000f60:	303ee83a 	callr	r6
 1000f64:	90c00117 	ldw	r3,4(r18)
 1000f68:	98805217 	ldw	r2,328(r19)
 1000f6c:	1dc0011e 	bne	r3,r23,1000f74 <__call_exitprocs+0xe4>
 1000f70:	90bfe126 	beq	r18,r2,1000ef8 <__call_exitprocs+0x68>
 1000f74:	103fe426 	beq	r2,zero,1000f08 <__call_exitprocs+0x78>
 1000f78:	1025883a 	mov	r18,r2
 1000f7c:	003fd506 	br	1000ed4 <__call_exitprocs+0x44>
 1000f80:	90806317 	ldw	r2,396(r18)
 1000f84:	81002017 	ldw	r4,128(r16)
 1000f88:	1886703a 	and	r3,r3,r2
 1000f8c:	1800061e 	bne	r3,zero,1000fa8 <__call_exitprocs+0x118>
 1000f90:	200b883a 	mov	r5,r4
 1000f94:	a809883a 	mov	r4,r21
 1000f98:	303ee83a 	callr	r6
 1000f9c:	003ff106 	br	1000f64 <__call_exitprocs+0xd4>
 1000fa0:	94400115 	stw	r17,4(r18)
 1000fa4:	003fe806 	br	1000f48 <__call_exitprocs+0xb8>
 1000fa8:	303ee83a 	callr	r6
 1000fac:	003fed06 	br	1000f64 <__call_exitprocs+0xd4>

01000fb0 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
 1000fb0:	defffd04 	addi	sp,sp,-12
 1000fb4:	df000215 	stw	fp,8(sp)
 1000fb8:	df000204 	addi	fp,sp,8
 1000fbc:	e13ffe15 	stw	r4,-8(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
 1000fc0:	0001883a 	nop
 1000fc4:	e0bffe17 	ldw	r2,-8(fp)
 1000fc8:	e0bfff15 	stw	r2,-4(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
 1000fcc:	e0bfff17 	ldw	r2,-4(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
 1000fd0:	10000226 	beq	r2,zero,1000fdc <_exit+0x2c>
    ALT_SIM_FAIL();
 1000fd4:	002af070 	cmpltui	zero,zero,43969
  } else {
    ALT_SIM_PASS();
  }
#endif /* DEBUG_STUB */
}
 1000fd8:	00000106 	br	1000fe0 <_exit+0x30>
    ALT_SIM_PASS();
 1000fdc:	002af0b0 	cmpltui	zero,zero,43970
}
 1000fe0:	0001883a 	nop
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
 1000fe4:	003fff06 	br	1000fe4 <_exit+0x34>
