 
****************************************
Report : area
Design : top
Version: T-2022.03
Date   : Thu Dec 22 21:08:33 2022
****************************************

Library(s) Used:

    fsa0m_a_generic_core_ss1p62v125c (File: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.db)
    SRAM_WC (File: /home/charlie/VSD/HW4_4/sim/SRAM/SRAM_WC.db)
    tag_array_WC (File: /home/charlie/VSD/HW4_4/sim/tag_array/tag_array_WC.db)
    data_array_WC (File: /home/charlie/VSD/HW4_4/sim/data_array/data_array_WC.db)

Number of ports:                        10181
Number of nets:                         34515
Number of cells:                        24725
Number of combinational cells:          19815
Number of sequential cells:              4847
Number of macros/black boxes:               6
Number of buf/inv:                       6385
Number of references:                      19

Combinational area:             326635.344015
Buf/Inv area:                    65802.037713
Noncombinational area:          258792.815838
Macro/Black Box area:          6059206.679688
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:               6644634.839540
Total area:                 undefined
1
