Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Wed Mar 31 05:56:47 2021
| Host         : BA3145WS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tri_mode_ethernet_mac_2_example_design_timing_summary_routed.rpt -pb tri_mode_ethernet_mac_2_example_design_timing_summary_routed.pb -rpx tri_mode_ethernet_mac_2_example_design_timing_summary_routed.rpx -warn_on_violation
| Design       : tri_mode_ethernet_mac_2_example_design
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.971      -15.234                     34                15119       -0.581       -2.968                      6                15007        2.750        0.000                       0                  7078  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
example_clocks/inst/clk_in1                                                                 {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0                                                                        {0.000 5.000}        10.000          100.000         
  gtx_clk_clk_wiz_0                                                                         {0.000 4.000}        8.000           125.000         
  refclk_clk_wiz_0                                                                          {0.000 10.000}       20.000          50.000          
  saxi_aclk_clk_wiz_0                                                                       {0.000 5.000}        10.000          100.000         
sys_clk_pin                                                                                 {0.000 5.000}        10.000          100.000         
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk                  {0.000 20.000}       40.000          25.000          
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk                  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.156        0.000                      0                  933        0.086        0.000                      0                  933       15.250        0.000                       0                   487  
example_clocks/inst/clk_in1                                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                          7.845        0.000                       0                     3  
  gtx_clk_clk_wiz_0                                                                               1.579        0.000                      0                 7270       -0.441       -0.760                      2                 7270        2.750        0.000                       0                  3998  
  refclk_clk_wiz_0                                                                               16.195        0.000                      0                  162        0.119        0.000                      0                  162        9.020        0.000                       0                    85  
  saxi_aclk_clk_wiz_0                                                                             4.866        0.000                      0                 3022        0.086        0.000                      0                 3022        3.750        0.000                       0                   942  
sys_clk_pin                                                                                       8.813        0.000                      0                    2        0.265        0.000                      0                    2        4.500        0.000                       0                     3  
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk                       32.104        0.000                      0                 1801        0.065        0.000                      0                 1801       18.750        0.000                       0                   808  
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk                       32.991        0.000                      0                 1552        0.119        0.000                      0                 1552       19.020        0.000                       0                   751  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
gtx_clk_clk_wiz_0                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        6.480        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  gtx_clk_clk_wiz_0                                                                                31.729        0.000                      0                    8                                                                        
refclk_clk_wiz_0                                                                            gtx_clk_clk_wiz_0                                                                                 1.140        0.000                      0                   22       -0.581       -1.117                      2                   22  
saxi_aclk_clk_wiz_0                                                                         gtx_clk_clk_wiz_0                                                                                -0.361       -0.715                      2                   55       -0.563       -1.091                      2                    4  
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk                  gtx_clk_clk_wiz_0                                                                                -0.372       -1.197                      8                   57        2.820        0.000                      0                   16  
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk                  gtx_clk_clk_wiz_0                                                                                -0.971      -13.323                     24                   62        2.865        0.000                      0                   26  
gtx_clk_clk_wiz_0                                                                           refclk_clk_wiz_0                                                                                  1.416        0.000                      0                    1        0.128        0.000                      0                    1  
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk                  refclk_clk_wiz_0                                                                                 11.184        0.000                      0                    6        3.061        0.000                      0                    6  
gtx_clk_clk_wiz_0                                                                           saxi_aclk_clk_wiz_0                                                                               3.401        0.000                      0                   18                                                                        
gtx_clk_clk_wiz_0                                                                           trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk                        1.756        0.000                      0                    7                                                                        
refclk_clk_wiz_0                                                                            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk                       12.491        0.000                      0                    6        1.429        0.000                      0                    6  
saxi_aclk_clk_wiz_0                                                                         trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk                        4.818        0.000                      0                    6                                                                        
gtx_clk_clk_wiz_0                                                                           trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk                        2.029        0.000                      0                    3                                                                        
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk                  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk                        5.000        0.000                      0                   18                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.940        0.000                      0                  100        0.382        0.000                      0                  100  
**async_default**                                                                           gtx_clk_clk_wiz_0                                                                           gtx_clk_clk_wiz_0                                                                                 5.143        0.000                      0                   97        0.151        0.000                      0                   97  
**async_default**                                                                           trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk                  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk                       38.478        0.000                      0                    1        0.423        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.156ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.814ns  (logic 1.602ns (23.512%)  route 5.212ns (76.488%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns = ( 36.442 - 33.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.811     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y193        FDRE (Prop_fdre_C_Q)         0.419     4.272 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.059     6.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X35Y191        LUT4 (Prop_lut4_I1_O)        0.299     6.630 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.949     7.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X35Y192        LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.703    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X35Y192        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X35Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.438     9.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X28Y194        LUT5 (Prop_lut5_I1_O)        0.124     9.777 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.766    10.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X28Y192        LUT3 (Prop_lut3_I1_O)        0.124    10.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X28Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.682    36.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.384    36.827    
                         clock uncertainty           -0.035    36.791    
    SLICE_X28Y192        FDRE (Setup_fdre_C_D)        0.031    36.822    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.822    
                         arrival time                         -10.666    
  -------------------------------------------------------------------
                         slack                                 26.156    

Slack (MET) :             26.161ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.809ns  (logic 1.602ns (23.527%)  route 5.207ns (76.473%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns = ( 36.442 - 33.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.811     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y193        FDRE (Prop_fdre_C_Q)         0.419     4.272 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.059     6.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X35Y191        LUT4 (Prop_lut4_I1_O)        0.299     6.630 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.949     7.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X35Y192        LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.703    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X35Y192        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X35Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.438     9.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X28Y194        LUT5 (Prop_lut5_I1_O)        0.124     9.777 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.761    10.538    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X28Y192        LUT3 (Prop_lut3_I1_O)        0.124    10.662 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X28Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.682    36.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.384    36.827    
                         clock uncertainty           -0.035    36.791    
    SLICE_X28Y192        FDRE (Setup_fdre_C_D)        0.032    36.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.823    
                         arrival time                         -10.662    
  -------------------------------------------------------------------
                         slack                                 26.161    

Slack (MET) :             26.254ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.698ns  (logic 1.602ns (23.917%)  route 5.096ns (76.083%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 36.443 - 33.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.811     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y193        FDRE (Prop_fdre_C_Q)         0.419     4.272 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.059     6.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X35Y191        LUT4 (Prop_lut4_I1_O)        0.299     6.630 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.949     7.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X35Y192        LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.703    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X35Y192        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X35Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.438     9.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X28Y194        LUT5 (Prop_lut5_I1_O)        0.124     9.777 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.650    10.427    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X27Y192        LUT3 (Prop_lut3_I1_O)        0.124    10.551 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.551    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X27Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.683    36.443    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.368    36.812    
                         clock uncertainty           -0.035    36.776    
    SLICE_X27Y192        FDRE (Setup_fdre_C_D)        0.029    36.805    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.805    
                         arrival time                         -10.551    
  -------------------------------------------------------------------
                         slack                                 26.254    

Slack (MET) :             26.259ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.695ns  (logic 1.602ns (23.928%)  route 5.093ns (76.072%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 36.443 - 33.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.811     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y193        FDRE (Prop_fdre_C_Q)         0.419     4.272 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.059     6.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X35Y191        LUT4 (Prop_lut4_I1_O)        0.299     6.630 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.949     7.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X35Y192        LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.703    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X35Y192        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X35Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.438     9.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X28Y194        LUT5 (Prop_lut5_I1_O)        0.124     9.777 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.647    10.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X27Y192        LUT3 (Prop_lut3_I1_O)        0.124    10.548 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X27Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.683    36.443    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.368    36.812    
                         clock uncertainty           -0.035    36.776    
    SLICE_X27Y192        FDRE (Setup_fdre_C_D)        0.031    36.807    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.807    
                         arrival time                         -10.548    
  -------------------------------------------------------------------
                         slack                                 26.259    

Slack (MET) :             26.430ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 1.602ns (24.504%)  route 4.936ns (75.496%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns = ( 36.442 - 33.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.811     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y193        FDRE (Prop_fdre_C_Q)         0.419     4.272 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.059     6.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X35Y191        LUT4 (Prop_lut4_I1_O)        0.299     6.630 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.949     7.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X35Y192        LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.703    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X35Y192        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X35Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.438     9.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X28Y194        LUT5 (Prop_lut5_I1_O)        0.124     9.777 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.490    10.266    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X28Y192        LUT3 (Prop_lut3_I1_O)        0.124    10.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X28Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.682    36.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.384    36.827    
                         clock uncertainty           -0.035    36.791    
    SLICE_X28Y192        FDRE (Setup_fdre_C_D)        0.029    36.820    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.820    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                 26.430    

Slack (MET) :             26.435ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.535ns  (logic 1.602ns (24.516%)  route 4.933ns (75.484%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns = ( 36.442 - 33.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.811     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y193        FDRE (Prop_fdre_C_Q)         0.419     4.272 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.059     6.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X35Y191        LUT4 (Prop_lut4_I1_O)        0.299     6.630 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.949     7.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X35Y192        LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.703    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X35Y192        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X35Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.438     9.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X28Y194        LUT5 (Prop_lut5_I1_O)        0.124     9.777 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.487    10.263    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X28Y192        LUT3 (Prop_lut3_I1_O)        0.124    10.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X28Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.682    36.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.384    36.827    
                         clock uncertainty           -0.035    36.791    
    SLICE_X28Y192        FDRE (Setup_fdre_C_D)        0.031    36.822    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.822    
                         arrival time                         -10.387    
  -------------------------------------------------------------------
                         slack                                 26.435    

Slack (MET) :             26.638ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.358ns  (logic 1.602ns (25.199%)  route 4.756ns (74.801%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 36.443 - 33.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.811     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y193        FDRE (Prop_fdre_C_Q)         0.419     4.272 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.059     6.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X35Y191        LUT4 (Prop_lut4_I1_O)        0.299     6.630 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.949     7.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X35Y192        LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.703    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X35Y192        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X35Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.438     9.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X28Y194        LUT5 (Prop_lut5_I1_O)        0.124     9.777 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.310    10.086    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X28Y193        LUT6 (Prop_lut6_I2_O)        0.124    10.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.210    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X28Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.683    36.443    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.409    36.853    
                         clock uncertainty           -0.035    36.817    
    SLICE_X28Y193        FDRE (Setup_fdre_C_D)        0.031    36.848    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.848    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                 26.638    

Slack (MET) :             26.676ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 1.076ns (17.165%)  route 5.192ns (82.835%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 36.428 - 33.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.804     3.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X44Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y160        FDRE (Prop_fdre_C_Q)         0.456     4.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[0]/Q
                         net (fo=1, routed)           1.123     5.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2[0]
    SLICE_X46Y162        LUT4 (Prop_lut4_I1_O)        0.124     5.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/iTDO_i_11/O
                         net (fo=1, routed)           0.991     6.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/iTDO_i_4
    SLICE_X53Y163        LUT6 (Prop_lut6_I4_O)        0.124     6.664 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/iTDO_i_9/O
                         net (fo=1, routed)           0.994     7.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_2
    SLICE_X47Y161        LUT6 (Prop_lut6_I1_O)        0.124     7.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_4/O
                         net (fo=1, routed)           1.651     9.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/iTDO_reg_0
    SLICE_X49Y184        LUT6 (Prop_lut6_I2_O)        0.124     9.557 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/iTDO_i_2/O
                         net (fo=1, routed)           0.433     9.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTDO_reg
    SLICE_X49Y184        LUT4 (Prop_lut4_I3_O)        0.124    10.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTDO_i_1/O
                         net (fo=1, routed)           0.000    10.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X49Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.668    36.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X49Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.368    36.797    
                         clock uncertainty           -0.035    36.761    
    SLICE_X49Y184        FDRE (Setup_fdre_C_D)        0.029    36.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         36.790    
                         arrival time                         -10.114    
  -------------------------------------------------------------------
                         slack                                 26.676    

Slack (MET) :             26.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 1.602ns (25.581%)  route 4.660ns (74.419%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 36.443 - 33.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.811     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y193        FDRE (Prop_fdre_C_Q)         0.419     4.272 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.059     6.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X35Y191        LUT4 (Prop_lut4_I1_O)        0.299     6.630 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.949     7.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X35Y192        LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.703    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X35Y192        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X35Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.491     9.706    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X28Y193        LUT6 (Prop_lut6_I0_O)        0.124     9.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.162     9.991    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X28Y193        LUT6 (Prop_lut6_I0_O)        0.124    10.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.115    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X28Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.683    36.443    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.409    36.853    
                         clock uncertainty           -0.035    36.817    
    SLICE_X28Y193        FDRE (Setup_fdre_C_D)        0.029    36.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.846    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                 26.731    

Slack (MET) :             26.867ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.102ns  (logic 1.602ns (26.254%)  route 4.500ns (73.746%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 36.443 - 33.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.811     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y193        FDRE (Prop_fdre_C_Q)         0.419     4.272 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.059     6.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X35Y191        LUT4 (Prop_lut4_I1_O)        0.299     6.630 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.949     7.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X35Y192        LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.703    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X35Y192        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X35Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.048     9.263    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X28Y194        LUT6 (Prop_lut6_I5_O)        0.124     9.387 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.444     9.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X28Y194        LUT6 (Prop_lut6_I5_O)        0.124     9.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.955    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X28Y194        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.683    36.443    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y194        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.384    36.828    
                         clock uncertainty           -0.035    36.792    
    SLICE_X28Y194        FDRE (Setup_fdre_C_D)        0.029    36.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.821    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                 26.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.592%)  route 0.127ns (47.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.648     1.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y158        FDCE (Prop_fdce_C_Q)         0.141     1.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.127     1.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X38Y158        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.921     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y158        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.362     1.480    
    SLICE_X38Y158        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.580%)  route 0.127ns (47.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.648     1.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y157        FDCE (Prop_fdce_C_Q)         0.141     1.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.127     1.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X38Y157        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.921     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y157        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.362     1.480    
    SLICE_X38Y157        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.643     1.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y191        FDRE (Prop_fdre_C_Q)         0.141     1.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[27]/Q
                         net (fo=1, routed)           0.054     1.636    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[27]
    SLICE_X46Y191        LUT2 (Prop_lut2_I0_O)        0.045     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[26]_i_1/O
                         net (fo=1, routed)           0.000     1.681    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[26]_i_1_n_0
    SLICE_X46Y191        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.918     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y191        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[26]/C
                         clock pessimism             -0.386     1.453    
    SLICE_X46Y191        FDSE (Hold_fdse_C_D)         0.121     1.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.836%)  route 0.126ns (47.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.648     1.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y157        FDCE (Prop_fdce_C_Q)         0.141     1.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.126     1.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X38Y157        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.921     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y157        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.362     1.480    
    SLICE_X38Y157        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.580%)  route 0.127ns (47.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.648     1.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y157        FDCE (Prop_fdce_C_Q)         0.141     1.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.127     1.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X38Y156        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.922     1.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y156        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.362     1.481    
    SLICE_X38Y156        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.645     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X43Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y157        FDCE (Prop_fdce_C_Q)         0.141     1.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X43Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.920     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X43Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.399     1.442    
    SLICE_X43Y157        FDCE (Hold_fdce_C_D)         0.076     1.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.645     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X43Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y158        FDCE (Prop_fdce_C_Q)         0.141     1.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X43Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.920     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X43Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.399     1.442    
    SLICE_X43Y158        FDCE (Hold_fdce_C_D)         0.075     1.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.645     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X43Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y157        FDCE (Prop_fdce_C_Q)         0.141     1.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X43Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.920     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X43Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.399     1.442    
    SLICE_X43Y157        FDCE (Hold_fdce_C_D)         0.075     1.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.649     1.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X31Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y157        FDCE (Prop_fdce_C_Q)         0.141     1.587 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X31Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.923     1.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X31Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.398     1.446    
    SLICE_X31Y157        FDCE (Hold_fdce_C_D)         0.075     1.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.640     1.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X51Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y162        FDRE (Prop_fdre_C_Q)         0.141     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.056     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X51Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.913     1.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X51Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.397     1.437    
    SLICE_X51Y162        FDRE (Hold_fdre_C_D)         0.075     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y191  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y191  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X28Y191  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X28Y191  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X28Y191  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X28Y191  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X28Y192  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X28Y192  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X27Y192  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y158  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y158  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y158  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y158  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y158  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y158  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y158  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y158  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y157  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y157  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y158  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y158  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y158  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y158  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y158  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y158  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y158  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y158  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y157  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y157  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  example_clocks/inst/clk_in1
  To Clock:  example_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         example_clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { example_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  example_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  example_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  example_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  example_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  example_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  example_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { example_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   example_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  example_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  example_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  example_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  example_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  gtx_clk_clk_wiz_0
  To Clock:  gtx_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.579ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.441ns,  Total Violation       -0.760ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 0.580ns (9.551%)  route 5.493ns (90.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 5.060 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.215ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.806    -2.215    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X40Y153        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y153        FDRE (Prop_fdre_C_Q)         0.456    -1.759 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/Q
                         net (fo=37, routed)          5.493     3.733    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_di_o[3]
    SLICE_X36Y130        LUT6 (Prop_lut6_I1_O)        0.124     3.857 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[3]_i_1/O
                         net (fo=1, routed)           0.000     3.857    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[3]
    SLICE_X36Y130        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.492     5.060    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X36Y130        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[3]/C
                         clock pessimism              0.418     5.478    
                         clock uncertainty           -0.072     5.406    
    SLICE_X36Y130        FDRE (Setup_fdre_C_D)        0.031     5.437    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[3]
  -------------------------------------------------------------------
                         required time                          5.437    
                         arrival time                          -3.857    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 0.456ns (7.747%)  route 5.430ns (92.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 5.062 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.215ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.806    -2.215    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X40Y153        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y153        FDRE (Prop_fdre_C_Q)         0.456    -1.759 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/Q
                         net (fo=37, routed)          5.430     3.670    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_di_o[3]
    SLICE_X41Y132        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.494     5.062    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X41Y132        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                         clock pessimism              0.418     5.480    
                         clock uncertainty           -0.072     5.408    
    SLICE_X41Y132        FDRE (Setup_fdre_C_D)       -0.081     5.327    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.327    
                         arrival time                          -3.670    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.745ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.966ns  (logic 0.715ns (11.985%)  route 5.251ns (88.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 5.070 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.805    -2.216    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X45Y152        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y152        FDRE (Prop_fdre_C_Q)         0.419    -1.797 f  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/Q
                         net (fo=50, routed)          5.251     3.454    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_dwe_o
    SLICE_X12Y134        LUT6 (Prop_lut6_I3_O)        0.296     3.750 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state[3]_i_1__7/O
                         net (fo=1, routed)           0.000     3.750    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/next_state[3]
    SLICE_X12Y134        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.502     5.070    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_dclk_o
    SLICE_X12Y134        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state_reg[3]/C
                         clock pessimism              0.418     5.488    
                         clock uncertainty           -0.072     5.416    
    SLICE_X12Y134        FDRE (Setup_fdre_C_D)        0.079     5.495    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          5.495    
                         arrival time                          -3.750    
  -------------------------------------------------------------------
                         slack                                  1.745    

Slack (MET) :             1.846ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 0.456ns (8.005%)  route 5.241ns (91.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 5.062 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.215ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.806    -2.215    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X40Y153        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y153        FDRE (Prop_fdre_C_Q)         0.456    -1.759 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/Q
                         net (fo=37, routed)          5.241     3.481    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_di_o[3]
    SLICE_X40Y132        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.494     5.062    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X40Y132        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                         clock pessimism              0.418     5.480    
                         clock uncertainty           -0.072     5.408    
    SLICE_X40Y132        FDRE (Setup_fdre_C_D)       -0.081     5.327    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.327    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 0.456ns (7.973%)  route 5.263ns (92.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 5.063 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.215ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.806    -2.215    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X40Y153        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y153        FDRE (Prop_fdre_C_Q)         0.456    -1.759 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/Q
                         net (fo=37, routed)          5.263     3.504    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/s_di_o[3]
    SLICE_X37Y132        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.495     5.063    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X37Y132        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                         clock pessimism              0.418     5.481    
                         clock uncertainty           -0.072     5.409    
    SLICE_X37Y132        FDRE (Setup_fdre_C_D)       -0.058     5.351    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.351    
                         arrival time                          -3.504    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.869ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.456ns (8.010%)  route 5.237ns (91.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 5.059 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.217ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.804    -2.217    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X43Y155        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y155        FDRE (Prop_fdre_C_Q)         0.456    -1.761 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/Q
                         net (fo=37, routed)          5.237     3.475    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_di_o[8]
    SLICE_X41Y130        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.491     5.059    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X41Y130        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                         clock pessimism              0.418     5.477    
                         clock uncertainty           -0.072     5.405    
    SLICE_X41Y130        FDRE (Setup_fdre_C_D)       -0.061     5.344    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          5.344    
                         arrival time                          -3.475    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.673ns  (logic 0.456ns (8.038%)  route 5.217ns (91.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 5.060 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.215ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.806    -2.215    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X40Y153        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y153        FDRE (Prop_fdre_C_Q)         0.456    -1.759 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/Q
                         net (fo=37, routed)          5.217     3.458    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/s_di_o[3]
    SLICE_X45Y133        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.492     5.060    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X45Y133        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                         clock pessimism              0.418     5.478    
                         clock uncertainty           -0.072     5.406    
    SLICE_X45Y133        FDRE (Setup_fdre_C_D)       -0.067     5.339    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.339    
                         arrival time                          -3.458    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.761ns  (logic 0.715ns (12.412%)  route 5.046ns (87.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 5.072 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.805    -2.216    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X45Y152        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y152        FDRE (Prop_fdre_C_Q)         0.419    -1.797 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/Q
                         net (fo=50, routed)          5.046     3.248    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/s_dwe_o
    SLICE_X13Y137        LUT4 (Prop_lut4_I2_O)        0.296     3.544 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state[1]_i_1__9/O
                         net (fo=1, routed)           0.000     3.544    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/next_state[1]
    SLICE_X13Y137        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.504     5.072    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/s_dclk_o
    SLICE_X13Y137        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state_reg[1]/C
                         clock pessimism              0.418     5.490    
                         clock uncertainty           -0.072     5.418    
    SLICE_X13Y137        FDRE (Setup_fdre_C_D)        0.029     5.447    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          5.447    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.920ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.745ns  (logic 0.715ns (12.446%)  route 5.030ns (87.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 5.071 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.805    -2.216    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X45Y152        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y152        FDRE (Prop_fdre_C_Q)         0.419    -1.797 f  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/Q
                         net (fo=50, routed)          5.030     3.232    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/s_dwe_o
    SLICE_X13Y136        LUT6 (Prop_lut6_I3_O)        0.296     3.528 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state[3]_i_1__9/O
                         net (fo=1, routed)           0.000     3.528    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/next_state[3]
    SLICE_X13Y136        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.503     5.071    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/s_dclk_o
    SLICE_X13Y136        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state_reg[3]/C
                         clock pessimism              0.418     5.489    
                         clock uncertainty           -0.072     5.417    
    SLICE_X13Y136        FDRE (Setup_fdre_C_D)        0.031     5.448    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                  1.920    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 0.456ns (8.146%)  route 5.142ns (91.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 5.061 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.807    -2.214    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X40Y152        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.456    -1.758 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/Q
                         net (fo=37, routed)          5.142     3.383    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/s_di_o[7]
    SLICE_X43Y134        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.493     5.061    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X43Y134        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
                         clock pessimism              0.418     5.479    
                         clock uncertainty           -0.072     5.407    
    SLICE_X43Y134        FDRE (Setup_fdre_C_D)       -0.058     5.349    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.349    
                         arrival time                          -3.383    
  -------------------------------------------------------------------
                         slack                                  1.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.441ns  (arrival time - required time)
  Source:                 example_clocks/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'gtx_clk_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.026ns (2.261%)  route 1.124ns (97.739%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -1.938ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.625    -0.788    u_ila_0/inst/ila_core_inst/probe8[0]
    SLICE_X8Y139         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.838    -1.273    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y139         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/CLK
                         clock pessimism              0.745    -0.528    
                         clock uncertainty            0.072    -0.456    
    SLICE_X8Y139         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.347    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.788    
  -------------------------------------------------------------------
                         slack                                 -0.441    

Slack (VIOLATED) :        -0.319ns  (arrival time - required time)
  Source:                 example_clocks/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'gtx_clk_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.026ns (1.938%)  route 1.316ns (98.062%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -1.938ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.817    -0.597    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe8[0]
    SLICE_X14Y150        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.927    -1.183    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X14Y150        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.745    -0.439    
                         clock uncertainty            0.072    -0.367    
    SLICE_X14Y150        FDRE (Hold_fdre_C_D)         0.089    -0.278    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                 -0.319    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.297ns (70.474%)  route 0.124ns (29.526%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.640    -0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X51Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y157        FDRE (Prop_fdre_C_Q)         0.128    -0.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/Q
                         net (fo=1, routed)           0.124    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]_1[16]
    SLICE_X52Y157        LUT3 (Prop_lut3_I0_O)        0.099    -0.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_3/O
                         net (fo=1, routed)           0.000    -0.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_3_n_0
    SLICE_X52Y157        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]_i_2_n_7
    SLICE_X52Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.913    -1.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X52Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]/C
                         clock pessimism              0.688    -0.510    
    SLICE_X52Y157        FDRE (Hold_fdre_C_D)         0.105    -0.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/round_robin_sequence_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/round_robin_sequence_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.485%)  route 0.231ns (58.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.630    -0.783    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X54Y172        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/round_robin_sequence_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y172        FDRE (Prop_fdre_C_Q)         0.164    -0.619 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/round_robin_sequence_reg[1]/Q
                         net (fo=11, routed)          0.231    -0.388    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/p_1_in13_in
    SLICE_X48Y172        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/round_robin_sequence_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.904    -1.206    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X48Y172        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/round_robin_sequence_reg[2]/C
                         clock pessimism              0.688    -0.519    
    SLICE_X48Y172        FDRE (Hold_fdre_C_D)         0.075    -0.444    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/round_robin_sequence_reg[2]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/parallel_dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/parallel_dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.695%)  route 0.166ns (50.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.648    -0.765    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_dclk_o
    SLICE_X34Y150        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/parallel_dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y150        FDRE (Prop_fdre_C_Q)         0.164    -0.601 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/parallel_dout_reg[14]/Q
                         net (fo=2, routed)           0.166    -0.435    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_do_o[14]
    SLICE_X37Y148        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/parallel_dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.836    -1.275    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_dclk_o
    SLICE_X37Y148        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/parallel_dout_reg[13]/C
                         clock pessimism              0.692    -0.583    
    SLICE_X37Y148        FDRE (Hold_fdre_C_D)         0.072    -0.511    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/parallel_dout_reg[13]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/accum_lower_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.196ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.640    -0.773    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X39Y164        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/accum_lower_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y164        FDRE (Prop_fdre_C_Q)         0.141    -0.632 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/accum_lower_reg[11]/Q
                         net (fo=2, routed)           0.116    -0.516    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/D
    SLICE_X42Y164        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.914    -1.196    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/WCLK
    SLICE_X42Y164        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/SP/CLK
                         clock pessimism              0.459    -0.737    
    SLICE_X42Y164        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.593    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/general_statisic_control[30].general_statisics/sync_inc_vector/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/general_statisic_control[30].general_statisics/increment_vector_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.177%)  route 0.236ns (64.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.208ns
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.630    -0.783    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/general_statisic_control[30].general_statisics/sync_inc_vector/stats_ref_clk
    SLICE_X49Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/general_statisic_control[30].general_statisics/sync_inc_vector/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y176        FDRE (Prop_fdre_C_Q)         0.128    -0.655 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/general_statisic_control[30].general_statisics/sync_inc_vector/data_sync_reg4/Q
                         net (fo=2, routed)           0.236    -0.420    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/general_statisic_control[30].general_statisics/increment_vector_sync
    SLICE_X52Y178        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/general_statisic_control[30].general_statisics/increment_vector_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.902    -1.208    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/general_statisic_control[30].general_statisics/stats_ref_clk
    SLICE_X52Y178        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/general_statisic_control[30].general_statisics/increment_vector_sync_reg_reg/C
                         clock pessimism              0.688    -0.521    
    SLICE_X52Y178        FDRE (Hold_fdre_C_D)         0.022    -0.499    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/general_statisic_control[30].general_statisics/increment_vector_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/general_statisic_control[29].general_statisics/sync_inc_vector/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/general_statisic_control[29].general_statisics/increment_vector_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.895%)  route 0.229ns (64.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.208ns
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.631    -0.782    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/general_statisic_control[29].general_statisics/sync_inc_vector/stats_ref_clk
    SLICE_X51Y178        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/general_statisic_control[29].general_statisics/sync_inc_vector/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y178        FDRE (Prop_fdre_C_Q)         0.128    -0.654 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/general_statisic_control[29].general_statisics/sync_inc_vector/data_sync_reg4/Q
                         net (fo=2, routed)           0.229    -0.426    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/general_statisic_control[29].general_statisics/increment_vector_sync
    SLICE_X53Y178        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/general_statisic_control[29].general_statisics/increment_vector_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.902    -1.208    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/general_statisic_control[29].general_statisics/stats_ref_clk
    SLICE_X53Y178        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/general_statisic_control[29].general_statisics/increment_vector_sync_reg_reg/C
                         clock pessimism              0.688    -0.521    
    SLICE_X53Y178        FDRE (Hold_fdre_C_D)         0.013    -0.508    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/general_statisic_control[29].general_statisics/increment_vector_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 basic_pat_gen_inst/axi_pipe_inst/wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basic_pat_gen_inst/axi_pipe_inst/ram_loop[5].RAM64X1D_inst/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.053%)  route 0.152ns (51.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.188ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.648    -0.765    basic_pat_gen_inst/axi_pipe_inst/axi_tclk
    SLICE_X29Y156        FDRE                                         r  basic_pat_gen_inst/axi_pipe_inst/wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  basic_pat_gen_inst/axi_pipe_inst/wr_addr_reg[5]/Q
                         net (fo=30, routed)          0.152    -0.472    basic_pat_gen_inst/axi_pipe_inst/ram_loop[5].RAM64X1D_inst/A5
    SLICE_X30Y156        RAMD64E                                      r  basic_pat_gen_inst/axi_pipe_inst/ram_loop[5].RAM64X1D_inst/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.922    -1.188    basic_pat_gen_inst/axi_pipe_inst/ram_loop[5].RAM64X1D_inst/WCLK
    SLICE_X30Y156        RAMD64E                                      r  basic_pat_gen_inst/axi_pipe_inst/ram_loop[5].RAM64X1D_inst/DP/CLK
                         clock pessimism              0.459    -0.729    
    SLICE_X30Y156        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.559    basic_pat_gen_inst/axi_pipe_inst/ram_loop[5].RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 basic_pat_gen_inst/axi_pipe_inst/wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basic_pat_gen_inst/axi_pipe_inst/ram_loop[5].RAM64X1D_inst/SP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.053%)  route 0.152ns (51.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.188ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.648    -0.765    basic_pat_gen_inst/axi_pipe_inst/axi_tclk
    SLICE_X29Y156        FDRE                                         r  basic_pat_gen_inst/axi_pipe_inst/wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  basic_pat_gen_inst/axi_pipe_inst/wr_addr_reg[5]/Q
                         net (fo=30, routed)          0.152    -0.472    basic_pat_gen_inst/axi_pipe_inst/ram_loop[5].RAM64X1D_inst/A5
    SLICE_X30Y156        RAMD64E                                      r  basic_pat_gen_inst/axi_pipe_inst/ram_loop[5].RAM64X1D_inst/SP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.922    -1.188    basic_pat_gen_inst/axi_pipe_inst/ram_loop[5].RAM64X1D_inst/WCLK
    SLICE_X30Y156        RAMD64E                                      r  basic_pat_gen_inst/axi_pipe_inst/ram_loop[5].RAM64X1D_inst/SP/CLK
                         clock pessimism              0.459    -0.729    
    SLICE_X30Y156        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.559    basic_pat_gen_inst/axi_pipe_inst/ram_loop[5].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtx_clk_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { example_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y52     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y52     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y27     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y27     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y32     trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y31     trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   example_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  example_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X51Y156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X39Y168    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/accum_lower_reg[26]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  example_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X46Y165    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X46Y165    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X46Y165    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X46Y165    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y166    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y166    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y166    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[16].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y166    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[16].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y163    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[37].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y163    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[37].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y163    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y163    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y164    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y164    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  refclk_clk_wiz_0
  To Clock:  refclk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.195ns  (required time - arrival time)
  Source:                 mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CE
                            (rising edge-triggered cell SRL16E clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (refclk_clk_wiz_0 rise@20.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.839ns (26.516%)  route 2.325ns (73.484%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.748ns = ( 17.252 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.812    -2.209    mii_to_rmii/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X17Y157        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y157        FDRE (Prop_fdre_C_Q)         0.419    -1.790 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/Q
                         net (fo=4, routed)           0.837    -0.953    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rx_end_packet[1]
    SLICE_X16Y157        LUT4 (Prop_lut4_I3_O)        0.296    -0.657 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FSM_sequential_RX_100_MBPS.fifo_ldr_cs[1]_i_1/O
                         net (fo=7, routed)           0.848     0.191    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/fifo_ldr_ns[0]
    SLICE_X15Y158        LUT6 (Prop_lut6_I0_O)        0.124     0.315 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_i_2/O
                         net (fo=5, routed)           0.640     0.955    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/CI
    SLICE_X14Y157        SRL16E                                       r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.684    17.252    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X14Y157        SRL16E                                       r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
                         clock pessimism              0.498    17.750    
                         clock uncertainty           -0.084    17.667    
    SLICE_X14Y157        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    17.150    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I
  -------------------------------------------------------------------
                         required time                         17.150    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 16.195    

Slack (MET) :             16.195ns  (required time - arrival time)
  Source:                 mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CE
                            (rising edge-triggered cell SRL16E clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (refclk_clk_wiz_0 rise@20.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.839ns (26.516%)  route 2.325ns (73.484%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.748ns = ( 17.252 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.812    -2.209    mii_to_rmii/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X17Y157        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y157        FDRE (Prop_fdre_C_Q)         0.419    -1.790 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/Q
                         net (fo=4, routed)           0.837    -0.953    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rx_end_packet[1]
    SLICE_X16Y157        LUT4 (Prop_lut4_I3_O)        0.296    -0.657 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FSM_sequential_RX_100_MBPS.fifo_ldr_cs[1]_i_1/O
                         net (fo=7, routed)           0.848     0.191    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/fifo_ldr_ns[0]
    SLICE_X15Y158        LUT6 (Prop_lut6_I0_O)        0.124     0.315 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_i_2/O
                         net (fo=5, routed)           0.640     0.955    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/CI
    SLICE_X14Y157        SRL16E                                       r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.684    17.252    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X14Y157        SRL16E                                       r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
                         clock pessimism              0.498    17.750    
                         clock uncertainty           -0.084    17.667    
    SLICE_X14Y157        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    17.150    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I
  -------------------------------------------------------------------
                         required time                         17.150    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 16.195    

Slack (MET) :             16.195ns  (required time - arrival time)
  Source:                 mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CE
                            (rising edge-triggered cell SRL16E clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (refclk_clk_wiz_0 rise@20.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.839ns (26.516%)  route 2.325ns (73.484%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.748ns = ( 17.252 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.812    -2.209    mii_to_rmii/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X17Y157        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y157        FDRE (Prop_fdre_C_Q)         0.419    -1.790 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/Q
                         net (fo=4, routed)           0.837    -0.953    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rx_end_packet[1]
    SLICE_X16Y157        LUT4 (Prop_lut4_I3_O)        0.296    -0.657 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FSM_sequential_RX_100_MBPS.fifo_ldr_cs[1]_i_1/O
                         net (fo=7, routed)           0.848     0.191    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/fifo_ldr_ns[0]
    SLICE_X15Y158        LUT6 (Prop_lut6_I0_O)        0.124     0.315 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_i_2/O
                         net (fo=5, routed)           0.640     0.955    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/CI
    SLICE_X14Y157        SRL16E                                       r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.684    17.252    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X14Y157        SRL16E                                       r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
                         clock pessimism              0.498    17.750    
                         clock uncertainty           -0.084    17.667    
    SLICE_X14Y157        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    17.150    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I
  -------------------------------------------------------------------
                         required time                         17.150    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 16.195    

Slack (MET) :             16.195ns  (required time - arrival time)
  Source:                 mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CE
                            (rising edge-triggered cell SRL16E clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (refclk_clk_wiz_0 rise@20.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.839ns (26.516%)  route 2.325ns (73.484%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.748ns = ( 17.252 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.812    -2.209    mii_to_rmii/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X17Y157        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y157        FDRE (Prop_fdre_C_Q)         0.419    -1.790 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/Q
                         net (fo=4, routed)           0.837    -0.953    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rx_end_packet[1]
    SLICE_X16Y157        LUT4 (Prop_lut4_I3_O)        0.296    -0.657 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FSM_sequential_RX_100_MBPS.fifo_ldr_cs[1]_i_1/O
                         net (fo=7, routed)           0.848     0.191    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/fifo_ldr_ns[0]
    SLICE_X15Y158        LUT6 (Prop_lut6_I0_O)        0.124     0.315 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_i_2/O
                         net (fo=5, routed)           0.640     0.955    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/CI
    SLICE_X14Y157        SRL16E                                       r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.684    17.252    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X14Y157        SRL16E                                       r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
                         clock pessimism              0.498    17.750    
                         clock uncertainty           -0.084    17.667    
    SLICE_X14Y157        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    17.150    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I
  -------------------------------------------------------------------
                         required time                         17.150    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 16.195    

Slack (MET) :             16.237ns  (required time - arrival time)
  Source:                 mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Data_Exists_DFF/D
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (refclk_clk_wiz_0 rise@20.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.865ns (25.960%)  route 2.467ns (74.040%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.748ns = ( 17.252 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.812    -2.209    mii_to_rmii/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X17Y157        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y157        FDRE (Prop_fdre_C_Q)         0.419    -1.790 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/Q
                         net (fo=4, routed)           0.837    -0.953    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rx_end_packet[1]
    SLICE_X16Y157        LUT4 (Prop_lut4_I3_O)        0.296    -0.657 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FSM_sequential_RX_100_MBPS.fifo_ldr_cs[1]_i_1/O
                         net (fo=7, routed)           0.782     0.125    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/fifo_ldr_ns[0]
    SLICE_X15Y158        LUT5 (Prop_lut5_I1_O)        0.150     0.275 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Data_Exists_DFF_i_1/O
                         net (fo=1, routed)           0.848     1.123    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/D_0
    SLICE_X15Y158        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Data_Exists_DFF/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.684    17.252    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X15Y158        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Data_Exists_DFF/C
                         clock pessimism              0.498    17.750    
                         clock uncertainty           -0.084    17.667    
    SLICE_X15Y158        FDRE (Setup_fdre_C_D)       -0.307    17.360    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Data_Exists_DFF
  -------------------------------------------------------------------
                         required time                         17.360    
                         arrival time                          -1.123    
  -------------------------------------------------------------------
                         slack                                 16.237    

Slack (MET) :             16.288ns  (required time - arrival time)
  Source:                 mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (refclk_clk_wiz_0 rise@20.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 1.481ns (40.405%)  route 2.184ns (59.595%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.751ns = ( 17.249 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.812    -2.209    mii_to_rmii/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X17Y157        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y157        FDRE (Prop_fdre_C_Q)         0.419    -1.790 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/Q
                         net (fo=4, routed)           0.837    -0.953    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rx_end_packet[1]
    SLICE_X16Y157        LUT4 (Prop_lut4_I3_O)        0.296    -0.657 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FSM_sequential_RX_100_MBPS.fifo_ldr_cs[1]_i_1/O
                         net (fo=7, routed)           0.848     0.191    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/fifo_ldr_ns[0]
    SLICE_X15Y158        LUT6 (Prop_lut6_I0_O)        0.124     0.315 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_i_2/O
                         net (fo=5, routed)           0.499     0.814    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/CI
    SLICE_X16Y158        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.456 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.456    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/sum_A_0
    SLICE_X16Y158        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.681    17.249    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X16Y158        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I/C
                         clock pessimism              0.516    17.765    
                         clock uncertainty           -0.084    17.682    
    SLICE_X16Y158        FDRE (Setup_fdre_C_D)        0.062    17.744    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I
  -------------------------------------------------------------------
                         required time                         17.744    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                 16.288    

Slack (MET) :             16.332ns  (required time - arrival time)
  Source:                 mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[1].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (refclk_clk_wiz_0 rise@20.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 1.437ns (39.681%)  route 2.184ns (60.319%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.751ns = ( 17.249 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.812    -2.209    mii_to_rmii/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X17Y157        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y157        FDRE (Prop_fdre_C_Q)         0.419    -1.790 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/Q
                         net (fo=4, routed)           0.837    -0.953    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rx_end_packet[1]
    SLICE_X16Y157        LUT4 (Prop_lut4_I3_O)        0.296    -0.657 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FSM_sequential_RX_100_MBPS.fifo_ldr_cs[1]_i_1/O
                         net (fo=7, routed)           0.848     0.191    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/fifo_ldr_ns[0]
    SLICE_X15Y158        LUT6 (Prop_lut6_I0_O)        0.124     0.315 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_i_2/O
                         net (fo=5, routed)           0.499     0.814    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/CI
    SLICE_X16Y158        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     1.412 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.412    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/sum_A_2
    SLICE_X16Y158        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[1].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.681    17.249    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X16Y158        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[1].FDRE_I/C
                         clock pessimism              0.516    17.765    
                         clock uncertainty           -0.084    17.682    
    SLICE_X16Y158        FDRE (Setup_fdre_C_D)        0.062    17.744    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[1].FDRE_I
  -------------------------------------------------------------------
                         required time                         17.744    
                         arrival time                          -1.412    
  -------------------------------------------------------------------
                         slack                                 16.332    

Slack (MET) :             16.346ns  (required time - arrival time)
  Source:                 mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[2].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (refclk_clk_wiz_0 rise@20.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 1.423ns (39.446%)  route 2.184ns (60.554%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.751ns = ( 17.249 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.812    -2.209    mii_to_rmii/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X17Y157        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y157        FDRE (Prop_fdre_C_Q)         0.419    -1.790 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/Q
                         net (fo=4, routed)           0.837    -0.953    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rx_end_packet[1]
    SLICE_X16Y157        LUT4 (Prop_lut4_I3_O)        0.296    -0.657 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FSM_sequential_RX_100_MBPS.fifo_ldr_cs[1]_i_1/O
                         net (fo=7, routed)           0.848     0.191    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/fifo_ldr_ns[0]
    SLICE_X15Y158        LUT6 (Prop_lut6_I0_O)        0.124     0.315 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_i_2/O
                         net (fo=5, routed)           0.499     0.814    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/CI
    SLICE_X16Y158        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     1.398 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.398    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/sum_A_1
    SLICE_X16Y158        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[2].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.681    17.249    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X16Y158        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[2].FDRE_I/C
                         clock pessimism              0.516    17.765    
                         clock uncertainty           -0.084    17.682    
    SLICE_X16Y158        FDRE (Setup_fdre_C_D)        0.062    17.744    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[2].FDRE_I
  -------------------------------------------------------------------
                         required time                         17.744    
                         arrival time                          -1.398    
  -------------------------------------------------------------------
                         slack                                 16.346    

Slack (MET) :             16.448ns  (required time - arrival time)
  Source:                 mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (refclk_clk_wiz_0 rise@20.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 1.321ns (37.685%)  route 2.184ns (62.315%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.751ns = ( 17.249 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.812    -2.209    mii_to_rmii/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X17Y157        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y157        FDRE (Prop_fdre_C_Q)         0.419    -1.790 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/Q
                         net (fo=4, routed)           0.837    -0.953    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rx_end_packet[1]
    SLICE_X16Y157        LUT4 (Prop_lut4_I3_O)        0.296    -0.657 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FSM_sequential_RX_100_MBPS.fifo_ldr_cs[1]_i_1/O
                         net (fo=7, routed)           0.848     0.191    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/fifo_ldr_ns[0]
    SLICE_X15Y158        LUT6 (Prop_lut6_I0_O)        0.124     0.315 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_i_2/O
                         net (fo=5, routed)           0.499     0.814    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/CI
    SLICE_X16Y158        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     1.296 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.296    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/sum_A_3
    SLICE_X16Y158        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.681    17.249    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X16Y158        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].FDRE_I/C
                         clock pessimism              0.516    17.765    
                         clock uncertainty           -0.084    17.682    
    SLICE_X16Y158        FDRE (Setup_fdre_C_D)        0.062    17.744    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].FDRE_I
  -------------------------------------------------------------------
                         required time                         17.744    
                         arrival time                          -1.296    
  -------------------------------------------------------------------
                         slack                                 16.448    

Slack (MET) :             16.622ns  (required time - arrival time)
  Source:                 mii_to_rmii/U0/rst_n_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (refclk_clk_wiz_0 rise@20.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.716ns (26.226%)  route 2.014ns (73.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.748ns = ( 17.252 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.812    -2.209    mii_to_rmii/U0/ref_clk
    SLICE_X17Y157        FDRE                                         r  mii_to_rmii/U0/rst_n_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y157        FDRE (Prop_fdre_C_Q)         0.419    -1.790 f  mii_to_rmii/U0/rst_n_d_reg[1]/Q
                         net (fo=6, routed)           0.640    -1.151    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I_0[0]
    SLICE_X18Y157        LUT1 (Prop_lut1_I0_O)        0.297    -0.854 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rmii2mac_tx_clk_bi_i_1/O
                         net (fo=72, routed)          1.374     0.521    mii_to_rmii/U0/RMII_FIXED.I_RX/Reset
    SLICE_X12Y157        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.684    17.252    mii_to_rmii/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X12Y157        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d1_reg[2]/C
                         clock pessimism              0.498    17.750    
                         clock uncertainty           -0.084    17.667    
    SLICE_X12Y157        FDRE (Setup_fdre_C_R)       -0.524    17.143    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         17.143    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                 16.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_clk_wiz_0 rise@0.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.650    -0.763    mii_to_rmii/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X13Y157        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y157        FDRE (Prop_fdre_C_Q)         0.141    -0.622 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[0]/Q
                         net (fo=1, routed)           0.102    -0.520    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Data_In[0]
    SLICE_X14Y157        SRL16E                                       r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.925    -1.185    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X14Y157        SRL16E                                       r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
                         clock pessimism              0.438    -0.747    
    SLICE_X14Y157        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.639    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_clk_wiz_0 rise@0.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.162%)  route 0.113ns (40.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.650    -0.763    mii_to_rmii/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X12Y157        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y157        FDRE (Prop_fdre_C_Q)         0.164    -0.599 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[2]/Q
                         net (fo=2, routed)           0.113    -0.486    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Data_In[2]
    SLICE_X14Y157        SRL16E                                       r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.925    -1.185    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X14Y157        SRL16E                                       r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
                         clock pessimism              0.438    -0.747    
    SLICE_X14Y157        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.638    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_begin_packet_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_clk_wiz_0 rise@0.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.649    -0.764    mii_to_rmii/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X16Y157        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDRE (Prop_fdre_C_Q)         0.141    -0.623 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d2_reg/Q
                         net (fo=3, routed)           0.076    -0.547    mii_to_rmii/U0/RMII_FIXED.I_RX/phy2Rmii_crs_dv_d2_0
    SLICE_X17Y157        LUT5 (Prop_lut5_I1_O)        0.045    -0.502 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_begin_packet[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.502    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_begin_packet[0]_i_1_n_0
    SLICE_X17Y157        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_begin_packet_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.925    -1.185    mii_to_rmii/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X17Y157        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_begin_packet_reg[0]/C
                         clock pessimism              0.434    -0.751    
    SLICE_X17Y157        FDRE (Hold_fdre_C_D)         0.091    -0.660    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_begin_packet_reg[0]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mii_to_rmii/U0/mac2Rmii_tx_er_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mii_to_rmii/U0/RMII_FIXED.I_TX/mac2Rmii_tx_er_d_reg/D
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_clk_wiz_0 rise@0.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.186ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.648    -0.765    mii_to_rmii/U0/ref_clk
    SLICE_X25Y158        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_tx_er_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y158        FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  mii_to_rmii/U0/mac2Rmii_tx_er_d2_reg/Q
                         net (fo=1, routed)           0.110    -0.514    mii_to_rmii/U0/RMII_FIXED.I_TX/mac2Rmii_tx_er_d2
    SLICE_X25Y159        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_TX/mac2Rmii_tx_er_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.924    -1.186    mii_to_rmii/U0/RMII_FIXED.I_TX/ref_clk
    SLICE_X25Y159        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_TX/mac2Rmii_tx_er_d_reg/C
                         clock pessimism              0.437    -0.749    
    SLICE_X25Y159        FDRE (Hold_fdre_C_D)         0.070    -0.679    mii_to_rmii/U0/RMII_FIXED.I_TX/mac2Rmii_tx_er_d_reg
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mii_to_rmii/U0/RMII_FIXED.I_TX/mac2Rmii_txd_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mii_to_rmii/U0/RMII_FIXED.I_TX/Rmii2Phy_txd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_clk_wiz_0 rise@0.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.357%)  route 0.112ns (37.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.648    -0.765    mii_to_rmii/U0/RMII_FIXED.I_TX/ref_clk
    SLICE_X24Y157        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_TX/mac2Rmii_txd_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y157        FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  mii_to_rmii/U0/RMII_FIXED.I_TX/mac2Rmii_txd_d_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.512    mii_to_rmii/U0/RMII_FIXED.I_TX/mac2Rmii_txd_d_reg_n_0_[0]
    SLICE_X23Y157        LUT5 (Prop_lut5_I4_O)        0.045    -0.467 r  mii_to_rmii/U0/RMII_FIXED.I_TX/Rmii2Phy_txd[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.467    mii_to_rmii/U0/RMII_FIXED.I_TX/Rmii2Phy_txd[0]_i_1_n_0
    SLICE_X23Y157        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_TX/Rmii2Phy_txd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.925    -1.185    mii_to_rmii/U0/RMII_FIXED.I_TX/ref_clk
    SLICE_X23Y157        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_TX/Rmii2Phy_txd_reg[0]/C
                         clock pessimism              0.459    -0.726    
    SLICE_X23Y157        FDRE (Hold_fdre_C_D)         0.092    -0.634    mii_to_rmii/U0/RMII_FIXED.I_TX/Rmii2Phy_txd_reg[0]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 mii_to_rmii/U0/mac2Rmii_txd_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mii_to_rmii/U0/mac2Rmii_txd_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_clk_wiz_0 rise@0.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.186ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.648    -0.765    mii_to_rmii/U0/ref_clk
    SLICE_X24Y158        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y158        FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[0]/Q
                         net (fo=1, routed)           0.117    -0.508    mii_to_rmii/U0/mac2Rmii_txd_d1[0]
    SLICE_X24Y158        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.924    -1.186    mii_to_rmii/U0/ref_clk
    SLICE_X24Y158        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d2_reg[0]/C
                         clock pessimism              0.421    -0.765    
    SLICE_X24Y158        FDRE (Hold_fdre_C_D)         0.072    -0.693    mii_to_rmii/U0/mac2Rmii_txd_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rx_er_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mii_to_rmii/U0/rmii2mac_rx_er_reg/D
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_clk_wiz_0 rise@0.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.796%)  route 0.131ns (48.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.649    -0.764    mii_to_rmii/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X16Y159        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rx_er_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y159        FDRE (Prop_fdre_C_Q)         0.141    -0.623 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rx_er_reg/Q
                         net (fo=2, routed)           0.131    -0.492    mii_to_rmii/U0/Rmii2Mac_rx_er
    SLICE_X17Y159        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rx_er_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.925    -1.185    mii_to_rmii/U0/ref_clk
    SLICE_X17Y159        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rx_er_reg/C
                         clock pessimism              0.434    -0.751    
    SLICE_X17Y159        FDRE (Hold_fdre_C_D)         0.070    -0.681    mii_to_rmii/U0/rmii2mac_rx_er_reg
  -------------------------------------------------------------------
                         required time                          0.681    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rxd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mii_to_rmii/U0/rmii2mac_rxd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_clk_wiz_0 rise@0.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.993%)  route 0.105ns (45.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.650    -0.763    mii_to_rmii/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X15Y157        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rxd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y157        FDRE (Prop_fdre_C_Q)         0.128    -0.635 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rxd_reg[3]/Q
                         net (fo=1, routed)           0.105    -0.531    mii_to_rmii/U0/RMII_FIXED.I_RX_n_5
    SLICE_X13Y157        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rxd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.925    -1.185    mii_to_rmii/U0/ref_clk
    SLICE_X13Y157        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rxd_reg[3]/C
                         clock pessimism              0.438    -0.747    
    SLICE_X13Y157        FDRE (Hold_fdre_C_D)         0.025    -0.722    mii_to_rmii/U0/rmii2mac_rxd_reg[3]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rmii2Mac_rx_er_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rmii2Mac_rx_er_d3_reg/D
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_clk_wiz_0 rise@0.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.650    -0.763    mii_to_rmii/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X14Y159        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rmii2Mac_rx_er_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y159        FDRE (Prop_fdre_C_Q)         0.164    -0.599 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rmii2Mac_rx_er_d2_reg/Q
                         net (fo=1, routed)           0.116    -0.483    mii_to_rmii/U0/RMII_FIXED.I_RX/rmii2Mac_rx_er_d2
    SLICE_X15Y159        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rmii2Mac_rx_er_d3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.925    -1.185    mii_to_rmii/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X15Y159        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rmii2Mac_rx_er_d3_reg/C
                         clock pessimism              0.435    -0.750    
    SLICE_X15Y159        FDRE (Hold_fdre_C_D)         0.075    -0.675    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rmii2Mac_rx_er_d3_reg
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_clk_wiz_0 rise@0.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.373%)  route 0.112ns (37.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.649    -0.764    mii_to_rmii/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X16Y157        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDRE (Prop_fdre_C_Q)         0.141    -0.623 f  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d3_reg/Q
                         net (fo=1, routed)           0.112    -0.511    mii_to_rmii/U0/RMII_FIXED.I_RX/phy2Rmii_crs_dv_d3
    SLICE_X17Y157        LUT6 (Prop_lut6_I3_O)        0.045    -0.466 r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.466    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet[0]_i_1_n_0
    SLICE_X17Y157        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.925    -1.185    mii_to_rmii/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X17Y157        FDRE                                         r  mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/C
                         clock pessimism              0.434    -0.751    
    SLICE_X17Y157        FDRE (Hold_fdre_C_D)         0.092    -0.659    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         refclk_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { example_clocks/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   example_clocks/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  example_clocks/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X15Y159    mii_to_rmii/U0/RMII_FIXED.I_RX/FSM_sequential_RX_100_MBPS.fifo_flshr_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X15Y158    mii_to_rmii/U0/RMII_FIXED.I_RX/FSM_sequential_RX_100_MBPS.fifo_flshr_cs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X16Y157    mii_to_rmii/U0/RMII_FIXED.I_RX/FSM_sequential_RX_100_MBPS.fifo_ldr_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X16Y157    mii_to_rmii/U0/RMII_FIXED.I_RX/FSM_sequential_RX_100_MBPS.fifo_ldr_cs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X16Y158    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].FDRE_I/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X16Y158    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[1].FDRE_I/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X16Y158    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[2].FDRE_I/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X16Y158    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  example_clocks/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y157    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y157    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y157    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y157    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y157    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y157    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y157    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y157    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y159    mii_to_rmii/U0/RMII_FIXED.I_RX/FSM_sequential_RX_100_MBPS.fifo_flshr_cs_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y157    mii_to_rmii/U0/RMII_FIXED.I_RX/FSM_sequential_RX_100_MBPS.fifo_ldr_cs_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y157    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y157    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y157    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y157    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y157    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y157    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y157    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y157    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y158    mii_to_rmii/U0/RMII_FIXED.I_RX/FSM_sequential_RX_100_MBPS.fifo_flshr_cs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y158    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Data_Exists_DFF/C



---------------------------------------------------------------------------------------------------
From Clock:  saxi_aclk_clk_wiz_0
  To Clock:  saxi_aclk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_rd_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             saxi_aclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (saxi_aclk_clk_wiz_0 rise@10.000ns - saxi_aclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 0.828ns (16.366%)  route 4.231ns (83.634%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.752ns = ( 7.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.224ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         1.797    -2.224    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X9Y177         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDSE (Prop_fdse_C_Q)         0.456    -1.768 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg[0]/Q
                         net (fo=245, routed)         2.859     1.090    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/A0
    SLICE_X10Y189        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     1.214 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/SP/O
                         net (fo=1, routed)           0.947     2.161    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[4].header_field_dist_ram_n_1
    SLICE_X11Y186        LUT6 (Prop_lut6_I0_O)        0.124     2.285 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/ram_rd_byte[4]_i_3/O
                         net (fo=1, routed)           0.425     2.711    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/ram_rd_byte[4]_i_3_n_0
    SLICE_X13Y186        LUT5 (Prop_lut5_I4_O)        0.124     2.835 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/ram_rd_byte[4]_i_1/O
                         net (fo=1, routed)           0.000     2.835    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses_n_4
    SLICE_X13Y186        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_rd_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    11.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     3.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.477    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.568 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         1.680     7.248    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X13Y186        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_rd_byte_reg[4]/C
                         clock pessimism              0.498     7.747    
                         clock uncertainty           -0.074     7.672    
    SLICE_X13Y186        FDRE (Setup_fdre_C_D)        0.029     7.701    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_rd_byte_reg[4]
  -------------------------------------------------------------------
                         required time                          7.701    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             saxi_aclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (saxi_aclk_clk_wiz_0 rise@10.000ns - saxi_aclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 0.718ns (15.126%)  route 4.029ns (84.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.767ns = ( 7.233 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         1.805    -2.216    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y165        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y165        FDRE (Prop_fdre_C_Q)         0.419    -1.797 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=121, routed)         3.054     1.257    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/bus2ip_addr[6]
    SLICE_X19Y171        LUT6 (Prop_lut6_I4_O)        0.299     1.556 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length[14]_i_1/O
                         net (fo=16, routed)          0.974     2.530    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length[14]_i_1_n_0
    SLICE_X23Y175        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    11.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     3.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.477    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.568 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         1.665     7.233    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/bus2ip_clk
    SLICE_X23Y175        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length_reg[0]/C
                         clock pessimism              0.498     7.731    
                         clock uncertainty           -0.074     7.657    
    SLICE_X23Y175        FDRE (Setup_fdre_C_CE)      -0.205     7.452    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length_reg[0]
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             saxi_aclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (saxi_aclk_clk_wiz_0 rise@10.000ns - saxi_aclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 0.718ns (15.126%)  route 4.029ns (84.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.767ns = ( 7.233 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         1.805    -2.216    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y165        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y165        FDRE (Prop_fdre_C_Q)         0.419    -1.797 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=121, routed)         3.054     1.257    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/bus2ip_addr[6]
    SLICE_X19Y171        LUT6 (Prop_lut6_I4_O)        0.299     1.556 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length[14]_i_1/O
                         net (fo=16, routed)          0.974     2.530    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length[14]_i_1_n_0
    SLICE_X23Y175        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    11.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     3.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.477    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.568 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         1.665     7.233    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/bus2ip_clk
    SLICE_X23Y175        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length_reg[1]/C
                         clock pessimism              0.498     7.731    
                         clock uncertainty           -0.074     7.657    
    SLICE_X23Y175        FDRE (Setup_fdre_C_CE)      -0.205     7.452    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length_reg[1]
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_rd_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             saxi_aclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (saxi_aclk_clk_wiz_0 rise@10.000ns - saxi_aclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.828ns (16.673%)  route 4.138ns (83.327%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.752ns = ( 7.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.224ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         1.797    -2.224    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X9Y177         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDSE (Prop_fdse_C_Q)         0.456    -1.768 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg[0]/Q
                         net (fo=245, routed)         3.497     1.729    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/A0
    SLICE_X12Y187        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     1.853 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP/O
                         net (fo=1, routed)           0.487     2.339    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/ram_rd_byte_reg[0]_1
    SLICE_X15Y186        LUT6 (Prop_lut6_I3_O)        0.124     2.463 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/ram_rd_byte[0]_i_3/O
                         net (fo=1, routed)           0.154     2.617    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/ram_rd_byte[0]_i_3_n_0
    SLICE_X15Y186        LUT5 (Prop_lut5_I4_O)        0.124     2.741 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/ram_rd_byte[0]_i_1/O
                         net (fo=1, routed)           0.000     2.741    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses_n_8
    SLICE_X15Y186        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_rd_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    11.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     3.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.477    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.568 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         1.680     7.248    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X15Y186        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_rd_byte_reg[0]/C
                         clock pessimism              0.498     7.747    
                         clock uncertainty           -0.074     7.672    
    SLICE_X15Y186        FDRE (Setup_fdre_C_D)        0.029     7.701    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_rd_byte_reg[0]
  -------------------------------------------------------------------
                         required time                          7.701    
                         arrival time                          -2.741    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/ip2bus_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             saxi_aclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (saxi_aclk_clk_wiz_0 rise@10.000ns - saxi_aclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 0.732ns (15.765%)  route 3.911ns (84.235%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.765ns = ( 7.235 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         1.807    -2.214    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y164        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y164        FDRE (Prop_fdre_C_Q)         0.456    -1.758 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=125, routed)         2.608     0.849    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/bus2ip_addr[1]
    SLICE_X23Y173        LUT6 (Prop_lut6_I3_O)        0.124     0.973 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/ip2bus_data[15]_i_3/O
                         net (fo=1, routed)           0.667     1.640    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/ip2bus_data[15]_i_3_n_0
    SLICE_X23Y173        LUT4 (Prop_lut4_I2_O)        0.152     1.792 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/ip2bus_data[15]_i_1__0/O
                         net (fo=1, routed)           0.636     2.429    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/ip2bus_data[15]_i_1__0_n_0
    SLICE_X26Y172        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/ip2bus_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    11.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     3.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.477    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.568 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         1.667     7.235    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/bus2ip_clk
    SLICE_X26Y172        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/ip2bus_data_reg[15]/C
                         clock pessimism              0.498     7.734    
                         clock uncertainty           -0.074     7.659    
    SLICE_X26Y172        FDRE (Setup_fdre_C_D)       -0.255     7.404    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/ip2bus_data_reg[15]
  -------------------------------------------------------------------
                         required time                          7.404    
                         arrival time                          -2.429    
  -------------------------------------------------------------------
                         slack                                  4.976    

Slack (MET) :             5.004ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/ip2bus_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             saxi_aclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (saxi_aclk_clk_wiz_0 rise@10.000ns - saxi_aclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 0.828ns (16.892%)  route 4.074ns (83.108%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.765ns = ( 7.235 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         1.807    -2.214    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y164        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y164        FDRE (Prop_fdre_C_Q)         0.456    -1.758 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=125, routed)         3.272     1.513    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/bus2ip_addr[1]
    SLICE_X19Y175        LUT6 (Prop_lut6_I0_O)        0.124     1.637 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/ip2bus_data[7]_i_5/O
                         net (fo=1, routed)           0.151     1.788    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/ip2bus_data[7]_i_5_n_0
    SLICE_X19Y175        LUT6 (Prop_lut6_I0_O)        0.124     1.912 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/ip2bus_data[7]_i_2/O
                         net (fo=1, routed)           0.651     2.563    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/ip2bus_data[7]_i_2_n_0
    SLICE_X26Y172        LUT6 (Prop_lut6_I0_O)        0.124     2.687 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/ip2bus_data[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.687    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/ip2bus_data[7]_i_1__0_n_0
    SLICE_X26Y172        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/ip2bus_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    11.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     3.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.477    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.568 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         1.667     7.235    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/bus2ip_clk
    SLICE_X26Y172        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/ip2bus_data_reg[7]/C
                         clock pessimism              0.498     7.734    
                         clock uncertainty           -0.074     7.659    
    SLICE_X26Y172        FDRE (Setup_fdre_C_D)        0.032     7.691    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/ip2bus_data_reg[7]
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                  5.004    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/ip2bus_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             saxi_aclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (saxi_aclk_clk_wiz_0 rise@10.000ns - saxi_aclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 0.828ns (16.961%)  route 4.054ns (83.039%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.763ns = ( 7.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         1.807    -2.214    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y164        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y164        FDRE (Prop_fdre_C_Q)         0.456    -1.758 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=125, routed)         2.620     0.861    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/bus2ip_addr[1]
    SLICE_X20Y175        LUT6 (Prop_lut6_I2_O)        0.124     0.985 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/ip2bus_data[12]_i_3/O
                         net (fo=1, routed)           0.845     1.830    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/ip2bus_data[12]_i_3_n_0
    SLICE_X23Y174        LUT6 (Prop_lut6_I0_O)        0.124     1.954 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/ip2bus_data[12]_i_2/O
                         net (fo=1, routed)           0.589     2.543    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/ip2bus_data[12]_i_2_n_0
    SLICE_X27Y171        LUT6 (Prop_lut6_I5_O)        0.124     2.667 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/ip2bus_data[12]_i_1__2/O
                         net (fo=1, routed)           0.000     2.667    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/ip2bus_data[12]_i_1__2_n_0
    SLICE_X27Y171        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/ip2bus_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    11.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     3.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.477    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.568 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         1.669     7.237    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/bus2ip_clk
    SLICE_X27Y171        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/ip2bus_data_reg[12]/C
                         clock pessimism              0.498     7.735    
                         clock uncertainty           -0.074     7.661    
    SLICE_X27Y171        FDRE (Setup_fdre_C_D)        0.029     7.690    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/ip2bus_data_reg[12]
  -------------------------------------------------------------------
                         required time                          7.690    
                         arrival time                          -2.667    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             saxi_aclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (saxi_aclk_clk_wiz_0 rise@10.000ns - saxi_aclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 0.718ns (15.487%)  route 3.918ns (84.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.767ns = ( 7.233 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         1.805    -2.216    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y165        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y165        FDRE (Prop_fdre_C_Q)         0.419    -1.797 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=121, routed)         3.054     1.257    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/bus2ip_addr[6]
    SLICE_X19Y171        LUT6 (Prop_lut6_I4_O)        0.299     1.556 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length[14]_i_1/O
                         net (fo=16, routed)          0.864     2.420    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length[14]_i_1_n_0
    SLICE_X22Y175        FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    11.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     3.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.477    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.568 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         1.665     7.233    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/bus2ip_clk
    SLICE_X22Y175        FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length_reg[10]/C
                         clock pessimism              0.498     7.731    
                         clock uncertainty           -0.074     7.657    
    SLICE_X22Y175        FDSE (Setup_fdse_C_CE)      -0.205     7.452    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length_reg[10]
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -2.420    
  -------------------------------------------------------------------
                         slack                                  5.032    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             saxi_aclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (saxi_aclk_clk_wiz_0 rise@10.000ns - saxi_aclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 0.718ns (15.487%)  route 3.918ns (84.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.767ns = ( 7.233 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         1.805    -2.216    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y165        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y165        FDRE (Prop_fdre_C_Q)         0.419    -1.797 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=121, routed)         3.054     1.257    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/bus2ip_addr[6]
    SLICE_X19Y171        LUT6 (Prop_lut6_I4_O)        0.299     1.556 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length[14]_i_1/O
                         net (fo=16, routed)          0.864     2.420    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length[14]_i_1_n_0
    SLICE_X22Y175        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    11.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     3.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.477    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.568 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         1.665     7.233    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/bus2ip_clk
    SLICE_X22Y175        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length_reg[13]/C
                         clock pessimism              0.498     7.731    
                         clock uncertainty           -0.074     7.657    
    SLICE_X22Y175        FDRE (Setup_fdre_C_CE)      -0.205     7.452    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length_reg[13]
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -2.420    
  -------------------------------------------------------------------
                         slack                                  5.032    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             saxi_aclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (saxi_aclk_clk_wiz_0 rise@10.000ns - saxi_aclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 0.718ns (15.487%)  route 3.918ns (84.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.767ns = ( 7.233 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         1.805    -2.216    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y165        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y165        FDRE (Prop_fdre_C_Q)         0.419    -1.797 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=121, routed)         3.054     1.257    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/bus2ip_addr[6]
    SLICE_X19Y171        LUT6 (Prop_lut6_I4_O)        0.299     1.556 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length[14]_i_1/O
                         net (fo=16, routed)          0.864     2.420    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length[14]_i_1_n_0
    SLICE_X22Y175        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    11.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     3.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.477    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.568 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         1.665     7.233    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/bus2ip_clk
    SLICE_X22Y175        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length_reg[2]/C
                         clock pessimism              0.498     7.731    
                         clock uncertainty           -0.074     7.657    
    SLICE_X22Y175        FDRE (Setup_fdre_C_CE)      -0.205     7.452    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length_reg[2]
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -2.420    
  -------------------------------------------------------------------
                         slack                                  5.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             saxi_aclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (saxi_aclk_clk_wiz_0 rise@0.000ns - saxi_aclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.560%)  route 0.198ns (58.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.200ns
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         0.638    -0.775    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X15Y175        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y175        FDRE (Prop_fdre_C_Q)         0.141    -0.634 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/Q
                         net (fo=240, routed)         0.198    -0.436    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram/A3
    SLICE_X12Y175        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         0.910    -1.200    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram/WCLK
    SLICE_X12Y175        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram/DP/CLK
                         clock pessimism              0.438    -0.762    
    SLICE_X12Y175        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.522    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram/DP
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             saxi_aclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (saxi_aclk_clk_wiz_0 rise@0.000ns - saxi_aclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.560%)  route 0.198ns (58.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.200ns
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         0.638    -0.775    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X15Y175        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y175        FDRE (Prop_fdre_C_Q)         0.141    -0.634 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/Q
                         net (fo=240, routed)         0.198    -0.436    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram/A3
    SLICE_X12Y175        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         0.910    -1.200    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram/WCLK
    SLICE_X12Y175        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram/SP/CLK
                         clock pessimism              0.438    -0.762    
    SLICE_X12Y175        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.522    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram/SP
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             saxi_aclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (saxi_aclk_clk_wiz_0 rise@0.000ns - saxi_aclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.560%)  route 0.198ns (58.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.200ns
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         0.638    -0.775    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X15Y175        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y175        FDRE (Prop_fdre_C_Q)         0.141    -0.634 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/Q
                         net (fo=240, routed)         0.198    -0.436    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram/A3
    SLICE_X12Y175        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         0.910    -1.200    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram/WCLK
    SLICE_X12Y175        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram/DP/CLK
                         clock pessimism              0.438    -0.762    
    SLICE_X12Y175        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.522    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram/DP
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             saxi_aclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (saxi_aclk_clk_wiz_0 rise@0.000ns - saxi_aclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.560%)  route 0.198ns (58.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.200ns
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         0.638    -0.775    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X15Y175        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y175        FDRE (Prop_fdre_C_Q)         0.141    -0.634 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/Q
                         net (fo=240, routed)         0.198    -0.436    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram/A3
    SLICE_X12Y175        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         0.910    -1.200    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram/WCLK
    SLICE_X12Y175        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram/SP/CLK
                         clock pessimism              0.438    -0.762    
    SLICE_X12Y175        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.522    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram/SP
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             saxi_aclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (saxi_aclk_clk_wiz_0 rise@0.000ns - saxi_aclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.021%)  route 0.299ns (67.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.196ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         0.641    -0.772    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X9Y177         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDSE (Prop_fdse_C_Q)         0.141    -0.631 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg[0]/Q
                         net (fo=245, routed)         0.299    -0.332    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/A0
    SLICE_X10Y178        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         0.914    -1.196    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/WCLK
    SLICE_X10Y178        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/DP/CLK
                         clock pessimism              0.459    -0.737    
    SLICE_X10Y178        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.427    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/DP
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             saxi_aclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (saxi_aclk_clk_wiz_0 rise@0.000ns - saxi_aclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.021%)  route 0.299ns (67.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.196ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         0.641    -0.772    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X9Y177         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDSE (Prop_fdse_C_Q)         0.141    -0.631 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg[0]/Q
                         net (fo=245, routed)         0.299    -0.332    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/A0
    SLICE_X10Y178        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         0.914    -1.196    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/WCLK
    SLICE_X10Y178        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/SP/CLK
                         clock pessimism              0.459    -0.737    
    SLICE_X10Y178        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.427    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/SP
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             saxi_aclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (saxi_aclk_clk_wiz_0 rise@0.000ns - saxi_aclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.021%)  route 0.299ns (67.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.196ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         0.641    -0.772    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X9Y177         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDSE (Prop_fdse_C_Q)         0.141    -0.631 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg[0]/Q
                         net (fo=245, routed)         0.299    -0.332    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/A0
    SLICE_X10Y178        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         0.914    -1.196    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/WCLK
    SLICE_X10Y178        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/DP/CLK
                         clock pessimism              0.459    -0.737    
    SLICE_X10Y178        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.427    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/DP
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             saxi_aclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (saxi_aclk_clk_wiz_0 rise@0.000ns - saxi_aclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.021%)  route 0.299ns (67.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.196ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         0.641    -0.772    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X9Y177         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDSE (Prop_fdse_C_Q)         0.141    -0.631 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg[0]/Q
                         net (fo=245, routed)         0.299    -0.332    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/A0
    SLICE_X10Y178        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         0.914    -1.196    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/WCLK
    SLICE_X10Y178        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/SP/CLK
                         clock pessimism              0.459    -0.737    
    SLICE_X10Y178        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.427    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/SP
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/bus2ip_data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             saxi_aclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (saxi_aclk_clk_wiz_0 rise@0.000ns - saxi_aclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         0.641    -0.772    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/bus2ip_clk
    SLICE_X9Y177         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/bus2ip_data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDRE (Prop_fdre_C_Q)         0.141    -0.631 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/bus2ip_data_int_reg[0]/Q
                         net (fo=1, routed)           0.052    -0.579    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[31]_0[0]
    SLICE_X8Y177         LUT5 (Prop_lut5_I1_O)        0.045    -0.534 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/cpu_data_shift[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.534    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/cpu_data_shift[0]_i_1_n_0
    SLICE_X8Y177         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         0.913    -1.197    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X8Y177         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[0]/C
                         clock pessimism              0.438    -0.759    
    SLICE_X8Y177         FDRE (Hold_fdre_C_D)         0.121    -0.638    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 axi_lite_controller/update_speed_sync_inst/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_lite_controller/update_speed_sync_inst/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             saxi_aclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (saxi_aclk_clk_wiz_0 rise@0.000ns - saxi_aclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.190ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         0.646    -0.767    axi_lite_controller/update_speed_sync_inst/clk
    SLICE_X17Y165        FDRE                                         r  axi_lite_controller/update_speed_sync_inst/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y165        FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  axi_lite_controller/update_speed_sync_inst/data_sync_reg0/Q
                         net (fo=1, routed)           0.056    -0.571    axi_lite_controller/update_speed_sync_inst/data_sync0
    SLICE_X17Y165        FDRE                                         r  axi_lite_controller/update_speed_sync_inst/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         0.920    -1.190    axi_lite_controller/update_speed_sync_inst/clk
    SLICE_X17Y165        FDRE                                         r  axi_lite_controller/update_speed_sync_inst/data_sync_reg1/C
                         clock pessimism              0.423    -0.767    
    SLICE_X17Y165        FDRE (Hold_fdre_C_D)         0.075    -0.692    axi_lite_controller/update_speed_sync_inst/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         saxi_aclk_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { example_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   example_clocks/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  example_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X15Y166    axi_lite_controller/FSM_onehot_axi_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y165    axi_lite_controller/FSM_onehot_axi_state_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X24Y174    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/mdio_enabled.phy/mdio_data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y173    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/mdio_enabled.phy/mdio_data_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y173    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/mdio_enabled.phy/mdio_data_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y173    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/mdio_enabled.phy/mdio_data_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X24Y174    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/mdio_enabled.phy/mdio_data_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y173    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/mdio_enabled.phy/mdio_data_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  example_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y184    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y184    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y184    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y184    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y184    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y184    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y184    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y184    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y182    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y182    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y188    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y188    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y188    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y188    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y187    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y187    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y184    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y184    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y184    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y184    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.813ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vio/inst/PROBE_OUT_ALL_INST/Committ_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.518ns (45.598%)  route 0.618ns (54.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 13.308 - 10.000 ) 
    Source Clock Delay      (SCD):    3.698ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           2.217     3.698    vio/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X50Y154        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y154        FDRE (Prop_fdre_C_Q)         0.518     4.216 r  vio/inst/PROBE_OUT_ALL_INST/Committ_1_reg/Q
                         net (fo=1, routed)           0.618     4.834    vio/inst/PROBE_OUT_ALL_INST/Committ_1
    SLICE_X50Y154        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/Committ_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.897    13.308    vio/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X50Y154        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
                         clock pessimism              0.391    13.698    
                         clock uncertainty           -0.035    13.663    
    SLICE_X50Y154        FDRE (Setup_fdre_C_D)       -0.016    13.647    vio/inst/PROBE_OUT_ALL_INST/Committ_2_reg
  -------------------------------------------------------------------
                         required time                         13.647    
                         arrival time                          -4.834    
  -------------------------------------------------------------------
                         slack                                  8.813    

Slack (MET) :             8.840ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.478ns (48.889%)  route 0.500ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.559ns = ( 13.559 - 10.000 ) 
    Source Clock Delay      (SCD):    3.698ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           2.217     3.698    vio/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X50Y154        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y154        FDRE (Prop_fdre_C_Q)         0.478     4.176 r  vio/inst/PROBE_OUT_ALL_INST/Committ_2_reg/Q
                         net (fo=1, routed)           0.500     4.676    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out
    SLICE_X49Y154        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           2.147    13.559    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X49Y154        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                         clock pessimism              0.369    13.927    
                         clock uncertainty           -0.035    13.892    
    SLICE_X49Y154        FDRE (Setup_fdre_C_CE)      -0.376    13.516    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]
  -------------------------------------------------------------------
                         required time                         13.516    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                  8.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.859%)  route 0.175ns (54.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.943     1.192    vio/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X50Y154        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y154        FDRE (Prop_fdre_C_Q)         0.148     1.340 r  vio/inst/PROBE_OUT_ALL_INST/Committ_2_reg/Q
                         net (fo=1, routed)           0.175     1.515    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out
    SLICE_X49Y154        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.231     1.669    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X49Y154        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                         clock pessimism             -0.327     1.342    
    SLICE_X49Y154        FDRE (Hold_fdre_C_CE)       -0.092     1.250    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vio/inst/PROBE_OUT_ALL_INST/Committ_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.835%)  route 0.228ns (58.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.943     1.192    vio/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X50Y154        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y154        FDRE (Prop_fdre_C_Q)         0.164     1.356 r  vio/inst/PROBE_OUT_ALL_INST/Committ_1_reg/Q
                         net (fo=1, routed)           0.228     1.584    vio/inst/PROBE_OUT_ALL_INST/Committ_1
    SLICE_X50Y154        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/Committ_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.095     1.532    vio/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X50Y154        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
                         clock pessimism             -0.340     1.192    
    SLICE_X50Y154        FDRE (Hold_fdre_C_D)         0.060     1.252    vio/inst/PROBE_OUT_ALL_INST/Committ_2_reg
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.332    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y154  vio/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y154  vio/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y154  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y154  vio/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y154  vio/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y154  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y154  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y154  vio/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y154  vio/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y154  vio/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y154  vio/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y154  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y154  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y154  vio/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y154  vio/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  To Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       32.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.104ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 0.580ns (7.852%)  route 6.807ns (92.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 43.417 - 40.000 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.453     2.453    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     2.964 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.871     3.835    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_mac_aclk
    SLICE_X16Y168        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y168        FDRE (Prop_fdre_C_Q)         0.456     4.291 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/Q
                         net (fo=334, routed)         5.246     9.537    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/rx_enable
    SLICE_X24Y181        LUT4 (Prop_lut4_I1_O)        0.124     9.661 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=27, routed)          1.561    11.222    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X23Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X15Y158        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.105    42.105    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    42.591 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.826    43.417    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X23Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[0]/C
                         clock pessimism              0.373    43.790    
                         clock uncertainty           -0.035    43.755    
    SLICE_X23Y176        FDRE (Setup_fdre_C_R)       -0.429    43.326    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         43.326    
                         arrival time                         -11.222    
  -------------------------------------------------------------------
                         slack                                 32.104    

Slack (MET) :             32.104ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 0.580ns (7.852%)  route 6.807ns (92.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 43.417 - 40.000 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.453     2.453    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     2.964 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.871     3.835    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_mac_aclk
    SLICE_X16Y168        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y168        FDRE (Prop_fdre_C_Q)         0.456     4.291 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/Q
                         net (fo=334, routed)         5.246     9.537    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/rx_enable
    SLICE_X24Y181        LUT4 (Prop_lut4_I1_O)        0.124     9.661 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=27, routed)          1.561    11.222    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X23Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X15Y158        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.105    42.105    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    42.591 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.826    43.417    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X23Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[1]/C
                         clock pessimism              0.373    43.790    
                         clock uncertainty           -0.035    43.755    
    SLICE_X23Y176        FDRE (Setup_fdre_C_R)       -0.429    43.326    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                         43.326    
                         arrival time                         -11.222    
  -------------------------------------------------------------------
                         slack                                 32.104    

Slack (MET) :             32.104ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 0.580ns (7.852%)  route 6.807ns (92.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 43.417 - 40.000 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.453     2.453    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     2.964 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.871     3.835    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_mac_aclk
    SLICE_X16Y168        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y168        FDRE (Prop_fdre_C_Q)         0.456     4.291 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/Q
                         net (fo=334, routed)         5.246     9.537    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/rx_enable
    SLICE_X24Y181        LUT4 (Prop_lut4_I1_O)        0.124     9.661 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=27, routed)          1.561    11.222    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X23Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X15Y158        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.105    42.105    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    42.591 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.826    43.417    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X23Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[2]/C
                         clock pessimism              0.373    43.790    
                         clock uncertainty           -0.035    43.755    
    SLICE_X23Y176        FDRE (Setup_fdre_C_R)       -0.429    43.326    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                         43.326    
                         arrival time                         -11.222    
  -------------------------------------------------------------------
                         slack                                 32.104    

Slack (MET) :             32.104ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 0.580ns (7.852%)  route 6.807ns (92.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 43.417 - 40.000 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.453     2.453    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     2.964 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.871     3.835    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_mac_aclk
    SLICE_X16Y168        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y168        FDRE (Prop_fdre_C_Q)         0.456     4.291 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/Q
                         net (fo=334, routed)         5.246     9.537    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/rx_enable
    SLICE_X24Y181        LUT4 (Prop_lut4_I1_O)        0.124     9.661 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=27, routed)          1.561    11.222    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X23Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X15Y158        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.105    42.105    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    42.591 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.826    43.417    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X23Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[3]/C
                         clock pessimism              0.373    43.790    
                         clock uncertainty           -0.035    43.755    
    SLICE_X23Y176        FDRE (Setup_fdre_C_R)       -0.429    43.326    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[3]
  -------------------------------------------------------------------
                         required time                         43.326    
                         arrival time                         -11.222    
  -------------------------------------------------------------------
                         slack                                 32.104    

Slack (MET) :             32.384ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 0.580ns (8.161%)  route 6.527ns (91.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.418ns = ( 43.418 - 40.000 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.453     2.453    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     2.964 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.871     3.835    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_mac_aclk
    SLICE_X16Y168        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y168        FDRE (Prop_fdre_C_Q)         0.456     4.291 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/Q
                         net (fo=334, routed)         5.246     9.537    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/rx_enable
    SLICE_X24Y181        LUT4 (Prop_lut4_I1_O)        0.124     9.661 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=27, routed)          1.281    10.942    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X23Y177        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X15Y158        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.105    42.105    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    42.591 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.827    43.418    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X23Y177        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[4]/C
                         clock pessimism              0.373    43.791    
                         clock uncertainty           -0.035    43.756    
    SLICE_X23Y177        FDRE (Setup_fdre_C_R)       -0.429    43.327    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                         43.327    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                 32.384    

Slack (MET) :             32.384ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 0.580ns (8.161%)  route 6.527ns (91.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.418ns = ( 43.418 - 40.000 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.453     2.453    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     2.964 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.871     3.835    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_mac_aclk
    SLICE_X16Y168        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y168        FDRE (Prop_fdre_C_Q)         0.456     4.291 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/Q
                         net (fo=334, routed)         5.246     9.537    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/rx_enable
    SLICE_X24Y181        LUT4 (Prop_lut4_I1_O)        0.124     9.661 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=27, routed)          1.281    10.942    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X23Y177        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X15Y158        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.105    42.105    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    42.591 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.827    43.418    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X23Y177        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[5]/C
                         clock pessimism              0.373    43.791    
                         clock uncertainty           -0.035    43.756    
    SLICE_X23Y177        FDRE (Setup_fdre_C_R)       -0.429    43.327    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[5]
  -------------------------------------------------------------------
                         required time                         43.327    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                 32.384    

Slack (MET) :             32.384ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 0.580ns (8.161%)  route 6.527ns (91.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.418ns = ( 43.418 - 40.000 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.453     2.453    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     2.964 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.871     3.835    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_mac_aclk
    SLICE_X16Y168        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y168        FDRE (Prop_fdre_C_Q)         0.456     4.291 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/Q
                         net (fo=334, routed)         5.246     9.537    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/rx_enable
    SLICE_X24Y181        LUT4 (Prop_lut4_I1_O)        0.124     9.661 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=27, routed)          1.281    10.942    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X23Y177        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X15Y158        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.105    42.105    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    42.591 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.827    43.418    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X23Y177        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[6]/C
                         clock pessimism              0.373    43.791    
                         clock uncertainty           -0.035    43.756    
    SLICE_X23Y177        FDRE (Setup_fdre_C_R)       -0.429    43.327    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                         43.327    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                 32.384    

Slack (MET) :             32.384ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 0.580ns (8.161%)  route 6.527ns (91.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.418ns = ( 43.418 - 40.000 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.453     2.453    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     2.964 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.871     3.835    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_mac_aclk
    SLICE_X16Y168        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y168        FDRE (Prop_fdre_C_Q)         0.456     4.291 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/Q
                         net (fo=334, routed)         5.246     9.537    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/rx_enable
    SLICE_X24Y181        LUT4 (Prop_lut4_I1_O)        0.124     9.661 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=27, routed)          1.281    10.942    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X23Y177        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X15Y158        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.105    42.105    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    42.591 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.827    43.418    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X23Y177        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[7]/C
                         clock pessimism              0.373    43.791    
                         clock uncertainty           -0.035    43.756    
    SLICE_X23Y177        FDRE (Setup_fdre_C_R)       -0.429    43.327    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[7]
  -------------------------------------------------------------------
                         required time                         43.327    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                 32.384    

Slack (MET) :             32.388ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/MAX_FRAME_LENGTH_HELD_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.606ns (8.506%)  route 6.518ns (91.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 43.417 - 40.000 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.453     2.453    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     2.964 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.871     3.835    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_mac_aclk
    SLICE_X16Y168        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y168        FDRE (Prop_fdre_C_Q)         0.456     4.291 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/Q
                         net (fo=334, routed)         5.246     9.537    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/rx_enable
    SLICE_X24Y181        LUT3 (Prop_lut3_I2_O)        0.150     9.687 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/LT_CHECK_HELD_i_1/O
                         net (fo=22, routed)          1.272    10.959    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM_n_33
    SLICE_X21Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/MAX_FRAME_LENGTH_HELD_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X15Y158        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.105    42.105    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    42.591 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.826    43.417    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/rx_axi_clk
    SLICE_X21Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/MAX_FRAME_LENGTH_HELD_reg[14]/C
                         clock pessimism              0.373    43.790    
                         clock uncertainty           -0.035    43.755    
    SLICE_X21Y176        FDRE (Setup_fdre_C_CE)      -0.407    43.348    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/MAX_FRAME_LENGTH_HELD_reg[14]
  -------------------------------------------------------------------
                         required time                         43.348    
                         arrival time                         -10.959    
  -------------------------------------------------------------------
                         slack                                 32.388    

Slack (MET) :             32.388ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/MAX_FRAME_LENGTH_HELD_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.606ns (8.506%)  route 6.518ns (91.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 43.417 - 40.000 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.453     2.453    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     2.964 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.871     3.835    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_mac_aclk
    SLICE_X16Y168        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y168        FDRE (Prop_fdre_C_Q)         0.456     4.291 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/Q
                         net (fo=334, routed)         5.246     9.537    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/rx_enable
    SLICE_X24Y181        LUT3 (Prop_lut3_I2_O)        0.150     9.687 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/LT_CHECK_HELD_i_1/O
                         net (fo=22, routed)          1.272    10.959    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM_n_33
    SLICE_X21Y176        FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/MAX_FRAME_LENGTH_HELD_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X15Y158        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.105    42.105    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    42.591 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.826    43.417    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/rx_axi_clk
    SLICE_X21Y176        FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/MAX_FRAME_LENGTH_HELD_reg[2]/C
                         clock pessimism              0.373    43.790    
                         clock uncertainty           -0.035    43.755    
    SLICE_X21Y176        FDSE (Setup_fdse_C_CE)      -0.407    43.348    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/MAX_FRAME_LENGTH_HELD_reg[2]
  -------------------------------------------------------------------
                         required time                         43.348    
                         arrival time                         -10.959    
  -------------------------------------------------------------------
                         slack                                 32.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.463%)  route 0.268ns (65.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.144     1.144    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     1.236 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.280     1.516    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X16Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y176        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/Q
                         net (fo=25, routed)          0.268     1.925    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A0
    SLICE_X14Y176        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.292     1.292    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.547 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.314     1.861    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X14Y176        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.310     1.550    
    SLICE_X14Y176        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.860    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.463%)  route 0.268ns (65.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.144     1.144    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     1.236 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.280     1.516    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X16Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y176        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/Q
                         net (fo=25, routed)          0.268     1.925    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A0
    SLICE_X14Y176        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.292     1.292    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.547 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.314     1.861    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X14Y176        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.310     1.550    
    SLICE_X14Y176        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.860    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.463%)  route 0.268ns (65.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.144     1.144    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     1.236 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.280     1.516    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X16Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y176        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/Q
                         net (fo=25, routed)          0.268     1.925    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/A0
    SLICE_X14Y176        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.292     1.292    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.547 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.314     1.861    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X14Y176        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.310     1.550    
    SLICE_X14Y176        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.860    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.463%)  route 0.268ns (65.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.144     1.144    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     1.236 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.280     1.516    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X16Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y176        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/Q
                         net (fo=25, routed)          0.268     1.925    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/A0
    SLICE_X14Y176        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.292     1.292    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.547 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.314     1.861    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X14Y176        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.310     1.550    
    SLICE_X14Y176        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.860    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.578%)  route 0.224ns (61.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.144     1.144    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     1.236 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.280     1.516    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X16Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y176        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.224     1.882    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/A2
    SLICE_X14Y175        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.292     1.292    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.547 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.313     1.860    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/WCLK
    SLICE_X14Y175        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.310     1.549    
    SLICE_X14Y175        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.803    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.578%)  route 0.224ns (61.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.144     1.144    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     1.236 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.280     1.516    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X16Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y176        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.224     1.882    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/A2
    SLICE_X14Y175        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.292     1.292    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.547 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.313     1.860    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/WCLK
    SLICE_X14Y175        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.310     1.549    
    SLICE_X14Y175        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.803    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.578%)  route 0.224ns (61.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.144     1.144    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     1.236 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.280     1.516    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X16Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y176        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.224     1.882    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/A2
    SLICE_X14Y175        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.292     1.292    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.547 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.313     1.860    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/WCLK
    SLICE_X14Y175        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.310     1.549    
    SLICE_X14Y175        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.803    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.578%)  route 0.224ns (61.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.144     1.144    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     1.236 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.280     1.516    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X16Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y176        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.224     1.882    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/A2
    SLICE_X14Y175        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.292     1.292    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.547 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.313     1.860    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/WCLK
    SLICE_X14Y175        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.310     1.549    
    SLICE_X14Y175        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.803    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.148ns (39.021%)  route 0.231ns (60.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.144     1.144    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     1.236 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.289     1.525    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X8Y156         FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y156         FDRE (Prop_fdre_C_Q)         0.148     1.673 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[5]/Q
                         net (fo=1, routed)           0.231     1.905    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/wr_eof_data_bram[5]
    RAMB36_X0Y31         RAMB36E1                                     r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.292     1.292    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.547 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.367     1.914    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/rx_mac_aclk
    RAMB36_X0Y31         RAMB36E1                                     r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
                         clock pessimism             -0.331     1.583    
    RAMB36_X0Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242     1.825    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.827%)  route 0.289ns (67.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.144     1.144    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     1.236 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.280     1.516    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X16Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y176        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.289     1.946    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/A1
    SLICE_X14Y175        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.292     1.292    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.547 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.313     1.860    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/WCLK
    SLICE_X14Y175        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.310     1.549    
    SLICE_X14Y175        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.858    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I              n/a            3.174         40.000      36.826     BUFR_X0Y12     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y31   trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y172  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx/bad_fc_opcode_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y172  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx/bad_pfc_opcode_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y172  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx/check_opcode_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y169  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx/data_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y169  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx/data_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y170  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx/data_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y169  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y156  trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y175  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y175  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y175  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y175  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y176  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y176  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y176  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y176  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y178  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y178  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y178  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y178  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y178  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y178  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y175  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y175  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y175  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y175  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y176  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y176  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  To Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       32.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.991ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 1.826ns (26.139%)  route 5.160ns (73.861%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.725ns = ( 43.725 - 40.000 ) 
    Source Clock Delay      (SCD):    4.214ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.643     2.643    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     3.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.885     4.214    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X40Y185        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y185        FDRE (Prop_fdre_C_Q)         0.456     4.670 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           1.047     5.717    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X39Y183        LUT2 (Prop_lut2_I0_O)        0.124     5.841 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=17, routed)          2.628     8.469    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X19Y163        LUT6 (Prop_lut6_I0_O)        0.124     8.593 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_7/O
                         net (fo=12, routed)          1.485    10.078    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_7_n_0
    SLICE_X15Y160        LUT4 (Prop_lut4_I1_O)        0.124    10.202 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_5/O
                         net (fo=1, routed)           0.000    10.202    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_5_n_0
    SLICE_X15Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.752 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.752    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1_n_0
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.866 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.866    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1_n_0
    SLICE_X15Y162        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.200 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.200    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]_i_1_n_6
    SLICE_X15Y162        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X22Y157        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.263    42.263    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.627    42.890 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.835    43.725    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X15Y162        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[9]/C
                         clock pessimism              0.439    44.164    
                         clock uncertainty           -0.035    44.129    
    SLICE_X15Y162        FDRE (Setup_fdre_C_D)        0.062    44.191    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         44.191    
                         arrival time                         -11.200    
  -------------------------------------------------------------------
                         slack                                 32.991    

Slack (MET) :             33.012ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        6.965ns  (logic 1.805ns (25.916%)  route 5.160ns (74.084%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.725ns = ( 43.725 - 40.000 ) 
    Source Clock Delay      (SCD):    4.214ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.643     2.643    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     3.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.885     4.214    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X40Y185        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y185        FDRE (Prop_fdre_C_Q)         0.456     4.670 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           1.047     5.717    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X39Y183        LUT2 (Prop_lut2_I0_O)        0.124     5.841 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=17, routed)          2.628     8.469    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X19Y163        LUT6 (Prop_lut6_I0_O)        0.124     8.593 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_7/O
                         net (fo=12, routed)          1.485    10.078    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_7_n_0
    SLICE_X15Y160        LUT4 (Prop_lut4_I1_O)        0.124    10.202 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_5/O
                         net (fo=1, routed)           0.000    10.202    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_5_n_0
    SLICE_X15Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.752 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.752    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1_n_0
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.866 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.866    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1_n_0
    SLICE_X15Y162        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.179 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.179    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]_i_1_n_4
    SLICE_X15Y162        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X22Y157        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.263    42.263    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.627    42.890 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.835    43.725    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X15Y162        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/C
                         clock pessimism              0.439    44.164    
                         clock uncertainty           -0.035    44.129    
    SLICE_X15Y162        FDRE (Setup_fdre_C_D)        0.062    44.191    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         44.191    
                         arrival time                         -11.179    
  -------------------------------------------------------------------
                         slack                                 33.012    

Slack (MET) :             33.086ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        6.891ns  (logic 1.731ns (25.120%)  route 5.160ns (74.879%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.725ns = ( 43.725 - 40.000 ) 
    Source Clock Delay      (SCD):    4.214ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.643     2.643    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     3.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.885     4.214    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X40Y185        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y185        FDRE (Prop_fdre_C_Q)         0.456     4.670 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           1.047     5.717    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X39Y183        LUT2 (Prop_lut2_I0_O)        0.124     5.841 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=17, routed)          2.628     8.469    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X19Y163        LUT6 (Prop_lut6_I0_O)        0.124     8.593 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_7/O
                         net (fo=12, routed)          1.485    10.078    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_7_n_0
    SLICE_X15Y160        LUT4 (Prop_lut4_I1_O)        0.124    10.202 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_5/O
                         net (fo=1, routed)           0.000    10.202    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_5_n_0
    SLICE_X15Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.752 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.752    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1_n_0
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.866 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.866    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1_n_0
    SLICE_X15Y162        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.105 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.105    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]_i_1_n_5
    SLICE_X15Y162        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X22Y157        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.263    42.263    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.627    42.890 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.835    43.725    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X15Y162        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[10]/C
                         clock pessimism              0.439    44.164    
                         clock uncertainty           -0.035    44.129    
    SLICE_X15Y162        FDRE (Setup_fdre_C_D)        0.062    44.191    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         44.191    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                 33.086    

Slack (MET) :             33.102ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 1.715ns (24.946%)  route 5.160ns (75.054%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.725ns = ( 43.725 - 40.000 ) 
    Source Clock Delay      (SCD):    4.214ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.643     2.643    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     3.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.885     4.214    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X40Y185        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y185        FDRE (Prop_fdre_C_Q)         0.456     4.670 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           1.047     5.717    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X39Y183        LUT2 (Prop_lut2_I0_O)        0.124     5.841 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=17, routed)          2.628     8.469    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X19Y163        LUT6 (Prop_lut6_I0_O)        0.124     8.593 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_7/O
                         net (fo=12, routed)          1.485    10.078    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_7_n_0
    SLICE_X15Y160        LUT4 (Prop_lut4_I1_O)        0.124    10.202 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_5/O
                         net (fo=1, routed)           0.000    10.202    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_5_n_0
    SLICE_X15Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.752 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.752    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1_n_0
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.866 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.866    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1_n_0
    SLICE_X15Y162        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.089 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.089    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]_i_1_n_7
    SLICE_X15Y162        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X22Y157        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.263    42.263    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.627    42.890 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.835    43.725    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X15Y162        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]/C
                         clock pessimism              0.439    44.164    
                         clock uncertainty           -0.035    44.129    
    SLICE_X15Y162        FDRE (Setup_fdre_C_D)        0.062    44.191    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         44.191    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                 33.102    

Slack (MET) :             33.106ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        6.872ns  (logic 1.712ns (24.913%)  route 5.160ns (75.087%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.726ns = ( 43.726 - 40.000 ) 
    Source Clock Delay      (SCD):    4.214ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.643     2.643    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     3.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.885     4.214    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X40Y185        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y185        FDRE (Prop_fdre_C_Q)         0.456     4.670 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           1.047     5.717    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X39Y183        LUT2 (Prop_lut2_I0_O)        0.124     5.841 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=17, routed)          2.628     8.469    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X19Y163        LUT6 (Prop_lut6_I0_O)        0.124     8.593 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_7/O
                         net (fo=12, routed)          1.485    10.078    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_7_n_0
    SLICE_X15Y160        LUT4 (Prop_lut4_I1_O)        0.124    10.202 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_5/O
                         net (fo=1, routed)           0.000    10.202    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_5_n_0
    SLICE_X15Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.752 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.752    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1_n_0
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.086 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.086    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1_n_6
    SLICE_X15Y161        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X22Y157        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.263    42.263    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.627    42.890 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.836    43.726    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X15Y161        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[5]/C
                         clock pessimism              0.439    44.165    
                         clock uncertainty           -0.035    44.130    
    SLICE_X15Y161        FDRE (Setup_fdre_C_D)        0.062    44.192    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         44.192    
                         arrival time                         -11.086    
  -------------------------------------------------------------------
                         slack                                 33.106    

Slack (MET) :             33.127ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        6.851ns  (logic 1.691ns (24.683%)  route 5.160ns (75.317%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.726ns = ( 43.726 - 40.000 ) 
    Source Clock Delay      (SCD):    4.214ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.643     2.643    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     3.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.885     4.214    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X40Y185        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y185        FDRE (Prop_fdre_C_Q)         0.456     4.670 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           1.047     5.717    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X39Y183        LUT2 (Prop_lut2_I0_O)        0.124     5.841 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=17, routed)          2.628     8.469    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X19Y163        LUT6 (Prop_lut6_I0_O)        0.124     8.593 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_7/O
                         net (fo=12, routed)          1.485    10.078    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_7_n_0
    SLICE_X15Y160        LUT4 (Prop_lut4_I1_O)        0.124    10.202 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_5/O
                         net (fo=1, routed)           0.000    10.202    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_5_n_0
    SLICE_X15Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.752 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.752    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1_n_0
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.065 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.065    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1_n_4
    SLICE_X15Y161        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X22Y157        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.263    42.263    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.627    42.890 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.836    43.726    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X15Y161        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[7]/C
                         clock pessimism              0.439    44.165    
                         clock uncertainty           -0.035    44.130    
    SLICE_X15Y161        FDRE (Setup_fdre_C_D)        0.062    44.192    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         44.192    
                         arrival time                         -11.065    
  -------------------------------------------------------------------
                         slack                                 33.127    

Slack (MET) :             33.201ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 1.617ns (23.861%)  route 5.160ns (76.139%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.726ns = ( 43.726 - 40.000 ) 
    Source Clock Delay      (SCD):    4.214ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.643     2.643    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     3.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.885     4.214    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X40Y185        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y185        FDRE (Prop_fdre_C_Q)         0.456     4.670 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           1.047     5.717    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X39Y183        LUT2 (Prop_lut2_I0_O)        0.124     5.841 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=17, routed)          2.628     8.469    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X19Y163        LUT6 (Prop_lut6_I0_O)        0.124     8.593 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_7/O
                         net (fo=12, routed)          1.485    10.078    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_7_n_0
    SLICE_X15Y160        LUT4 (Prop_lut4_I1_O)        0.124    10.202 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_5/O
                         net (fo=1, routed)           0.000    10.202    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_5_n_0
    SLICE_X15Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.752 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.752    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1_n_0
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.991 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.991    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1_n_5
    SLICE_X15Y161        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X22Y157        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.263    42.263    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.627    42.890 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.836    43.726    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X15Y161        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]/C
                         clock pessimism              0.439    44.165    
                         clock uncertainty           -0.035    44.130    
    SLICE_X15Y161        FDRE (Setup_fdre_C_D)        0.062    44.192    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         44.192    
                         arrival time                         -10.991    
  -------------------------------------------------------------------
                         slack                                 33.201    

Slack (MET) :             33.217ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        6.761ns  (logic 1.601ns (23.681%)  route 5.160ns (76.319%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.726ns = ( 43.726 - 40.000 ) 
    Source Clock Delay      (SCD):    4.214ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.643     2.643    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     3.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.885     4.214    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X40Y185        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y185        FDRE (Prop_fdre_C_Q)         0.456     4.670 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           1.047     5.717    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X39Y183        LUT2 (Prop_lut2_I0_O)        0.124     5.841 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=17, routed)          2.628     8.469    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X19Y163        LUT6 (Prop_lut6_I0_O)        0.124     8.593 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_7/O
                         net (fo=12, routed)          1.485    10.078    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_7_n_0
    SLICE_X15Y160        LUT4 (Prop_lut4_I1_O)        0.124    10.202 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_5/O
                         net (fo=1, routed)           0.000    10.202    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_5_n_0
    SLICE_X15Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.752 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.752    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1_n_0
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.975 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.975    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1_n_7
    SLICE_X15Y161        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X22Y157        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.263    42.263    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.627    42.890 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.836    43.726    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X15Y161        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]/C
                         clock pessimism              0.439    44.165    
                         clock uncertainty           -0.035    44.130    
    SLICE_X15Y161        FDRE (Setup_fdre_C_D)        0.062    44.192    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         44.192    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                 33.217    

Slack (MET) :             33.246ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx/ack_out_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 1.306ns (19.460%)  route 5.405ns (80.540%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 43.733 - 40.000 ) 
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.643     2.643    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     3.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.881     4.210    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx/tx_axi_clk
    SLICE_X37Y183        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx/ack_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y183        FDRE (Prop_fdre_C_Q)         0.456     4.666 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx/ack_out_reg/Q
                         net (fo=13, routed)          1.256     5.922    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_ack_int
    SLICE_X42Y188        LUT2 (Prop_lut2_I1_O)        0.150     6.072 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[3]_i_3/O
                         net (fo=11, routed)          1.912     7.984    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[3]_i_3_n_0
    SLICE_X42Y188        LUT6 (Prop_lut6_I4_O)        0.328     8.312 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_10/O
                         net (fo=1, routed)           0.466     8.778    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_10_n_0
    SLICE_X42Y188        LUT6 (Prop_lut6_I5_O)        0.124     8.902 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_3/O
                         net (fo=4, routed)           0.820     9.723    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/next_tx_state[3]
    SLICE_X40Y185        LUT6 (Prop_lut6_I4_O)        0.124     9.847 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_2/O
                         net (fo=1, routed)           0.951    10.797    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_2_n_0
    SLICE_X40Y185        LUT6 (Prop_lut6_I0_O)        0.124    10.921 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_1/O
                         net (fo=1, routed)           0.000    10.921    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg0
    SLICE_X40Y185        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X22Y157        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.263    42.263    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.627    42.890 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.843    43.733    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X40Y185        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                         clock pessimism              0.439    44.172    
                         clock uncertainty           -0.035    44.137    
    SLICE_X40Y185        FDRE (Setup_fdre_C_D)        0.031    44.168    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg
  -------------------------------------------------------------------
                         required time                         44.168    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                 33.246    

Slack (MET) :             33.351ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 1.468ns (22.149%)  route 5.160ns (77.851%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 43.727 - 40.000 ) 
    Source Clock Delay      (SCD):    4.214ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.643     2.643    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     3.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.885     4.214    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X40Y185        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y185        FDRE (Prop_fdre_C_Q)         0.456     4.670 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           1.047     5.717    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X39Y183        LUT2 (Prop_lut2_I0_O)        0.124     5.841 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=17, routed)          2.628     8.469    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X19Y163        LUT6 (Prop_lut6_I0_O)        0.124     8.593 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_7/O
                         net (fo=12, routed)          1.485    10.078    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_7_n_0
    SLICE_X15Y160        LUT4 (Prop_lut4_I1_O)        0.124    10.202 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_5/O
                         net (fo=1, routed)           0.000    10.202    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_5_n_0
    SLICE_X15Y160        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.842 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.842    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1_n_4
    SLICE_X15Y160        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X22Y157        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.263    42.263    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.627    42.890 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.837    43.727    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X15Y160        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[3]/C
                         clock pessimism              0.439    44.166    
                         clock uncertainty           -0.035    44.131    
    SLICE_X15Y160        FDRE (Setup_fdre_C_D)        0.062    44.193    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         44.193    
                         arrival time                         -10.842    
  -------------------------------------------------------------------
                         slack                                 33.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.217     1.217    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     1.363 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.289     1.652    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X41Y180        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y180        FDRE (Prop_fdre_C_Q)         0.141     1.793 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg1_reg[5]/Q
                         net (fo=1, routed)           0.056     1.849    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg1[5]
    SLICE_X41Y180        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.384     1.384    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.322     1.707 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.325     2.032    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X41Y180        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg2_reg[5]/C
                         clock pessimism             -0.379     1.652    
    SLICE_X41Y180        FDRE (Hold_fdre_C_D)         0.078     1.730    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.217     1.217    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     1.363 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.289     1.652    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X41Y180        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y180        FDRE (Prop_fdre_C_Q)         0.141     1.793 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg1_reg[4]/Q
                         net (fo=1, routed)           0.056     1.849    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg1[4]
    SLICE_X41Y180        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.384     1.384    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.322     1.707 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.325     2.032    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X41Y180        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg2_reg[4]/C
                         clock pessimism             -0.379     1.652    
    SLICE_X41Y180        FDRE (Hold_fdre_C_D)         0.076     1.728    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.217     1.217    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     1.363 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.289     1.652    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X41Y180        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y180        FDRE (Prop_fdre_C_Q)         0.141     1.793 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056     1.849    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg1[0]
    SLICE_X41Y180        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.384     1.384    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.322     1.707 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.325     2.032    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X41Y180        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg2_reg[0]/C
                         clock pessimism             -0.379     1.652    
    SLICE_X41Y180        FDRE (Hold_fdre_C_D)         0.075     1.727    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/STATUS_VALID_reg/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.217     1.217    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     1.363 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.289     1.652    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X39Y180        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y180        FDRE (Prop_fdre_C_Q)         0.141     1.793 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/Q
                         net (fo=1, routed)           0.056     1.849    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/INT_TX_STATUS_VALID
    SLICE_X39Y180        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/STATUS_VALID_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.384     1.384    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.322     1.707 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.325     2.032    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X39Y180        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/STATUS_VALID_reg/C
                         clock pessimism             -0.379     1.652    
    SLICE_X39Y180        FDRE (Hold_fdre_C_D)         0.075     1.727    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/STATUS_VALID_reg
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.217     1.217    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     1.363 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.292     1.655    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/clk
    SLICE_X25Y162        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y162        FDRE (Prop_fdre_C_Q)         0.141     1.796 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.852    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync0
    SLICE_X25Y162        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.384     1.384    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.322     1.707 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.328     2.035    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/clk
    SLICE_X25Y162        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg1/C
                         clock pessimism             -0.379     1.655    
    SLICE_X25Y162        FDRE (Hold_fdre_C_D)         0.075     1.730    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.217     1.217    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     1.363 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.284     1.647    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X31Y173        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y173        FDRE (Prop_fdre_C_Q)         0.141     1.788 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.844    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/data_sync0
    SLICE_X31Y173        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.384     1.384    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.322     1.707 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.319     2.026    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X31Y173        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/data_sync_reg1/C
                         clock pessimism             -0.378     1.647    
    SLICE_X31Y173        FDRE (Hold_fdre_C_D)         0.075     1.722    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.217     1.217    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     1.363 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.289     1.652    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X41Y180        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y180        FDRE (Prop_fdre_C_Q)         0.141     1.793 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg1_reg[2]/Q
                         net (fo=1, routed)           0.056     1.849    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg1[2]
    SLICE_X41Y180        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.384     1.384    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.322     1.707 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.325     2.032    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X41Y180        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg2_reg[2]/C
                         clock pessimism             -0.379     1.652    
    SLICE_X41Y180        FDRE (Hold_fdre_C_D)         0.071     1.723    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_tx_gen/txd_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.217     1.217    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     1.363 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.290     1.653    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/clk
    SLICE_X20Y163        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y163        FDRE (Prop_fdre_C_Q)         0.141     1.794 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/Q
                         net (fo=1, routed)           0.065     1.860    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync0
    SLICE_X20Y163        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.384     1.384    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.322     1.707 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.326     2.033    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/clk
    SLICE_X20Y163        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1/C
                         clock pessimism             -0.379     1.653    
    SLICE_X20Y163        FDRE (Hold_fdre_C_D)         0.075     1.728    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 trimac_fifo_block/tx_mac_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/tx_mac_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.217     1.217    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     1.363 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.292     1.655    trimac_fifo_block/tx_mac_reset_gen/clk
    SLICE_X24Y162        FDPE                                         r  trimac_fifo_block/tx_mac_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y162        FDPE (Prop_fdpe_C_Q)         0.141     1.796 r  trimac_fifo_block/tx_mac_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.065     1.862    trimac_fifo_block/tx_mac_reset_gen/reset_sync_reg0
    SLICE_X24Y162        FDPE                                         r  trimac_fifo_block/tx_mac_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.384     1.384    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.322     1.707 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.328     2.035    trimac_fifo_block/tx_mac_reset_gen/clk
    SLICE_X24Y162        FDPE                                         r  trimac_fifo_block/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.379     1.655    
    SLICE_X24Y162        FDPE (Hold_fdpe_C_D)         0.075     1.730    trimac_fifo_block/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.217     1.217    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     1.363 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.293     1.656    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/clk
    SLICE_X24Y161        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y161        FDRE (Prop_fdre_C_Q)         0.141     1.797 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/Q
                         net (fo=1, routed)           0.065     1.863    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync0
    SLICE_X24Y161        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.384     1.384    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.322     1.707 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.330     2.037    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/clk
    SLICE_X24Y161        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1/C
                         clock pessimism             -0.380     1.656    
    SLICE_X24Y161        FDRE (Hold_fdre_C_D)         0.075     1.731    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I              n/a            3.174         40.000      36.826     BUFR_X0Y13     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/I
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y32   trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y180  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/COF_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y179  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/CORE_DOES_NO_HD_2.TX_OK_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y178  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X33Y183  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y183  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y183  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y181  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y180  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/CORE_DOES_NO_HD_MIFG.MIFG_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y181  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/BYTECNTSRL/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y181  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/BYTECNTSRL/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y181  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y180  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y179  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/CRCGEN/CALC_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y179  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/CRCGEN/CALC_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y179  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/CRCGEN/CALC_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y179  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/CRCGEN/CALC_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y180  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/CRCGEN/CALC_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y180  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/CRCGEN/CALC_reg[19]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y181  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/BYTECNTSRL/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y181  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/BYTECNTSRL/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y188  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/early_deassert_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y188  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/early_deassert_reg_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y188  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y187  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/force_assert_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y188  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/force_burst1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y188  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/force_burst2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y187  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/force_end_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y175  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx/data_control_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  gtx_clk_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        6.480ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.240ns  (logic 0.419ns (33.789%)  route 0.821ns (66.211%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y157                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X35Y157        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.821     1.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X31Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X31Y157        FDCE (Setup_fdce_C_D)       -0.280     7.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.720    
                         arrival time                          -1.240    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.053ns  (logic 0.456ns (43.313%)  route 0.597ns (56.687%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y156                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X44Y156        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.597     1.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X43Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y157        FDCE (Setup_fdce_C_D)       -0.095     7.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                  6.852    

Slack (MET) :             6.856ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.051ns  (logic 0.456ns (43.398%)  route 0.595ns (56.602%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y157                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X44Y157        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.595     1.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X43Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y157        FDCE (Setup_fdce_C_D)       -0.093     7.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                  6.856    

Slack (MET) :             6.858ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.564%)  route 0.591ns (56.436%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y156                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X44Y156        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.591     1.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X43Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y158        FDCE (Setup_fdce_C_D)       -0.095     7.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                  6.858    

Slack (MET) :             6.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.873ns  (logic 0.419ns (47.972%)  route 0.454ns (52.028%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y157                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X33Y157        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.454     0.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X31Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X31Y157        FDCE (Setup_fdce_C_D)       -0.268     7.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -0.873    
  -------------------------------------------------------------------
                         slack                                  6.859    

Slack (MET) :             6.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.868ns  (logic 0.419ns (48.262%)  route 0.449ns (51.738%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y158                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X33Y158        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.449     0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X32Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X32Y157        FDCE (Setup_fdce_C_D)       -0.267     7.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.733    
                         arrival time                          -0.868    
  -------------------------------------------------------------------
                         slack                                  6.865    

Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.853ns  (logic 0.419ns (49.100%)  route 0.434ns (50.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y156                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X44Y156        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.434     0.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X43Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y157        FDCE (Setup_fdce_C_D)       -0.265     7.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.735    
                         arrival time                          -0.853    
  -------------------------------------------------------------------
                         slack                                  6.882    

Slack (MET) :             6.912ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.016ns  (logic 0.456ns (44.870%)  route 0.560ns (55.130%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y157                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X33Y157        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.560     1.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X29Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X29Y157        FDCE (Setup_fdce_C_D)       -0.072     7.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.928    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                  6.912    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  gtx_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.729ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.729ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.006ns  (logic 0.419ns (41.651%)  route 0.587ns (58.349%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y157                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X32Y157        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.587     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X33Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y157        FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                 31.729    

Slack (MET) :             31.799ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.108ns  (logic 0.518ns (46.766%)  route 0.590ns (53.234%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y157                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X42Y157        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.590     1.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X44Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X44Y157        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                 31.799    

Slack (MET) :             31.804ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.103ns  (logic 0.518ns (46.942%)  route 0.585ns (53.058%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y157                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X42Y157        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.585     1.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X48Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X48Y157        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                 31.804    

Slack (MET) :             31.857ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.048ns  (logic 0.456ns (43.530%)  route 0.592ns (56.470%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y158                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X32Y158        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.592     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X33Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y158        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 31.857    

Slack (MET) :             31.877ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.270%)  route 0.574ns (55.730%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y157                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X32Y157        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.574     1.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X33Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y157        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 31.877    

Slack (MET) :             31.878ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.027ns  (logic 0.456ns (44.401%)  route 0.571ns (55.599%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y157                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X32Y157        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.571     1.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X33Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y157        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                 31.878    

Slack (MET) :             31.933ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.974ns  (logic 0.518ns (53.177%)  route 0.456ns (46.823%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y157                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X42Y157        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.456     0.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X44Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X44Y157        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.974    
  -------------------------------------------------------------------
                         slack                                 31.933    

Slack (MET) :             32.012ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.893ns  (logic 0.456ns (51.039%)  route 0.437ns (48.961%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y157                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X43Y157        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.437     0.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X44Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X44Y157        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.893    
  -------------------------------------------------------------------
                         slack                                 32.012    





---------------------------------------------------------------------------------------------------
From Clock:  refclk_clk_wiz_0
  To Clock:  gtx_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.140ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.581ns,  Total Violation       -1.117ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (gtx_clk_clk_wiz_0 rise@24.000ns - refclk_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.038ns  (logic 0.419ns (20.558%)  route 1.619ns (79.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 21.074 - 24.000 ) 
    Source Clock Delay      (SCD):    -2.210ns = ( 17.790 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233    21.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.978 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.811    17.790    mii_to_rmii/U0/ref_clk
    SLICE_X22Y157        FDRE                                         r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y157        FDRE (Prop_fdre_C_Q)         0.419    18.209 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.619    19.828    u_ila_0/inst/ila_core_inst/probe11[0]
    SLICE_X8Y140         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    E3                   IBUF                         0.000    24.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    25.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    17.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    19.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.506    21.074    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y140         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/CLK
                         clock pessimism              0.325    21.398    
                         clock uncertainty           -0.204    21.195    
    SLICE_X8Y140         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.227    20.968    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8
  -------------------------------------------------------------------
                         required time                         20.968    
                         arrival time                         -19.828    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 example_clocks/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'refclk_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtx_clk_clk_wiz_0 rise@32.000ns - refclk_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        3.812ns  (logic 0.096ns (2.518%)  route 3.716ns (97.482%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.752ns = ( 29.248 - 32.000 ) 
    Source Clock Delay      (SCD):    -5.837ns = ( 24.163 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    E3                   IBUF                         0.000    30.000 f  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233    31.233    example_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    24.163 f  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    25.882    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    25.978 f  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.997    27.975    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe14[0]
    SLICE_X31Y151        FDRE                                         f  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                     32.000    32.000 r  
    E3                   IBUF                         0.000    32.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    33.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.680    29.248    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X31Y151        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.325    29.573    
                         clock uncertainty           -0.204    29.369    
    SLICE_X31Y151        FDRE (Setup_fdre_C_D)       -0.067    29.302    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         29.302    
                         arrival time                         -27.975    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (gtx_clk_clk_wiz_0 rise@24.000ns - refclk_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.228ns  (logic 0.456ns (20.464%)  route 1.772ns (79.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 21.074 - 24.000 ) 
    Source Clock Delay      (SCD):    -2.208ns = ( 17.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233    21.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.978 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.813    17.792    mii_to_rmii/U0/ref_clk
    SLICE_X15Y158        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y158        FDRE (Prop_fdre_C_Q)         0.456    18.247 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.772    20.020    u_ila_0/inst/ila_core_inst/probe9[0]
    SLICE_X8Y139         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    E3                   IBUF                         0.000    24.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    25.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    17.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    19.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.506    21.074    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y139         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/CLK
                         clock pessimism              0.325    21.398    
                         clock uncertainty           -0.204    21.195    
    SLICE_X8Y139         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    21.354    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8
  -------------------------------------------------------------------
                         required time                         21.354    
                         arrival time                         -20.020    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 example_clocks/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'refclk_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtx_clk_clk_wiz_0 rise@32.000ns - refclk_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        3.630ns  (logic 0.096ns (2.645%)  route 3.534ns (97.355%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 29.074 - 32.000 ) 
    Source Clock Delay      (SCD):    -5.837ns = ( 24.163 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    E3                   IBUF                         0.000    30.000 f  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233    31.233    example_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    24.163 f  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    25.882    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    25.978 f  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.815    27.793    u_ila_0/inst/ila_core_inst/probe14[0]
    SLICE_X8Y140         SRL16E                                       f  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                     32.000    32.000 r  
    E3                   IBUF                         0.000    32.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    33.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.506    29.074    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y140         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/CLK
                         clock pessimism              0.325    29.398    
                         clock uncertainty           -0.204    29.195    
    SLICE_X8Y140         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    29.151    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8
  -------------------------------------------------------------------
                         required time                         29.151    
                         arrival time                         -27.793    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 mii_to_rmii/U0/rmii2phy_tx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (gtx_clk_clk_wiz_0 rise@24.000ns - refclk_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.160ns  (logic 0.518ns (23.979%)  route 1.642ns (76.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.746ns = ( 21.254 - 24.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 17.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233    21.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.978 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.812    17.791    mii_to_rmii/U0/ref_clk
    SLICE_X8Y159         FDRE                                         r  mii_to_rmii/U0/rmii2phy_tx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.518    18.309 r  mii_to_rmii/U0/rmii2phy_tx_en_reg/Q
                         net (fo=3, routed)           1.642    19.951    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe15[0]
    SLICE_X14Y150        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    E3                   IBUF                         0.000    24.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    25.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    17.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    19.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.686    21.254    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X14Y150        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.325    21.579    
                         clock uncertainty           -0.204    21.375    
    SLICE_X14Y150        FDRE (Setup_fdre_C_D)       -0.059    21.316    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         21.316    
                         arrival time                         -19.951    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 mii_to_rmii/U0/rmii2phy_txd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (gtx_clk_clk_wiz_0 rise@24.000ns - refclk_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.170ns  (logic 0.456ns (21.014%)  route 1.714ns (78.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 21.072 - 24.000 ) 
    Source Clock Delay      (SCD):    -2.210ns = ( 17.790 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233    21.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.978 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.811    17.790    mii_to_rmii/U0/ref_clk
    SLICE_X23Y157        FDRE                                         r  mii_to_rmii/U0/rmii2phy_txd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y157        FDRE (Prop_fdre_C_Q)         0.456    18.246 r  mii_to_rmii/U0/rmii2phy_txd_reg[1]/Q
                         net (fo=3, routed)           1.714    19.959    u_ila_0/inst/ila_core_inst/probe3[1]
    SLICE_X8Y137         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    E3                   IBUF                         0.000    24.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    25.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    17.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    19.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.504    21.072    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y137         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
                         clock pessimism              0.325    21.396    
                         clock uncertainty           -0.204    21.193    
    SLICE_X8Y137         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    21.352    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                         21.352    
                         arrival time                         -19.959    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 mii_to_rmii/U0/rmii2mac_rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (gtx_clk_clk_wiz_0 rise@24.000ns - refclk_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.925ns  (logic 0.456ns (23.684%)  route 1.469ns (76.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 21.077 - 24.000 ) 
    Source Clock Delay      (SCD):    -2.208ns = ( 17.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233    21.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.978 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.813    17.792    mii_to_rmii/U0/ref_clk
    SLICE_X15Y158        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y158        FDRE (Prop_fdre_C_Q)         0.456    18.247 r  mii_to_rmii/U0/rmii2mac_rx_dv_reg/Q
                         net (fo=3, routed)           1.469    19.717    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe10[0]
    SLICE_X13Y149        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    E3                   IBUF                         0.000    24.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    25.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    17.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    19.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.509    21.077    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X13Y149        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.325    21.401    
                         clock uncertainty           -0.204    21.198    
    SLICE_X13Y149        FDRE (Setup_fdre_C_D)       -0.067    21.131    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         21.131    
                         arrival time                         -19.717    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 mii_to_rmii/U0/rmii2mac_rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (gtx_clk_clk_wiz_0 rise@24.000ns - refclk_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.928ns  (logic 0.456ns (23.651%)  route 1.472ns (76.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 21.074 - 24.000 ) 
    Source Clock Delay      (SCD):    -2.208ns = ( 17.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233    21.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.978 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.813    17.792    mii_to_rmii/U0/ref_clk
    SLICE_X15Y158        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y158        FDRE (Prop_fdre_C_Q)         0.456    18.247 r  mii_to_rmii/U0/rmii2mac_rx_dv_reg/Q
                         net (fo=3, routed)           1.472    19.720    u_ila_0/inst/ila_core_inst/probe10[0]
    SLICE_X8Y140         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    E3                   IBUF                         0.000    24.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    25.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    17.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    19.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.506    21.074    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y140         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/CLK
                         clock pessimism              0.325    21.398    
                         clock uncertainty           -0.204    21.195    
    SLICE_X8Y140         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    21.148    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8
  -------------------------------------------------------------------
                         required time                         21.148    
                         arrival time                         -19.720    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 mii_to_rmii/U0/rmii2mac_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (gtx_clk_clk_wiz_0 rise@24.000ns - refclk_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.741ns  (logic 0.419ns (24.069%)  route 1.322ns (75.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 21.074 - 24.000 ) 
    Source Clock Delay      (SCD):    -2.208ns = ( 17.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233    21.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.978 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.813    17.792    mii_to_rmii/U0/ref_clk
    SLICE_X15Y158        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y158        FDRE (Prop_fdre_C_Q)         0.419    18.211 r  mii_to_rmii/U0/rmii2mac_rxd_reg[0]/Q
                         net (fo=3, routed)           1.322    19.532    u_ila_0/inst/ila_core_inst/probe5[0]
    SLICE_X8Y139         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    E3                   IBUF                         0.000    24.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    25.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    17.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    19.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.506    21.074    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y139         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/CLK
                         clock pessimism              0.325    21.398    
                         clock uncertainty           -0.204    21.195    
    SLICE_X8Y139         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.219    20.976    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8
  -------------------------------------------------------------------
                         required time                         20.976    
                         arrival time                         -19.532    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 mii_to_rmii/U0/rmii2phy_txd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (gtx_clk_clk_wiz_0 rise@24.000ns - refclk_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.939ns  (logic 0.456ns (23.513%)  route 1.483ns (76.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 21.072 - 24.000 ) 
    Source Clock Delay      (SCD):    -2.210ns = ( 17.790 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233    21.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.978 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.811    17.790    mii_to_rmii/U0/ref_clk
    SLICE_X23Y157        FDRE                                         r  mii_to_rmii/U0/rmii2phy_txd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y157        FDRE (Prop_fdre_C_Q)         0.456    18.246 r  mii_to_rmii/U0/rmii2phy_txd_reg[0]/Q
                         net (fo=3, routed)           1.483    19.729    u_ila_0/inst/ila_core_inst/probe3[0]
    SLICE_X8Y137         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    E3                   IBUF                         0.000    24.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    25.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    17.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    19.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.504    21.072    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y137         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
                         clock pessimism              0.325    21.396    
                         clock uncertainty           -0.204    21.193    
    SLICE_X8Y137         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    21.174    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8
  -------------------------------------------------------------------
                         required time                         21.174    
                         arrival time                         -19.729    
  -------------------------------------------------------------------
                         slack                                  1.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.581ns  (arrival time - required time)
  Source:                 example_clocks/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'refclk_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.026ns (2.259%)  route 1.125ns (97.741%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -1.938ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.626    -0.787    u_ila_0/inst/ila_core_inst/probe14[0]
    SLICE_X8Y140         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.839    -1.272    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y140         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/CLK
                         clock pessimism              0.745    -0.527    
                         clock uncertainty            0.204    -0.324    
    SLICE_X8Y140         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.207    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                 -0.581    

Slack (VIOLATED) :        -0.537ns  (arrival time - required time)
  Source:                 example_clocks/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'refclk_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.026ns (2.109%)  route 1.207ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.187ns
    Source Clock Delay      (SCD):    -1.938ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.708    -0.706    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe14[0]
    SLICE_X31Y151        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.923    -1.187    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X31Y151        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.745    -0.443    
                         clock uncertainty            0.204    -0.239    
    SLICE_X31Y151        FDRE (Hold_fdre_C_D)         0.070    -0.169    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.706    
  -------------------------------------------------------------------
                         slack                                 -0.537    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 mii_to_rmii/U0/rmii2mac_rxd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.128ns (22.115%)  route 0.451ns (77.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.650    -0.763    mii_to_rmii/U0/ref_clk
    SLICE_X13Y157        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rxd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y157        FDRE (Prop_fdre_C_Q)         0.128    -0.635 r  mii_to_rmii/U0/rmii2mac_rxd_reg[3]/Q
                         net (fo=3, routed)           0.451    -0.185    u_ila_0/inst/ila_core_inst/probe5[3]
    SLICE_X8Y139         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.838    -1.273    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y139         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/CLK
                         clock pessimism              0.745    -0.528    
                         clock uncertainty            0.204    -0.325    
    SLICE_X8Y139         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.270    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mii_to_rmii/U0/rmii2phy_tx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.164ns (25.301%)  route 0.484ns (74.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.650    -0.763    mii_to_rmii/U0/ref_clk
    SLICE_X8Y159         FDRE                                         r  mii_to_rmii/U0/rmii2phy_tx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.164    -0.599 r  mii_to_rmii/U0/rmii2phy_tx_en_reg/Q
                         net (fo=3, routed)           0.484    -0.115    u_ila_0/inst/ila_core_inst/probe15[0]
    SLICE_X8Y140         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.839    -1.272    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y140         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/CLK
                         clock pessimism              0.745    -0.527    
                         clock uncertainty            0.204    -0.324    
    SLICE_X8Y140         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.209    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mii_to_rmii/U0/rmii2phy_txd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.788%)  route 0.483ns (72.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.649    -0.764    mii_to_rmii/U0/ref_clk
    SLICE_X23Y157        FDRE                                         r  mii_to_rmii/U0/rmii2phy_txd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y157        FDRE (Prop_fdre_C_Q)         0.141    -0.623 r  mii_to_rmii/U0/rmii2phy_txd_reg[0]/Q
                         net (fo=3, routed)           0.483    -0.140    u_ila_0/inst/ila_core_inst/probe3[0]
    SLICE_X30Y141        LUT3 (Prop_lut3_I1_O)        0.045    -0.095 r  u_ila_0/inst/ila_core_inst/probeDelay1[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.095    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X30Y141        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.835    -1.276    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X30Y141        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.745    -0.531    
                         clock uncertainty            0.204    -0.328    
    SLICE_X30Y141        FDRE (Hold_fdre_C_D)         0.121    -0.207    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 mii_to_rmii/U0/rmii2mac_rxd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.148ns (23.709%)  route 0.476ns (76.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.650    -0.763    mii_to_rmii/U0/ref_clk
    SLICE_X12Y157        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rxd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y157        FDRE (Prop_fdre_C_Q)         0.148    -0.615 r  mii_to_rmii/U0/rmii2mac_rxd_reg[1]/Q
                         net (fo=3, routed)           0.476    -0.139    u_ila_0/inst/ila_core_inst/probe5[1]
    SLICE_X8Y139         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.838    -1.273    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y139         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/CLK
                         clock pessimism              0.745    -0.528    
                         clock uncertainty            0.204    -0.325    
    SLICE_X8Y139         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.269    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mii_to_rmii/U0/rmii2mac_rxd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.148ns (25.191%)  route 0.440ns (74.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.650    -0.763    mii_to_rmii/U0/ref_clk
    SLICE_X12Y157        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rxd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y157        FDRE (Prop_fdre_C_Q)         0.148    -0.615 r  mii_to_rmii/U0/rmii2mac_rxd_reg[1]/Q
                         net (fo=3, routed)           0.440    -0.176    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[1]
    SLICE_X13Y145        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.840    -1.271    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X13Y145        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.745    -0.526    
                         clock uncertainty            0.204    -0.323    
    SLICE_X13Y145        FDRE (Hold_fdre_C_D)         0.013    -0.310    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 mii_to_rmii/U0/rmii2phy_txd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.186ns (26.846%)  route 0.507ns (73.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.649    -0.764    mii_to_rmii/U0/ref_clk
    SLICE_X23Y157        FDRE                                         r  mii_to_rmii/U0/rmii2phy_txd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y157        FDRE (Prop_fdre_C_Q)         0.141    -0.623 r  mii_to_rmii/U0/rmii2phy_txd_reg[1]/Q
                         net (fo=3, routed)           0.507    -0.117    u_ila_0/inst/ila_core_inst/probe3[1]
    SLICE_X30Y141        LUT3 (Prop_lut3_I1_O)        0.045    -0.072 r  u_ila_0/inst/ila_core_inst/probeDelay1[1]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.072    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[1]
    SLICE_X30Y141        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.835    -1.276    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X30Y141        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.745    -0.531    
                         clock uncertainty            0.204    -0.328    
    SLICE_X30Y141        FDRE (Hold_fdre_C_D)         0.121    -0.207    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mii_to_rmii/U0/rmii2mac_rxd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.128ns (20.752%)  route 0.489ns (79.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.649    -0.764    mii_to_rmii/U0/ref_clk
    SLICE_X16Y157        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rxd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDRE (Prop_fdre_C_Q)         0.128    -0.636 r  mii_to_rmii/U0/rmii2mac_rxd_reg[2]/Q
                         net (fo=3, routed)           0.489    -0.148    u_ila_0/inst/ila_core_inst/probe5[2]
    SLICE_X8Y139         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.838    -1.273    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y139         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/CLK
                         clock pessimism              0.745    -0.528    
                         clock uncertainty            0.204    -0.325    
    SLICE_X8Y139         SRL16E (Hold_srl16e_CLK_D)
                                                      0.041    -0.284    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.141ns (20.780%)  route 0.538ns (79.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.650    -0.763    mii_to_rmii/U0/ref_clk
    SLICE_X15Y158        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y158        FDRE (Prop_fdre_C_Q)         0.141    -0.622 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           0.538    -0.085    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe9[0]
    SLICE_X14Y144        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.840    -1.271    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X14Y144        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.745    -0.526    
                         clock uncertainty            0.204    -0.323    
    SLICE_X14Y144        FDRE (Hold_fdre_C_D)         0.086    -0.237    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
From Clock:  saxi_aclk_clk_wiz_0
  To Clock:  gtx_clk_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.361ns,  Total Violation       -0.715ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.563ns,  Total Violation       -1.091ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.361ns  (required time - arrival time)
  Source:                 example_resets/s_axi_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtx_clk_clk_wiz_0 rise@32.000ns - saxi_aclk_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        1.939ns  (logic 0.419ns (21.606%)  route 1.520ns (78.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 29.074 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.390ns = ( 27.610 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                   IBUF                         0.000    30.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233    31.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    24.163 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    25.882    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    25.978 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         1.632    27.610    example_resets/s_axi_aclk
    SLICE_X11Y147        FDRE                                         r  example_resets/s_axi_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y147        FDRE (Prop_fdre_C_Q)         0.419    28.029 r  example_resets/s_axi_resetn_reg/Q
                         net (fo=15, routed)          1.520    29.549    u_ila_0/inst/ila_core_inst/probe17[0]
    SLICE_X8Y140         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                     32.000    32.000 r  
    E3                   IBUF                         0.000    32.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    33.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.506    29.074    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y140         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/CLK
                         clock pessimism              0.325    29.398    
                         clock uncertainty           -0.194    29.204    
    SLICE_X8Y140         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.016    29.188    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8
  -------------------------------------------------------------------
                         required time                         29.188    
                         arrival time                         -29.549    
  -------------------------------------------------------------------
                         slack                                 -0.361    

Slack (VIOLATED) :        -0.353ns  (required time - arrival time)
  Source:                 example_resets/s_axi_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (gtx_clk_clk_wiz_0 rise@32.000ns - saxi_aclk_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        1.728ns  (logic 0.419ns (24.245%)  route 1.309ns (75.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 29.077 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.390ns = ( 27.610 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                   IBUF                         0.000    30.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233    31.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    24.163 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    25.882    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    25.978 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         1.632    27.610    example_resets/s_axi_aclk
    SLICE_X11Y147        FDRE                                         r  example_resets/s_axi_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y147        FDRE (Prop_fdre_C_Q)         0.419    28.029 r  example_resets/s_axi_resetn_reg/Q
                         net (fo=15, routed)          1.309    29.338    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe17[0]
    SLICE_X13Y147        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                     32.000    32.000 r  
    E3                   IBUF                         0.000    32.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    33.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.509    29.077    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X13Y147        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.325    29.401    
                         clock uncertainty           -0.194    29.207    
    SLICE_X13Y147        FDRE (Setup_fdre_C_D)       -0.222    28.985    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         28.985    
                         arrival time                         -29.338    
  -------------------------------------------------------------------
                         slack                                 -0.353    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 example_clocks/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'saxi_aclk_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (gtx_clk_clk_wiz_0 rise@16.000ns - saxi_aclk_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        3.812ns  (logic 0.096ns (2.518%)  route 3.716ns (97.482%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.752ns = ( 13.248 - 16.000 ) 
    Source Clock Delay      (SCD):    -5.837ns = ( 9.163 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock saxi_aclk_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    E3                   IBUF                         0.000    15.000 f  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233    16.233    example_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     9.163 f  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.882    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.978 f  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         1.997    12.975    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe16[0]
    SLICE_X31Y152        FDRE                                         f  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    E3                   IBUF                         0.000    16.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    17.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     9.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    11.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.680    13.248    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X31Y152        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.325    13.573    
                         clock uncertainty           -0.194    13.378    
    SLICE_X31Y152        FDRE (Setup_fdre_C_D)       -0.067    13.311    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.311    
                         arrival time                         -12.975    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 example_clocks/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'saxi_aclk_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (gtx_clk_clk_wiz_0 rise@16.000ns - saxi_aclk_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        1.480ns  (logic 0.029ns (1.960%)  route 1.451ns (98.040%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 15.154 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.683ns = ( 12.317 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock saxi_aclk_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    E3                   IBUF                         0.000    15.000 f  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480    15.480    example_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.317 f  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    12.861    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    12.890 f  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         0.907    13.797    u_ila_0/inst/ila_core_inst/probe16[0]
    SLICE_X8Y140         SRL16E                                       f  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    E3                   IBUF                         0.000    16.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440    16.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    14.062 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    14.561    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    14.587 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.568    15.154    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y140         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/CLK
                         clock pessimism             -0.745    14.410    
                         clock uncertainty           -0.194    14.215    
    SLICE_X8Y140         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.038    14.177    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                         -13.797    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ipic_rd_clear_reg/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.287ns  (logic 1.155ns (26.943%)  route 3.132ns (73.057%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y165                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
    SLICE_X21Y165        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/Q
                         net (fo=75, routed)          2.205     2.661    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/bus2ip_addr[4]
    SLICE_X45Y165        LUT4 (Prop_lut4_I1_O)        0.124     2.785 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ipic_rd_clear_i_5/O
                         net (fo=1, routed)           0.493     3.278    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ipic_rd_clear_i_5_n_0
    SLICE_X47Y165        MUXF7 (Prop_muxf7_S_O)       0.276     3.554 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ipic_rd_clear_reg_i_2/O
                         net (fo=1, routed)           0.433     3.988    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/sync_request/ipic_rd_clear_reg
    SLICE_X47Y165        LUT6 (Prop_lut6_I0_O)        0.299     4.287 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/sync_request/ipic_rd_clear_i_1/O
                         net (fo=1, routed)           0.000     4.287    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/sync_request_n_2
    SLICE_X47Y165        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ipic_rd_clear_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X47Y165        FDRE (Setup_fdre_C_D)        0.031     6.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ipic_rd_clear_reg
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             2.287ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.646ns  (logic 0.580ns (15.908%)  route 3.066ns (84.092%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y165                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
    SLICE_X21Y165        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/Q
                         net (fo=75, routed)          2.338     2.794    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[9].RAM64X1D_inst/DPRA3
    SLICE_X42Y162        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     2.918 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[9].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.728     3.646    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[9].RAM64X1D_inst9_out
    SLICE_X40Y167        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X40Y167        FDRE (Setup_fdre_C_D)       -0.067     5.933    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[16]
  -------------------------------------------------------------------
                         required time                          5.933    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.443ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.490ns  (logic 0.716ns (20.514%)  route 2.774ns (79.486%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y165                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X21Y165        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=133, routed)         2.126     2.545    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/DPRA1
    SLICE_X42Y164        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.297     2.842 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.649     3.490    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst12_out
    SLICE_X37Y166        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X37Y166        FDRE (Setup_fdre_C_D)       -0.067     5.933    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[19]
  -------------------------------------------------------------------
                         required time                          5.933    
                         arrival time                          -3.490    
  -------------------------------------------------------------------
                         slack                                  2.443    

Slack (MET) :             2.522ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.411ns  (logic 0.580ns (17.003%)  route 2.831ns (82.997%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y164                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X21Y164        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=125, routed)         2.486     2.942    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/DPRA0
    SLICE_X42Y163        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     3.066 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.346     3.411    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst25_out
    SLICE_X40Y163        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X40Y163        FDRE (Setup_fdre_C_D)       -0.067     5.933    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[32]
  -------------------------------------------------------------------
                         required time                          5.933    
                         arrival time                          -3.411    
  -------------------------------------------------------------------
                         slack                                  2.522    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.384ns  (logic 0.716ns (21.159%)  route 2.668ns (78.841%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y165                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X21Y165        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=133, routed)         2.174     2.593    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/DPRA1
    SLICE_X42Y166        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.297     2.890 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.493     3.384    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst15_out
    SLICE_X37Y166        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X37Y166        FDRE (Setup_fdre_C_D)       -0.081     5.919    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[22]
  -------------------------------------------------------------------
                         required time                          5.919    
                         arrival time                          -3.384    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.394ns  (logic 0.580ns (17.087%)  route 2.814ns (82.913%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y164                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X21Y164        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=125, routed)         2.194     2.650    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DPRA0
    SLICE_X38Y162        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     2.774 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.621     3.394    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst0_out
    SLICE_X40Y163        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X40Y163        FDRE (Setup_fdre_C_D)       -0.061     5.939    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[7]
  -------------------------------------------------------------------
                         required time                          5.939    
                         arrival time                          -3.394    
  -------------------------------------------------------------------
                         slack                                  2.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.563ns  (arrival time - required time)
  Source:                 example_clocks/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'saxi_aclk_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - saxi_aclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.026ns (2.259%)  route 1.125ns (97.741%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -1.938ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         0.626    -0.787    u_ila_0/inst/ila_core_inst/probe16[0]
    SLICE_X8Y140         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.839    -1.272    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y140         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/CLK
                         clock pessimism              0.745    -0.527    
                         clock uncertainty            0.194    -0.333    
    SLICE_X8Y140         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.224    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                 -0.563    

Slack (VIOLATED) :        -0.528ns  (arrival time - required time)
  Source:                 example_clocks/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'saxi_aclk_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - saxi_aclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.026ns (2.109%)  route 1.207ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.187ns
    Source Clock Delay      (SCD):    -1.938ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         0.708    -0.706    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe16[0]
    SLICE_X31Y152        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.923    -1.187    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X31Y152        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.745    -0.443    
                         clock uncertainty            0.194    -0.248    
    SLICE_X31Y152        FDRE (Hold_fdre_C_D)         0.070    -0.178    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.706    
  -------------------------------------------------------------------
                         slack                                 -0.528    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 example_resets/s_axi_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - saxi_aclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.128ns (16.925%)  route 0.628ns (83.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         0.570    -0.844    example_resets/s_axi_aclk
    SLICE_X11Y147        FDRE                                         r  example_resets/s_axi_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y147        FDRE (Prop_fdre_C_Q)         0.128    -0.716 r  example_resets/s_axi_resetn_reg/Q
                         net (fo=15, routed)          0.628    -0.088    u_ila_0/inst/ila_core_inst/probe17[0]
    SLICE_X8Y140         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.839    -1.272    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y140         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/CLK
                         clock pessimism              0.745    -0.527    
                         clock uncertainty            0.194    -0.333    
    SLICE_X8Y140         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129    -0.204    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 example_resets/s_axi_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - saxi_aclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.128ns (17.063%)  route 0.622ns (82.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock saxi_aclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/saxi_aclk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout2_buf/O
                         net (fo=942, routed)         0.570    -0.844    example_resets/s_axi_aclk
    SLICE_X11Y147        FDRE                                         r  example_resets/s_axi_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y147        FDRE (Prop_fdre_C_Q)         0.128    -0.716 r  example_resets/s_axi_resetn_reg/Q
                         net (fo=15, routed)          0.622    -0.094    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe17[0]
    SLICE_X13Y147        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.841    -1.270    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X13Y147        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.745    -0.525    
                         clock uncertainty            0.194    -0.331    
    SLICE_X13Y147        FDRE (Hold_fdre_C_D)         0.021    -0.310    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.216    





---------------------------------------------------------------------------------------------------
From Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  To Clock:  gtx_clk_clk_wiz_0

Setup :            8  Failing Endpoints,  Worst Slack       -0.372ns,  Total Violation       -1.197ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.820ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.372ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.518ns (36.579%)  route 0.898ns (63.421%))
  Logic Levels:           0  
  Clock Path Skew:        -6.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 5.077 - 8.000 ) 
    Source Clock Delay      (SCD):    3.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.453     2.453    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     2.964 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.880     3.844    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_axi_clk
    SLICE_X14Y158        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y158        FDRE (Prop_fdre_C_Q)         0.518     4.362 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[2]/Q
                         net (fo=3, routed)           0.898     5.260    u_ila_0/inst/ila_core_inst/probe4[2]
    SLICE_X8Y147         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.509     5.077    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y147         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
                         clock pessimism              0.000     5.077    
                         clock uncertainty           -0.170     4.906    
    SLICE_X8Y147         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018     4.888    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8
  -------------------------------------------------------------------
                         required time                          4.888    
                         arrival time                          -5.260    
  -------------------------------------------------------------------
                         slack                                 -0.372    

Slack (VIOLATED) :        -0.343ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.478ns (34.369%)  route 0.913ns (65.631%))
  Logic Levels:           0  
  Clock Path Skew:        -6.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 5.077 - 8.000 ) 
    Source Clock Delay      (SCD):    3.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.453     2.453    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     2.964 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.880     3.844    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_axi_clk
    SLICE_X14Y158        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y158        FDRE (Prop_fdre_C_Q)         0.478     4.322 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[7]/Q
                         net (fo=3, routed)           0.913     5.235    u_ila_0/inst/ila_core_inst/probe4[7]
    SLICE_X8Y147         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.509     5.077    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y147         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/CLK
                         clock pessimism              0.000     5.077    
                         clock uncertainty           -0.170     4.906    
    SLICE_X8Y147         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.015     4.891    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                 -0.343    

Slack (VIOLATED) :        -0.190ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.478ns (39.402%)  route 0.735ns (60.598%))
  Logic Levels:           0  
  Clock Path Skew:        -6.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.746ns = ( 5.254 - 8.000 ) 
    Source Clock Delay      (SCD):    3.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.453     2.453    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     2.964 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.880     3.844    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_axi_clk
    SLICE_X14Y158        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y158        FDRE (Prop_fdre_C_Q)         0.478     4.322 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[7]/Q
                         net (fo=3, routed)           0.735     5.057    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[7]
    SLICE_X15Y152        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.686     5.254    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X15Y152        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000     5.254    
                         clock uncertainty           -0.170     5.084    
    SLICE_X15Y152        FDRE (Setup_fdre_C_D)       -0.217     4.867    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                          4.867    
                         arrival time                          -5.057    
  -------------------------------------------------------------------
                         slack                                 -0.190    

Slack (VIOLATED) :        -0.130ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.518ns (44.079%)  route 0.657ns (55.921%))
  Logic Levels:           0  
  Clock Path Skew:        -6.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 5.077 - 8.000 ) 
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.453     2.453    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     2.964 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.878     3.842    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_axi_clk
    SLICE_X8Y150         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y150         FDRE (Prop_fdre_C_Q)         0.518     4.360 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[6]/Q
                         net (fo=3, routed)           0.657     5.017    u_ila_0/inst/ila_core_inst/probe4[6]
    SLICE_X8Y147         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.509     5.077    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y147         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/CLK
                         clock pessimism              0.000     5.077    
                         clock uncertainty           -0.170     4.906    
    SLICE_X8Y147         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019     4.887    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8
  -------------------------------------------------------------------
                         required time                          4.887    
                         arrival time                          -5.017    
  -------------------------------------------------------------------
                         slack                                 -0.130    

Slack (VIOLATED) :        -0.048ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.518ns (43.370%)  route 0.676ns (56.630%))
  Logic Levels:           0  
  Clock Path Skew:        -6.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.746ns = ( 5.254 - 8.000 ) 
    Source Clock Delay      (SCD):    3.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.453     2.453    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     2.964 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.880     3.844    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_axi_clk
    SLICE_X14Y158        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y158        FDRE (Prop_fdre_C_Q)         0.518     4.362 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[2]/Q
                         net (fo=3, routed)           0.676     5.038    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[2]
    SLICE_X15Y152        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.686     5.254    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X15Y152        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.000     5.254    
                         clock uncertainty           -0.170     5.084    
    SLICE_X15Y152        FDRE (Setup_fdre_C_D)       -0.093     4.991    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -5.038    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.046ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.518ns (48.021%)  route 0.561ns (51.979%))
  Logic Levels:           0  
  Clock Path Skew:        -6.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 5.077 - 8.000 ) 
    Source Clock Delay      (SCD):    3.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.453     2.453    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     2.964 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.880     3.844    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_axi_clk
    SLICE_X10Y152        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y152        FDRE (Prop_fdre_C_Q)         0.518     4.362 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[5]/Q
                         net (fo=3, routed)           0.561     4.923    u_ila_0/inst/ila_core_inst/probe4[5]
    SLICE_X8Y147         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.509     5.077    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y147         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/CLK
                         clock pessimism              0.000     5.077    
                         clock uncertainty           -0.170     4.906    
    SLICE_X8Y147         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     4.876    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8
  -------------------------------------------------------------------
                         required time                          4.876    
                         arrival time                          -4.923    
  -------------------------------------------------------------------
                         slack                                 -0.046    

Slack (VIOLATED) :        -0.038ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.518ns (49.403%)  route 0.531ns (50.598%))
  Logic Levels:           0  
  Clock Path Skew:        -6.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 5.077 - 8.000 ) 
    Source Clock Delay      (SCD):    3.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.453     2.453    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     2.964 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.880     3.844    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_axi_clk
    SLICE_X10Y151        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        FDRE (Prop_fdre_C_Q)         0.518     4.362 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[1]/Q
                         net (fo=3, routed)           0.531     4.893    u_ila_0/inst/ila_core_inst/probe4[1]
    SLICE_X8Y147         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.509     5.077    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y147         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
                         clock pessimism              0.000     5.077    
                         clock uncertainty           -0.170     4.906    
    SLICE_X8Y147         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052     4.854    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8
  -------------------------------------------------------------------
                         required time                          4.854    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                 -0.038    

Slack (VIOLATED) :        -0.030ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.518ns (42.828%)  route 0.691ns (57.172%))
  Logic Levels:           0  
  Clock Path Skew:        -6.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.747ns = ( 5.253 - 8.000 ) 
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.453     2.453    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     2.964 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.878     3.842    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_axi_clk
    SLICE_X8Y150         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y150         FDRE (Prop_fdre_C_Q)         0.518     4.360 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[4]/Q
                         net (fo=3, routed)           0.691     5.052    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[4]
    SLICE_X13Y153        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.685     5.253    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X13Y153        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.000     5.253    
                         clock uncertainty           -0.170     5.083    
    SLICE_X13Y153        FDRE (Setup_fdre_C_D)       -0.061     5.022    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                          5.022    
                         arrival time                          -5.052    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.518ns (45.222%)  route 0.627ns (54.778%))
  Logic Levels:           0  
  Clock Path Skew:        -6.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.746ns = ( 5.254 - 8.000 ) 
    Source Clock Delay      (SCD):    3.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.453     2.453    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     2.964 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.880     3.844    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_axi_clk
    SLICE_X10Y151        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        FDRE (Prop_fdre_C_Q)         0.518     4.362 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[1]/Q
                         net (fo=3, routed)           0.627     4.989    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[1]
    SLICE_X15Y152        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.686     5.254    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X15Y152        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.000     5.254    
                         clock uncertainty           -0.170     5.084    
    SLICE_X15Y152        FDRE (Setup_fdre_C_D)       -0.093     4.991    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.518ns (50.888%)  route 0.500ns (49.112%))
  Logic Levels:           0  
  Clock Path Skew:        -6.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 5.077 - 8.000 ) 
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.453     2.453    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     2.964 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.878     3.842    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_axi_clk
    SLICE_X8Y150         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y150         FDRE (Prop_fdre_C_Q)         0.518     4.360 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[4]/Q
                         net (fo=3, routed)           0.500     4.860    u_ila_0/inst/ila_core_inst/probe4[4]
    SLICE_X8Y147         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.509     5.077    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y147         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/CLK
                         clock pessimism              0.000     5.077    
                         clock uncertainty           -0.170     4.906    
    SLICE_X8Y147         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     4.862    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8
  -------------------------------------------------------------------
                         required time                          4.862    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                  0.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.820ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.175%)  route 0.191ns (53.824%))
  Logic Levels:           0  
  Clock Path Skew:        -2.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.144     1.144    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     1.236 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.291     1.527    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_axi_clk
    SLICE_X10Y152        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y152        FDRE (Prop_fdre_C_Q)         0.164     1.691 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[5]/Q
                         net (fo=3, routed)           0.191     1.883    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[5]
    SLICE_X15Y152        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.927    -1.183    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X15Y152        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.000    -1.183    
                         clock uncertainty            0.170    -1.013    
    SLICE_X15Y152        FDRE (Hold_fdre_C_D)         0.075    -0.938    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.938    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  2.820    

Slack (MET) :             2.848ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.186%)  route 0.216ns (56.814%))
  Logic Levels:           0  
  Clock Path Skew:        -2.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.144     1.144    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     1.236 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.290     1.526    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_axi_clk
    SLICE_X8Y150         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y150         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[6]/Q
                         net (fo=3, routed)           0.216     1.906    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[6]
    SLICE_X15Y152        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.927    -1.183    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X15Y152        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000    -1.183    
                         clock uncertainty            0.170    -1.013    
    SLICE_X15Y152        FDRE (Hold_fdre_C_D)         0.071    -0.942    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.942    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  2.848    

Slack (MET) :             2.855ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.992%)  route 0.195ns (58.008%))
  Logic Levels:           0  
  Clock Path Skew:        -2.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.144     1.144    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     1.236 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.291     1.527    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_axi_clk
    SLICE_X11Y152        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y152        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[3]/Q
                         net (fo=3, routed)           0.195     1.863    u_ila_0/inst/ila_core_inst/probe4[3]
    SLICE_X8Y147         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.841    -1.270    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y147         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/CLK
                         clock pessimism              0.000    -1.270    
                         clock uncertainty            0.170    -1.099    
    SLICE_X8Y147         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.991    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8
  -------------------------------------------------------------------
                         required time                          0.991    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  2.855    

Slack (MET) :             2.859ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.244%)  route 0.193ns (57.756%))
  Logic Levels:           0  
  Clock Path Skew:        -2.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.144     1.144    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     1.236 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.291     1.527    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_axi_clk
    SLICE_X11Y152        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y152        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[0]/Q
                         net (fo=3, routed)           0.193     1.861    u_ila_0/inst/ila_core_inst/probe4[0]
    SLICE_X8Y147         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.841    -1.270    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y147         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
                         clock pessimism              0.000    -1.270    
                         clock uncertainty            0.170    -1.099    
    SLICE_X8Y147         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.997    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8
  -------------------------------------------------------------------
                         required time                          0.997    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  2.859    

Slack (MET) :             2.863ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.345%)  route 0.247ns (63.655%))
  Logic Levels:           0  
  Clock Path Skew:        -2.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.144     1.144    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     1.236 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.291     1.527    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_axi_clk
    SLICE_X11Y152        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y152        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[0]/Q
                         net (fo=3, routed)           0.247     1.915    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[0]
    SLICE_X13Y153        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.926    -1.184    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X13Y153        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    -1.184    
                         clock uncertainty            0.170    -1.014    
    SLICE_X13Y153        FDRE (Hold_fdre_C_D)         0.066    -0.948    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.948    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  2.863    

Slack (MET) :             2.865ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.553%)  route 0.256ns (64.447%))
  Logic Levels:           0  
  Clock Path Skew:        -2.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.144     1.144    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     1.236 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.291     1.527    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_axi_clk
    SLICE_X11Y152        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y152        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[3]/Q
                         net (fo=3, routed)           0.256     1.924    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[3]
    SLICE_X15Y152        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.927    -1.183    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X15Y152        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.000    -1.183    
                         clock uncertainty            0.170    -1.013    
    SLICE_X15Y152        FDRE (Hold_fdre_C_D)         0.072    -0.941    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.941    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.875ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.819%)  route 0.202ns (55.181%))
  Logic Levels:           0  
  Clock Path Skew:        -2.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.144     1.144    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     1.236 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.290     1.526    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_axi_clk
    SLICE_X8Y150         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y150         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[4]/Q
                         net (fo=3, routed)           0.202     1.892    u_ila_0/inst/ila_core_inst/probe4[4]
    SLICE_X8Y147         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.841    -1.270    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y147         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/CLK
                         clock pessimism              0.000    -1.270    
                         clock uncertainty            0.170    -1.099    
    SLICE_X8Y147         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.982    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8
  -------------------------------------------------------------------
                         required time                          0.982    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  2.875    

Slack (MET) :             2.877ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.615%)  route 0.196ns (54.385%))
  Logic Levels:           0  
  Clock Path Skew:        -2.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.144     1.144    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     1.236 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.291     1.527    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_axi_clk
    SLICE_X10Y151        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        FDRE (Prop_fdre_C_Q)         0.164     1.691 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[1]/Q
                         net (fo=3, routed)           0.196     1.887    u_ila_0/inst/ila_core_inst/probe4[1]
    SLICE_X8Y147         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.841    -1.270    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y147         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
                         clock pessimism              0.000    -1.270    
                         clock uncertainty            0.170    -1.099    
    SLICE_X8Y147         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.990    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8
  -------------------------------------------------------------------
                         required time                          0.990    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  2.877    

Slack (MET) :             2.884ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (44.004%)  route 0.209ns (55.996%))
  Logic Levels:           0  
  Clock Path Skew:        -2.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.144     1.144    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     1.236 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.291     1.527    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_axi_clk
    SLICE_X10Y152        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y152        FDRE (Prop_fdre_C_Q)         0.164     1.691 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[5]/Q
                         net (fo=3, routed)           0.209     1.900    u_ila_0/inst/ila_core_inst/probe4[5]
    SLICE_X8Y147         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.841    -1.270    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y147         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/CLK
                         clock pessimism              0.000    -1.270    
                         clock uncertainty            0.170    -1.099    
    SLICE_X8Y147         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.984    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8
  -------------------------------------------------------------------
                         required time                          0.984    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  2.884    

Slack (MET) :             2.904ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.833%)  route 0.269ns (62.167%))
  Logic Levels:           0  
  Clock Path Skew:        -2.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.144     1.144    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     1.236 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.290     1.526    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_axi_clk
    SLICE_X8Y150         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y150         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata_reg[4]/Q
                         net (fo=3, routed)           0.269     1.960    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[4]
    SLICE_X13Y153        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.926    -1.184    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X13Y153        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.000    -1.184    
                         clock uncertainty            0.170    -1.014    
    SLICE_X13Y153        FDRE (Hold_fdre_C_D)         0.070    -0.944    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.944    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  2.904    





---------------------------------------------------------------------------------------------------
From Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  To Clock:  gtx_clk_clk_wiz_0

Setup :           24  Failing Endpoints,  Worst Slack       -0.971ns,  Total Violation      -13.323ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.865ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.971ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.456ns (28.430%)  route 1.148ns (71.570%))
  Logic Levels:           0  
  Clock Path Skew:        -7.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 5.068 - 8.000 ) 
    Source Clock Delay      (SCD):    4.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.643     2.643    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     3.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.883     4.212    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X19Y150        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y150        FDRE (Prop_fdre_C_Q)         0.456     4.668 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[1]/Q
                         net (fo=3, routed)           1.148     5.816    u_ila_0/inst/ila_core_inst/probe0[1]
    SLICE_X8Y132         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.500     5.068    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y132         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
                         clock pessimism              0.000     5.068    
                         clock uncertainty           -0.170     4.897    
    SLICE_X8Y132         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052     4.845    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                          4.845    
                         arrival time                          -5.816    
  -------------------------------------------------------------------
                         slack                                 -0.971    

Slack (VIOLATED) :        -0.933ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.456ns (28.511%)  route 1.143ns (71.489%))
  Logic Levels:           0  
  Clock Path Skew:        -7.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 5.072 - 8.000 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.643     2.643    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     3.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.876     4.205    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X9Y157         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y157         FDRE (Prop_fdre_C_Q)         0.456     4.661 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[7]/Q
                         net (fo=4, routed)           1.143     5.805    u_ila_0/inst/ila_core_inst/probe2[7]
    SLICE_X8Y137         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.504     5.072    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y137         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
                         clock pessimism              0.000     5.072    
                         clock uncertainty           -0.170     4.901    
    SLICE_X8Y137         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     4.871    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8
  -------------------------------------------------------------------
                         required time                          4.871    
                         arrival time                          -5.805    
  -------------------------------------------------------------------
                         slack                                 -0.933    

Slack (VIOLATED) :        -0.918ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.456ns (29.328%)  route 1.099ns (70.672%))
  Logic Levels:           0  
  Clock Path Skew:        -7.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 5.068 - 8.000 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.643     2.643    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     3.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.884     4.213    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X21Y150        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y150        FDRE (Prop_fdre_C_Q)         0.456     4.669 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[0]/Q
                         net (fo=3, routed)           1.099     5.768    u_ila_0/inst/ila_core_inst/probe0[0]
    SLICE_X8Y132         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.500     5.068    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y132         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism              0.000     5.068    
                         clock uncertainty           -0.170     4.897    
    SLICE_X8Y132         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     4.850    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                          4.850    
                         arrival time                          -5.768    
  -------------------------------------------------------------------
                         slack                                 -0.918    

Slack (VIOLATED) :        -0.910ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.456ns (28.898%)  route 1.122ns (71.102%))
  Logic Levels:           0  
  Clock Path Skew:        -7.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 5.068 - 8.000 ) 
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.643     2.643    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     3.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.882     4.211    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X13Y151        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y151        FDRE (Prop_fdre_C_Q)         0.456     4.667 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[2]/Q
                         net (fo=3, routed)           1.122     5.789    u_ila_0/inst/ila_core_inst/probe0[2]
    SLICE_X8Y132         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.500     5.068    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y132         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
                         clock pessimism              0.000     5.068    
                         clock uncertainty           -0.170     4.897    
    SLICE_X8Y132         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018     4.879    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                          4.879    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                 -0.910    

Slack (VIOLATED) :        -0.849ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.456ns (30.468%)  route 1.041ns (69.532%))
  Logic Levels:           0  
  Clock Path Skew:        -7.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 5.068 - 8.000 ) 
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.643     2.643    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     3.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.882     4.211    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X13Y150        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y150        FDRE (Prop_fdre_C_Q)         0.456     4.667 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[3]/Q
                         net (fo=3, routed)           1.041     5.708    u_ila_0/inst/ila_core_inst/probe0[3]
    SLICE_X8Y132         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.500     5.068    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y132         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
                         clock pessimism              0.000     5.068    
                         clock uncertainty           -0.170     4.897    
    SLICE_X8Y132         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039     4.858    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                          4.858    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                 -0.849    

Slack (VIOLATED) :        -0.831ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.518ns (34.984%)  route 0.963ns (65.016%))
  Logic Levels:           0  
  Clock Path Skew:        -7.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 5.072 - 8.000 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.643     2.643    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     3.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.876     4.205    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X8Y157         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y157         FDRE (Prop_fdre_C_Q)         0.518     4.723 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[2]/Q
                         net (fo=4, routed)           0.963     5.686    u_ila_0/inst/ila_core_inst/probe2[2]
    SLICE_X8Y137         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.504     5.072    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y137         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/CLK
                         clock pessimism              0.000     5.072    
                         clock uncertainty           -0.170     4.901    
    SLICE_X8Y137         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     4.854    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8
  -------------------------------------------------------------------
                         required time                          4.854    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                 -0.831    

Slack (VIOLATED) :        -0.818ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        1.564ns  (logic 0.518ns (33.128%)  route 1.046ns (66.872%))
  Logic Levels:           0  
  Clock Path Skew:        -7.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 5.068 - 8.000 ) 
    Source Clock Delay      (SCD):    4.133ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.643     2.643    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     3.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.804     4.133    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X6Y150         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y150         FDRE (Prop_fdre_C_Q)         0.518     4.651 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[0]/Q
                         net (fo=4, routed)           1.046     5.697    u_ila_0/inst/ila_core_inst/probe2[0]
    SLICE_X8Y132         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.500     5.068    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y132         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/CLK
                         clock pessimism              0.000     5.068    
                         clock uncertainty           -0.170     4.897    
    SLICE_X8Y132         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019     4.878    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8
  -------------------------------------------------------------------
                         required time                          4.878    
                         arrival time                          -5.697    
  -------------------------------------------------------------------
                         slack                                 -0.818    

Slack (VIOLATED) :        -0.788ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.456ns (31.841%)  route 0.976ns (68.159%))
  Logic Levels:           0  
  Clock Path Skew:        -7.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 5.072 - 8.000 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.643     2.643    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     3.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.876     4.205    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X9Y157         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y157         FDRE (Prop_fdre_C_Q)         0.456     4.661 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[3]/Q
                         net (fo=4, routed)           0.976     5.637    u_ila_0/inst/ila_core_inst/probe2[3]
    SLICE_X8Y137         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.504     5.072    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y137         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/CLK
                         clock pessimism              0.000     5.072    
                         clock uncertainty           -0.170     4.901    
    SLICE_X8Y137         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052     4.849    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                          4.849    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                 -0.788    

Slack (VIOLATED) :        -0.737ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.456ns (32.211%)  route 0.960ns (67.789%))
  Logic Levels:           0  
  Clock Path Skew:        -7.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 5.072 - 8.000 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.643     2.643    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     3.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.876     4.205    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X9Y157         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y157         FDRE (Prop_fdre_C_Q)         0.456     4.661 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[4]/Q
                         net (fo=4, routed)           0.960     5.621    u_ila_0/inst/ila_core_inst/probe2[4]
    SLICE_X8Y137         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.504     5.072    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y137         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
                         clock pessimism              0.000     5.072    
                         clock uncertainty           -0.170     4.901    
    SLICE_X8Y137         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018     4.883    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8
  -------------------------------------------------------------------
                         required time                          4.883    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                 -0.737    

Slack (VIOLATED) :        -0.730ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.456ns (28.895%)  route 1.122ns (71.105%))
  Logic Levels:           0  
  Clock Path Skew:        -7.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 5.068 - 8.000 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.643     2.643    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     3.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.879     4.208    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X11Y153        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_fdre_C_Q)         0.456     4.664 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[1]/Q
                         net (fo=4, routed)           1.122     5.786    u_ila_0/inst/ila_core_inst/probe2[1]
    SLICE_X8Y132         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.500     5.068    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y132         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/CLK
                         clock pessimism              0.000     5.068    
                         clock uncertainty           -0.170     4.897    
    SLICE_X8Y132         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159     5.056    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          5.056    
                         arrival time                          -5.786    
  -------------------------------------------------------------------
                         slack                                 -0.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.865ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.402%)  route 0.137ns (39.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.217     1.217    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     1.363 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.264     1.627    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X6Y150         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y150         FDRE (Prop_fdre_C_Q)         0.164     1.791 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[0]/Q
                         net (fo=4, routed)           0.137     1.928    u_ila_0/inst/ila_core_inst/probe2[0]
    SLICE_X7Y152         LUT3 (Prop_lut3_I1_O)        0.045     1.973 r  u_ila_0/inst/ila_core_inst/probeDelay1[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.973    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X7Y152         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.957    -1.153    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X7Y152         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    -1.153    
                         clock uncertainty            0.170    -0.983    
    SLICE_X7Y152         FDRE (Hold_fdre_C_D)         0.091    -0.892    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.892    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.888ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.459%)  route 0.156ns (45.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.217     1.217    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     1.363 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.288     1.651    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X9Y157         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y157         FDRE (Prop_fdre_C_Q)         0.141     1.792 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[3]/Q
                         net (fo=4, routed)           0.156     1.948    u_ila_0/inst/ila_core_inst/probe2[3]
    SLICE_X8Y158         LUT3 (Prop_lut3_I1_O)        0.045     1.993 r  u_ila_0/inst/ila_core_inst/probeDelay1[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.993    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[3]
    SLICE_X8Y158         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.925    -1.185    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X8Y158         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.000    -1.185    
                         clock uncertainty            0.170    -1.015    
    SLICE_X8Y158         FDRE (Hold_fdre_C_D)         0.120    -0.895    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.895    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  2.888    

Slack (MET) :             2.889ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.217     1.217    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     1.363 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.295     1.658    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X21Y150        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y150        FDRE (Prop_fdre_C_Q)         0.141     1.799 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[0]/Q
                         net (fo=3, routed)           0.123     1.922    u_ila_0/inst/ila_core_inst/probe0[0]
    SLICE_X20Y150        LUT3 (Prop_lut3_I1_O)        0.045     1.967 r  u_ila_0/inst/ila_core_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.967    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X20Y150        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.927    -1.183    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X20Y150        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    -1.183    
                         clock uncertainty            0.170    -1.013    
    SLICE_X20Y150        FDRE (Hold_fdre_C_D)         0.091    -0.922    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.922    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.922ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.711%)  route 0.160ns (46.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.217     1.217    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     1.363 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.288     1.651    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X9Y157         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y157         FDRE (Prop_fdre_C_Q)         0.141     1.792 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[7]/Q
                         net (fo=4, routed)           0.160     1.953    u_ila_0/inst/ila_core_inst/probe2[7]
    SLICE_X9Y158         LUT3 (Prop_lut3_I1_O)        0.045     1.998 r  u_ila_0/inst/ila_core_inst/probeDelay1[7]_i_1/O
                         net (fo=1, routed)           0.000     1.998    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[7]
    SLICE_X9Y158         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.925    -1.185    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X9Y158         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000    -1.185    
                         clock uncertainty            0.170    -1.015    
    SLICE_X9Y158         FDRE (Hold_fdre_C_D)         0.091    -0.924    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.924    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             2.926ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.980%)  route 0.171ns (45.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.217     1.217    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     1.363 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.288     1.651    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X8Y157         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y157         FDRE (Prop_fdre_C_Q)         0.164     1.815 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[2]/Q
                         net (fo=4, routed)           0.171     1.987    u_ila_0/inst/ila_core_inst/probe2[2]
    SLICE_X10Y158        LUT3 (Prop_lut3_I1_O)        0.045     2.032 r  u_ila_0/inst/ila_core_inst/probeDelay1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.032    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[2]
    SLICE_X10Y158        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.925    -1.185    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X10Y158        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.000    -1.185    
                         clock uncertainty            0.170    -1.015    
    SLICE_X10Y158        FDRE (Hold_fdre_C_D)         0.120    -0.895    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.895    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.954ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.925%)  route 0.194ns (51.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.217     1.217    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     1.363 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.288     1.651    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X9Y157         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y157         FDRE (Prop_fdre_C_Q)         0.141     1.792 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[4]/Q
                         net (fo=4, routed)           0.194     1.987    u_ila_0/inst/ila_core_inst/probe2[4]
    SLICE_X11Y159        LUT3 (Prop_lut3_I1_O)        0.045     2.032 r  u_ila_0/inst/ila_core_inst/probeDelay1[4]_i_1/O
                         net (fo=1, routed)           0.000     2.032    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[4]
    SLICE_X11Y159        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.925    -1.185    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X11Y159        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.000    -1.185    
                         clock uncertainty            0.170    -1.015    
    SLICE_X11Y159        FDRE (Hold_fdre_C_D)         0.092    -0.923    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.923    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             3.011ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.085%)  route 0.246ns (56.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.217     1.217    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     1.363 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.293     1.656    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X19Y150        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y150        FDRE (Prop_fdre_C_Q)         0.141     1.797 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[1]/Q
                         net (fo=3, routed)           0.246     2.043    u_ila_0/inst/ila_core_inst/probe0[1]
    SLICE_X25Y150        LUT3 (Prop_lut3_I1_O)        0.045     2.088 r  u_ila_0/inst/ila_core_inst/probeDelay1[1]_i_1/O
                         net (fo=1, routed)           0.000     2.088    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[1]
    SLICE_X25Y150        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.926    -1.184    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X25Y150        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.000    -1.184    
                         clock uncertainty            0.170    -1.014    
    SLICE_X25Y150        FDRE (Hold_fdre_C_D)         0.091    -0.923    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.923    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.014ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.570%)  route 0.251ns (57.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.217     1.217    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     1.363 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.293     1.656    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X13Y151        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y151        FDRE (Prop_fdre_C_Q)         0.141     1.797 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[2]/Q
                         net (fo=3, routed)           0.251     2.048    u_ila_0/inst/ila_core_inst/probe0[2]
    SLICE_X18Y150        LUT3 (Prop_lut3_I1_O)        0.045     2.093 r  u_ila_0/inst/ila_core_inst/probeDelay1[2]_i_1/O
                         net (fo=1, routed)           0.000     2.093    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[2]
    SLICE_X18Y150        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.927    -1.183    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X18Y150        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.000    -1.183    
                         clock uncertainty            0.170    -1.013    
    SLICE_X18Y150        FDRE (Hold_fdre_C_D)         0.092    -0.921    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.921    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  3.014    

Slack (MET) :             3.016ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_en_obuf_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.724%)  route 0.197ns (58.276%))
  Logic Levels:           0  
  Clock Path Skew:        -2.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.217     1.217    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     1.363 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.293     1.656    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X13Y150        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_en_obuf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y150        FDRE (Prop_fdre_C_Q)         0.141     1.797 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_en_obuf_reg/Q
                         net (fo=3, routed)           0.197     1.994    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe12[0]
    SLICE_X13Y147        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.841    -1.270    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X13Y147        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    -1.270    
                         clock uncertainty            0.170    -1.099    
    SLICE_X13Y147        FDRE (Hold_fdre_C_D)         0.078    -1.021    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          1.021    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  3.016    

Slack (MET) :             3.025ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtx_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.445%)  route 0.263ns (58.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.217     1.217    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     1.363 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.291     1.654    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X11Y151        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDRE (Prop_fdre_C_Q)         0.141     1.795 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[5]/Q
                         net (fo=4, routed)           0.263     2.058    u_ila_0/inst/ila_core_inst/probe2[5]
    SLICE_X13Y154        LUT3 (Prop_lut3_I1_O)        0.045     2.103 r  u_ila_0/inst/ila_core_inst/probeDelay1[5]_i_1/O
                         net (fo=1, routed)           0.000     2.103    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[5]
    SLICE_X13Y154        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.926    -1.184    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X13Y154        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.000    -1.184    
                         clock uncertainty            0.170    -1.014    
    SLICE_X13Y154        FDRE (Hold_fdre_C_D)         0.092    -0.922    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.922    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  3.025    





---------------------------------------------------------------------------------------------------
From Clock:  gtx_clk_clk_wiz_0
  To Clock:  refclk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mii_to_rmii/U0/rst_n_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (refclk_clk_wiz_0 rise@20.000ns - gtx_clk_clk_wiz_0 rise@16.000ns)
  Data Path Delay:        1.915ns  (logic 0.710ns (37.073%)  route 1.205ns (62.927%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.751ns = ( 17.249 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 13.791 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    E3                   IBUF                         0.000    16.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233    17.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    10.163 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    11.882    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    11.978 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.812    13.791    example_resets/glbl_reset_gen/clk
    SLICE_X22Y156        FDPE                                         r  example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y156        FDPE (Prop_fdpe_C_Q)         0.419    14.210 f  example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=28, routed)          0.580    14.790    example_resets/glbl_rst_int
    SLICE_X19Y155        LUT1 (Prop_lut1_I0_O)        0.291    15.081 r  example_resets/glbl_rst_intn_INST_0/O
                         net (fo=4, routed)           0.625    15.706    mii_to_rmii/U0/rst_n
    SLICE_X17Y157        FDRE                                         r  mii_to_rmii/U0/rst_n_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.681    17.249    mii_to_rmii/U0/ref_clk
    SLICE_X17Y157        FDRE                                         r  mii_to_rmii/U0/rst_n_d_reg[0]/C
                         clock pessimism              0.325    17.574    
                         clock uncertainty           -0.204    17.370    
    SLICE_X17Y157        FDRE (Setup_fdre_C_D)       -0.249    17.121    mii_to_rmii/U0/rst_n_d_reg[0]
  -------------------------------------------------------------------
                         required time                         17.121    
                         arrival time                         -15.706    
  -------------------------------------------------------------------
                         slack                                  1.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mii_to_rmii/U0/rst_n_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_clk_wiz_0 rise@0.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.229ns (34.326%)  route 0.438ns (65.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.650    -0.763    example_resets/glbl_reset_gen/clk
    SLICE_X22Y156        FDPE                                         r  example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y156        FDPE (Prop_fdpe_C_Q)         0.128    -0.635 f  example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=28, routed)          0.208    -0.427    example_resets/glbl_rst_int
    SLICE_X19Y155        LUT1 (Prop_lut1_I0_O)        0.101    -0.326 r  example_resets/glbl_rst_intn_INST_0/O
                         net (fo=4, routed)           0.230    -0.096    mii_to_rmii/U0/rst_n
    SLICE_X17Y157        FDRE                                         r  mii_to_rmii/U0/rst_n_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.925    -1.185    mii_to_rmii/U0/ref_clk
    SLICE_X17Y157        FDRE                                         r  mii_to_rmii/U0/rst_n_d_reg[0]/C
                         clock pessimism              0.745    -0.441    
                         clock uncertainty            0.204    -0.237    
    SLICE_X17Y157        FDRE (Hold_fdre_C_D)         0.013    -0.224    mii_to_rmii/U0/rst_n_d_reg[0]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
From Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  To Clock:  refclk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.184ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mii_to_rmii/U0/mac2Rmii_txd_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (refclk_clk_wiz_0 rise@20.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.456ns (28.326%)  route 1.154ns (71.674%))
  Logic Levels:           0  
  Clock Path Skew:        -6.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.752ns = ( 17.248 - 20.000 ) 
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.643     2.643    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     3.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.882     4.211    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X13Y151        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y151        FDRE (Prop_fdre_C_Q)         0.456     4.667 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[2]/Q
                         net (fo=3, routed)           1.154     5.821    mii_to_rmii/U0/mac2rmii_txd[2]
    SLICE_X24Y158        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.680    17.248    mii_to_rmii/U0/ref_clk
    SLICE_X24Y158        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[2]/C
                         clock pessimism              0.000    17.248    
                         clock uncertainty           -0.182    17.066    
    SLICE_X24Y158        FDRE (Setup_fdre_C_D)       -0.061    17.005    mii_to_rmii/U0/mac2Rmii_txd_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         17.005    
                         arrival time                          -5.821    
  -------------------------------------------------------------------
                         slack                                 11.184    

Slack (MET) :             11.193ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mii_to_rmii/U0/mac2Rmii_txd_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (refclk_clk_wiz_0 rise@20.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.456ns (29.086%)  route 1.112ns (70.914%))
  Logic Levels:           0  
  Clock Path Skew:        -6.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.752ns = ( 17.248 - 20.000 ) 
    Source Clock Delay      (SCD):    4.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.643     2.643    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     3.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.883     4.212    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X19Y150        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y150        FDRE (Prop_fdre_C_Q)         0.456     4.668 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[1]/Q
                         net (fo=3, routed)           1.112     5.780    mii_to_rmii/U0/mac2rmii_txd[1]
    SLICE_X24Y158        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.680    17.248    mii_to_rmii/U0/ref_clk
    SLICE_X24Y158        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[1]/C
                         clock pessimism              0.000    17.248    
                         clock uncertainty           -0.182    17.066    
    SLICE_X24Y158        FDRE (Setup_fdre_C_D)       -0.093    16.973    mii_to_rmii/U0/mac2Rmii_txd_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         16.973    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                 11.193    

Slack (MET) :             11.426ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_en_obuf_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mii_to_rmii/U0/mac2Rmii_tx_en_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (refclk_clk_wiz_0 rise@20.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.456ns (33.483%)  route 0.906ns (66.517%))
  Logic Levels:           0  
  Clock Path Skew:        -6.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.752ns = ( 17.248 - 20.000 ) 
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.643     2.643    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     3.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.882     4.211    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X13Y150        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_en_obuf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y150        FDRE (Prop_fdre_C_Q)         0.456     4.667 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_en_obuf_reg/Q
                         net (fo=3, routed)           0.906     5.573    mii_to_rmii/U0/mac2rmii_tx_en
    SLICE_X17Y159        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_tx_en_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.680    17.248    mii_to_rmii/U0/ref_clk
    SLICE_X17Y159        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_tx_en_d1_reg/C
                         clock pessimism              0.000    17.248    
                         clock uncertainty           -0.182    17.066    
    SLICE_X17Y159        FDRE (Setup_fdre_C_D)       -0.067    16.999    mii_to_rmii/U0/mac2Rmii_tx_en_d1_reg
  -------------------------------------------------------------------
                         required time                         16.999    
                         arrival time                          -5.573    
  -------------------------------------------------------------------
                         slack                                 11.426    

Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mii_to_rmii/U0/mac2Rmii_txd_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (refclk_clk_wiz_0 rise@20.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.456ns (35.143%)  route 0.842ns (64.857%))
  Logic Levels:           0  
  Clock Path Skew:        -6.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.752ns = ( 17.248 - 20.000 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.643     2.643    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     3.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.884     4.213    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X21Y150        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y150        FDRE (Prop_fdre_C_Q)         0.456     4.669 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[0]/Q
                         net (fo=3, routed)           0.842     5.511    mii_to_rmii/U0/mac2rmii_txd[0]
    SLICE_X24Y158        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.680    17.248    mii_to_rmii/U0/ref_clk
    SLICE_X24Y158        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[0]/C
                         clock pessimism              0.000    17.248    
                         clock uncertainty           -0.182    17.066    
    SLICE_X24Y158        FDRE (Setup_fdre_C_D)       -0.095    16.971    mii_to_rmii/U0/mac2Rmii_txd_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         16.971    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                 11.460    

Slack (MET) :             11.462ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_er_obuf_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mii_to_rmii/U0/mac2Rmii_tx_er_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (refclk_clk_wiz_0 rise@20.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.456ns (34.351%)  route 0.871ns (65.649%))
  Logic Levels:           0  
  Clock Path Skew:        -6.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.752ns = ( 17.248 - 20.000 ) 
    Source Clock Delay      (SCD):    4.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.643     2.643    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     3.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.880     4.209    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X31Y167        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_er_obuf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y167        FDRE (Prop_fdre_C_Q)         0.456     4.665 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_er_obuf_reg/Q
                         net (fo=1, routed)           0.871     5.537    mii_to_rmii/U0/mac2rmii_tx_er
    SLICE_X25Y158        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_tx_er_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.680    17.248    mii_to_rmii/U0/ref_clk
    SLICE_X25Y158        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_tx_er_d1_reg/C
                         clock pessimism              0.000    17.248    
                         clock uncertainty           -0.182    17.066    
    SLICE_X25Y158        FDRE (Setup_fdre_C_D)       -0.067    16.999    mii_to_rmii/U0/mac2Rmii_tx_er_d1_reg
  -------------------------------------------------------------------
                         required time                         16.999    
                         arrival time                          -5.537    
  -------------------------------------------------------------------
                         slack                                 11.462    

Slack (MET) :             11.471ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mii_to_rmii/U0/mac2Rmii_txd_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (refclk_clk_wiz_0 rise@20.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.456ns (34.073%)  route 0.882ns (65.927%))
  Logic Levels:           0  
  Clock Path Skew:        -6.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.751ns = ( 17.249 - 20.000 ) 
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           2.643     2.643    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     3.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.882     4.211    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X13Y150        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y150        FDRE (Prop_fdre_C_Q)         0.456     4.667 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[3]/Q
                         net (fo=3, routed)           0.882     5.549    mii_to_rmii/U0/mac2rmii_txd[3]
    SLICE_X23Y157        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.681    17.249    mii_to_rmii/U0/ref_clk
    SLICE_X23Y157        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[3]/C
                         clock pessimism              0.000    17.249    
                         clock uncertainty           -0.182    17.067    
    SLICE_X23Y157        FDRE (Setup_fdre_C_D)       -0.047    17.020    mii_to_rmii/U0/mac2Rmii_txd_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         17.020    
                         arrival time                          -5.549    
  -------------------------------------------------------------------
                         slack                                 11.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.061ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mii_to_rmii/U0/mac2Rmii_txd_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.603%)  route 0.335ns (70.397%))
  Logic Levels:           0  
  Clock Path Skew:        -2.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.217     1.217    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     1.363 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.293     1.656    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X13Y150        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y150        FDRE (Prop_fdre_C_Q)         0.141     1.797 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[3]/Q
                         net (fo=3, routed)           0.335     2.133    mii_to_rmii/U0/mac2rmii_txd[3]
    SLICE_X23Y157        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.925    -1.185    mii_to_rmii/U0/ref_clk
    SLICE_X23Y157        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[3]/C
                         clock pessimism              0.000    -1.185    
                         clock uncertainty            0.182    -1.003    
    SLICE_X23Y157        FDRE (Hold_fdre_C_D)         0.075    -0.928    mii_to_rmii/U0/mac2Rmii_txd_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.928    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.065ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_en_obuf_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mii_to_rmii/U0/mac2Rmii_tx_en_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.629%)  route 0.335ns (70.371%))
  Logic Levels:           0  
  Clock Path Skew:        -2.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.217     1.217    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     1.363 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.293     1.656    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X13Y150        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_en_obuf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y150        FDRE (Prop_fdre_C_Q)         0.141     1.797 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_en_obuf_reg/Q
                         net (fo=3, routed)           0.335     2.132    mii_to_rmii/U0/mac2rmii_tx_en
    SLICE_X17Y159        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_tx_en_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.925    -1.185    mii_to_rmii/U0/ref_clk
    SLICE_X17Y159        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_tx_en_d1_reg/C
                         clock pessimism              0.000    -1.185    
                         clock uncertainty            0.182    -1.003    
    SLICE_X17Y159        FDRE (Hold_fdre_C_D)         0.070    -0.933    mii_to_rmii/U0/mac2Rmii_tx_en_d1_reg
  -------------------------------------------------------------------
                         required time                          0.933    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.070ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_er_obuf_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mii_to_rmii/U0/mac2Rmii_tx_er_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.224%)  route 0.341ns (70.776%))
  Logic Levels:           0  
  Clock Path Skew:        -2.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.186ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.217     1.217    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     1.363 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.290     1.653    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X31Y167        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_er_obuf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y167        FDRE (Prop_fdre_C_Q)         0.141     1.794 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_er_obuf_reg/Q
                         net (fo=1, routed)           0.341     2.136    mii_to_rmii/U0/mac2rmii_tx_er
    SLICE_X25Y158        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_tx_er_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.924    -1.186    mii_to_rmii/U0/ref_clk
    SLICE_X25Y158        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_tx_er_d1_reg/C
                         clock pessimism              0.000    -1.186    
                         clock uncertainty            0.182    -1.004    
    SLICE_X25Y158        FDRE (Hold_fdre_C_D)         0.070    -0.934    mii_to_rmii/U0/mac2Rmii_tx_er_d1_reg
  -------------------------------------------------------------------
                         required time                          0.934    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.084ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mii_to_rmii/U0/mac2Rmii_txd_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.156%)  route 0.327ns (69.844%))
  Logic Levels:           0  
  Clock Path Skew:        -2.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.186ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.217     1.217    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     1.363 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.295     1.658    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X21Y150        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y150        FDRE (Prop_fdre_C_Q)         0.141     1.799 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[0]/Q
                         net (fo=3, routed)           0.327     2.126    mii_to_rmii/U0/mac2rmii_txd[0]
    SLICE_X24Y158        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.924    -1.186    mii_to_rmii/U0/ref_clk
    SLICE_X24Y158        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[0]/C
                         clock pessimism              0.000    -1.186    
                         clock uncertainty            0.182    -1.004    
    SLICE_X24Y158        FDRE (Hold_fdre_C_D)         0.046    -0.958    mii_to_rmii/U0/mac2Rmii_txd_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.958    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  3.084    

Slack (MET) :             3.179ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mii_to_rmii/U0/mac2Rmii_txd_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.922%)  route 0.425ns (75.078%))
  Logic Levels:           0  
  Clock Path Skew:        -2.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.186ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.217     1.217    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     1.363 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.293     1.656    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X19Y150        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y150        FDRE (Prop_fdre_C_Q)         0.141     1.797 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[1]/Q
                         net (fo=3, routed)           0.425     2.222    mii_to_rmii/U0/mac2rmii_txd[1]
    SLICE_X24Y158        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.924    -1.186    mii_to_rmii/U0/ref_clk
    SLICE_X24Y158        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[1]/C
                         clock pessimism              0.000    -1.186    
                         clock uncertainty            0.182    -1.004    
    SLICE_X24Y158        FDRE (Hold_fdre_C_D)         0.047    -0.957    mii_to_rmii/U0/mac2Rmii_txd_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.957    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  3.179    

Slack (MET) :             3.180ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mii_to_rmii/U0/mac2Rmii_txd_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             refclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.905%)  route 0.449ns (76.095%))
  Logic Levels:           0  
  Clock Path Skew:        -2.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.186ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X22Y157        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=3, routed)           1.217     1.217    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     1.363 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=750, routed)         0.293     1.656    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X13Y151        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y151        FDRE (Prop_fdre_C_Q)         0.141     1.797 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[2]/Q
                         net (fo=3, routed)           0.449     2.246    mii_to_rmii/U0/mac2rmii_txd[2]
    SLICE_X24Y158        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.924    -1.186    mii_to_rmii/U0/ref_clk
    SLICE_X24Y158        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[2]/C
                         clock pessimism              0.000    -1.186    
                         clock uncertainty            0.182    -1.004    
    SLICE_X24Y158        FDRE (Hold_fdre_C_D)         0.070    -0.934    mii_to_rmii/U0/mac2Rmii_txd_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.934    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  3.180    





---------------------------------------------------------------------------------------------------
From Clock:  gtx_clk_clk_wiz_0
  To Clock:  saxi_aclk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.401ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             saxi_aclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.630ns  (logic 0.642ns (24.407%)  route 1.988ns (75.593%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y165                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X42Y165        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=17, routed)          1.988     2.506    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X35Y167        LUT6 (Prop_lut6_I4_O)        0.124     2.630 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__1/O
                         net (fo=1, routed)           0.000     2.630    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__1_n_0
    SLICE_X35Y167        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X35Y167        FDRE (Setup_fdre_C_D)        0.031     6.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data_reg[9]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -2.630    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             3.589ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             saxi_aclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.440ns  (logic 0.642ns (26.313%)  route 1.798ns (73.687%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y165                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X42Y165        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=17, routed)          1.798     2.316    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X35Y167        LUT6 (Prop_lut6_I4_O)        0.124     2.440 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data[12]_i_1__0/O
                         net (fo=1, routed)           0.000     2.440    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data[12]_i_1__0_n_0
    SLICE_X35Y167        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X35Y167        FDRE (Setup_fdre_C_D)        0.029     6.029    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data_reg[12]
  -------------------------------------------------------------------
                         required time                          6.029    
                         arrival time                          -2.440    
  -------------------------------------------------------------------
                         slack                                  3.589    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             saxi_aclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.124ns  (logic 0.642ns (30.227%)  route 1.482ns (69.773%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y165                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X42Y165        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=17, routed)          1.482     2.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X35Y167        LUT6 (Prop_lut6_I4_O)        0.124     2.124 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data[16]_i_1__1/O
                         net (fo=1, routed)           0.000     2.124    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data[16]_i_1__1_n_0
    SLICE_X35Y167        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X35Y167        FDRE (Setup_fdre_C_D)        0.031     6.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data_reg[16]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             saxi_aclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.045ns  (logic 0.642ns (31.394%)  route 1.403ns (68.606%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y165                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X42Y165        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=17, routed)          1.403     1.921    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X36Y165        LUT6 (Prop_lut6_I4_O)        0.124     2.045 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data[15]_i_1__1/O
                         net (fo=1, routed)           0.000     2.045    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data[15]_i_1__1_n_0
    SLICE_X36Y165        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X36Y165        FDRE (Setup_fdre_C_D)        0.031     6.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data_reg[15]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -2.045    
  -------------------------------------------------------------------
                         slack                                  3.986    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             saxi_aclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.903ns  (logic 0.716ns (37.628%)  route 1.187ns (62.372%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y164                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[45]/C
    SLICE_X37Y164        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[45]/Q
                         net (fo=2, routed)           1.187     1.606    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref[45]
    SLICE_X36Y165        LUT6 (Prop_lut6_I1_O)        0.297     1.903 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.903    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data[6]_i_1__1_n_0
    SLICE_X36Y165        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X36Y165        FDRE (Setup_fdre_C_D)        0.032     6.032    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.032    
                         arrival time                          -1.903    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.192ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             saxi_aclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.837ns  (logic 0.642ns (34.949%)  route 1.195ns (65.051%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y165                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X42Y165        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=17, routed)          1.195     1.713    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X37Y167        LUT6 (Prop_lut6_I4_O)        0.124     1.837 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.837    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data[1]_i_1__1_n_0
    SLICE_X37Y167        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X37Y167        FDRE (Setup_fdre_C_D)        0.029     6.029    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data_reg[1]
  -------------------------------------------------------------------
                         required time                          6.029    
                         arrival time                          -1.837    
  -------------------------------------------------------------------
                         slack                                  4.192    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             saxi_aclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.830ns  (logic 0.642ns (35.075%)  route 1.188ns (64.925%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y168                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[0]/C
    SLICE_X42Y168        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[0]/Q
                         net (fo=1, routed)           1.188     1.706    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref[0]
    SLICE_X36Y164        LUT6 (Prop_lut6_I3_O)        0.124     1.830 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.830    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data[0]_i_1__1_n_0
    SLICE_X36Y164        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X36Y164        FDRE (Setup_fdre_C_D)        0.029     6.029    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.029    
                         arrival time                          -1.830    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             saxi_aclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.823ns  (logic 0.642ns (35.223%)  route 1.181ns (64.777%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y165                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X42Y165        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=17, routed)          1.181     1.699    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X32Y165        LUT6 (Prop_lut6_I4_O)        0.124     1.823 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data[11]_i_1__1/O
                         net (fo=1, routed)           0.000     1.823    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data[11]_i_1__1_n_0
    SLICE_X32Y165        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X32Y165        FDRE (Setup_fdre_C_D)        0.029     6.029    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data_reg[11]
  -------------------------------------------------------------------
                         required time                          6.029    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.240ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             saxi_aclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.791ns  (logic 0.642ns (35.851%)  route 1.149ns (64.149%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y169                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[3]/C
    SLICE_X42Y169        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[3]/Q
                         net (fo=1, routed)           1.149     1.667    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref[3]
    SLICE_X36Y165        LUT6 (Prop_lut6_I3_O)        0.124     1.791 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.791    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data[3]_i_1__1_n_0
    SLICE_X36Y165        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X36Y165        FDRE (Setup_fdre_C_D)        0.031     6.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -1.791    
  -------------------------------------------------------------------
                         slack                                  4.240    

Slack (MET) :             4.246ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             saxi_aclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.786ns  (logic 0.580ns (32.480%)  route 1.206ns (67.520%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y163                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[8]/C
    SLICE_X40Y163        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref_reg[8]/Q
                         net (fo=2, routed)           1.206     1.662    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rd_data_ref[8]
    SLICE_X37Y167        LUT6 (Prop_lut6_I3_O)        0.124     1.786 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data[8]_i_1__1/O
                         net (fo=1, routed)           0.000     1.786    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data[8]_i_1__1_n_0
    SLICE_X37Y167        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X37Y167        FDRE (Setup_fdre_C_D)        0.032     6.032    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_data_reg[8]
  -------------------------------------------------------------------
                         required time                          6.032    
                         arrival time                          -1.786    
  -------------------------------------------------------------------
                         slack                                  4.246    





---------------------------------------------------------------------------------------------------
From Clock:  gtx_clk_clk_wiz_0
  To Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.756ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.386ns  (logic 0.456ns (32.894%)  route 0.930ns (67.106%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y156                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/C
    SLICE_X16Y156        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/Q
                         net (fo=3, routed)           0.930     1.386    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[10]
    SLICE_X10Y155        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X10Y155        FDRE (Setup_fdre_C_D)       -0.058     3.142    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          3.142    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.245ns  (logic 0.456ns (36.630%)  route 0.789ns (63.370%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y156                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/C
    SLICE_X16Y156        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/Q
                         net (fo=3, routed)           0.789     1.245    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[9]
    SLICE_X10Y155        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X10Y155        FDRE (Setup_fdre_C_D)       -0.030     3.170    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          3.170    
                         arrival time                          -1.245    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.180ns  (logic 0.456ns (38.645%)  route 0.724ns (61.355%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y156                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/C
    SLICE_X16Y156        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/Q
                         net (fo=3, routed)           0.724     1.180    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[11]
    SLICE_X10Y155        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X10Y155        FDRE (Setup_fdre_C_D)       -0.043     3.157    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          3.157    
                         arrival time                          -1.180    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             2.055ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.117ns  (logic 0.456ns (40.827%)  route 0.661ns (59.173%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y155                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/C
    SLICE_X16Y155        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/Q
                         net (fo=3, routed)           0.661     1.117    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[7]
    SLICE_X10Y155        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X10Y155        FDRE (Setup_fdre_C_D)       -0.028     3.172    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          3.172    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                  2.055    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.105ns  (logic 0.456ns (41.273%)  route 0.649ns (58.727%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y155                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/C
    SLICE_X11Y155        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/Q
                         net (fo=2, routed)           0.649     1.105    trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_in
    SLICE_X12Y156        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X12Y156        FDRE (Setup_fdre_C_D)       -0.028     3.172    trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.172    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.012ns  (logic 0.456ns (45.048%)  route 0.556ns (54.952%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y156                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/C
    SLICE_X16Y156        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/Q
                         net (fo=3, routed)           0.556     1.012    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[8]
    SLICE_X10Y155        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X10Y155        FDRE (Setup_fdre_C_D)       -0.016     3.184    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          3.184    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.993ns  (logic 0.456ns (45.943%)  route 0.537ns (54.057%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y155                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/C
    SLICE_X16Y155        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/Q
                         net (fo=3, routed)           0.537     0.993    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[6]
    SLICE_X10Y155        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X10Y155        FDRE (Setup_fdre_C_D)       -0.028     3.172    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          3.172    
                         arrival time                          -0.993    
  -------------------------------------------------------------------
                         slack                                  2.179    





---------------------------------------------------------------------------------------------------
From Clock:  refclk_clk_wiz_0
  To Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       12.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.491ns  (required time - arrival time)
  Source:                 mii_to_rmii/U0/rmii2mac_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - refclk_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        12.707ns  (logic 0.419ns (3.297%)  route 12.288ns (96.703%))
  Logic Levels:           0  
  Clock Path Skew:        5.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.425ns = ( 43.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.208ns = ( 17.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233    21.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.978 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.813    17.792    mii_to_rmii/U0/ref_clk
    SLICE_X15Y158        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y158        FDRE (Prop_fdre_C_Q)         0.419    18.211 r  mii_to_rmii/U0/rmii2mac_rxd_reg[0]/Q
                         net (fo=3, routed)          12.288    30.498    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd[0]
    SLICE_X15Y164        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X15Y158        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.105    42.105    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    42.591 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.834    43.425    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    SLICE_X15Y164        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]/C
                         clock pessimism              0.000    43.425    
                         clock uncertainty           -0.182    43.243    
    SLICE_X15Y164        FDRE (Setup_fdre_C_D)       -0.253    42.990    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]
  -------------------------------------------------------------------
                         required time                         42.990    
                         arrival time                         -30.498    
  -------------------------------------------------------------------
                         slack                                 12.491    

Slack (MET) :             12.882ns  (required time - arrival time)
  Source:                 mii_to_rmii/U0/rmii2mac_rxd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - refclk_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        12.301ns  (logic 0.419ns (3.406%)  route 11.882ns (96.594%))
  Logic Levels:           0  
  Clock Path Skew:        5.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.426ns = ( 43.426 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 17.791 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233    21.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.978 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.812    17.791    mii_to_rmii/U0/ref_clk
    SLICE_X16Y157        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rxd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDRE (Prop_fdre_C_Q)         0.419    18.210 r  mii_to_rmii/U0/rmii2mac_rxd_reg[2]/Q
                         net (fo=3, routed)          11.882    30.091    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd[2]
    SLICE_X16Y164        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X15Y158        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.105    42.105    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    42.591 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.835    43.426    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    SLICE_X16Y164        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]/C
                         clock pessimism              0.000    43.426    
                         clock uncertainty           -0.182    43.244    
    SLICE_X16Y164        FDRE (Setup_fdre_C_D)       -0.270    42.974    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]
  -------------------------------------------------------------------
                         required time                         42.974    
                         arrival time                         -30.091    
  -------------------------------------------------------------------
                         slack                                 12.882    

Slack (MET) :             13.888ns  (required time - arrival time)
  Source:                 mii_to_rmii/U0/rmii2mac_rxd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - refclk_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        11.327ns  (logic 0.478ns (4.220%)  route 10.849ns (95.780%))
  Logic Levels:           0  
  Clock Path Skew:        5.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 43.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.208ns = ( 17.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233    21.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.978 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.813    17.792    mii_to_rmii/U0/ref_clk
    SLICE_X12Y157        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rxd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y157        FDRE (Prop_fdre_C_Q)         0.478    18.270 r  mii_to_rmii/U0/rmii2mac_rxd_reg[1]/Q
                         net (fo=3, routed)          10.849    29.119    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd[1]
    SLICE_X13Y159        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X15Y158        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.105    42.105    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    42.591 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.837    43.428    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    SLICE_X13Y159        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]/C
                         clock pessimism              0.000    43.428    
                         clock uncertainty           -0.182    43.246    
    SLICE_X13Y159        FDRE (Setup_fdre_C_D)       -0.239    43.007    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]
  -------------------------------------------------------------------
                         required time                         43.007    
                         arrival time                         -29.119    
  -------------------------------------------------------------------
                         slack                                 13.888    

Slack (MET) :             13.977ns  (required time - arrival time)
  Source:                 mii_to_rmii/U0/rmii2mac_rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - refclk_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        11.407ns  (logic 0.456ns (3.998%)  route 10.951ns (96.002%))
  Logic Levels:           0  
  Clock Path Skew:        5.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.425ns = ( 43.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.208ns = ( 17.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233    21.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.978 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.813    17.792    mii_to_rmii/U0/ref_clk
    SLICE_X15Y158        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y158        FDRE (Prop_fdre_C_Q)         0.456    18.247 r  mii_to_rmii/U0/rmii2mac_rx_dv_reg/Q
                         net (fo=3, routed)          10.951    29.198    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_dv
    SLICE_X15Y164        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X15Y158        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.105    42.105    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    42.591 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.834    43.425    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    SLICE_X15Y164        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg/C
                         clock pessimism              0.000    43.425    
                         clock uncertainty           -0.182    43.243    
    SLICE_X15Y164        FDRE (Setup_fdre_C_D)       -0.067    43.176    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg
  -------------------------------------------------------------------
                         required time                         43.176    
                         arrival time                         -29.198    
  -------------------------------------------------------------------
                         slack                                 13.977    

Slack (MET) :             14.037ns  (required time - arrival time)
  Source:                 mii_to_rmii/U0/rmii2mac_rx_er_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - refclk_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        11.350ns  (logic 0.456ns (4.018%)  route 10.894ns (95.982%))
  Logic Levels:           0  
  Clock Path Skew:        5.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.426ns = ( 43.426 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns = ( 17.790 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233    21.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.978 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.811    17.790    mii_to_rmii/U0/ref_clk
    SLICE_X17Y159        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rx_er_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y159        FDRE (Prop_fdre_C_Q)         0.456    18.246 r  mii_to_rmii/U0/rmii2mac_rx_er_reg/Q
                         net (fo=1, routed)          10.894    29.139    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_er
    SLICE_X17Y164        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X15Y158        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.105    42.105    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    42.591 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.835    43.426    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    SLICE_X17Y164        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg/C
                         clock pessimism              0.000    43.426    
                         clock uncertainty           -0.182    43.244    
    SLICE_X17Y164        FDRE (Setup_fdre_C_D)       -0.067    43.177    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg
  -------------------------------------------------------------------
                         required time                         43.177    
                         arrival time                         -29.139    
  -------------------------------------------------------------------
                         slack                                 14.037    

Slack (MET) :             14.958ns  (required time - arrival time)
  Source:                 mii_to_rmii/U0/rmii2mac_rxd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - refclk_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        10.240ns  (logic 0.419ns (4.092%)  route 9.821ns (95.908%))
  Logic Levels:           0  
  Clock Path Skew:        5.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 43.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.208ns = ( 17.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233    21.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.978 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          1.813    17.792    mii_to_rmii/U0/ref_clk
    SLICE_X13Y157        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rxd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y157        FDRE (Prop_fdre_C_Q)         0.419    18.211 r  mii_to_rmii/U0/rmii2mac_rxd_reg[3]/Q
                         net (fo=3, routed)           9.821    28.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd[3]
    SLICE_X13Y159        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X15Y158        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.105    42.105    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    42.591 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.837    43.428    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    SLICE_X13Y159        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]/C
                         clock pessimism              0.000    43.428    
                         clock uncertainty           -0.182    43.246    
    SLICE_X13Y159        FDRE (Setup_fdre_C_D)       -0.256    42.990    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]
  -------------------------------------------------------------------
                         required time                         42.990    
                         arrival time                         -28.031    
  -------------------------------------------------------------------
                         slack                                 14.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.429ns  (arrival time - required time)
  Source:                 mii_to_rmii/U0/rmii2mac_rx_er_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 0.141ns (3.265%)  route 4.178ns (96.735%))
  Logic Levels:           0  
  Clock Path Skew:        2.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.649    -0.764    mii_to_rmii/U0/ref_clk
    SLICE_X17Y159        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rx_er_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y159        FDRE (Prop_fdre_C_Q)         0.141    -0.623 r  mii_to_rmii/U0/rmii2mac_rx_er_reg/Q
                         net (fo=1, routed)           4.178     3.554    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_er
    SLICE_X17Y164        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.292     1.292    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.547 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.326     1.873    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    SLICE_X17Y164        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg/C
                         clock pessimism              0.000     1.873    
                         clock uncertainty            0.182     2.055    
    SLICE_X17Y164        FDRE (Hold_fdre_C_D)         0.070     2.125    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           3.554    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.602ns  (arrival time - required time)
  Source:                 mii_to_rmii/U0/rmii2mac_rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 0.141ns (3.142%)  route 4.347ns (96.858%))
  Logic Levels:           0  
  Clock Path Skew:        2.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.650    -0.763    mii_to_rmii/U0/ref_clk
    SLICE_X15Y158        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y158        FDRE (Prop_fdre_C_Q)         0.141    -0.622 r  mii_to_rmii/U0/rmii2mac_rx_dv_reg/Q
                         net (fo=3, routed)           4.347     3.724    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_dv
    SLICE_X15Y164        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.292     1.292    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.547 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.324     1.871    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    SLICE_X15Y164        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg/C
                         clock pessimism              0.000     1.871    
                         clock uncertainty            0.182     2.053    
    SLICE_X15Y164        FDRE (Hold_fdre_C_D)         0.070     2.123    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           3.724    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.746ns  (arrival time - required time)
  Source:                 mii_to_rmii/U0/rmii2mac_rxd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 0.128ns (2.796%)  route 4.451ns (97.204%))
  Logic Levels:           0  
  Clock Path Skew:        2.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.650    -0.763    mii_to_rmii/U0/ref_clk
    SLICE_X13Y157        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rxd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y157        FDRE (Prop_fdre_C_Q)         0.128    -0.635 r  mii_to_rmii/U0/rmii2mac_rxd_reg[3]/Q
                         net (fo=3, routed)           4.451     3.815    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd[3]
    SLICE_X13Y159        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.292     1.292    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.547 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.328     1.875    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    SLICE_X13Y159        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]/C
                         clock pessimism              0.000     1.875    
                         clock uncertainty            0.182     2.057    
    SLICE_X13Y159        FDRE (Hold_fdre_C_D)         0.013     2.070    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           3.815    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.771ns  (arrival time - required time)
  Source:                 mii_to_rmii/U0/rmii2mac_rxd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 0.148ns (3.212%)  route 4.460ns (96.788%))
  Logic Levels:           0  
  Clock Path Skew:        2.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.650    -0.763    mii_to_rmii/U0/ref_clk
    SLICE_X12Y157        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rxd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y157        FDRE (Prop_fdre_C_Q)         0.148    -0.615 r  mii_to_rmii/U0/rmii2mac_rxd_reg[1]/Q
                         net (fo=3, routed)           4.460     3.845    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd[1]
    SLICE_X13Y159        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.292     1.292    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.547 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.328     1.875    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    SLICE_X13Y159        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]/C
                         clock pessimism              0.000     1.875    
                         clock uncertainty            0.182     2.057    
    SLICE_X13Y159        FDRE (Hold_fdre_C_D)         0.017     2.074    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           3.845    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             2.496ns  (arrival time - required time)
  Source:                 mii_to_rmii/U0/rmii2mac_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 0.128ns (2.404%)  route 5.197ns (97.596%))
  Logic Levels:           0  
  Clock Path Skew:        2.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.650    -0.763    mii_to_rmii/U0/ref_clk
    SLICE_X15Y158        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y158        FDRE (Prop_fdre_C_Q)         0.128    -0.635 r  mii_to_rmii/U0/rmii2mac_rxd_reg[0]/Q
                         net (fo=3, routed)           5.197     4.561    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd[0]
    SLICE_X15Y164        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.292     1.292    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.547 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.324     1.871    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    SLICE_X15Y164        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]/C
                         clock pessimism              0.000     1.871    
                         clock uncertainty            0.182     2.053    
    SLICE_X15Y164        FDRE (Hold_fdre_C_D)         0.013     2.066    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           4.561    
  -------------------------------------------------------------------
                         slack                                  2.496    

Slack (MET) :             2.628ns  (arrival time - required time)
  Source:                 mii_to_rmii/U0/rmii2mac_rxd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by refclk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - refclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 0.128ns (2.353%)  route 5.313ns (97.647%))
  Logic Levels:           0  
  Clock Path Skew:        2.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/refclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout3_buf/O
                         net (fo=86, routed)          0.649    -0.764    mii_to_rmii/U0/ref_clk
    SLICE_X16Y157        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rxd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDRE (Prop_fdre_C_Q)         0.128    -0.636 r  mii_to_rmii/U0/rmii2mac_rxd_reg[2]/Q
                         net (fo=3, routed)           5.313     4.676    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd[2]
    SLICE_X16Y164        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.292     1.292    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.547 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.326     1.873    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    SLICE_X16Y164        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]/C
                         clock pessimism              0.000     1.873    
                         clock uncertainty            0.182     2.055    
    SLICE_X16Y164        FDRE (Hold_fdre_C_D)        -0.007     2.048    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           4.676    
  -------------------------------------------------------------------
                         slack                                  2.628    





---------------------------------------------------------------------------------------------------
From Clock:  saxi_aclk_clk_wiz_0
  To Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.818ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/update_pause_ad_int_reg/C
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.087ns  (logic 0.456ns (41.965%)  route 0.631ns (58.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y168                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/update_pause_ad_int_reg/C
    SLICE_X18Y168        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/update_pause_ad_int_reg/Q
                         net (fo=2, routed)           0.631     1.087    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0_0
    SLICE_X17Y170        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X17Y170        FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.086ns  (logic 0.456ns (42.006%)  route 0.630ns (57.994%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
    SLICE_X16Y178        FDSE (Prop_fdse_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/Q
                         net (fo=3, routed)           0.630     1.086    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/filter_enable_reg[0]
    SLICE_X11Y179        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X11Y179        FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.890ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.063ns  (logic 0.456ns (42.878%)  route 0.607ns (57.122%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y168                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
    SLICE_X18Y168        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/Q
                         net (fo=2, routed)           0.607     1.063    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_in
    SLICE_X14Y170        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X14Y170        FDRE (Setup_fdre_C_D)       -0.047     5.953    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                  4.890    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.979ns  (logic 0.456ns (46.574%)  route 0.523ns (53.426%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
    SLICE_X16Y178        FDSE (Prop_fdse_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/Q
                         net (fo=3, routed)           0.523     0.979    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/filter_enable_reg[0]
    SLICE_X16Y183        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X16Y183        FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -0.979    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             4.989ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.916ns  (logic 0.456ns (49.808%)  route 0.460ns (50.192%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y178                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
    SLICE_X17Y178        FDSE (Prop_fdse_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/Q
                         net (fo=3, routed)           0.460     0.916    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/filter_enable_reg[0]
    SLICE_X17Y180        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X17Y180        FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                  4.989    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by saxi_aclk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.784ns  (logic 0.456ns (58.192%)  route 0.328ns (41.808%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
    SLICE_X16Y178        FDSE (Prop_fdse_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/Q
                         net (fo=3, routed)           0.328     0.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/filter_enable_reg[0]
    SLICE_X16Y179        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X16Y179        FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -0.784    
  -------------------------------------------------------------------
                         slack                                  5.121    





---------------------------------------------------------------------------------------------------
From Clock:  gtx_clk_clk_wiz_0
  To Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.029ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.029ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.076ns  (logic 0.456ns (42.381%)  route 0.620ns (57.619%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/C
    SLICE_X22Y160        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/Q
                         net (fo=4, routed)           0.620     1.076    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_in
    SLICE_X25Y162        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X25Y162        FDRE (Setup_fdre_C_D)       -0.095     3.105    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                  2.029    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.907ns  (logic 0.456ns (50.278%)  route 0.451ns (49.722%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/C
    SLICE_X22Y160        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/Q
                         net (fo=1, routed)           0.451     0.907    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_in
    SLICE_X24Y161        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X24Y161        FDRE (Setup_fdre_C_D)       -0.095     3.105    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.287ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.818ns  (logic 0.456ns (55.755%)  route 0.362ns (44.245%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y163                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/C
    SLICE_X21Y163        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/Q
                         net (fo=2, routed)           0.362     0.818    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_in
    SLICE_X20Y163        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X20Y163        FDRE (Setup_fdre_C_D)       -0.095     3.105    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -0.818    
  -------------------------------------------------------------------
                         slack                                  2.287    





---------------------------------------------------------------------------------------------------
From Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  To Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/pause_req_to_tx_int_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.905ns  (logic 0.456ns (50.388%)  route 0.449ns (49.612%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y173                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/pause_req_to_tx_int_reg/C
    SLICE_X29Y173        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/pause_req_to_tx_int_reg/Q
                         net (fo=2, routed)           0.449     0.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/data_in
    SLICE_X31Y173        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X31Y173        FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             27.899ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        4.132ns  (logic 1.090ns (26.380%)  route 3.042ns (73.620%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y171                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
    SLICE_X29Y171        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/pause_value_to_tx_reg[3]/Q
                         net (fo=2, routed)           0.957     1.376    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/Q[3]
    SLICE_X32Y172        LUT4 (Prop_lut4_I0_O)        0.299     1.675 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/count_set_i_7/O
                         net (fo=1, routed)           0.488     2.163    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/count_set_i_7_n_0
    SLICE_X31Y171        LUT5 (Prop_lut5_I4_O)        0.124     2.287 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/count_set_i_6/O
                         net (fo=1, routed)           0.433     2.720    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/count_set_i_6_n_0
    SLICE_X31Y171        LUT6 (Prop_lut6_I5_O)        0.124     2.844 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           1.164     4.008    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/count_set_reg_0
    SLICE_X33Y177        LUT6 (Prop_lut6_I3_O)        0.124     4.132 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     4.132    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx_n_0
    SLICE_X33Y177        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X33Y177        FDRE (Setup_fdre_C_D)        0.031    32.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                 27.899    

Slack (MET) :             30.446ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/pause_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.585ns  (logic 0.716ns (45.183%)  route 0.869ns (54.817%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y171                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
    SLICE_X29Y171        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/pause_value_to_tx_reg[6]/Q
                         net (fo=2, routed)           0.869     1.288    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/Q[6]
    SLICE_X32Y171        LUT4 (Prop_lut4_I0_O)        0.297     1.585 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/pause_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.585    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx_n_14
    SLICE_X32Y171        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/pause_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X32Y171        FDRE (Setup_fdre_C_D)        0.031    32.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/pause_count_reg[6]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.585    
  -------------------------------------------------------------------
                         slack                                 30.446    

Slack (MET) :             30.503ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/pause_value_to_tx_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/pause_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.528ns  (logic 0.580ns (37.956%)  route 0.948ns (62.044%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y173                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/pause_value_to_tx_reg[8]/C
    SLICE_X33Y173        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/pause_value_to_tx_reg[8]/Q
                         net (fo=2, routed)           0.948     1.404    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/Q[8]
    SLICE_X31Y172        LUT4 (Prop_lut4_I0_O)        0.124     1.528 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/pause_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.528    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx_n_12
    SLICE_X31Y172        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/pause_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X31Y172        FDRE (Setup_fdre_C_D)        0.031    32.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/pause_count_reg[8]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.528    
  -------------------------------------------------------------------
                         slack                                 30.503    

Slack (MET) :             30.552ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/pause_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.480ns  (logic 0.580ns (39.181%)  route 0.900ns (60.819%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y172                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
    SLICE_X32Y172        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/pause_value_to_tx_reg[9]/Q
                         net (fo=2, routed)           0.900     1.356    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/Q[9]
    SLICE_X31Y172        LUT4 (Prop_lut4_I0_O)        0.124     1.480 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/pause_count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.480    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx_n_11
    SLICE_X31Y172        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/pause_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X31Y172        FDRE (Setup_fdre_C_D)        0.032    32.032    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/pause_count_reg[9]
  -------------------------------------------------------------------
                         required time                         32.032    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                 30.552    

Slack (MET) :             30.577ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/pause_value_to_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/pause_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.455ns  (logic 0.715ns (49.157%)  route 0.740ns (50.843%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y171                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/pause_value_to_tx_reg[4]/C
    SLICE_X29Y171        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/pause_value_to_tx_reg[4]/Q
                         net (fo=2, routed)           0.740     1.159    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/Q[4]
    SLICE_X32Y170        LUT4 (Prop_lut4_I0_O)        0.296     1.455 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/pause_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.455    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx_n_16
    SLICE_X32Y170        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/pause_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X32Y170        FDRE (Setup_fdre_C_D)        0.032    32.032    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/pause_count_reg[4]
  -------------------------------------------------------------------
                         required time                         32.032    
                         arrival time                          -1.455    
  -------------------------------------------------------------------
                         slack                                 30.577    

Slack (MET) :             30.581ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/pause_value_to_tx_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/pause_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.450ns  (logic 0.642ns (44.267%)  route 0.808ns (55.733%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y171                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/pause_value_to_tx_reg[15]/C
    SLICE_X30Y171        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/pause_value_to_tx_reg[15]/Q
                         net (fo=2, routed)           0.808     1.326    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/Q[15]
    SLICE_X31Y172        LUT4 (Prop_lut4_I0_O)        0.124     1.450 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/pause_count[15]_i_2/O
                         net (fo=1, routed)           0.000     1.450    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx_n_5
    SLICE_X31Y172        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/pause_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X31Y172        FDRE (Setup_fdre_C_D)        0.031    32.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/pause_count_reg[15]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 30.581    

Slack (MET) :             30.614ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/pause_value_to_tx_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/pause_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.465ns  (logic 0.642ns (43.814%)  route 0.823ns (56.186%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y171                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/pause_value_to_tx_reg[12]/C
    SLICE_X30Y171        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/pause_value_to_tx_reg[12]/Q
                         net (fo=2, routed)           0.823     1.341    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/Q[12]
    SLICE_X30Y172        LUT4 (Prop_lut4_I0_O)        0.124     1.465 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/pause_count[12]_i_1/O
                         net (fo=1, routed)           0.000     1.465    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx_n_8
    SLICE_X30Y172        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/pause_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X30Y172        FDRE (Setup_fdre_C_D)        0.079    32.079    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/pause_count_reg[12]
  -------------------------------------------------------------------
                         required time                         32.079    
                         arrival time                          -1.465    
  -------------------------------------------------------------------
                         slack                                 30.614    

Slack (MET) :             30.647ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/pause_value_to_tx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/pause_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.384ns  (logic 0.580ns (41.909%)  route 0.804ns (58.091%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y171                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/pause_value_to_tx_reg[5]/C
    SLICE_X31Y171        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/pause_value_to_tx_reg[5]/Q
                         net (fo=2, routed)           0.804     1.260    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/Q[5]
    SLICE_X32Y171        LUT4 (Prop_lut4_I0_O)        0.124     1.384 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/pause_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.384    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx_n_15
    SLICE_X32Y171        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/pause_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X32Y171        FDRE (Setup_fdre_C_D)        0.031    32.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/pause_count_reg[5]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.384    
  -------------------------------------------------------------------
                         slack                                 30.647    

Slack (MET) :             30.655ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/pause_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.424ns  (logic 0.580ns (40.716%)  route 0.844ns (59.284%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y171                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
    SLICE_X29Y171        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx_pause/pause_value_to_tx_reg[13]/Q
                         net (fo=2, routed)           0.844     1.300    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/Q[13]
    SLICE_X30Y172        LUT4 (Prop_lut4_I0_O)        0.124     1.424 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/pause_count[13]_i_1/O
                         net (fo=1, routed)           0.000     1.424    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx_n_7
    SLICE_X30Y172        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/pause_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X30Y172        FDRE (Setup_fdre_C_D)        0.079    32.079    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/pause_count_reg[13]
  -------------------------------------------------------------------
                         required time                         32.079    
                         arrival time                          -1.424    
  -------------------------------------------------------------------
                         slack                                 30.655    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.940ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.828ns (18.140%)  route 3.736ns (81.860%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 36.428 - 33.000 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.810     3.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y191        FDRE (Prop_fdre_C_Q)         0.456     4.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     5.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y191        LUT6 (Prop_lut6_I3_O)        0.124     5.246 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.151     6.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y189        LUT4 (Prop_lut4_I3_O)        0.124     6.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.993     7.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y187        LUT1 (Prop_lut1_I0_O)        0.124     7.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.778     8.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X48Y184        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.668    36.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X48Y184        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.368    36.797    
                         clock uncertainty           -0.035    36.761    
    SLICE_X48Y184        FDCE (Recov_fdce_C_CLR)     -0.405    36.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.356    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                 27.940    

Slack (MET) :             27.940ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.828ns (18.140%)  route 3.736ns (81.860%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 36.428 - 33.000 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.810     3.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y191        FDRE (Prop_fdre_C_Q)         0.456     4.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     5.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y191        LUT6 (Prop_lut6_I3_O)        0.124     5.246 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.151     6.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y189        LUT4 (Prop_lut4_I3_O)        0.124     6.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.993     7.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y187        LUT1 (Prop_lut1_I0_O)        0.124     7.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.778     8.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X48Y184        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.668    36.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X48Y184        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.368    36.797    
                         clock uncertainty           -0.035    36.761    
    SLICE_X48Y184        FDCE (Recov_fdce_C_CLR)     -0.405    36.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.356    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                 27.940    

Slack (MET) :             27.940ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.828ns (18.140%)  route 3.736ns (81.860%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 36.428 - 33.000 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.810     3.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y191        FDRE (Prop_fdre_C_Q)         0.456     4.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     5.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y191        LUT6 (Prop_lut6_I3_O)        0.124     5.246 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.151     6.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y189        LUT4 (Prop_lut4_I3_O)        0.124     6.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.993     7.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y187        LUT1 (Prop_lut1_I0_O)        0.124     7.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.778     8.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X48Y184        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.668    36.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X48Y184        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.368    36.797    
                         clock uncertainty           -0.035    36.761    
    SLICE_X48Y184        FDCE (Recov_fdce_C_CLR)     -0.405    36.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.356    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                 27.940    

Slack (MET) :             27.940ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.828ns (18.140%)  route 3.736ns (81.860%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 36.428 - 33.000 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.810     3.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y191        FDRE (Prop_fdre_C_Q)         0.456     4.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     5.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y191        LUT6 (Prop_lut6_I3_O)        0.124     5.246 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.151     6.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y189        LUT4 (Prop_lut4_I3_O)        0.124     6.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.993     7.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y187        LUT1 (Prop_lut1_I0_O)        0.124     7.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.778     8.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X48Y184        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.668    36.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X48Y184        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.368    36.797    
                         clock uncertainty           -0.035    36.761    
    SLICE_X48Y184        FDCE (Recov_fdce_C_CLR)     -0.405    36.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.356    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                 27.940    

Slack (MET) :             27.940ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.828ns (18.140%)  route 3.736ns (81.860%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 36.428 - 33.000 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.810     3.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y191        FDRE (Prop_fdre_C_Q)         0.456     4.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     5.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y191        LUT6 (Prop_lut6_I3_O)        0.124     5.246 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.151     6.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y189        LUT4 (Prop_lut4_I3_O)        0.124     6.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.993     7.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y187        LUT1 (Prop_lut1_I0_O)        0.124     7.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.778     8.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X48Y184        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.668    36.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X48Y184        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.368    36.797    
                         clock uncertainty           -0.035    36.761    
    SLICE_X48Y184        FDCE (Recov_fdce_C_CLR)     -0.405    36.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.356    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                 27.940    

Slack (MET) :             27.940ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.828ns (18.140%)  route 3.736ns (81.860%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 36.428 - 33.000 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.810     3.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y191        FDRE (Prop_fdre_C_Q)         0.456     4.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     5.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y191        LUT6 (Prop_lut6_I3_O)        0.124     5.246 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.151     6.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y189        LUT4 (Prop_lut4_I3_O)        0.124     6.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.993     7.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y187        LUT1 (Prop_lut1_I0_O)        0.124     7.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.778     8.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X48Y184        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.668    36.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X48Y184        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.368    36.797    
                         clock uncertainty           -0.035    36.761    
    SLICE_X48Y184        FDCE (Recov_fdce_C_CLR)     -0.405    36.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.356    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                 27.940    

Slack (MET) :             28.082ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.828ns (18.718%)  route 3.596ns (81.282%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.429ns = ( 36.429 - 33.000 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.810     3.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y191        FDRE (Prop_fdre_C_Q)         0.456     4.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     5.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y191        LUT6 (Prop_lut6_I3_O)        0.124     5.246 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.151     6.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y189        LUT4 (Prop_lut4_I3_O)        0.124     6.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.993     7.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y187        LUT1 (Prop_lut1_I0_O)        0.124     7.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.637     8.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X48Y185        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.669    36.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X48Y185        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.368    36.798    
                         clock uncertainty           -0.035    36.762    
    SLICE_X48Y185        FDCE (Recov_fdce_C_CLR)     -0.405    36.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.357    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                 28.082    

Slack (MET) :             28.082ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.828ns (18.718%)  route 3.596ns (81.282%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.429ns = ( 36.429 - 33.000 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.810     3.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y191        FDRE (Prop_fdre_C_Q)         0.456     4.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     5.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y191        LUT6 (Prop_lut6_I3_O)        0.124     5.246 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.151     6.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y189        LUT4 (Prop_lut4_I3_O)        0.124     6.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.993     7.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y187        LUT1 (Prop_lut1_I0_O)        0.124     7.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.637     8.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X48Y185        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.669    36.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X48Y185        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.368    36.798    
                         clock uncertainty           -0.035    36.762    
    SLICE_X48Y185        FDCE (Recov_fdce_C_CLR)     -0.405    36.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.357    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                 28.082    

Slack (MET) :             28.082ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.828ns (18.718%)  route 3.596ns (81.282%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.429ns = ( 36.429 - 33.000 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.810     3.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y191        FDRE (Prop_fdre_C_Q)         0.456     4.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     5.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y191        LUT6 (Prop_lut6_I3_O)        0.124     5.246 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.151     6.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y189        LUT4 (Prop_lut4_I3_O)        0.124     6.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.993     7.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y187        LUT1 (Prop_lut1_I0_O)        0.124     7.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.637     8.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X48Y185        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.669    36.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X48Y185        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.368    36.798    
                         clock uncertainty           -0.035    36.762    
    SLICE_X48Y185        FDCE (Recov_fdce_C_CLR)     -0.405    36.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.357    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                 28.082    

Slack (MET) :             28.082ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.828ns (18.718%)  route 3.596ns (81.282%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.429ns = ( 36.429 - 33.000 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.810     3.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y191        FDRE (Prop_fdre_C_Q)         0.456     4.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     5.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y191        LUT6 (Prop_lut6_I3_O)        0.124     5.246 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.151     6.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y189        LUT4 (Prop_lut4_I3_O)        0.124     6.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.993     7.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y187        LUT1 (Prop_lut1_I0_O)        0.124     7.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.637     8.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X48Y185        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.669    36.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X48Y185        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.368    36.798    
                         clock uncertainty           -0.035    36.762    
    SLICE_X48Y185        FDCE (Recov_fdce_C_CLR)     -0.405    36.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.357    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                 28.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.161%)  route 0.186ns (56.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.645     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y159        FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     1.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X43Y158        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.920     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X43Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.362     1.479    
    SLICE_X43Y158        FDCE (Remov_fdce_C_CLR)     -0.092     1.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.161%)  route 0.186ns (56.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.645     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y159        FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     1.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X43Y158        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.920     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X43Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.362     1.479    
    SLICE_X43Y158        FDCE (Remov_fdce_C_CLR)     -0.092     1.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.161%)  route 0.186ns (56.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.645     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y159        FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     1.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X43Y158        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.920     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X43Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.362     1.479    
    SLICE_X43Y158        FDCE (Remov_fdce_C_CLR)     -0.092     1.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.161%)  route 0.186ns (56.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.645     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y159        FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     1.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X43Y158        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.920     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X43Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.362     1.479    
    SLICE_X43Y158        FDCE (Remov_fdce_C_CLR)     -0.092     1.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.161%)  route 0.186ns (56.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.645     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y159        FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     1.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X43Y158        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.920     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X43Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.362     1.479    
    SLICE_X43Y158        FDCE (Remov_fdce_C_CLR)     -0.092     1.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.542%)  route 0.190ns (57.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.649     1.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y159        FDPE (Prop_fdpe_C_Q)         0.141     1.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y158        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.924     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.362     1.483    
    SLICE_X29Y158        FDCE (Remov_fdce_C_CLR)     -0.092     1.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.542%)  route 0.190ns (57.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.649     1.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y159        FDPE (Prop_fdpe_C_Q)         0.141     1.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y158        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.924     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.362     1.483    
    SLICE_X29Y158        FDCE (Remov_fdce_C_CLR)     -0.092     1.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.542%)  route 0.190ns (57.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.649     1.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y159        FDPE (Prop_fdpe_C_Q)         0.141     1.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y158        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.924     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.362     1.483    
    SLICE_X29Y158        FDCE (Remov_fdce_C_CLR)     -0.092     1.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.814%)  route 0.196ns (58.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.645     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y159        FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.196     1.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X38Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.921     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X38Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.384     1.458    
    SLICE_X38Y159        FDCE (Remov_fdce_C_CLR)     -0.067     1.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.814%)  route 0.196ns (58.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.645     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y159        FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.196     1.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X38Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.921     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X38Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.384     1.458    
    SLICE_X38Y159        FDCE (Remov_fdce_C_CLR)     -0.067     1.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.388    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gtx_clk_clk_wiz_0
  To Clock:  gtx_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.456ns (19.514%)  route 1.881ns (80.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.761ns = ( 5.239 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.219ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.802    -2.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y160        FDRE (Prop_fdre_C_Q)         0.456    -1.763 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.881     0.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X48Y156        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.671     5.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X48Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.498     5.738    
                         clock uncertainty           -0.072     5.666    
    SLICE_X48Y156        FDCE (Recov_fdce_C_CLR)     -0.405     5.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          5.261    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.297ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.456ns (20.900%)  route 1.726ns (79.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.762ns = ( 5.238 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.219ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.802    -2.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y160        FDRE (Prop_fdre_C_Q)         0.456    -1.763 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.726    -0.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X47Y157        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.670     5.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X47Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.498     5.736    
                         clock uncertainty           -0.072     5.665    
    SLICE_X47Y157        FDCE (Recov_fdce_C_CLR)     -0.405     5.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          5.260    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  5.297    

Slack (MET) :             5.298ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.718ns (31.997%)  route 1.526ns (68.002%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.770ns = ( 5.230 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.792    -2.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X55Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y155        FDRE (Prop_fdre_C_Q)         0.419    -1.810 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849    -0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X55Y155        LUT2 (Prop_lut2_I1_O)        0.299    -0.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.677     0.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X54Y156        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.662     5.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.515     5.746    
                         clock uncertainty           -0.072     5.674    
    SLICE_X54Y156        FDPE (Recov_fdpe_C_PRE)     -0.361     5.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.313    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  5.298    

Slack (MET) :             5.298ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.718ns (31.997%)  route 1.526ns (68.002%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.770ns = ( 5.230 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.792    -2.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X55Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y155        FDRE (Prop_fdre_C_Q)         0.419    -1.810 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849    -0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X55Y155        LUT2 (Prop_lut2_I1_O)        0.299    -0.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.677     0.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X54Y156        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.662     5.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.515     5.746    
                         clock uncertainty           -0.072     5.674    
    SLICE_X54Y156        FDPE (Recov_fdpe_C_PRE)     -0.361     5.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.313    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  5.298    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.456ns (20.509%)  route 1.767ns (79.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.761ns = ( 5.239 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.219ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.802    -2.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y160        FDRE (Prop_fdre_C_Q)         0.456    -1.763 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.767     0.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X46Y156        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.671     5.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.498     5.738    
                         clock uncertainty           -0.072     5.666    
    SLICE_X46Y156        FDCE (Recov_fdce_C_CLR)     -0.319     5.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          5.347    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.456ns (20.509%)  route 1.767ns (79.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.761ns = ( 5.239 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.219ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.802    -2.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y160        FDRE (Prop_fdre_C_Q)         0.456    -1.763 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.767     0.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X46Y156        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.671     5.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.498     5.738    
                         clock uncertainty           -0.072     5.666    
    SLICE_X46Y156        FDCE (Recov_fdce_C_CLR)     -0.319     5.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          5.347    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.718ns (33.513%)  route 1.424ns (66.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.755ns = ( 5.245 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.807    -2.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X33Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y160        FDRE (Prop_fdre_C_Q)         0.419    -1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849    -0.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X33Y160        LUT2 (Prop_lut2_I1_O)        0.299    -0.648 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.576    -0.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X33Y159        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.677     5.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.515     5.761    
                         clock uncertainty           -0.072     5.689    
    SLICE_X33Y159        FDPE (Recov_fdpe_C_PRE)     -0.359     5.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.330    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.718ns (33.513%)  route 1.424ns (66.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.755ns = ( 5.245 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.807    -2.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X33Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y160        FDRE (Prop_fdre_C_Q)         0.419    -1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849    -0.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X33Y160        LUT2 (Prop_lut2_I1_O)        0.299    -0.648 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.576    -0.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X33Y159        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.677     5.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.515     5.761    
                         clock uncertainty           -0.072     5.689    
    SLICE_X33Y159        FDPE (Recov_fdpe_C_PRE)     -0.359     5.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.330    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.718ns (33.513%)  route 1.424ns (66.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.755ns = ( 5.245 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.807    -2.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X33Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y160        FDRE (Prop_fdre_C_Q)         0.419    -1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849    -0.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X33Y160        LUT2 (Prop_lut2_I1_O)        0.299    -0.648 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.576    -0.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X33Y159        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.677     5.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y159        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.515     5.761    
                         clock uncertainty           -0.072     5.689    
    SLICE_X33Y159        FDPE (Recov_fdpe_C_PRE)     -0.359     5.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.330    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtx_clk_clk_wiz_0 rise@8.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.718ns (34.125%)  route 1.386ns (65.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.770ns = ( 5.230 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.792    -2.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X55Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y155        FDRE (Prop_fdre_C_Q)         0.419    -1.810 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849    -0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X55Y155        LUT2 (Prop_lut2_I1_O)        0.299    -0.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.537    -0.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X54Y155        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           1.162     9.162    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.838 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.477    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.568 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        1.662     5.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y155        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.518     5.749    
                         clock uncertainty           -0.072     5.677    
    SLICE_X54Y155        FDPE (Recov_fdpe_C_PRE)     -0.361     5.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.316    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  5.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.853%)  route 0.186ns (53.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.640    -0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y155        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y155        FDPE (Prop_fdpe_C_Q)         0.164    -0.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186    -0.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X50Y155        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.915    -1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.688    -0.508    
    SLICE_X50Y155        FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.853%)  route 0.186ns (53.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.640    -0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y155        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y155        FDPE (Prop_fdpe_C_Q)         0.164    -0.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186    -0.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X50Y155        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.915    -1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.688    -0.508    
    SLICE_X50Y155        FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.853%)  route 0.186ns (53.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.640    -0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y155        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y155        FDPE (Prop_fdpe_C_Q)         0.164    -0.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186    -0.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X50Y155        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.915    -1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.688    -0.508    
    SLICE_X50Y155        FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.343%)  route 0.190ns (53.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.640    -0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y156        FDPE (Prop_fdpe_C_Q)         0.164    -0.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.190    -0.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X50Y156        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.915    -1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X50Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism              0.688    -0.508    
    SLICE_X50Y156        FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.343%)  route 0.190ns (53.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.640    -0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y156        FDPE (Prop_fdpe_C_Q)         0.164    -0.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.190    -0.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X50Y156        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.915    -1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X50Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism              0.688    -0.508    
    SLICE_X50Y156        FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.343%)  route 0.190ns (53.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.640    -0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y156        FDPE (Prop_fdpe_C_Q)         0.164    -0.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.190    -0.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X50Y156        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.915    -1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X50Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.688    -0.508    
    SLICE_X50Y156        FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.343%)  route 0.190ns (53.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.640    -0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y156        FDPE (Prop_fdpe_C_Q)         0.164    -0.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.190    -0.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X50Y156        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.915    -1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X50Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.688    -0.508    
    SLICE_X50Y156        FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.853%)  route 0.186ns (53.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.640    -0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y155        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y155        FDPE (Prop_fdpe_C_Q)         0.164    -0.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186    -0.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X51Y155        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.915    -1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.688    -0.508    
    SLICE_X51Y155        FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.853%)  route 0.186ns (53.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.640    -0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y155        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y155        FDPE (Prop_fdpe_C_Q)         0.164    -0.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186    -0.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X51Y155        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.915    -1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y155        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.688    -0.508    
    SLICE_X51Y155        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock gtx_clk_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx_clk_clk_wiz_0 rise@0.000ns - gtx_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.925%)  route 0.293ns (64.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.191ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.640    -0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y156        FDPE (Prop_fdpe_C_Q)         0.164    -0.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.293    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X44Y156        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    example_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  example_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    example_clocks/inst/gtx_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  example_clocks/inst/clkout1_buf/O
                         net (fo=3998, routed)        0.919    -1.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X44Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism              0.688    -0.504    
    SLICE_X44Y156        FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.279    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  To Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       38.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.478ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.456ns (43.085%)  route 0.602ns (56.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.421ns = ( 43.421 - 40.000 ) 
    Source Clock Delay      (SCD):    3.834ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.453     2.453    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     2.964 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.870     3.834    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X16Y169        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y169        FDRE (Prop_fdre_C_Q)         0.456     4.290 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.602     4.892    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X17Y168        FDCE                                         f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X15Y158        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           2.105    42.105    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    42.591 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.830    43.421    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X17Y168        FDCE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.390    43.811    
                         clock uncertainty           -0.035    43.776    
    SLICE_X17Y168        FDCE (Recov_fdce_C_CLR)     -0.405    43.371    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         43.371    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                 38.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.708%)  route 0.205ns (59.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.144     1.144    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     1.236 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.284     1.520    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X16Y169        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y169        FDRE (Prop_fdre_C_Q)         0.141     1.661 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.205     1.867    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X17Y168        FDCE                                         f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X15Y158        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=3, routed)           1.292     1.292    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.547 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.322     1.869    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X17Y168        FDCE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.333     1.535    
    SLICE_X17Y168        FDCE (Remov_fdce_C_CLR)     -0.092     1.443    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.423    





