
MicroMouse_main2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .backup_flash 00004000  08004000  08004000  00014000  2**0
                  ALLOC
  2 .backup_flash_run 000c0000  08040000  08040000  00040000  2**0
                  ALLOC
  3 .text         0000e0f4  08008000  08008000  00018000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000758  080160f8  080160f8  000260f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  08016850  08016850  00030204  2**0
                  CONTENTS
  6 .ARM          00000008  08016850  08016850  00026850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  08016858  08016858  00030204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  08016858  08016858  00026858  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .fini_array   00000004  0801685c  0801685c  0002685c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .data         00000204  20000000  08016860  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000ff8  20000204  08016a64  00030204  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  200011fc  08016a64  000311fc  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00030204  2**0
                  CONTENTS, READONLY
 14 .debug_info   00033899  00000000  00000000  00030234  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_abbrev 00006d44  00000000  00000000  00063acd  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    00010ee8  00000000  00000000  0006a811  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_aranges 00001510  00000000  00000000  0007b700  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 000028d0  00000000  00000000  0007cc10  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_macro  000288c0  00000000  00000000  0007f4e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_line   0001a85d  00000000  00000000  000a7da0  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_str    000cacf0  00000000  00000000  000c25fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .comment      0000007b  00000000  00000000  0018d2ed  2**0
                  CONTENTS, READONLY
 23 .debug_frame  00005d98  00000000  00000000  0018d368  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08008000 <__do_global_dtors_aux>:
 8008000:	b510      	push	{r4, lr}
 8008002:	4c05      	ldr	r4, [pc, #20]	; (8008018 <__do_global_dtors_aux+0x18>)
 8008004:	7823      	ldrb	r3, [r4, #0]
 8008006:	b933      	cbnz	r3, 8008016 <__do_global_dtors_aux+0x16>
 8008008:	4b04      	ldr	r3, [pc, #16]	; (800801c <__do_global_dtors_aux+0x1c>)
 800800a:	b113      	cbz	r3, 8008012 <__do_global_dtors_aux+0x12>
 800800c:	4804      	ldr	r0, [pc, #16]	; (8008020 <__do_global_dtors_aux+0x20>)
 800800e:	f3af 8000 	nop.w
 8008012:	2301      	movs	r3, #1
 8008014:	7023      	strb	r3, [r4, #0]
 8008016:	bd10      	pop	{r4, pc}
 8008018:	20000204 	.word	0x20000204
 800801c:	00000000 	.word	0x00000000
 8008020:	080160dc 	.word	0x080160dc

08008024 <frame_dummy>:
 8008024:	b508      	push	{r3, lr}
 8008026:	4b03      	ldr	r3, [pc, #12]	; (8008034 <frame_dummy+0x10>)
 8008028:	b11b      	cbz	r3, 8008032 <frame_dummy+0xe>
 800802a:	4903      	ldr	r1, [pc, #12]	; (8008038 <frame_dummy+0x14>)
 800802c:	4803      	ldr	r0, [pc, #12]	; (800803c <frame_dummy+0x18>)
 800802e:	f3af 8000 	nop.w
 8008032:	bd08      	pop	{r3, pc}
 8008034:	00000000 	.word	0x00000000
 8008038:	20000208 	.word	0x20000208
 800803c:	080160dc 	.word	0x080160dc

08008040 <strlen>:
 8008040:	4603      	mov	r3, r0
 8008042:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008046:	2a00      	cmp	r2, #0
 8008048:	d1fb      	bne.n	8008042 <strlen+0x2>
 800804a:	1a18      	subs	r0, r3, r0
 800804c:	3801      	subs	r0, #1
 800804e:	4770      	bx	lr

08008050 <memchr>:
 8008050:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8008054:	2a10      	cmp	r2, #16
 8008056:	db2b      	blt.n	80080b0 <memchr+0x60>
 8008058:	f010 0f07 	tst.w	r0, #7
 800805c:	d008      	beq.n	8008070 <memchr+0x20>
 800805e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008062:	3a01      	subs	r2, #1
 8008064:	428b      	cmp	r3, r1
 8008066:	d02d      	beq.n	80080c4 <memchr+0x74>
 8008068:	f010 0f07 	tst.w	r0, #7
 800806c:	b342      	cbz	r2, 80080c0 <memchr+0x70>
 800806e:	d1f6      	bne.n	800805e <memchr+0xe>
 8008070:	b4f0      	push	{r4, r5, r6, r7}
 8008072:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008076:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800807a:	f022 0407 	bic.w	r4, r2, #7
 800807e:	f07f 0700 	mvns.w	r7, #0
 8008082:	2300      	movs	r3, #0
 8008084:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8008088:	3c08      	subs	r4, #8
 800808a:	ea85 0501 	eor.w	r5, r5, r1
 800808e:	ea86 0601 	eor.w	r6, r6, r1
 8008092:	fa85 f547 	uadd8	r5, r5, r7
 8008096:	faa3 f587 	sel	r5, r3, r7
 800809a:	fa86 f647 	uadd8	r6, r6, r7
 800809e:	faa5 f687 	sel	r6, r5, r7
 80080a2:	b98e      	cbnz	r6, 80080c8 <memchr+0x78>
 80080a4:	d1ee      	bne.n	8008084 <memchr+0x34>
 80080a6:	bcf0      	pop	{r4, r5, r6, r7}
 80080a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80080ac:	f002 0207 	and.w	r2, r2, #7
 80080b0:	b132      	cbz	r2, 80080c0 <memchr+0x70>
 80080b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80080b6:	3a01      	subs	r2, #1
 80080b8:	ea83 0301 	eor.w	r3, r3, r1
 80080bc:	b113      	cbz	r3, 80080c4 <memchr+0x74>
 80080be:	d1f8      	bne.n	80080b2 <memchr+0x62>
 80080c0:	2000      	movs	r0, #0
 80080c2:	4770      	bx	lr
 80080c4:	3801      	subs	r0, #1
 80080c6:	4770      	bx	lr
 80080c8:	2d00      	cmp	r5, #0
 80080ca:	bf06      	itte	eq
 80080cc:	4635      	moveq	r5, r6
 80080ce:	3803      	subeq	r0, #3
 80080d0:	3807      	subne	r0, #7
 80080d2:	f015 0f01 	tst.w	r5, #1
 80080d6:	d107      	bne.n	80080e8 <memchr+0x98>
 80080d8:	3001      	adds	r0, #1
 80080da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80080de:	bf02      	ittt	eq
 80080e0:	3001      	addeq	r0, #1
 80080e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80080e6:	3001      	addeq	r0, #1
 80080e8:	bcf0      	pop	{r4, r5, r6, r7}
 80080ea:	3801      	subs	r0, #1
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop

080080f0 <__aeabi_drsub>:
 80080f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80080f4:	e002      	b.n	80080fc <__adddf3>
 80080f6:	bf00      	nop

080080f8 <__aeabi_dsub>:
 80080f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080080fc <__adddf3>:
 80080fc:	b530      	push	{r4, r5, lr}
 80080fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8008102:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8008106:	ea94 0f05 	teq	r4, r5
 800810a:	bf08      	it	eq
 800810c:	ea90 0f02 	teqeq	r0, r2
 8008110:	bf1f      	itttt	ne
 8008112:	ea54 0c00 	orrsne.w	ip, r4, r0
 8008116:	ea55 0c02 	orrsne.w	ip, r5, r2
 800811a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800811e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008122:	f000 80e2 	beq.w	80082ea <__adddf3+0x1ee>
 8008126:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800812a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800812e:	bfb8      	it	lt
 8008130:	426d      	neglt	r5, r5
 8008132:	dd0c      	ble.n	800814e <__adddf3+0x52>
 8008134:	442c      	add	r4, r5
 8008136:	ea80 0202 	eor.w	r2, r0, r2
 800813a:	ea81 0303 	eor.w	r3, r1, r3
 800813e:	ea82 0000 	eor.w	r0, r2, r0
 8008142:	ea83 0101 	eor.w	r1, r3, r1
 8008146:	ea80 0202 	eor.w	r2, r0, r2
 800814a:	ea81 0303 	eor.w	r3, r1, r3
 800814e:	2d36      	cmp	r5, #54	; 0x36
 8008150:	bf88      	it	hi
 8008152:	bd30      	pophi	{r4, r5, pc}
 8008154:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8008158:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800815c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8008160:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8008164:	d002      	beq.n	800816c <__adddf3+0x70>
 8008166:	4240      	negs	r0, r0
 8008168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800816c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8008170:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008174:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8008178:	d002      	beq.n	8008180 <__adddf3+0x84>
 800817a:	4252      	negs	r2, r2
 800817c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008180:	ea94 0f05 	teq	r4, r5
 8008184:	f000 80a7 	beq.w	80082d6 <__adddf3+0x1da>
 8008188:	f1a4 0401 	sub.w	r4, r4, #1
 800818c:	f1d5 0e20 	rsbs	lr, r5, #32
 8008190:	db0d      	blt.n	80081ae <__adddf3+0xb2>
 8008192:	fa02 fc0e 	lsl.w	ip, r2, lr
 8008196:	fa22 f205 	lsr.w	r2, r2, r5
 800819a:	1880      	adds	r0, r0, r2
 800819c:	f141 0100 	adc.w	r1, r1, #0
 80081a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80081a4:	1880      	adds	r0, r0, r2
 80081a6:	fa43 f305 	asr.w	r3, r3, r5
 80081aa:	4159      	adcs	r1, r3
 80081ac:	e00e      	b.n	80081cc <__adddf3+0xd0>
 80081ae:	f1a5 0520 	sub.w	r5, r5, #32
 80081b2:	f10e 0e20 	add.w	lr, lr, #32
 80081b6:	2a01      	cmp	r2, #1
 80081b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80081bc:	bf28      	it	cs
 80081be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80081c2:	fa43 f305 	asr.w	r3, r3, r5
 80081c6:	18c0      	adds	r0, r0, r3
 80081c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80081cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80081d0:	d507      	bpl.n	80081e2 <__adddf3+0xe6>
 80081d2:	f04f 0e00 	mov.w	lr, #0
 80081d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80081da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80081de:	eb6e 0101 	sbc.w	r1, lr, r1
 80081e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80081e6:	d31b      	bcc.n	8008220 <__adddf3+0x124>
 80081e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80081ec:	d30c      	bcc.n	8008208 <__adddf3+0x10c>
 80081ee:	0849      	lsrs	r1, r1, #1
 80081f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80081f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80081f8:	f104 0401 	add.w	r4, r4, #1
 80081fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8008200:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8008204:	f080 809a 	bcs.w	800833c <__adddf3+0x240>
 8008208:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800820c:	bf08      	it	eq
 800820e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8008212:	f150 0000 	adcs.w	r0, r0, #0
 8008216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800821a:	ea41 0105 	orr.w	r1, r1, r5
 800821e:	bd30      	pop	{r4, r5, pc}
 8008220:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8008224:	4140      	adcs	r0, r0
 8008226:	eb41 0101 	adc.w	r1, r1, r1
 800822a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800822e:	f1a4 0401 	sub.w	r4, r4, #1
 8008232:	d1e9      	bne.n	8008208 <__adddf3+0x10c>
 8008234:	f091 0f00 	teq	r1, #0
 8008238:	bf04      	itt	eq
 800823a:	4601      	moveq	r1, r0
 800823c:	2000      	moveq	r0, #0
 800823e:	fab1 f381 	clz	r3, r1
 8008242:	bf08      	it	eq
 8008244:	3320      	addeq	r3, #32
 8008246:	f1a3 030b 	sub.w	r3, r3, #11
 800824a:	f1b3 0220 	subs.w	r2, r3, #32
 800824e:	da0c      	bge.n	800826a <__adddf3+0x16e>
 8008250:	320c      	adds	r2, #12
 8008252:	dd08      	ble.n	8008266 <__adddf3+0x16a>
 8008254:	f102 0c14 	add.w	ip, r2, #20
 8008258:	f1c2 020c 	rsb	r2, r2, #12
 800825c:	fa01 f00c 	lsl.w	r0, r1, ip
 8008260:	fa21 f102 	lsr.w	r1, r1, r2
 8008264:	e00c      	b.n	8008280 <__adddf3+0x184>
 8008266:	f102 0214 	add.w	r2, r2, #20
 800826a:	bfd8      	it	le
 800826c:	f1c2 0c20 	rsble	ip, r2, #32
 8008270:	fa01 f102 	lsl.w	r1, r1, r2
 8008274:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008278:	bfdc      	itt	le
 800827a:	ea41 010c 	orrle.w	r1, r1, ip
 800827e:	4090      	lslle	r0, r2
 8008280:	1ae4      	subs	r4, r4, r3
 8008282:	bfa2      	ittt	ge
 8008284:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8008288:	4329      	orrge	r1, r5
 800828a:	bd30      	popge	{r4, r5, pc}
 800828c:	ea6f 0404 	mvn.w	r4, r4
 8008290:	3c1f      	subs	r4, #31
 8008292:	da1c      	bge.n	80082ce <__adddf3+0x1d2>
 8008294:	340c      	adds	r4, #12
 8008296:	dc0e      	bgt.n	80082b6 <__adddf3+0x1ba>
 8008298:	f104 0414 	add.w	r4, r4, #20
 800829c:	f1c4 0220 	rsb	r2, r4, #32
 80082a0:	fa20 f004 	lsr.w	r0, r0, r4
 80082a4:	fa01 f302 	lsl.w	r3, r1, r2
 80082a8:	ea40 0003 	orr.w	r0, r0, r3
 80082ac:	fa21 f304 	lsr.w	r3, r1, r4
 80082b0:	ea45 0103 	orr.w	r1, r5, r3
 80082b4:	bd30      	pop	{r4, r5, pc}
 80082b6:	f1c4 040c 	rsb	r4, r4, #12
 80082ba:	f1c4 0220 	rsb	r2, r4, #32
 80082be:	fa20 f002 	lsr.w	r0, r0, r2
 80082c2:	fa01 f304 	lsl.w	r3, r1, r4
 80082c6:	ea40 0003 	orr.w	r0, r0, r3
 80082ca:	4629      	mov	r1, r5
 80082cc:	bd30      	pop	{r4, r5, pc}
 80082ce:	fa21 f004 	lsr.w	r0, r1, r4
 80082d2:	4629      	mov	r1, r5
 80082d4:	bd30      	pop	{r4, r5, pc}
 80082d6:	f094 0f00 	teq	r4, #0
 80082da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80082de:	bf06      	itte	eq
 80082e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80082e4:	3401      	addeq	r4, #1
 80082e6:	3d01      	subne	r5, #1
 80082e8:	e74e      	b.n	8008188 <__adddf3+0x8c>
 80082ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80082ee:	bf18      	it	ne
 80082f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80082f4:	d029      	beq.n	800834a <__adddf3+0x24e>
 80082f6:	ea94 0f05 	teq	r4, r5
 80082fa:	bf08      	it	eq
 80082fc:	ea90 0f02 	teqeq	r0, r2
 8008300:	d005      	beq.n	800830e <__adddf3+0x212>
 8008302:	ea54 0c00 	orrs.w	ip, r4, r0
 8008306:	bf04      	itt	eq
 8008308:	4619      	moveq	r1, r3
 800830a:	4610      	moveq	r0, r2
 800830c:	bd30      	pop	{r4, r5, pc}
 800830e:	ea91 0f03 	teq	r1, r3
 8008312:	bf1e      	ittt	ne
 8008314:	2100      	movne	r1, #0
 8008316:	2000      	movne	r0, #0
 8008318:	bd30      	popne	{r4, r5, pc}
 800831a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800831e:	d105      	bne.n	800832c <__adddf3+0x230>
 8008320:	0040      	lsls	r0, r0, #1
 8008322:	4149      	adcs	r1, r1
 8008324:	bf28      	it	cs
 8008326:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800832a:	bd30      	pop	{r4, r5, pc}
 800832c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8008330:	bf3c      	itt	cc
 8008332:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8008336:	bd30      	popcc	{r4, r5, pc}
 8008338:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800833c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8008340:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008344:	f04f 0000 	mov.w	r0, #0
 8008348:	bd30      	pop	{r4, r5, pc}
 800834a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800834e:	bf1a      	itte	ne
 8008350:	4619      	movne	r1, r3
 8008352:	4610      	movne	r0, r2
 8008354:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8008358:	bf1c      	itt	ne
 800835a:	460b      	movne	r3, r1
 800835c:	4602      	movne	r2, r0
 800835e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008362:	bf06      	itte	eq
 8008364:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8008368:	ea91 0f03 	teqeq	r1, r3
 800836c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8008370:	bd30      	pop	{r4, r5, pc}
 8008372:	bf00      	nop

08008374 <__aeabi_ui2d>:
 8008374:	f090 0f00 	teq	r0, #0
 8008378:	bf04      	itt	eq
 800837a:	2100      	moveq	r1, #0
 800837c:	4770      	bxeq	lr
 800837e:	b530      	push	{r4, r5, lr}
 8008380:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008384:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008388:	f04f 0500 	mov.w	r5, #0
 800838c:	f04f 0100 	mov.w	r1, #0
 8008390:	e750      	b.n	8008234 <__adddf3+0x138>
 8008392:	bf00      	nop

08008394 <__aeabi_i2d>:
 8008394:	f090 0f00 	teq	r0, #0
 8008398:	bf04      	itt	eq
 800839a:	2100      	moveq	r1, #0
 800839c:	4770      	bxeq	lr
 800839e:	b530      	push	{r4, r5, lr}
 80083a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80083a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80083a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80083ac:	bf48      	it	mi
 80083ae:	4240      	negmi	r0, r0
 80083b0:	f04f 0100 	mov.w	r1, #0
 80083b4:	e73e      	b.n	8008234 <__adddf3+0x138>
 80083b6:	bf00      	nop

080083b8 <__aeabi_f2d>:
 80083b8:	0042      	lsls	r2, r0, #1
 80083ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80083be:	ea4f 0131 	mov.w	r1, r1, rrx
 80083c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80083c6:	bf1f      	itttt	ne
 80083c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80083cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80083d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80083d4:	4770      	bxne	lr
 80083d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80083da:	bf08      	it	eq
 80083dc:	4770      	bxeq	lr
 80083de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80083e2:	bf04      	itt	eq
 80083e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80083e8:	4770      	bxeq	lr
 80083ea:	b530      	push	{r4, r5, lr}
 80083ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80083f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80083f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80083f8:	e71c      	b.n	8008234 <__adddf3+0x138>
 80083fa:	bf00      	nop

080083fc <__aeabi_ul2d>:
 80083fc:	ea50 0201 	orrs.w	r2, r0, r1
 8008400:	bf08      	it	eq
 8008402:	4770      	bxeq	lr
 8008404:	b530      	push	{r4, r5, lr}
 8008406:	f04f 0500 	mov.w	r5, #0
 800840a:	e00a      	b.n	8008422 <__aeabi_l2d+0x16>

0800840c <__aeabi_l2d>:
 800840c:	ea50 0201 	orrs.w	r2, r0, r1
 8008410:	bf08      	it	eq
 8008412:	4770      	bxeq	lr
 8008414:	b530      	push	{r4, r5, lr}
 8008416:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800841a:	d502      	bpl.n	8008422 <__aeabi_l2d+0x16>
 800841c:	4240      	negs	r0, r0
 800841e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008422:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008426:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800842a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800842e:	f43f aed8 	beq.w	80081e2 <__adddf3+0xe6>
 8008432:	f04f 0203 	mov.w	r2, #3
 8008436:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800843a:	bf18      	it	ne
 800843c:	3203      	addne	r2, #3
 800843e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8008442:	bf18      	it	ne
 8008444:	3203      	addne	r2, #3
 8008446:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800844a:	f1c2 0320 	rsb	r3, r2, #32
 800844e:	fa00 fc03 	lsl.w	ip, r0, r3
 8008452:	fa20 f002 	lsr.w	r0, r0, r2
 8008456:	fa01 fe03 	lsl.w	lr, r1, r3
 800845a:	ea40 000e 	orr.w	r0, r0, lr
 800845e:	fa21 f102 	lsr.w	r1, r1, r2
 8008462:	4414      	add	r4, r2
 8008464:	e6bd      	b.n	80081e2 <__adddf3+0xe6>
 8008466:	bf00      	nop

08008468 <__aeabi_dmul>:
 8008468:	b570      	push	{r4, r5, r6, lr}
 800846a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800846e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8008472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008476:	bf1d      	ittte	ne
 8008478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800847c:	ea94 0f0c 	teqne	r4, ip
 8008480:	ea95 0f0c 	teqne	r5, ip
 8008484:	f000 f8de 	bleq	8008644 <__aeabi_dmul+0x1dc>
 8008488:	442c      	add	r4, r5
 800848a:	ea81 0603 	eor.w	r6, r1, r3
 800848e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8008492:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8008496:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800849a:	bf18      	it	ne
 800849c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80084a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80084a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084a8:	d038      	beq.n	800851c <__aeabi_dmul+0xb4>
 80084aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80084ae:	f04f 0500 	mov.w	r5, #0
 80084b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80084b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80084ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80084be:	f04f 0600 	mov.w	r6, #0
 80084c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80084c6:	f09c 0f00 	teq	ip, #0
 80084ca:	bf18      	it	ne
 80084cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80084d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80084d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80084d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80084dc:	d204      	bcs.n	80084e8 <__aeabi_dmul+0x80>
 80084de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80084e2:	416d      	adcs	r5, r5
 80084e4:	eb46 0606 	adc.w	r6, r6, r6
 80084e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80084ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80084f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80084f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80084f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80084fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8008500:	bf88      	it	hi
 8008502:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8008506:	d81e      	bhi.n	8008546 <__aeabi_dmul+0xde>
 8008508:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800850c:	bf08      	it	eq
 800850e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8008512:	f150 0000 	adcs.w	r0, r0, #0
 8008516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800851a:	bd70      	pop	{r4, r5, r6, pc}
 800851c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8008520:	ea46 0101 	orr.w	r1, r6, r1
 8008524:	ea40 0002 	orr.w	r0, r0, r2
 8008528:	ea81 0103 	eor.w	r1, r1, r3
 800852c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8008530:	bfc2      	ittt	gt
 8008532:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800853a:	bd70      	popgt	{r4, r5, r6, pc}
 800853c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008540:	f04f 0e00 	mov.w	lr, #0
 8008544:	3c01      	subs	r4, #1
 8008546:	f300 80ab 	bgt.w	80086a0 <__aeabi_dmul+0x238>
 800854a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800854e:	bfde      	ittt	le
 8008550:	2000      	movle	r0, #0
 8008552:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8008556:	bd70      	pople	{r4, r5, r6, pc}
 8008558:	f1c4 0400 	rsb	r4, r4, #0
 800855c:	3c20      	subs	r4, #32
 800855e:	da35      	bge.n	80085cc <__aeabi_dmul+0x164>
 8008560:	340c      	adds	r4, #12
 8008562:	dc1b      	bgt.n	800859c <__aeabi_dmul+0x134>
 8008564:	f104 0414 	add.w	r4, r4, #20
 8008568:	f1c4 0520 	rsb	r5, r4, #32
 800856c:	fa00 f305 	lsl.w	r3, r0, r5
 8008570:	fa20 f004 	lsr.w	r0, r0, r4
 8008574:	fa01 f205 	lsl.w	r2, r1, r5
 8008578:	ea40 0002 	orr.w	r0, r0, r2
 800857c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8008580:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008584:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008588:	fa21 f604 	lsr.w	r6, r1, r4
 800858c:	eb42 0106 	adc.w	r1, r2, r6
 8008590:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008594:	bf08      	it	eq
 8008596:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800859a:	bd70      	pop	{r4, r5, r6, pc}
 800859c:	f1c4 040c 	rsb	r4, r4, #12
 80085a0:	f1c4 0520 	rsb	r5, r4, #32
 80085a4:	fa00 f304 	lsl.w	r3, r0, r4
 80085a8:	fa20 f005 	lsr.w	r0, r0, r5
 80085ac:	fa01 f204 	lsl.w	r2, r1, r4
 80085b0:	ea40 0002 	orr.w	r0, r0, r2
 80085b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80085bc:	f141 0100 	adc.w	r1, r1, #0
 80085c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085c4:	bf08      	it	eq
 80085c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80085ca:	bd70      	pop	{r4, r5, r6, pc}
 80085cc:	f1c4 0520 	rsb	r5, r4, #32
 80085d0:	fa00 f205 	lsl.w	r2, r0, r5
 80085d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80085d8:	fa20 f304 	lsr.w	r3, r0, r4
 80085dc:	fa01 f205 	lsl.w	r2, r1, r5
 80085e0:	ea43 0302 	orr.w	r3, r3, r2
 80085e4:	fa21 f004 	lsr.w	r0, r1, r4
 80085e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085ec:	fa21 f204 	lsr.w	r2, r1, r4
 80085f0:	ea20 0002 	bic.w	r0, r0, r2
 80085f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80085f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085fc:	bf08      	it	eq
 80085fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008602:	bd70      	pop	{r4, r5, r6, pc}
 8008604:	f094 0f00 	teq	r4, #0
 8008608:	d10f      	bne.n	800862a <__aeabi_dmul+0x1c2>
 800860a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800860e:	0040      	lsls	r0, r0, #1
 8008610:	eb41 0101 	adc.w	r1, r1, r1
 8008614:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008618:	bf08      	it	eq
 800861a:	3c01      	subeq	r4, #1
 800861c:	d0f7      	beq.n	800860e <__aeabi_dmul+0x1a6>
 800861e:	ea41 0106 	orr.w	r1, r1, r6
 8008622:	f095 0f00 	teq	r5, #0
 8008626:	bf18      	it	ne
 8008628:	4770      	bxne	lr
 800862a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800862e:	0052      	lsls	r2, r2, #1
 8008630:	eb43 0303 	adc.w	r3, r3, r3
 8008634:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8008638:	bf08      	it	eq
 800863a:	3d01      	subeq	r5, #1
 800863c:	d0f7      	beq.n	800862e <__aeabi_dmul+0x1c6>
 800863e:	ea43 0306 	orr.w	r3, r3, r6
 8008642:	4770      	bx	lr
 8008644:	ea94 0f0c 	teq	r4, ip
 8008648:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800864c:	bf18      	it	ne
 800864e:	ea95 0f0c 	teqne	r5, ip
 8008652:	d00c      	beq.n	800866e <__aeabi_dmul+0x206>
 8008654:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008658:	bf18      	it	ne
 800865a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800865e:	d1d1      	bne.n	8008604 <__aeabi_dmul+0x19c>
 8008660:	ea81 0103 	eor.w	r1, r1, r3
 8008664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008668:	f04f 0000 	mov.w	r0, #0
 800866c:	bd70      	pop	{r4, r5, r6, pc}
 800866e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008672:	bf06      	itte	eq
 8008674:	4610      	moveq	r0, r2
 8008676:	4619      	moveq	r1, r3
 8008678:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800867c:	d019      	beq.n	80086b2 <__aeabi_dmul+0x24a>
 800867e:	ea94 0f0c 	teq	r4, ip
 8008682:	d102      	bne.n	800868a <__aeabi_dmul+0x222>
 8008684:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008688:	d113      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800868a:	ea95 0f0c 	teq	r5, ip
 800868e:	d105      	bne.n	800869c <__aeabi_dmul+0x234>
 8008690:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8008694:	bf1c      	itt	ne
 8008696:	4610      	movne	r0, r2
 8008698:	4619      	movne	r1, r3
 800869a:	d10a      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800869c:	ea81 0103 	eor.w	r1, r1, r3
 80086a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80086a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80086ac:	f04f 0000 	mov.w	r0, #0
 80086b0:	bd70      	pop	{r4, r5, r6, pc}
 80086b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80086ba:	bd70      	pop	{r4, r5, r6, pc}

080086bc <__aeabi_ddiv>:
 80086bc:	b570      	push	{r4, r5, r6, lr}
 80086be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80086c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80086c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80086ca:	bf1d      	ittte	ne
 80086cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80086d0:	ea94 0f0c 	teqne	r4, ip
 80086d4:	ea95 0f0c 	teqne	r5, ip
 80086d8:	f000 f8a7 	bleq	800882a <__aeabi_ddiv+0x16e>
 80086dc:	eba4 0405 	sub.w	r4, r4, r5
 80086e0:	ea81 0e03 	eor.w	lr, r1, r3
 80086e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80086e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80086ec:	f000 8088 	beq.w	8008800 <__aeabi_ddiv+0x144>
 80086f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80086f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80086f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80086fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8008700:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8008704:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8008708:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800870c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008710:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8008714:	429d      	cmp	r5, r3
 8008716:	bf08      	it	eq
 8008718:	4296      	cmpeq	r6, r2
 800871a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800871e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8008722:	d202      	bcs.n	800872a <__aeabi_ddiv+0x6e>
 8008724:	085b      	lsrs	r3, r3, #1
 8008726:	ea4f 0232 	mov.w	r2, r2, rrx
 800872a:	1ab6      	subs	r6, r6, r2
 800872c:	eb65 0503 	sbc.w	r5, r5, r3
 8008730:	085b      	lsrs	r3, r3, #1
 8008732:	ea4f 0232 	mov.w	r2, r2, rrx
 8008736:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800873a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800873e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008742:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008746:	bf22      	ittt	cs
 8008748:	1ab6      	subcs	r6, r6, r2
 800874a:	4675      	movcs	r5, lr
 800874c:	ea40 000c 	orrcs.w	r0, r0, ip
 8008750:	085b      	lsrs	r3, r3, #1
 8008752:	ea4f 0232 	mov.w	r2, r2, rrx
 8008756:	ebb6 0e02 	subs.w	lr, r6, r2
 800875a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800875e:	bf22      	ittt	cs
 8008760:	1ab6      	subcs	r6, r6, r2
 8008762:	4675      	movcs	r5, lr
 8008764:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008768:	085b      	lsrs	r3, r3, #1
 800876a:	ea4f 0232 	mov.w	r2, r2, rrx
 800876e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008772:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008776:	bf22      	ittt	cs
 8008778:	1ab6      	subcs	r6, r6, r2
 800877a:	4675      	movcs	r5, lr
 800877c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008780:	085b      	lsrs	r3, r3, #1
 8008782:	ea4f 0232 	mov.w	r2, r2, rrx
 8008786:	ebb6 0e02 	subs.w	lr, r6, r2
 800878a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800878e:	bf22      	ittt	cs
 8008790:	1ab6      	subcs	r6, r6, r2
 8008792:	4675      	movcs	r5, lr
 8008794:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008798:	ea55 0e06 	orrs.w	lr, r5, r6
 800879c:	d018      	beq.n	80087d0 <__aeabi_ddiv+0x114>
 800879e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80087a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80087a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80087aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80087ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80087b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80087b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80087ba:	d1c0      	bne.n	800873e <__aeabi_ddiv+0x82>
 80087bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087c0:	d10b      	bne.n	80087da <__aeabi_ddiv+0x11e>
 80087c2:	ea41 0100 	orr.w	r1, r1, r0
 80087c6:	f04f 0000 	mov.w	r0, #0
 80087ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80087ce:	e7b6      	b.n	800873e <__aeabi_ddiv+0x82>
 80087d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087d4:	bf04      	itt	eq
 80087d6:	4301      	orreq	r1, r0
 80087d8:	2000      	moveq	r0, #0
 80087da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80087de:	bf88      	it	hi
 80087e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80087e4:	f63f aeaf 	bhi.w	8008546 <__aeabi_dmul+0xde>
 80087e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80087ec:	bf04      	itt	eq
 80087ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80087f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80087f6:	f150 0000 	adcs.w	r0, r0, #0
 80087fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80087fe:	bd70      	pop	{r4, r5, r6, pc}
 8008800:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8008804:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8008808:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800880c:	bfc2      	ittt	gt
 800880e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008812:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008816:	bd70      	popgt	{r4, r5, r6, pc}
 8008818:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800881c:	f04f 0e00 	mov.w	lr, #0
 8008820:	3c01      	subs	r4, #1
 8008822:	e690      	b.n	8008546 <__aeabi_dmul+0xde>
 8008824:	ea45 0e06 	orr.w	lr, r5, r6
 8008828:	e68d      	b.n	8008546 <__aeabi_dmul+0xde>
 800882a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800882e:	ea94 0f0c 	teq	r4, ip
 8008832:	bf08      	it	eq
 8008834:	ea95 0f0c 	teqeq	r5, ip
 8008838:	f43f af3b 	beq.w	80086b2 <__aeabi_dmul+0x24a>
 800883c:	ea94 0f0c 	teq	r4, ip
 8008840:	d10a      	bne.n	8008858 <__aeabi_ddiv+0x19c>
 8008842:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008846:	f47f af34 	bne.w	80086b2 <__aeabi_dmul+0x24a>
 800884a:	ea95 0f0c 	teq	r5, ip
 800884e:	f47f af25 	bne.w	800869c <__aeabi_dmul+0x234>
 8008852:	4610      	mov	r0, r2
 8008854:	4619      	mov	r1, r3
 8008856:	e72c      	b.n	80086b2 <__aeabi_dmul+0x24a>
 8008858:	ea95 0f0c 	teq	r5, ip
 800885c:	d106      	bne.n	800886c <__aeabi_ddiv+0x1b0>
 800885e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008862:	f43f aefd 	beq.w	8008660 <__aeabi_dmul+0x1f8>
 8008866:	4610      	mov	r0, r2
 8008868:	4619      	mov	r1, r3
 800886a:	e722      	b.n	80086b2 <__aeabi_dmul+0x24a>
 800886c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008870:	bf18      	it	ne
 8008872:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008876:	f47f aec5 	bne.w	8008604 <__aeabi_dmul+0x19c>
 800887a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800887e:	f47f af0d 	bne.w	800869c <__aeabi_dmul+0x234>
 8008882:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8008886:	f47f aeeb 	bne.w	8008660 <__aeabi_dmul+0x1f8>
 800888a:	e712      	b.n	80086b2 <__aeabi_dmul+0x24a>

0800888c <__gedf2>:
 800888c:	f04f 3cff 	mov.w	ip, #4294967295
 8008890:	e006      	b.n	80088a0 <__cmpdf2+0x4>
 8008892:	bf00      	nop

08008894 <__ledf2>:
 8008894:	f04f 0c01 	mov.w	ip, #1
 8008898:	e002      	b.n	80088a0 <__cmpdf2+0x4>
 800889a:	bf00      	nop

0800889c <__cmpdf2>:
 800889c:	f04f 0c01 	mov.w	ip, #1
 80088a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80088a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80088b0:	bf18      	it	ne
 80088b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80088b6:	d01b      	beq.n	80088f0 <__cmpdf2+0x54>
 80088b8:	b001      	add	sp, #4
 80088ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80088be:	bf0c      	ite	eq
 80088c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80088c4:	ea91 0f03 	teqne	r1, r3
 80088c8:	bf02      	ittt	eq
 80088ca:	ea90 0f02 	teqeq	r0, r2
 80088ce:	2000      	moveq	r0, #0
 80088d0:	4770      	bxeq	lr
 80088d2:	f110 0f00 	cmn.w	r0, #0
 80088d6:	ea91 0f03 	teq	r1, r3
 80088da:	bf58      	it	pl
 80088dc:	4299      	cmppl	r1, r3
 80088de:	bf08      	it	eq
 80088e0:	4290      	cmpeq	r0, r2
 80088e2:	bf2c      	ite	cs
 80088e4:	17d8      	asrcs	r0, r3, #31
 80088e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80088ea:	f040 0001 	orr.w	r0, r0, #1
 80088ee:	4770      	bx	lr
 80088f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088f8:	d102      	bne.n	8008900 <__cmpdf2+0x64>
 80088fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80088fe:	d107      	bne.n	8008910 <__cmpdf2+0x74>
 8008900:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008908:	d1d6      	bne.n	80088b8 <__cmpdf2+0x1c>
 800890a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800890e:	d0d3      	beq.n	80088b8 <__cmpdf2+0x1c>
 8008910:	f85d 0b04 	ldr.w	r0, [sp], #4
 8008914:	4770      	bx	lr
 8008916:	bf00      	nop

08008918 <__aeabi_cdrcmple>:
 8008918:	4684      	mov	ip, r0
 800891a:	4610      	mov	r0, r2
 800891c:	4662      	mov	r2, ip
 800891e:	468c      	mov	ip, r1
 8008920:	4619      	mov	r1, r3
 8008922:	4663      	mov	r3, ip
 8008924:	e000      	b.n	8008928 <__aeabi_cdcmpeq>
 8008926:	bf00      	nop

08008928 <__aeabi_cdcmpeq>:
 8008928:	b501      	push	{r0, lr}
 800892a:	f7ff ffb7 	bl	800889c <__cmpdf2>
 800892e:	2800      	cmp	r0, #0
 8008930:	bf48      	it	mi
 8008932:	f110 0f00 	cmnmi.w	r0, #0
 8008936:	bd01      	pop	{r0, pc}

08008938 <__aeabi_dcmpeq>:
 8008938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800893c:	f7ff fff4 	bl	8008928 <__aeabi_cdcmpeq>
 8008940:	bf0c      	ite	eq
 8008942:	2001      	moveq	r0, #1
 8008944:	2000      	movne	r0, #0
 8008946:	f85d fb08 	ldr.w	pc, [sp], #8
 800894a:	bf00      	nop

0800894c <__aeabi_dcmplt>:
 800894c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008950:	f7ff ffea 	bl	8008928 <__aeabi_cdcmpeq>
 8008954:	bf34      	ite	cc
 8008956:	2001      	movcc	r0, #1
 8008958:	2000      	movcs	r0, #0
 800895a:	f85d fb08 	ldr.w	pc, [sp], #8
 800895e:	bf00      	nop

08008960 <__aeabi_dcmple>:
 8008960:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008964:	f7ff ffe0 	bl	8008928 <__aeabi_cdcmpeq>
 8008968:	bf94      	ite	ls
 800896a:	2001      	movls	r0, #1
 800896c:	2000      	movhi	r0, #0
 800896e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008972:	bf00      	nop

08008974 <__aeabi_dcmpge>:
 8008974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008978:	f7ff ffce 	bl	8008918 <__aeabi_cdrcmple>
 800897c:	bf94      	ite	ls
 800897e:	2001      	movls	r0, #1
 8008980:	2000      	movhi	r0, #0
 8008982:	f85d fb08 	ldr.w	pc, [sp], #8
 8008986:	bf00      	nop

08008988 <__aeabi_dcmpgt>:
 8008988:	f84d ed08 	str.w	lr, [sp, #-8]!
 800898c:	f7ff ffc4 	bl	8008918 <__aeabi_cdrcmple>
 8008990:	bf34      	ite	cc
 8008992:	2001      	movcc	r0, #1
 8008994:	2000      	movcs	r0, #0
 8008996:	f85d fb08 	ldr.w	pc, [sp], #8
 800899a:	bf00      	nop

0800899c <__aeabi_dcmpun>:
 800899c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80089a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089a4:	d102      	bne.n	80089ac <__aeabi_dcmpun+0x10>
 80089a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80089aa:	d10a      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80089b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089b4:	d102      	bne.n	80089bc <__aeabi_dcmpun+0x20>
 80089b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80089ba:	d102      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089bc:	f04f 0000 	mov.w	r0, #0
 80089c0:	4770      	bx	lr
 80089c2:	f04f 0001 	mov.w	r0, #1
 80089c6:	4770      	bx	lr

080089c8 <__aeabi_d2iz>:
 80089c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80089cc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80089d0:	d215      	bcs.n	80089fe <__aeabi_d2iz+0x36>
 80089d2:	d511      	bpl.n	80089f8 <__aeabi_d2iz+0x30>
 80089d4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80089d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80089dc:	d912      	bls.n	8008a04 <__aeabi_d2iz+0x3c>
 80089de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80089e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80089ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80089ee:	fa23 f002 	lsr.w	r0, r3, r2
 80089f2:	bf18      	it	ne
 80089f4:	4240      	negne	r0, r0
 80089f6:	4770      	bx	lr
 80089f8:	f04f 0000 	mov.w	r0, #0
 80089fc:	4770      	bx	lr
 80089fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a02:	d105      	bne.n	8008a10 <__aeabi_d2iz+0x48>
 8008a04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8008a08:	bf08      	it	eq
 8008a0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8008a0e:	4770      	bx	lr
 8008a10:	f04f 0000 	mov.w	r0, #0
 8008a14:	4770      	bx	lr
 8008a16:	bf00      	nop

08008a18 <__aeabi_d2uiz>:
 8008a18:	004a      	lsls	r2, r1, #1
 8008a1a:	d211      	bcs.n	8008a40 <__aeabi_d2uiz+0x28>
 8008a1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8008a20:	d211      	bcs.n	8008a46 <__aeabi_d2uiz+0x2e>
 8008a22:	d50d      	bpl.n	8008a40 <__aeabi_d2uiz+0x28>
 8008a24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8008a28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008a2c:	d40e      	bmi.n	8008a4c <__aeabi_d2uiz+0x34>
 8008a2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008a32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008a36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008a3a:	fa23 f002 	lsr.w	r0, r3, r2
 8008a3e:	4770      	bx	lr
 8008a40:	f04f 0000 	mov.w	r0, #0
 8008a44:	4770      	bx	lr
 8008a46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a4a:	d102      	bne.n	8008a52 <__aeabi_d2uiz+0x3a>
 8008a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a50:	4770      	bx	lr
 8008a52:	f04f 0000 	mov.w	r0, #0
 8008a56:	4770      	bx	lr

08008a58 <__aeabi_d2f>:
 8008a58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008a5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8008a60:	bf24      	itt	cs
 8008a62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8008a66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8008a6a:	d90d      	bls.n	8008a88 <__aeabi_d2f+0x30>
 8008a6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8008a70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8008a74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8008a78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8008a7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8008a80:	bf08      	it	eq
 8008a82:	f020 0001 	biceq.w	r0, r0, #1
 8008a86:	4770      	bx	lr
 8008a88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8008a8c:	d121      	bne.n	8008ad2 <__aeabi_d2f+0x7a>
 8008a8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8008a92:	bfbc      	itt	lt
 8008a94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8008a98:	4770      	bxlt	lr
 8008a9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008a9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8008aa2:	f1c2 0218 	rsb	r2, r2, #24
 8008aa6:	f1c2 0c20 	rsb	ip, r2, #32
 8008aaa:	fa10 f30c 	lsls.w	r3, r0, ip
 8008aae:	fa20 f002 	lsr.w	r0, r0, r2
 8008ab2:	bf18      	it	ne
 8008ab4:	f040 0001 	orrne.w	r0, r0, #1
 8008ab8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008abc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8008ac0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8008ac4:	ea40 000c 	orr.w	r0, r0, ip
 8008ac8:	fa23 f302 	lsr.w	r3, r3, r2
 8008acc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008ad0:	e7cc      	b.n	8008a6c <__aeabi_d2f+0x14>
 8008ad2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8008ad6:	d107      	bne.n	8008ae8 <__aeabi_d2f+0x90>
 8008ad8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8008adc:	bf1e      	ittt	ne
 8008ade:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8008ae2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8008ae6:	4770      	bxne	lr
 8008ae8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8008aec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8008af0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8008af4:	4770      	bx	lr
 8008af6:	bf00      	nop

08008af8 <__aeabi_uldivmod>:
 8008af8:	b953      	cbnz	r3, 8008b10 <__aeabi_uldivmod+0x18>
 8008afa:	b94a      	cbnz	r2, 8008b10 <__aeabi_uldivmod+0x18>
 8008afc:	2900      	cmp	r1, #0
 8008afe:	bf08      	it	eq
 8008b00:	2800      	cmpeq	r0, #0
 8008b02:	bf1c      	itt	ne
 8008b04:	f04f 31ff 	movne.w	r1, #4294967295
 8008b08:	f04f 30ff 	movne.w	r0, #4294967295
 8008b0c:	f000 b972 	b.w	8008df4 <__aeabi_idiv0>
 8008b10:	f1ad 0c08 	sub.w	ip, sp, #8
 8008b14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008b18:	f000 f806 	bl	8008b28 <__udivmoddi4>
 8008b1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008b20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008b24:	b004      	add	sp, #16
 8008b26:	4770      	bx	lr

08008b28 <__udivmoddi4>:
 8008b28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b2c:	9e08      	ldr	r6, [sp, #32]
 8008b2e:	4604      	mov	r4, r0
 8008b30:	4688      	mov	r8, r1
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d14b      	bne.n	8008bce <__udivmoddi4+0xa6>
 8008b36:	428a      	cmp	r2, r1
 8008b38:	4615      	mov	r5, r2
 8008b3a:	d967      	bls.n	8008c0c <__udivmoddi4+0xe4>
 8008b3c:	fab2 f282 	clz	r2, r2
 8008b40:	b14a      	cbz	r2, 8008b56 <__udivmoddi4+0x2e>
 8008b42:	f1c2 0720 	rsb	r7, r2, #32
 8008b46:	fa01 f302 	lsl.w	r3, r1, r2
 8008b4a:	fa20 f707 	lsr.w	r7, r0, r7
 8008b4e:	4095      	lsls	r5, r2
 8008b50:	ea47 0803 	orr.w	r8, r7, r3
 8008b54:	4094      	lsls	r4, r2
 8008b56:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008b5a:	0c23      	lsrs	r3, r4, #16
 8008b5c:	fbb8 f7fe 	udiv	r7, r8, lr
 8008b60:	fa1f fc85 	uxth.w	ip, r5
 8008b64:	fb0e 8817 	mls	r8, lr, r7, r8
 8008b68:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008b6c:	fb07 f10c 	mul.w	r1, r7, ip
 8008b70:	4299      	cmp	r1, r3
 8008b72:	d909      	bls.n	8008b88 <__udivmoddi4+0x60>
 8008b74:	18eb      	adds	r3, r5, r3
 8008b76:	f107 30ff 	add.w	r0, r7, #4294967295
 8008b7a:	f080 811b 	bcs.w	8008db4 <__udivmoddi4+0x28c>
 8008b7e:	4299      	cmp	r1, r3
 8008b80:	f240 8118 	bls.w	8008db4 <__udivmoddi4+0x28c>
 8008b84:	3f02      	subs	r7, #2
 8008b86:	442b      	add	r3, r5
 8008b88:	1a5b      	subs	r3, r3, r1
 8008b8a:	b2a4      	uxth	r4, r4
 8008b8c:	fbb3 f0fe 	udiv	r0, r3, lr
 8008b90:	fb0e 3310 	mls	r3, lr, r0, r3
 8008b94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8008b98:	fb00 fc0c 	mul.w	ip, r0, ip
 8008b9c:	45a4      	cmp	ip, r4
 8008b9e:	d909      	bls.n	8008bb4 <__udivmoddi4+0x8c>
 8008ba0:	192c      	adds	r4, r5, r4
 8008ba2:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ba6:	f080 8107 	bcs.w	8008db8 <__udivmoddi4+0x290>
 8008baa:	45a4      	cmp	ip, r4
 8008bac:	f240 8104 	bls.w	8008db8 <__udivmoddi4+0x290>
 8008bb0:	3802      	subs	r0, #2
 8008bb2:	442c      	add	r4, r5
 8008bb4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8008bb8:	eba4 040c 	sub.w	r4, r4, ip
 8008bbc:	2700      	movs	r7, #0
 8008bbe:	b11e      	cbz	r6, 8008bc8 <__udivmoddi4+0xa0>
 8008bc0:	40d4      	lsrs	r4, r2
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	e9c6 4300 	strd	r4, r3, [r6]
 8008bc8:	4639      	mov	r1, r7
 8008bca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bce:	428b      	cmp	r3, r1
 8008bd0:	d909      	bls.n	8008be6 <__udivmoddi4+0xbe>
 8008bd2:	2e00      	cmp	r6, #0
 8008bd4:	f000 80eb 	beq.w	8008dae <__udivmoddi4+0x286>
 8008bd8:	2700      	movs	r7, #0
 8008bda:	e9c6 0100 	strd	r0, r1, [r6]
 8008bde:	4638      	mov	r0, r7
 8008be0:	4639      	mov	r1, r7
 8008be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008be6:	fab3 f783 	clz	r7, r3
 8008bea:	2f00      	cmp	r7, #0
 8008bec:	d147      	bne.n	8008c7e <__udivmoddi4+0x156>
 8008bee:	428b      	cmp	r3, r1
 8008bf0:	d302      	bcc.n	8008bf8 <__udivmoddi4+0xd0>
 8008bf2:	4282      	cmp	r2, r0
 8008bf4:	f200 80fa 	bhi.w	8008dec <__udivmoddi4+0x2c4>
 8008bf8:	1a84      	subs	r4, r0, r2
 8008bfa:	eb61 0303 	sbc.w	r3, r1, r3
 8008bfe:	2001      	movs	r0, #1
 8008c00:	4698      	mov	r8, r3
 8008c02:	2e00      	cmp	r6, #0
 8008c04:	d0e0      	beq.n	8008bc8 <__udivmoddi4+0xa0>
 8008c06:	e9c6 4800 	strd	r4, r8, [r6]
 8008c0a:	e7dd      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008c0c:	b902      	cbnz	r2, 8008c10 <__udivmoddi4+0xe8>
 8008c0e:	deff      	udf	#255	; 0xff
 8008c10:	fab2 f282 	clz	r2, r2
 8008c14:	2a00      	cmp	r2, #0
 8008c16:	f040 808f 	bne.w	8008d38 <__udivmoddi4+0x210>
 8008c1a:	1b49      	subs	r1, r1, r5
 8008c1c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008c20:	fa1f f885 	uxth.w	r8, r5
 8008c24:	2701      	movs	r7, #1
 8008c26:	fbb1 fcfe 	udiv	ip, r1, lr
 8008c2a:	0c23      	lsrs	r3, r4, #16
 8008c2c:	fb0e 111c 	mls	r1, lr, ip, r1
 8008c30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008c34:	fb08 f10c 	mul.w	r1, r8, ip
 8008c38:	4299      	cmp	r1, r3
 8008c3a:	d907      	bls.n	8008c4c <__udivmoddi4+0x124>
 8008c3c:	18eb      	adds	r3, r5, r3
 8008c3e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8008c42:	d202      	bcs.n	8008c4a <__udivmoddi4+0x122>
 8008c44:	4299      	cmp	r1, r3
 8008c46:	f200 80cd 	bhi.w	8008de4 <__udivmoddi4+0x2bc>
 8008c4a:	4684      	mov	ip, r0
 8008c4c:	1a59      	subs	r1, r3, r1
 8008c4e:	b2a3      	uxth	r3, r4
 8008c50:	fbb1 f0fe 	udiv	r0, r1, lr
 8008c54:	fb0e 1410 	mls	r4, lr, r0, r1
 8008c58:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8008c5c:	fb08 f800 	mul.w	r8, r8, r0
 8008c60:	45a0      	cmp	r8, r4
 8008c62:	d907      	bls.n	8008c74 <__udivmoddi4+0x14c>
 8008c64:	192c      	adds	r4, r5, r4
 8008c66:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c6a:	d202      	bcs.n	8008c72 <__udivmoddi4+0x14a>
 8008c6c:	45a0      	cmp	r8, r4
 8008c6e:	f200 80b6 	bhi.w	8008dde <__udivmoddi4+0x2b6>
 8008c72:	4618      	mov	r0, r3
 8008c74:	eba4 0408 	sub.w	r4, r4, r8
 8008c78:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8008c7c:	e79f      	b.n	8008bbe <__udivmoddi4+0x96>
 8008c7e:	f1c7 0c20 	rsb	ip, r7, #32
 8008c82:	40bb      	lsls	r3, r7
 8008c84:	fa22 fe0c 	lsr.w	lr, r2, ip
 8008c88:	ea4e 0e03 	orr.w	lr, lr, r3
 8008c8c:	fa01 f407 	lsl.w	r4, r1, r7
 8008c90:	fa20 f50c 	lsr.w	r5, r0, ip
 8008c94:	fa21 f30c 	lsr.w	r3, r1, ip
 8008c98:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8008c9c:	4325      	orrs	r5, r4
 8008c9e:	fbb3 f9f8 	udiv	r9, r3, r8
 8008ca2:	0c2c      	lsrs	r4, r5, #16
 8008ca4:	fb08 3319 	mls	r3, r8, r9, r3
 8008ca8:	fa1f fa8e 	uxth.w	sl, lr
 8008cac:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8008cb0:	fb09 f40a 	mul.w	r4, r9, sl
 8008cb4:	429c      	cmp	r4, r3
 8008cb6:	fa02 f207 	lsl.w	r2, r2, r7
 8008cba:	fa00 f107 	lsl.w	r1, r0, r7
 8008cbe:	d90b      	bls.n	8008cd8 <__udivmoddi4+0x1b0>
 8008cc0:	eb1e 0303 	adds.w	r3, lr, r3
 8008cc4:	f109 30ff 	add.w	r0, r9, #4294967295
 8008cc8:	f080 8087 	bcs.w	8008dda <__udivmoddi4+0x2b2>
 8008ccc:	429c      	cmp	r4, r3
 8008cce:	f240 8084 	bls.w	8008dda <__udivmoddi4+0x2b2>
 8008cd2:	f1a9 0902 	sub.w	r9, r9, #2
 8008cd6:	4473      	add	r3, lr
 8008cd8:	1b1b      	subs	r3, r3, r4
 8008cda:	b2ad      	uxth	r5, r5
 8008cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8008ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8008ce4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8008ce8:	fb00 fa0a 	mul.w	sl, r0, sl
 8008cec:	45a2      	cmp	sl, r4
 8008cee:	d908      	bls.n	8008d02 <__udivmoddi4+0x1da>
 8008cf0:	eb1e 0404 	adds.w	r4, lr, r4
 8008cf4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008cf8:	d26b      	bcs.n	8008dd2 <__udivmoddi4+0x2aa>
 8008cfa:	45a2      	cmp	sl, r4
 8008cfc:	d969      	bls.n	8008dd2 <__udivmoddi4+0x2aa>
 8008cfe:	3802      	subs	r0, #2
 8008d00:	4474      	add	r4, lr
 8008d02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8008d06:	fba0 8902 	umull	r8, r9, r0, r2
 8008d0a:	eba4 040a 	sub.w	r4, r4, sl
 8008d0e:	454c      	cmp	r4, r9
 8008d10:	46c2      	mov	sl, r8
 8008d12:	464b      	mov	r3, r9
 8008d14:	d354      	bcc.n	8008dc0 <__udivmoddi4+0x298>
 8008d16:	d051      	beq.n	8008dbc <__udivmoddi4+0x294>
 8008d18:	2e00      	cmp	r6, #0
 8008d1a:	d069      	beq.n	8008df0 <__udivmoddi4+0x2c8>
 8008d1c:	ebb1 050a 	subs.w	r5, r1, sl
 8008d20:	eb64 0403 	sbc.w	r4, r4, r3
 8008d24:	fa04 fc0c 	lsl.w	ip, r4, ip
 8008d28:	40fd      	lsrs	r5, r7
 8008d2a:	40fc      	lsrs	r4, r7
 8008d2c:	ea4c 0505 	orr.w	r5, ip, r5
 8008d30:	e9c6 5400 	strd	r5, r4, [r6]
 8008d34:	2700      	movs	r7, #0
 8008d36:	e747      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008d38:	f1c2 0320 	rsb	r3, r2, #32
 8008d3c:	fa20 f703 	lsr.w	r7, r0, r3
 8008d40:	4095      	lsls	r5, r2
 8008d42:	fa01 f002 	lsl.w	r0, r1, r2
 8008d46:	fa21 f303 	lsr.w	r3, r1, r3
 8008d4a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008d4e:	4338      	orrs	r0, r7
 8008d50:	0c01      	lsrs	r1, r0, #16
 8008d52:	fbb3 f7fe 	udiv	r7, r3, lr
 8008d56:	fa1f f885 	uxth.w	r8, r5
 8008d5a:	fb0e 3317 	mls	r3, lr, r7, r3
 8008d5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d62:	fb07 f308 	mul.w	r3, r7, r8
 8008d66:	428b      	cmp	r3, r1
 8008d68:	fa04 f402 	lsl.w	r4, r4, r2
 8008d6c:	d907      	bls.n	8008d7e <__udivmoddi4+0x256>
 8008d6e:	1869      	adds	r1, r5, r1
 8008d70:	f107 3cff 	add.w	ip, r7, #4294967295
 8008d74:	d22f      	bcs.n	8008dd6 <__udivmoddi4+0x2ae>
 8008d76:	428b      	cmp	r3, r1
 8008d78:	d92d      	bls.n	8008dd6 <__udivmoddi4+0x2ae>
 8008d7a:	3f02      	subs	r7, #2
 8008d7c:	4429      	add	r1, r5
 8008d7e:	1acb      	subs	r3, r1, r3
 8008d80:	b281      	uxth	r1, r0
 8008d82:	fbb3 f0fe 	udiv	r0, r3, lr
 8008d86:	fb0e 3310 	mls	r3, lr, r0, r3
 8008d8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d8e:	fb00 f308 	mul.w	r3, r0, r8
 8008d92:	428b      	cmp	r3, r1
 8008d94:	d907      	bls.n	8008da6 <__udivmoddi4+0x27e>
 8008d96:	1869      	adds	r1, r5, r1
 8008d98:	f100 3cff 	add.w	ip, r0, #4294967295
 8008d9c:	d217      	bcs.n	8008dce <__udivmoddi4+0x2a6>
 8008d9e:	428b      	cmp	r3, r1
 8008da0:	d915      	bls.n	8008dce <__udivmoddi4+0x2a6>
 8008da2:	3802      	subs	r0, #2
 8008da4:	4429      	add	r1, r5
 8008da6:	1ac9      	subs	r1, r1, r3
 8008da8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8008dac:	e73b      	b.n	8008c26 <__udivmoddi4+0xfe>
 8008dae:	4637      	mov	r7, r6
 8008db0:	4630      	mov	r0, r6
 8008db2:	e709      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008db4:	4607      	mov	r7, r0
 8008db6:	e6e7      	b.n	8008b88 <__udivmoddi4+0x60>
 8008db8:	4618      	mov	r0, r3
 8008dba:	e6fb      	b.n	8008bb4 <__udivmoddi4+0x8c>
 8008dbc:	4541      	cmp	r1, r8
 8008dbe:	d2ab      	bcs.n	8008d18 <__udivmoddi4+0x1f0>
 8008dc0:	ebb8 0a02 	subs.w	sl, r8, r2
 8008dc4:	eb69 020e 	sbc.w	r2, r9, lr
 8008dc8:	3801      	subs	r0, #1
 8008dca:	4613      	mov	r3, r2
 8008dcc:	e7a4      	b.n	8008d18 <__udivmoddi4+0x1f0>
 8008dce:	4660      	mov	r0, ip
 8008dd0:	e7e9      	b.n	8008da6 <__udivmoddi4+0x27e>
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	e795      	b.n	8008d02 <__udivmoddi4+0x1da>
 8008dd6:	4667      	mov	r7, ip
 8008dd8:	e7d1      	b.n	8008d7e <__udivmoddi4+0x256>
 8008dda:	4681      	mov	r9, r0
 8008ddc:	e77c      	b.n	8008cd8 <__udivmoddi4+0x1b0>
 8008dde:	3802      	subs	r0, #2
 8008de0:	442c      	add	r4, r5
 8008de2:	e747      	b.n	8008c74 <__udivmoddi4+0x14c>
 8008de4:	f1ac 0c02 	sub.w	ip, ip, #2
 8008de8:	442b      	add	r3, r5
 8008dea:	e72f      	b.n	8008c4c <__udivmoddi4+0x124>
 8008dec:	4638      	mov	r0, r7
 8008dee:	e708      	b.n	8008c02 <__udivmoddi4+0xda>
 8008df0:	4637      	mov	r7, r6
 8008df2:	e6e9      	b.n	8008bc8 <__udivmoddi4+0xa0>

08008df4 <__aeabi_idiv0>:
 8008df4:	4770      	bx	lr
 8008df6:	bf00      	nop

08008df8 <InitPosition>:
}


void InitPosition()
{
	Pos.X = 0;
 8008df8:	4b04      	ldr	r3, [pc, #16]	; (8008e0c <InitPosition+0x14>)
 8008dfa:	2200      	movs	r2, #0
	Pos.Y = 0;
	Pos.Car = north;
	Pos.Dir = front;
	Pos.Act = Wait;
 8008dfc:	2004      	movs	r0, #4
	Pos.WallSaf = wall_warn;//
 8008dfe:	2101      	movs	r1, #1
	Pos.Act = Wait;
 8008e00:	7198      	strb	r0, [r3, #6]
	Pos.WallSaf = wall_warn;//
 8008e02:	71d9      	strb	r1, [r3, #7]
	Pos.X = 0;
 8008e04:	801a      	strh	r2, [r3, #0]
	Pos.Car = north;
 8008e06:	715a      	strb	r2, [r3, #5]
	Pos.Dir = front;
 8008e08:	711a      	strb	r2, [r3, #4]

}
 8008e0a:	4770      	bx	lr
 8008e0c:	20000004 	.word	0x20000004

08008e10 <WaitStopAndReset>:
//	KeepCounter[LEFT] = INITIAL_PULSE;
//	KeepCounter[RIGHT] = INITIAL_PULSE;
//}

void WaitStopAndReset()
{
 8008e10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e14:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8008e88 <WaitStopAndReset+0x78>
 8008e18:	f8df 8070 	ldr.w	r8, [pc, #112]	; 8008e8c <WaitStopAndReset+0x7c>
 8008e1c:	4f16      	ldr	r7, [pc, #88]	; (8008e78 <WaitStopAndReset+0x68>)
 8008e1e:	4e17      	ldr	r6, [pc, #92]	; (8008e7c <WaitStopAndReset+0x6c>)
 8008e20:	4d17      	ldr	r5, [pc, #92]	; (8008e80 <WaitStopAndReset+0x70>)
 8008e22:	ed2d 8b02 	vpush	{d8}
//	ControlWall();//
	do
	{

		//
		TargetVelocity[BODY] = 0;
 8008e26:	2400      	movs	r4, #0
		Acceleration = 0;
		//PIDChangeFlag( D_, 0);
		TargetAngularV = 0;
		AngularAcceleration = 0;
		//AngularV = 0;
		if(CurrentVelocity[LEFT] > 500)
 8008e28:	ed9f 8a16 	vldr	s16, [pc, #88]	; 8008e84 <WaitStopAndReset+0x74>
 8008e2c:	e006      	b.n	8008e3c <WaitStopAndReset+0x2c>
			ChangeLED(2);
			//printf("\r\n");

	}while(CurrentVelocity[BODY] != 0);
 8008e2e:	edd5 7a02 	vldr	s15, [r5, #8]
 8008e32:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008e36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e3a:	d016      	beq.n	8008e6a <WaitStopAndReset+0x5a>
		TargetVelocity[BODY] = 0;
 8008e3c:	f8c9 4008 	str.w	r4, [r9, #8]
		Acceleration = 0;
 8008e40:	f8c8 4000 	str.w	r4, [r8]
		TargetAngularV = 0;
 8008e44:	603c      	str	r4, [r7, #0]
		AngularAcceleration = 0;
 8008e46:	6034      	str	r4, [r6, #0]
		if(CurrentVelocity[LEFT] > 500)
 8008e48:	edd5 7a00 	vldr	s15, [r5]
 8008e4c:	eef4 7ac8 	vcmpe.f32	s15, s16
 8008e50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e54:	ddeb      	ble.n	8008e2e <WaitStopAndReset+0x1e>
			ChangeLED(2);
 8008e56:	2002      	movs	r0, #2
 8008e58:	f004 fd56 	bl	800d908 <ChangeLED>
	}while(CurrentVelocity[BODY] != 0);
 8008e5c:	edd5 7a02 	vldr	s15, [r5, #8]
 8008e60:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008e64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e68:	d1e8      	bne.n	8008e3c <WaitStopAndReset+0x2c>
	HAL_Delay(100);
}
 8008e6a:	ecbd 8b02 	vpop	{d8}
	HAL_Delay(100);
 8008e6e:	2064      	movs	r0, #100	; 0x64
}
 8008e70:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	HAL_Delay(100);
 8008e74:	f005 bb28 	b.w	800e4c8 <HAL_Delay>
 8008e78:	20000c58 	.word	0x20000c58
 8008e7c:	20000234 	.word	0x20000234
 8008e80:	20000c84 	.word	0x20000c84
 8008e84:	43fa0000 	.word	0x43fa0000
 8008e88:	20000c48 	.word	0x20000c48
 8008e8c:	2000022c 	.word	0x2000022c

08008e90 <Rotate>:
	//
	//Angle = (ang_v(t))dt
	//v = v0+at	|	t=v/a	||		ang_v = ang_v0 + ang_accel *t		||	t = ang_v/ang_accel
	//x=0.5*v*v/a	|	a = 0.5*v*v*/x		||		=ang_v0*t+0.5*ang_v^2/ang_accel	||	ang_accel =
	//(mm/((ms)^2)) =  (1ms)**(((mm/s)^2)) /(2*) x = v0t + 0.5at^2 	a=2*(x-v0*t)/t^2 	a = t*vv/(2*x)
	float accel_deg = deg*30/90;
 8008e90:	eef3 6a0e 	vmov.f32	s13, #62	; 0x41f00000  30.0
 8008e94:	ee60 6a26 	vmul.f32	s13, s0, s13
 8008e98:	ed9f 6a9d 	vldr	s12, [pc, #628]	; 8009110 <Rotate+0x280>
	float const_deg = deg*30/90;
	float decel_deg = deg*30/90;
	float angular_acceleration[3] = {
			64*T1*ang_v*ang_v / (2*accel_deg),
 8008e9c:	eddf 7a9d 	vldr	s15, [pc, #628]	; 8009114 <Rotate+0x284>
	TargetAngularV = 0;
 8008ea0:	4b9d      	ldr	r3, [pc, #628]	; (8009118 <Rotate+0x288>)
	float accel_deg = deg*30/90;
 8008ea2:	ee86 7a86 	vdiv.f32	s14, s13, s12
{
 8008ea6:	b570      	push	{r4, r5, r6, lr}
	TargetAngularV = 0;
 8008ea8:	2400      	movs	r4, #0
			64*T1*ang_v*ang_v / (2*accel_deg),
 8008eaa:	ee60 7aa7 	vmul.f32	s15, s1, s15
 8008eae:	ee77 6a07 	vadd.f32	s13, s14, s14
 8008eb2:	ee67 7aa0 	vmul.f32	s15, s15, s1
{
 8008eb6:	ed2d 8b04 	vpush	{d8-d9}
			0,
			64*T1*ang_v*ang_v / (2*decel_deg)
	};
	float move_angle[3] = {
			accel_deg * M_PI/ 180, //
 8008eba:	ee17 0a10 	vmov	r0, s14
	TargetAngularV = 0;
 8008ebe:	601c      	str	r4, [r3, #0]
{
 8008ec0:	eeb0 9a60 	vmov.f32	s18, s1
 8008ec4:	eef0 8a40 	vmov.f32	s17, s0
			64*T1*ang_v*ang_v / (2*accel_deg),
 8008ec8:	ee87 8aa6 	vdiv.f32	s16, s15, s13
			accel_deg * M_PI/ 180, //
 8008ecc:	f7ff fa74 	bl	80083b8 <__aeabi_f2d>
 8008ed0:	a38b      	add	r3, pc, #556	; (adr r3, 8009100 <Rotate+0x270>)
 8008ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ed6:	f7ff fac7 	bl	8008468 <__aeabi_dmul>
 8008eda:	2200      	movs	r2, #0
 8008edc:	4b8f      	ldr	r3, [pc, #572]	; (800911c <Rotate+0x28c>)
 8008ede:	f7ff fbed 	bl	80086bc <__aeabi_ddiv>
 8008ee2:	f7ff fdb9 	bl	8008a58 <__aeabi_d2f>
		}

	}
#endif

	if( ang_v > 0)	//
 8008ee6:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 8008eea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			accel_deg * M_PI/ 180, //
 8008eee:	ee09 0a90 	vmov	s19, r0
	if( ang_v > 0)	//
 8008ef2:	dc0b      	bgt.n	8008f0c <Rotate+0x7c>
				 break;
			 }
		}

	}
	else if( ang_v < 0)
 8008ef4:	f100 808b 	bmi.w	800900e <Rotate+0x17e>
			 		break;
			 }
		}

	}
	AngularAcceleration = 0;
 8008ef8:	4b89      	ldr	r3, [pc, #548]	; (8009120 <Rotate+0x290>)
 8008efa:	601c      	str	r4, [r3, #0]
	//TargetAngularV = 0;
	//printf(" : %f\r\n",AngularV);//1.74
	//printf(" : %f\r\n",AngularAcceleration);

	WaitStopAndReset();
 8008efc:	f7ff ff88 	bl	8008e10 <WaitStopAndReset>
	KeepPulse[BODY] = KeepPulse[BODY];

	//
//	ChangeCardinal();
	//printf("\r\n");
}
 8008f00:	ecbd 8b04 	vpop	{d8-d9}
 8008f04:	4b87      	ldr	r3, [pc, #540]	; (8009124 <Rotate+0x294>)
	KeepPulse[BODY] = KeepPulse[BODY];
 8008f06:	689a      	ldr	r2, [r3, #8]
 8008f08:	609a      	str	r2, [r3, #8]
}
 8008f0a:	bd70      	pop	{r4, r5, r6, pc}
		TargetAngle += move_angle[0];// : + =  
 8008f0c:	4c86      	ldr	r4, [pc, #536]	; (8009128 <Rotate+0x298>)
		while( (TargetAngle > Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 8008f0e:	4d87      	ldr	r5, [pc, #540]	; (800912c <Rotate+0x29c>)
		TargetAngle += move_angle[0];// : + =  
 8008f10:	edd4 7a00 	vldr	s15, [r4]
 8008f14:	4e82      	ldr	r6, [pc, #520]	; (8009120 <Rotate+0x290>)
 8008f16:	ee79 7aa7 	vadd.f32	s15, s19, s15
		ChangeLED(2);
 8008f1a:	2002      	movs	r0, #2
		TargetAngle += move_angle[0];// : + =  
 8008f1c:	edc4 7a00 	vstr	s15, [r4]
		ChangeLED(2);
 8008f20:	f004 fcf2 	bl	800d908 <ChangeLED>
		while( (TargetAngle > Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 8008f24:	ed94 7a00 	vldr	s14, [r4]
 8008f28:	edd5 7a00 	vldr	s15, [r5]
 8008f2c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008f30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f34:	dd0a      	ble.n	8008f4c <Rotate+0xbc>
			AngularAcceleration = angular_acceleration[0]; //
 8008f36:	ed86 8a00 	vstr	s16, [r6]
		while( (TargetAngle > Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 8008f3a:	ed94 7a00 	vldr	s14, [r4]
 8008f3e:	edd5 7a00 	vldr	s15, [r5]
 8008f42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008f46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f4a:	dcf4      	bgt.n	8008f36 <Rotate+0xa6>
		TargetAngle += move_angle[1];// : + =  
 8008f4c:	edd4 7a00 	vldr	s15, [r4]
 8008f50:	ee79 7aa7 	vadd.f32	s15, s19, s15
		ChangeLED(3);
 8008f54:	2003      	movs	r0, #3
		TargetAngle += move_angle[1];// : + =  
 8008f56:	edc4 7a00 	vstr	s15, [r4]
		ChangeLED(3);
 8008f5a:	f004 fcd5 	bl	800d908 <ChangeLED>
		while(TargetAngle > Angle)
 8008f5e:	ed94 7a00 	vldr	s14, [r4]
 8008f62:	edd5 7a00 	vldr	s15, [r5]
 8008f66:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008f6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f6e:	dd0a      	ble.n	8008f86 <Rotate+0xf6>
			AngularAcceleration = angular_acceleration[1];//0
 8008f70:	2300      	movs	r3, #0
 8008f72:	6033      	str	r3, [r6, #0]
		while(TargetAngle > Angle)
 8008f74:	ed94 7a00 	vldr	s14, [r4]
 8008f78:	edd5 7a00 	vldr	s15, [r5]
 8008f7c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008f80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f84:	dcf5      	bgt.n	8008f72 <Rotate+0xe2>
		TargetAngle += move_angle[2];// : + =  
 8008f86:	edd4 7a00 	vldr	s15, [r4]
			 if( AngularV <= 0)
 8008f8a:	4b69      	ldr	r3, [pc, #420]	; (8009130 <Rotate+0x2a0>)
		TargetAngle += move_angle[2];// : + =  
 8008f8c:	ee79 9aa7 	vadd.f32	s19, s19, s15
			 AngularAcceleration = -angular_acceleration[2];
 8008f90:	eeb1 8a48 	vneg.f32	s16, s16
		TargetAngle += move_angle[2];// : + =  
 8008f94:	edc4 9a00 	vstr	s19, [r4]
		while(TargetAngle > Angle)
 8008f98:	e008      	b.n	8008fac <Rotate+0x11c>
			 AngularAcceleration = -angular_acceleration[2];
 8008f9a:	ed86 8a00 	vstr	s16, [r6]
			 if( AngularV <= 0)
 8008f9e:	edd3 7a00 	vldr	s15, [r3]
 8008fa2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008fa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008faa:	d908      	bls.n	8008fbe <Rotate+0x12e>
		while(TargetAngle > Angle)
 8008fac:	ed94 7a00 	vldr	s14, [r4]
 8008fb0:	edd5 7a00 	vldr	s15, [r5]
 8008fb4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008fb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fbc:	dced      	bgt.n	8008f9a <Rotate+0x10a>
	AngularAcceleration = 0;
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	6033      	str	r3, [r6, #0]
	WaitStopAndReset();
 8008fc2:	f7ff ff25 	bl	8008e10 <WaitStopAndReset>
	int target_pulse = (int)( (deg/360) * ROTATE_PULSE);
 8008fc6:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8009134 <Rotate+0x2a4>
 8008fca:	eec8 7aa7 	vdiv.f32	s15, s17, s15
 8008fce:	ee17 0a90 	vmov	r0, s15
 8008fd2:	f7ff f9f1 	bl	80083b8 <__aeabi_f2d>
 8008fd6:	a34c      	add	r3, pc, #304	; (adr r3, 8009108 <Rotate+0x278>)
 8008fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fdc:	f7ff fa44 	bl	8008468 <__aeabi_dmul>
 8008fe0:	f7ff fcf2 	bl	80089c8 <__aeabi_d2iz>
	if(ang_v < 0)
 8008fe4:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 8008fe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	int target_pulse = (int)( (deg/360) * ROTATE_PULSE);
 8008fec:	4602      	mov	r2, r0
	if(ang_v < 0)
 8008fee:	d475      	bmi.n	80090dc <Rotate+0x24c>
		KeepPulse[LEFT] += target_pulse/2;
 8008ff0:	4b4c      	ldr	r3, [pc, #304]	; (8009124 <Rotate+0x294>)
 8008ff2:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
 8008ff6:	681a      	ldr	r2, [r3, #0]
 8008ff8:	1040      	asrs	r0, r0, #1
 8008ffa:	4402      	add	r2, r0
 8008ffc:	601a      	str	r2, [r3, #0]
		KeepPulse[RIGHT] -= target_pulse/2;
 8008ffe:	685a      	ldr	r2, [r3, #4]
}
 8009000:	ecbd 8b04 	vpop	{d8-d9}
		KeepPulse[RIGHT] -= target_pulse/2;
 8009004:	1a10      	subs	r0, r2, r0
 8009006:	6058      	str	r0, [r3, #4]
	KeepPulse[BODY] = KeepPulse[BODY];
 8009008:	689a      	ldr	r2, [r3, #8]
 800900a:	609a      	str	r2, [r3, #8]
}
 800900c:	bd70      	pop	{r4, r5, r6, pc}
		TargetAngle -= move_angle[0];// : + =  
 800900e:	4c46      	ldr	r4, [pc, #280]	; (8009128 <Rotate+0x298>)
		while( (TargetAngle < Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 8009010:	4d46      	ldr	r5, [pc, #280]	; (800912c <Rotate+0x29c>)
		TargetAngle -= move_angle[0];// : + =  
 8009012:	edd4 7a00 	vldr	s15, [r4]
 8009016:	4e42      	ldr	r6, [pc, #264]	; (8009120 <Rotate+0x290>)
 8009018:	ee77 7ae9 	vsub.f32	s15, s15, s19
 800901c:	edc4 7a00 	vstr	s15, [r4]
		while( (TargetAngle < Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 8009020:	ed94 7a00 	vldr	s14, [r4]
 8009024:	edd5 7a00 	vldr	s15, [r5]
 8009028:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800902c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009030:	d50c      	bpl.n	800904c <Rotate+0x1bc>
 8009032:	eef1 6a48 	vneg.f32	s13, s16
			AngularAcceleration = -angular_acceleration[0]; //
 8009036:	edc6 6a00 	vstr	s13, [r6]
		while( (TargetAngle < Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 800903a:	ed94 7a00 	vldr	s14, [r4]
 800903e:	edd5 7a00 	vldr	s15, [r5]
 8009042:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800904a:	d4f4      	bmi.n	8009036 <Rotate+0x1a6>
		TargetAngle -= move_angle[1];// : + =  
 800904c:	edd4 7a00 	vldr	s15, [r4]
 8009050:	ee77 7ae9 	vsub.f32	s15, s15, s19
 8009054:	edc4 7a00 	vstr	s15, [r4]
		while(TargetAngle < Angle)
 8009058:	ed94 7a00 	vldr	s14, [r4]
 800905c:	edd5 7a00 	vldr	s15, [r5]
 8009060:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009064:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009068:	d50a      	bpl.n	8009080 <Rotate+0x1f0>
			AngularAcceleration = angular_acceleration[1];//0
 800906a:	2300      	movs	r3, #0
 800906c:	6033      	str	r3, [r6, #0]
		while(TargetAngle < Angle)
 800906e:	ed94 7a00 	vldr	s14, [r4]
 8009072:	edd5 7a00 	vldr	s15, [r5]
 8009076:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800907a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800907e:	d4f5      	bmi.n	800906c <Rotate+0x1dc>
		TargetAngle -= move_angle[2];// : + =  
 8009080:	edd4 7a00 	vldr	s15, [r4]
			 if( AngularV >= 0)
 8009084:	4b2a      	ldr	r3, [pc, #168]	; (8009130 <Rotate+0x2a0>)
		TargetAngle -= move_angle[2];// : + =  
 8009086:	ee77 9ae9 	vsub.f32	s19, s15, s19
 800908a:	edc4 9a00 	vstr	s19, [r4]
		while(TargetAngle < Angle)
 800908e:	e008      	b.n	80090a2 <Rotate+0x212>
			 AngularAcceleration = angular_acceleration[2];
 8009090:	ed86 8a00 	vstr	s16, [r6]
			 if( AngularV >= 0)
 8009094:	edd3 7a00 	vldr	s15, [r3]
 8009098:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800909c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090a0:	da08      	bge.n	80090b4 <Rotate+0x224>
		while(TargetAngle < Angle)
 80090a2:	ed94 7a00 	vldr	s14, [r4]
 80090a6:	edd5 7a00 	vldr	s15, [r5]
 80090aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80090ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090b2:	d4ed      	bmi.n	8009090 <Rotate+0x200>
	AngularAcceleration = 0;
 80090b4:	2300      	movs	r3, #0
 80090b6:	6033      	str	r3, [r6, #0]
	WaitStopAndReset();
 80090b8:	f7ff feaa 	bl	8008e10 <WaitStopAndReset>
	int target_pulse = (int)( (deg/360) * ROTATE_PULSE);
 80090bc:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8009134 <Rotate+0x2a4>
 80090c0:	eec8 7aa7 	vdiv.f32	s15, s17, s15
 80090c4:	ee17 0a90 	vmov	r0, s15
 80090c8:	f7ff f976 	bl	80083b8 <__aeabi_f2d>
 80090cc:	a30e      	add	r3, pc, #56	; (adr r3, 8009108 <Rotate+0x278>)
 80090ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090d2:	f7ff f9c9 	bl	8008468 <__aeabi_dmul>
 80090d6:	f7ff fc77 	bl	80089c8 <__aeabi_d2iz>
 80090da:	4602      	mov	r2, r0
		KeepPulse[LEFT] -= target_pulse/2;
 80090dc:	4b11      	ldr	r3, [pc, #68]	; (8009124 <Rotate+0x294>)
 80090de:	6819      	ldr	r1, [r3, #0]
 80090e0:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
 80090e4:	eba1 0162 	sub.w	r1, r1, r2, asr #1
 80090e8:	6019      	str	r1, [r3, #0]
		KeepPulse[RIGHT] += target_pulse/2;
 80090ea:	6858      	ldr	r0, [r3, #4]
}
 80090ec:	ecbd 8b04 	vpop	{d8-d9}
		KeepPulse[RIGHT] += target_pulse/2;
 80090f0:	eb00 0262 	add.w	r2, r0, r2, asr #1
 80090f4:	605a      	str	r2, [r3, #4]
	KeepPulse[BODY] = KeepPulse[BODY];
 80090f6:	689a      	ldr	r2, [r3, #8]
 80090f8:	609a      	str	r2, [r3, #8]
}
 80090fa:	bd70      	pop	{r4, r5, r6, pc}
 80090fc:	f3af 8000 	nop.w
 8009100:	54442d18 	.word	0x54442d18
 8009104:	400921fb 	.word	0x400921fb
 8009108:	cb326649 	.word	0xcb326649
 800910c:	40fa15d6 	.word	0x40fa15d6
 8009110:	42b40000 	.word	0x42b40000
 8009114:	3d83126f 	.word	0x3d83126f
 8009118:	20000c58 	.word	0x20000c58
 800911c:	40668000 	.word	0x40668000
 8009120:	20000234 	.word	0x20000234
 8009124:	20000cac 	.word	0x20000cac
 8009128:	20000240 	.word	0x20000240
 800912c:	20000230 	.word	0x20000230
 8009130:	2000023c 	.word	0x2000023c
 8009134:	43b40000 	.word	0x43b40000

08009138 <getFrontWall>:
}

int getFrontWall()
{

	switch(Pos.Car)//
 8009138:	4b1b      	ldr	r3, [pc, #108]	; (80091a8 <getFrontWall+0x70>)
 800913a:	795a      	ldrb	r2, [r3, #5]
 800913c:	2a06      	cmp	r2, #6
 800913e:	d830      	bhi.n	80091a2 <getFrontWall+0x6a>
 8009140:	e8df f002 	tbb	[pc, r2]
 8009144:	2f192f24 	.word	0x2f192f24
 8009148:	2f0e      	.short	0x2f0e
 800914a:	04          	.byte	0x04
 800914b:	00          	.byte	0x00

	break;

	case west:

	return Wall[Pos.X][Pos.Y].west;
 800914c:	781a      	ldrb	r2, [r3, #0]
 800914e:	7859      	ldrb	r1, [r3, #1]
 8009150:	4b16      	ldr	r3, [pc, #88]	; (80091ac <getFrontWall+0x74>)
 8009152:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 8009156:	440a      	add	r2, r1
 8009158:	f813 0012 	ldrb.w	r0, [r3, r2, lsl #1]
 800915c:	0980      	lsrs	r0, r0, #6
 800915e:	4770      	bx	lr
	return Wall[Pos.X][Pos.Y].south;
 8009160:	781a      	ldrb	r2, [r3, #0]
 8009162:	7859      	ldrb	r1, [r3, #1]
 8009164:	4b11      	ldr	r3, [pc, #68]	; (80091ac <getFrontWall+0x74>)
 8009166:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 800916a:	440a      	add	r2, r1
 800916c:	f813 0012 	ldrb.w	r0, [r3, r2, lsl #1]
 8009170:	f3c0 1001 	ubfx	r0, r0, #4, #2
 8009174:	4770      	bx	lr
	return Wall[Pos.X][Pos.Y].east;
 8009176:	781a      	ldrb	r2, [r3, #0]
 8009178:	7859      	ldrb	r1, [r3, #1]
 800917a:	4b0c      	ldr	r3, [pc, #48]	; (80091ac <getFrontWall+0x74>)
 800917c:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 8009180:	440a      	add	r2, r1
 8009182:	f813 0012 	ldrb.w	r0, [r3, r2, lsl #1]
 8009186:	f3c0 0081 	ubfx	r0, r0, #2, #2
 800918a:	4770      	bx	lr
	return Wall[Pos.X][Pos.Y].north;
 800918c:	781a      	ldrb	r2, [r3, #0]
 800918e:	7859      	ldrb	r1, [r3, #1]
 8009190:	4b06      	ldr	r3, [pc, #24]	; (80091ac <getFrontWall+0x74>)
 8009192:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 8009196:	440a      	add	r2, r1
 8009198:	f813 0012 	ldrb.w	r0, [r3, r2, lsl #1]
 800919c:	f000 0003 	and.w	r0, r0, #3
 80091a0:	4770      	bx	lr

	break;

	default:
		return 999;
 80091a2:	f240 30e7 	movw	r0, #999	; 0x3e7
	break;

	}

}
 80091a6:	4770      	bx	lr
 80091a8:	20000004 	.word	0x20000004
 80091ac:	20000e40 	.word	0x20000e40

080091b0 <SlalomRight>:
//}

//1
//2
void SlalomRight()	//
{
 80091b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

	// 

	float v_turn = ExploreVelocity;       //
	float pre = Sla.Pre;         //
	float fol = Sla.Fol;         //
 80091b4:	4dc4      	ldr	r5, [pc, #784]	; (80094c8 <SlalomRight+0x318>)
	float v_turn = ExploreVelocity;       //
 80091b6:	4bc5      	ldr	r3, [pc, #788]	; (80094cc <SlalomRight+0x31c>)
	float alpha_turn = Sla.Alpha;//046;//125;//16;//0.015*13;  //
	//float alalpha_turn = Sla.Alalpha;
	float ang1 = Sla.Theta1*M_PI/180;         //0ang1
 80091b8:	6928      	ldr	r0, [r5, #16]
	float v_turn = ExploreVelocity;       //
 80091ba:	f8d3 a000 	ldr.w	sl, [r3]
	float ang2 = Sla.Theta2*M_PI/180;         //ang1ang2
	float ang3 = Sla.Theta3*M_PI/180;         //ang2ang3
	//
	float now_angv = AngularV;
 80091be:	f8df b344 	ldr.w	fp, [pc, #836]	; 8009504 <SlalomRight+0x354>
	int now_pulse;
	//if
	//static0
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];	//
 80091c2:	4cc3      	ldr	r4, [pc, #780]	; (80094d0 <SlalomRight+0x320>)
{
 80091c4:	ed2d 8b06 	vpush	{d8-d10}
	float ang1 = Sla.Theta1*M_PI/180;         //0ang1
 80091c8:	f7ff f8f6 	bl	80083b8 <__aeabi_f2d>
 80091cc:	a3b8      	add	r3, pc, #736	; (adr r3, 80094b0 <SlalomRight+0x300>)
 80091ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091d2:	f7ff f949 	bl	8008468 <__aeabi_dmul>
 80091d6:	2200      	movs	r2, #0
 80091d8:	4bbe      	ldr	r3, [pc, #760]	; (80094d4 <SlalomRight+0x324>)
	float fol = Sla.Fol;         //
 80091da:	edd5 9a01 	vldr	s19, [r5, #4]
	float alpha_turn = Sla.Alpha;//046;//125;//16;//0.015*13;  //
 80091de:	ed95 8a02 	vldr	s16, [r5, #8]
	float ang1 = Sla.Theta1*M_PI/180;         //0ang1
 80091e2:	f7ff fa6b 	bl	80086bc <__aeabi_ddiv>
 80091e6:	f7ff fc37 	bl	8008a58 <__aeabi_d2f>
 80091ea:	ee0a 0a10 	vmov	s20, r0
	float ang2 = Sla.Theta2*M_PI/180;         //ang1ang2
 80091ee:	6968      	ldr	r0, [r5, #20]
 80091f0:	f7ff f8e2 	bl	80083b8 <__aeabi_f2d>
 80091f4:	a3ae      	add	r3, pc, #696	; (adr r3, 80094b0 <SlalomRight+0x300>)
 80091f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091fa:	f7ff f935 	bl	8008468 <__aeabi_dmul>
 80091fe:	2200      	movs	r2, #0
 8009200:	4bb4      	ldr	r3, [pc, #720]	; (80094d4 <SlalomRight+0x324>)
 8009202:	f7ff fa5b 	bl	80086bc <__aeabi_ddiv>
 8009206:	f7ff fc27 	bl	8008a58 <__aeabi_d2f>
 800920a:	ee09 0a10 	vmov	s18, r0
	float ang3 = Sla.Theta3*M_PI/180;         //ang2ang3
 800920e:	69a8      	ldr	r0, [r5, #24]
 8009210:	f7ff f8d2 	bl	80083b8 <__aeabi_f2d>
 8009214:	a3a6      	add	r3, pc, #664	; (adr r3, 80094b0 <SlalomRight+0x300>)
 8009216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800921a:	f7ff f925 	bl	8008468 <__aeabi_dmul>
 800921e:	2200      	movs	r2, #0
 8009220:	4bac      	ldr	r3, [pc, #688]	; (80094d4 <SlalomRight+0x324>)
 8009222:	f7ff fa4b 	bl	80086bc <__aeabi_ddiv>
 8009226:	f7ff fc17 	bl	8008a58 <__aeabi_d2f>
	float now_angv = AngularV;
 800922a:	f8db 3000 	ldr.w	r3, [fp]
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];	//
 800922e:	f8d4 9000 	ldr.w	r9, [r4]
 8009232:	f8d4 8004 	ldr.w	r8, [r4, #4]
	float ang3 = Sla.Theta3*M_PI/180;         //ang2ang3
 8009236:	ee08 0a90 	vmov	s17, r0
	if (getFrontWall() == WALL/**/)
 800923a:	f7ff ff7d 	bl	8009138 <getFrontWall>
 800923e:	2801      	cmp	r0, #1
 8009240:	d044      	beq.n	80092cc <SlalomRight+0x11c>


	}
	else//
	{
		while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 8009242:	edd5 7a00 	vldr	s15, [r5]
 8009246:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800924a:	ee17 0a90 	vmov	r0, s15
 800924e:	f7ff f8b3 	bl	80083b8 <__aeabi_f2d>
 8009252:	a399      	add	r3, pc, #612	; (adr r3, 80094b8 <SlalomRight+0x308>)
 8009254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009258:	f7ff fa30 	bl	80086bc <__aeabi_ddiv>
 800925c:	4606      	mov	r6, r0
 800925e:	eb09 0008 	add.w	r0, r9, r8
 8009262:	460f      	mov	r7, r1
 8009264:	f7ff f896 	bl	8008394 <__aeabi_i2d>
 8009268:	4602      	mov	r2, r0
 800926a:	460b      	mov	r3, r1
 800926c:	4630      	mov	r0, r6
 800926e:	4639      	mov	r1, r7
 8009270:	f7fe ff44 	bl	80080fc <__adddf3>
 8009274:	4606      	mov	r6, r0
 8009276:	6820      	ldr	r0, [r4, #0]
 8009278:	6863      	ldr	r3, [r4, #4]
 800927a:	4418      	add	r0, r3
 800927c:	460f      	mov	r7, r1
 800927e:	f7ff f889 	bl	8008394 <__aeabi_i2d>
 8009282:	4602      	mov	r2, r0
 8009284:	460b      	mov	r3, r1
 8009286:	4630      	mov	r0, r6
 8009288:	4639      	mov	r1, r7
 800928a:	f7ff fb7d 	bl	8008988 <__aeabi_dcmpgt>
 800928e:	2800      	cmp	r0, #0
 8009290:	f000 8104 	beq.w	800949c <SlalomRight+0x2ec>
 8009294:	4d90      	ldr	r5, [pc, #576]	; (80094d8 <SlalomRight+0x328>)
 8009296:	f8df 9270 	ldr.w	r9, [pc, #624]	; 8009508 <SlalomRight+0x358>
 800929a:	f8df 8254 	ldr.w	r8, [pc, #596]	; 80094f0 <SlalomRight+0x340>
		{
				//velocity_ctrl_flag = 1;
				TargetAngularV = 0;
 800929e:	eddf aa8f 	vldr	s21, [pc, #572]	; 80094dc <SlalomRight+0x32c>
 80092a2:	edc5 aa00 	vstr	s21, [r5]
				AngularLeapsity = 0;
				AngularAcceleration = 0;
 80092a6:	edc9 aa00 	vstr	s21, [r9]
				TargetVelocity[BODY] = v_turn;
 80092aa:	f8c8 a008 	str.w	sl, [r8, #8]
		while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 80092ae:	6820      	ldr	r0, [r4, #0]
 80092b0:	6863      	ldr	r3, [r4, #4]
 80092b2:	4418      	add	r0, r3
 80092b4:	f7ff f86e 	bl	8008394 <__aeabi_i2d>
 80092b8:	4632      	mov	r2, r6
 80092ba:	463b      	mov	r3, r7
 80092bc:	f7ff fb46 	bl	800894c <__aeabi_dcmplt>
 80092c0:	2800      	cmp	r0, #0
 80092c2:	d1ee      	bne.n	80092a2 <SlalomRight+0xf2>
 80092c4:	4e86      	ldr	r6, [pc, #536]	; (80094e0 <SlalomRight+0x330>)
 80092c6:	edc6 aa00 	vstr	s21, [r6]
 80092ca:	e025      	b.n	8009318 <SlalomRight+0x168>
		while(Photo[FL] < 200 || Photo[FR] < 250/**/)
 80092cc:	4b85      	ldr	r3, [pc, #532]	; (80094e4 <SlalomRight+0x334>)
 80092ce:	4e84      	ldr	r6, [pc, #528]	; (80094e0 <SlalomRight+0x330>)
 80092d0:	ed93 7a00 	vldr	s14, [r3]
 80092d4:	ed93 6a03 	vldr	s12, [r3, #12]
 80092d8:	6831      	ldr	r1, [r6, #0]
 80092da:	4d7f      	ldr	r5, [pc, #508]	; (80094d8 <SlalomRight+0x328>)
 80092dc:	f8df 9228 	ldr.w	r9, [pc, #552]	; 8009508 <SlalomRight+0x358>
 80092e0:	eddf 7a81 	vldr	s15, [pc, #516]	; 80094e8 <SlalomRight+0x338>
 80092e4:	eddf 6a81 	vldr	s13, [pc, #516]	; 80094ec <SlalomRight+0x33c>
			TargetVelocity[BODY] = v_turn;
 80092e8:	4881      	ldr	r0, [pc, #516]	; (80094f0 <SlalomRight+0x340>)
			TargetAngularV = 0;
 80092ea:	2300      	movs	r3, #0
		while(Photo[FL] < 200 || Photo[FR] < 250/**/)
 80092ec:	2200      	movs	r2, #0
 80092ee:	e006      	b.n	80092fe <SlalomRight+0x14e>
			TargetAngularV = 0;
 80092f0:	602b      	str	r3, [r5, #0]
			AngularLeapsity = 0;
 80092f2:	4619      	mov	r1, r3
			AngularAcceleration = 0;
 80092f4:	f8c9 3000 	str.w	r3, [r9]
 80092f8:	2201      	movs	r2, #1
			TargetVelocity[BODY] = v_turn;
 80092fa:	f8c0 a008 	str.w	sl, [r0, #8]
		while(Photo[FL] < 200 || Photo[FR] < 250/**/)
 80092fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009306:	d4f3      	bmi.n	80092f0 <SlalomRight+0x140>
 8009308:	eeb4 6ae6 	vcmpe.f32	s12, s13
 800930c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009310:	d4ee      	bmi.n	80092f0 <SlalomRight+0x140>
 8009312:	2a00      	cmp	r2, #0
 8009314:	f040 80c7 	bne.w	80094a6 <SlalomRight+0x2f6>
				////printf("1\r\n");
		}
	}
	now_angv = AngularV;

	float start_angle = Angle;
 8009318:	4b76      	ldr	r3, [pc, #472]	; (80094f4 <SlalomRight+0x344>)
	now_angv = AngularV;
 800931a:	f8db 2000 	ldr.w	r2, [fp]
	float start_angle = Angle;
 800931e:	ed93 7a00 	vldr	s14, [r3]

	while(start_angle + ang1 > Angle)
 8009322:	edd3 7a00 	vldr	s15, [r3]
 8009326:	ee7a 6a07 	vadd.f32	s13, s20, s14
 800932a:	eef4 6ae7 	vcmpe.f32	s13, s15
 800932e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009332:	dd0c      	ble.n	800934e <SlalomRight+0x19e>
 8009334:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 80094f0 <SlalomRight+0x340>

			//velocity_ctrl_flag = 1;
			//
			//alpha_flag = 1;
		//AngularLeapsity = alalpha_turn;
			AngularAcceleration = alpha_turn;
 8009338:	ed89 8a00 	vstr	s16, [r9]
			TargetVelocity[BODY] = v_turn;
 800933c:	f8c8 a008 	str.w	sl, [r8, #8]
	while(start_angle + ang1 > Angle)
 8009340:	edd3 7a00 	vldr	s15, [r3]
 8009344:	eef4 7ae6 	vcmpe.f32	s15, s13
 8009348:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800934c:	d4f4      	bmi.n	8009338 <SlalomRight+0x188>
			}
#endif

			//printf("1\r\n");
	}
	AngularAcceleration = 0;
 800934e:	2200      	movs	r2, #0
 8009350:	f8c9 2000 	str.w	r2, [r9]
	AngularLeapsity = 0;
	now_angv = AngularV;
	//alpha_flag = 0;

	while(start_angle + ang2 > Angle)
 8009354:	ee79 6a07 	vadd.f32	s13, s18, s14
	now_angv = AngularV;
 8009358:	f8db 1000 	ldr.w	r1, [fp]
	while(start_angle + ang2 > Angle)
 800935c:	edd3 7a00 	vldr	s15, [r3]
	AngularLeapsity = 0;
 8009360:	6032      	str	r2, [r6, #0]
	while(start_angle + ang2 > Angle)
 8009362:	eef4 6ae7 	vcmpe.f32	s13, s15
 8009366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800936a:	dd0c      	ble.n	8009386 <SlalomRight+0x1d6>
 800936c:	f8df 8180 	ldr.w	r8, [pc, #384]	; 80094f0 <SlalomRight+0x340>
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = TargetAngularV;
 8009370:	682a      	ldr	r2, [r5, #0]
 8009372:	602a      	str	r2, [r5, #0]
			TargetVelocity[BODY] = v_turn;
 8009374:	f8c8 a008 	str.w	sl, [r8, #8]
	while(start_angle + ang2 > Angle)
 8009378:	edd3 7a00 	vldr	s15, [r3]
 800937c:	eef4 7ae6 	vcmpe.f32	s15, s13
 8009380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009384:	d4f4      	bmi.n	8009370 <SlalomRight+0x1c0>

			}
#endif
	}

	now_angv = AngularV;
 8009386:	f8db 2000 	ldr.w	r2, [fp]
	while( start_angle + ang3 > Angle)
 800938a:	edd3 7a00 	vldr	s15, [r3]
 800938e:	ee38 7a87 	vadd.f32	s14, s17, s14
 8009392:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009396:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800939a:	dd1f      	ble.n	80093dc <SlalomRight+0x22c>
	{

			//velocity_ctrl_flag = 1;
			//alpha_flag = 2;
		//AngularLeapsity = -alalpha_turn;
			AngularAcceleration = -alpha_turn;
 800939c:	eeb1 8a48 	vneg.f32	s16, s16
 80093a0:	ed89 8a00 	vstr	s16, [r9]
			if(TargetAngularV < 0)
 80093a4:	edd5 7a00 	vldr	s15, [r5]
 80093a8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80093ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093b0:	d471      	bmi.n	8009496 <SlalomRight+0x2e6>
 80093b2:	f8df 813c 	ldr.w	r8, [pc, #316]	; 80094f0 <SlalomRight+0x340>
 80093b6:	e008      	b.n	80093ca <SlalomRight+0x21a>
			AngularAcceleration = -alpha_turn;
 80093b8:	ed89 8a00 	vstr	s16, [r9]
			if(TargetAngularV < 0)
 80093bc:	edd5 7a00 	vldr	s15, [r5]
 80093c0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80093c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093c8:	d465      	bmi.n	8009496 <SlalomRight+0x2e6>
			{
				TargetAngularV = 0;
				break;
			}
			TargetVelocity[BODY] = v_turn;
 80093ca:	f8c8 a008 	str.w	sl, [r8, #8]
	while( start_angle + ang3 > Angle)
 80093ce:	edd3 7a00 	vldr	s15, [r3]
 80093d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80093d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093da:	d4ed      	bmi.n	80093b8 <SlalomRight+0x208>
			//printf("2\r\n");
	}
	//alpha_flag = 0;
	AngularAcceleration = 0;
 80093dc:	f04f 0b00 	mov.w	fp, #0
	AngularLeapsity = 0;
	TargetAngularV = 0;
	Calc = SearchOrFast;
 80093e0:	4b45      	ldr	r3, [pc, #276]	; (80094f8 <SlalomRight+0x348>)
	AngularAcceleration = 0;
 80093e2:	f8c9 b000 	str.w	fp, [r9]
	Calc = SearchOrFast;
 80093e6:	f8df 8124 	ldr.w	r8, [pc, #292]	; 800950c <SlalomRight+0x35c>
	TargetAngularV = 0;
 80093ea:	f8c5 b000 	str.w	fp, [r5]
	Calc = SearchOrFast;
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	f8c8 3000 	str.w	r3, [r8]
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];
 80093f4:	6820      	ldr	r0, [r4, #0]
 80093f6:	6863      	ldr	r3, [r4, #4]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = 0;
			TargetVelocity[BODY] = v_turn;
 80093f8:	f8df 90f4 	ldr.w	r9, [pc, #244]	; 80094f0 <SlalomRight+0x340>
 80093fc:	4418      	add	r0, r3
 80093fe:	f7fe ffc9 	bl	8008394 <__aeabi_i2d>
 8009402:	ee79 7aa9 	vadd.f32	s15, s19, s19
 8009406:	4606      	mov	r6, r0
 8009408:	ee17 0a90 	vmov	r0, s15
 800940c:	460f      	mov	r7, r1
 800940e:	f7fe ffd3 	bl	80083b8 <__aeabi_f2d>
 8009412:	a329      	add	r3, pc, #164	; (adr r3, 80094b8 <SlalomRight+0x308>)
 8009414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009418:	f7ff f950 	bl	80086bc <__aeabi_ddiv>
 800941c:	4602      	mov	r2, r0
 800941e:	460b      	mov	r3, r1
 8009420:	4630      	mov	r0, r6
 8009422:	4639      	mov	r1, r7
 8009424:	f7fe fe6a 	bl	80080fc <__adddf3>
 8009428:	4606      	mov	r6, r0
 800942a:	460f      	mov	r7, r1
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 800942c:	e006      	b.n	800943c <SlalomRight+0x28c>
			TargetAngularV = 0;
 800942e:	f8c5 b000 	str.w	fp, [r5]
			TargetVelocity[BODY] = v_turn;
 8009432:	f8c9 a008 	str.w	sl, [r9, #8]
			//printf("2\r\n");

			//
			if(Calc == 0)
 8009436:	f8d8 3000 	ldr.w	r3, [r8]
 800943a:	b30b      	cbz	r3, 8009480 <SlalomRight+0x2d0>
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 800943c:	6820      	ldr	r0, [r4, #0]
 800943e:	6863      	ldr	r3, [r4, #4]
 8009440:	4418      	add	r0, r3
 8009442:	f7fe ffa7 	bl	8008394 <__aeabi_i2d>
 8009446:	4632      	mov	r2, r6
 8009448:	463b      	mov	r3, r7
 800944a:	f7ff fa7f 	bl	800894c <__aeabi_dcmplt>
 800944e:	2800      	cmp	r0, #0
 8009450:	d1ed      	bne.n	800942e <SlalomRight+0x27e>
				//UpdateWalkMap();
				//
				Calc = 1;
			}
	}
	TargetAngle += 90*M_PI/180;
 8009452:	4d2a      	ldr	r5, [pc, #168]	; (80094fc <SlalomRight+0x34c>)
 8009454:	6828      	ldr	r0, [r5, #0]
 8009456:	f7fe ffaf 	bl	80083b8 <__aeabi_f2d>
 800945a:	a319      	add	r3, pc, #100	; (adr r3, 80094c0 <SlalomRight+0x310>)
 800945c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009460:	f7fe fe4c 	bl	80080fc <__adddf3>
 8009464:	f7ff faf8 	bl	8008a58 <__aeabi_d2f>
	KeepPulse[BODY] += TotalPulse[BODY] - KeepPulse[BODY];
 8009468:	4a25      	ldr	r2, [pc, #148]	; (8009500 <SlalomRight+0x350>)
	TargetAngle += 90*M_PI/180;
 800946a:	6028      	str	r0, [r5, #0]
//	alpha = alpha_turnangleang1;
//	alpha = 0angleang2;
//	alpha = -alpha_turnangleang3;
//
//	folv_turn;
}
 800946c:	ecbd 8b06 	vpop	{d8-d10}
	KeepPulse[BODY] += TotalPulse[BODY] - KeepPulse[BODY];
 8009470:	68a3      	ldr	r3, [r4, #8]
 8009472:	6890      	ldr	r0, [r2, #8]
 8009474:	6891      	ldr	r1, [r2, #8]
 8009476:	1a1b      	subs	r3, r3, r0
 8009478:	440b      	add	r3, r1
 800947a:	6093      	str	r3, [r2, #8]
}
 800947c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				wall_set();//
 8009480:	f001 f85a 	bl	800a538 <wall_set>
				make_map(X_GOAL_LESSER, Y_GOAL_LESSER, 0x01);
 8009484:	2107      	movs	r1, #7
 8009486:	4608      	mov	r0, r1
 8009488:	2201      	movs	r2, #1
 800948a:	f001 f901 	bl	800a690 <make_map>
				Calc = 1;
 800948e:	2301      	movs	r3, #1
 8009490:	f8c8 3000 	str.w	r3, [r8]
 8009494:	e7d2      	b.n	800943c <SlalomRight+0x28c>
				TargetAngularV = 0;
 8009496:	2300      	movs	r3, #0
 8009498:	602b      	str	r3, [r5, #0]
				break;
 800949a:	e79f      	b.n	80093dc <SlalomRight+0x22c>
 800949c:	4e10      	ldr	r6, [pc, #64]	; (80094e0 <SlalomRight+0x330>)
 800949e:	4d0e      	ldr	r5, [pc, #56]	; (80094d8 <SlalomRight+0x328>)
 80094a0:	f8df 9064 	ldr.w	r9, [pc, #100]	; 8009508 <SlalomRight+0x358>
 80094a4:	e738      	b.n	8009318 <SlalomRight+0x168>
 80094a6:	6031      	str	r1, [r6, #0]
 80094a8:	e736      	b.n	8009318 <SlalomRight+0x168>
 80094aa:	bf00      	nop
 80094ac:	f3af 8000 	nop.w
 80094b0:	54442d18 	.word	0x54442d18
 80094b4:	400921fb 	.word	0x400921fb
 80094b8:	23ca2666 	.word	0x23ca2666
 80094bc:	3f509268 	.word	0x3f509268
 80094c0:	54442d18 	.word	0x54442d18
 80094c4:	3ff921fb 	.word	0x3ff921fb
 80094c8:	20000c90 	.word	0x20000c90
 80094cc:	20000d6c 	.word	0x20000d6c
 80094d0:	20000c78 	.word	0x20000c78
 80094d4:	40668000 	.word	0x40668000
 80094d8:	20000c58 	.word	0x20000c58
 80094dc:	00000000 	.word	0x00000000
 80094e0:	20000238 	.word	0x20000238
 80094e4:	20000cb8 	.word	0x20000cb8
 80094e8:	43480000 	.word	0x43480000
 80094ec:	437a0000 	.word	0x437a0000
 80094f0:	20000c48 	.word	0x20000c48
 80094f4:	20000230 	.word	0x20000230
 80094f8:	20000ee4 	.word	0x20000ee4
 80094fc:	20000240 	.word	0x20000240
 8009500:	20000cac 	.word	0x20000cac
 8009504:	2000023c 	.word	0x2000023c
 8009508:	20000234 	.word	0x20000234
 800950c:	20000ee8 	.word	0x20000ee8

08009510 <SlalomLeft>:
void SlalomLeft()	//
{
 8009510:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	//
	//

	// 

	float v_turn = ExploreVelocity;       //
 8009514:	4abc      	ldr	r2, [pc, #752]	; (8009808 <SlalomLeft+0x2f8>)
	float pre = Sla.Pre;         //
	float fol = Sla.Fol;         //
 8009516:	4dbd      	ldr	r5, [pc, #756]	; (800980c <SlalomLeft+0x2fc>)
	Pos.Act = slalom;
 8009518:	4bbd      	ldr	r3, [pc, #756]	; (8009810 <SlalomLeft+0x300>)
	float v_turn = ExploreVelocity;       //
 800951a:	6816      	ldr	r6, [r2, #0]
	float alpha_turn = -Sla.Alpha;//046;//125;//16;//0.015*13;  //s
	//float alalpha_turn = -Sla.Alalpha;
	float ang1 = Sla.Theta1*M_PI/180;         //0ang1
 800951c:	6928      	ldr	r0, [r5, #16]
	//

	int now_pulse;
	//if
	//static0
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];	//
 800951e:	4cbd      	ldr	r4, [pc, #756]	; (8009814 <SlalomLeft+0x304>)
	Pos.Act = slalom;
 8009520:	2202      	movs	r2, #2
{
 8009522:	ed2d 8b06 	vpush	{d8-d10}
	Pos.Act = slalom;
 8009526:	719a      	strb	r2, [r3, #6]
	float ang1 = Sla.Theta1*M_PI/180;         //0ang1
 8009528:	f7fe ff46 	bl	80083b8 <__aeabi_f2d>
 800952c:	a3b0      	add	r3, pc, #704	; (adr r3, 80097f0 <SlalomLeft+0x2e0>)
 800952e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009532:	f7fe ff99 	bl	8008468 <__aeabi_dmul>
 8009536:	2200      	movs	r2, #0
 8009538:	4bb7      	ldr	r3, [pc, #732]	; (8009818 <SlalomLeft+0x308>)
	float alpha_turn = -Sla.Alpha;//046;//125;//16;//0.015*13;  //s
 800953a:	ed95 9a02 	vldr	s18, [r5, #8]
	float fol = Sla.Fol;         //
 800953e:	edd5 9a01 	vldr	s19, [r5, #4]
	float ang1 = Sla.Theta1*M_PI/180;         //0ang1
 8009542:	f7ff f8bb 	bl	80086bc <__aeabi_ddiv>
 8009546:	f7ff fa87 	bl	8008a58 <__aeabi_d2f>
 800954a:	ee08 0a90 	vmov	s17, r0
	float ang2 = Sla.Theta2*M_PI/180;         //ang1ang2
 800954e:	6968      	ldr	r0, [r5, #20]
 8009550:	f7fe ff32 	bl	80083b8 <__aeabi_f2d>
 8009554:	a3a6      	add	r3, pc, #664	; (adr r3, 80097f0 <SlalomLeft+0x2e0>)
 8009556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800955a:	f7fe ff85 	bl	8008468 <__aeabi_dmul>
 800955e:	2200      	movs	r2, #0
 8009560:	4bad      	ldr	r3, [pc, #692]	; (8009818 <SlalomLeft+0x308>)
 8009562:	f7ff f8ab 	bl	80086bc <__aeabi_ddiv>
 8009566:	f7ff fa77 	bl	8008a58 <__aeabi_d2f>
 800956a:	ee08 0a10 	vmov	s16, r0
	float ang3 = Sla.Theta3*M_PI/180;         //ang2ang3
 800956e:	69a8      	ldr	r0, [r5, #24]
 8009570:	f7fe ff22 	bl	80083b8 <__aeabi_f2d>
 8009574:	a39e      	add	r3, pc, #632	; (adr r3, 80097f0 <SlalomLeft+0x2e0>)
 8009576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800957a:	f7fe ff75 	bl	8008468 <__aeabi_dmul>
 800957e:	2200      	movs	r2, #0
 8009580:	4ba5      	ldr	r3, [pc, #660]	; (8009818 <SlalomLeft+0x308>)
 8009582:	f7ff f89b 	bl	80086bc <__aeabi_ddiv>
 8009586:	f7ff fa67 	bl	8008a58 <__aeabi_d2f>
 800958a:	ee0a 0a90 	vmov	s21, r0
	if (getFrontWall() == WALL/**/)
 800958e:	f7ff fdd3 	bl	8009138 <getFrontWall>
 8009592:	2801      	cmp	r0, #1
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];	//
 8009594:	f8d4 a000 	ldr.w	sl, [r4]
 8009598:	6867      	ldr	r7, [r4, #4]
	float alpha_turn = -Sla.Alpha;//046;//125;//16;//0.015*13;  //s
 800959a:	eeb1 aa49 	vneg.f32	s20, s18
	if (getFrontWall() == WALL/**/)
 800959e:	f000 80f5 	beq.w	800978c <SlalomLeft+0x27c>


	}
	else//
	{
		while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 80095a2:	edd5 7a00 	vldr	s15, [r5]
 80095a6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80095aa:	ee17 0a90 	vmov	r0, s15
 80095ae:	f7fe ff03 	bl	80083b8 <__aeabi_f2d>
 80095b2:	a391      	add	r3, pc, #580	; (adr r3, 80097f8 <SlalomLeft+0x2e8>)
 80095b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095b8:	f7ff f880 	bl	80086bc <__aeabi_ddiv>
 80095bc:	4680      	mov	r8, r0
 80095be:	eb0a 0007 	add.w	r0, sl, r7
 80095c2:	4689      	mov	r9, r1
 80095c4:	f7fe fee6 	bl	8008394 <__aeabi_i2d>
 80095c8:	4602      	mov	r2, r0
 80095ca:	460b      	mov	r3, r1
 80095cc:	4640      	mov	r0, r8
 80095ce:	4649      	mov	r1, r9
 80095d0:	f7fe fd94 	bl	80080fc <__adddf3>
 80095d4:	4680      	mov	r8, r0
 80095d6:	6820      	ldr	r0, [r4, #0]
 80095d8:	6863      	ldr	r3, [r4, #4]
 80095da:	4418      	add	r0, r3
 80095dc:	4689      	mov	r9, r1
 80095de:	f7fe fed9 	bl	8008394 <__aeabi_i2d>
 80095e2:	4602      	mov	r2, r0
 80095e4:	460b      	mov	r3, r1
 80095e6:	4640      	mov	r0, r8
 80095e8:	4649      	mov	r1, r9
 80095ea:	f7ff f9cd 	bl	8008988 <__aeabi_dcmpgt>
 80095ee:	2800      	cmp	r0, #0
 80095f0:	f000 80f6 	beq.w	80097e0 <SlalomLeft+0x2d0>
 80095f4:	4d89      	ldr	r5, [pc, #548]	; (800981c <SlalomLeft+0x30c>)
 80095f6:	f8df a250 	ldr.w	sl, [pc, #592]	; 8009848 <SlalomLeft+0x338>
 80095fa:	4f89      	ldr	r7, [pc, #548]	; (8009820 <SlalomLeft+0x310>)
		{
				//velocity_ctrl_flag = 1;
				TargetAngularV = 0;
 80095fc:	f04f 0b00 	mov.w	fp, #0
 8009600:	f8c5 b000 	str.w	fp, [r5]
				AngularAcceleration = 0;
 8009604:	f8ca b000 	str.w	fp, [sl]
				TargetVelocity[BODY] = v_turn;
 8009608:	60be      	str	r6, [r7, #8]
		while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 800960a:	6820      	ldr	r0, [r4, #0]
 800960c:	6863      	ldr	r3, [r4, #4]
 800960e:	4418      	add	r0, r3
 8009610:	f7fe fec0 	bl	8008394 <__aeabi_i2d>
 8009614:	4642      	mov	r2, r8
 8009616:	464b      	mov	r3, r9
 8009618:	f7ff f998 	bl	800894c <__aeabi_dcmplt>
 800961c:	2800      	cmp	r0, #0
 800961e:	d1ef      	bne.n	8009600 <SlalomLeft+0xf0>
 8009620:	f8df c228 	ldr.w	ip, [pc, #552]	; 800984c <SlalomLeft+0x33c>
				////printf("1\r\n");
		}
	}


	float start_angle = Angle;
 8009624:	4b7f      	ldr	r3, [pc, #508]	; (8009824 <SlalomLeft+0x314>)
 8009626:	edd3 7a00 	vldr	s15, [r3]
	while(start_angle - ang1 < Angle)
 800962a:	ed93 7a00 	vldr	s14, [r3]
 800962e:	ee77 6ae8 	vsub.f32	s13, s15, s17
 8009632:	eef4 6ac7 	vcmpe.f32	s13, s14
 8009636:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800963a:	d50a      	bpl.n	8009652 <SlalomLeft+0x142>
 800963c:	4f78      	ldr	r7, [pc, #480]	; (8009820 <SlalomLeft+0x310>)

			//velocity_ctrl_flag = 1;
			//
			//alpha_flag = 1;
			//AngularLeapsity = alalpha_turn;
			AngularAcceleration = alpha_turn;
 800963e:	ed8a aa00 	vstr	s20, [sl]
			TargetVelocity[BODY] = v_turn;
 8009642:	60be      	str	r6, [r7, #8]
	while(start_angle - ang1 < Angle)
 8009644:	ed93 7a00 	vldr	s14, [r3]
 8009648:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800964c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009650:	dcf5      	bgt.n	800963e <SlalomLeft+0x12e>

			//printf("1\r\n");
	}
	AngularAcceleration = 0;
 8009652:	2200      	movs	r2, #0
 8009654:	f8ca 2000 	str.w	r2, [sl]
	AngularLeapsity = 0;
	//alpha_flag = 0;

	while(start_angle - ang2 < Angle)
 8009658:	ee77 6ac8 	vsub.f32	s13, s15, s16
 800965c:	ed93 7a00 	vldr	s14, [r3]
	AngularLeapsity = 0;
 8009660:	f8cc 2000 	str.w	r2, [ip]
	while(start_angle - ang2 < Angle)
 8009664:	eef4 6ac7 	vcmpe.f32	s13, s14
 8009668:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800966c:	d50a      	bpl.n	8009684 <SlalomLeft+0x174>
 800966e:	4f6c      	ldr	r7, [pc, #432]	; (8009820 <SlalomLeft+0x310>)
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = TargetAngularV;
 8009670:	682a      	ldr	r2, [r5, #0]
 8009672:	602a      	str	r2, [r5, #0]
			TargetVelocity[BODY] = v_turn;
 8009674:	60be      	str	r6, [r7, #8]
	while(start_angle - ang2 < Angle)
 8009676:	ed93 7a00 	vldr	s14, [r3]
 800967a:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800967e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009682:	dcf5      	bgt.n	8009670 <SlalomLeft+0x160>
			////printf("\r\n");
	}

	while( start_angle - ang3 < Angle)
 8009684:	ee77 7aea 	vsub.f32	s15, s15, s21
 8009688:	ed93 7a00 	vldr	s14, [r3]
 800968c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009690:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009694:	d51b      	bpl.n	80096ce <SlalomLeft+0x1be>
	{

			//velocity_ctrl_flag = 1;
			//alpha_flag = 2;
		//AngularLeapsity = -alalpha_turn;
			AngularAcceleration = -alpha_turn;
 8009696:	ed8a 9a00 	vstr	s18, [sl]
			if(TargetAngularV > 0)
 800969a:	ed95 7a00 	vldr	s14, [r5]
 800969e:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 80096a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096a6:	dc6e      	bgt.n	8009786 <SlalomLeft+0x276>
 80096a8:	4f5d      	ldr	r7, [pc, #372]	; (8009820 <SlalomLeft+0x310>)
 80096aa:	e008      	b.n	80096be <SlalomLeft+0x1ae>
			AngularAcceleration = -alpha_turn;
 80096ac:	ed8a 9a00 	vstr	s18, [sl]
			if(TargetAngularV > 0)
 80096b0:	ed95 7a00 	vldr	s14, [r5]
 80096b4:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 80096b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096bc:	dc63      	bgt.n	8009786 <SlalomLeft+0x276>
			{
				TargetAngularV = 0;
				break;
			}
			TargetVelocity[BODY] = v_turn;
 80096be:	60be      	str	r6, [r7, #8]
	while( start_angle - ang3 < Angle)
 80096c0:	ed93 7a00 	vldr	s14, [r3]
 80096c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80096c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096cc:	dcee      	bgt.n	80096ac <SlalomLeft+0x19c>
			//printf("2\r\n");
	}
	//alpha_flag = 0;
	AngularAcceleration = 0;
 80096ce:	ed9f 8a56 	vldr	s16, [pc, #344]	; 8009828 <SlalomLeft+0x318>
	AngularLeapsity = 0;
	TargetAngularV = 0;
	Calc = SearchOrFast;
 80096d2:	4b56      	ldr	r3, [pc, #344]	; (800982c <SlalomLeft+0x31c>)
	AngularAcceleration = 0;
 80096d4:	ed8a 8a00 	vstr	s16, [sl]
 80096d8:	ee79 7aa9 	vadd.f32	s15, s19, s19
	TargetAngularV = 0;
 80096dc:	ed85 8a00 	vstr	s16, [r5]
	Calc = SearchOrFast;
 80096e0:	4f53      	ldr	r7, [pc, #332]	; (8009830 <SlalomLeft+0x320>)
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	603b      	str	r3, [r7, #0]
 80096e6:	ee17 0a90 	vmov	r0, s15
 80096ea:	f7fe fe65 	bl	80083b8 <__aeabi_f2d>
 80096ee:	a342      	add	r3, pc, #264	; (adr r3, 80097f8 <SlalomLeft+0x2e8>)
 80096f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096f4:	f7fe ffe2 	bl	80086bc <__aeabi_ddiv>
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];
 80096f8:	f8d4 b000 	ldr.w	fp, [r4]
 80096fc:	f8d4 a004 	ldr.w	sl, [r4, #4]
 8009700:	4680      	mov	r8, r0
 8009702:	eb0b 000a 	add.w	r0, fp, sl
 8009706:	4689      	mov	r9, r1
 8009708:	f7fe fe44 	bl	8008394 <__aeabi_i2d>
 800970c:	4602      	mov	r2, r0
 800970e:	460b      	mov	r3, r1
 8009710:	4640      	mov	r0, r8
 8009712:	4649      	mov	r1, r9
 8009714:	f7fe fcf2 	bl	80080fc <__adddf3>
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = 0;
			TargetVelocity[BODY] = v_turn;
 8009718:	f8df a104 	ldr.w	sl, [pc, #260]	; 8009820 <SlalomLeft+0x310>
 800971c:	4680      	mov	r8, r0
 800971e:	4689      	mov	r9, r1
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 8009720:	e005      	b.n	800972e <SlalomLeft+0x21e>
			TargetAngularV = 0;
 8009722:	ed85 8a00 	vstr	s16, [r5]
			TargetVelocity[BODY] = v_turn;
 8009726:	f8ca 6008 	str.w	r6, [sl, #8]
			//printf("2\r\n");
			if(Calc == 0)
 800972a:	683b      	ldr	r3, [r7, #0]
 800972c:	b30b      	cbz	r3, 8009772 <SlalomLeft+0x262>
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 800972e:	6820      	ldr	r0, [r4, #0]
 8009730:	6863      	ldr	r3, [r4, #4]
 8009732:	4418      	add	r0, r3
 8009734:	f7fe fe2e 	bl	8008394 <__aeabi_i2d>
 8009738:	4642      	mov	r2, r8
 800973a:	464b      	mov	r3, r9
 800973c:	f7ff f906 	bl	800894c <__aeabi_dcmplt>
 8009740:	2800      	cmp	r0, #0
 8009742:	d1ee      	bne.n	8009722 <SlalomLeft+0x212>
				//UpdateWalkMap();
				//
				Calc = 1;
			}
	}
	TargetAngle += -90*M_PI/180;
 8009744:	4d3b      	ldr	r5, [pc, #236]	; (8009834 <SlalomLeft+0x324>)
 8009746:	6828      	ldr	r0, [r5, #0]
 8009748:	f7fe fe36 	bl	80083b8 <__aeabi_f2d>
 800974c:	a32c      	add	r3, pc, #176	; (adr r3, 8009800 <SlalomLeft+0x2f0>)
 800974e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009752:	f7fe fcd1 	bl	80080f8 <__aeabi_dsub>
 8009756:	f7ff f97f 	bl	8008a58 <__aeabi_d2f>
	KeepPulse[BODY] += TotalPulse[BODY] - KeepPulse[BODY];
 800975a:	4a37      	ldr	r2, [pc, #220]	; (8009838 <SlalomLeft+0x328>)
	TargetAngle += -90*M_PI/180;
 800975c:	6028      	str	r0, [r5, #0]
//	alpha = alpha_turnangleang1;
//	alpha = 0angleang2;
//	alpha = -alpha_turnangleang3;
//
//	folv_turn;
}
 800975e:	ecbd 8b06 	vpop	{d8-d10}
	KeepPulse[BODY] += TotalPulse[BODY] - KeepPulse[BODY];
 8009762:	68a3      	ldr	r3, [r4, #8]
 8009764:	6890      	ldr	r0, [r2, #8]
 8009766:	6891      	ldr	r1, [r2, #8]
 8009768:	1a1b      	subs	r3, r3, r0
 800976a:	440b      	add	r3, r1
 800976c:	6093      	str	r3, [r2, #8]
}
 800976e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				wall_set();//
 8009772:	f000 fee1 	bl	800a538 <wall_set>
				make_map(X_GOAL_LESSER, Y_GOAL_LESSER, 0x01);
 8009776:	2107      	movs	r1, #7
 8009778:	4608      	mov	r0, r1
 800977a:	2201      	movs	r2, #1
 800977c:	f000 ff88 	bl	800a690 <make_map>
				Calc = 1;
 8009780:	2301      	movs	r3, #1
 8009782:	603b      	str	r3, [r7, #0]
 8009784:	e7d3      	b.n	800972e <SlalomLeft+0x21e>
				TargetAngularV = 0;
 8009786:	2300      	movs	r3, #0
 8009788:	602b      	str	r3, [r5, #0]
				break;
 800978a:	e7a0      	b.n	80096ce <SlalomLeft+0x1be>
		while(Photo[FL] < 200 || Photo[FR] < 250/**/)
 800978c:	4b2b      	ldr	r3, [pc, #172]	; (800983c <SlalomLeft+0x32c>)
 800978e:	f8df c0bc 	ldr.w	ip, [pc, #188]	; 800984c <SlalomLeft+0x33c>
 8009792:	ed93 7a00 	vldr	s14, [r3]
 8009796:	ed93 6a03 	vldr	s12, [r3, #12]
 800979a:	f8dc 1000 	ldr.w	r1, [ip]
 800979e:	4d1f      	ldr	r5, [pc, #124]	; (800981c <SlalomLeft+0x30c>)
 80097a0:	f8df a0a4 	ldr.w	sl, [pc, #164]	; 8009848 <SlalomLeft+0x338>
 80097a4:	eddf 7a26 	vldr	s15, [pc, #152]	; 8009840 <SlalomLeft+0x330>
 80097a8:	eddf 6a26 	vldr	s13, [pc, #152]	; 8009844 <SlalomLeft+0x334>
			TargetVelocity[BODY] = v_turn;
 80097ac:	481c      	ldr	r0, [pc, #112]	; (8009820 <SlalomLeft+0x310>)
			TargetAngularV = 0;
 80097ae:	2300      	movs	r3, #0
		while(Photo[FL] < 200 || Photo[FR] < 250/**/)
 80097b0:	2200      	movs	r2, #0
 80097b2:	e005      	b.n	80097c0 <SlalomLeft+0x2b0>
			TargetAngularV = 0;
 80097b4:	602b      	str	r3, [r5, #0]
			AngularLeapsity = 0;
 80097b6:	4619      	mov	r1, r3
			AngularAcceleration = 0;
 80097b8:	f8ca 3000 	str.w	r3, [sl]
 80097bc:	2201      	movs	r2, #1
			TargetVelocity[BODY] = v_turn;
 80097be:	6086      	str	r6, [r0, #8]
		while(Photo[FL] < 200 || Photo[FR] < 250/**/)
 80097c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80097c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097c8:	d4f4      	bmi.n	80097b4 <SlalomLeft+0x2a4>
 80097ca:	eeb4 6ae6 	vcmpe.f32	s12, s13
 80097ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097d2:	d4ef      	bmi.n	80097b4 <SlalomLeft+0x2a4>
 80097d4:	2a00      	cmp	r2, #0
 80097d6:	f43f af25 	beq.w	8009624 <SlalomLeft+0x114>
 80097da:	f8cc 1000 	str.w	r1, [ip]
 80097de:	e721      	b.n	8009624 <SlalomLeft+0x114>
 80097e0:	f8df c068 	ldr.w	ip, [pc, #104]	; 800984c <SlalomLeft+0x33c>
 80097e4:	4d0d      	ldr	r5, [pc, #52]	; (800981c <SlalomLeft+0x30c>)
 80097e6:	f8df a060 	ldr.w	sl, [pc, #96]	; 8009848 <SlalomLeft+0x338>
 80097ea:	e71b      	b.n	8009624 <SlalomLeft+0x114>
 80097ec:	f3af 8000 	nop.w
 80097f0:	54442d18 	.word	0x54442d18
 80097f4:	400921fb 	.word	0x400921fb
 80097f8:	23ca2666 	.word	0x23ca2666
 80097fc:	3f509268 	.word	0x3f509268
 8009800:	54442d18 	.word	0x54442d18
 8009804:	3ff921fb 	.word	0x3ff921fb
 8009808:	20000d6c 	.word	0x20000d6c
 800980c:	20000c90 	.word	0x20000c90
 8009810:	20000004 	.word	0x20000004
 8009814:	20000c78 	.word	0x20000c78
 8009818:	40668000 	.word	0x40668000
 800981c:	20000c58 	.word	0x20000c58
 8009820:	20000c48 	.word	0x20000c48
 8009824:	20000230 	.word	0x20000230
 8009828:	00000000 	.word	0x00000000
 800982c:	20000ee4 	.word	0x20000ee4
 8009830:	20000ee8 	.word	0x20000ee8
 8009834:	20000240 	.word	0x20000240
 8009838:	20000cac 	.word	0x20000cac
 800983c:	20000cb8 	.word	0x20000cb8
 8009840:	43480000 	.word	0x43480000
 8009844:	437a0000 	.word	0x437a0000
 8009848:	20000234 	.word	0x20000234
 800984c:	20000238 	.word	0x20000238

08009850 <Accel>:
//
void Accel(float add_distance, float explore_speed)
{
//	Pos.Act = accel;
//	ControlWall();
	TargetAngularV = 0;
 8009850:	4a39      	ldr	r2, [pc, #228]	; (8009938 <Accel+0xe8>)
	additional_speed = explore_speed - CurrentVelocity[BODY];
	//printf("%f,%f,%f\r\n",additional_speed,explore_speed,CurrentVelocity[BODY]);
	// =  - 
	//0
	 //TotalPulse[BODY];
	Acceleration = T1*additional_speed*additional_speed / (2*add_distance);
 8009852:	eddf 7a3a 	vldr	s15, [pc, #232]	; 800993c <Accel+0xec>
{
 8009856:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	TargetAngularV = 0;
 800985a:	2100      	movs	r1, #0
	additional_speed = explore_speed - CurrentVelocity[BODY];
 800985c:	4b38      	ldr	r3, [pc, #224]	; (8009940 <Accel+0xf0>)
	TargetAngularV = 0;
 800985e:	6011      	str	r1, [r2, #0]
	additional_speed = explore_speed - CurrentVelocity[BODY];
 8009860:	ed93 7a02 	vldr	s14, [r3, #8]
	Acceleration = T1*additional_speed*additional_speed / (2*add_distance);
 8009864:	f8df b0e8 	ldr.w	fp, [pc, #232]	; 8009950 <Accel+0x100>
 8009868:	4d36      	ldr	r5, [pc, #216]	; (8009944 <Accel+0xf4>)
 800986a:	4e37      	ldr	r6, [pc, #220]	; (8009948 <Accel+0xf8>)
	additional_speed = explore_speed - CurrentVelocity[BODY];
 800986c:	ee70 0ac7 	vsub.f32	s1, s1, s14
	Acceleration = T1*additional_speed*additional_speed / (2*add_distance);
 8009870:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009874:	ee60 7aa7 	vmul.f32	s15, s1, s15
//	WallWarn();
	//printf("%d, %d\r\n",VelocityLeftOut,VelocityRightOut);
	int target_pulse = (int)(2*add_distance/MM_PER_PULSE);
 8009878:	ee10 0a10 	vmov	r0, s0
	Acceleration = T1*additional_speed*additional_speed / (2*add_distance);
 800987c:	ee67 7aa0 	vmul.f32	s15, s15, s1
 8009880:	ee87 7a80 	vdiv.f32	s14, s15, s0
 8009884:	ed8b 7a00 	vstr	s14, [fp]
	int target_pulse = (int)(2*add_distance/MM_PER_PULSE);
 8009888:	f7fe fd96 	bl	80083b8 <__aeabi_f2d>
 800988c:	a326      	add	r3, pc, #152	; (adr r3, 8009928 <Accel+0xd8>)
 800988e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009892:	f7fe ff13 	bl	80086bc <__aeabi_ddiv>
 8009896:	f7ff f897 	bl	80089c8 <__aeabi_d2iz>
 800989a:	4604      	mov	r4, r0
	//45mm90mm15000
	//90mm060000
	//printf("");
	_Bool wall_cut = false;
	//ChangeLED(1);
	while( ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY] ) )
 800989c:	e020      	b.n	80098e0 <Accel+0x90>
	{
		//printf("%d, %d, %d, %f, %f, %d, %f, %f, %d, %f, %f\r\n", TotalPulse[BODY], target_pulse, KeepPulse[BODY], TargetVelocity[BODY], Acceleration, VelocityLeftOut ,TargetVelocity[LEFT], CurrentVelocity[LEFT], Pid[L_VELO_PID].out, Pid[L_VELO_PID].KP,Pid[L_VELO_PID].KI);
		if(KeepPulse[BODY] + (target_pulse*0.80) < TotalPulse[BODY] && Calc == 0)
 800989e:	f7fe fd79 	bl	8008394 <__aeabi_i2d>
 80098a2:	a323      	add	r3, pc, #140	; (adr r3, 8009930 <Accel+0xe0>)
 80098a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098a8:	f7fe fdde 	bl	8008468 <__aeabi_dmul>
 80098ac:	f8d5 a008 	ldr.w	sl, [r5, #8]
 80098b0:	68b7      	ldr	r7, [r6, #8]
 80098b2:	4680      	mov	r8, r0
 80098b4:	4650      	mov	r0, sl
 80098b6:	4689      	mov	r9, r1
 80098b8:	f7fe fd6c 	bl	8008394 <__aeabi_i2d>
 80098bc:	4602      	mov	r2, r0
 80098be:	460b      	mov	r3, r1
 80098c0:	4640      	mov	r0, r8
 80098c2:	4649      	mov	r1, r9
 80098c4:	f7fe fc1a 	bl	80080fc <__adddf3>
 80098c8:	4680      	mov	r8, r0
 80098ca:	4638      	mov	r0, r7
 80098cc:	4689      	mov	r9, r1
 80098ce:	f7fe fd61 	bl	8008394 <__aeabi_i2d>
 80098d2:	4602      	mov	r2, r0
 80098d4:	460b      	mov	r3, r1
 80098d6:	4640      	mov	r0, r8
 80098d8:	4649      	mov	r1, r9
 80098da:	f7ff f837 	bl	800894c <__aeabi_dcmplt>
 80098de:	b9b0      	cbnz	r0, 800990e <Accel+0xbe>
	while( ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY] ) )
 80098e0:	68ab      	ldr	r3, [r5, #8]
 80098e2:	68b2      	ldr	r2, [r6, #8]
 80098e4:	4423      	add	r3, r4
 80098e6:	4293      	cmp	r3, r2
		if(KeepPulse[BODY] + (target_pulse*0.80) < TotalPulse[BODY] && Calc == 0)
 80098e8:	4620      	mov	r0, r4
	while( ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY] ) )
 80098ea:	dcd8      	bgt.n	800989e <Accel+0x4e>
			InitPulse((int*)(&(TIM4->CNT)), INITIAL_PULSE);
			KeepCounter[RIGHT] = INITIAL_PULSE;
		}
#endif
	}
	Acceleration = 0;
 80098ec:	2300      	movs	r3, #0
 80098ee:	f8cb 3000 	str.w	r3, [fp]
	//
	wall_cut = false;
//	ChangeLED(0);
	KeepPulse[BODY] += target_pulse;
 80098f2:	68ab      	ldr	r3, [r5, #8]
 80098f4:	4423      	add	r3, r4
 80098f6:	60ab      	str	r3, [r5, #8]
	KeepPulse[LEFT] += target_pulse/2;
 80098f8:	682b      	ldr	r3, [r5, #0]
 80098fa:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 80098fe:	1064      	asrs	r4, r4, #1
 8009900:	4423      	add	r3, r4
 8009902:	602b      	str	r3, [r5, #0]
	KeepPulse[RIGHT] += target_pulse/2;
 8009904:	686b      	ldr	r3, [r5, #4]
 8009906:	441c      	add	r4, r3
 8009908:	606c      	str	r4, [r5, #4]
	//
	//
//	float a_start = T1 * SEARCH_SPEED * SEARCH_SPEED /(2 * START_ACCEL_DISTANCE);
//	float a= T1 * SEARCH_SPEED * SEARCH_SPEED /(2 * ACCE_DECE_DISTANCE);
//	float a_curve = T1 * SEARCH_SPEED * SEARCH_SPEED * (90+TREAD_WIDTH)*(90+TREAD_WIDTH) /(2 * 2 * CURVE_DISTANCE*90*90);
}
 800990a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if(KeepPulse[BODY] + (target_pulse*0.80) < TotalPulse[BODY] && Calc == 0)
 800990e:	4b0f      	ldr	r3, [pc, #60]	; (800994c <Accel+0xfc>)
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	2b00      	cmp	r3, #0
 8009914:	d1e4      	bne.n	80098e0 <Accel+0x90>
			updateRealSearch();
 8009916:	f003 fbd5 	bl	800d0c4 <updateRealSearch>
			Calc = 1;
 800991a:	4a0c      	ldr	r2, [pc, #48]	; (800994c <Accel+0xfc>)
 800991c:	2301      	movs	r3, #1
 800991e:	6013      	str	r3, [r2, #0]
 8009920:	e7de      	b.n	80098e0 <Accel+0x90>
 8009922:	bf00      	nop
 8009924:	f3af 8000 	nop.w
 8009928:	23ca2666 	.word	0x23ca2666
 800992c:	3f509268 	.word	0x3f509268
 8009930:	9999999a 	.word	0x9999999a
 8009934:	3fe99999 	.word	0x3fe99999
 8009938:	20000c58 	.word	0x20000c58
 800993c:	3a83126f 	.word	0x3a83126f
 8009940:	20000c84 	.word	0x20000c84
 8009944:	20000cac 	.word	0x20000cac
 8009948:	20000c78 	.word	0x20000c78
 800994c:	20000ee8 	.word	0x20000ee8
 8009950:	2000022c 	.word	0x2000022c
 8009954:	00000000 	.word	0x00000000

08009958 <Decel>:
void Decel(float dec_distance, float end_speed)
{
 8009958:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
//	Pos.Act = decel;
	float down_speed=0;
	down_speed = CurrentVelocity[BODY] - end_speed;
 800995c:	4b4c      	ldr	r3, [pc, #304]	; (8009a90 <Decel+0x138>)
	// =  - 
	//0
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 800995e:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8009a94 <Decel+0x13c>
	down_speed = CurrentVelocity[BODY] - end_speed;
 8009962:	ed93 7a02 	vldr	s14, [r3, #8]
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 8009966:	4b4c      	ldr	r3, [pc, #304]	; (8009a98 <Decel+0x140>)
 8009968:	f8df a148 	ldr.w	sl, [pc, #328]	; 8009ab4 <Decel+0x15c>
 800996c:	4d4b      	ldr	r5, [pc, #300]	; (8009a9c <Decel+0x144>)
	//
		//while
		//
		//
	//KeepPulse[BODY]
	while( (	(Photo[FR]+Photo[FL]) < 3800) && ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY]) )
 800996e:	4e4c      	ldr	r6, [pc, #304]	; (8009aa0 <Decel+0x148>)
	down_speed = CurrentVelocity[BODY] - end_speed;
 8009970:	ee37 7a60 	vsub.f32	s14, s14, s1
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 8009974:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009978:	ee67 7a27 	vmul.f32	s15, s14, s15
{
 800997c:	ed2d 8b04 	vpush	{d8-d9}
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 8009980:	ee67 7a87 	vmul.f32	s15, s15, s14
	int target_pulse = (int)(2*dec_distance/MM_PER_PULSE);
 8009984:	ee10 0a10 	vmov	r0, s0
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 8009988:	ee87 7a80 	vdiv.f32	s14, s15, s0
{
 800998c:	eef0 8a60 	vmov.f32	s17, s1
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 8009990:	eef1 7a47 	vneg.f32	s15, s14
 8009994:	edc3 7a00 	vstr	s15, [r3]
	int target_pulse = (int)(2*dec_distance/MM_PER_PULSE);
 8009998:	f7fe fd0e 	bl	80083b8 <__aeabi_f2d>
 800999c:	a338      	add	r3, pc, #224	; (adr r3, 8009a80 <Decel+0x128>)
 800999e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099a2:	f7fe fe8b 	bl	80086bc <__aeabi_ddiv>
 80099a6:	f7ff f80f 	bl	80089c8 <__aeabi_d2iz>
	while( (	(Photo[FR]+Photo[FL]) < 3800) && ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY]) )
 80099aa:	ed9f 9a3e 	vldr	s18, [pc, #248]	; 8009aa4 <Decel+0x14c>
 80099ae:	4607      	mov	r7, r0
 80099b0:	4b3d      	ldr	r3, [pc, #244]	; (8009aa8 <Decel+0x150>)
 80099b2:	ed93 8a03 	vldr	s16, [r3, #12]
 80099b6:	edd3 7a00 	vldr	s15, [r3]
 80099ba:	ee38 8a27 	vadd.f32	s16, s16, s15
 80099be:	e02c      	b.n	8009a1a <Decel+0xc2>
 80099c0:	68ab      	ldr	r3, [r5, #8]
 80099c2:	68b2      	ldr	r2, [r6, #8]
 80099c4:	443b      	add	r3, r7
 80099c6:	4293      	cmp	r3, r2
 80099c8:	dd2d      	ble.n	8009a26 <Decel+0xce>
//			InitPulse((int*)(&(TIM4->CNT)), INITIAL_PULSE);
//			KeepCounter[RIGHT] = INITIAL_PULSE;
//		}
		//
		//ControlWall();
		if(TargetVelocity[BODY] <= end_speed)
 80099ca:	edda 7a02 	vldr	s15, [sl, #8]
 80099ce:	eef4 7ae8 	vcmpe.f32	s15, s17
 80099d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099d6:	d940      	bls.n	8009a5a <Decel+0x102>
			Acceleration = 0;
			TargetAngularV = 0;
			AngularAcceleration = 0;
			break;
		}
		if(KeepPulse[BODY] + (target_pulse*0.65) < TotalPulse[BODY] )
 80099d8:	f7fe fcdc 	bl	8008394 <__aeabi_i2d>
 80099dc:	a32a      	add	r3, pc, #168	; (adr r3, 8009a88 <Decel+0x130>)
 80099de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099e2:	f7fe fd41 	bl	8008468 <__aeabi_dmul>
 80099e6:	f8d5 b008 	ldr.w	fp, [r5, #8]
 80099ea:	68b4      	ldr	r4, [r6, #8]
 80099ec:	4680      	mov	r8, r0
 80099ee:	4658      	mov	r0, fp
 80099f0:	4689      	mov	r9, r1
 80099f2:	f7fe fccf 	bl	8008394 <__aeabi_i2d>
 80099f6:	4602      	mov	r2, r0
 80099f8:	460b      	mov	r3, r1
 80099fa:	4640      	mov	r0, r8
 80099fc:	4649      	mov	r1, r9
 80099fe:	f7fe fb7d 	bl	80080fc <__adddf3>
 8009a02:	4680      	mov	r8, r0
 8009a04:	4620      	mov	r0, r4
 8009a06:	4689      	mov	r9, r1
 8009a08:	f7fe fcc4 	bl	8008394 <__aeabi_i2d>
 8009a0c:	4602      	mov	r2, r0
 8009a0e:	460b      	mov	r3, r1
 8009a10:	4640      	mov	r0, r8
 8009a12:	4649      	mov	r1, r9
 8009a14:	f7fe ff9a 	bl	800894c <__aeabi_dcmplt>
 8009a18:	bb68      	cbnz	r0, 8009a76 <Decel+0x11e>
	while( (	(Photo[FR]+Photo[FL]) < 3800) && ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY]) )
 8009a1a:	eeb4 8ac9 	vcmpe.f32	s16, s18
 8009a1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		if(KeepPulse[BODY] + (target_pulse*0.65) < TotalPulse[BODY] )
 8009a22:	4638      	mov	r0, r7
	while( (	(Photo[FR]+Photo[FL]) < 3800) && ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY]) )
 8009a24:	d4cc      	bmi.n	80099c0 <Decel+0x68>
 8009a26:	4921      	ldr	r1, [pc, #132]	; (8009aac <Decel+0x154>)
 8009a28:	4a21      	ldr	r2, [pc, #132]	; (8009ab0 <Decel+0x158>)
 8009a2a:	463c      	mov	r4, r7
			PIDChangeFlag( A_VELO_PID , 1);

		}
	}
	TargetVelocity[BODY] = end_speed;
	Acceleration = 0;
 8009a2c:	481a      	ldr	r0, [pc, #104]	; (8009a98 <Decel+0x140>)
	TargetVelocity[BODY] = end_speed;
 8009a2e:	edca 8a02 	vstr	s17, [sl, #8]
	Acceleration = 0;
 8009a32:	2300      	movs	r3, #0
 8009a34:	6003      	str	r3, [r0, #0]
	TargetAngularV = 0;
 8009a36:	600b      	str	r3, [r1, #0]
	AngularAcceleration = 0;
 8009a38:	6013      	str	r3, [r2, #0]
	//ChangeLED(2);
	KeepPulse[BODY] += target_pulse;
 8009a3a:	68ab      	ldr	r3, [r5, #8]
 8009a3c:	4423      	add	r3, r4
 8009a3e:	60ab      	str	r3, [r5, #8]
	KeepPulse[LEFT] += target_pulse/2;
 8009a40:	682b      	ldr	r3, [r5, #0]
 8009a42:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 8009a46:	1064      	asrs	r4, r4, #1
 8009a48:	4423      	add	r3, r4
	KeepPulse[RIGHT] += target_pulse/2;


}
 8009a4a:	ecbd 8b04 	vpop	{d8-d9}
	KeepPulse[LEFT] += target_pulse/2;
 8009a4e:	602b      	str	r3, [r5, #0]
	KeepPulse[RIGHT] += target_pulse/2;
 8009a50:	686b      	ldr	r3, [r5, #4]
 8009a52:	441c      	add	r4, r3
 8009a54:	606c      	str	r4, [r5, #4]
}
 8009a56:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			ChangeLED(7);
 8009a5a:	2007      	movs	r0, #7
 8009a5c:	f003 ff54 	bl	800d908 <ChangeLED>
			TargetAngularV = 0;
 8009a60:	4912      	ldr	r1, [pc, #72]	; (8009aac <Decel+0x154>)
			AngularAcceleration = 0;
 8009a62:	4a13      	ldr	r2, [pc, #76]	; (8009ab0 <Decel+0x158>)
			Acceleration = 0;
 8009a64:	480c      	ldr	r0, [pc, #48]	; (8009a98 <Decel+0x140>)
			TargetVelocity[BODY] = end_speed;
 8009a66:	edca 8a02 	vstr	s17, [sl, #8]
			Acceleration = 0;
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	6003      	str	r3, [r0, #0]
 8009a6e:	463c      	mov	r4, r7
			TargetAngularV = 0;
 8009a70:	600b      	str	r3, [r1, #0]
			AngularAcceleration = 0;
 8009a72:	6013      	str	r3, [r2, #0]
			break;
 8009a74:	e7da      	b.n	8009a2c <Decel+0xd4>
			PIDChangeFlag( A_VELO_PID , 1);
 8009a76:	2101      	movs	r1, #1
 8009a78:	2000      	movs	r0, #0
 8009a7a:	f004 fb6f 	bl	800e15c <PIDChangeFlag>
 8009a7e:	e797      	b.n	80099b0 <Decel+0x58>
 8009a80:	23ca2666 	.word	0x23ca2666
 8009a84:	3f509268 	.word	0x3f509268
 8009a88:	cccccccd 	.word	0xcccccccd
 8009a8c:	3fe4cccc 	.word	0x3fe4cccc
 8009a90:	20000c84 	.word	0x20000c84
 8009a94:	3a83126f 	.word	0x3a83126f
 8009a98:	2000022c 	.word	0x2000022c
 8009a9c:	20000cac 	.word	0x20000cac
 8009aa0:	20000c78 	.word	0x20000c78
 8009aa4:	456d8000 	.word	0x456d8000
 8009aa8:	20000cb8 	.word	0x20000cb8
 8009aac:	20000c58 	.word	0x20000c58
 8009ab0:	20000234 	.word	0x20000234
 8009ab4:	20000c48 	.word	0x20000c48

08009ab8 <GoStraight>:
	Pid[wall_ctrl].flag = 0;
	TargetAngularV = 0;
	return 45;
}
void GoStraight(float move_distance,  float explore_speed, int accel_or_decel)
{
 8009ab8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	//explore_speed += accel;

	//
	//90
	//int keep_pulse = TotalPulse[BODY];
	int target_pulse = (int)(2*move_distance/MM_PER_PULSE);
 8009abc:	ee70 7a00 	vadd.f32	s15, s0, s0
{
 8009ac0:	ed2d 8b02 	vpush	{d8}
 8009ac4:	4604      	mov	r4, r0
	int target_pulse = (int)(2*move_distance/MM_PER_PULSE);
 8009ac6:	ee17 0a90 	vmov	r0, s15
{
 8009aca:	eeb0 8a40 	vmov.f32	s16, s0
 8009ace:	eef0 8a60 	vmov.f32	s17, s1
	int target_pulse = (int)(2*move_distance/MM_PER_PULSE);
 8009ad2:	f7fe fc71 	bl	80083b8 <__aeabi_f2d>
 8009ad6:	a38c      	add	r3, pc, #560	; (adr r3, 8009d08 <GoStraight+0x250>)
 8009ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009adc:	f7fe fdee 	bl	80086bc <__aeabi_ddiv>
 8009ae0:	f7fe ff72 	bl	80089c8 <__aeabi_d2iz>

	if(accel_or_decel == 1) //
 8009ae4:	2c01      	cmp	r4, #1
 8009ae6:	f000 808e 	beq.w	8009c06 <GoStraight+0x14e>
		//explore_speed += AddVelocity;
		VelocityMax = true;

		Accel( move_distance , explore_speed);	//	//explore
	}
	else if(accel_or_decel == -1) //. 
 8009aea:	3401      	adds	r4, #1
 8009aec:	4683      	mov	fp, r0
 8009aee:	f000 8099 	beq.w	8009c24 <GoStraight+0x16c>
 8009af2:	4c7f      	ldr	r4, [pc, #508]	; (8009cf0 <GoStraight+0x238>)
 8009af4:	4d7f      	ldr	r5, [pc, #508]	; (8009cf4 <GoStraight+0x23c>)
//		Pos.Act = straight;
//		WallSafe();
//		ControlWall();
//		Calc = SearchOrFast;
		_Bool wall_cut=false;
		while( ( KeepPulse[BODY] +(target_pulse)) > ( TotalPulse[BODY]) )
 8009af6:	68a3      	ldr	r3, [r4, #8]
 8009af8:	68aa      	ldr	r2, [r5, #8]
 8009afa:	445b      	add	r3, fp
 8009afc:	4293      	cmp	r3, r2
		{
			//45mm
			//ControlWall();
			// <=   
			if(KeepPulse[BODY] + (target_pulse*0.4) < TotalPulse[BODY] )
 8009afe:	4658      	mov	r0, fp
		while( ( KeepPulse[BODY] +(target_pulse)) > ( TotalPulse[BODY]) )
 8009b00:	dd55      	ble.n	8009bae <GoStraight+0xf6>
			if(KeepPulse[BODY] + (target_pulse*0.4) < TotalPulse[BODY] )
 8009b02:	f7fe fc47 	bl	8008394 <__aeabi_i2d>
 8009b06:	68a6      	ldr	r6, [r4, #8]
 8009b08:	4681      	mov	r9, r0
 8009b0a:	4630      	mov	r0, r6
 8009b0c:	468a      	mov	sl, r1
 8009b0e:	f7fe fc41 	bl	8008394 <__aeabi_i2d>
 8009b12:	a373      	add	r3, pc, #460	; (adr r3, 8009ce0 <GoStraight+0x228>)
 8009b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b18:	4606      	mov	r6, r0
 8009b1a:	460f      	mov	r7, r1
 8009b1c:	4648      	mov	r0, r9
 8009b1e:	4651      	mov	r1, sl
 8009b20:	f7fe fca2 	bl	8008468 <__aeabi_dmul>
 8009b24:	4602      	mov	r2, r0
 8009b26:	460b      	mov	r3, r1
 8009b28:	4630      	mov	r0, r6
 8009b2a:	4639      	mov	r1, r7
 8009b2c:	f7fe fae6 	bl	80080fc <__adddf3>
 8009b30:	f8d5 8008 	ldr.w	r8, [r5, #8]
 8009b34:	4606      	mov	r6, r0
 8009b36:	4640      	mov	r0, r8
 8009b38:	460f      	mov	r7, r1
 8009b3a:	f7fe fc2b 	bl	8008394 <__aeabi_i2d>
 8009b3e:	4602      	mov	r2, r0
 8009b40:	460b      	mov	r3, r1
 8009b42:	4630      	mov	r0, r6
 8009b44:	4639      	mov	r1, r7
 8009b46:	f7fe ff01 	bl	800894c <__aeabi_dcmplt>
 8009b4a:	2800      	cmp	r0, #0
 8009b4c:	d156      	bne.n	8009bfc <GoStraight+0x144>
//				PIDChangeFlag(D_WALL_PID, 0);
				PIDChangeFlag( A_VELO_PID , 1);
				//TotalPulseKeepPulse
			}

			if(KeepPulse[BODY] + (target_pulse*0.80) < TotalPulse[BODY] && Calc == 0)
 8009b4e:	68a0      	ldr	r0, [r4, #8]
 8009b50:	f8d5 8008 	ldr.w	r8, [r5, #8]
 8009b54:	f7fe fc1e 	bl	8008394 <__aeabi_i2d>
 8009b58:	a363      	add	r3, pc, #396	; (adr r3, 8009ce8 <GoStraight+0x230>)
 8009b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b5e:	4606      	mov	r6, r0
 8009b60:	460f      	mov	r7, r1
 8009b62:	4648      	mov	r0, r9
 8009b64:	4651      	mov	r1, sl
 8009b66:	f7fe fc7f 	bl	8008468 <__aeabi_dmul>
 8009b6a:	4602      	mov	r2, r0
 8009b6c:	460b      	mov	r3, r1
 8009b6e:	4630      	mov	r0, r6
 8009b70:	4639      	mov	r1, r7
 8009b72:	f7fe fac3 	bl	80080fc <__adddf3>
 8009b76:	4606      	mov	r6, r0
 8009b78:	4640      	mov	r0, r8
 8009b7a:	460f      	mov	r7, r1
 8009b7c:	f7fe fc0a 	bl	8008394 <__aeabi_i2d>
 8009b80:	4602      	mov	r2, r0
 8009b82:	460b      	mov	r3, r1
 8009b84:	4630      	mov	r0, r6
 8009b86:	4639      	mov	r1, r7
 8009b88:	f7fe fee0 	bl	800894c <__aeabi_dcmplt>
 8009b8c:	2800      	cmp	r0, #0
 8009b8e:	d0b2      	beq.n	8009af6 <GoStraight+0x3e>
 8009b90:	4b59      	ldr	r3, [pc, #356]	; (8009cf8 <GoStraight+0x240>)
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d1ae      	bne.n	8009af6 <GoStraight+0x3e>
			{
//				wall_set();//
//				//
//				make_map(Pos.TargetX, Pos.TargetY, 0x01);
				updateRealSearch();
 8009b98:	f003 fa94 	bl	800d0c4 <updateRealSearch>
				//UpdateWalkMap();
				//
				Calc = 1;
 8009b9c:	4a56      	ldr	r2, [pc, #344]	; (8009cf8 <GoStraight+0x240>)
 8009b9e:	2301      	movs	r3, #1
 8009ba0:	6013      	str	r3, [r2, #0]
		while( ( KeepPulse[BODY] +(target_pulse)) > ( TotalPulse[BODY]) )
 8009ba2:	68a3      	ldr	r3, [r4, #8]
 8009ba4:	68aa      	ldr	r2, [r5, #8]
 8009ba6:	445b      	add	r3, fp
 8009ba8:	4293      	cmp	r3, r2
			if(KeepPulse[BODY] + (target_pulse*0.4) < TotalPulse[BODY] )
 8009baa:	4658      	mov	r0, fp
		while( ( KeepPulse[BODY] +(target_pulse)) > ( TotalPulse[BODY]) )
 8009bac:	dca9      	bgt.n	8009b02 <GoStraight+0x4a>
	//		{
	//			Acceleration = 0;
	//		}
		}
		wall_cut = false;
		Acceleration = 0;
 8009bae:	4b53      	ldr	r3, [pc, #332]	; (8009cfc <GoStraight+0x244>)
 8009bb0:	2200      	movs	r2, #0
 8009bb2:	601a      	str	r2, [r3, #0]
		KeepPulse[BODY] += target_pulse;
 8009bb4:	68a3      	ldr	r3, [r4, #8]
 8009bb6:	445b      	add	r3, fp
 8009bb8:	60a3      	str	r3, [r4, #8]
		KeepPulse[LEFT] += target_pulse*0.5f;
 8009bba:	ed94 7a00 	vldr	s14, [r4]
 8009bbe:	ee07 ba90 	vmov	s15, fp
 8009bc2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009bc6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009bca:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8009bce:	eea7 7aa6 	vfma.f32	s14, s15, s13

	//U

	//

}
 8009bd2:	ecbd 8b02 	vpop	{d8}
		KeepPulse[LEFT] += target_pulse*0.5f;
 8009bd6:	eebd 7ac7 	vcvt.s32.f32	s14, s14
	ChangeLED(0);
 8009bda:	2000      	movs	r0, #0
		KeepPulse[LEFT] += target_pulse*0.5f;
 8009bdc:	ed84 7a00 	vstr	s14, [r4]
		KeepPulse[RIGHT] += target_pulse*0.5f;
 8009be0:	ed94 7a01 	vldr	s14, [r4, #4]
 8009be4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009be8:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8009bec:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8009bf0:	edc4 7a01 	vstr	s15, [r4, #4]
}
 8009bf4:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	ChangeLED(0);
 8009bf8:	f003 be86 	b.w	800d908 <ChangeLED>
				PIDChangeFlag( A_VELO_PID , 1);
 8009bfc:	2101      	movs	r1, #1
 8009bfe:	2000      	movs	r0, #0
 8009c00:	f004 faac 	bl	800e15c <PIDChangeFlag>
 8009c04:	e7a3      	b.n	8009b4e <GoStraight+0x96>
		VelocityMax = true;
 8009c06:	4b3e      	ldr	r3, [pc, #248]	; (8009d00 <GoStraight+0x248>)
		Accel( move_distance , explore_speed);	//	//explore
 8009c08:	eef0 0a68 	vmov.f32	s1, s17
 8009c0c:	eeb0 0a48 	vmov.f32	s0, s16
		VelocityMax = true;
 8009c10:	701c      	strb	r4, [r3, #0]
		Accel( move_distance , explore_speed);	//	//explore
 8009c12:	f7ff fe1d 	bl	8009850 <Accel>
}
 8009c16:	ecbd 8b02 	vpop	{d8}
	ChangeLED(0);
 8009c1a:	2000      	movs	r0, #0
}
 8009c1c:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	ChangeLED(0);
 8009c20:	f003 be72 	b.w	800d908 <ChangeLED>
		VelocityMax = false;
 8009c24:	4b36      	ldr	r3, [pc, #216]	; (8009d00 <GoStraight+0x248>)
 8009c26:	4c32      	ldr	r4, [pc, #200]	; (8009cf0 <GoStraight+0x238>)
 8009c28:	4d32      	ldr	r5, [pc, #200]	; (8009cf4 <GoStraight+0x23c>)
			if(Calc == 0)//
 8009c2a:	4e33      	ldr	r6, [pc, #204]	; (8009cf8 <GoStraight+0x240>)
		Decel( move_distance*0.75f, explore_speed); //0.8
 8009c2c:	eeb6 0a08 	vmov.f32	s0, #104	; 0x3f400000  0.750
 8009c30:	eef0 0a68 	vmov.f32	s1, s17
		VelocityMax = false;
 8009c34:	2200      	movs	r2, #0
		Decel( move_distance*0.75f, explore_speed); //0.8
 8009c36:	ee28 0a00 	vmul.f32	s0, s16, s0
		VelocityMax = false;
 8009c3a:	701a      	strb	r2, [r3, #0]
		Decel( move_distance*0.75f, explore_speed); //0.8
 8009c3c:	f7ff fe8c 	bl	8009958 <Decel>
		ChangeLED(6);
 8009c40:	2006      	movs	r0, #6
 8009c42:	f003 fe61 	bl	800d908 <ChangeLED>
 8009c46:	ee07 ba90 	vmov	s15, fp
 8009c4a:	eef8 8ae7 	vcvt.f32.s32	s17, s15
 8009c4e:	eeb5 8a00 	vmov.f32	s16, #80	; 0x3e800000  0.250
 8009c52:	ee28 8a88 	vmul.f32	s16, s17, s16
				Calc = 1;
 8009c56:	2701      	movs	r7, #1
		while( ( KeepPulse[BODY] +(target_pulse*0.25f)) > ( TotalPulse[BODY]) ) //0.2
 8009c58:	e001      	b.n	8009c5e <GoStraight+0x1a6>
			if(Calc == 0)//
 8009c5a:	6833      	ldr	r3, [r6, #0]
 8009c5c:	b3cb      	cbz	r3, 8009cd2 <GoStraight+0x21a>
		while( ( KeepPulse[BODY] +(target_pulse*0.25f)) > ( TotalPulse[BODY]) ) //0.2
 8009c5e:	edd4 7a02 	vldr	s15, [r4, #8]
 8009c62:	ed95 7a02 	vldr	s14, [r5, #8]
 8009c66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009c6a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009c6e:	ee77 7a88 	vadd.f32	s15, s15, s16
 8009c72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009c76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c7a:	dcee      	bgt.n	8009c5a <GoStraight+0x1a2>
		KeepPulse[BODY] += target_pulse*0.2f;
 8009c7c:	edd4 7a02 	vldr	s15, [r4, #8]
 8009c80:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8009d04 <GoStraight+0x24c>
 8009c84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009c88:	ee28 7a87 	vmul.f32	s14, s17, s14
		KeepPulse[LEFT] += target_pulse*0.2f*0.5f;
 8009c8c:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
		KeepPulse[BODY] += target_pulse*0.2f;
 8009c90:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 8009c94:	ecbd 8b02 	vpop	{d8}
		KeepPulse[BODY] += target_pulse*0.2f;
 8009c98:	eefd 7ae7 	vcvt.s32.f32	s15, s15
	ChangeLED(0);
 8009c9c:	2000      	movs	r0, #0
		KeepPulse[BODY] += target_pulse*0.2f;
 8009c9e:	edc4 7a02 	vstr	s15, [r4, #8]
		KeepPulse[LEFT] += target_pulse*0.2f*0.5f;
 8009ca2:	edd4 7a00 	vldr	s15, [r4]
 8009ca6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009caa:	eee7 7a26 	vfma.f32	s15, s14, s13
 8009cae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009cb2:	edc4 7a00 	vstr	s15, [r4]
		KeepPulse[RIGHT] += target_pulse*0.2f*0.5f;
 8009cb6:	edd4 7a01 	vldr	s15, [r4, #4]
 8009cba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009cbe:	eee7 7a26 	vfma.f32	s15, s14, s13
 8009cc2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009cc6:	edc4 7a01 	vstr	s15, [r4, #4]
}
 8009cca:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	ChangeLED(0);
 8009cce:	f003 be1b 	b.w	800d908 <ChangeLED>
				updateRealSearch();
 8009cd2:	f003 f9f7 	bl	800d0c4 <updateRealSearch>
				Calc = 1;
 8009cd6:	6037      	str	r7, [r6, #0]
 8009cd8:	e7c1      	b.n	8009c5e <GoStraight+0x1a6>
 8009cda:	bf00      	nop
 8009cdc:	f3af 8000 	nop.w
 8009ce0:	9999999a 	.word	0x9999999a
 8009ce4:	3fd99999 	.word	0x3fd99999
 8009ce8:	9999999a 	.word	0x9999999a
 8009cec:	3fe99999 	.word	0x3fe99999
 8009cf0:	20000cac 	.word	0x20000cac
 8009cf4:	20000c78 	.word	0x20000c78
 8009cf8:	20000ee8 	.word	0x20000ee8
 8009cfc:	2000022c 	.word	0x2000022c
 8009d00:	20000d6a 	.word	0x20000d6a
 8009d04:	3e4ccccd 	.word	0x3e4ccccd
 8009d08:	23ca2666 	.word	0x23ca2666
 8009d0c:	3f509268 	.word	0x3f509268

08009d10 <TurnRight>:
void TurnRight(char mode)
{
	//

	switch( mode )
 8009d10:	2853      	cmp	r0, #83	; 0x53
 8009d12:	d02f      	beq.n	8009d74 <TurnRight+0x64>
 8009d14:	2854      	cmp	r0, #84	; 0x54
 8009d16:	d12c      	bne.n	8009d72 <TurnRight+0x62>
{
 8009d18:	b508      	push	{r3, lr}
	{
	case 'T' :

		Decel(45, 0);
 8009d1a:	eddf 0a17 	vldr	s1, [pc, #92]	; 8009d78 <TurnRight+0x68>
 8009d1e:	ed9f 0a17 	vldr	s0, [pc, #92]	; 8009d7c <TurnRight+0x6c>
 8009d22:	f7ff fe19 	bl	8009958 <Decel>
		WaitStopAndReset();
 8009d26:	f7ff f873 	bl	8008e10 <WaitStopAndReset>
		ChangeLED(5);
 8009d2a:	2005      	movs	r0, #5
 8009d2c:	f003 fdec 	bl	800d908 <ChangeLED>
		//AjustCenter();
		EmitterOFF();
 8009d30:	f003 fddc 	bl	800d8ec <EmitterOFF>
		PIDChangeFlag(A_VELO_PID, 0);
 8009d34:	2100      	movs	r1, #0
 8009d36:	4608      	mov	r0, r1
 8009d38:	f004 fa10 	bl	800e15c <PIDChangeFlag>
		Rotate( 90 , 2*M_PI);//1.5
 8009d3c:	eddf 0a10 	vldr	s1, [pc, #64]	; 8009d80 <TurnRight+0x70>
 8009d40:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8009d84 <TurnRight+0x74>
 8009d44:	f7ff f8a4 	bl	8008e90 <Rotate>
		ChangeLED(0);
 8009d48:	2000      	movs	r0, #0
 8009d4a:	f003 fddd 	bl	800d908 <ChangeLED>
		//RotateTest(90);

//		float acc = AjustCenter();
		EmitterON();
 8009d4e:	f003 fdbf 	bl	800d8d0 <EmitterON>

//		PIDReset(L_VELO_PID);
//		PIDReset(R_VELO_PID);
//		PIDReset(A_VELO_PID);
		HAL_Delay(100);
 8009d52:	2064      	movs	r0, #100	; 0x64
 8009d54:	f004 fbb8 	bl	800e4c8 <HAL_Delay>
		PIDChangeFlag( A_VELO_PID , 1);
 8009d58:	2101      	movs	r1, #1
 8009d5a:	2000      	movs	r0, #0
 8009d5c:	f004 f9fe 	bl	800e15c <PIDChangeFlag>
		Accel(45, ExploreVelocity);
 8009d60:	4b09      	ldr	r3, [pc, #36]	; (8009d88 <TurnRight+0x78>)
 8009d62:	ed9f 0a06 	vldr	s0, [pc, #24]	; 8009d7c <TurnRight+0x6c>
 8009d66:	edd3 0a00 	vldr	s1, [r3]
	default :
		break;
	}


}
 8009d6a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		Accel(45, ExploreVelocity);
 8009d6e:	f7ff bd6f 	b.w	8009850 <Accel>
 8009d72:	4770      	bx	lr
		SlalomRight();
 8009d74:	f7ff ba1c 	b.w	80091b0 <SlalomRight>
 8009d78:	00000000 	.word	0x00000000
 8009d7c:	42340000 	.word	0x42340000
 8009d80:	40c90fdb 	.word	0x40c90fdb
 8009d84:	42b40000 	.word	0x42b40000
 8009d88:	20000d6c 	.word	0x20000d6c

08009d8c <TurnLeft>:
	//
	//
	//
	//

	switch( mode )
 8009d8c:	2853      	cmp	r0, #83	; 0x53
 8009d8e:	d02c      	beq.n	8009dea <TurnLeft+0x5e>
 8009d90:	2854      	cmp	r0, #84	; 0x54
 8009d92:	d129      	bne.n	8009de8 <TurnLeft+0x5c>
{
 8009d94:	b508      	push	{r3, lr}
	{
	case 'T' :
		//
		Decel(45, 0);
 8009d96:	eddf 0a16 	vldr	s1, [pc, #88]	; 8009df0 <TurnLeft+0x64>
 8009d9a:	ed9f 0a16 	vldr	s0, [pc, #88]	; 8009df4 <TurnLeft+0x68>
 8009d9e:	f7ff fddb 	bl	8009958 <Decel>
		WaitStopAndReset();
 8009da2:	f7ff f835 	bl	8008e10 <WaitStopAndReset>
		//ChangeLED(5);

		//AjustCenter();
		EmitterOFF();
 8009da6:	f003 fda1 	bl	800d8ec <EmitterOFF>
		PIDChangeFlag(A_VELO_PID, 0);
 8009daa:	2100      	movs	r1, #0
 8009dac:	4608      	mov	r0, r1
 8009dae:	f004 f9d5 	bl	800e15c <PIDChangeFlag>
		Rotate( 90 , -2*M_PI);//-1.5
 8009db2:	eddf 0a11 	vldr	s1, [pc, #68]	; 8009df8 <TurnLeft+0x6c>
 8009db6:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8009dfc <TurnLeft+0x70>
 8009dba:	f7ff f869 	bl	8008e90 <Rotate>
		//RotateTest(-90);
//		PIDReset(L_VELO_PID);
//		PIDReset(R_VELO_PID);
//		PIDReset(A_VELO_PID);
		EmitterON();
 8009dbe:	f003 fd87 	bl	800d8d0 <EmitterON>
		HAL_Delay(100);
 8009dc2:	2064      	movs	r0, #100	; 0x64
 8009dc4:	f004 fb80 	bl	800e4c8 <HAL_Delay>
//		float acc = AjustCenter();
		HAL_Delay(100);
 8009dc8:	2064      	movs	r0, #100	; 0x64
 8009dca:	f004 fb7d 	bl	800e4c8 <HAL_Delay>

		PIDChangeFlag( A_VELO_PID , 1);
 8009dce:	2101      	movs	r1, #1
 8009dd0:	2000      	movs	r0, #0
 8009dd2:	f004 f9c3 	bl	800e15c <PIDChangeFlag>
		Accel(45, ExploreVelocity);
 8009dd6:	4b0a      	ldr	r3, [pc, #40]	; (8009e00 <TurnLeft+0x74>)
 8009dd8:	ed9f 0a06 	vldr	s0, [pc, #24]	; 8009df4 <TurnLeft+0x68>
 8009ddc:	edd3 0a00 	vldr	s1, [r3]
		break;
	default :
		break;
	}

}
 8009de0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		Accel(45, ExploreVelocity);
 8009de4:	f7ff bd34 	b.w	8009850 <Accel>
 8009de8:	4770      	bx	lr
		SlalomLeft();
 8009dea:	f7ff bb91 	b.w	8009510 <SlalomLeft>
 8009dee:	bf00      	nop
 8009df0:	00000000 	.word	0x00000000
 8009df4:	42340000 	.word	0x42340000
 8009df8:	c0c90fdb 	.word	0xc0c90fdb
 8009dfc:	42b40000 	.word	0x42b40000
 8009e00:	20000d6c 	.word	0x20000d6c

08009e04 <GoBack>:
void GoBack()
{
 8009e04:	b538      	push	{r3, r4, r5, lr}
 8009e06:	ed2d 8b04 	vpush	{d8-d9}
	//
	Decel(45, 0);
 8009e0a:	ed9f 8a1c 	vldr	s16, [pc, #112]	; 8009e7c <GoBack+0x78>
 8009e0e:	eddf 0a1c 	vldr	s1, [pc, #112]	; 8009e80 <GoBack+0x7c>

	Rotate(180, 2*M_PI);// //
	EmitterON();

#else
	Pos.Dir = right;
 8009e12:	4c1c      	ldr	r4, [pc, #112]	; (8009e84 <GoBack+0x80>)
	PIDChangeFlag(A_VELO_PID, 0);
	Rotate(90, 2*M_PI);// //
 8009e14:	ed9f 9a1c 	vldr	s18, [pc, #112]	; 8009e88 <GoBack+0x84>
 8009e18:	eddf 8a1c 	vldr	s17, [pc, #112]	; 8009e8c <GoBack+0x88>
	Decel(45, 0);
 8009e1c:	eeb0 0a48 	vmov.f32	s0, s16
 8009e20:	f7ff fd9a 	bl	8009958 <Decel>
	WaitStopAndReset();
 8009e24:	f7fe fff4 	bl	8008e10 <WaitStopAndReset>
	ChangeLED(5);
 8009e28:	2005      	movs	r0, #5
 8009e2a:	f003 fd6d 	bl	800d908 <ChangeLED>
	PIDChangeFlag(A_VELO_PID, 0);
 8009e2e:	2100      	movs	r1, #0
 8009e30:	4608      	mov	r0, r1
	Pos.Dir = right;
 8009e32:	2501      	movs	r5, #1
 8009e34:	7125      	strb	r5, [r4, #4]
	PIDChangeFlag(A_VELO_PID, 0);
 8009e36:	f004 f991 	bl	800e15c <PIDChangeFlag>
	Rotate(90, 2*M_PI);// //
 8009e3a:	eef0 0a49 	vmov.f32	s1, s18
 8009e3e:	eeb0 0a68 	vmov.f32	s0, s17
 8009e42:	f7ff f825 	bl	8008e90 <Rotate>
	//acc = AjustCenter();
	Pos.Dir = right;
	Rotate(90, 2*M_PI);
 8009e46:	eef0 0a49 	vmov.f32	s1, s18
 8009e4a:	eeb0 0a68 	vmov.f32	s0, s17
	Pos.Dir = right;
 8009e4e:	7125      	strb	r5, [r4, #4]
	Rotate(90, 2*M_PI);
 8009e50:	f7ff f81e 	bl	8008e90 <Rotate>
	PIDChangeFlag(A_VELO_PID, 1);
 8009e54:	4629      	mov	r1, r5
 8009e56:	2000      	movs	r0, #0
 8009e58:	f004 f980 	bl	800e15c <PIDChangeFlag>
	Pos.Dir = back;
 8009e5c:	2303      	movs	r3, #3
#endif

	//acc = AjustCenter();
//	/Angle = TargetAngle;

	HAL_Delay(200);
 8009e5e:	20c8      	movs	r0, #200	; 0xc8
	Pos.Dir = back;
 8009e60:	7123      	strb	r3, [r4, #4]
	HAL_Delay(200);
 8009e62:	f004 fb31 	bl	800e4c8 <HAL_Delay>

	Accel(45, ExploreVelocity);
 8009e66:	eeb0 0a48 	vmov.f32	s0, s16
	//

}
 8009e6a:	ecbd 8b04 	vpop	{d8-d9}
	Accel(45, ExploreVelocity);
 8009e6e:	4b08      	ldr	r3, [pc, #32]	; (8009e90 <GoBack+0x8c>)
 8009e70:	edd3 0a00 	vldr	s1, [r3]
}
 8009e74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	Accel(45, ExploreVelocity);
 8009e78:	f7ff bcea 	b.w	8009850 <Accel>
 8009e7c:	42340000 	.word	0x42340000
 8009e80:	00000000 	.word	0x00000000
 8009e84:	20000004 	.word	0x20000004
 8009e88:	40c90fdb 	.word	0x40c90fdb
 8009e8c:	42b40000 	.word	0x42b40000
 8009e90:	20000d6c 	.word	0x20000d6c
 8009e94:	00000000 	.word	0x00000000

08009e98 <Explore_IT>:
void Explore_IT()
{

//*-----------------*/

	PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 8009e98:	f8df c304 	ldr.w	ip, [pc, #772]	; 800a1a0 <Explore_IT+0x308>
 8009e9c:	49a6      	ldr	r1, [pc, #664]	; (800a138 <Explore_IT+0x2a0>)
	TIM3->CNT = INITIAL_PULSE;
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 8009e9e:	48a7      	ldr	r0, [pc, #668]	; (800a13c <Explore_IT+0x2a4>)
	TIM4->CNT = INITIAL_PULSE;

	// mm/s
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 8009ea0:	eddf 7aa7 	vldr	s15, [pc, #668]	; 800a140 <Explore_IT+0x2a8>
//	}


	// mm/ms

	TotalPulse[LEFT] += PulseDisplacement[LEFT];
 8009ea4:	4aa7      	ldr	r2, [pc, #668]	; (800a144 <Explore_IT+0x2ac>)
{
 8009ea6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 8009eaa:	f8dc 4024 	ldr.w	r4, [ip, #36]	; 0x24
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 8009eae:	4da6      	ldr	r5, [pc, #664]	; (800a148 <Explore_IT+0x2b0>)
	volatile static float zg_last=0;
	volatile float zg_law;
	//uint8_t zgb,zgf;
	ZGyro = ReadIMU(0x37, 0x38);
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 8009eb0:	4fa6      	ldr	r7, [pc, #664]	; (800a14c <Explore_IT+0x2b4>)
    zg_last = zg_law;
	Angle += AngularV * T1;
 8009eb2:	4ea7      	ldr	r6, [pc, #668]	; (800a150 <Explore_IT+0x2b8>)
	PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 8009eb4:	f247 532f 	movw	r3, #29999	; 0x752f
 8009eb8:	1b1c      	subs	r4, r3, r4
 8009eba:	600c      	str	r4, [r1, #0]
	TIM3->CNT = INITIAL_PULSE;
 8009ebc:	f8cc 3024 	str.w	r3, [ip, #36]	; 0x24
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 8009ec0:	f8d0 c024 	ldr.w	ip, [r0, #36]	; 0x24
	TIM4->CNT = INITIAL_PULSE;
 8009ec4:	6243      	str	r3, [r0, #36]	; 0x24
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 8009ec6:	eba3 030c 	sub.w	r3, r3, ip
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 8009eca:	ee07 3a10 	vmov	s14, r3
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 8009ece:	ee06 4a90 	vmov	s13, r4
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 8009ed2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 8009ed6:	eef8 6ae6 	vcvt.f32.s32	s13, s13
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 8009eda:	ee27 7a27 	vmul.f32	s14, s14, s15
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 8009ede:	ee66 6aa7 	vmul.f32	s13, s13, s15
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 8009ee2:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 8009ee6:	edc5 6a00 	vstr	s13, [r5]
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 8009eea:	ed85 7a01 	vstr	s14, [r5, #4]
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 8009eee:	edd5 7a00 	vldr	s15, [r5]
 8009ef2:	ed95 7a01 	vldr	s14, [r5, #4]
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 8009ef6:	604b      	str	r3, [r1, #4]
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 8009ef8:	ee77 7a87 	vadd.f32	s15, s15, s14
{
 8009efc:	b083      	sub	sp, #12
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 8009efe:	ee67 7a86 	vmul.f32	s15, s15, s12
	ZGyro = ReadIMU(0x37, 0x38);
 8009f02:	2138      	movs	r1, #56	; 0x38
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 8009f04:	edc5 7a02 	vstr	s15, [r5, #8]
	TotalPulse[LEFT] += PulseDisplacement[LEFT];
 8009f08:	f8d2 c000 	ldr.w	ip, [r2]
 8009f0c:	4464      	add	r4, ip
 8009f0e:	6014      	str	r4, [r2, #0]
	TotalPulse[RIGHT] += PulseDisplacement[RIGHT];
 8009f10:	6854      	ldr	r4, [r2, #4]
 8009f12:	4423      	add	r3, r4
 8009f14:	6053      	str	r3, [r2, #4]
	TotalPulse[BODY] = TotalPulse[LEFT]+TotalPulse[RIGHT];
 8009f16:	6813      	ldr	r3, [r2, #0]
 8009f18:	6854      	ldr	r4, [r2, #4]
	ZGyro = ReadIMU(0x37, 0x38);
 8009f1a:	2037      	movs	r0, #55	; 0x37
	TotalPulse[BODY] = TotalPulse[LEFT]+TotalPulse[RIGHT];
 8009f1c:	4423      	add	r3, r4
 8009f1e:	6093      	str	r3, [r2, #8]
	ZGyro = ReadIMU(0x37, 0x38);
 8009f20:	f003 fbe8 	bl	800d6f4 <ReadIMU>
 8009f24:	4b8b      	ldr	r3, [pc, #556]	; (800a154 <Explore_IT+0x2bc>)
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 8009f26:	4a8c      	ldr	r2, [pc, #560]	; (800a158 <Explore_IT+0x2c0>)
	ZGyro = ReadIMU(0x37, 0x38);
 8009f28:	ed83 0a00 	vstr	s0, [r3]
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 8009f2c:	edd3 7a00 	vldr	s15, [r3]
 8009f30:	edd2 6a00 	vldr	s13, [r2]
 8009f34:	ed9f 7a89 	vldr	s14, [pc, #548]	; 800a15c <Explore_IT+0x2c4>
 8009f38:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009f3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009f40:	edcd 7a01 	vstr	s15, [sp, #4]
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 8009f44:	9801      	ldr	r0, [sp, #4]
 8009f46:	683c      	ldr	r4, [r7, #0]
 8009f48:	f7fe fa36 	bl	80083b8 <__aeabi_f2d>
 8009f4c:	a374      	add	r3, pc, #464	; (adr r3, 800a120 <Explore_IT+0x288>)
 8009f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f52:	f7fe fa89 	bl	8008468 <__aeabi_dmul>
 8009f56:	4680      	mov	r8, r0
 8009f58:	4620      	mov	r0, r4
 8009f5a:	4689      	mov	r9, r1
 8009f5c:	f7fe fa2c 	bl	80083b8 <__aeabi_f2d>
 8009f60:	a371      	add	r3, pc, #452	; (adr r3, 800a128 <Explore_IT+0x290>)
 8009f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f66:	f7fe fa7f 	bl	8008468 <__aeabi_dmul>
 8009f6a:	4602      	mov	r2, r0
 8009f6c:	460b      	mov	r3, r1
 8009f6e:	4640      	mov	r0, r8
 8009f70:	4649      	mov	r1, r9
 8009f72:	f7fe f8c3 	bl	80080fc <__adddf3>
 8009f76:	f7fe fd6f 	bl	8008a58 <__aeabi_d2f>
 8009f7a:	4b79      	ldr	r3, [pc, #484]	; (800a160 <Explore_IT+0x2c8>)
	Angle += AngularV * T1;
 8009f7c:	ed9f 7a79 	vldr	s14, [pc, #484]	; 800a164 <Explore_IT+0x2cc>
#endif

	int wall_d =0,wall_l =0,wall_r =0,wall_f=0;
		int ang_out=0;

		if( Pos.Dir == front || Pos.Act == compensate || Pos.Act == rotate)
 8009f80:	4a79      	ldr	r2, [pc, #484]	; (800a168 <Explore_IT+0x2d0>)
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 8009f82:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8009f86:	6018      	str	r0, [r3, #0]
    zg_last = zg_law;
 8009f88:	9801      	ldr	r0, [sp, #4]
 8009f8a:	6038      	str	r0, [r7, #0]
	Angle += AngularV * T1;
 8009f8c:	edd3 6a00 	vldr	s13, [r3]
 8009f90:	edd6 7a00 	vldr	s15, [r6]
		if( Pos.Dir == front || Pos.Act == compensate || Pos.Act == rotate)
 8009f94:	7911      	ldrb	r1, [r2, #4]
	Angle += AngularV * T1;
 8009f96:	eee6 7a87 	vfma.f32	s15, s13, s14
 8009f9a:	edc6 7a00 	vstr	s15, [r6]
		if( Pos.Dir == front || Pos.Act == compensate || Pos.Act == rotate)
 8009f9e:	b121      	cbz	r1, 8009faa <Explore_IT+0x112>
 8009fa0:	7993      	ldrb	r3, [r2, #6]
 8009fa2:	2b06      	cmp	r3, #6
 8009fa4:	d001      	beq.n	8009faa <Explore_IT+0x112>
 8009fa6:	2b03      	cmp	r3, #3
 8009fa8:	d113      	bne.n	8009fd2 <Explore_IT+0x13a>
		{
			if( Pid[A_VELO_PID].flag == 1 )
 8009faa:	4b70      	ldr	r3, [pc, #448]	; (800a16c <Explore_IT+0x2d4>)
 8009fac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009fae:	2a01      	cmp	r2, #1
 8009fb0:	d06e      	beq.n	800a090 <Explore_IT+0x1f8>
			{
				ang_out = PIDControl( A_VELO_PID,  TargetAngle, Angle);
				TargetAngularV = (float)ang_out;	//
			}
			else if( Pid[D_WALL_PID].flag == 1 )
 8009fb2:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8009fb4:	2801      	cmp	r0, #1
 8009fb6:	d07c      	beq.n	800a0b2 <Explore_IT+0x21a>
			{
				wall_d = PIDControl( D_WALL_PID, Photo[SL], Photo[SR]+PhotoDiff);	//++
				TargetAngularV = (float)wall_d*0.001;//0.002 
			}
			else if( Pid[L_WALL_PID].flag == 1 )
 8009fb8:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8009fbc:	2a01      	cmp	r2, #1
 8009fbe:	d04b      	beq.n	800a058 <Explore_IT+0x1c0>
			{
				wall_l = PIDControl( L_WALL_PID,  Photo[SL], TargetPhoto[SL]);
				TargetAngularV = (float)wall_l*0.001;//0.002 

			}
			else if( Pid[R_WALL_PID].flag == 1 )
 8009fc0:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8009fc4:	2a01      	cmp	r2, #1
 8009fc6:	f000 809f 	beq.w	800a108 <Explore_IT+0x270>
			{
				wall_r = PIDControl( R_WALL_PID,  TargetPhoto[SR], Photo[SR]);			//-
				TargetAngularV = (float)wall_r*0.001;//0.002 
			}
			else if( Pid[F_WALL_PID].flag == 1)
 8009fca:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8009fce:	2b01      	cmp	r3, #1
 8009fd0:	d07b      	beq.n	800a0ca <Explore_IT+0x232>
 8009fd2:	4b67      	ldr	r3, [pc, #412]	; (800a170 <Explore_IT+0x2d8>)
 8009fd4:	4c67      	ldr	r4, [pc, #412]	; (800a174 <Explore_IT+0x2dc>)

				//TargetVelocity[BODY] = 0.1*PIDControl( FD_WALL_PID,   Photo[FR]+Photo[FL],4000);
			}
		}

	TargetVelocity[BODY] += Acceleration;
 8009fd6:	4968      	ldr	r1, [pc, #416]	; (800a178 <Explore_IT+0x2e0>)
	//AngularAcceleration += AngularLeapsity;
	TargetAngularV += AngularAcceleration;
 8009fd8:	4a68      	ldr	r2, [pc, #416]	; (800a17c <Explore_IT+0x2e4>)
	TargetVelocity[BODY] += Acceleration;
 8009fda:	ed91 7a00 	vldr	s14, [r1]
 8009fde:	edd4 7a02 	vldr	s15, [r4, #8]
	//TargetAngularV += AngularAcceleration;
	TargetVelocity[RIGHT] = ( TargetVelocity[BODY] - TargetAngularV * TREAD_WIDTH * 0.5f );
 8009fe2:	eddf 6a67 	vldr	s13, [pc, #412]	; 800a180 <Explore_IT+0x2e8>
	TargetVelocity[LEFT] = ( TargetAngularV *TREAD_WIDTH ) + TargetVelocity[RIGHT];

	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 8009fe6:	4e67      	ldr	r6, [pc, #412]	; (800a184 <Explore_IT+0x2ec>)
	TargetVelocity[BODY] += Acceleration;
 8009fe8:	ee77 7a87 	vadd.f32	s15, s15, s14
	TargetVelocity[RIGHT] = ( TargetVelocity[BODY] - TargetAngularV * TREAD_WIDTH * 0.5f );
 8009fec:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
	TargetVelocity[BODY] += Acceleration;
 8009ff0:	edc4 7a02 	vstr	s15, [r4, #8]
	TargetAngularV += AngularAcceleration;
 8009ff4:	ed92 7a00 	vldr	s14, [r2]
 8009ff8:	edd3 7a00 	vldr	s15, [r3]
 8009ffc:	ee77 7a87 	vadd.f32	s15, s15, s14
	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 800a000:	2004      	movs	r0, #4
	TargetAngularV += AngularAcceleration;
 800a002:	edc3 7a00 	vstr	s15, [r3]
	TargetVelocity[RIGHT] = ( TargetVelocity[BODY] - TargetAngularV * TREAD_WIDTH * 0.5f );
 800a006:	edd4 7a02 	vldr	s15, [r4, #8]
 800a00a:	ed93 7a00 	vldr	s14, [r3]
 800a00e:	ee26 7ac7 	vnmul.f32	s14, s13, s14
 800a012:	eee7 7a06 	vfma.f32	s15, s14, s12
 800a016:	edc4 7a01 	vstr	s15, [r4, #4]
	TargetVelocity[LEFT] = ( TargetAngularV *TREAD_WIDTH ) + TargetVelocity[RIGHT];
 800a01a:	ed93 7a00 	vldr	s14, [r3]
 800a01e:	edd4 7a01 	vldr	s15, [r4, #4]
 800a022:	eee7 7a26 	vfma.f32	s15, s14, s13
 800a026:	edc4 7a00 	vstr	s15, [r4]
	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 800a02a:	ed94 0a00 	vldr	s0, [r4]
 800a02e:	edd5 0a00 	vldr	s1, [r5]
 800a032:	f004 f8a9 	bl	800e188 <PIDControl>
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 800a036:	ed94 0a01 	vldr	s0, [r4, #4]
	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 800a03a:	6030      	str	r0, [r6, #0]
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 800a03c:	edd5 0a01 	vldr	s1, [r5, #4]
 800a040:	2005      	movs	r0, #5
 800a042:	f004 f8a1 	bl	800e188 <PIDControl>
 800a046:	4b50      	ldr	r3, [pc, #320]	; (800a188 <Explore_IT+0x2f0>)
 800a048:	4601      	mov	r1, r0

	//
	Motor_Switch( VelocityLeftOut, VelocityRightOut );
 800a04a:	6830      	ldr	r0, [r6, #0]
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 800a04c:	6019      	str	r1, [r3, #0]

}
 800a04e:	b003      	add	sp, #12
 800a050:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	Motor_Switch( VelocityLeftOut, VelocityRightOut );
 800a054:	f003 bce4 	b.w	800da20 <Motor_Switch>
				wall_l = PIDControl( L_WALL_PID,  Photo[SL], TargetPhoto[SL]);
 800a058:	4a4c      	ldr	r2, [pc, #304]	; (800a18c <Explore_IT+0x2f4>)
 800a05a:	4b4d      	ldr	r3, [pc, #308]	; (800a190 <Explore_IT+0x2f8>)
 800a05c:	edd2 0a02 	vldr	s1, [r2, #8]
 800a060:	ed93 0a02 	vldr	s0, [r3, #8]
 800a064:	4c43      	ldr	r4, [pc, #268]	; (800a174 <Explore_IT+0x2dc>)
 800a066:	2002      	movs	r0, #2
				wall_r = PIDControl( R_WALL_PID,  TargetPhoto[SR], Photo[SR]);			//-
 800a068:	f004 f88e 	bl	800e188 <PIDControl>
				TargetAngularV = (float)wall_r*0.001;//0.002 
 800a06c:	ee07 0a90 	vmov	s15, r0
 800a070:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a074:	ee17 0a90 	vmov	r0, s15
 800a078:	f7fe f99e 	bl	80083b8 <__aeabi_f2d>
 800a07c:	a32c      	add	r3, pc, #176	; (adr r3, 800a130 <Explore_IT+0x298>)
 800a07e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a082:	f7fe f9f1 	bl	8008468 <__aeabi_dmul>
 800a086:	f7fe fce7 	bl	8008a58 <__aeabi_d2f>
 800a08a:	4b39      	ldr	r3, [pc, #228]	; (800a170 <Explore_IT+0x2d8>)
 800a08c:	6018      	str	r0, [r3, #0]
 800a08e:	e7a2      	b.n	8009fd6 <Explore_IT+0x13e>
				ang_out = PIDControl( A_VELO_PID,  TargetAngle, Angle);
 800a090:	4b40      	ldr	r3, [pc, #256]	; (800a194 <Explore_IT+0x2fc>)
 800a092:	4c38      	ldr	r4, [pc, #224]	; (800a174 <Explore_IT+0x2dc>)
				ang_out = PIDControl( A_VELO_PID,  TargetAngle, Angle);
 800a094:	ed93 0a00 	vldr	s0, [r3]
 800a098:	edd6 0a00 	vldr	s1, [r6]
 800a09c:	2000      	movs	r0, #0
 800a09e:	f004 f873 	bl	800e188 <PIDControl>
				TargetAngularV = (float)ang_out;
 800a0a2:	ee07 0a90 	vmov	s15, r0
 800a0a6:	4b32      	ldr	r3, [pc, #200]	; (800a170 <Explore_IT+0x2d8>)
 800a0a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a0ac:	edc3 7a00 	vstr	s15, [r3]
 800a0b0:	e791      	b.n	8009fd6 <Explore_IT+0x13e>
				wall_d = PIDControl( D_WALL_PID, Photo[SL], Photo[SR]+PhotoDiff);	//++
 800a0b2:	4b37      	ldr	r3, [pc, #220]	; (800a190 <Explore_IT+0x2f8>)
 800a0b4:	4a38      	ldr	r2, [pc, #224]	; (800a198 <Explore_IT+0x300>)
 800a0b6:	edd3 0a01 	vldr	s1, [r3, #4]
 800a0ba:	edd2 7a00 	vldr	s15, [r2]
 800a0be:	ed93 0a02 	vldr	s0, [r3, #8]
 800a0c2:	4c2c      	ldr	r4, [pc, #176]	; (800a174 <Explore_IT+0x2dc>)
 800a0c4:	ee70 0aa7 	vadd.f32	s1, s1, s15
 800a0c8:	e7ce      	b.n	800a068 <Explore_IT+0x1d0>
				wall_f = PIDControl( F_WALL_PID,   4000, (	(Photo[FR]+Photo[FL])));
 800a0ca:	4b31      	ldr	r3, [pc, #196]	; (800a190 <Explore_IT+0x2f8>)
 800a0cc:	ed9f 0a33 	vldr	s0, [pc, #204]	; 800a19c <Explore_IT+0x304>
 800a0d0:	edd3 7a00 	vldr	s15, [r3]
 800a0d4:	edd3 0a03 	vldr	s1, [r3, #12]
				TargetVelocity[BODY] = (float)wall_f*0.001;
 800a0d8:	4c26      	ldr	r4, [pc, #152]	; (800a174 <Explore_IT+0x2dc>)
				wall_f = PIDControl( F_WALL_PID,   4000, (	(Photo[FR]+Photo[FL])));
 800a0da:	ee70 0aa7 	vadd.f32	s1, s1, s15
 800a0de:	2008      	movs	r0, #8
 800a0e0:	f004 f852 	bl	800e188 <PIDControl>
				TargetVelocity[BODY] = (float)wall_f*0.001;
 800a0e4:	ee07 0a90 	vmov	s15, r0
 800a0e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a0ec:	ee17 0a90 	vmov	r0, s15
 800a0f0:	f7fe f962 	bl	80083b8 <__aeabi_f2d>
 800a0f4:	a30e      	add	r3, pc, #56	; (adr r3, 800a130 <Explore_IT+0x298>)
 800a0f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0fa:	f7fe f9b5 	bl	8008468 <__aeabi_dmul>
 800a0fe:	f7fe fcab 	bl	8008a58 <__aeabi_d2f>
				ang_out = PIDControl( A_VELO_PID,  TargetAngle, Angle);
 800a102:	4b24      	ldr	r3, [pc, #144]	; (800a194 <Explore_IT+0x2fc>)
				TargetVelocity[BODY] = (float)wall_f*0.001;
 800a104:	60a0      	str	r0, [r4, #8]
 800a106:	e7c5      	b.n	800a094 <Explore_IT+0x1fc>
				wall_r = PIDControl( R_WALL_PID,  TargetPhoto[SR], Photo[SR]);			//-
 800a108:	4a21      	ldr	r2, [pc, #132]	; (800a190 <Explore_IT+0x2f8>)
 800a10a:	4b20      	ldr	r3, [pc, #128]	; (800a18c <Explore_IT+0x2f4>)
 800a10c:	edd2 0a01 	vldr	s1, [r2, #4]
 800a110:	ed93 0a01 	vldr	s0, [r3, #4]
 800a114:	4c17      	ldr	r4, [pc, #92]	; (800a174 <Explore_IT+0x2dc>)
 800a116:	2003      	movs	r0, #3
 800a118:	e7a6      	b.n	800a068 <Explore_IT+0x1d0>
 800a11a:	bf00      	nop
 800a11c:	f3af 8000 	nop.w
 800a120:	47ae147b 	.word	0x47ae147b
 800a124:	3f847ae1 	.word	0x3f847ae1
 800a128:	7ae147ae 	.word	0x7ae147ae
 800a12c:	3fefae14 	.word	0x3fefae14
 800a130:	d2f1a9fc 	.word	0xd2f1a9fc
 800a134:	3f50624d 	.word	0x3f50624d
 800a138:	20000e34 	.word	0x20000e34
 800a13c:	40000800 	.word	0x40000800
 800a140:	3f8177cd 	.word	0x3f8177cd
 800a144:	20000c78 	.word	0x20000c78
 800a148:	20000c84 	.word	0x20000c84
 800a14c:	20000224 	.word	0x20000224
 800a150:	20000230 	.word	0x20000230
 800a154:	200002dc 	.word	0x200002dc
 800a158:	200002e0 	.word	0x200002e0
 800a15c:	3a8b7d78 	.word	0x3a8b7d78
 800a160:	2000023c 	.word	0x2000023c
 800a164:	3a83126f 	.word	0x3a83126f
 800a168:	20000004 	.word	0x20000004
 800a16c:	20000324 	.word	0x20000324
 800a170:	20000c58 	.word	0x20000c58
 800a174:	20000c48 	.word	0x20000c48
 800a178:	2000022c 	.word	0x2000022c
 800a17c:	20000234 	.word	0x20000234
 800a180:	4209999a 	.word	0x4209999a
 800a184:	20000d70 	.word	0x20000d70
 800a188:	20000d8c 	.word	0x20000d8c
 800a18c:	20000d78 	.word	0x20000d78
 800a190:	20000cb8 	.word	0x20000cb8
 800a194:	20000240 	.word	0x20000240
 800a198:	20000c6c 	.word	0x20000c6c
 800a19c:	457a0000 	.word	0x457a0000
 800a1a0:	40000400 	.word	0x40000400
 800a1a4:	00000000 	.word	0x00000000

0800a1a8 <WritingFree_IT>:
void WritingFree_IT()
{
 800a1a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 800a1ac:	f8df c1ec 	ldr.w	ip, [pc, #492]	; 800a39c <WritingFree_IT+0x1f4>
 800a1b0:	4967      	ldr	r1, [pc, #412]	; (800a350 <WritingFree_IT+0x1a8>)
 800a1b2:	f8dc 6024 	ldr.w	r6, [ip, #36]	; 0x24
	TIM3->CNT = INITIAL_PULSE;
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 800a1b6:	4867      	ldr	r0, [pc, #412]	; (800a354 <WritingFree_IT+0x1ac>)
	TIM4->CNT = INITIAL_PULSE;

	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 800a1b8:	eddf 6a67 	vldr	s13, [pc, #412]	; 800a358 <WritingFree_IT+0x1b0>
 800a1bc:	4d67      	ldr	r5, [pc, #412]	; (800a35c <WritingFree_IT+0x1b4>)
//			velodebug_flag = 0;
//		}
//
//	}
	// mm/ms
	TotalPulse[LEFT] += PulseDisplacement[LEFT];
 800a1be:	4a68      	ldr	r2, [pc, #416]	; (800a360 <WritingFree_IT+0x1b8>)
	static float zg_last=0;
	float zg_law;
	//uint8_t zgb,zgf;
	ZGyro = ReadIMU(0x37, 0x38);
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 800a1c0:	4f68      	ldr	r7, [pc, #416]	; (800a364 <WritingFree_IT+0x1bc>)
			}
		}
#endif

	AngularAcceleration += AngularLeapsity;
	TargetVelocity[BODY] += Acceleration;
 800a1c2:	4c69      	ldr	r4, [pc, #420]	; (800a368 <WritingFree_IT+0x1c0>)
	PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 800a1c4:	f247 532f 	movw	r3, #29999	; 0x752f
 800a1c8:	1b9e      	subs	r6, r3, r6
{
 800a1ca:	ed2d 8b02 	vpush	{d8}
	PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 800a1ce:	600e      	str	r6, [r1, #0]
	TIM3->CNT = INITIAL_PULSE;
 800a1d0:	f8cc 3024 	str.w	r3, [ip, #36]	; 0x24
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 800a1d4:	f8d0 c024 	ldr.w	ip, [r0, #36]	; 0x24
	TIM4->CNT = INITIAL_PULSE;
 800a1d8:	6243      	str	r3, [r0, #36]	; 0x24
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 800a1da:	eba3 030c 	sub.w	r3, r3, ip
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 800a1de:	ee07 3a90 	vmov	s15, r3
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 800a1e2:	ee07 6a10 	vmov	s14, r6
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 800a1e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 800a1ea:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 800a1ee:	ee67 7aa6 	vmul.f32	s15, s15, s13
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 800a1f2:	ee27 7a26 	vmul.f32	s14, s14, s13
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 800a1f6:	eef6 8a00 	vmov.f32	s17, #96	; 0x3f000000  0.5
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 800a1fa:	ed85 7a00 	vstr	s14, [r5]
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 800a1fe:	edc5 7a01 	vstr	s15, [r5, #4]
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 800a202:	edd5 7a00 	vldr	s15, [r5]
 800a206:	ed95 7a01 	vldr	s14, [r5, #4]
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 800a20a:	604b      	str	r3, [r1, #4]
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 800a20c:	ee77 7a87 	vadd.f32	s15, s15, s14
	ZGyro = ReadIMU(0x37, 0x38);
 800a210:	2138      	movs	r1, #56	; 0x38
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 800a212:	ee67 7aa8 	vmul.f32	s15, s15, s17
	ZGyro = ReadIMU(0x37, 0x38);
 800a216:	2037      	movs	r0, #55	; 0x37
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 800a218:	edc5 7a02 	vstr	s15, [r5, #8]
	TotalPulse[LEFT] += PulseDisplacement[LEFT];
 800a21c:	f8d2 c000 	ldr.w	ip, [r2]
 800a220:	4466      	add	r6, ip
 800a222:	6016      	str	r6, [r2, #0]
	TotalPulse[RIGHT] += PulseDisplacement[RIGHT];
 800a224:	6856      	ldr	r6, [r2, #4]
 800a226:	4433      	add	r3, r6
 800a228:	6053      	str	r3, [r2, #4]
	TotalPulse[BODY] = TotalPulse[LEFT]+TotalPulse[RIGHT];
 800a22a:	6813      	ldr	r3, [r2, #0]
 800a22c:	6856      	ldr	r6, [r2, #4]
 800a22e:	4433      	add	r3, r6
 800a230:	6093      	str	r3, [r2, #8]
	ZGyro = ReadIMU(0x37, 0x38);
 800a232:	f003 fa5f 	bl	800d6f4 <ReadIMU>
 800a236:	4b4d      	ldr	r3, [pc, #308]	; (800a36c <WritingFree_IT+0x1c4>)
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 800a238:	4a4d      	ldr	r2, [pc, #308]	; (800a370 <WritingFree_IT+0x1c8>)
	ZGyro = ReadIMU(0x37, 0x38);
 800a23a:	ed83 0a00 	vstr	s0, [r3]
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 800a23e:	ed93 8a00 	vldr	s16, [r3]
 800a242:	ed92 7a00 	vldr	s14, [r2]
 800a246:	eddf 7a4b 	vldr	s15, [pc, #300]	; 800a374 <WritingFree_IT+0x1cc>
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 800a24a:	6838      	ldr	r0, [r7, #0]
	AngularAcceleration += AngularLeapsity;
 800a24c:	4e4a      	ldr	r6, [pc, #296]	; (800a378 <WritingFree_IT+0x1d0>)
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 800a24e:	ee38 8a47 	vsub.f32	s16, s16, s14
 800a252:	ee28 8a27 	vmul.f32	s16, s16, s15
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 800a256:	f7fe f8af 	bl	80083b8 <__aeabi_f2d>
 800a25a:	a339      	add	r3, pc, #228	; (adr r3, 800a340 <WritingFree_IT+0x198>)
 800a25c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a260:	f7fe f902 	bl	8008468 <__aeabi_dmul>
 800a264:	4680      	mov	r8, r0
 800a266:	ee18 0a10 	vmov	r0, s16
 800a26a:	4689      	mov	r9, r1
 800a26c:	f7fe f8a4 	bl	80083b8 <__aeabi_f2d>
 800a270:	a335      	add	r3, pc, #212	; (adr r3, 800a348 <WritingFree_IT+0x1a0>)
 800a272:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a276:	f7fe f8f7 	bl	8008468 <__aeabi_dmul>
 800a27a:	4602      	mov	r2, r0
 800a27c:	460b      	mov	r3, r1
 800a27e:	4640      	mov	r0, r8
 800a280:	4649      	mov	r1, r9
 800a282:	f7fd ff3b 	bl	80080fc <__adddf3>
 800a286:	f7fe fbe7 	bl	8008a58 <__aeabi_d2f>
 800a28a:	4b3c      	ldr	r3, [pc, #240]	; (800a37c <WritingFree_IT+0x1d4>)
	Angle += AngularV * T1;
 800a28c:	493c      	ldr	r1, [pc, #240]	; (800a380 <WritingFree_IT+0x1d8>)
 800a28e:	eddf 7a3d 	vldr	s15, [pc, #244]	; 800a384 <WritingFree_IT+0x1dc>
	AngularAcceleration += AngularLeapsity;
 800a292:	4a3d      	ldr	r2, [pc, #244]	; (800a388 <WritingFree_IT+0x1e0>)
 800a294:	ed96 6a00 	vldr	s12, [r6]
	TargetVelocity[BODY] += Acceleration;
 800a298:	f8df c104 	ldr.w	ip, [pc, #260]	; 800a3a0 <WritingFree_IT+0x1f8>
	TargetAngularV += AngularAcceleration;

	TargetVelocity[RIGHT] = ( TargetVelocity[BODY] - TargetAngularV * TREAD_WIDTH * 0.5f );
 800a29c:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800a38c <WritingFree_IT+0x1e4>
    zg_last = zg_law;
 800a2a0:	ed87 8a00 	vstr	s16, [r7]
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 800a2a4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800a2a8:	6018      	str	r0, [r3, #0]
	Angle += AngularV * T1;
 800a2aa:	edd3 5a00 	vldr	s11, [r3]
 800a2ae:	ed91 7a00 	vldr	s14, [r1]
	TargetAngularV += AngularAcceleration;
 800a2b2:	4b37      	ldr	r3, [pc, #220]	; (800a390 <WritingFree_IT+0x1e8>)
	TargetVelocity[LEFT] = ( TargetAngularV *TREAD_WIDTH ) + TargetVelocity[RIGHT];

	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 800a2b4:	4e37      	ldr	r6, [pc, #220]	; (800a394 <WritingFree_IT+0x1ec>)
	Angle += AngularV * T1;
 800a2b6:	eea5 7aa7 	vfma.f32	s14, s11, s15
	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 800a2ba:	2004      	movs	r0, #4
	Angle += AngularV * T1;
 800a2bc:	ed81 7a00 	vstr	s14, [r1]
	AngularAcceleration += AngularLeapsity;
 800a2c0:	edd2 7a00 	vldr	s15, [r2]
 800a2c4:	ee77 7a86 	vadd.f32	s15, s15, s12
 800a2c8:	edc2 7a00 	vstr	s15, [r2]
	TargetVelocity[BODY] += Acceleration;
 800a2cc:	ed9c 7a00 	vldr	s14, [ip]
 800a2d0:	edd4 7a02 	vldr	s15, [r4, #8]
 800a2d4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a2d8:	edc4 7a02 	vstr	s15, [r4, #8]
	TargetAngularV += AngularAcceleration;
 800a2dc:	ed92 7a00 	vldr	s14, [r2]
 800a2e0:	edd3 7a00 	vldr	s15, [r3]
 800a2e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a2e8:	edc3 7a00 	vstr	s15, [r3]
	TargetVelocity[RIGHT] = ( TargetVelocity[BODY] - TargetAngularV * TREAD_WIDTH * 0.5f );
 800a2ec:	edd4 7a02 	vldr	s15, [r4, #8]
 800a2f0:	ed93 7a00 	vldr	s14, [r3]
 800a2f4:	ee26 7ac7 	vnmul.f32	s14, s13, s14
 800a2f8:	eee7 7a28 	vfma.f32	s15, s14, s17
 800a2fc:	edc4 7a01 	vstr	s15, [r4, #4]
	TargetVelocity[LEFT] = ( TargetAngularV *TREAD_WIDTH ) + TargetVelocity[RIGHT];
 800a300:	ed93 7a00 	vldr	s14, [r3]
 800a304:	edd4 7a01 	vldr	s15, [r4, #4]
 800a308:	eee7 7a26 	vfma.f32	s15, s14, s13
 800a30c:	edc4 7a00 	vstr	s15, [r4]
	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 800a310:	ed94 0a00 	vldr	s0, [r4]
 800a314:	edd5 0a00 	vldr	s1, [r5]
 800a318:	f003 ff36 	bl	800e188 <PIDControl>
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 800a31c:	ed94 0a01 	vldr	s0, [r4, #4]
	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 800a320:	6030      	str	r0, [r6, #0]
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 800a322:	edd5 0a01 	vldr	s1, [r5, #4]
 800a326:	2005      	movs	r0, #5
 800a328:	f003 ff2e 	bl	800e188 <PIDControl>

	Motor_Switch( VelocityLeftOut, VelocityRightOut );


}
 800a32c:	ecbd 8b02 	vpop	{d8}
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 800a330:	4b19      	ldr	r3, [pc, #100]	; (800a398 <WritingFree_IT+0x1f0>)
 800a332:	4601      	mov	r1, r0
 800a334:	6019      	str	r1, [r3, #0]
	Motor_Switch( VelocityLeftOut, VelocityRightOut );
 800a336:	6830      	ldr	r0, [r6, #0]
}
 800a338:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	Motor_Switch( VelocityLeftOut, VelocityRightOut );
 800a33c:	f003 bb70 	b.w	800da20 <Motor_Switch>
 800a340:	7ae147ae 	.word	0x7ae147ae
 800a344:	3fefae14 	.word	0x3fefae14
 800a348:	47ae147b 	.word	0x47ae147b
 800a34c:	3f847ae1 	.word	0x3f847ae1
 800a350:	20000e34 	.word	0x20000e34
 800a354:	40000800 	.word	0x40000800
 800a358:	3f8177cd 	.word	0x3f8177cd
 800a35c:	20000c84 	.word	0x20000c84
 800a360:	20000c78 	.word	0x20000c78
 800a364:	20000228 	.word	0x20000228
 800a368:	20000c48 	.word	0x20000c48
 800a36c:	200002dc 	.word	0x200002dc
 800a370:	200002e0 	.word	0x200002e0
 800a374:	3a8b7d78 	.word	0x3a8b7d78
 800a378:	20000238 	.word	0x20000238
 800a37c:	2000023c 	.word	0x2000023c
 800a380:	20000230 	.word	0x20000230
 800a384:	3a83126f 	.word	0x3a83126f
 800a388:	20000234 	.word	0x20000234
 800a38c:	4209999a 	.word	0x4209999a
 800a390:	20000c58 	.word	0x20000c58
 800a394:	20000d70 	.word	0x20000d70
 800a398:	20000d8c 	.word	0x20000d8c
 800a39c:	40000400 	.word	0x40000400
 800a3a0:	2000022c 	.word	0x2000022c

0800a3a4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a3a4:	b570      	push	{r4, r5, r6, lr}
	if( htim == &htim1)
 800a3a6:	4b1e      	ldr	r3, [pc, #120]	; (800a420 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800a3a8:	4298      	cmp	r0, r3
{
 800a3aa:	b082      	sub	sp, #8
	if( htim == &htim1)
 800a3ac:	d004      	beq.n	800a3b8 <HAL_TIM_PeriodElapsedCallback+0x14>
		default :
			break;
		}
	}

	if( htim == &htim8)
 800a3ae:	4b1d      	ldr	r3, [pc, #116]	; (800a424 <HAL_TIM_PeriodElapsedCallback+0x80>)
 800a3b0:	4298      	cmp	r0, r3
 800a3b2:	d00e      	beq.n	800a3d2 <HAL_TIM_PeriodElapsedCallback+0x2e>
		Photo[FL] = GetWallDataAverage(10, adc1[0], FL);	//adc1_IN10
		Photo[SR] = GetWallDataAverage(10, adc1[1], SR);	//adc1_IN14
		Photo[SL] = GetWallDataAverage(10, adc2[0], SL);	//adc2_IN11
		Photo[FR] = GetWallDataAverage(10, adc2[1], FR);	//adc2_IN15
	}
}
 800a3b4:	b002      	add	sp, #8
 800a3b6:	bd70      	pop	{r4, r5, r6, pc}
		switch(IT_mode){
 800a3b8:	4b1b      	ldr	r3, [pc, #108]	; (800a428 <HAL_TIM_PeriodElapsedCallback+0x84>)
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	2b06      	cmp	r3, #6
 800a3be:	d029      	beq.n	800a414 <HAL_TIM_PeriodElapsedCallback+0x70>
 800a3c0:	2b07      	cmp	r3, #7
 800a3c2:	d1f4      	bne.n	800a3ae <HAL_TIM_PeriodElapsedCallback+0xa>
 800a3c4:	9001      	str	r0, [sp, #4]
			WritingFree_IT();
 800a3c6:	f7ff feef 	bl	800a1a8 <WritingFree_IT>
 800a3ca:	9801      	ldr	r0, [sp, #4]
	if( htim == &htim8)
 800a3cc:	4b15      	ldr	r3, [pc, #84]	; (800a424 <HAL_TIM_PeriodElapsedCallback+0x80>)
 800a3ce:	4298      	cmp	r0, r3
 800a3d0:	d1f0      	bne.n	800a3b4 <HAL_TIM_PeriodElapsedCallback+0x10>
		Photo[FL] = GetWallDataAverage(10, adc1[0], FL);	//adc1_IN10
 800a3d2:	4e16      	ldr	r6, [pc, #88]	; (800a42c <HAL_TIM_PeriodElapsedCallback+0x88>)
 800a3d4:	4c16      	ldr	r4, [pc, #88]	; (800a430 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800a3d6:	6831      	ldr	r1, [r6, #0]
		Photo[SL] = GetWallDataAverage(10, adc2[0], SL);	//adc2_IN11
 800a3d8:	4d16      	ldr	r5, [pc, #88]	; (800a434 <HAL_TIM_PeriodElapsedCallback+0x90>)
		Photo[FL] = GetWallDataAverage(10, adc1[0], FL);	//adc1_IN10
 800a3da:	2200      	movs	r2, #0
 800a3dc:	200a      	movs	r0, #10
 800a3de:	f003 fb7b 	bl	800dad8 <GetWallDataAverage>
		Photo[SR] = GetWallDataAverage(10, adc1[1], SR);	//adc1_IN14
 800a3e2:	6871      	ldr	r1, [r6, #4]
		Photo[FL] = GetWallDataAverage(10, adc1[0], FL);	//adc1_IN10
 800a3e4:	ed84 0a00 	vstr	s0, [r4]
		Photo[SR] = GetWallDataAverage(10, adc1[1], SR);	//adc1_IN14
 800a3e8:	2201      	movs	r2, #1
 800a3ea:	200a      	movs	r0, #10
 800a3ec:	f003 fb74 	bl	800dad8 <GetWallDataAverage>
		Photo[SL] = GetWallDataAverage(10, adc2[0], SL);	//adc2_IN11
 800a3f0:	6829      	ldr	r1, [r5, #0]
		Photo[SR] = GetWallDataAverage(10, adc1[1], SR);	//adc1_IN14
 800a3f2:	ed84 0a01 	vstr	s0, [r4, #4]
		Photo[SL] = GetWallDataAverage(10, adc2[0], SL);	//adc2_IN11
 800a3f6:	2202      	movs	r2, #2
 800a3f8:	200a      	movs	r0, #10
 800a3fa:	f003 fb6d 	bl	800dad8 <GetWallDataAverage>
		Photo[FR] = GetWallDataAverage(10, adc2[1], FR);	//adc2_IN15
 800a3fe:	6869      	ldr	r1, [r5, #4]
		Photo[SL] = GetWallDataAverage(10, adc2[0], SL);	//adc2_IN11
 800a400:	ed84 0a02 	vstr	s0, [r4, #8]
		Photo[FR] = GetWallDataAverage(10, adc2[1], FR);	//adc2_IN15
 800a404:	2203      	movs	r2, #3
 800a406:	200a      	movs	r0, #10
 800a408:	f003 fb66 	bl	800dad8 <GetWallDataAverage>
 800a40c:	ed84 0a03 	vstr	s0, [r4, #12]
}
 800a410:	b002      	add	sp, #8
 800a412:	bd70      	pop	{r4, r5, r6, pc}
 800a414:	9001      	str	r0, [sp, #4]
			Explore_IT();
 800a416:	f7ff fd3f 	bl	8009e98 <Explore_IT>
			break;
 800a41a:	9801      	ldr	r0, [sp, #4]
 800a41c:	e7c7      	b.n	800a3ae <HAL_TIM_PeriodElapsedCallback+0xa>
 800a41e:	bf00      	nop
 800a420:	20001134 	.word	0x20001134
 800a424:	20000eec 	.word	0x20000eec
 800a428:	20000c38 	.word	0x20000c38
 800a42c:	200002c8 	.word	0x200002c8
 800a430:	20000cb8 	.word	0x20000cb8
 800a434:	200002d4 	.word	0x200002d4

0800a438 <flashStoreNodes>:
			}
	}
}
void flashStoreNodes()
{
	uint32_t address=start_adress_sector1;
 800a438:	4b1b      	ldr	r3, [pc, #108]	; (800a4a8 <flashStoreNodes+0x70>)
{
 800a43a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint32_t address=start_adress_sector1;
 800a43e:	f8d3 9000 	ldr.w	r9, [r3]
 800a442:	f8df a068 	ldr.w	sl, [pc, #104]	; 800a4ac <flashStoreNodes+0x74>
 800a446:	ebc9 78c9 	rsb	r8, r9, r9, lsl #31
 800a44a:	ea4f 0848 	mov.w	r8, r8, lsl #1
 800a44e:	464c      	mov	r4, r9
 800a450:	2700      	movs	r7, #0
 800a452:	eb07 0508 	add.w	r5, r7, r8

	for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
	{
			for(int j=0; j < NUMBER_OF_SQUARES_Y+1; j++)
			{
				FLASH_Write_Word(address+0, my_map.RawNode[i][j].existence);
 800a456:	4455      	add	r5, sl
 800a458:	f104 0628 	add.w	r6, r4, #40	; 0x28
 800a45c:	f815 1014 	ldrb.w	r1, [r5, r4, lsl #1]
 800a460:	4620      	mov	r0, r4
				address += 4;
 800a462:	3404      	adds	r4, #4
				FLASH_Write_Word(address+0, my_map.RawNode[i][j].existence);
 800a464:	f003 f86a 	bl	800d53c <FLASH_Write_Word>
			for(int j=0; j < NUMBER_OF_SQUARES_Y+1; j++)
 800a468:	42b4      	cmp	r4, r6
 800a46a:	d1f7      	bne.n	800a45c <flashStoreNodes+0x24>
 800a46c:	3750      	adds	r7, #80	; 0x50
	for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800a46e:	f5b7 7f34 	cmp.w	r7, #720	; 0x2d0
 800a472:	f1a8 0850 	sub.w	r8, r8, #80	; 0x50
 800a476:	d1ec      	bne.n	800a452 <flashStoreNodes+0x1a>
 800a478:	4f0c      	ldr	r7, [pc, #48]	; (800a4ac <flashStoreNodes+0x74>)
 800a47a:	f509 74b4 	add.w	r4, r9, #360	; 0x168
 800a47e:	f509 7934 	add.w	r9, r9, #720	; 0x2d0
 800a482:	f104 0624 	add.w	r6, r4, #36	; 0x24
	uint32_t address=start_adress_sector1;
 800a486:	463d      	mov	r5, r7
	//
	for(int i=0; i < NUMBER_OF_SQUARES_X+1; i++)
	{
			for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
			{
				FLASH_Write_Word(address+0, my_map.ColumnNode[i][j].existence);
 800a488:	f895 12d0 	ldrb.w	r1, [r5, #720]	; 0x2d0
 800a48c:	4620      	mov	r0, r4
				address += 4;
 800a48e:	3404      	adds	r4, #4
				FLASH_Write_Word(address+0, my_map.ColumnNode[i][j].existence);
 800a490:	f003 f854 	bl	800d53c <FLASH_Write_Word>
			for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800a494:	42a6      	cmp	r6, r4
 800a496:	f105 0508 	add.w	r5, r5, #8
 800a49a:	d1f5      	bne.n	800a488 <flashStoreNodes+0x50>
	for(int i=0; i < NUMBER_OF_SQUARES_X+1; i++)
 800a49c:	454e      	cmp	r6, r9
 800a49e:	f107 0748 	add.w	r7, r7, #72	; 0x48
 800a4a2:	d1ee      	bne.n	800a482 <flashStoreNodes+0x4a>
			}
	}
}
 800a4a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4a8:	08016388 	.word	0x08016388
 800a4ac:	20000694 	.word	0x20000694

0800a4b0 <wall_init>:
void wall_init(){
 800a4b0:	4920      	ldr	r1, [pc, #128]	; (800a534 <wall_init+0x84>)
 800a4b2:	b470      	push	{r4, r5, r6}

	//
	for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800a4b4:	2500      	movs	r5, #0
		for(int j=0; j < NUMBER_OF_SQUARES; j++){
				Wall[i][j].north = UNKNOWN;
 800a4b6:	24aa      	movs	r4, #170	; 0xaa
		for(int j=0; j < NUMBER_OF_SQUARES; j++){
 800a4b8:	2300      	movs	r3, #0
				Wall[i][j].north = UNKNOWN;
 800a4ba:	eb05 00c5 	add.w	r0, r5, r5, lsl #3
 800a4be:	18c2      	adds	r2, r0, r3
		for(int j=0; j < NUMBER_OF_SQUARES; j++){
 800a4c0:	3301      	adds	r3, #1
 800a4c2:	2b09      	cmp	r3, #9
				Wall[i][j].north = UNKNOWN;
 800a4c4:	f801 4012 	strb.w	r4, [r1, r2, lsl #1]
		for(int j=0; j < NUMBER_OF_SQUARES; j++){
 800a4c8:	d1f9      	bne.n	800a4be <wall_init+0xe>
	for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800a4ca:	3501      	adds	r5, #1
 800a4cc:	2d09      	cmp	r5, #9
 800a4ce:	d1f3      	bne.n	800a4b8 <wall_init+0x8>

			}
	}

	//
	for(int n=0; n < NUMBER_OF_SQUARES; n++)
 800a4d0:	2300      	movs	r3, #0
	{
		Wall[n][NUMBER_OF_SQUARES-1].north = WALL;
 800a4d2:	2201      	movs	r2, #1
 800a4d4:	eb03 00c3 	add.w	r0, r3, r3, lsl #3
 800a4d8:	eb01 0540 	add.w	r5, r1, r0, lsl #1
		Wall[NUMBER_OF_SQUARES-1][n].east = WALL;
 800a4dc:	f103 0448 	add.w	r4, r3, #72	; 0x48
		Wall[n][NUMBER_OF_SQUARES-1].north = WALL;
 800a4e0:	7c2e      	ldrb	r6, [r5, #16]
 800a4e2:	f362 0601 	bfi	r6, r2, #0, #2
 800a4e6:	742e      	strb	r6, [r5, #16]
		Wall[NUMBER_OF_SQUARES-1][n].east = WALL;
 800a4e8:	f811 5014 	ldrb.w	r5, [r1, r4, lsl #1]
 800a4ec:	f362 0583 	bfi	r5, r2, #2, #2
 800a4f0:	f801 5014 	strb.w	r5, [r1, r4, lsl #1]
		Wall[n][0].south = WALL;
 800a4f4:	f811 4010 	ldrb.w	r4, [r1, r0, lsl #1]
 800a4f8:	f362 1405 	bfi	r4, r2, #4, #2
 800a4fc:	f801 4010 	strb.w	r4, [r1, r0, lsl #1]
		Wall[0][n].west = WALL;
 800a500:	f811 0013 	ldrb.w	r0, [r1, r3, lsl #1]
 800a504:	f362 1087 	bfi	r0, r2, #6, #2
 800a508:	f801 0013 	strb.w	r0, [r1, r3, lsl #1]
	for(int n=0; n < NUMBER_OF_SQUARES; n++)
 800a50c:	3301      	adds	r3, #1
 800a50e:	2b09      	cmp	r3, #9
 800a510:	d1e0      	bne.n	800a4d4 <wall_init+0x24>
	}

	//
	Wall[0][0].east = WALL;
 800a512:	780b      	ldrb	r3, [r1, #0]
	Wall[0][0].north = NOWALL;
	Wall[1][0].west = WALL;
 800a514:	7c8c      	ldrb	r4, [r1, #18]
	Wall[0][1].south = NOWALL;
 800a516:	7888      	ldrb	r0, [r1, #2]
	Wall[0][0].east = WALL;
 800a518:	f362 0383 	bfi	r3, r2, #2, #2
	Wall[1][0].west = WALL;
 800a51c:	f362 1487 	bfi	r4, r2, #6, #2
	Wall[0][0].north = NOWALL;
 800a520:	f36f 0301 	bfc	r3, #0, #2
	Wall[0][1].south = NOWALL;
 800a524:	f36f 1005 	bfc	r0, #4, #2
	Wall[1][0].west = WALL;
 800a528:	748c      	strb	r4, [r1, #18]
	Wall[0][0].north = NOWALL;
 800a52a:	700b      	strb	r3, [r1, #0]
	Wall[0][1].south = NOWALL;
 800a52c:	7088      	strb	r0, [r1, #2]
//	Flash_clear_sector1();

	//
	//flash_store_init();

}
 800a52e:	bc70      	pop	{r4, r5, r6}
 800a530:	4770      	bx	lr
 800a532:	bf00      	nop
 800a534:	20000e40 	.word	0x20000e40

0800a538 <wall_set>:
}
//xy
void wall_set(){
	uint8_t wall_dir[4];
	//
	  wall_dir[Pos.NextCar] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800a538:	4b4f      	ldr	r3, [pc, #316]	; (800a678 <wall_set+0x140>)
 800a53a:	4950      	ldr	r1, [pc, #320]	; (800a67c <wall_set+0x144>)
 800a53c:	edd3 4a03 	vldr	s9, [r3, #12]
 800a540:	edd3 7a00 	vldr	s15, [r3]
 800a544:	ed9f 5a4e 	vldr	s10, [pc, #312]	; 800a680 <wall_set+0x148>
	  wall_dir[(Pos.NextCar + 1)%4] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800a548:	edd3 5a01 	vldr	s11, [r3, #4]
 800a54c:	ed9f 6a4d 	vldr	s12, [pc, #308]	; 800a684 <wall_set+0x14c>
	  wall_dir[(Pos.NextCar + 2)%4] = NOWALL;
	  wall_dir[(Pos.NextCar + 3)%4] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800a550:	edd3 6a02 	vldr	s13, [r3, #8]
 800a554:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 800a688 <wall_set+0x150>
void wall_set(){
 800a558:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	  wall_dir[Pos.NextCar] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800a55c:	ee77 7aa4 	vadd.f32	s15, s15, s9
 800a560:	eef6 4a00 	vmov.f32	s9, #96	; 0x3f000000  0.5
 800a564:	ee67 7aa4 	vmul.f32	s15, s15, s9
 800a568:	7acd      	ldrb	r5, [r1, #11]

	  //
	  Wall[Pos.NextX][Pos.NextY].north = wall_dir[0];
 800a56a:	7a0a      	ldrb	r2, [r1, #8]
 800a56c:	7a48      	ldrb	r0, [r1, #9]
 800a56e:	4947      	ldr	r1, [pc, #284]	; (800a68c <wall_set+0x154>)
void wall_set(){
 800a570:	b083      	sub	sp, #12
	  wall_dir[Pos.NextCar] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800a572:	eef4 7ac5 	vcmpe.f32	s15, s10
 800a576:	ae02      	add	r6, sp, #8
 800a578:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	  wall_dir[(Pos.NextCar + 1)%4] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800a57c:	f105 0c01 	add.w	ip, r5, #1
	  wall_dir[(Pos.NextCar + 2)%4] = NOWALL;
 800a580:	f105 0402 	add.w	r4, r5, #2
	  wall_dir[(Pos.NextCar + 1)%4] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800a584:	eef4 5ac6 	vcmpe.f32	s11, s12
	  wall_dir[(Pos.NextCar + 3)%4] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800a588:	f105 0303 	add.w	r3, r5, #3
	  wall_dir[Pos.NextCar] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800a58c:	bfcc      	ite	gt
 800a58e:	2701      	movgt	r7, #1
 800a590:	2700      	movle	r7, #0
 800a592:	4435      	add	r5, r6
	  wall_dir[(Pos.NextCar + 1)%4] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800a594:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a598:	f00c 0c03 	and.w	ip, ip, #3
	  wall_dir[(Pos.NextCar + 2)%4] = NOWALL;
 800a59c:	f004 0403 	and.w	r4, r4, #3
	  wall_dir[(Pos.NextCar + 3)%4] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800a5a0:	f003 0303 	and.w	r3, r3, #3
 800a5a4:	eef4 6ac7 	vcmpe.f32	s13, s14
	  wall_dir[(Pos.NextCar + 1)%4] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800a5a8:	44b4      	add	ip, r6
 800a5aa:	bfcc      	ite	gt
 800a5ac:	f04f 0801 	movgt.w	r8, #1
 800a5b0:	f04f 0800 	movle.w	r8, #0
	  wall_dir[(Pos.NextCar + 2)%4] = NOWALL;
 800a5b4:	4434      	add	r4, r6
	  wall_dir[(Pos.NextCar + 3)%4] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800a5b6:	4433      	add	r3, r6
 800a5b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	  wall_dir[(Pos.NextCar + 2)%4] = NOWALL;
 800a5bc:	f04f 0900 	mov.w	r9, #0
	  Wall[Pos.NextX][Pos.NextY].north = wall_dir[0];
 800a5c0:	ea4f 06c2 	mov.w	r6, r2, lsl #3
	  wall_dir[Pos.NextCar] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800a5c4:	f805 7c04 	strb.w	r7, [r5, #-4]
	  wall_dir[(Pos.NextCar + 3)%4] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800a5c8:	bfcc      	ite	gt
 800a5ca:	f04f 0e01 	movgt.w	lr, #1
 800a5ce:	46ce      	movle	lr, r9
	  Wall[Pos.NextX][Pos.NextY].north = wall_dir[0];
 800a5d0:	18b7      	adds	r7, r6, r2
	  wall_dir[(Pos.NextCar + 1)%4] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800a5d2:	f80c 8c04 	strb.w	r8, [ip, #-4]
	  wall_dir[(Pos.NextCar + 2)%4] = NOWALL;
 800a5d6:	f804 9c04 	strb.w	r9, [r4, #-4]
	  Wall[Pos.NextX][Pos.NextY].north = wall_dir[0];
 800a5da:	eb07 0c00 	add.w	ip, r7, r0
	  wall_dir[(Pos.NextCar + 3)%4] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800a5de:	f803 ec04 	strb.w	lr, [r3, #-4]
	  Wall[Pos.NextX][Pos.NextY].north = wall_dir[0];
 800a5e2:	f89d 8004 	ldrb.w	r8, [sp, #4]
 800a5e6:	f811 301c 	ldrb.w	r3, [r1, ip, lsl #1]
	  Wall[Pos.NextX][Pos.NextY].east = wall_dir[1];
 800a5ea:	f89d e005 	ldrb.w	lr, [sp, #5]
	  Wall[Pos.NextX][Pos.NextY].south = wall_dir[2];
 800a5ee:	f89d 5006 	ldrb.w	r5, [sp, #6]
	  Wall[Pos.NextX][Pos.NextY].west = wall_dir[3];
 800a5f2:	f89d 4007 	ldrb.w	r4, [sp, #7]
	  Wall[Pos.NextX][Pos.NextY].north = wall_dir[0];
 800a5f6:	f008 0803 	and.w	r8, r8, #3
 800a5fa:	f368 0301 	bfi	r3, r8, #0, #2
	  Wall[Pos.NextX][Pos.NextY].east = wall_dir[1];
 800a5fe:	f00e 0e03 	and.w	lr, lr, #3
 800a602:	f36e 0383 	bfi	r3, lr, #2, #2
	  Wall[Pos.NextX][Pos.NextY].south = wall_dir[2];
 800a606:	f005 0503 	and.w	r5, r5, #3
 800a60a:	f365 1305 	bfi	r3, r5, #4, #2
	  Wall[Pos.NextX][Pos.NextY].west = wall_dir[3];
 800a60e:	f004 0403 	and.w	r4, r4, #3
 800a612:	f364 1387 	bfi	r3, r4, #6, #2

	  //
	  //uint32_t address;
	  if(Pos.NextY < (NUMBER_OF_SQUARES-1) )
 800a616:	2807      	cmp	r0, #7
	  Wall[Pos.NextX][Pos.NextY].west = wall_dir[3];
 800a618:	f801 301c 	strb.w	r3, [r1, ip, lsl #1]
	  if(Pos.NextY < (NUMBER_OF_SQUARES-1) )
 800a61c:	d807      	bhi.n	800a62e <wall_set+0xf6>
	  {
		  Wall[Pos.NextX][Pos.NextY+1].south = wall_dir[0];//
 800a61e:	1c43      	adds	r3, r0, #1
 800a620:	441f      	add	r7, r3
 800a622:	f811 3017 	ldrb.w	r3, [r1, r7, lsl #1]
 800a626:	f368 1305 	bfi	r3, r8, #4, #2
 800a62a:	f801 3017 	strb.w	r3, [r1, r7, lsl #1]
		  //address = start_adress_sector1 + ( Pos.NextX*16) + ( (Pos.NextY+1)*16*(NUMBER_OF_SQUARES) );
		  //FLASH_Write_Word(address+8, Wall[Pos.NextX][Pos.NextY+1].south);
	  }
	  if(Pos.NextX < (NUMBER_OF_SQUARES-1) )
 800a62e:	2a07      	cmp	r2, #7
 800a630:	d809      	bhi.n	800a646 <wall_set+0x10e>
	  {
		  Wall[Pos.NextX+1][Pos.NextY].west = wall_dir[1];//
 800a632:	1c53      	adds	r3, r2, #1
 800a634:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 800a638:	4403      	add	r3, r0
 800a63a:	f811 7013 	ldrb.w	r7, [r1, r3, lsl #1]
 800a63e:	f36e 1787 	bfi	r7, lr, #6, #2
 800a642:	f801 7013 	strb.w	r7, [r1, r3, lsl #1]
//		  address = start_adress_sector1 + ( (Pos.NextX+1)*16) + ( (Pos.NextY)*16*(NUMBER_OF_SQUARES) );
//		  FLASH_Write_Word(address+12, Wall[Pos.NextX+1][Pos.NextY].west);
	  }
	  if(Pos.NextY > 0 )
 800a646:	b140      	cbz	r0, 800a65a <wall_set+0x122>
	  {
		  Wall[Pos.NextX][Pos.NextY-1].north = wall_dir[2];//
 800a648:	18b3      	adds	r3, r6, r2
 800a64a:	1e46      	subs	r6, r0, #1
 800a64c:	4433      	add	r3, r6
 800a64e:	f811 6013 	ldrb.w	r6, [r1, r3, lsl #1]
 800a652:	f365 0601 	bfi	r6, r5, #0, #2
 800a656:	f801 6013 	strb.w	r6, [r1, r3, lsl #1]
//		  address = start_adress_sector1 + ( Pos.NextX*16) + ( (Pos.NextY-1)*16*(NUMBER_OF_SQUARES) );
//		  FLASH_Write_Word(address+0, Wall[Pos.NextX][Pos.NextY-1].north);
	  }
	  if(Pos.NextX > 0 )
 800a65a:	b14a      	cbz	r2, 800a670 <wall_set+0x138>
	  {
		  Wall[Pos.NextX-1][Pos.NextY].east = wall_dir[3];//
 800a65c:	3a01      	subs	r2, #1
 800a65e:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 800a662:	4402      	add	r2, r0
 800a664:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800a668:	f364 0383 	bfi	r3, r4, #2, #2
 800a66c:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]


	  //flash
	  //flash
//	  wall_store_running(Pos.X,Pos.Y);
}
 800a670:	b003      	add	sp, #12
 800a672:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a676:	bf00      	nop
 800a678:	20000cb8 	.word	0x20000cb8
 800a67c:	20000004 	.word	0x20000004
 800a680:	42340000 	.word	0x42340000
 800a684:	42b40000 	.word	0x42b40000
 800a688:	42c80000 	.word	0x42c80000
 800a68c:	20000e40 	.word	0x20000e40

0800a690 <make_map>:
	//set_walk_val_goal(x, y,2);			//
}


void make_map(uint8_t x, uint8_t y, int mask)	//
{
 800a690:	4b55      	ldr	r3, [pc, #340]	; (800a7e8 <make_map+0x158>)
 800a692:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a696:	f103 0902 	add.w	r9, r3, #2
 800a69a:	f109 06a0 	add.w	r6, r9, #160	; 0xa0
			walk_map[i][j] = 255;	//255
 800a69e:	25ff      	movs	r5, #255	; 0xff
 800a6a0:	f103 0412 	add.w	r4, r3, #18
 800a6a4:	f823 5f02 	strh.w	r5, [r3, #2]!
		for(j = 0; j < NUMBER_OF_SQUARES; j++)	//(y)
 800a6a8:	42a3      	cmp	r3, r4
 800a6aa:	d1fb      	bne.n	800a6a4 <make_map+0x14>
	for(i = 0; i < NUMBER_OF_SQUARES; i++)		//(x)
 800a6ac:	42b3      	cmp	r3, r6
 800a6ae:	d1f7      	bne.n	800a6a0 <make_map+0x10>
			goal_x + goal_edge_num,
 800a6b0:	4b4e      	ldr	r3, [pc, #312]	; (800a7ec <make_map+0x15c>)
 800a6b2:	781b      	ldrb	r3, [r3, #0]
 800a6b4:	18c4      	adds	r4, r0, r3
	for(; goal_x < n[0]; goal_x++)
 800a6b6:	b2e4      	uxtb	r4, r4
			goal_y + goal_edge_num
 800a6b8:	18cd      	adds	r5, r1, r3
	for(; goal_x < n[0]; goal_x++)
 800a6ba:	42a0      	cmp	r0, r4
			goal_y + goal_edge_num
 800a6bc:	b2ed      	uxtb	r5, r5
	for(; goal_x < n[0]; goal_x++)
 800a6be:	d21c      	bcs.n	800a6fa <make_map+0x6a>
 800a6c0:	1e5e      	subs	r6, r3, #1
 800a6c2:	1c43      	adds	r3, r0, #1
 800a6c4:	fa53 f686 	uxtab	r6, r3, r6
 800a6c8:	eb00 04c0 	add.w	r4, r0, r0, lsl #3
 800a6cc:	eb06 06c6 	add.w	r6, r6, r6, lsl #3
 800a6d0:	1e6f      	subs	r7, r5, #1
			walk_map[goal_x][goal_y] = 0;
 800a6d2:	2000      	movs	r0, #0
		for(; goal_y < n[1]; goal_y++)
 800a6d4:	42a9      	cmp	r1, r5
 800a6d6:	d20d      	bcs.n	800a6f4 <make_map+0x64>
 800a6d8:	190b      	adds	r3, r1, r4
 800a6da:	1a79      	subs	r1, r7, r1
 800a6dc:	fa53 f181 	uxtab	r1, r3, r1
 800a6e0:	eb09 0343 	add.w	r3, r9, r3, lsl #1
 800a6e4:	eb09 0141 	add.w	r1, r9, r1, lsl #1
 800a6e8:	3b02      	subs	r3, #2
			walk_map[goal_x][goal_y] = 0;
 800a6ea:	f823 0f02 	strh.w	r0, [r3, #2]!
		for(; goal_y < n[1]; goal_y++)
 800a6ee:	428b      	cmp	r3, r1
 800a6f0:	d1fb      	bne.n	800a6ea <make_map+0x5a>
 800a6f2:	4629      	mov	r1, r5
 800a6f4:	3409      	adds	r4, #9
	for(; goal_x < n[0]; goal_x++)
 800a6f6:	42b4      	cmp	r4, r6
 800a6f8:	d1ec      	bne.n	800a6d4 <make_map+0x44>
				}
				//
				//
				if(j < NUMBER_OF_SQUARES-1)					//
				{
					if( (Wall[i][j].north & mask) == NOWALL)	//(maskstatic_parameters)
 800a6fa:	4c3d      	ldr	r4, [pc, #244]	; (800a7f0 <make_map+0x160>)
 800a6fc:	f1a9 0902 	sub.w	r9, r9, #2
					if( (Wall[i][j].west & mask) == NOWALL)		//
					{
						if(walk_map[i-1][j] == 255)			//
						{
							walk_map[i-1][j] = walk_map[i][j] + 1;	//
							change_flag = true;		//
 800a700:	f04f 0c00 	mov.w	ip, #0
 800a704:	4667      	mov	r7, ip
		change_flag = false;				//
 800a706:	46e0      	mov	r8, ip
							change_flag = true;		//
 800a708:	f04f 0e12 	mov.w	lr, #18
 800a70c:	eba9 010c 	sub.w	r1, r9, ip
		for(; goal_y < n[1]; goal_y++)
 800a710:	2300      	movs	r3, #0
					if( (Wall[i][j].west & mask) == NOWALL)		//
 800a712:	eb07 00c7 	add.w	r0, r7, r7, lsl #3
				if(walk_map[i][j] == 255)		//255
 800a716:	f831 6f02 	ldrh.w	r6, [r1, #2]!
 800a71a:	2eff      	cmp	r6, #255	; 0xff
 800a71c:	d03c      	beq.n	800a798 <make_map+0x108>
				if(j < NUMBER_OF_SQUARES-1)					//
 800a71e:	2b08      	cmp	r3, #8
 800a720:	d00d      	beq.n	800a73e <make_map+0xae>
					if( (Wall[i][j].north & mask) == NOWALL)	//(maskstatic_parameters)
 800a722:	18c5      	adds	r5, r0, r3
 800a724:	f814 5015 	ldrb.w	r5, [r4, r5, lsl #1]
 800a728:	f005 0503 	and.w	r5, r5, #3
 800a72c:	4215      	tst	r5, r2
 800a72e:	d106      	bne.n	800a73e <make_map+0xae>
						if(walk_map[i][j+1] == 255)			//
 800a730:	884d      	ldrh	r5, [r1, #2]
 800a732:	2dff      	cmp	r5, #255	; 0xff
 800a734:	d103      	bne.n	800a73e <make_map+0xae>
							walk_map[i][j+1] = walk_map[i][j] + 1;	//
 800a736:	1c75      	adds	r5, r6, #1
 800a738:	804d      	strh	r5, [r1, #2]
							change_flag = true;		//
 800a73a:	f04f 0801 	mov.w	r8, #1
				if(i < NUMBER_OF_SQUARES-1)					//
 800a73e:	2f08      	cmp	r7, #8
 800a740:	d046      	beq.n	800a7d0 <make_map+0x140>
					if( (Wall[i][j].east & mask) == NOWALL)		//
 800a742:	18c5      	adds	r5, r0, r3
 800a744:	f814 5015 	ldrb.w	r5, [r4, r5, lsl #1]
 800a748:	f3c5 0581 	ubfx	r5, r5, #2, #2
 800a74c:	4215      	tst	r5, r2
 800a74e:	d106      	bne.n	800a75e <make_map+0xce>
 800a750:	eb01 050c 	add.w	r5, r1, ip
						if(walk_map[i+1][j] == 255)			//
 800a754:	f835 a00e 	ldrh.w	sl, [r5, lr]
 800a758:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800a75c:	d02b      	beq.n	800a7b6 <make_map+0x126>
				if(j > 0)						//
 800a75e:	b153      	cbz	r3, 800a776 <make_map+0xe6>
					if( (Wall[i][j].south & mask) == NOWALL)	//
 800a760:	18c5      	adds	r5, r0, r3
 800a762:	f814 5015 	ldrb.w	r5, [r4, r5, lsl #1]
 800a766:	f3c5 1501 	ubfx	r5, r5, #4, #2
 800a76a:	4215      	tst	r5, r2
 800a76c:	d103      	bne.n	800a776 <make_map+0xe6>
						if(walk_map[i][j-1] == 255)			//
 800a76e:	f831 5c02 	ldrh.w	r5, [r1, #-2]
 800a772:	2dff      	cmp	r5, #255	; 0xff
 800a774:	d025      	beq.n	800a7c2 <make_map+0x132>
				if(i > 0)						//
 800a776:	b17f      	cbz	r7, 800a798 <make_map+0x108>
					if( (Wall[i][j].west & mask) == NOWALL)		//
 800a778:	18c5      	adds	r5, r0, r3
 800a77a:	f814 5015 	ldrb.w	r5, [r4, r5, lsl #1]
 800a77e:	ea12 1595 	ands.w	r5, r2, r5, lsr #6
 800a782:	d109      	bne.n	800a798 <make_map+0x108>
						if(walk_map[i-1][j] == 255)			//
 800a784:	f831 5c12 	ldrh.w	r5, [r1, #-18]
 800a788:	2dff      	cmp	r5, #255	; 0xff
 800a78a:	d105      	bne.n	800a798 <make_map+0x108>
							walk_map[i-1][j] = walk_map[i][j] + 1;	//
 800a78c:	880d      	ldrh	r5, [r1, #0]
 800a78e:	3501      	adds	r5, #1
 800a790:	f821 5c12 	strh.w	r5, [r1, #-18]
							change_flag = true;		//
 800a794:	f04f 0801 	mov.w	r8, #1
 800a798:	3301      	adds	r3, #1
			for(j = 0; j < NUMBER_OF_SQUARES; j++)		//(y)
 800a79a:	2b09      	cmp	r3, #9
 800a79c:	d1bb      	bne.n	800a716 <make_map+0x86>
 800a79e:	3701      	adds	r7, #1
		for(i = 0; i < NUMBER_OF_SQUARES; i++)			//(x)
 800a7a0:	2f09      	cmp	r7, #9
 800a7a2:	f1ac 0c12 	sub.w	ip, ip, #18
 800a7a6:	f10e 0e12 	add.w	lr, lr, #18
 800a7aa:	d1af      	bne.n	800a70c <make_map+0x7c>

			}

		}

	}while(change_flag == true);	//
 800a7ac:	f1b8 0f00 	cmp.w	r8, #0
 800a7b0:	d1a6      	bne.n	800a700 <make_map+0x70>

}
 800a7b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
							walk_map[i+1][j] = walk_map[i][j] + 1;	//
 800a7b6:	3601      	adds	r6, #1
 800a7b8:	f825 600e 	strh.w	r6, [r5, lr]
							change_flag = true;		//
 800a7bc:	f04f 0801 	mov.w	r8, #1
 800a7c0:	e7cd      	b.n	800a75e <make_map+0xce>
							walk_map[i][j-1] = walk_map[i][j] + 1;	//
 800a7c2:	880d      	ldrh	r5, [r1, #0]
 800a7c4:	3501      	adds	r5, #1
 800a7c6:	f821 5c02 	strh.w	r5, [r1, #-2]
							change_flag = true;		//
 800a7ca:	f04f 0801 	mov.w	r8, #1
 800a7ce:	e7d2      	b.n	800a776 <make_map+0xe6>
				if(j > 0)						//
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d0d1      	beq.n	800a778 <make_map+0xe8>
					if( (Wall[i][j].south & mask) == NOWALL)	//
 800a7d4:	f103 0548 	add.w	r5, r3, #72	; 0x48
 800a7d8:	f814 5015 	ldrb.w	r5, [r4, r5, lsl #1]
 800a7dc:	f3c5 1501 	ubfx	r5, r5, #4, #2
 800a7e0:	4215      	tst	r5, r2
 800a7e2:	d1c9      	bne.n	800a778 <make_map+0xe8>
 800a7e4:	e7c3      	b.n	800a76e <make_map+0xde>
 800a7e6:	bf00      	nop
 800a7e8:	20000cc6 	.word	0x20000cc6
 800a7ec:	20000c74 	.word	0x20000c74
 800a7f0:	20000e40 	.word	0x20000e40

0800a7f4 <flashCopyNodesToRam>:
	}

}
//
void flashCopyNodesToRam()
{
 800a7f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint32_t address=start_adress_sector1;
 800a7f8:	4b21      	ldr	r3, [pc, #132]	; (800a880 <flashCopyNodesToRam+0x8c>)
 800a7fa:	f8df b088 	ldr.w	fp, [pc, #136]	; 800a884 <flashCopyNodesToRam+0x90>
 800a7fe:	f8d3 a000 	ldr.w	sl, [r3]
 800a802:	f04f 0800 	mov.w	r8, #0
 800a806:	ebca 79ca 	rsb	r9, sl, sl, lsl #31
{
 800a80a:	b083      	sub	sp, #12
 800a80c:	ea4f 0949 	mov.w	r9, r9, lsl #1
	uint32_t address=start_adress_sector1;
 800a810:	4654      	mov	r4, sl

	for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
	{
			for(int j=0; j < NUMBER_OF_SQUARES_Y+1; j++)
			{
				uint32_t wall_data=0;
 800a812:	4647      	mov	r7, r8
 800a814:	eb08 0509 	add.w	r5, r8, r9
				FLASH_Read_Word(address, &wall_data);
				my_map.RawNode[i][j].existence = wall_data;
 800a818:	445d      	add	r5, fp
 800a81a:	f104 0628 	add.w	r6, r4, #40	; 0x28
				FLASH_Read_Word(address, &wall_data);
 800a81e:	4620      	mov	r0, r4
 800a820:	a901      	add	r1, sp, #4
				uint32_t wall_data=0;
 800a822:	9701      	str	r7, [sp, #4]
				FLASH_Read_Word(address, &wall_data);
 800a824:	f002 feb2 	bl	800d58c <FLASH_Read_Word>
				my_map.RawNode[i][j].existence = wall_data;
 800a828:	9b01      	ldr	r3, [sp, #4]
 800a82a:	f805 3014 	strb.w	r3, [r5, r4, lsl #1]
				address += 4;
 800a82e:	3404      	adds	r4, #4
			for(int j=0; j < NUMBER_OF_SQUARES_Y+1; j++)
 800a830:	42b4      	cmp	r4, r6
 800a832:	d1f4      	bne.n	800a81e <flashCopyNodesToRam+0x2a>
 800a834:	f108 0850 	add.w	r8, r8, #80	; 0x50
	for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800a838:	f5b8 7f34 	cmp.w	r8, #720	; 0x2d0
 800a83c:	f1a9 0950 	sub.w	r9, r9, #80	; 0x50
 800a840:	d1e8      	bne.n	800a814 <flashCopyNodesToRam+0x20>
 800a842:	f8df 8040 	ldr.w	r8, [pc, #64]	; 800a884 <flashCopyNodesToRam+0x90>
 800a846:	f50a 74b4 	add.w	r4, sl, #360	; 0x168
	}
	for(int i=0; i < NUMBER_OF_SQUARES_X+1; i++)
	{
			for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
			{
				uint32_t wall_data=0;
 800a84a:	2700      	movs	r7, #0
 800a84c:	f50a 7a34 	add.w	sl, sl, #720	; 0x2d0
 800a850:	f104 0624 	add.w	r6, r4, #36	; 0x24
	uint32_t address=start_adress_sector1;
 800a854:	4645      	mov	r5, r8
				FLASH_Read_Word(address, &wall_data);
 800a856:	4620      	mov	r0, r4
 800a858:	a901      	add	r1, sp, #4
				my_map.ColumnNode[i][j].existence = wall_data;
				address += 4;
 800a85a:	3404      	adds	r4, #4
				uint32_t wall_data=0;
 800a85c:	9701      	str	r7, [sp, #4]
				FLASH_Read_Word(address, &wall_data);
 800a85e:	f002 fe95 	bl	800d58c <FLASH_Read_Word>
				my_map.ColumnNode[i][j].existence = wall_data;
 800a862:	9b01      	ldr	r3, [sp, #4]
 800a864:	f885 32d0 	strb.w	r3, [r5, #720]	; 0x2d0
			for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800a868:	42a6      	cmp	r6, r4
 800a86a:	f105 0508 	add.w	r5, r5, #8
 800a86e:	d1f2      	bne.n	800a856 <flashCopyNodesToRam+0x62>
	for(int i=0; i < NUMBER_OF_SQUARES_X+1; i++)
 800a870:	4556      	cmp	r6, sl
 800a872:	f108 0848 	add.w	r8, r8, #72	; 0x48
 800a876:	d1eb      	bne.n	800a850 <flashCopyNodesToRam+0x5c>
			}
	}
}
 800a878:	b003      	add	sp, #12
 800a87a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a87e:	bf00      	nop
 800a880:	08016388 	.word	0x08016388
 800a884:	20000694 	.word	0x20000694

0800a888 <printAllWeight>:
        printf("[   ] = [%u %u %u %u]\r\n", route[k].wall.north, route[k].wall.east, route[k].wall.south, route[k].wall.west);
        printf("\r\n");
    }
}
void printAllWeight(maze_node *maze, position *pos)
{
 800a888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a88c:	b085      	sub	sp, #20
 800a88e:	4606      	mov	r6, r0
 800a890:	9003      	str	r0, [sp, #12]
    //3
    //0 31;1m
    //
    //
    //
    printf("\r\n");
 800a892:	4852      	ldr	r0, [pc, #328]	; (800a9dc <printAllWeight+0x154>)

    for(int y=NUMBER_OF_SQUARES_Y; y > 0; y--)
    {
        //
        printf("  +  ");
 800a894:	f8df 9154 	ldr.w	r9, [pc, #340]	; 800a9ec <printAllWeight+0x164>
            {
                printf(" \x1B[31;1m%3x\x1B[37;m ",maze->RawNode[x][y].weight);
            }
            else
            {
                printf(" %3x ",maze->RawNode[x][y].weight);
 800a898:	4d51      	ldr	r5, [pc, #324]	; (800a9e0 <printAllWeight+0x158>)
            else
            {
                printf(" %3x ",maze->ColumnNode[x][y-1].weight);
            }
            if(x < NUMBER_OF_SQUARES_X)
                printf("     ");
 800a89a:	f8df 8154 	ldr.w	r8, [pc, #340]	; 800a9f0 <printAllWeight+0x168>
{
 800a89e:	460c      	mov	r4, r1
    printf("\r\n");
 800a8a0:	f008 f952 	bl	8012b48 <puts>
 800a8a4:	4633      	mov	r3, r6
 800a8a6:	3340      	adds	r3, #64	; 0x40
 800a8a8:	9301      	str	r3, [sp, #4]
 800a8aa:	2301      	movs	r3, #1
 800a8ac:	9300      	str	r3, [sp, #0]
    for(int y=NUMBER_OF_SQUARES_Y; y > 0; y--)
 800a8ae:	2709      	movs	r7, #9
        printf("  +  ");
 800a8b0:	4648      	mov	r0, r9
 800a8b2:	f008 f8c1 	bl	8012a38 <iprintf>
 800a8b6:	9b01      	ldr	r3, [sp, #4]
        for(int x=0; x < NUMBER_OF_SQUARES_X; x++)
 800a8b8:	f04f 0b00 	mov.w	fp, #0
 800a8bc:	f103 0608 	add.w	r6, r3, #8
 800a8c0:	e010      	b.n	800a8e4 <printAllWeight+0x5c>
            if(judgeRawNodeGoal(maze, x,y) == true || ((pos->x == x) && (pos->y == y)))//
 800a8c2:	7823      	ldrb	r3, [r4, #0]
 800a8c4:	455b      	cmp	r3, fp
 800a8c6:	d102      	bne.n	800a8ce <printAllWeight+0x46>
 800a8c8:	7863      	ldrb	r3, [r4, #1]
 800a8ca:	42bb      	cmp	r3, r7
 800a8cc:	d018      	beq.n	800a900 <printAllWeight+0x78>
                printf(" %3x ",maze->RawNode[x][y].weight);
 800a8ce:	f008 f8b3 	bl	8012a38 <iprintf>
            if(x < NUMBER_OF_SQUARES_X-1)
 800a8d2:	f1bb 0f08 	cmp.w	fp, #8
                 printf("  +  ");
 800a8d6:	4648      	mov	r0, r9
            if(x < NUMBER_OF_SQUARES_X-1)
 800a8d8:	d01a      	beq.n	800a910 <printAllWeight+0x88>
                 printf("  +  ");
 800a8da:	f008 f8ad 	bl	8012a38 <iprintf>
        for(int x=0; x < NUMBER_OF_SQUARES_X; x++)
 800a8de:	f10b 0b01 	add.w	fp, fp, #1
 800a8e2:	3650      	adds	r6, #80	; 0x50
    if(maze->RawNode[x][y].weight == 0)
 800a8e4:	8872      	ldrh	r2, [r6, #2]
        if ( __JUDGE_GOAL__ (x,y) || __JUDGE_GOAL__(x,y-1) )
 800a8e6:	f1ab 0307 	sub.w	r3, fp, #7
 800a8ea:	b2db      	uxtb	r3, r3
                printf(" %3x ",maze->RawNode[x][y].weight);
 800a8ec:	4611      	mov	r1, r2
 800a8ee:	4628      	mov	r0, r5
    if(maze->RawNode[x][y].weight == 0)
 800a8f0:	2a00      	cmp	r2, #0
 800a8f2:	d1e6      	bne.n	800a8c2 <printAllWeight+0x3a>
        if ( __JUDGE_GOAL__ (x,y) || __JUDGE_GOAL__(x,y-1) )
 800a8f4:	2b01      	cmp	r3, #1
 800a8f6:	d8e4      	bhi.n	800a8c2 <printAllWeight+0x3a>
 800a8f8:	1ffb      	subs	r3, r7, #7
 800a8fa:	b2db      	uxtb	r3, r3
 800a8fc:	2b02      	cmp	r3, #2
 800a8fe:	d8e0      	bhi.n	800a8c2 <printAllWeight+0x3a>
                printf(" \x1B[31;1m%3x\x1B[37;m ",maze->RawNode[x][y].weight);
 800a900:	4611      	mov	r1, r2
 800a902:	4838      	ldr	r0, [pc, #224]	; (800a9e4 <printAllWeight+0x15c>)
 800a904:	f008 f898 	bl	8012a38 <iprintf>
            if(x < NUMBER_OF_SQUARES_X-1)
 800a908:	f1bb 0f08 	cmp.w	fp, #8
                 printf("  +  ");
 800a90c:	4648      	mov	r0, r9
            if(x < NUMBER_OF_SQUARES_X-1)
 800a90e:	d1e4      	bne.n	800a8da <printAllWeight+0x52>
 800a910:	1e7b      	subs	r3, r7, #1
 800a912:	461e      	mov	r6, r3
        printf("\r\n");
 800a914:	4834      	ldr	r0, [pc, #208]	; (800a9e8 <printAllWeight+0x160>)
 800a916:	9302      	str	r3, [sp, #8]
 800a918:	f008 f916 	bl	8012b48 <puts>
 800a91c:	4633      	mov	r3, r6
 800a91e:	b2f6      	uxtb	r6, r6
 800a920:	1af6      	subs	r6, r6, r3
 800a922:	00f6      	lsls	r6, r6, #3
 800a924:	f8dd a004 	ldr.w	sl, [sp, #4]
        for(int x=0; x < NUMBER_OF_SQUARES_X+1; x++)
 800a928:	f04f 0b00 	mov.w	fp, #0
 800a92c:	e00d      	b.n	800a94a <printAllWeight+0xc2>
                printf(" %3x ",maze->ColumnNode[x][y-1].weight);
 800a92e:	f8ba 12d2 	ldrh.w	r1, [sl, #722]	; 0x2d2
 800a932:	f008 f881 	bl	8012a38 <iprintf>
            if(x < NUMBER_OF_SQUARES_X)
 800a936:	f1bb 0f09 	cmp.w	fp, #9
                printf("     ");
 800a93a:	4640      	mov	r0, r8
            if(x < NUMBER_OF_SQUARES_X)
 800a93c:	d022      	beq.n	800a984 <printAllWeight+0xfc>
                printf("     ");
 800a93e:	f008 f87b 	bl	8012a38 <iprintf>
        for(int x=0; x < NUMBER_OF_SQUARES_X+1; x++)
 800a942:	f10b 0b01 	add.w	fp, fp, #1
 800a946:	f10a 0a48 	add.w	sl, sl, #72	; 0x48
    if(maze->ColumnNode[x][y].weight == 0)
 800a94a:	eb0a 0106 	add.w	r1, sl, r6
        if ( __JUDGE_GOAL__ (x,y) || __JUDGE_GOAL__(x-1,y) )
 800a94e:	f1ab 0307 	sub.w	r3, fp, #7
    if(maze->ColumnNode[x][y].weight == 0)
 800a952:	f8b1 12d2 	ldrh.w	r1, [r1, #722]	; 0x2d2
        if ( __JUDGE_GOAL__ (x,y) || __JUDGE_GOAL__(x-1,y) )
 800a956:	b2db      	uxtb	r3, r3
                printf(" %3x ",maze->ColumnNode[x][y-1].weight);
 800a958:	4628      	mov	r0, r5
    if(maze->ColumnNode[x][y].weight == 0)
 800a95a:	b921      	cbnz	r1, 800a966 <printAllWeight+0xde>
        if ( __JUDGE_GOAL__ (x,y) || __JUDGE_GOAL__(x-1,y) )
 800a95c:	2b02      	cmp	r3, #2
 800a95e:	d802      	bhi.n	800a966 <printAllWeight+0xde>
 800a960:	9b00      	ldr	r3, [sp, #0]
 800a962:	2b01      	cmp	r3, #1
 800a964:	d905      	bls.n	800a972 <printAllWeight+0xea>
            if(judgeColumnNodeGoal(maze, x,y-1) == true || ((pos->x == x) && (pos->y == y)))
 800a966:	7823      	ldrb	r3, [r4, #0]
 800a968:	455b      	cmp	r3, fp
 800a96a:	d1e0      	bne.n	800a92e <printAllWeight+0xa6>
 800a96c:	7863      	ldrb	r3, [r4, #1]
 800a96e:	42bb      	cmp	r3, r7
 800a970:	d1dd      	bne.n	800a92e <printAllWeight+0xa6>
                printf(" \x1B[31;1m%3x\x1B[37;m ",maze->ColumnNode[x][y-1].weight);
 800a972:	f8ba 12d2 	ldrh.w	r1, [sl, #722]	; 0x2d2
 800a976:	481b      	ldr	r0, [pc, #108]	; (800a9e4 <printAllWeight+0x15c>)
 800a978:	f008 f85e 	bl	8012a38 <iprintf>
            if(x < NUMBER_OF_SQUARES_X)
 800a97c:	f1bb 0f09 	cmp.w	fp, #9
                printf("     ");
 800a980:	4640      	mov	r0, r8
            if(x < NUMBER_OF_SQUARES_X)
 800a982:	d1dc      	bne.n	800a93e <printAllWeight+0xb6>
        }
        printf("\r\n");
 800a984:	4818      	ldr	r0, [pc, #96]	; (800a9e8 <printAllWeight+0x160>)
 800a986:	f008 f8df 	bl	8012b48 <puts>
 800a98a:	9b00      	ldr	r3, [sp, #0]
 800a98c:	9f02      	ldr	r7, [sp, #8]
 800a98e:	f103 3aff 	add.w	sl, r3, #4294967295
 800a992:	9b01      	ldr	r3, [sp, #4]
 800a994:	3b08      	subs	r3, #8
 800a996:	9301      	str	r3, [sp, #4]
 800a998:	fa5f f38a 	uxtb.w	r3, sl
 800a99c:	9300      	str	r3, [sp, #0]
    for(int y=NUMBER_OF_SQUARES_Y; y > 0; y--)
 800a99e:	2f00      	cmp	r7, #0
 800a9a0:	d186      	bne.n	800a8b0 <printAllWeight+0x28>
    }
    //y 0
    printf("  +  ");
 800a9a2:	4812      	ldr	r0, [pc, #72]	; (800a9ec <printAllWeight+0x164>)
    for(int x=0; x < NUMBER_OF_SQUARES_X; x++)
    {
        printf(" %3x ",maze->RawNode[x][0].weight);
 800a9a4:	4e0e      	ldr	r6, [pc, #56]	; (800a9e0 <printAllWeight+0x158>)
        if(x < NUMBER_OF_SQUARES_X-1)
                printf("  +  ");
 800a9a6:	4607      	mov	r7, r0
    printf("  +  ");
 800a9a8:	f008 f846 	bl	8012a38 <iprintf>
 800a9ac:	9b03      	ldr	r3, [sp, #12]
        printf(" %3x ",maze->RawNode[x][0].weight);
 800a9ae:	4630      	mov	r0, r6
 800a9b0:	8859      	ldrh	r1, [r3, #2]
 800a9b2:	461c      	mov	r4, r3
 800a9b4:	f008 f840 	bl	8012a38 <iprintf>
 800a9b8:	f504 7520 	add.w	r5, r4, #640	; 0x280
                printf("  +  ");
 800a9bc:	4638      	mov	r0, r7
 800a9be:	f008 f83b 	bl	8012a38 <iprintf>
 800a9c2:	3450      	adds	r4, #80	; 0x50
        printf(" %3x ",maze->RawNode[x][0].weight);
 800a9c4:	8861      	ldrh	r1, [r4, #2]
 800a9c6:	4630      	mov	r0, r6
 800a9c8:	f008 f836 	bl	8012a38 <iprintf>
        if(x < NUMBER_OF_SQUARES_X-1)
 800a9cc:	42ac      	cmp	r4, r5
 800a9ce:	d1f5      	bne.n	800a9bc <printAllWeight+0x134>
    }
    printf("\r\n");
 800a9d0:	4805      	ldr	r0, [pc, #20]	; (800a9e8 <printAllWeight+0x160>)
    
    
}
 800a9d2:	b005      	add	sp, #20
 800a9d4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    printf("\r\n");
 800a9d8:	f008 b8b6 	b.w	8012b48 <puts>
 800a9dc:	0801613c 	.word	0x0801613c
 800a9e0:	08016170 	.word	0x08016170
 800a9e4:	0801615c 	.word	0x0801615c
 800a9e8:	080164c0 	.word	0x080164c0
 800a9ec:	08016154 	.word	0x08016154
 800a9f0:	08016178 	.word	0x08016178

0800a9f4 <initWeight>:
            maze->ColumnNode[x][y].weight = (maze->ColumnNode[x][y].draw == true) ? MAX_WEIGHT : 0;     //
        }
    }
}
void initWeight(maze_node *maze)
{
 800a9f4:	b410      	push	{r4}
 800a9f6:	4603      	mov	r3, r0
 800a9f8:	f500 7434 	add.w	r4, r0, #720	; 0x2d0
    // }
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
    {
        for(int j=0; j < NUMBER_OF_SQUARES_Y+1; j++)
        {
            maze->RawNode[i][j].weight = MAX_WEIGHT;  
 800a9fc:	f640 71ff 	movw	r1, #4095	; 0xfff
 800aa00:	f103 0250 	add.w	r2, r3, #80	; 0x50
 800aa04:	8059      	strh	r1, [r3, #2]
 800aa06:	3308      	adds	r3, #8
        for(int j=0; j < NUMBER_OF_SQUARES_Y+1; j++)
 800aa08:	4293      	cmp	r3, r2
 800aa0a:	d1fb      	bne.n	800aa04 <initWeight+0x10>
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800aa0c:	42a3      	cmp	r3, r4
 800aa0e:	d1f7      	bne.n	800aa00 <initWeight+0xc>
    }
    for(int i=0; i < NUMBER_OF_SQUARES_X+1; i++)
    {
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
        {
            maze->ColumnNode[i][j].weight = MAX_WEIGHT;
 800aa10:	f640 71ff 	movw	r1, #4095	; 0xfff
 800aa14:	f100 0248 	add.w	r2, r0, #72	; 0x48
 800aa18:	f8a0 12d2 	strh.w	r1, [r0, #722]	; 0x2d2
 800aa1c:	3008      	adds	r0, #8
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800aa1e:	4282      	cmp	r2, r0
 800aa20:	d1fa      	bne.n	800aa18 <initWeight+0x24>
    for(int i=0; i < NUMBER_OF_SQUARES_X+1; i++)
 800aa22:	429a      	cmp	r2, r3
 800aa24:	d1f6      	bne.n	800aa14 <initWeight+0x20>
        }
    }
}
 800aa26:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aa2a:	4770      	bx	lr

0800aa2c <initMaze>:
void initMaze(maze_node *maze) //
{
 800aa2c:	b5f0      	push	{r4, r5, r6, r7, lr}
    //
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800aa2e:	2700      	movs	r7, #0
 800aa30:	4604      	mov	r4, r0
    {
        for(int j=1; j < NUMBER_OF_SQUARES_Y; j++)
 800aa32:	4684      	mov	ip, r0
        {
            maze->RawNode[i][j].existence = UNKNOWN;
            maze->RawNode[i][j].draw = false;//
 800aa34:	4639      	mov	r1, r7
            maze->RawNode[i][j].existence = UNKNOWN;
 800aa36:	2602      	movs	r6, #2
 800aa38:	b2fd      	uxtb	r5, r7
{
 800aa3a:	4663      	mov	r3, ip
        for(int j=1; j < NUMBER_OF_SQUARES_Y; j++)
 800aa3c:	2201      	movs	r2, #1
            maze->RawNode[i][j].rc = 0;
            maze->RawNode[i][j].pos.x = i;
            maze->RawNode[i][j].pos.y = j;
 800aa3e:	73da      	strb	r2, [r3, #15]
        for(int j=1; j < NUMBER_OF_SQUARES_Y; j++)
 800aa40:	3201      	adds	r2, #1
 800aa42:	2a09      	cmp	r2, #9
            maze->RawNode[i][j].existence = UNKNOWN;
 800aa44:	721e      	strb	r6, [r3, #8]
            maze->RawNode[i][j].draw = false;//
 800aa46:	7319      	strb	r1, [r3, #12]
            maze->RawNode[i][j].rc = 0;
 800aa48:	7359      	strb	r1, [r3, #13]
            maze->RawNode[i][j].pos.x = i;
 800aa4a:	739d      	strb	r5, [r3, #14]
 800aa4c:	f103 0308 	add.w	r3, r3, #8
        for(int j=1; j < NUMBER_OF_SQUARES_Y; j++)
 800aa50:	d1f5      	bne.n	800aa3e <initMaze+0x12>
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800aa52:	3701      	adds	r7, #1
 800aa54:	2f09      	cmp	r7, #9
 800aa56:	f10c 0c50 	add.w	ip, ip, #80	; 0x50
 800aa5a:	d1ed      	bne.n	800aa38 <initMaze+0xc>
        }
    }
    for(int i=1; i < NUMBER_OF_SQUARES_X; i++)
 800aa5c:	f04f 0c01 	mov.w	ip, #1
    {
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
        {
            maze->ColumnNode[i][j].existence = UNKNOWN;
            maze->ColumnNode[i][j].draw = false;
            maze->ColumnNode[i][j].rc = 1;
 800aa60:	4667      	mov	r7, ip
 800aa62:	f100 0e48 	add.w	lr, r0, #72	; 0x48
            maze->ColumnNode[i][j].existence = UNKNOWN;
 800aa66:	2602      	movs	r6, #2
            maze->ColumnNode[i][j].draw = false;
 800aa68:	2500      	movs	r5, #0
 800aa6a:	fa5f f18c 	uxtb.w	r1, ip
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800aa6e:	4673      	mov	r3, lr
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800aa70:	2200      	movs	r2, #0
            maze->ColumnNode[i][j].pos.x = i;
            maze->ColumnNode[i][j].pos.y = j;
 800aa72:	f883 22d7 	strb.w	r2, [r3, #727]	; 0x2d7
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800aa76:	3201      	adds	r2, #1
 800aa78:	2a09      	cmp	r2, #9
            maze->ColumnNode[i][j].existence = UNKNOWN;
 800aa7a:	f883 62d0 	strb.w	r6, [r3, #720]	; 0x2d0
            maze->ColumnNode[i][j].draw = false;
 800aa7e:	f883 52d4 	strb.w	r5, [r3, #724]	; 0x2d4
            maze->ColumnNode[i][j].rc = 1;
 800aa82:	f883 72d5 	strb.w	r7, [r3, #725]	; 0x2d5
            maze->ColumnNode[i][j].pos.x = i;
 800aa86:	f883 12d6 	strb.w	r1, [r3, #726]	; 0x2d6
 800aa8a:	f103 0308 	add.w	r3, r3, #8
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800aa8e:	d1f0      	bne.n	800aa72 <initMaze+0x46>
    for(int i=1; i < NUMBER_OF_SQUARES_X; i++)
 800aa90:	f10c 0c01 	add.w	ip, ip, #1
 800aa94:	f1bc 0f09 	cmp.w	ip, #9
 800aa98:	f10e 0e48 	add.w	lr, lr, #72	; 0x48
 800aa9c:	d1e5      	bne.n	800aa6a <initMaze+0x3e>
        }
    }
    
    // 
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800aa9e:	2200      	movs	r2, #0
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].existence = WALL;     //1

        maze->RawNode[i][0].draw = true;                        
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].draw = true;

        maze->RawNode[i][0].rc = 0;
 800aaa0:	4616      	mov	r6, r2
 800aaa2:	4603      	mov	r3, r0
        maze->RawNode[i][0].existence = WALL;                       //1
 800aaa4:	2101      	movs	r1, #1
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].rc = 0;

        maze->RawNode[i][0].pos.x = i;
 800aaa6:	b2d5      	uxtb	r5, r2
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800aaa8:	3201      	adds	r2, #1
 800aaaa:	2a09      	cmp	r2, #9
        maze->RawNode[i][0].existence = WALL;                       //1
 800aaac:	7019      	strb	r1, [r3, #0]
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].existence = WALL;     //1
 800aaae:	f883 1048 	strb.w	r1, [r3, #72]	; 0x48
        maze->RawNode[i][0].draw = true;                        
 800aab2:	7119      	strb	r1, [r3, #4]
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].draw = true;
 800aab4:	f883 104c 	strb.w	r1, [r3, #76]	; 0x4c
        maze->RawNode[i][0].rc = 0;
 800aab8:	715e      	strb	r6, [r3, #5]
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].rc = 0;
 800aaba:	f883 604d 	strb.w	r6, [r3, #77]	; 0x4d
        maze->RawNode[i][0].pos.y = NUMBER_OF_SQUARES_Y;
 800aabe:	f883 c007 	strb.w	ip, [r3, #7]
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].pos.x = i;
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].pos.y = NUMBER_OF_SQUARES_Y;
 800aac2:	f883 c04f 	strb.w	ip, [r3, #79]	; 0x4f
        maze->RawNode[i][0].pos.x = i;
 800aac6:	719d      	strb	r5, [r3, #6]
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].pos.x = i;
 800aac8:	f883 504e 	strb.w	r5, [r3, #78]	; 0x4e
 800aacc:	f103 0350 	add.w	r3, r3, #80	; 0x50
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800aad0:	d1e9      	bne.n	800aaa6 <initMaze+0x7a>
    }
    for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800aad2:	2100      	movs	r1, #0
    {
        maze->ColumnNode[0][j].existence = WALL;                    //1
 800aad4:	2301      	movs	r3, #1

        maze->ColumnNode[0][j].rc = 1;
        maze->ColumnNode[NUMBER_OF_SQUARES_X][j].rc = 1;

        maze->ColumnNode[0][j].pos.x = NUMBER_OF_SQUARES_X;
        maze->ColumnNode[0][j].pos.y = j;
 800aad6:	b2cd      	uxtb	r5, r1
    for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800aad8:	3101      	adds	r1, #1
 800aada:	2909      	cmp	r1, #9
        maze->ColumnNode[0][j].existence = WALL;                    //1
 800aadc:	f884 32d0 	strb.w	r3, [r4, #720]	; 0x2d0
        maze->ColumnNode[NUMBER_OF_SQUARES_X][j].existence = WALL;  //1
 800aae0:	f884 3558 	strb.w	r3, [r4, #1368]	; 0x558
        maze->ColumnNode[0][j].draw = true;                    
 800aae4:	f884 32d4 	strb.w	r3, [r4, #724]	; 0x2d4
        maze->ColumnNode[NUMBER_OF_SQUARES_X][j].draw = true;
 800aae8:	f884 355c 	strb.w	r3, [r4, #1372]	; 0x55c
        maze->ColumnNode[0][j].rc = 1;
 800aaec:	f884 32d5 	strb.w	r3, [r4, #725]	; 0x2d5
        maze->ColumnNode[NUMBER_OF_SQUARES_X][j].rc = 1;
 800aaf0:	f884 355d 	strb.w	r3, [r4, #1373]	; 0x55d
        maze->ColumnNode[0][j].pos.x = NUMBER_OF_SQUARES_X;
 800aaf4:	f884 22d6 	strb.w	r2, [r4, #726]	; 0x2d6
        maze->ColumnNode[NUMBER_OF_SQUARES_X][j].pos.x = NUMBER_OF_SQUARES_X;
 800aaf8:	f884 255e 	strb.w	r2, [r4, #1374]	; 0x55e
        maze->ColumnNode[0][j].pos.y = j;
 800aafc:	f884 52d7 	strb.w	r5, [r4, #727]	; 0x2d7
        maze->ColumnNode[NUMBER_OF_SQUARES_X][j].pos.y = j;
 800ab00:	f884 555f 	strb.w	r5, [r4, #1375]	; 0x55f
 800ab04:	f104 0408 	add.w	r4, r4, #8
    for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800ab08:	d1e5      	bne.n	800aad6 <initMaze+0xaa>
    }
    maze->ColumnNode[1][0].existence = WALL;    //1
    maze->RawNode[0][1].existence = NOWALL;     //0
 800ab0a:	2200      	movs	r2, #0
    maze->ColumnNode[1][0].existence = WALL;    //1
 800ab0c:	f880 3318 	strb.w	r3, [r0, #792]	; 0x318

    maze->ColumnNode[1][0].draw = true;    //1
 800ab10:	f880 331c 	strb.w	r3, [r0, #796]	; 0x31c
    maze->RawNode[0][1].existence = NOWALL;     //0
 800ab14:	7202      	strb	r2, [r0, #8]
    maze->RawNode[0][1].draw = false;     //0
 800ab16:	7302      	strb	r2, [r0, #12]
}
 800ab18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab1a:	bf00      	nop

0800ab1c <printAllNodeExistence>:
        printf("\r\n");
    }
    printf("\r\n");
}
void printAllNodeExistence(maze_node *mn)
{
 800ab1c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab20:	4680      	mov	r8, r0
 800ab22:	4605      	mov	r5, r0
    printf("\r\n");
 800ab24:	481a      	ldr	r0, [pc, #104]	; (800ab90 <printAllNodeExistence+0x74>)
    //
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
    {
        for(int j=1; j < NUMBER_OF_SQUARES_Y+1; j++)
        {
            printf("%u,",mn->RawNode[i][j].existence);
 800ab26:	4f1b      	ldr	r7, [pc, #108]	; (800ab94 <printAllNodeExistence+0x78>)
        }
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
        {
            printf("%u",mn->ColumnNode[i+1][j].existence);
 800ab28:	4e1b      	ldr	r6, [pc, #108]	; (800ab98 <printAllNodeExistence+0x7c>)
            if(j < NUMBER_OF_SQUARES_Y-1)
                printf(",");
        }
        printf("\r\n");
 800ab2a:	f8df a070 	ldr.w	sl, [pc, #112]	; 800ab9c <printAllNodeExistence+0x80>
 800ab2e:	f108 0848 	add.w	r8, r8, #72	; 0x48
 800ab32:	f505 7934 	add.w	r9, r5, #720	; 0x2d0
    printf("\r\n");
 800ab36:	f008 f807 	bl	8012b48 <puts>
        for(int j=1; j < NUMBER_OF_SQUARES_Y+1; j++)
 800ab3a:	2401      	movs	r4, #1
            printf("%u,",mn->RawNode[i][j].existence);
 800ab3c:	f815 1034 	ldrb.w	r1, [r5, r4, lsl #3]
 800ab40:	4638      	mov	r0, r7
        for(int j=1; j < NUMBER_OF_SQUARES_Y+1; j++)
 800ab42:	3401      	adds	r4, #1
            printf("%u,",mn->RawNode[i][j].existence);
 800ab44:	f007 ff78 	bl	8012a38 <iprintf>
        for(int j=1; j < NUMBER_OF_SQUARES_Y+1; j++)
 800ab48:	2c0a      	cmp	r4, #10
 800ab4a:	d1f7      	bne.n	800ab3c <printAllNodeExistence+0x20>
            printf("%u",mn->ColumnNode[i+1][j].existence);
 800ab4c:	f898 12d0 	ldrb.w	r1, [r8, #720]	; 0x2d0
 800ab50:	4630      	mov	r0, r6
 800ab52:	f007 ff71 	bl	8012a38 <iprintf>
 800ab56:	f108 0b40 	add.w	fp, r8, #64	; 0x40
 800ab5a:	4644      	mov	r4, r8
                printf(",");
 800ab5c:	202c      	movs	r0, #44	; 0x2c
 800ab5e:	f007 ff83 	bl	8012a68 <putchar>
 800ab62:	3408      	adds	r4, #8
            printf("%u",mn->ColumnNode[i+1][j].existence);
 800ab64:	f894 12d0 	ldrb.w	r1, [r4, #720]	; 0x2d0
 800ab68:	4630      	mov	r0, r6
 800ab6a:	f007 ff65 	bl	8012a38 <iprintf>
            if(j < NUMBER_OF_SQUARES_Y-1)
 800ab6e:	455c      	cmp	r4, fp
 800ab70:	d1f4      	bne.n	800ab5c <printAllNodeExistence+0x40>
 800ab72:	f108 0848 	add.w	r8, r8, #72	; 0x48
        printf("\r\n");
 800ab76:	4650      	mov	r0, sl
 800ab78:	f007 ffe6 	bl	8012b48 <puts>
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800ab7c:	45c8      	cmp	r8, r9
 800ab7e:	f105 0550 	add.w	r5, r5, #80	; 0x50
 800ab82:	d1da      	bne.n	800ab3a <printAllNodeExistence+0x1e>
    }
    printf("\r\n");
 800ab84:	4805      	ldr	r0, [pc, #20]	; (800ab9c <printAllNodeExistence+0x80>)
}
 800ab86:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    printf("\r\n");
 800ab8a:	f007 bfdd 	b.w	8012b48 <puts>
 800ab8e:	bf00      	nop
 800ab90:	0801611c 	.word	0x0801611c
 800ab94:	08016114 	.word	0x08016114
 800ab98:	08016118 	.word	0x08016118
 800ab9c:	080164c0 	.word	0x080164c0

0800aba0 <printMatrix16ValueFromNode>:
    return val;
}

//TeraTerm
void printMatrix16ValueFromNode(maze_node *maze)
{
 800aba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aba4:	4604      	mov	r4, r0
 800aba6:	b083      	sub	sp, #12
    printf("TeraTerm\r\n");
 800aba8:	4822      	ldr	r0, [pc, #136]	; (800ac34 <printMatrix16ValueFromNode+0x94>)
    for(int j=NUMBER_OF_SQUARES_Y-1; j >= 0; j--)
    {
        for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
        {
            printf("%u",convertNodeTo16Value(maze, i,j));
 800abaa:	4e23      	ldr	r6, [pc, #140]	; (800ac38 <printMatrix16ValueFromNode+0x98>)
    printf("TeraTerm\r\n");
 800abac:	f007 ffcc 	bl	8012b48 <puts>
 800abb0:	f04f 0809 	mov.w	r8, #9
 800abb4:	f104 0348 	add.w	r3, r4, #72	; 0x48
    for(int j=NUMBER_OF_SQUARES_Y-1; j >= 0; j--)
 800abb8:	f04f 0908 	mov.w	r9, #8
 800abbc:	f1a3 0208 	sub.w	r2, r3, #8
 800abc0:	eba9 0408 	sub.w	r4, r9, r8
 800abc4:	9201      	str	r2, [sp, #4]
 800abc6:	4692      	mov	sl, r2
 800abc8:	00e4      	lsls	r4, r4, #3
 800abca:	f503 7520 	add.w	r5, r3, #640	; 0x280
 800abce:	f503 7734 	add.w	r7, r3, #720	; 0x2d0
{
 800abd2:	469b      	mov	fp, r3
 800abd4:	e003      	b.n	800abde <printMatrix16ValueFromNode+0x3e>
            if(i < NUMBER_OF_SQUARES_X-1)
                printf(",");
 800abd6:	f007 ff47 	bl	8012a68 <putchar>
        for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800abda:	455f      	cmp	r7, fp
 800abdc:	d01b      	beq.n	800ac16 <printMatrix16ValueFromNode+0x76>
    val += 8 * maze->ColumnNode[x][y].draw;     //    
 800abde:	f89a 12d4 	ldrb.w	r1, [sl, #724]	; 0x2d4
    val += 2 * maze->ColumnNode[x+1][y].draw;   //
 800abe2:	f89a e31c 	ldrb.w	lr, [sl, #796]	; 0x31c
    val += 8 * maze->ColumnNode[x][y].draw;     //    
 800abe6:	f89b 0004 	ldrb.w	r0, [fp, #4]
    val += 4 * maze->RawNode[x][y].draw;        //
 800abea:	eb0b 0c04 	add.w	ip, fp, r4
    val += 8 * maze->ColumnNode[x][y].draw;     //    
 800abee:	00c9      	lsls	r1, r1, #3
 800abf0:	eb01 014e 	add.w	r1, r1, lr, lsl #1
    val += 4 * maze->RawNode[x][y].draw;        //
 800abf4:	f89c c004 	ldrb.w	ip, [ip, #4]
    val += 8 * maze->ColumnNode[x][y].draw;     //    
 800abf8:	4401      	add	r1, r0
 800abfa:	eb01 018c 	add.w	r1, r1, ip, lsl #2
            printf("%u",convertNodeTo16Value(maze, i,j));
 800abfe:	b2c9      	uxtb	r1, r1
 800ac00:	4630      	mov	r0, r6
 800ac02:	f007 ff19 	bl	8012a38 <iprintf>
            if(i < NUMBER_OF_SQUARES_X-1)
 800ac06:	455d      	cmp	r5, fp
                printf(",");
 800ac08:	f04f 002c 	mov.w	r0, #44	; 0x2c
 800ac0c:	f10b 0b50 	add.w	fp, fp, #80	; 0x50
 800ac10:	f10a 0a48 	add.w	sl, sl, #72	; 0x48
            if(i < NUMBER_OF_SQUARES_X-1)
 800ac14:	d1df      	bne.n	800abd6 <printMatrix16ValueFromNode+0x36>
        }
        printf("\r\n");
 800ac16:	4809      	ldr	r0, [pc, #36]	; (800ac3c <printMatrix16ValueFromNode+0x9c>)
 800ac18:	f007 ff96 	bl	8012b48 <puts>
    for(int j=NUMBER_OF_SQUARES_Y-1; j >= 0; j--)
 800ac1c:	f1b8 0801 	subs.w	r8, r8, #1
 800ac20:	f109 39ff 	add.w	r9, r9, #4294967295
 800ac24:	9b01      	ldr	r3, [sp, #4]
 800ac26:	d1c9      	bne.n	800abbc <printMatrix16ValueFromNode+0x1c>
    }
    printf("\r\n");
 800ac28:	4804      	ldr	r0, [pc, #16]	; (800ac3c <printMatrix16ValueFromNode+0x9c>)

}
 800ac2a:	b003      	add	sp, #12
 800ac2c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    printf("\r\n");
 800ac30:	f007 bf8a 	b.w	8012b48 <puts>
 800ac34:	08016180 	.word	0x08016180
 800ac38:	08016118 	.word	0x08016118
 800ac3c:	080164c0 	.word	0x080164c0

0800ac40 <updateNodeThree>:


//
// 
void updateNodeThree(maze_node *maze, state *st, uint8_t x, uint8_t y)
{
 800ac40:	b5f0      	push	{r4, r5, r6, r7, lr}
    //
        //MAX   
    maze->RawNode[x][y+1].existence = (maze->RawNode[x][y+1].existence == UNKNOWN) ? st->wall.north : maze->RawNode[x][y+1].existence;             //
 800ac42:	0094      	lsls	r4, r2, #2
 800ac44:	1c5f      	adds	r7, r3, #1
 800ac46:	18a5      	adds	r5, r4, r2
 800ac48:	eb07 0545 	add.w	r5, r7, r5, lsl #1
 800ac4c:	18a6      	adds	r6, r4, r2
 800ac4e:	f810 c035 	ldrb.w	ip, [r0, r5, lsl #3]
 800ac52:	f1bc 0f02 	cmp.w	ip, #2
 800ac56:	bf08      	it	eq
 800ac58:	f891 c004 	ldrbeq.w	ip, [r1, #4]
    maze->ColumnNode[x+1][y].existence = (maze->ColumnNode[x+1][y].existence == UNKNOWN) ? st->wall.east : maze->ColumnNode[x+1][y].existence;    //
 800ac5c:	f102 0501 	add.w	r5, r2, #1
    maze->RawNode[x][y+1].existence = (maze->RawNode[x][y+1].existence == UNKNOWN) ? st->wall.north : maze->RawNode[x][y+1].existence;             //
 800ac60:	eb07 0646 	add.w	r6, r7, r6, lsl #1
 800ac64:	eb05 05c5 	add.w	r5, r5, r5, lsl #3
 800ac68:	bf08      	it	eq
 800ac6a:	f00c 0c03 	andeq.w	ip, ip, #3
 800ac6e:	441d      	add	r5, r3
 800ac70:	f800 c036 	strb.w	ip, [r0, r6, lsl #3]
 800ac74:	eb00 05c5 	add.w	r5, r0, r5, lsl #3
    maze->RawNode[x][y].existence = (maze->RawNode[x][y].existence == UNKNOWN) ? st->wall.south : maze->RawNode[x][y].existence;                   //
 800ac78:	eb04 0c02 	add.w	ip, r4, r2
    maze->ColumnNode[x+1][y].existence = (maze->ColumnNode[x+1][y].existence == UNKNOWN) ? st->wall.east : maze->ColumnNode[x+1][y].existence;    //
 800ac7c:	f895 62d0 	ldrb.w	r6, [r5, #720]	; 0x2d0
 800ac80:	2e02      	cmp	r6, #2
 800ac82:	bf08      	it	eq
 800ac84:	790e      	ldrbeq	r6, [r1, #4]
    maze->RawNode[x][y].existence = (maze->RawNode[x][y].existence == UNKNOWN) ? st->wall.south : maze->RawNode[x][y].existence;                   //
 800ac86:	eb03 0c4c 	add.w	ip, r3, ip, lsl #1
    maze->ColumnNode[x+1][y].existence = (maze->ColumnNode[x+1][y].existence == UNKNOWN) ? st->wall.east : maze->ColumnNode[x+1][y].existence;    //
 800ac8a:	bf08      	it	eq
 800ac8c:	f3c6 0681 	ubfxeq	r6, r6, #2, #2
 800ac90:	f885 62d0 	strb.w	r6, [r5, #720]	; 0x2d0
    maze->RawNode[x][y].existence = (maze->RawNode[x][y].existence == UNKNOWN) ? st->wall.south : maze->RawNode[x][y].existence;                   //
 800ac94:	f810 c03c 	ldrb.w	ip, [r0, ip, lsl #3]
 800ac98:	f1bc 0f02 	cmp.w	ip, #2
 800ac9c:	bf08      	it	eq
 800ac9e:	f891 c004 	ldrbeq.w	ip, [r1, #4]
 800aca2:	eb04 0e02 	add.w	lr, r4, r2
 800aca6:	eb03 0e4e 	add.w	lr, r3, lr, lsl #1
 800acaa:	f04f 0609 	mov.w	r6, #9
 800acae:	bf08      	it	eq
 800acb0:	f3cc 1c01 	ubfxeq	ip, ip, #4, #2
 800acb4:	fb16 3602 	smlabb	r6, r6, r2, r3
 800acb8:	f800 c03e 	strb.w	ip, [r0, lr, lsl #3]
 800acbc:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
    // maze->RawNode[x][y+1].flag = true;      //
    // maze->ColumnNode[x+1][y].flag = true;   //
    // maze->RawNode[x][y].flag = true;        //
    // maze->ColumnNode[x][y].flag = true;     //

    maze->RawNode[x][y+1].draw = (maze->RawNode[x][y+1].existence == WALL) ? true : false;          //
 800acc0:	4414      	add	r4, r2
    maze->ColumnNode[x][y].existence = (maze->ColumnNode[x][y].existence == UNKNOWN) ? st->wall.west : maze->ColumnNode[x][y].existence;          //
 800acc2:	f896 c2d0 	ldrb.w	ip, [r6, #720]	; 0x2d0
 800acc6:	f1bc 0f02 	cmp.w	ip, #2
 800acca:	bf08      	it	eq
 800accc:	f891 c004 	ldrbeq.w	ip, [r1, #4]
    maze->RawNode[x][y+1].draw = (maze->RawNode[x][y+1].existence == WALL) ? true : false;          //
 800acd0:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800acd4:	eb04 0207 	add.w	r2, r4, r7
    maze->ColumnNode[x][y].existence = (maze->ColumnNode[x][y].existence == UNKNOWN) ? st->wall.west : maze->ColumnNode[x][y].existence;          //
 800acd8:	bf08      	it	eq
 800acda:	ea4f 1c9c 	moveq.w	ip, ip, lsr #6
 800acde:	f886 c2d0 	strb.w	ip, [r6, #720]	; 0x2d0
    maze->RawNode[x][y+1].draw = (maze->RawNode[x][y+1].existence == WALL) ? true : false;          //
 800ace2:	f810 1032 	ldrb.w	r1, [r0, r2, lsl #3]
 800ace6:	f1a1 0101 	sub.w	r1, r1, #1
 800acea:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 800acee:	fab1 f181 	clz	r1, r1
 800acf2:	0949      	lsrs	r1, r1, #5
 800acf4:	7111      	strb	r1, [r2, #4]
    maze->ColumnNode[x+1][y].draw = (maze->ColumnNode[x+1][y].existence == WALL) ? true : false;    //
 800acf6:	f895 22d0 	ldrb.w	r2, [r5, #720]	; 0x2d0
 800acfa:	f1a2 0201 	sub.w	r2, r2, #1
 800acfe:	fab2 f282 	clz	r2, r2
    maze->RawNode[x][y].draw = (maze->RawNode[x][y].existence == WALL) ? true : false;              //
 800ad02:	4423      	add	r3, r4
    maze->ColumnNode[x+1][y].draw = (maze->ColumnNode[x+1][y].existence == WALL) ? true : false;    //
 800ad04:	0952      	lsrs	r2, r2, #5
 800ad06:	f885 22d4 	strb.w	r2, [r5, #724]	; 0x2d4
    maze->RawNode[x][y].draw = (maze->RawNode[x][y].existence == WALL) ? true : false;              //
 800ad0a:	f810 2033 	ldrb.w	r2, [r0, r3, lsl #3]
 800ad0e:	f1a2 0201 	sub.w	r2, r2, #1
 800ad12:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800ad16:	fab2 f282 	clz	r2, r2
 800ad1a:	0952      	lsrs	r2, r2, #5
 800ad1c:	711a      	strb	r2, [r3, #4]
    maze->ColumnNode[x][y].draw = (maze->ColumnNode[x][y].existence == WALL) ? true : false;        //
 800ad1e:	f896 32d0 	ldrb.w	r3, [r6, #720]	; 0x2d0
 800ad22:	f1a3 0301 	sub.w	r3, r3, #1
 800ad26:	fab3 f383 	clz	r3, r3
 800ad2a:	095b      	lsrs	r3, r3, #5
 800ad2c:	f886 32d4 	strb.w	r3, [r6, #724]	; 0x2d4
    //
    // maze->RawNode[x][y+1].weight = (maze->RawNode[x][y+1].existence == WALL) ? MAX_WEIGHT : maze->RawNode[x][y+1].weight;             //
    // maze->ColumnNode[x+1][y].weight = (maze->ColumnNode[x+1][y].existence == WALL) ? MAX_WEIGHT : maze->ColumnNode[x+1][y].weight;    //
    // maze->RawNode[x][y].weight = (maze->RawNode[x][y].existence == WALL) ? MAX_WEIGHT : maze->RawNode[x][y].weight;                   //
    // maze->ColumnNode[x][y].weight = (maze->ColumnNode[x][y].existence == WALL) ? MAX_WEIGHT : maze->ColumnNode[x][y].weight;          //
}
 800ad30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad32:	bf00      	nop

0800ad34 <initTargetAreaWeight>:
//             maze->ColumnNode[x+i][y+j].weight = 0;      //
//         }
//     }
// }
void initTargetAreaWeight(maze_node *maze, uint8_t x, uint8_t y, uint8_t target_size_x, uint8_t target_size_y)
{
 800ad34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ad38:	f89d 801c 	ldrb.w	r8, [sp, #28]
    //0MAX
    for(int i=0; i < target_size_x; i++)
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d044      	beq.n	800adca <initTargetAreaWeight+0x96>
 800ad40:	1c4c      	adds	r4, r1, #1
 800ad42:	eb04 04c4 	add.w	r4, r4, r4, lsl #3
 800ad46:	250a      	movs	r5, #10
 800ad48:	18a7      	adds	r7, r4, r2
 800ad4a:	fb15 2201 	smlabb	r2, r5, r1, r2
 800ad4e:	eb00 07c7 	add.w	r7, r0, r7, lsl #3
 800ad52:	eb00 0cc2 	add.w	ip, r0, r2, lsl #3
 800ad56:	f04f 0908 	mov.w	r9, #8
 800ad5a:	f04f 0e00 	mov.w	lr, #0
            // maze->ColumnNode[x+1+i][y+j].weight = (maze->ColumnNode[x+1+i][y+j].weight == MAX_WEIGHT) ? MAX_WEIGHT : 0; //
            // maze->RawNode[x+i][y+j].weight = (maze->RawNode[x+i][y+j].weight == MAX_WEIGHT) ? MAX_WEIGHT : 0;           //
            // maze->ColumnNode[x+i][y+j].weight = (maze->ColumnNode[x+i][y+j].weight == MAX_WEIGHT) ? MAX_WEIGHT : 0;     //

        	//draw == true
            maze->RawNode[x+i][y+1+j].weight = (maze->RawNode[x+i][y+1+j].existence == WALL) ? MAX_WEIGHT : 0;       //
 800ad5e:	f640 74ff 	movw	r4, #4095	; 0xfff
        for(int j=0; j < target_size_y; j++)
 800ad62:	f1b8 0f00 	cmp.w	r8, #0
 800ad66:	d028      	beq.n	800adba <initTargetAreaWeight+0x86>
 800ad68:	f1a7 0048 	sub.w	r0, r7, #72	; 0x48
 800ad6c:	fb19 7608 	smlabb	r6, r9, r8, r7
 800ad70:	4639      	mov	r1, r7
 800ad72:	4662      	mov	r2, ip
            maze->RawNode[x+i][y+1+j].weight = (maze->RawNode[x+i][y+1+j].existence == WALL) ? MAX_WEIGHT : 0;       //
 800ad74:	7a15      	ldrb	r5, [r2, #8]
 800ad76:	2d01      	cmp	r5, #1
 800ad78:	bf14      	ite	ne
 800ad7a:	2500      	movne	r5, #0
 800ad7c:	4625      	moveq	r5, r4
 800ad7e:	8155      	strh	r5, [r2, #10]
            maze->ColumnNode[x+1+i][y+j].weight = (maze->ColumnNode[x+1+i][y+j].existence == WALL) ? MAX_WEIGHT : 0; //
 800ad80:	f891 52d0 	ldrb.w	r5, [r1, #720]	; 0x2d0
 800ad84:	2d01      	cmp	r5, #1
 800ad86:	bf14      	ite	ne
 800ad88:	2500      	movne	r5, #0
 800ad8a:	4625      	moveq	r5, r4
 800ad8c:	f8a1 52d2 	strh.w	r5, [r1, #722]	; 0x2d2
            maze->RawNode[x+i][y+j].weight = (maze->RawNode[x+i][y+j].existence == WALL) ? MAX_WEIGHT : 0;           //
 800ad90:	7815      	ldrb	r5, [r2, #0]
 800ad92:	2d01      	cmp	r5, #1
 800ad94:	bf14      	ite	ne
 800ad96:	2500      	movne	r5, #0
 800ad98:	4625      	moveq	r5, r4
 800ad9a:	8055      	strh	r5, [r2, #2]
            maze->ColumnNode[x+i][y+j].weight = (maze->ColumnNode[x+i][y+j].existence == WALL) ? MAX_WEIGHT : 0;     //
 800ad9c:	f890 52d0 	ldrb.w	r5, [r0, #720]	; 0x2d0
 800ada0:	3108      	adds	r1, #8
 800ada2:	2d01      	cmp	r5, #1
 800ada4:	bf14      	ite	ne
 800ada6:	2500      	movne	r5, #0
 800ada8:	4625      	moveq	r5, r4
        for(int j=0; j < target_size_y; j++)
 800adaa:	42b1      	cmp	r1, r6
            maze->ColumnNode[x+i][y+j].weight = (maze->ColumnNode[x+i][y+j].existence == WALL) ? MAX_WEIGHT : 0;     //
 800adac:	f8a0 52d2 	strh.w	r5, [r0, #722]	; 0x2d2
 800adb0:	f102 0208 	add.w	r2, r2, #8
 800adb4:	f100 0008 	add.w	r0, r0, #8
        for(int j=0; j < target_size_y; j++)
 800adb8:	d1dc      	bne.n	800ad74 <initTargetAreaWeight+0x40>
    for(int i=0; i < target_size_x; i++)
 800adba:	f10e 0e01 	add.w	lr, lr, #1
 800adbe:	459e      	cmp	lr, r3
 800adc0:	f10c 0c50 	add.w	ip, ip, #80	; 0x50
 800adc4:	f107 0748 	add.w	r7, r7, #72	; 0x48
 800adc8:	d1cb      	bne.n	800ad62 <initTargetAreaWeight+0x2e>
        }
    }
}
 800adca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800adce:	bf00      	nop

0800add0 <updateAllNodeWeight>:
    // setTargetWeight(maze_node *maze, uint8_t x, uint8_t y, uint8_t target_size);
//0
    // setGoalWeight(maze);
    
void updateAllNodeWeight(maze_node *maze, uint8_t x, uint8_t y, uint8_t area_size_x, uint8_t area_size_y, int mask)
{
 800add0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800add4:	b085      	sub	sp, #20
 800add6:	4680      	mov	r8, r0
 800add8:	f89d e038 	ldrb.w	lr, [sp, #56]	; 0x38
 800addc:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 800adde:	f500 7c34 	add.w	ip, r0, #720	; 0x2d0
            maze->RawNode[i][j].weight = MAX_WEIGHT;  
 800ade2:	f640 77ff 	movw	r7, #4095	; 0xfff
 800ade6:	f100 0550 	add.w	r5, r0, #80	; 0x50
 800adea:	8047      	strh	r7, [r0, #2]
 800adec:	3008      	adds	r0, #8
        for(int j=0; j < NUMBER_OF_SQUARES_Y+1; j++)
 800adee:	42a8      	cmp	r0, r5
 800adf0:	d1fb      	bne.n	800adea <updateAllNodeWeight+0x1a>
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800adf2:	4560      	cmp	r0, ip
 800adf4:	d1f7      	bne.n	800ade6 <updateAllNodeWeight+0x16>
 800adf6:	4646      	mov	r6, r8
            maze->ColumnNode[i][j].weight = MAX_WEIGHT;
 800adf8:	f640 7cff 	movw	ip, #4095	; 0xfff
 800adfc:	f106 0548 	add.w	r5, r6, #72	; 0x48
 800ae00:	f8a6 c2d2 	strh.w	ip, [r6, #722]	; 0x2d2
 800ae04:	3608      	adds	r6, #8
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800ae06:	42ae      	cmp	r6, r5
 800ae08:	d1fa      	bne.n	800ae00 <updateAllNodeWeight+0x30>
    for(int i=0; i < NUMBER_OF_SQUARES_X+1; i++)
 800ae0a:	4286      	cmp	r6, r0
 800ae0c:	d1f6      	bne.n	800adfc <updateAllNodeWeight+0x2c>
	//154/20ms = 7.7ms
    //

    initWeight(maze); //3/20ms
    
    initTargetAreaWeight(maze, x,y, area_size_x,area_size_y);
 800ae0e:	f8cd e000 	str.w	lr, [sp]
 800ae12:	4640      	mov	r0, r8
 800ae14:	f7ff ff8e 	bl	800ad34 <initTargetAreaWeight>
 800ae18:	4645      	mov	r5, r8
 800ae1a:	f108 0250 	add.w	r2, r8, #80	; 0x50
 800ae1e:	9203      	str	r2, [sp, #12]
 800ae20:	f108 0e48 	add.w	lr, r8, #72	; 0x48
			for(j = 1; j < NUMBER_OF_SQUARES_Y; j++)		//(y)
			{
                //1.6
                // j=N; j >= 0, x1N-1
                // j=N-11 x0N-1
				if(maze->RawNode[i][j].weight == MAX_WEIGHT)		//MAX
 800ae24:	f640 72ff 	movw	r2, #4095	; 0xfff
 800ae28:	46ac      	mov	ip, r5
					}
                    //
    				if( ((maze->ColumnNode[i][j-1].existence & mask) == NOWALL) && (maze->ColumnNode[i][j-1].weight == MAX_WEIGHT))		//
					{
						maze->ColumnNode[i][j-1].weight = maze->RawNode[i][j].weight + WEIGHT_NANAME;	//
						change_flag = true;		//
 800ae2a:	f04f 0800 	mov.w	r8, #0
		change_flag = false;				//
 800ae2e:	4647      	mov	r7, r8
						change_flag = true;		//
 800ae30:	4661      	mov	r1, ip
 800ae32:	46e2      	mov	sl, ip
 800ae34:	46c1      	mov	r9, r8
 800ae36:	f101 0848 	add.w	r8, r1, #72	; 0x48
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800ae3a:	4645      	mov	r5, r8
 800ae3c:	4653      	mov	r3, sl
 800ae3e:	2001      	movs	r0, #1
				if(maze->RawNode[i][j].weight == MAX_WEIGHT)		//MAX
 800ae40:	895e      	ldrh	r6, [r3, #10]
 800ae42:	4296      	cmp	r6, r2
 800ae44:	d055      	beq.n	800aef2 <updateAllNodeWeight+0x122>
				if(j < NUMBER_OF_SQUARES_Y-1)   //. xyxy
 800ae46:	2808      	cmp	r0, #8
 800ae48:	d010      	beq.n	800ae6c <updateAllNodeWeight+0x9c>
					if( ((maze->RawNode[i][j+1].existence & mask) == NOWALL) && (maze->RawNode[i][j+1].weight == MAX_WEIGHT) )	//(maskstatic_parameters)
 800ae4a:	f893 b010 	ldrb.w	fp, [r3, #16]
 800ae4e:	ea1b 0f04 	tst.w	fp, r4
 800ae52:	d109      	bne.n	800ae68 <updateAllNodeWeight+0x98>
 800ae54:	f8b3 b012 	ldrh.w	fp, [r3, #18]
 800ae58:	4593      	cmp	fp, r2
 800ae5a:	d105      	bne.n	800ae68 <updateAllNodeWeight+0x98>
						maze->RawNode[i][j+1].weight = maze->RawNode[i][j].weight + WEIGHT_STRAIGHT;	//
 800ae5c:	f106 0907 	add.w	r9, r6, #7
 800ae60:	f8a3 9012 	strh.w	r9, [r3, #18]
						change_flag = true;		//
 800ae64:	f04f 0901 	mov.w	r9, #1
				if(j > 1)						//.
 800ae68:	2801      	cmp	r0, #1
 800ae6a:	d00c      	beq.n	800ae86 <updateAllNodeWeight+0xb6>
					if( ((maze->RawNode[i][j-1].existence & mask) == NOWALL) && (maze->RawNode[i][j-1].weight == MAX_WEIGHT) )	//
 800ae6c:	f893 b000 	ldrb.w	fp, [r3]
 800ae70:	ea1b 0f04 	tst.w	fp, r4
 800ae74:	d107      	bne.n	800ae86 <updateAllNodeWeight+0xb6>
 800ae76:	f8b3 b002 	ldrh.w	fp, [r3, #2]
 800ae7a:	4593      	cmp	fp, r2
 800ae7c:	d103      	bne.n	800ae86 <updateAllNodeWeight+0xb6>
						maze->RawNode[i][j-1].weight = maze->RawNode[i][j].weight + WEIGHT_STRAIGHT;	//
 800ae7e:	3607      	adds	r6, #7
 800ae80:	805e      	strh	r6, [r3, #2]
						change_flag = true;		//
 800ae82:	f04f 0901 	mov.w	r9, #1
				if(i < NUMBER_OF_SQUARES_X-1)					//
 800ae86:	2f08      	cmp	r7, #8
 800ae88:	d017      	beq.n	800aeba <updateAllNodeWeight+0xea>
					if( ((maze->ColumnNode[i+1][j].existence & mask) == NOWALL) && (maze->ColumnNode[i+1][j].weight == MAX_WEIGHT))		//
 800ae8a:	f895 62d8 	ldrb.w	r6, [r5, #728]	; 0x2d8
 800ae8e:	4226      	tst	r6, r4
 800ae90:	d109      	bne.n	800aea6 <updateAllNodeWeight+0xd6>
 800ae92:	f8b5 62da 	ldrh.w	r6, [r5, #730]	; 0x2da
 800ae96:	4296      	cmp	r6, r2
 800ae98:	d105      	bne.n	800aea6 <updateAllNodeWeight+0xd6>
						maze->ColumnNode[i+1][j].weight = maze->RawNode[i][j].weight + WEIGHT_NANAME;	//
 800ae9a:	895e      	ldrh	r6, [r3, #10]
 800ae9c:	3605      	adds	r6, #5
 800ae9e:	f8a5 62da 	strh.w	r6, [r5, #730]	; 0x2da
						change_flag = true;		//
 800aea2:	f04f 0901 	mov.w	r9, #1
                    if( ((maze->ColumnNode[i+1][j-1].existence & mask) == NOWALL) && (maze->ColumnNode[i+1][j-1].weight == MAX_WEIGHT)	)		//
 800aea6:	f895 62d0 	ldrb.w	r6, [r5, #720]	; 0x2d0
 800aeaa:	4226      	tst	r6, r4
 800aeac:	d104      	bne.n	800aeb8 <updateAllNodeWeight+0xe8>
 800aeae:	f8b5 62d2 	ldrh.w	r6, [r5, #722]	; 0x2d2
 800aeb2:	4296      	cmp	r6, r2
 800aeb4:	f000 8092 	beq.w	800afdc <updateAllNodeWeight+0x20c>
				if(i > 0)						//
 800aeb8:	b1df      	cbz	r7, 800aef2 <updateAllNodeWeight+0x122>
					if( ((maze->ColumnNode[i][j].existence & mask) == NOWALL)  && (maze->ColumnNode[i][j].weight == MAX_WEIGHT) )		//
 800aeba:	f891 62d8 	ldrb.w	r6, [r1, #728]	; 0x2d8
 800aebe:	4226      	tst	r6, r4
 800aec0:	d109      	bne.n	800aed6 <updateAllNodeWeight+0x106>
 800aec2:	f8b1 62da 	ldrh.w	r6, [r1, #730]	; 0x2da
 800aec6:	4296      	cmp	r6, r2
 800aec8:	d105      	bne.n	800aed6 <updateAllNodeWeight+0x106>
							maze->ColumnNode[i][j].weight = maze->RawNode[i][j].weight + WEIGHT_NANAME;	//
 800aeca:	895e      	ldrh	r6, [r3, #10]
 800aecc:	3605      	adds	r6, #5
 800aece:	f8a1 62da 	strh.w	r6, [r1, #730]	; 0x2da
							change_flag = true;		//
 800aed2:	f04f 0901 	mov.w	r9, #1
    				if( ((maze->ColumnNode[i][j-1].existence & mask) == NOWALL) && (maze->ColumnNode[i][j-1].weight == MAX_WEIGHT))		//
 800aed6:	f891 62d0 	ldrb.w	r6, [r1, #720]	; 0x2d0
 800aeda:	4226      	tst	r6, r4
 800aedc:	d109      	bne.n	800aef2 <updateAllNodeWeight+0x122>
 800aede:	f8b1 62d2 	ldrh.w	r6, [r1, #722]	; 0x2d2
 800aee2:	4296      	cmp	r6, r2
 800aee4:	d105      	bne.n	800aef2 <updateAllNodeWeight+0x122>
						maze->ColumnNode[i][j-1].weight = maze->RawNode[i][j].weight + WEIGHT_NANAME;	//
 800aee6:	895e      	ldrh	r6, [r3, #10]
 800aee8:	3605      	adds	r6, #5
 800aeea:	f8a1 62d2 	strh.w	r6, [r1, #722]	; 0x2d2
						change_flag = true;		//
 800aeee:	f04f 0901 	mov.w	r9, #1
 800aef2:	3001      	adds	r0, #1
			for(j = 1; j < NUMBER_OF_SQUARES_Y; j++)		//(y)
 800aef4:	2809      	cmp	r0, #9
 800aef6:	f103 0308 	add.w	r3, r3, #8
 800aefa:	f101 0108 	add.w	r1, r1, #8
 800aefe:	f105 0508 	add.w	r5, r5, #8
 800af02:	d19d      	bne.n	800ae40 <updateAllNodeWeight+0x70>
 800af04:	3701      	adds	r7, #1
		for( i = 0; i < NUMBER_OF_SQUARES_X; i++)			//(x)
 800af06:	2f09      	cmp	r7, #9
 800af08:	f10a 0a50 	add.w	sl, sl, #80	; 0x50
 800af0c:	4641      	mov	r1, r8
 800af0e:	d192      	bne.n	800ae36 <updateAllNodeWeight+0x66>
 800af10:	f8dd a00c 	ldr.w	sl, [sp, #12]
 800af14:	464f      	mov	r7, r9
 800af16:	4671      	mov	r1, lr
 800af18:	f04f 0801 	mov.w	r8, #1
 800af1c:	f101 0948 	add.w	r9, r1, #72	; 0x48
		change_flag = false;				//
 800af20:	464d      	mov	r5, r9
 800af22:	4653      	mov	r3, sl
 800af24:	2000      	movs	r0, #0
        //
        for(i = 1; i < NUMBER_OF_SQUARES_X; i++)
		{
			for( j = 0; j < NUMBER_OF_SQUARES_Y; j++)
			{
                if(maze->ColumnNode[i][j].weight == MAX_WEIGHT)		//MAX
 800af26:	f8b1 62d2 	ldrh.w	r6, [r1, #722]	; 0x2d2
 800af2a:	4296      	cmp	r6, r2
 800af2c:	d04f      	beq.n	800afce <updateAllNodeWeight+0x1fe>
					continue;
				}
                // printf("continue. Column[%d][%d]\r\n",i,j);
				
                //
				if(i < NUMBER_OF_SQUARES_X-1)					//
 800af2e:	f1b8 0f08 	cmp.w	r8, #8
 800af32:	d00f      	beq.n	800af54 <updateAllNodeWeight+0x184>
				{
                    // printf("%d,mask: %d, result: %d\r\n",maze->ColumnNode[i+1][j].existence, mask,((maze->ColumnNode[i+1][j].existence) & mask));
					if( ((maze->ColumnNode[i+1][j].existence & mask) == NOWALL) && (maze->ColumnNode[i+1][j].weight == MAX_WEIGHT))	//(maskstatic_parameters)
 800af34:	f895 b2d0 	ldrb.w	fp, [r5, #720]	; 0x2d0
 800af38:	ea1b 0f04 	tst.w	fp, r4
 800af3c:	d107      	bne.n	800af4e <updateAllNodeWeight+0x17e>
 800af3e:	f8b5 b2d2 	ldrh.w	fp, [r5, #722]	; 0x2d2
 800af42:	4593      	cmp	fp, r2
 800af44:	d103      	bne.n	800af4e <updateAllNodeWeight+0x17e>
					{
						maze->ColumnNode[i+1][j].weight = maze->ColumnNode[i][j].weight + WEIGHT_STRAIGHT;	//
 800af46:	3607      	adds	r6, #7
 800af48:	f8a5 62d2 	strh.w	r6, [r5, #722]	; 0x2d2
						change_flag = true;		//
 800af4c:	2701      	movs	r7, #1
					}
                }
                //
				if(i > 1)						//
 800af4e:	f1b8 0f01 	cmp.w	r8, #1
 800af52:	d00d      	beq.n	800af70 <updateAllNodeWeight+0x1a0>
				{
					if( ((maze->ColumnNode[i-1][j].existence & mask) == NOWALL) && (maze->ColumnNode[i-1][j].weight == MAX_WEIGHT))	//
 800af54:	f891 6288 	ldrb.w	r6, [r1, #648]	; 0x288
 800af58:	4226      	tst	r6, r4
 800af5a:	d109      	bne.n	800af70 <updateAllNodeWeight+0x1a0>
 800af5c:	f8b1 628a 	ldrh.w	r6, [r1, #650]	; 0x28a
 800af60:	4296      	cmp	r6, r2
 800af62:	d105      	bne.n	800af70 <updateAllNodeWeight+0x1a0>
					{
						maze->ColumnNode[i-1][j].weight = maze->ColumnNode[i][j].weight + WEIGHT_STRAIGHT;	//
 800af64:	f8b1 62d2 	ldrh.w	r6, [r1, #722]	; 0x2d2
 800af68:	3607      	adds	r6, #7
 800af6a:	f8a1 628a 	strh.w	r6, [r1, #650]	; 0x28a
						change_flag = true;		//
 800af6e:	2701      	movs	r7, #1
					}
				}
                //2
				if(j < NUMBER_OF_SQUARES_Y-1)					//
 800af70:	2808      	cmp	r0, #8
 800af72:	d013      	beq.n	800af9c <updateAllNodeWeight+0x1cc>
				{
                    //
					if( ((maze->RawNode[i][j+1].existence & mask) == NOWALL) && (maze->RawNode[i][j+1].weight == MAX_WEIGHT))		//
 800af74:	7a1e      	ldrb	r6, [r3, #8]
 800af76:	4226      	tst	r6, r4
 800af78:	d107      	bne.n	800af8a <updateAllNodeWeight+0x1ba>
 800af7a:	895e      	ldrh	r6, [r3, #10]
 800af7c:	4296      	cmp	r6, r2
 800af7e:	d104      	bne.n	800af8a <updateAllNodeWeight+0x1ba>
					{
						maze->RawNode[i][j+1].weight = maze->ColumnNode[i][j].weight + WEIGHT_NANAME;	//
 800af80:	f8b1 62d2 	ldrh.w	r6, [r1, #722]	; 0x2d2
 800af84:	3605      	adds	r6, #5
 800af86:	815e      	strh	r6, [r3, #10]
						change_flag = true;		//
 800af88:	2701      	movs	r7, #1
					}
                	
                    //
                    if( ((maze->RawNode[i-1][j+1].existence & mask) == NOWALL) && (maze->RawNode[i-1][j+1].weight == MAX_WEIGHT))		//
 800af8a:	f813 6c48 	ldrb.w	r6, [r3, #-72]
 800af8e:	4226      	tst	r6, r4
 800af90:	d103      	bne.n	800af9a <updateAllNodeWeight+0x1ca>
 800af92:	f833 6c46 	ldrh.w	r6, [r3, #-70]
 800af96:	4296      	cmp	r6, r2
 800af98:	d027      	beq.n	800afea <updateAllNodeWeight+0x21a>
						change_flag = true;		//
					}
				}

                //2
				if(j > 0)						//
 800af9a:	b1d0      	cbz	r0, 800afd2 <updateAllNodeWeight+0x202>
				{
                    //
					if( ((maze->RawNode[i][j].existence & mask) == NOWALL) && (maze->RawNode[i][j].weight == MAX_WEIGHT)	)		//
 800af9c:	781e      	ldrb	r6, [r3, #0]
 800af9e:	4226      	tst	r6, r4
 800afa0:	d107      	bne.n	800afb2 <updateAllNodeWeight+0x1e2>
 800afa2:	885e      	ldrh	r6, [r3, #2]
 800afa4:	4296      	cmp	r6, r2
 800afa6:	d104      	bne.n	800afb2 <updateAllNodeWeight+0x1e2>
					{
						maze->RawNode[i][j].weight = maze->ColumnNode[i][j].weight + WEIGHT_NANAME;	//
 800afa8:	f8b1 62d2 	ldrh.w	r6, [r1, #722]	; 0x2d2
 800afac:	3605      	adds	r6, #5
 800afae:	805e      	strh	r6, [r3, #2]
						change_flag = true;		//
 800afb0:	2701      	movs	r7, #1
					}
                    //
    				if( ((maze->RawNode[i-1][j].existence & mask) == NOWALL) && (maze->RawNode[i-1][j].weight == MAX_WEIGHT))		//
 800afb2:	f813 6c50 	ldrb.w	r6, [r3, #-80]
 800afb6:	4226      	tst	r6, r4
 800afb8:	d109      	bne.n	800afce <updateAllNodeWeight+0x1fe>
 800afba:	f833 6c4e 	ldrh.w	r6, [r3, #-78]
 800afbe:	4296      	cmp	r6, r2
 800afc0:	d105      	bne.n	800afce <updateAllNodeWeight+0x1fe>
					{
							maze->RawNode[i-1][j].weight = maze->ColumnNode[i][j].weight + WEIGHT_NANAME;	//
 800afc2:	f8b1 62d2 	ldrh.w	r6, [r1, #722]	; 0x2d2
 800afc6:	3605      	adds	r6, #5
 800afc8:	f823 6c4e 	strh.w	r6, [r3, #-78]
							change_flag = true;		//
 800afcc:	2701      	movs	r7, #1
			for( j = 0; j < NUMBER_OF_SQUARES_Y; j++)
 800afce:	2808      	cmp	r0, #8
 800afd0:	d012      	beq.n	800aff8 <updateAllNodeWeight+0x228>
 800afd2:	3001      	adds	r0, #1
 800afd4:	3108      	adds	r1, #8
 800afd6:	3308      	adds	r3, #8
 800afd8:	3508      	adds	r5, #8
 800afda:	e7a4      	b.n	800af26 <updateAllNodeWeight+0x156>
						maze->ColumnNode[i+1][j-1].weight = maze->RawNode[i][j].weight + WEIGHT_NANAME;	//
 800afdc:	895e      	ldrh	r6, [r3, #10]
 800afde:	3605      	adds	r6, #5
 800afe0:	f8a5 62d2 	strh.w	r6, [r5, #722]	; 0x2d2
						change_flag = true;		//
 800afe4:	f04f 0901 	mov.w	r9, #1
 800afe8:	e766      	b.n	800aeb8 <updateAllNodeWeight+0xe8>
						maze->RawNode[i-1][j+1].weight = maze->ColumnNode[i][j].weight + WEIGHT_NANAME;	//
 800afea:	f8b1 62d2 	ldrh.w	r6, [r1, #722]	; 0x2d2
 800afee:	3605      	adds	r6, #5
 800aff0:	f823 6c46 	strh.w	r6, [r3, #-70]
						change_flag = true;		//
 800aff4:	2701      	movs	r7, #1
 800aff6:	e7d0      	b.n	800af9a <updateAllNodeWeight+0x1ca>
 800aff8:	f108 0801 	add.w	r8, r8, #1
        for(i = 1; i < NUMBER_OF_SQUARES_X; i++)
 800affc:	f1b8 0f09 	cmp.w	r8, #9
 800b000:	f10a 0a50 	add.w	sl, sl, #80	; 0x50
 800b004:	4649      	mov	r1, r9
 800b006:	d189      	bne.n	800af1c <updateAllNodeWeight+0x14c>
				}
            }
        }
        //printf("\r\n");//
        //cnt++;
	}while(change_flag == true);	//
 800b008:	2f00      	cmp	r7, #0
 800b00a:	f47f af0e 	bne.w	800ae2a <updateAllNodeWeight+0x5a>
//    t = 0;
//	HAL_TIM_Base_Stop_IT(&htim8);
//	printf("%d/20ms, %d, %d\r\n\r\n",timer8, skip_raw, skip_column);
}
 800b00e:	b005      	add	sp, #20
 800b010:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b014 <getNextNode>:
}

//
// :
node *getNextNode(maze_node *maze, cardinal car, node *now_node, int mask)
{
 800b014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint16_t compare_weight=0;
    compare_weight = now_node->weight;

    _Bool flag=false;
    //printf("01:%d\r\n",now_node->rc);
    if(now_node->rc == 0)
 800b018:	f892 9005 	ldrb.w	r9, [r2, #5]
    compare_weight = now_node->weight;
 800b01c:	f8b2 8002 	ldrh.w	r8, [r2, #2]
 800b020:	7991      	ldrb	r1, [r2, #6]
 800b022:	79d4      	ldrb	r4, [r2, #7]
{
 800b024:	b083      	sub	sp, #12
 800b026:	4605      	mov	r5, r0
    if(now_node->rc == 0)
 800b028:	f1b9 0f00 	cmp.w	r9, #0
 800b02c:	d176      	bne.n	800b11c <getNextNode+0x108>
#endif
        //print
        
        //
        //
        if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
 800b02e:	2c07      	cmp	r4, #7
 800b030:	f240 80cf 	bls.w	800b1d2 <getNextNode+0x1be>
    _Bool flag=false;
 800b034:	46cc      	mov	ip, r9
 800b036:	1e60      	subs	r0, r4, #1
 800b038:	008e      	lsls	r6, r1, #2
            }
        }
        //
        if(now_node->pos.y > 1)						//
        {
            if( (maze->RawNode[now_node->pos.x][now_node->pos.y-1].existence & mask) == NOWALL)	//
 800b03a:	440e      	add	r6, r1
 800b03c:	eb00 0646 	add.w	r6, r0, r6, lsl #1
 800b040:	f815 e036 	ldrb.w	lr, [r5, r6, lsl #3]
 800b044:	ea1e 0f03 	tst.w	lr, r3
 800b048:	d109      	bne.n	800b05e <getNextNode+0x4a>
            {
                //
                if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y-1].weight)
 800b04a:	eb05 06c6 	add.w	r6, r5, r6, lsl #3
 800b04e:	f8b6 e002 	ldrh.w	lr, [r6, #2]
 800b052:	45c6      	cmp	lr, r8
 800b054:	d203      	bcs.n	800b05e <getNextNode+0x4a>
                {
#if DEBUG_ON
                    printf("\r\n");
#endif
                    compare_weight = maze->RawNode[now_node->pos.x][now_node->pos.y-1].weight;
                    next_node = &(maze->RawNode[now_node->pos.x][now_node->pos.y-1]);
 800b056:	4637      	mov	r7, r6
 800b058:	46f0      	mov	r8, lr
                    flag = true;
 800b05a:	f04f 0c01 	mov.w	ip, #1
                }
            }
        }
        //2
        if(now_node->pos.x < NUMBER_OF_SQUARES_X-1)					//
 800b05e:	2907      	cmp	r1, #7
 800b060:	d831      	bhi.n	800b0c6 <getNextNode+0xb2>
        {
            //
            if( (maze->ColumnNode[now_node->pos.x+1][now_node->pos.y].existence & mask) == NOWALL)		//
 800b062:	1c4e      	adds	r6, r1, #1
 800b064:	eb06 06c6 	add.w	r6, r6, r6, lsl #3
 800b068:	eb06 0e04 	add.w	lr, r6, r4
 800b06c:	eb05 0ece 	add.w	lr, r5, lr, lsl #3
 800b070:	f89e 92d0 	ldrb.w	r9, [lr, #720]	; 0x2d0
 800b074:	ea19 0f03 	tst.w	r9, r3
 800b078:	d10b      	bne.n	800b092 <getNextNode+0x7e>
            {
                //
                if(compare_weight > maze->ColumnNode[now_node->pos.x+1][now_node->pos.y].weight)
 800b07a:	f8be e2d2 	ldrh.w	lr, [lr, #722]	; 0x2d2
 800b07e:	45c6      	cmp	lr, r8
 800b080:	d207      	bcs.n	800b092 <getNextNode+0x7e>
                {
#if DEBUG_ON
                    printf("\r\n");
#endif
                    compare_weight = maze->ColumnNode[now_node->pos.x+1][now_node->pos.y].weight;
                    next_node = &(maze->ColumnNode[now_node->pos.x+1][now_node->pos.y]);
 800b082:	f104 075a 	add.w	r7, r4, #90	; 0x5a
 800b086:	4437      	add	r7, r6
 800b088:	46f0      	mov	r8, lr
 800b08a:	eb05 07c7 	add.w	r7, r5, r7, lsl #3
                    flag = true;
 800b08e:	f04f 0c01 	mov.w	ip, #1
 800b092:	eb00 0e06 	add.w	lr, r0, r6
 800b096:	eb05 0ece 	add.w	lr, r5, lr, lsl #3
                }
            }

            //
            if( (maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1].existence & mask) == NOWALL)		//
 800b09a:	f89e 92d0 	ldrb.w	r9, [lr, #720]	; 0x2d0
 800b09e:	ea19 0f03 	tst.w	r9, r3
 800b0a2:	f040 80e9 	bne.w	800b278 <getNextNode+0x264>
            {  
                //
                if(compare_weight > maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1].weight)
 800b0a6:	f8be e2d2 	ldrh.w	lr, [lr, #722]	; 0x2d2
 800b0aa:	45c6      	cmp	lr, r8
 800b0ac:	f080 80e4 	bcs.w	800b278 <getNextNode+0x264>
                {
#if DEBUG_ON
                    printf("\r\n");
#endif
                    compare_weight = maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1].weight;
                    next_node = &(maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1]);
 800b0b0:	f100 075a 	add.w	r7, r0, #90	; 0x5a
 800b0b4:	4437      	add	r7, r6
 800b0b6:	eb05 07c7 	add.w	r7, r5, r7, lsl #3
                }
            }
        }

        //2
        if(now_node->pos.x > 0)						//
 800b0ba:	2900      	cmp	r1, #0
 800b0bc:	f000 80c3 	beq.w	800b246 <getNextNode+0x232>
 800b0c0:	46f0      	mov	r8, lr
                    flag = true;
 800b0c2:	f04f 0c01 	mov.w	ip, #1
 800b0c6:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800b0ca:	190e      	adds	r6, r1, r4
 800b0cc:	eb01 0e00 	add.w	lr, r1, r0
 800b0d0:	eb05 06c6 	add.w	r6, r5, r6, lsl #3
 800b0d4:	eb05 0ece 	add.w	lr, r5, lr, lsl #3
        {
            //
            if( (maze->ColumnNode[now_node->pos.x][now_node->pos.y].existence & mask) == NOWALL)		//
 800b0d8:	f896 92d0 	ldrb.w	r9, [r6, #720]	; 0x2d0
 800b0dc:	f89e a2d0 	ldrb.w	sl, [lr, #720]	; 0x2d0
 800b0e0:	ea19 0f03 	tst.w	r9, r3
 800b0e4:	ea0a 0a03 	and.w	sl, sl, r3
 800b0e8:	f040 80be 	bne.w	800b268 <getNextNode+0x254>
            {
                //
               
                if(compare_weight > maze->ColumnNode[now_node->pos.x][now_node->pos.y].weight)
 800b0ec:	f8b6 32d2 	ldrh.w	r3, [r6, #722]	; 0x2d2
 800b0f0:	4543      	cmp	r3, r8
 800b0f2:	f080 80b9 	bcs.w	800b268 <getNextNode+0x254>
                {
#if DEBUG_ON
                    printf("\r\n");
#endif
                    compare_weight = maze->ColumnNode[now_node->pos.x][now_node->pos.y].weight;
                    next_node = &(maze->ColumnNode[now_node->pos.x][now_node->pos.y]);
 800b0f6:	f104 075a 	add.w	r7, r4, #90	; 0x5a
 800b0fa:	440f      	add	r7, r1
 800b0fc:	eb05 07c7 	add.w	r7, r5, r7, lsl #3
                    flag = true;
                }
            }
            //
            if( (maze->ColumnNode[now_node->pos.x][now_node->pos.y-1].existence & mask) == NOWALL)		//
 800b100:	f1ba 0f00 	cmp.w	sl, #0
 800b104:	f040 809f 	bne.w	800b246 <getNextNode+0x232>
            {
                //
                if(compare_weight > maze->ColumnNode[now_node->pos.x][now_node->pos.y-1].weight)
 800b108:	f8be 22d2 	ldrh.w	r2, [lr, #722]	; 0x2d2
 800b10c:	429a      	cmp	r2, r3
 800b10e:	f080 809a 	bcs.w	800b246 <getNextNode+0x232>
                {
#if DEBUG_ON
                    printf("\r\n");
#endif
                    compare_weight = maze->ColumnNode[now_node->pos.x][now_node->pos.y-1].weight;
                    next_node = &(maze->ColumnNode[now_node->pos.x][now_node->pos.y-1]);
 800b112:	305a      	adds	r0, #90	; 0x5a
 800b114:	4401      	add	r1, r0
 800b116:	eb05 07c1 	add.w	r7, r5, r1, lsl #3
 800b11a:	e094      	b.n	800b246 <getNextNode+0x232>
        //
#if DEBUG_ON
        printf("");
#endif
        //
        if(now_node->pos.x < NUMBER_OF_SQUARES_X-1)					//
 800b11c:	2907      	cmp	r1, #7
 800b11e:	f101 30ff 	add.w	r0, r1, #4294967295
 800b122:	d93e      	bls.n	800b1a2 <getNextNode+0x18e>
    _Bool flag=false;
 800b124:	f04f 0c00 	mov.w	ip, #0
 800b128:	eb00 0ac0 	add.w	sl, r0, r0, lsl #3
 800b12c:	eb0a 0604 	add.w	r6, sl, r4
 800b130:	eb05 06c6 	add.w	r6, r5, r6, lsl #3
            }
        }
        //
        if(now_node->pos.x > 1)						//
        {
            if( (maze->ColumnNode[now_node->pos.x-1][now_node->pos.y].existence & mask) == NOWALL)	//
 800b134:	f896 e2d0 	ldrb.w	lr, [r6, #720]	; 0x2d0
 800b138:	ea1e 0f03 	tst.w	lr, r3
 800b13c:	f000 8087 	beq.w	800b24e <getNextNode+0x23a>
                    flag = true;
                }
            }
        }
        //2
        if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
 800b140:	2c07      	cmp	r4, #7
        {
            //
            if( (maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence & mask) == NOWALL)		//
 800b142:	ea4f 0681 	mov.w	r6, r1, lsl #2
        if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
 800b146:	d955      	bls.n	800b1f4 <getNextNode+0x1e0>
 800b148:	ea4f 0a80 	mov.w	sl, r0, lsl #2

        //2
        if(now_node->pos.y > 0)						//
        {
            //
            if( (maze->RawNode[now_node->pos.x][now_node->pos.y].existence & mask) == NOWALL)		//
 800b14c:	440e      	add	r6, r1
 800b14e:	eb0a 0e00 	add.w	lr, sl, r0
 800b152:	eb04 0646 	add.w	r6, r4, r6, lsl #1
 800b156:	eb04 0e4e 	add.w	lr, r4, lr, lsl #1
 800b15a:	f815 b036 	ldrb.w	fp, [r5, r6, lsl #3]
 800b15e:	f815 903e 	ldrb.w	r9, [r5, lr, lsl #3]
 800b162:	ea1b 0f03 	tst.w	fp, r3
 800b166:	ea09 0903 	and.w	r9, r9, r3
 800b16a:	f040 8088 	bne.w	800b27e <getNextNode+0x26a>
            {
                //
                if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y].weight)
 800b16e:	eb05 06c6 	add.w	r6, r5, r6, lsl #3
 800b172:	8873      	ldrh	r3, [r6, #2]
 800b174:	4543      	cmp	r3, r8
 800b176:	f080 8082 	bcs.w	800b27e <getNextNode+0x26a>
                {
#if DEBUG_ON
                    printf("\r\n");
#endif
                    compare_weight = maze->RawNode[now_node->pos.x][now_node->pos.y].weight;
                    next_node = &(maze->RawNode[now_node->pos.x][now_node->pos.y]);
 800b17a:	270a      	movs	r7, #10
 800b17c:	fb17 4101 	smlabb	r1, r7, r1, r4
 800b180:	eb05 07c1 	add.w	r7, r5, r1, lsl #3
                    flag = true;
                }
            }
            //
            if( (maze->RawNode[now_node->pos.x-1][now_node->pos.y].existence & mask) == NOWALL)		//
 800b184:	f1b9 0f00 	cmp.w	r9, #0
 800b188:	d15d      	bne.n	800b246 <getNextNode+0x232>
            {
                //
                if(compare_weight > maze->RawNode[now_node->pos.x-1][now_node->pos.y].weight)
 800b18a:	eb05 0ece 	add.w	lr, r5, lr, lsl #3
 800b18e:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b192:	429a      	cmp	r2, r3
 800b194:	d257      	bcs.n	800b246 <getNextNode+0x232>
                {
#if DEBUG_ON
                    printf("\r\n");
#endif
                    compare_weight = maze->RawNode[now_node->pos.x-1][now_node->pos.y].weight;
                    next_node = &(maze->RawNode[now_node->pos.x-1][now_node->pos.y]);
 800b196:	4450      	add	r0, sl
 800b198:	eb04 0440 	add.w	r4, r4, r0, lsl #1
 800b19c:	eb05 07c4 	add.w	r7, r5, r4, lsl #3
 800b1a0:	e051      	b.n	800b246 <getNextNode+0x232>
            if( (maze->ColumnNode[now_node->pos.x+1][now_node->pos.y].existence & mask) == NOWALL)	//(maskstatic_parameters)
 800b1a2:	1c4e      	adds	r6, r1, #1
 800b1a4:	eb06 0ec6 	add.w	lr, r6, r6, lsl #3
 800b1a8:	eb04 060e 	add.w	r6, r4, lr
 800b1ac:	eb05 06c6 	add.w	r6, r5, r6, lsl #3
 800b1b0:	f896 c2d0 	ldrb.w	ip, [r6, #720]	; 0x2d0
 800b1b4:	ea1c 0c03 	ands.w	ip, ip, r3
 800b1b8:	d16e      	bne.n	800b298 <getNextNode+0x284>
                if(compare_weight > maze->ColumnNode[now_node->pos.x+1][now_node->pos.y].weight)
 800b1ba:	f8b6 a2d2 	ldrh.w	sl, [r6, #722]	; 0x2d2
 800b1be:	45c2      	cmp	sl, r8
 800b1c0:	d26c      	bcs.n	800b29c <getNextNode+0x288>
                    next_node = &(maze->ColumnNode[now_node->pos.x+1][now_node->pos.y]);
 800b1c2:	f104 065a 	add.w	r6, r4, #90	; 0x5a
 800b1c6:	4476      	add	r6, lr
 800b1c8:	46d0      	mov	r8, sl
 800b1ca:	eb05 07c6 	add.w	r7, r5, r6, lsl #3
                    flag = true;
 800b1ce:	46cc      	mov	ip, r9
 800b1d0:	e064      	b.n	800b29c <getNextNode+0x288>
            if( (maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence & mask) == NOWALL)	//(maskstatic_parameters)
 800b1d2:	008e      	lsls	r6, r1, #2
 800b1d4:	eb06 0c01 	add.w	ip, r6, r1
 800b1d8:	1c60      	adds	r0, r4, #1
 800b1da:	eb00 004c 	add.w	r0, r0, ip, lsl #1
 800b1de:	f815 0030 	ldrb.w	r0, [r5, r0, lsl #3]
 800b1e2:	4218      	tst	r0, r3
 800b1e4:	d06a      	beq.n	800b2bc <getNextNode+0x2a8>
        if(now_node->pos.y > 1)						//
 800b1e6:	2c01      	cmp	r4, #1
 800b1e8:	f104 30ff 	add.w	r0, r4, #4294967295
 800b1ec:	46cc      	mov	ip, r9
 800b1ee:	f67f af36 	bls.w	800b05e <getNextNode+0x4a>
 800b1f2:	e722      	b.n	800b03a <getNextNode+0x26>
            if( (maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence & mask) == NOWALL)		//
 800b1f4:	eb06 0a01 	add.w	sl, r6, r1
 800b1f8:	f104 0e01 	add.w	lr, r4, #1
 800b1fc:	eb0e 0a4a 	add.w	sl, lr, sl, lsl #1
 800b200:	f815 b03a 	ldrb.w	fp, [r5, sl, lsl #3]
 800b204:	ea1b 0f03 	tst.w	fp, r3
 800b208:	d10c      	bne.n	800b224 <getNextNode+0x210>
                if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y+1].weight)
 800b20a:	eb05 0aca 	add.w	sl, r5, sl, lsl #3
 800b20e:	f8ba a002 	ldrh.w	sl, [sl, #2]
 800b212:	45c2      	cmp	sl, r8
 800b214:	d206      	bcs.n	800b224 <getNextNode+0x210>
                    next_node = &(maze->RawNode[now_node->pos.x][now_node->pos.y+1]);
 800b216:	270a      	movs	r7, #10
 800b218:	fb17 e701 	smlabb	r7, r7, r1, lr
 800b21c:	46d0      	mov	r8, sl
 800b21e:	eb05 07c7 	add.w	r7, r5, r7, lsl #3
                    flag = true;
 800b222:	46cc      	mov	ip, r9
            if( (maze->RawNode[now_node->pos.x-1][now_node->pos.y+1].existence & mask) == NOWALL)		//
 800b224:	ea4f 0a80 	mov.w	sl, r0, lsl #2
 800b228:	eb0a 0b00 	add.w	fp, sl, r0
 800b22c:	eb0e 0e4b 	add.w	lr, lr, fp, lsl #1
 800b230:	f815 b03e 	ldrb.w	fp, [r5, lr, lsl #3]
 800b234:	ea1b 0f03 	tst.w	fp, r3
 800b238:	d034      	beq.n	800b2a4 <getNextNode+0x290>
        if(now_node->pos.y > 0)						//
 800b23a:	2c00      	cmp	r4, #0
 800b23c:	d186      	bne.n	800b14c <getNextNode+0x138>
 800b23e:	f1bc 0f00 	cmp.w	ip, #0
 800b242:	bf08      	it	eq
 800b244:	4617      	moveq	r7, r2
        return now_node;//
        //
    }
    return now_node; //
        
}
 800b246:	4638      	mov	r0, r7
 800b248:	b003      	add	sp, #12
 800b24a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                if(compare_weight > maze->ColumnNode[now_node->pos.x-1][now_node->pos.y].weight)
 800b24e:	f8b6 62d2 	ldrh.w	r6, [r6, #722]	; 0x2d2
 800b252:	4546      	cmp	r6, r8
 800b254:	f4bf af74 	bcs.w	800b140 <getNextNode+0x12c>
                    next_node = &(maze->ColumnNode[now_node->pos.x-1][now_node->pos.y]);
 800b258:	f104 075a 	add.w	r7, r4, #90	; 0x5a
 800b25c:	4457      	add	r7, sl
 800b25e:	46b0      	mov	r8, r6
 800b260:	eb05 07c7 	add.w	r7, r5, r7, lsl #3
                    flag = true;
 800b264:	46cc      	mov	ip, r9
 800b266:	e76b      	b.n	800b140 <getNextNode+0x12c>
            if( (maze->ColumnNode[now_node->pos.x][now_node->pos.y-1].existence & mask) == NOWALL)		//
 800b268:	f1ba 0f00 	cmp.w	sl, #0
 800b26c:	d1e7      	bne.n	800b23e <getNextNode+0x22a>
                if(compare_weight > maze->ColumnNode[now_node->pos.x][now_node->pos.y-1].weight)
 800b26e:	f8be 32d2 	ldrh.w	r3, [lr, #722]	; 0x2d2
 800b272:	4543      	cmp	r3, r8
 800b274:	d2e3      	bcs.n	800b23e <getNextNode+0x22a>
 800b276:	e74c      	b.n	800b112 <getNextNode+0xfe>
        if(now_node->pos.x > 0)						//
 800b278:	2900      	cmp	r1, #0
 800b27a:	d0e0      	beq.n	800b23e <getNextNode+0x22a>
 800b27c:	e723      	b.n	800b0c6 <getNextNode+0xb2>
            if( (maze->RawNode[now_node->pos.x-1][now_node->pos.y].existence & mask) == NOWALL)		//
 800b27e:	f1b9 0f00 	cmp.w	r9, #0
 800b282:	d1dc      	bne.n	800b23e <getNextNode+0x22a>
                if(compare_weight > maze->RawNode[now_node->pos.x-1][now_node->pos.y].weight)
 800b284:	eb0a 0300 	add.w	r3, sl, r0
 800b288:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 800b28c:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 800b290:	885b      	ldrh	r3, [r3, #2]
 800b292:	4543      	cmp	r3, r8
 800b294:	d2d3      	bcs.n	800b23e <getNextNode+0x22a>
 800b296:	e77e      	b.n	800b196 <getNextNode+0x182>
    _Bool flag=false;
 800b298:	f04f 0c00 	mov.w	ip, #0
        if(now_node->pos.x > 1)						//
 800b29c:	2901      	cmp	r1, #1
 800b29e:	f67f af4f 	bls.w	800b140 <getNextNode+0x12c>
 800b2a2:	e741      	b.n	800b128 <getNextNode+0x114>
                if(compare_weight > maze->RawNode[now_node->pos.x-1][now_node->pos.y+1].weight)
 800b2a4:	eb05 0ece 	add.w	lr, r5, lr, lsl #3
 800b2a8:	f8be b002 	ldrh.w	fp, [lr, #2]
 800b2ac:	45c3      	cmp	fp, r8
 800b2ae:	d2c4      	bcs.n	800b23a <getNextNode+0x226>
                    next_node = &(maze->RawNode[now_node->pos.x-1][now_node->pos.y+1]);
 800b2b0:	4677      	mov	r7, lr
        if(now_node->pos.y > 0)						//
 800b2b2:	2c00      	cmp	r4, #0
 800b2b4:	d0c7      	beq.n	800b246 <getNextNode+0x232>
                    flag = true;
 800b2b6:	46cc      	mov	ip, r9
        if(now_node->pos.y > 0)						//
 800b2b8:	46d8      	mov	r8, fp
 800b2ba:	e747      	b.n	800b14c <getNextNode+0x138>
            				ChangeLED(cnt%7);
 800b2bc:	f8df a064 	ldr.w	sl, [pc, #100]	; 800b324 <getNextNode+0x310>
 800b2c0:	4917      	ldr	r1, [pc, #92]	; (800b320 <getNextNode+0x30c>)
 800b2c2:	f8da 0000 	ldr.w	r0, [sl]
 800b2c6:	e9cd 2300 	strd	r2, r3, [sp]
 800b2ca:	fb81 3100 	smull	r3, r1, r1, r0
 800b2ce:	180c      	adds	r4, r1, r0
 800b2d0:	17c1      	asrs	r1, r0, #31
 800b2d2:	ebc1 01a4 	rsb	r1, r1, r4, asr #2
 800b2d6:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800b2da:	1a40      	subs	r0, r0, r1
 800b2dc:	f002 fb14 	bl	800d908 <ChangeLED>
                if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y+1].weight)
 800b2e0:	9a00      	ldr	r2, [sp, #0]
            				cnt ++;
 800b2e2:	f8da 0000 	ldr.w	r0, [sl]
                if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y+1].weight)
 800b2e6:	7991      	ldrb	r1, [r2, #6]
 800b2e8:	79d4      	ldrb	r4, [r2, #7]
 800b2ea:	9b01      	ldr	r3, [sp, #4]
 800b2ec:	008e      	lsls	r6, r1, #2
 800b2ee:	eb06 0c01 	add.w	ip, r6, r1
 800b2f2:	f104 0e01 	add.w	lr, r4, #1
 800b2f6:	eb0e 0c4c 	add.w	ip, lr, ip, lsl #1
 800b2fa:	eb05 0ccc 	add.w	ip, r5, ip, lsl #3
            				cnt ++;
 800b2fe:	3001      	adds	r0, #1
                if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y+1].weight)
 800b300:	f8bc c002 	ldrh.w	ip, [ip, #2]
            				cnt ++;
 800b304:	f8ca 0000 	str.w	r0, [sl]
                if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y+1].weight)
 800b308:	45c4      	cmp	ip, r8
 800b30a:	f4bf af6c 	bcs.w	800b1e6 <getNextNode+0x1d2>
                    next_node = &(maze->RawNode[now_node->pos.x][now_node->pos.y+1]);
 800b30e:	270a      	movs	r7, #10
 800b310:	fb17 e701 	smlabb	r7, r7, r1, lr
 800b314:	46e0      	mov	r8, ip
 800b316:	eb05 07c7 	add.w	r7, r5, r7, lsl #3
                    flag = true;
 800b31a:	f04f 0901 	mov.w	r9, #1
 800b31e:	e762      	b.n	800b1e6 <getNextNode+0x1d2>
 800b320:	92492493 	.word	0x92492493
 800b324:	20000000 	.word	0x20000000

0800b328 <judgeAccelorNot>:
	uint16_t compare_weight=0;
	compare_weight = now_node->weight;

	_Bool flag=false;
	//3return
	if(now_node->rc == 0)
 800b328:	7953      	ldrb	r3, [r2, #5]
{
 800b32a:	b4f0      	push	{r4, r5, r6, r7}
	compare_weight = now_node->weight;
 800b32c:	8854      	ldrh	r4, [r2, #2]
	if(now_node->rc == 0)
 800b32e:	bba3      	cbnz	r3, 800b39a <judgeAccelorNot+0x72>
	{
		switch(car)
 800b330:	2900      	cmp	r1, #0
 800b332:	f000 8090 	beq.w	800b456 <judgeAccelorNot+0x12e>
 800b336:	2904      	cmp	r1, #4
 800b338:	d12c      	bne.n	800b394 <judgeAccelorNot+0x6c>
	            }
	        }
	        break;
		case south:
			//
			if(now_node->pos.y > 1)						//
 800b33a:	79d1      	ldrb	r1, [r2, #7]
 800b33c:	7992      	ldrb	r2, [r2, #6]
 800b33e:	2901      	cmp	r1, #1
 800b340:	f101 35ff 	add.w	r5, r1, #4294967295
 800b344:	d90e      	bls.n	800b364 <judgeAccelorNot+0x3c>
			{
				if( (maze->RawNode[now_node->pos.x][now_node->pos.y-1].existence ) == UNKNOWN)	//
 800b346:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 800b34a:	eb05 0141 	add.w	r1, r5, r1, lsl #1
 800b34e:	f810 6031 	ldrb.w	r6, [r0, r1, lsl #3]
 800b352:	2e02      	cmp	r6, #2
 800b354:	d01e      	beq.n	800b394 <judgeAccelorNot+0x6c>
				{
					return false;
				}
					//
				else if( (maze->RawNode[now_node->pos.x][now_node->pos.y-1].existence ) == NOWALL)
 800b356:	b92e      	cbnz	r6, 800b364 <judgeAccelorNot+0x3c>
				{
					if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y-1].weight)
 800b358:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800b35c:	8849      	ldrh	r1, [r1, #2]
 800b35e:	42a1      	cmp	r1, r4
 800b360:	f0c0 80bc 	bcc.w	800b4dc <judgeAccelorNot+0x1b4>
	_Bool flag=false;
 800b364:	461e      	mov	r6, r3
//						next_node = &(maze->RawNode[now_node->pos.x][now_node->pos.y-1]);
						flag = true;
					}
				}
			}
			if(now_node->pos.x < NUMBER_OF_SQUARES_X-1)					//
 800b366:	2a07      	cmp	r2, #7
 800b368:	f200 8084 	bhi.w	800b474 <judgeAccelorNot+0x14c>
			{
				//
				if( (maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1].existence ) == UNKNOWN)		//
 800b36c:	1c51      	adds	r1, r2, #1
 800b36e:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800b372:	4429      	add	r1, r5
 800b374:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800b378:	f891 72d0 	ldrb.w	r7, [r1, #720]	; 0x2d0
 800b37c:	2f02      	cmp	r7, #2
 800b37e:	d009      	beq.n	800b394 <judgeAccelorNot+0x6c>
				{
					return false;
				}
				else if( (maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1].existence ) == NOWALL)		//
 800b380:	b92f      	cbnz	r7, 800b38e <judgeAccelorNot+0x66>
				{
					//
					if(compare_weight > maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1].weight)
 800b382:	f8b1 12d2 	ldrh.w	r1, [r1, #722]	; 0x2d2
 800b386:	42a1      	cmp	r1, r4
					{
						compare_weight = maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1].weight;
//						next_node = &(maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1]);
						flag = false;
 800b388:	bf3c      	itt	cc
 800b38a:	463e      	movcc	r6, r7
 800b38c:	460c      	movcc	r4, r1
					}
				}
			}
			if(now_node->pos.x > 0)						//
 800b38e:	2a00      	cmp	r2, #0
 800b390:	d170      	bne.n	800b474 <judgeAccelorNot+0x14c>
 800b392:	4633      	mov	r3, r6
	}
	return flag; //false
	//return false
	//false
	//true
}
 800b394:	4618      	mov	r0, r3
 800b396:	bcf0      	pop	{r4, r5, r6, r7}
 800b398:	4770      	bx	lr
		switch(car)
 800b39a:	2902      	cmp	r1, #2
 800b39c:	d03a      	beq.n	800b414 <judgeAccelorNot+0xec>
 800b39e:	2906      	cmp	r1, #6
 800b3a0:	d155      	bne.n	800b44e <judgeAccelorNot+0x126>
			if(now_node->pos.x > 1)						//
 800b3a2:	7991      	ldrb	r1, [r2, #6]
 800b3a4:	79d2      	ldrb	r2, [r2, #7]
 800b3a6:	2901      	cmp	r1, #1
 800b3a8:	f101 35ff 	add.w	r5, r1, #4294967295
 800b3ac:	d90b      	bls.n	800b3c6 <judgeAccelorNot+0x9e>
 800b3ae:	eb05 01c5 	add.w	r1, r5, r5, lsl #3
 800b3b2:	4411      	add	r1, r2
 800b3b4:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
				if( (maze->ColumnNode[now_node->pos.x-1][now_node->pos.y].existence ) ==UNKNOWN)	//
 800b3b8:	f891 62d0 	ldrb.w	r6, [r1, #720]	; 0x2d0
 800b3bc:	2e02      	cmp	r6, #2
 800b3be:	d046      	beq.n	800b44e <judgeAccelorNot+0x126>
				else if( (maze->ColumnNode[now_node->pos.x-1][now_node->pos.y].existence ) == NOWALL)	//
 800b3c0:	2e00      	cmp	r6, #0
 800b3c2:	f000 8084 	beq.w	800b4ce <judgeAccelorNot+0x1a6>
	_Bool flag=false;
 800b3c6:	2300      	movs	r3, #0
			if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
 800b3c8:	2a07      	cmp	r2, #7
				if( (maze->RawNode[now_node->pos.x-1][now_node->pos.y+1].existence ) == UNKNOWN)		//
 800b3ca:	ea4f 0185 	mov.w	r1, r5, lsl #2
			if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
 800b3ce:	d811      	bhi.n	800b3f4 <judgeAccelorNot+0xcc>
				if( (maze->RawNode[now_node->pos.x-1][now_node->pos.y+1].existence ) == UNKNOWN)		//
 800b3d0:	194f      	adds	r7, r1, r5
 800b3d2:	1c56      	adds	r6, r2, #1
 800b3d4:	eb06 0647 	add.w	r6, r6, r7, lsl #1
 800b3d8:	f810 7036 	ldrb.w	r7, [r0, r6, lsl #3]
 800b3dc:	2f02      	cmp	r7, #2
 800b3de:	d036      	beq.n	800b44e <judgeAccelorNot+0x126>
				else if( (maze->RawNode[now_node->pos.x-1][now_node->pos.y+1].existence ) == NOWALL)		//
 800b3e0:	b937      	cbnz	r7, 800b3f0 <judgeAccelorNot+0xc8>
					if(compare_weight > maze->RawNode[now_node->pos.x-1][now_node->pos.y+1].weight)
 800b3e2:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 800b3e6:	8876      	ldrh	r6, [r6, #2]
 800b3e8:	42a6      	cmp	r6, r4
 800b3ea:	bf3c      	itt	cc
 800b3ec:	4634      	movcc	r4, r6
						flag = false;
 800b3ee:	463b      	movcc	r3, r7
			if(now_node->pos.y > 0)						//
 800b3f0:	2a00      	cmp	r2, #0
 800b3f2:	d0cf      	beq.n	800b394 <judgeAccelorNot+0x6c>
				if( (maze->RawNode[now_node->pos.x-1][now_node->pos.y].existence ) == UNKNOWN)		//
 800b3f4:	440d      	add	r5, r1
 800b3f6:	eb02 0245 	add.w	r2, r2, r5, lsl #1
 800b3fa:	f810 1032 	ldrb.w	r1, [r0, r2, lsl #3]
 800b3fe:	2902      	cmp	r1, #2
 800b400:	d025      	beq.n	800b44e <judgeAccelorNot+0x126>
				else if( (maze->RawNode[now_node->pos.x-1][now_node->pos.y].existence ) == NOWALL)		//
 800b402:	2900      	cmp	r1, #0
 800b404:	d1c6      	bne.n	800b394 <judgeAccelorNot+0x6c>
					if(compare_weight > maze->RawNode[now_node->pos.x-1][now_node->pos.y].weight)
 800b406:	eb00 00c2 	add.w	r0, r0, r2, lsl #3
 800b40a:	8842      	ldrh	r2, [r0, #2]
	                    flag = false;
 800b40c:	42a2      	cmp	r2, r4
 800b40e:	bf38      	it	cc
 800b410:	2300      	movcc	r3, #0
 800b412:	e7bf      	b.n	800b394 <judgeAccelorNot+0x6c>
			if(now_node->pos.x < NUMBER_OF_SQUARES_X-1)					//
 800b414:	7995      	ldrb	r5, [r2, #6]
 800b416:	79d1      	ldrb	r1, [r2, #7]
 800b418:	2d07      	cmp	r5, #7
 800b41a:	d80b      	bhi.n	800b434 <judgeAccelorNot+0x10c>
				if( (maze->ColumnNode[now_node->pos.x+1][now_node->pos.y].existence ) == UNKNOWN)	//(maskstatic_parameters)
 800b41c:	1c6a      	adds	r2, r5, #1
 800b41e:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 800b422:	440a      	add	r2, r1
 800b424:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 800b428:	f892 62d0 	ldrb.w	r6, [r2, #720]	; 0x2d0
 800b42c:	2e02      	cmp	r6, #2
 800b42e:	d00e      	beq.n	800b44e <judgeAccelorNot+0x126>
				else if( (maze->ColumnNode[now_node->pos.x+1][now_node->pos.y].existence ) == NOWALL)	//(maskstatic_parameters)
 800b430:	2e00      	cmp	r6, #0
 800b432:	d056      	beq.n	800b4e2 <judgeAccelorNot+0x1ba>
	_Bool flag=false;
 800b434:	2300      	movs	r3, #0
			if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
 800b436:	2907      	cmp	r1, #7
				if( (maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence ) == UNKNOWN)		//
 800b438:	ea4f 0285 	mov.w	r2, r5, lsl #2
			if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
 800b43c:	d836      	bhi.n	800b4ac <judgeAccelorNot+0x184>
				if( (maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence ) == UNKNOWN)		//
 800b43e:	1957      	adds	r7, r2, r5
 800b440:	1c4e      	adds	r6, r1, #1
 800b442:	eb06 0647 	add.w	r6, r6, r7, lsl #1
 800b446:	f810 7036 	ldrb.w	r7, [r0, r6, lsl #3]
 800b44a:	2f02      	cmp	r7, #2
 800b44c:	d123      	bne.n	800b496 <judgeAccelorNot+0x16e>
	                    flag = false;
 800b44e:	2300      	movs	r3, #0
}
 800b450:	4618      	mov	r0, r3
 800b452:	bcf0      	pop	{r4, r5, r6, r7}
 800b454:	4770      	bx	lr
	        if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
 800b456:	79d5      	ldrb	r5, [r2, #7]
 800b458:	7992      	ldrb	r2, [r2, #6]
 800b45a:	2d07      	cmp	r5, #7
 800b45c:	d882      	bhi.n	800b364 <judgeAccelorNot+0x3c>
	            if( (maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence ) == UNKNOWN)	//(maskstatic_parameters)
 800b45e:	eb02 0682 	add.w	r6, r2, r2, lsl #2
 800b462:	1c69      	adds	r1, r5, #1
 800b464:	eb01 0146 	add.w	r1, r1, r6, lsl #1
 800b468:	f810 6031 	ldrb.w	r6, [r0, r1, lsl #3]
 800b46c:	2e02      	cmp	r6, #2
 800b46e:	f47f af72 	bne.w	800b356 <judgeAccelorNot+0x2e>
 800b472:	e78f      	b.n	800b394 <judgeAccelorNot+0x6c>
 800b474:	2109      	movs	r1, #9
 800b476:	fb11 5202 	smlabb	r2, r1, r2, r5
 800b47a:	eb00 00c2 	add.w	r0, r0, r2, lsl #3
				if( (maze->ColumnNode[now_node->pos.x][now_node->pos.y-1].existence ) == UNKNOWN)		//
 800b47e:	f890 22d0 	ldrb.w	r2, [r0, #720]	; 0x2d0
 800b482:	2a02      	cmp	r2, #2
 800b484:	d086      	beq.n	800b394 <judgeAccelorNot+0x6c>
				else if( (maze->ColumnNode[now_node->pos.x][now_node->pos.y-1].existence ) == NOWALL)		//
 800b486:	2a00      	cmp	r2, #0
 800b488:	d183      	bne.n	800b392 <judgeAccelorNot+0x6a>
					if(compare_weight > maze->ColumnNode[now_node->pos.x][now_node->pos.y-1].weight)
 800b48a:	f8b0 22d2 	ldrh.w	r2, [r0, #722]	; 0x2d2
 800b48e:	42a2      	cmp	r2, r4
 800b490:	bf28      	it	cs
 800b492:	4633      	movcs	r3, r6
 800b494:	e77e      	b.n	800b394 <judgeAccelorNot+0x6c>
				else if( (maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence ) == NOWALL)		//
 800b496:	b937      	cbnz	r7, 800b4a6 <judgeAccelorNot+0x17e>
					if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y+1].weight)
 800b498:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 800b49c:	8876      	ldrh	r6, [r6, #2]
 800b49e:	42a6      	cmp	r6, r4
 800b4a0:	bf3c      	itt	cc
 800b4a2:	4634      	movcc	r4, r6
						flag = false;
 800b4a4:	463b      	movcc	r3, r7
			if(now_node->pos.y > 0)						//
 800b4a6:	2900      	cmp	r1, #0
 800b4a8:	f43f af74 	beq.w	800b394 <judgeAccelorNot+0x6c>
				if( (maze->RawNode[now_node->pos.x][now_node->pos.y].existence ) == UNKNOWN)		//
 800b4ac:	4415      	add	r5, r2
 800b4ae:	eb01 0145 	add.w	r1, r1, r5, lsl #1
 800b4b2:	f810 2031 	ldrb.w	r2, [r0, r1, lsl #3]
 800b4b6:	2a02      	cmp	r2, #2
 800b4b8:	d0c9      	beq.n	800b44e <judgeAccelorNot+0x126>
				else if( (maze->RawNode[now_node->pos.x][now_node->pos.y].existence ) == NOWALL)		//
 800b4ba:	2a00      	cmp	r2, #0
 800b4bc:	f47f af6a 	bne.w	800b394 <judgeAccelorNot+0x6c>
					if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y].weight)
 800b4c0:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800b4c4:	884a      	ldrh	r2, [r1, #2]
	                    flag = false;
 800b4c6:	42a2      	cmp	r2, r4
 800b4c8:	bf38      	it	cc
 800b4ca:	2300      	movcc	r3, #0
 800b4cc:	e762      	b.n	800b394 <judgeAccelorNot+0x6c>
					if(compare_weight > maze->ColumnNode[now_node->pos.x-1][now_node->pos.y].weight)
 800b4ce:	f8b1 12d2 	ldrh.w	r1, [r1, #722]	; 0x2d2
 800b4d2:	42a1      	cmp	r1, r4
 800b4d4:	f4bf af77 	bcs.w	800b3c6 <judgeAccelorNot+0x9e>
 800b4d8:	460c      	mov	r4, r1
 800b4da:	e775      	b.n	800b3c8 <judgeAccelorNot+0xa0>
 800b4dc:	460c      	mov	r4, r1
						flag = true;
 800b4de:	2601      	movs	r6, #1
 800b4e0:	e741      	b.n	800b366 <judgeAccelorNot+0x3e>
					if(compare_weight > maze->ColumnNode[now_node->pos.x+1][now_node->pos.y].weight)
 800b4e2:	f8b2 22d2 	ldrh.w	r2, [r2, #722]	; 0x2d2
 800b4e6:	42a2      	cmp	r2, r4
 800b4e8:	d2a4      	bcs.n	800b434 <judgeAccelorNot+0x10c>
 800b4ea:	4614      	mov	r4, r2
 800b4ec:	e7a3      	b.n	800b436 <judgeAccelorNot+0x10e>
 800b4ee:	bf00      	nop

0800b4f0 <getNextState>:
//
state *getNextState(state *now_state, state *next_state, node *next_node)
{
 800b4f0:	b4f0      	push	{r4, r5, r6, r7}
 800b4f2:	4603      	mov	r3, r0
    //state *next_state;
    //
    //:
    //
    
    uint8_t now_x = now_state->node->pos.x;
 800b4f4:	6880      	ldr	r0, [r0, #8]
    uint8_t now_y = now_state->node->pos.y;
    uint8_t next_x = next_node->pos.x; 
    uint8_t next_y = next_node->pos.y;
    
    switch(now_state->car)
 800b4f6:	789c      	ldrb	r4, [r3, #2]
    uint8_t now_x = now_state->node->pos.x;
 800b4f8:	7985      	ldrb	r5, [r0, #6]
    uint8_t now_y = now_state->node->pos.y;
 800b4fa:	79c6      	ldrb	r6, [r0, #7]
    uint8_t next_y = next_node->pos.y;
 800b4fc:	79d7      	ldrb	r7, [r2, #7]
    uint8_t next_x = next_node->pos.x; 
 800b4fe:	7990      	ldrb	r0, [r2, #6]
    switch(now_state->car)
 800b500:	2c06      	cmp	r4, #6
 800b502:	d81e      	bhi.n	800b542 <getNextState+0x52>
 800b504:	e8df f004 	tbb	[pc, r4]
 800b508:	1d4d1d04 	.word	0x1d4d1d04
 800b50c:	1d34      	.short	0x1d34
 800b50e:	20          	.byte	0x20
 800b50f:	00          	.byte	0x00
    {
        case north://
            if(next_node->rc == 0)
 800b510:	7952      	ldrb	r2, [r2, #5]
 800b512:	2a00      	cmp	r2, #0
 800b514:	d058      	beq.n	800b5c8 <getNextState+0xd8>
            if(next_node->rc == 1)
            {
                //..
                //
                //
                if( __RAW_TO_COLUMN_NE__(now_x, now_y, next_x, next_y) )
 800b516:	1c6a      	adds	r2, r5, #1
 800b518:	4282      	cmp	r2, r0
 800b51a:	f000 80c3 	beq.w	800b6a4 <getNextState+0x1b4>
                    return next_state;
                }

                //
                //
                if( __RAW_TO_COLUMN_NW__(now_x, now_y, next_x, next_y) )
 800b51e:	4285      	cmp	r5, r0
 800b520:	d10f      	bne.n	800b542 <getNextState+0x52>
 800b522:	42be      	cmp	r6, r7
 800b524:	f000 8120 	beq.w	800b768 <getNextState+0x278>
 800b528:	3e01      	subs	r6, #1
                    return next_state;
                }

                //U
                //
                if( __RAW_TO_COLUMN_SW__(now_x, now_y, next_x, next_y) )
 800b52a:	42be      	cmp	r6, r7
 800b52c:	d109      	bne.n	800b542 <getNextState+0x52>
                {
                    next_state->car = west;
 800b52e:	2206      	movs	r2, #6
 800b530:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 1;
 800b532:	781a      	ldrb	r2, [r3, #0]
 800b534:	3a01      	subs	r2, #1
                //U
                //
                if( __COLUMN_TO_RAW_SE__(now_x, now_y, next_x, next_y) )
                {
                    next_state->car = south;
                    next_state->pos.x = now_state->pos.x + 1;
 800b536:	700a      	strb	r2, [r1, #0]
                    next_state->pos.y = now_state->pos.y - 1;
 800b538:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = backright;
 800b53a:	2202      	movs	r2, #2
                    next_state->pos.y = now_state->pos.y - 1;
 800b53c:	3b01      	subs	r3, #1
 800b53e:	704b      	strb	r3, [r1, #1]
                    next_state->dir = backright;
 800b540:	70ca      	strb	r2, [r1, #3]
#if DEBUG_ON
    printf(" in function 'getNextState'.\r\n");
#endif

    return next_state; //
}
 800b542:	4608      	mov	r0, r1
 800b544:	bcf0      	pop	{r4, r5, r6, r7}
 800b546:	4770      	bx	lr
            if(next_node->rc == 1)
 800b548:	7952      	ldrb	r2, [r2, #5]
 800b54a:	1e6c      	subs	r4, r5, #1
 800b54c:	2a00      	cmp	r2, #0
 800b54e:	d05c      	beq.n	800b60a <getNextState+0x11a>
                if( __COLUMN_TO_COLUMN_WEST__(now_x, now_y, next_x, next_y) )
 800b550:	4284      	cmp	r4, r0
 800b552:	f000 808f 	beq.w	800b674 <getNextState+0x184>
                if( __COLUMN_TO_COLUMN_EAST__(now_x, now_y, next_x, next_y) )
 800b556:	3501      	adds	r5, #1
 800b558:	42a8      	cmp	r0, r5
 800b55a:	d1f2      	bne.n	800b542 <getNextState+0x52>
 800b55c:	42be      	cmp	r6, r7
 800b55e:	d1f0      	bne.n	800b542 <getNextState+0x52>
                    next_state->car = east;
 800b560:	2202      	movs	r2, #2
 800b562:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 2;
 800b564:	781b      	ldrb	r3, [r3, #0]
                    next_state->dir = back;
 800b566:	2203      	movs	r2, #3
                    next_state->pos.x = now_state->pos.x + 2;
 800b568:	3302      	adds	r3, #2
 800b56a:	700b      	strb	r3, [r1, #0]
                    next_state->dir = back;
 800b56c:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b56e:	e7e8      	b.n	800b542 <getNextState+0x52>
            if(next_node->rc == 0)
 800b570:	7952      	ldrb	r2, [r2, #5]
 800b572:	2a00      	cmp	r2, #0
 800b574:	d039      	beq.n	800b5ea <getNextState+0xfa>
                if( __RAW_TO_COLUMN_SW__(now_x, now_y, next_x, next_y) )
 800b576:	4285      	cmp	r5, r0
 800b578:	f000 80a9 	beq.w	800b6ce <getNextState+0x1de>
                if( __RAW_TO_COLUMN_SE__(now_x, now_y, next_x, next_y) )
 800b57c:	3501      	adds	r5, #1
 800b57e:	42a8      	cmp	r0, r5
 800b580:	d1df      	bne.n	800b542 <getNextState+0x52>
 800b582:	1e72      	subs	r2, r6, #1
 800b584:	42ba      	cmp	r2, r7
 800b586:	f000 80e7 	beq.w	800b758 <getNextState+0x268>
                if( __RAW_TO_COLUMN_NE__(now_x, now_y, next_x, next_y) )
 800b58a:	42be      	cmp	r6, r7
 800b58c:	d1d9      	bne.n	800b542 <getNextState+0x52>
                    next_state->car = east;
 800b58e:	2002      	movs	r0, #2
 800b590:	7088      	strb	r0, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 1;
 800b592:	781a      	ldrb	r2, [r3, #0]
 800b594:	3201      	adds	r2, #1
 800b596:	700a      	strb	r2, [r1, #0]
                    next_state->pos.y = now_state->pos.y + 1;
 800b598:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = backright;
 800b59a:	70c8      	strb	r0, [r1, #3]
                    next_state->pos.y = now_state->pos.y + 1;
 800b59c:	3301      	adds	r3, #1
 800b59e:	704b      	strb	r3, [r1, #1]
                    return next_state;
 800b5a0:	e7cf      	b.n	800b542 <getNextState+0x52>
            if(next_node->rc == 1)
 800b5a2:	7952      	ldrb	r2, [r2, #5]
 800b5a4:	2a00      	cmp	r2, #0
 800b5a6:	d044      	beq.n	800b632 <getNextState+0x142>
                if( __COLUMN_TO_COLUMN_EAST__(now_x, now_y, next_x, next_y) )
 800b5a8:	1c6a      	adds	r2, r5, #1
 800b5aa:	4282      	cmp	r2, r0
 800b5ac:	d057      	beq.n	800b65e <getNextState+0x16e>
                if( __COLUMN_TO_COLUMN_WEST__(now_x, now_y, next_x, next_y) )
 800b5ae:	3d01      	subs	r5, #1
 800b5b0:	42a8      	cmp	r0, r5
 800b5b2:	d1c6      	bne.n	800b542 <getNextState+0x52>
 800b5b4:	42be      	cmp	r6, r7
 800b5b6:	d1c4      	bne.n	800b542 <getNextState+0x52>
                    next_state->car = west;
 800b5b8:	2206      	movs	r2, #6
 800b5ba:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 2; //.U
 800b5bc:	781b      	ldrb	r3, [r3, #0]
                    next_state->dir = back;
 800b5be:	2203      	movs	r2, #3
                    next_state->pos.x = now_state->pos.x - 2; //.U
 800b5c0:	3b02      	subs	r3, #2
 800b5c2:	700b      	strb	r3, [r1, #0]
                    next_state->dir = back;
 800b5c4:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b5c6:	e7bc      	b.n	800b542 <getNextState+0x52>
                if( __RAW_TO_RAW_NORTH__(now_x, now_y, next_x, next_y) )
 800b5c8:	4285      	cmp	r5, r0
 800b5ca:	d1ba      	bne.n	800b542 <getNextState+0x52>
 800b5cc:	1c70      	adds	r0, r6, #1
 800b5ce:	42b8      	cmp	r0, r7
 800b5d0:	f000 809d 	beq.w	800b70e <getNextState+0x21e>
                if( __RAW_TO_RAW_SOUTH__(now_x, now_y, next_x, next_y) )
 800b5d4:	3e01      	subs	r6, #1
 800b5d6:	42b7      	cmp	r7, r6
 800b5d8:	d1b3      	bne.n	800b542 <getNextState+0x52>
                    next_state->car = south;
 800b5da:	2204      	movs	r2, #4
 800b5dc:	708a      	strb	r2, [r1, #2]
                    next_state->pos.y = now_state->pos.y - 2; //.U
 800b5de:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = back;
 800b5e0:	2203      	movs	r2, #3
                    next_state->pos.y = now_state->pos.y - 2; //.U
 800b5e2:	3b02      	subs	r3, #2
 800b5e4:	704b      	strb	r3, [r1, #1]
                    next_state->dir = back;
 800b5e6:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b5e8:	e7ab      	b.n	800b542 <getNextState+0x52>
                if( __RAW_TO_RAW_SOUTH__(now_x, now_y, next_x, next_y) )
 800b5ea:	4285      	cmp	r5, r0
 800b5ec:	d1a9      	bne.n	800b542 <getNextState+0x52>
 800b5ee:	1e70      	subs	r0, r6, #1
 800b5f0:	42b8      	cmp	r0, r7
 800b5f2:	f000 8085 	beq.w	800b700 <getNextState+0x210>
                if( __RAW_TO_RAW_NORTH__(now_x, now_y, next_x, next_y) )
 800b5f6:	3601      	adds	r6, #1
 800b5f8:	42b7      	cmp	r7, r6
 800b5fa:	d1a2      	bne.n	800b542 <getNextState+0x52>
                    next_state->car = north;
 800b5fc:	708a      	strb	r2, [r1, #2]
                    next_state->pos.y = now_state->pos.y + 2;
 800b5fe:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = back;
 800b600:	2203      	movs	r2, #3
                    next_state->pos.y = now_state->pos.y + 2;
 800b602:	3302      	adds	r3, #2
 800b604:	704b      	strb	r3, [r1, #1]
                    next_state->dir = back;
 800b606:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b608:	e79b      	b.n	800b542 <getNextState+0x52>
                if( __COLUMN_TO_RAW_NW__(now_x, now_y, next_x, next_y) )
 800b60a:	4284      	cmp	r4, r0
 800b60c:	d06a      	beq.n	800b6e4 <getNextState+0x1f4>
                if( __COLUMN_TO_RAW_SE__(now_x, now_y, next_x, next_y) )
 800b60e:	4285      	cmp	r5, r0
 800b610:	d197      	bne.n	800b542 <getNextState+0x52>
 800b612:	42be      	cmp	r6, r7
 800b614:	f000 80ba 	beq.w	800b78c <getNextState+0x29c>
                if( __COLUMN_TO_RAW_NE__(now_x, now_y, next_x, next_y) )
 800b618:	3601      	adds	r6, #1
 800b61a:	42be      	cmp	r6, r7
 800b61c:	d191      	bne.n	800b542 <getNextState+0x52>
                    next_state->car = north;
 800b61e:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 1;
 800b620:	781a      	ldrb	r2, [r3, #0]
 800b622:	3201      	adds	r2, #1
 800b624:	700a      	strb	r2, [r1, #0]
                    next_state->pos.y = now_state->pos.y + 1;
 800b626:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = backleft;
 800b628:	2204      	movs	r2, #4
                    next_state->pos.y = now_state->pos.y + 1;
 800b62a:	3301      	adds	r3, #1
 800b62c:	704b      	strb	r3, [r1, #1]
                    next_state->dir = backleft;
 800b62e:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b630:	e787      	b.n	800b542 <getNextState+0x52>
                if( __COLUMN_TO_RAW_SE__(now_x, now_y, next_x, next_y) )
 800b632:	4285      	cmp	r5, r0
 800b634:	d029      	beq.n	800b68a <getNextState+0x19a>
                if( __COLUMN_TO_RAW_NW__(now_x, now_y, next_x, next_y) )
 800b636:	3d01      	subs	r5, #1
 800b638:	4285      	cmp	r5, r0
 800b63a:	d182      	bne.n	800b542 <getNextState+0x52>
 800b63c:	1c70      	adds	r0, r6, #1
 800b63e:	42b8      	cmp	r0, r7
 800b640:	f000 809a 	beq.w	800b778 <getNextState+0x288>
                if( __COLUMN_TO_RAW_SW__(now_x, now_y, next_x, next_y) )
 800b644:	42be      	cmp	r6, r7
 800b646:	f47f af7c 	bne.w	800b542 <getNextState+0x52>
                    next_state->car = south;
 800b64a:	2004      	movs	r0, #4
 800b64c:	7088      	strb	r0, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 1;
 800b64e:	781a      	ldrb	r2, [r3, #0]
 800b650:	3a01      	subs	r2, #1
 800b652:	700a      	strb	r2, [r1, #0]
                    next_state->pos.y = now_state->pos.y - 1;
 800b654:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = backleft;
 800b656:	70c8      	strb	r0, [r1, #3]
                    next_state->pos.y = now_state->pos.y - 1;
 800b658:	3b01      	subs	r3, #1
 800b65a:	704b      	strb	r3, [r1, #1]
                    return next_state;
 800b65c:	e771      	b.n	800b542 <getNextState+0x52>
                if( __COLUMN_TO_COLUMN_EAST__(now_x, now_y, next_x, next_y) )
 800b65e:	42be      	cmp	r6, r7
 800b660:	f47f af6f 	bne.w	800b542 <getNextState+0x52>
                    next_state->car = east;
 800b664:	2202      	movs	r2, #2
 800b666:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 1;
 800b668:	781b      	ldrb	r3, [r3, #0]
                    next_state->dir = front;
 800b66a:	2200      	movs	r2, #0
                    next_state->pos.x = now_state->pos.x + 1;
 800b66c:	3301      	adds	r3, #1
 800b66e:	700b      	strb	r3, [r1, #0]
                    next_state->dir = front;
 800b670:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b672:	e766      	b.n	800b542 <getNextState+0x52>
                if( __COLUMN_TO_COLUMN_WEST__(now_x, now_y, next_x, next_y) )
 800b674:	42be      	cmp	r6, r7
 800b676:	f47f af64 	bne.w	800b542 <getNextState+0x52>
                    next_state->car = west;
 800b67a:	2206      	movs	r2, #6
 800b67c:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 1; //.U
 800b67e:	781b      	ldrb	r3, [r3, #0]
                    next_state->dir = front;
 800b680:	2200      	movs	r2, #0
                    next_state->pos.x = now_state->pos.x - 1; //.U
 800b682:	3b01      	subs	r3, #1
 800b684:	700b      	strb	r3, [r1, #0]
                    next_state->dir = front;
 800b686:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b688:	e75b      	b.n	800b542 <getNextState+0x52>
                if( __COLUMN_TO_RAW_SE__(now_x, now_y, next_x, next_y) )
 800b68a:	42be      	cmp	r6, r7
 800b68c:	d054      	beq.n	800b738 <getNextState+0x248>
                if( __COLUMN_TO_RAW_NE__(now_x, now_y, next_x, next_y) )
 800b68e:	3601      	adds	r6, #1
 800b690:	42be      	cmp	r6, r7
 800b692:	f47f af56 	bne.w	800b542 <getNextState+0x52>
                    next_state->car = north;
 800b696:	708a      	strb	r2, [r1, #2]
                    next_state->pos.y = now_state->pos.y + 1;
 800b698:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = left;
 800b69a:	2205      	movs	r2, #5
                    next_state->pos.y = now_state->pos.y + 1;
 800b69c:	3301      	adds	r3, #1
 800b69e:	704b      	strb	r3, [r1, #1]
                    next_state->dir = left;
 800b6a0:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b6a2:	e74e      	b.n	800b542 <getNextState+0x52>
                if( __RAW_TO_COLUMN_NE__(now_x, now_y, next_x, next_y) )
 800b6a4:	42be      	cmp	r6, r7
 800b6a6:	d038      	beq.n	800b71a <getNextState+0x22a>
                if( __RAW_TO_COLUMN_NW__(now_x, now_y, next_x, next_y) )
 800b6a8:	4285      	cmp	r5, r0
 800b6aa:	f106 36ff 	add.w	r6, r6, #4294967295
 800b6ae:	f43f af3c 	beq.w	800b52a <getNextState+0x3a>
                if( __RAW_TO_COLUMN_SE__(now_x, now_y, next_x, next_y) )
 800b6b2:	42be      	cmp	r6, r7
 800b6b4:	f47f af45 	bne.w	800b542 <getNextState+0x52>
                    next_state->car = east;
 800b6b8:	2202      	movs	r2, #2
 800b6ba:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 1;
 800b6bc:	781a      	ldrb	r2, [r3, #0]
 800b6be:	3201      	adds	r2, #1
 800b6c0:	700a      	strb	r2, [r1, #0]
                    next_state->pos.y = now_state->pos.y - 1;
 800b6c2:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = backleft;
 800b6c4:	2204      	movs	r2, #4
                    next_state->pos.y = now_state->pos.y - 1;
 800b6c6:	3b01      	subs	r3, #1
 800b6c8:	704b      	strb	r3, [r1, #1]
                    next_state->dir = backleft;
 800b6ca:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b6cc:	e739      	b.n	800b542 <getNextState+0x52>
                if( __RAW_TO_COLUMN_SW__(now_x, now_y, next_x, next_y) )
 800b6ce:	1e72      	subs	r2, r6, #1
 800b6d0:	42ba      	cmp	r2, r7
 800b6d2:	d039      	beq.n	800b748 <getNextState+0x258>
                if( __RAW_TO_COLUMN_NW__(now_x, now_y, next_x, next_y) )
 800b6d4:	42be      	cmp	r6, r7
 800b6d6:	f47f af34 	bne.w	800b542 <getNextState+0x52>
                    next_state->car = west;
 800b6da:	2206      	movs	r2, #6
 800b6dc:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 1;
 800b6de:	781a      	ldrb	r2, [r3, #0]
 800b6e0:	3a01      	subs	r2, #1
 800b6e2:	e79f      	b.n	800b624 <getNextState+0x134>
                if( __COLUMN_TO_RAW_NW__(now_x, now_y, next_x, next_y) )
 800b6e4:	1c70      	adds	r0, r6, #1
 800b6e6:	42b8      	cmp	r0, r7
 800b6e8:	d01f      	beq.n	800b72a <getNextState+0x23a>
                if( __COLUMN_TO_RAW_SW__(now_x, now_y, next_x, next_y) )
 800b6ea:	42be      	cmp	r6, r7
 800b6ec:	f47f af29 	bne.w	800b542 <getNextState+0x52>
                    next_state->car = south;
 800b6f0:	2204      	movs	r2, #4
 800b6f2:	708a      	strb	r2, [r1, #2]
                    next_state->pos.y = now_state->pos.y - 1;
 800b6f4:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = left;
 800b6f6:	2205      	movs	r2, #5
                    next_state->pos.y = now_state->pos.y - 1;
 800b6f8:	3b01      	subs	r3, #1
 800b6fa:	704b      	strb	r3, [r1, #1]
                    next_state->dir = left;
 800b6fc:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b6fe:	e720      	b.n	800b542 <getNextState+0x52>
                    next_state->car = south;
 800b700:	2004      	movs	r0, #4
 800b702:	7088      	strb	r0, [r1, #2]
                    next_state->pos.y = now_state->pos.y - 1; //.U
 800b704:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = front;
 800b706:	70ca      	strb	r2, [r1, #3]
                    next_state->pos.y = now_state->pos.y - 1; //.U
 800b708:	3b01      	subs	r3, #1
 800b70a:	704b      	strb	r3, [r1, #1]
                    return next_state;
 800b70c:	e719      	b.n	800b542 <getNextState+0x52>
                    next_state->car = north;
 800b70e:	708a      	strb	r2, [r1, #2]
                    next_state->pos.y = now_state->pos.y + 1;
 800b710:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = front;
 800b712:	70ca      	strb	r2, [r1, #3]
                    next_state->pos.y = now_state->pos.y + 1;
 800b714:	3301      	adds	r3, #1
 800b716:	704b      	strb	r3, [r1, #1]
                    return next_state;
 800b718:	e713      	b.n	800b542 <getNextState+0x52>
                    next_state->car = east;
 800b71a:	2202      	movs	r2, #2
 800b71c:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 1;
 800b71e:	781b      	ldrb	r3, [r3, #0]
                    next_state->dir = right;
 800b720:	2201      	movs	r2, #1
                    next_state->pos.x = now_state->pos.x + 1;
 800b722:	4413      	add	r3, r2
 800b724:	700b      	strb	r3, [r1, #0]
                    next_state->dir = right;
 800b726:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b728:	e70b      	b.n	800b542 <getNextState+0x52>
                    next_state->car = north;
 800b72a:	708a      	strb	r2, [r1, #2]
                    next_state->pos.y = now_state->pos.y + 1;
 800b72c:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = right;
 800b72e:	2201      	movs	r2, #1
                    next_state->pos.y = now_state->pos.y + 1;
 800b730:	4413      	add	r3, r2
 800b732:	704b      	strb	r3, [r1, #1]
                    next_state->dir = right;
 800b734:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b736:	e704      	b.n	800b542 <getNextState+0x52>
                    next_state->car = south;
 800b738:	2204      	movs	r2, #4
 800b73a:	708a      	strb	r2, [r1, #2]
                    next_state->pos.y = now_state->pos.y - 1;
 800b73c:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = right;
 800b73e:	2201      	movs	r2, #1
                    next_state->pos.y = now_state->pos.y - 1;
 800b740:	3b01      	subs	r3, #1
 800b742:	704b      	strb	r3, [r1, #1]
                    next_state->dir = right;
 800b744:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b746:	e6fc      	b.n	800b542 <getNextState+0x52>
                    next_state->car = west;
 800b748:	2206      	movs	r2, #6
 800b74a:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 1;
 800b74c:	781b      	ldrb	r3, [r3, #0]
                    next_state->dir = right;
 800b74e:	2201      	movs	r2, #1
                    next_state->pos.x = now_state->pos.x - 1;
 800b750:	3b01      	subs	r3, #1
 800b752:	700b      	strb	r3, [r1, #0]
                    next_state->dir = right;
 800b754:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b756:	e6f4      	b.n	800b542 <getNextState+0x52>
                    next_state->car = east;
 800b758:	2202      	movs	r2, #2
 800b75a:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 1;
 800b75c:	781b      	ldrb	r3, [r3, #0]
                    next_state->dir = left;
 800b75e:	2205      	movs	r2, #5
                    next_state->pos.x = now_state->pos.x + 1;
 800b760:	3301      	adds	r3, #1
 800b762:	700b      	strb	r3, [r1, #0]
                    next_state->dir = left;
 800b764:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b766:	e6ec      	b.n	800b542 <getNextState+0x52>
                    next_state->car = west;
 800b768:	2206      	movs	r2, #6
 800b76a:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 1;
 800b76c:	781b      	ldrb	r3, [r3, #0]
                    next_state->dir = left;
 800b76e:	2205      	movs	r2, #5
                    next_state->pos.x = now_state->pos.x - 1;
 800b770:	3b01      	subs	r3, #1
 800b772:	700b      	strb	r3, [r1, #0]
                    next_state->dir = left;
 800b774:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b776:	e6e4      	b.n	800b542 <getNextState+0x52>
                    next_state->car = north;
 800b778:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 1;
 800b77a:	781a      	ldrb	r2, [r3, #0]
 800b77c:	3a01      	subs	r2, #1
 800b77e:	700a      	strb	r2, [r1, #0]
                    next_state->pos.y = now_state->pos.y + 1;
 800b780:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = backright;
 800b782:	2202      	movs	r2, #2
                    next_state->pos.y = now_state->pos.y + 1;
 800b784:	3301      	adds	r3, #1
 800b786:	704b      	strb	r3, [r1, #1]
                    next_state->dir = backright;
 800b788:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b78a:	e6da      	b.n	800b542 <getNextState+0x52>
                    next_state->car = south;
 800b78c:	2204      	movs	r2, #4
 800b78e:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 1;
 800b790:	781a      	ldrb	r2, [r3, #0]
 800b792:	3201      	adds	r2, #1
 800b794:	e6cf      	b.n	800b536 <getNextState+0x46>
 800b796:	bf00      	nop

0800b798 <initProfile>:
        // log_st[n].wall.west = WALL;
    }
    printf("\r\n");
}
void initProfile(profile *prof, maze_node *maze)
{
 800b798:	b430      	push	{r4, r5}
    };
    setWallExistence(&(prof->now.wall), &w_st[0]);
    setWallExistence(&(prof->next.wall), &next[0]);

    prof->now.node = &(maze->RawNode[0][0]);
    prof->next.node = &(maze->RawNode[0][1]);
 800b79a:	f101 0208 	add.w	r2, r1, #8
    pos->y = y;
 800b79e:	2301      	movs	r3, #1
    existence->north = state[0];
 800b7a0:	2554      	movs	r5, #84	; 0x54
 800b7a2:	244a      	movs	r4, #74	; 0x4a
    prof->now.node = &(maze->RawNode[0][0]);
 800b7a4:	6101      	str	r1, [r0, #16]
    prof->next.node = &(maze->RawNode[0][1]);
 800b7a6:	61c2      	str	r2, [r0, #28]
    pos->x = x;
 800b7a8:	2107      	movs	r1, #7
 800b7aa:	2208      	movs	r2, #8
    pos->y = y;
 800b7ac:	7543      	strb	r3, [r0, #21]
    pos->x = x;
 800b7ae:	2300      	movs	r3, #0
    existence->north = state[0];
 800b7b0:	7305      	strb	r5, [r0, #12]
 800b7b2:	7604      	strb	r4, [r0, #24]
    pos->x = x;
 800b7b4:	7001      	strb	r1, [r0, #0]
    pos->y = y;
 800b7b6:	7041      	strb	r1, [r0, #1]
    pos->x = x;
 800b7b8:	7082      	strb	r2, [r0, #2]
    pos->y = y;
 800b7ba:	70c2      	strb	r2, [r0, #3]
    pos->x = x;
 800b7bc:	7203      	strb	r3, [r0, #8]
    pos->y = y;
 800b7be:	7243      	strb	r3, [r0, #9]
    st->car = car;
 800b7c0:	7283      	strb	r3, [r0, #10]
    pos->x = x;
 800b7c2:	7503      	strb	r3, [r0, #20]
    st->car = car;
 800b7c4:	7583      	strb	r3, [r0, #22]
    // prof->now.node->rc = 0;
    // prof->now.node->pos.x = 0;
    // prof->now.node->pos.y = 0;
}
 800b7c6:	bc30      	pop	{r4, r5}
 800b7c8:	4770      	bx	lr
 800b7ca:	bf00      	nop

0800b7cc <shiftState>:
void shiftState(profile *prof)
{
 800b7cc:	b410      	push	{r4}
    prof->now.car = prof->next.car;
    prof->now.pos.x = prof->next.pos.x;
 800b7ce:	7d01      	ldrb	r1, [r0, #20]
    prof->now.car = prof->next.car;
 800b7d0:	7d84      	ldrb	r4, [r0, #22]
    prof->now.pos.y = prof->next.pos.y;
 800b7d2:	7d42      	ldrb	r2, [r0, #21]
    prof->now.node = prof->next.node;//
 800b7d4:	69c3      	ldr	r3, [r0, #28]
    prof->now.car = prof->next.car;
 800b7d6:	7284      	strb	r4, [r0, #10]
    prof->now.pos.x = prof->next.pos.x;
 800b7d8:	7201      	strb	r1, [r0, #8]
    prof->now.pos.y = prof->next.pos.y;
 800b7da:	7242      	strb	r2, [r0, #9]
    prof->now.node = prof->next.node;//
 800b7dc:	6103      	str	r3, [r0, #16]
}
 800b7de:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b7e2:	4770      	bx	lr

0800b7e4 <InitExplore>:

	//

}
void InitExplore()
{
 800b7e4:	b538      	push	{r3, r4, r5, lr}
	//IMU_DMA_Start();
	//CS_RESET;

	//PID
	//PIDInit();
	PIDChangeFlag(L_VELO_PID, 0);
 800b7e6:	2100      	movs	r1, #0
 800b7e8:	2004      	movs	r0, #4
 800b7ea:	f002 fcb7 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 0);
 800b7ee:	2100      	movs	r1, #0
 800b7f0:	2005      	movs	r0, #5
 800b7f2:	f002 fcb3 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800b7f6:	2100      	movs	r1, #0
 800b7f8:	2002      	movs	r0, #2
 800b7fa:	f002 fcaf 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800b7fe:	2100      	movs	r1, #0
 800b800:	2003      	movs	r0, #3
 800b802:	f002 fcab 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800b806:	2100      	movs	r1, #0
 800b808:	2001      	movs	r0, #1
 800b80a:	f002 fca7 	bl	800e15c <PIDChangeFlag>
	//PIDChangeFlag(B_VELO, 0);
	PIDChangeFlag(A_VELO_PID, 0);
 800b80e:	2100      	movs	r1, #0
 800b810:	4608      	mov	r0, r1
 800b812:	f002 fca3 	bl	800e15c <PIDChangeFlag>


	Load_Gain();
 800b816:	f002 fa2d 	bl	800dc74 <Load_Gain>
	uint8_t imu_check;
	imu_check = IMU_init();
 800b81a:	f001 ffdf 	bl	800d7dc <IMU_init>
	printf("imu_check 1OK: %d\r\n",imu_check);
 800b81e:	4c38      	ldr	r4, [pc, #224]	; (800b900 <InitExplore+0x11c>)
	}

#endif

	TargetVelocity[BODY] = 0;
	TargetAngularV = 0;
 800b820:	4d38      	ldr	r5, [pc, #224]	; (800b904 <InitExplore+0x120>)
	printf("imu_check 1OK: %d\r\n",imu_check);
 800b822:	4601      	mov	r1, r0
 800b824:	4620      	mov	r0, r4
 800b826:	f007 f907 	bl	8012a38 <iprintf>
	imu_check =IMU_init();
 800b82a:	f001 ffd7 	bl	800d7dc <IMU_init>
	printf("imu_check 1OK: %d\r\n",imu_check);
 800b82e:	4601      	mov	r1, r0
 800b830:	4620      	mov	r0, r4
 800b832:	f007 f901 	bl	8012a38 <iprintf>
	HAL_Delay(100);
 800b836:	2064      	movs	r0, #100	; 0x64
 800b838:	f002 fe46 	bl	800e4c8 <HAL_Delay>
	ZGyro = ReadIMU(0x37, 0x38);
 800b83c:	2138      	movs	r1, #56	; 0x38
 800b83e:	2037      	movs	r0, #55	; 0x37
 800b840:	f001 ff58 	bl	800d6f4 <ReadIMU>
 800b844:	4b30      	ldr	r3, [pc, #192]	; (800b908 <InitExplore+0x124>)
	TargetVelocity[BODY] = 0;
 800b846:	4c31      	ldr	r4, [pc, #196]	; (800b90c <InitExplore+0x128>)
	ZGyro = ReadIMU(0x37, 0x38);
 800b848:	ed83 0a00 	vstr	s0, [r3]
	printf("gyro : %f\r\n",ZGyro);
 800b84c:	6818      	ldr	r0, [r3, #0]
 800b84e:	f7fc fdb3 	bl	80083b8 <__aeabi_f2d>
 800b852:	4602      	mov	r2, r0
 800b854:	460b      	mov	r3, r1
 800b856:	482e      	ldr	r0, [pc, #184]	; (800b910 <InitExplore+0x12c>)
 800b858:	f007 f8ee 	bl	8012a38 <iprintf>
	Motor_PWM_Start();
 800b85c:	f002 f8ae 	bl	800d9bc <Motor_PWM_Start>
	EncoderStart(); //
 800b860:	f002 f826 	bl	800d8b0 <EncoderStart>
	EmitterON();
 800b864:	f002 f834 	bl	800d8d0 <EmitterON>
	ADCStart();
 800b868:	f001 fe20 	bl	800d4ac <ADCStart>
	InitPulse( (int*)(&(TIM3->CNT)),  INITIAL_PULSE);
 800b86c:	f247 512f 	movw	r1, #29999	; 0x752f
 800b870:	4828      	ldr	r0, [pc, #160]	; (800b914 <InitExplore+0x130>)
 800b872:	f002 f92f 	bl	800dad4 <InitPulse>
	InitPulse( (int*)(&(TIM4->CNT)),  INITIAL_PULSE);
 800b876:	f247 512f 	movw	r1, #29999	; 0x752f
 800b87a:	4827      	ldr	r0, [pc, #156]	; (800b918 <InitExplore+0x134>)
 800b87c:	f002 f92a 	bl	800dad4 <InitPulse>
	HAL_TIM_Base_Start_IT(&htim1);
 800b880:	4826      	ldr	r0, [pc, #152]	; (800b91c <InitExplore+0x138>)
 800b882:	f004 fbf9 	bl	8010078 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim8);
 800b886:	4826      	ldr	r0, [pc, #152]	; (800b920 <InitExplore+0x13c>)
 800b888:	f004 fbf6 	bl	8010078 <HAL_TIM_Base_Start_IT>
	TargetVelocity[BODY] = 0;
 800b88c:	2300      	movs	r3, #0
	Acceleration = 0;
	AngularAcceleration = 0;
	TotalPulse[LEFT] = 0;
 800b88e:	4a25      	ldr	r2, [pc, #148]	; (800b924 <InitExplore+0x140>)
	Acceleration = 0;
 800b890:	4825      	ldr	r0, [pc, #148]	; (800b928 <InitExplore+0x144>)
	AngularAcceleration = 0;
 800b892:	4926      	ldr	r1, [pc, #152]	; (800b92c <InitExplore+0x148>)
	TargetVelocity[BODY] = 0;
 800b894:	60a3      	str	r3, [r4, #8]
	TotalPulse[LEFT] = 0;
 800b896:	2400      	movs	r4, #0
	TargetAngularV = 0;
 800b898:	602b      	str	r3, [r5, #0]
	Acceleration = 0;
 800b89a:	6003      	str	r3, [r0, #0]
	AngularAcceleration = 0;
 800b89c:	600b      	str	r3, [r1, #0]
	TotalPulse[LEFT] = 0;
 800b89e:	6014      	str	r4, [r2, #0]
	TotalPulse[RIGHT] = 0;
 800b8a0:	6054      	str	r4, [r2, #4]
	TotalPulse[BODY] = 0;
 800b8a2:	6094      	str	r4, [r2, #8]

	//
	IMU_Calib();	//HAL_Delay
 800b8a4:	f001 ffde 	bl	800d864 <IMU_Calib>
	printf("calib ok : %f\r\n",zg_offset);
 800b8a8:	4b21      	ldr	r3, [pc, #132]	; (800b930 <InitExplore+0x14c>)
 800b8aa:	6818      	ldr	r0, [r3, #0]
 800b8ac:	f7fc fd84 	bl	80083b8 <__aeabi_f2d>
 800b8b0:	460b      	mov	r3, r1
 800b8b2:	4602      	mov	r2, r0
 800b8b4:	481f      	ldr	r0, [pc, #124]	; (800b934 <InitExplore+0x150>)
 800b8b6:	f007 f8bf 	bl	8012a38 <iprintf>
	TargetPhoto[SR] = Photo[SR];
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
#else


	TargetPhoto[SL] = Photo[SL];//439.600006;//THRESHOLD_SL;
 800b8ba:	4b1f      	ldr	r3, [pc, #124]	; (800b938 <InitExplore+0x154>)
	TargetPhoto[SR] = Photo[SR];//294.299988;//THRESHOLD_SR;
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800b8bc:	4a1f      	ldr	r2, [pc, #124]	; (800b93c <InitExplore+0x158>)
	TargetPhoto[SL] = Photo[SL];//439.600006;//THRESHOLD_SL;
 800b8be:	ed93 7a02 	vldr	s14, [r3, #8]
	TargetPhoto[SR] = Photo[SR];//294.299988;//THRESHOLD_SR;
 800b8c2:	edd3 7a01 	vldr	s15, [r3, #4]
	TargetPhoto[SL] = Photo[SL];//439.600006;//THRESHOLD_SL;
 800b8c6:	4b1e      	ldr	r3, [pc, #120]	; (800b940 <InitExplore+0x15c>)
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800b8c8:	ee77 6a67 	vsub.f32	s13, s14, s15

#endif
	PIDReset(L_VELO_PID);
 800b8cc:	2004      	movs	r0, #4
	TargetPhoto[SL] = Photo[SL];//439.600006;//THRESHOLD_SL;
 800b8ce:	ed83 7a02 	vstr	s14, [r3, #8]
	TargetPhoto[SR] = Photo[SR];//294.299988;//THRESHOLD_SR;
 800b8d2:	edc3 7a01 	vstr	s15, [r3, #4]
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800b8d6:	edc2 6a00 	vstr	s13, [r2]
	PIDReset(L_VELO_PID);
 800b8da:	f002 fc47 	bl	800e16c <PIDReset>
	PIDReset(R_VELO_PID);
 800b8de:	2005      	movs	r0, #5
 800b8e0:	f002 fc44 	bl	800e16c <PIDReset>

	PIDReset(A_VELO_PID);
 800b8e4:	4620      	mov	r0, r4
 800b8e6:	f002 fc41 	bl	800e16c <PIDReset>
	PIDReset(L_WALL_PID);
 800b8ea:	2002      	movs	r0, #2
 800b8ec:	f002 fc3e 	bl	800e16c <PIDReset>
	PIDReset(R_WALL_PID);
 800b8f0:	2003      	movs	r0, #3
 800b8f2:	f002 fc3b 	bl	800e16c <PIDReset>
	PIDReset(D_WALL_PID);
 800b8f6:	2001      	movs	r0, #1

#endif
}
 800b8f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	PIDReset(D_WALL_PID);
 800b8fc:	f002 bc36 	b.w	800e16c <PIDReset>
 800b900:	08016310 	.word	0x08016310
 800b904:	20000c58 	.word	0x20000c58
 800b908:	200002dc 	.word	0x200002dc
 800b90c:	20000c48 	.word	0x20000c48
 800b910:	0801632c 	.word	0x0801632c
 800b914:	40000424 	.word	0x40000424
 800b918:	40000824 	.word	0x40000824
 800b91c:	20001134 	.word	0x20001134
 800b920:	20000eec 	.word	0x20000eec
 800b924:	20000c78 	.word	0x20000c78
 800b928:	2000022c 	.word	0x2000022c
 800b92c:	20000234 	.word	0x20000234
 800b930:	200002e0 	.word	0x200002e0
 800b934:	08016338 	.word	0x08016338
 800b938:	20000cb8 	.word	0x20000cb8
 800b93c:	20000c6c 	.word	0x20000c6c
 800b940:	20000d78 	.word	0x20000d78

0800b944 <InitFastest>:

void InitFastest()
{
 800b944:	b538      	push	{r3, r4, r5, lr}
	Motor_PWM_Start();
 800b946:	f002 f839 	bl	800d9bc <Motor_PWM_Start>
	EncoderStart(); //
 800b94a:	f001 ffb1 	bl	800d8b0 <EncoderStart>
	EmitterON();
 800b94e:	f001 ffbf 	bl	800d8d0 <EmitterON>
	ADCStart();
 800b952:	f001 fdab 	bl	800d4ac <ADCStart>

	uint8_t imu_check;
	imu_check = IMU_init();
 800b956:	f001 ff41 	bl	800d7dc <IMU_init>
	printf("imu_check 1OK: %d\r\n",imu_check);
 800b95a:	4c3d      	ldr	r4, [pc, #244]	; (800ba50 <InitFastest+0x10c>)

	//
	//

	TargetVelocity[BODY] = 0;
	TargetAngularV = 0;
 800b95c:	4d3d      	ldr	r5, [pc, #244]	; (800ba54 <InitFastest+0x110>)
	printf("imu_check 1OK: %d\r\n",imu_check);
 800b95e:	4601      	mov	r1, r0
 800b960:	4620      	mov	r0, r4
 800b962:	f007 f869 	bl	8012a38 <iprintf>
	imu_check =IMU_init();
 800b966:	f001 ff39 	bl	800d7dc <IMU_init>
	printf("imu_check 1OK: %d\r\n",imu_check);
 800b96a:	4601      	mov	r1, r0
 800b96c:	4620      	mov	r0, r4
 800b96e:	f007 f863 	bl	8012a38 <iprintf>
	HAL_Delay(100);
 800b972:	2064      	movs	r0, #100	; 0x64
 800b974:	f002 fda8 	bl	800e4c8 <HAL_Delay>
	ZGyro = ReadIMU(0x37, 0x38);
 800b978:	2138      	movs	r1, #56	; 0x38
 800b97a:	2037      	movs	r0, #55	; 0x37
 800b97c:	f001 feba 	bl	800d6f4 <ReadIMU>
 800b980:	4b35      	ldr	r3, [pc, #212]	; (800ba58 <InitFastest+0x114>)
	TargetVelocity[BODY] = 0;
 800b982:	4c36      	ldr	r4, [pc, #216]	; (800ba5c <InitFastest+0x118>)
	ZGyro = ReadIMU(0x37, 0x38);
 800b984:	ed83 0a00 	vstr	s0, [r3]
	printf("gyro : %f\r\n",ZGyro);
 800b988:	6818      	ldr	r0, [r3, #0]
 800b98a:	f7fc fd15 	bl	80083b8 <__aeabi_f2d>
 800b98e:	4602      	mov	r2, r0
 800b990:	460b      	mov	r3, r1
 800b992:	4833      	ldr	r0, [pc, #204]	; (800ba60 <InitFastest+0x11c>)
 800b994:	f007 f850 	bl	8012a38 <iprintf>
	PIDChangeFlag(L_VELO_PID, 0);
 800b998:	2100      	movs	r1, #0
 800b99a:	2004      	movs	r0, #4
 800b99c:	f002 fbde 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 0);
 800b9a0:	2100      	movs	r1, #0
 800b9a2:	2005      	movs	r0, #5
 800b9a4:	f002 fbda 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800b9a8:	2100      	movs	r1, #0
 800b9aa:	2002      	movs	r0, #2
 800b9ac:	f002 fbd6 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800b9b0:	2100      	movs	r1, #0
 800b9b2:	2003      	movs	r0, #3
 800b9b4:	f002 fbd2 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800b9b8:	2100      	movs	r1, #0
 800b9ba:	2001      	movs	r0, #1
 800b9bc:	f002 fbce 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(A_VELO_PID, 0);
 800b9c0:	2100      	movs	r1, #0
 800b9c2:	4608      	mov	r0, r1
 800b9c4:	f002 fbca 	bl	800e15c <PIDChangeFlag>
	Load_Gain();
 800b9c8:	f002 f954 	bl	800dc74 <Load_Gain>
	InitPulse( (int*)(&(TIM3->CNT)),  INITIAL_PULSE);
 800b9cc:	f247 512f 	movw	r1, #29999	; 0x752f
 800b9d0:	4824      	ldr	r0, [pc, #144]	; (800ba64 <InitFastest+0x120>)
 800b9d2:	f002 f87f 	bl	800dad4 <InitPulse>
	InitPulse( (int*)(&(TIM4->CNT)),  INITIAL_PULSE);
 800b9d6:	f247 512f 	movw	r1, #29999	; 0x752f
 800b9da:	4823      	ldr	r0, [pc, #140]	; (800ba68 <InitFastest+0x124>)
 800b9dc:	f002 f87a 	bl	800dad4 <InitPulse>
	HAL_TIM_Base_Start_IT(&htim1);
 800b9e0:	4822      	ldr	r0, [pc, #136]	; (800ba6c <InitFastest+0x128>)
 800b9e2:	f004 fb49 	bl	8010078 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim8);
 800b9e6:	4822      	ldr	r0, [pc, #136]	; (800ba70 <InitFastest+0x12c>)
 800b9e8:	f004 fb46 	bl	8010078 <HAL_TIM_Base_Start_IT>
	Acceleration = 0;
	AngularAcceleration = 0;
 800b9ec:	4921      	ldr	r1, [pc, #132]	; (800ba74 <InitFastest+0x130>)
	TotalPulse[LEFT] = 0;
 800b9ee:	4a22      	ldr	r2, [pc, #136]	; (800ba78 <InitFastest+0x134>)
	Acceleration = 0;
 800b9f0:	4822      	ldr	r0, [pc, #136]	; (800ba7c <InitFastest+0x138>)
	TargetVelocity[BODY] = 0;
 800b9f2:	2300      	movs	r3, #0
 800b9f4:	60a3      	str	r3, [r4, #8]
	TotalPulse[LEFT] = 0;
 800b9f6:	2400      	movs	r4, #0
	TargetAngularV = 0;
 800b9f8:	602b      	str	r3, [r5, #0]
	Acceleration = 0;
 800b9fa:	6003      	str	r3, [r0, #0]
	AngularAcceleration = 0;
 800b9fc:	600b      	str	r3, [r1, #0]
	TotalPulse[LEFT] = 0;
 800b9fe:	6014      	str	r4, [r2, #0]
	TotalPulse[RIGHT] = 0;
 800ba00:	6054      	str	r4, [r2, #4]
	TotalPulse[BODY] = 0;
 800ba02:	6094      	str	r4, [r2, #8]

	//
	IMU_Calib();	//HAL_Delay
 800ba04:	f001 ff2e 	bl	800d864 <IMU_Calib>
	//zg_offset = 0;
	TargetPhoto[SL] = Photo[SL];
 800ba08:	4b1d      	ldr	r3, [pc, #116]	; (800ba80 <InitFastest+0x13c>)
	TargetPhoto[SR] = Photo[SR];
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800ba0a:	4a1e      	ldr	r2, [pc, #120]	; (800ba84 <InitFastest+0x140>)
	TargetPhoto[SL] = Photo[SL];
 800ba0c:	ed93 7a02 	vldr	s14, [r3, #8]
	TargetPhoto[SR] = Photo[SR];
 800ba10:	edd3 7a01 	vldr	s15, [r3, #4]
	TargetPhoto[SL] = Photo[SL];
 800ba14:	4b1c      	ldr	r3, [pc, #112]	; (800ba88 <InitFastest+0x144>)
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800ba16:	ee77 6a67 	vsub.f32	s13, s14, s15

	PIDReset(L_VELO_PID);
 800ba1a:	2004      	movs	r0, #4
	TargetPhoto[SL] = Photo[SL];
 800ba1c:	ed83 7a02 	vstr	s14, [r3, #8]
	TargetPhoto[SR] = Photo[SR];
 800ba20:	edc3 7a01 	vstr	s15, [r3, #4]
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800ba24:	edc2 6a00 	vstr	s13, [r2]
	PIDReset(L_VELO_PID);
 800ba28:	f002 fba0 	bl	800e16c <PIDReset>
	PIDReset(R_VELO_PID);
 800ba2c:	2005      	movs	r0, #5
 800ba2e:	f002 fb9d 	bl	800e16c <PIDReset>
	PIDReset(A_VELO_PID);
 800ba32:	4620      	mov	r0, r4
 800ba34:	f002 fb9a 	bl	800e16c <PIDReset>
	PIDReset(L_WALL_PID);
 800ba38:	2002      	movs	r0, #2
 800ba3a:	f002 fb97 	bl	800e16c <PIDReset>
	PIDReset(R_WALL_PID);
 800ba3e:	2003      	movs	r0, #3
 800ba40:	f002 fb94 	bl	800e16c <PIDReset>
	PIDReset(D_WALL_PID);
 800ba44:	2001      	movs	r0, #1


}
 800ba46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	PIDReset(D_WALL_PID);
 800ba4a:	f002 bb8f 	b.w	800e16c <PIDReset>
 800ba4e:	bf00      	nop
 800ba50:	08016310 	.word	0x08016310
 800ba54:	20000c58 	.word	0x20000c58
 800ba58:	200002dc 	.word	0x200002dc
 800ba5c:	20000c48 	.word	0x20000c48
 800ba60:	0801632c 	.word	0x0801632c
 800ba64:	40000424 	.word	0x40000424
 800ba68:	40000824 	.word	0x40000824
 800ba6c:	20001134 	.word	0x20001134
 800ba70:	20000eec 	.word	0x20000eec
 800ba74:	20000234 	.word	0x20000234
 800ba78:	20000c78 	.word	0x20000c78
 800ba7c:	2000022c 	.word	0x2000022c
 800ba80:	20000cb8 	.word	0x20000cb8
 800ba84:	20000c6c 	.word	0x20000c6c
 800ba88:	20000d78 	.word	0x20000d78

0800ba8c <Debug>:
void Debug()
{
 800ba8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#if 1
	InitExplore();
	InitPosition();
	wall_init();

	TotalPulse[RIGHT] = 0;
 800ba8e:	4d2a      	ldr	r5, [pc, #168]	; (800bb38 <Debug+0xac>)
	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
	PIDChangeFlag(L_WALL_PID, 0);
	PIDChangeFlag(R_WALL_PID, 0);
	PIDChangeFlag(A_VELO_PID, 1);
	ExploreVelocity=0;
 800ba90:	4e2a      	ldr	r6, [pc, #168]	; (800bb3c <Debug+0xb0>)
	TotalPulse[RIGHT] = 0;
 800ba92:	2400      	movs	r4, #0
	InitExplore();
 800ba94:	f7ff fea6 	bl	800b7e4 <InitExplore>
	InitPosition();
 800ba98:	f7fd f9ae 	bl	8008df8 <InitPosition>
	wall_init();
 800ba9c:	f7fe fd08 	bl	800a4b0 <wall_init>
	PIDChangeFlag(L_VELO_PID, 1);
 800baa0:	2101      	movs	r1, #1
 800baa2:	2004      	movs	r0, #4
	TotalPulse[RIGHT] = 0;
 800baa4:	606c      	str	r4, [r5, #4]
	TotalPulse[LEFT] = 0;
 800baa6:	602c      	str	r4, [r5, #0]
	TotalPulse[BODY] = 0;
 800baa8:	60ac      	str	r4, [r5, #8]
	PIDChangeFlag(L_VELO_PID, 1);
 800baaa:	f002 fb57 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800baae:	2101      	movs	r1, #1
 800bab0:	2005      	movs	r0, #5
 800bab2:	f002 fb53 	bl	800e15c <PIDChangeFlag>
	printf(": BODY %d, LEFT %d, RIGHT %d\r\n",TotalPulse[BODY],TotalPulse[LEFT],TotalPulse[RIGHT]);
 800bab6:	68a9      	ldr	r1, [r5, #8]
 800bab8:	4821      	ldr	r0, [pc, #132]	; (800bb40 <Debug+0xb4>)
 800baba:	682a      	ldr	r2, [r5, #0]
 800babc:	686b      	ldr	r3, [r5, #4]
	}
	PIDChangeFlag(F_WALL_PID, 0);
#endif
#if 1 //
	ExploreVelocity = 135;
	Pos.Dir = front;
 800babe:	4d21      	ldr	r5, [pc, #132]	; (800bb44 <Debug+0xb8>)
	printf(": BODY %d, LEFT %d, RIGHT %d\r\n",TotalPulse[BODY],TotalPulse[LEFT],TotalPulse[RIGHT]);
 800bac0:	f006 ffba 	bl	8012a38 <iprintf>
	PIDChangeFlag(D_WALL_PID, 0);
 800bac4:	4621      	mov	r1, r4
 800bac6:	2001      	movs	r0, #1
 800bac8:	f002 fb48 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800bacc:	4621      	mov	r1, r4
 800bace:	2002      	movs	r0, #2
 800bad0:	f002 fb44 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800bad4:	4621      	mov	r1, r4
 800bad6:	2003      	movs	r0, #3
 800bad8:	f002 fb40 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(A_VELO_PID, 1);
 800badc:	2101      	movs	r1, #1
 800bade:	4620      	mov	r0, r4
 800bae0:	f002 fb3c 	bl	800e15c <PIDChangeFlag>
	ExploreVelocity=0;
 800bae4:	2700      	movs	r7, #0
	ChangeLED(3);
 800bae6:	2003      	movs	r0, #3
	ExploreVelocity=0;
 800bae8:	6037      	str	r7, [r6, #0]
	ChangeLED(3);
 800baea:	f001 ff0d 	bl	800d908 <ChangeLED>
	ExploreVelocity = 135;
 800baee:	eddf 0a16 	vldr	s1, [pc, #88]	; 800bb48 <Debug+0xbc>
	IT_mode = EXPLORE;
 800baf2:	4b16      	ldr	r3, [pc, #88]	; (800bb4c <Debug+0xc0>)
	Accel(61.75,ExploreVelocity);
 800baf4:	ed9f 0a16 	vldr	s0, [pc, #88]	; 800bb50 <Debug+0xc4>
	ExploreVelocity = 135;
 800baf8:	edc6 0a00 	vstr	s1, [r6]
	IT_mode = EXPLORE;
 800bafc:	2206      	movs	r2, #6
 800bafe:	601a      	str	r2, [r3, #0]
	Pos.Dir = front;
 800bb00:	712c      	strb	r4, [r5, #4]
	Accel(61.75,ExploreVelocity);
 800bb02:	f7fd fea5 	bl	8009850 <Accel>
	for(int i=0; i < 1; i++)
	{
		Pos.Dir = front;
		GoStraight(90, ExploreVelocity, AddVelocity);
 800bb06:	4b13      	ldr	r3, [pc, #76]	; (800bb54 <Debug+0xc8>)
 800bb08:	edd6 0a00 	vldr	s1, [r6]
 800bb0c:	edd3 7a00 	vldr	s15, [r3]
 800bb10:	ed9f 0a11 	vldr	s0, [pc, #68]	; 800bb58 <Debug+0xcc>
		Pos.Dir = front;
 800bb14:	712c      	strb	r4, [r5, #4]
		GoStraight(90, ExploreVelocity, AddVelocity);
 800bb16:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bb1a:	ee17 0a90 	vmov	r0, s15
 800bb1e:	f7fd ffcb 	bl	8009ab8 <GoStraight>
		//Pos.Dir = right;
		SlalomRight();
 800bb22:	f7fd fb45 	bl	80091b0 <SlalomRight>

	}
	Pos.Dir = front;
	//Decel(45,0);
	TargetVelocity[BODY] = 0;
 800bb26:	4b0d      	ldr	r3, [pc, #52]	; (800bb5c <Debug+0xd0>)
	Pos.Dir = front;
 800bb28:	712c      	strb	r4, [r5, #4]
	TargetVelocity[BODY] = 0;
 800bb2a:	609f      	str	r7, [r3, #8]
	HAL_Delay(1000);
 800bb2c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
	while(1)
	{
		printf("SL:%f, SR:%f, FL:%f, FR:%f\r\n",Photo[SL],Photo[SR],Photo[FL],Photo[FR]);
	}
#endif
}
 800bb30:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	HAL_Delay(1000);
 800bb34:	f002 bcc8 	b.w	800e4c8 <HAL_Delay>
 800bb38:	20000c78 	.word	0x20000c78
 800bb3c:	20000d6c 	.word	0x20000d6c
 800bb40:	0801622c 	.word	0x0801622c
 800bb44:	20000004 	.word	0x20000004
 800bb48:	43070000 	.word	0x43070000
 800bb4c:	20000c38 	.word	0x20000c38
 800bb50:	42770000 	.word	0x42770000
 800bb54:	20000c54 	.word	0x20000c54
 800bb58:	42b40000 	.word	0x42b40000
 800bb5c:	20000c48 	.word	0x20000c48

0800bb60 <ParameterSetting>:
void ParameterSetting()
{
 800bb60:	b508      	push	{r3, lr}
	Load_Gain();
 800bb62:	f002 f887 	bl	800dc74 <Load_Gain>
	Change_Gain();

}
 800bb66:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Change_Gain();
 800bb6a:	f002 b95d 	b.w	800de28 <Change_Gain>
 800bb6e:	bf00      	nop

0800bb70 <GainTestRWall>:
	{
		TargetVelocity[BODY] = 300;
	}
}
void GainTestRWall()
{
 800bb70:	b508      	push	{r3, lr}
	IT_mode = EXPLORE;
 800bb72:	4b16      	ldr	r3, [pc, #88]	; (800bbcc <GainTestRWall+0x5c>)
 800bb74:	2206      	movs	r2, #6
 800bb76:	601a      	str	r2, [r3, #0]
	InitExplore();
 800bb78:	f7ff fe34 	bl	800b7e4 <InitExplore>
	InitPosition();
 800bb7c:	f7fd f93c 	bl	8008df8 <InitPosition>
	wall_init();
 800bb80:	f7fe fc96 	bl	800a4b0 <wall_init>
	TotalPulse[RIGHT] = 0;
 800bb84:	4b12      	ldr	r3, [pc, #72]	; (800bbd0 <GainTestRWall+0x60>)
 800bb86:	2500      	movs	r5, #0
	TotalPulse[LEFT] = 0;
	TotalPulse[BODY] = 0;

	PIDChangeFlag(L_VELO_PID, 1);
 800bb88:	2101      	movs	r1, #1
 800bb8a:	2004      	movs	r0, #4
	TotalPulse[RIGHT] = 0;
 800bb8c:	605d      	str	r5, [r3, #4]
	TotalPulse[LEFT] = 0;
 800bb8e:	601d      	str	r5, [r3, #0]
	TotalPulse[BODY] = 0;
 800bb90:	609d      	str	r5, [r3, #8]
	PIDChangeFlag(L_VELO_PID, 1);
 800bb92:	f002 fae3 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800bb96:	2101      	movs	r1, #1
 800bb98:	2005      	movs	r0, #5
 800bb9a:	f002 fadf 	bl	800e15c <PIDChangeFlag>
	//PIDChangeFlagStraight(R_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800bb9e:	4629      	mov	r1, r5
 800bba0:	2001      	movs	r0, #1
 800bba2:	f002 fadb 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800bba6:	4629      	mov	r1, r5
 800bba8:	2002      	movs	r0, #2
 800bbaa:	f002 fad7 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 1);
 800bbae:	2101      	movs	r1, #1
 800bbb0:	2003      	movs	r0, #3
 800bbb2:	f002 fad3 	bl	800e15c <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800bbb6:	4b07      	ldr	r3, [pc, #28]	; (800bbd4 <GainTestRWall+0x64>)
 800bbb8:	2400      	movs	r4, #0
	ChangeLED(1);
 800bbba:	2001      	movs	r0, #1
	ExploreVelocity=0;
 800bbbc:	601c      	str	r4, [r3, #0]
	ChangeLED(1);
 800bbbe:	f001 fea3 	bl	800d908 <ChangeLED>
 800bbc2:	4a05      	ldr	r2, [pc, #20]	; (800bbd8 <GainTestRWall+0x68>)
	while(1)
	{
		TargetVelocity[BODY] = 0;
 800bbc4:	4623      	mov	r3, r4
 800bbc6:	6093      	str	r3, [r2, #8]
 800bbc8:	e7fd      	b.n	800bbc6 <GainTestRWall+0x56>
 800bbca:	bf00      	nop
 800bbcc:	20000c38 	.word	0x20000c38
 800bbd0:	20000c78 	.word	0x20000c78
 800bbd4:	20000d6c 	.word	0x20000d6c
 800bbd8:	20000c48 	.word	0x20000c48

0800bbdc <GainTestDWall>:

	}
}
void GainTestDWall()
{
 800bbdc:	b580      	push	{r7, lr}
	IT_mode = EXPLORE;
 800bbde:	4b25      	ldr	r3, [pc, #148]	; (800bc74 <GainTestDWall+0x98>)
 800bbe0:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 800bc84 <GainTestDWall+0xa8>
 800bbe4:	4c24      	ldr	r4, [pc, #144]	; (800bc78 <GainTestDWall+0x9c>)
	ExploreVelocity=0;
	ChangeLED(2);
	while(1)
	{
		TargetVelocity[BODY] = 0;
		printf(": %f,: %f,: %f,: %f\r\n",Photo[FL],Photo[FR],Photo[SL],Photo[SR]);
 800bbe6:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 800bc88 <GainTestDWall+0xac>
	IT_mode = EXPLORE;
 800bbea:	2206      	movs	r2, #6
{
 800bbec:	b086      	sub	sp, #24
	IT_mode = EXPLORE;
 800bbee:	601a      	str	r2, [r3, #0]
	InitExplore();
 800bbf0:	f7ff fdf8 	bl	800b7e4 <InitExplore>
	InitPosition();
 800bbf4:	f7fd f900 	bl	8008df8 <InitPosition>
	wall_init();
 800bbf8:	f7fe fc5a 	bl	800a4b0 <wall_init>
	TotalPulse[RIGHT] = 0;
 800bbfc:	4b1f      	ldr	r3, [pc, #124]	; (800bc7c <GainTestDWall+0xa0>)
 800bbfe:	2600      	movs	r6, #0
	PIDChangeFlag(L_VELO_PID, 1);
 800bc00:	2101      	movs	r1, #1
 800bc02:	2004      	movs	r0, #4
	TotalPulse[RIGHT] = 0;
 800bc04:	605e      	str	r6, [r3, #4]
	TotalPulse[LEFT] = 0;
 800bc06:	601e      	str	r6, [r3, #0]
	TotalPulse[BODY] = 0;
 800bc08:	609e      	str	r6, [r3, #8]
	PIDChangeFlag(L_VELO_PID, 1);
 800bc0a:	f002 faa7 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800bc0e:	2101      	movs	r1, #1
 800bc10:	2005      	movs	r0, #5
 800bc12:	f002 faa3 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 1);
 800bc16:	2101      	movs	r1, #1
 800bc18:	4608      	mov	r0, r1
 800bc1a:	f002 fa9f 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800bc1e:	4631      	mov	r1, r6
 800bc20:	2002      	movs	r0, #2
 800bc22:	f002 fa9b 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800bc26:	2003      	movs	r0, #3
 800bc28:	4631      	mov	r1, r6
 800bc2a:	f002 fa97 	bl	800e15c <PIDChangeFlag>
	ExploreVelocity=0;
 800bc2e:	4b14      	ldr	r3, [pc, #80]	; (800bc80 <GainTestDWall+0xa4>)
 800bc30:	2500      	movs	r5, #0
	ChangeLED(2);
 800bc32:	2002      	movs	r0, #2
	ExploreVelocity=0;
 800bc34:	601d      	str	r5, [r3, #0]
	ChangeLED(2);
 800bc36:	f001 fe67 	bl	800d908 <ChangeLED>
		printf(": %f,: %f,: %f,: %f\r\n",Photo[FL],Photo[FR],Photo[SL],Photo[SR]);
 800bc3a:	6820      	ldr	r0, [r4, #0]
		TargetVelocity[BODY] = 0;
 800bc3c:	f8c9 5008 	str.w	r5, [r9, #8]
		printf(": %f,: %f,: %f,: %f\r\n",Photo[FL],Photo[FR],Photo[SL],Photo[SR]);
 800bc40:	f7fc fbba 	bl	80083b8 <__aeabi_f2d>
 800bc44:	4606      	mov	r6, r0
 800bc46:	6860      	ldr	r0, [r4, #4]
 800bc48:	460f      	mov	r7, r1
 800bc4a:	f7fc fbb5 	bl	80083b8 <__aeabi_f2d>
 800bc4e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bc52:	68a0      	ldr	r0, [r4, #8]
 800bc54:	f7fc fbb0 	bl	80083b8 <__aeabi_f2d>
 800bc58:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bc5c:	68e0      	ldr	r0, [r4, #12]
 800bc5e:	f7fc fbab 	bl	80083b8 <__aeabi_f2d>
 800bc62:	4632      	mov	r2, r6
 800bc64:	e9cd 0100 	strd	r0, r1, [sp]
 800bc68:	463b      	mov	r3, r7
 800bc6a:	4640      	mov	r0, r8
 800bc6c:	f006 fee4 	bl	8012a38 <iprintf>
 800bc70:	e7e3      	b.n	800bc3a <GainTestDWall+0x5e>
 800bc72:	bf00      	nop
 800bc74:	20000c38 	.word	0x20000c38
 800bc78:	20000cb8 	.word	0x20000cb8
 800bc7c:	20000c78 	.word	0x20000c78
 800bc80:	20000d6c 	.word	0x20000d6c
 800bc84:	20000c48 	.word	0x20000c48
 800bc88:	080162e0 	.word	0x080162e0

0800bc8c <GainTestAVelo>:
	}
}

void GainTestAVelo()
{
 800bc8c:	b508      	push	{r3, lr}
	IT_mode = EXPLORE;
 800bc8e:	4b18      	ldr	r3, [pc, #96]	; (800bcf0 <GainTestAVelo+0x64>)
 800bc90:	2206      	movs	r2, #6
 800bc92:	601a      	str	r2, [r3, #0]
	InitExplore();
 800bc94:	f7ff fda6 	bl	800b7e4 <InitExplore>
	InitPosition();
 800bc98:	f7fd f8ae 	bl	8008df8 <InitPosition>
	wall_init();
 800bc9c:	f7fe fc08 	bl	800a4b0 <wall_init>
	TotalPulse[RIGHT] = 0;
 800bca0:	4b14      	ldr	r3, [pc, #80]	; (800bcf4 <GainTestAVelo+0x68>)
 800bca2:	2500      	movs	r5, #0
	TotalPulse[LEFT] = 0;
	TotalPulse[BODY] = 0;

	PIDChangeFlag(L_VELO_PID, 1);
 800bca4:	2101      	movs	r1, #1
 800bca6:	2004      	movs	r0, #4
	TotalPulse[RIGHT] = 0;
 800bca8:	605d      	str	r5, [r3, #4]
	TotalPulse[LEFT] = 0;
 800bcaa:	601d      	str	r5, [r3, #0]
	TotalPulse[BODY] = 0;
 800bcac:	609d      	str	r5, [r3, #8]
	PIDChangeFlag(L_VELO_PID, 1);
 800bcae:	f002 fa55 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800bcb2:	2101      	movs	r1, #1
 800bcb4:	2005      	movs	r0, #5
 800bcb6:	f002 fa51 	bl	800e15c <PIDChangeFlag>
	//PIDChangeFlagStraight(A_VELO_PID);
	PIDChangeFlag(A_VELO_PID, 1);
 800bcba:	4628      	mov	r0, r5
 800bcbc:	2101      	movs	r1, #1
 800bcbe:	f002 fa4d 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800bcc2:	4629      	mov	r1, r5
 800bcc4:	2001      	movs	r0, #1
 800bcc6:	f002 fa49 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800bcca:	4629      	mov	r1, r5
 800bccc:	2002      	movs	r0, #2
 800bcce:	f002 fa45 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800bcd2:	4629      	mov	r1, r5
 800bcd4:	2003      	movs	r0, #3
 800bcd6:	f002 fa41 	bl	800e15c <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800bcda:	4b07      	ldr	r3, [pc, #28]	; (800bcf8 <GainTestAVelo+0x6c>)
 800bcdc:	2400      	movs	r4, #0
	ChangeLED(5);
 800bcde:	2005      	movs	r0, #5
	ExploreVelocity=0;
 800bce0:	601c      	str	r4, [r3, #0]
	ChangeLED(5);
 800bce2:	f001 fe11 	bl	800d908 <ChangeLED>
 800bce6:	4a05      	ldr	r2, [pc, #20]	; (800bcfc <GainTestAVelo+0x70>)
	while(1)
	{
		TargetVelocity[BODY] = 0;
 800bce8:	4623      	mov	r3, r4
 800bcea:	6093      	str	r3, [r2, #8]
 800bcec:	e7fd      	b.n	800bcea <GainTestAVelo+0x5e>
 800bcee:	bf00      	nop
 800bcf0:	20000c38 	.word	0x20000c38
 800bcf4:	20000c78 	.word	0x20000c78
 800bcf8:	20000d6c 	.word	0x20000d6c
 800bcfc:	20000c48 	.word	0x20000c48

0800bd00 <WritingFree>:
		//printf("%f, %f\r\n", AngularV, Angle);

	}
}
void WritingFree()
{
 800bd00:	b508      	push	{r3, lr}
	IT_mode = WRITINGFREE;
 800bd02:	4b1a      	ldr	r3, [pc, #104]	; (800bd6c <WritingFree+0x6c>)
 800bd04:	2507      	movs	r5, #7
 800bd06:	601d      	str	r5, [r3, #0]

	InitExplore();
 800bd08:	f7ff fd6c 	bl	800b7e4 <InitExplore>

	printf("3\r\n");
 800bd0c:	4818      	ldr	r0, [pc, #96]	; (800bd70 <WritingFree+0x70>)
 800bd0e:	f006 ff1b 	bl	8012b48 <puts>

	InitPosition();
 800bd12:	f7fd f871 	bl	8008df8 <InitPosition>

	wall_init();
 800bd16:	f7fe fbcb 	bl	800a4b0 <wall_init>
	printf("4\r\n");
 800bd1a:	4816      	ldr	r0, [pc, #88]	; (800bd74 <WritingFree+0x74>)
 800bd1c:	f006 ff14 	bl	8012b48 <puts>

	TotalPulse[RIGHT] = 0;
 800bd20:	4b15      	ldr	r3, [pc, #84]	; (800bd78 <WritingFree+0x78>)
 800bd22:	2400      	movs	r4, #0
	TotalPulse[LEFT] = 0;
	TotalPulse[BODY] = 0;

	PIDChangeFlag(L_VELO_PID, 1);
 800bd24:	2101      	movs	r1, #1
 800bd26:	2004      	movs	r0, #4
	TotalPulse[RIGHT] = 0;
 800bd28:	605c      	str	r4, [r3, #4]
	TotalPulse[LEFT] = 0;
 800bd2a:	601c      	str	r4, [r3, #0]
	TotalPulse[BODY] = 0;
 800bd2c:	609c      	str	r4, [r3, #8]
	PIDChangeFlag(L_VELO_PID, 1);
 800bd2e:	f002 fa15 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800bd32:	2101      	movs	r1, #1
 800bd34:	2005      	movs	r0, #5
 800bd36:	f002 fa11 	bl	800e15c <PIDChangeFlag>

	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800bd3a:	4621      	mov	r1, r4
 800bd3c:	2001      	movs	r0, #1
 800bd3e:	f002 fa0d 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800bd42:	4621      	mov	r1, r4
 800bd44:	2002      	movs	r0, #2
 800bd46:	f002 fa09 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800bd4a:	2003      	movs	r0, #3
 800bd4c:	4621      	mov	r1, r4
 800bd4e:	f002 fa05 	bl	800e15c <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800bd52:	4b0a      	ldr	r3, [pc, #40]	; (800bd7c <WritingFree+0x7c>)
 800bd54:	2200      	movs	r2, #0
	ChangeLED(7);
 800bd56:	4628      	mov	r0, r5
	ExploreVelocity=0;
 800bd58:	601a      	str	r2, [r3, #0]
	ChangeLED(7);
 800bd5a:	f001 fdd5 	bl	800d908 <ChangeLED>


	while(1)
	{
		Motor_Switch( 500, 500 );
 800bd5e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800bd62:	4608      	mov	r0, r1
 800bd64:	f001 fe5c 	bl	800da20 <Motor_Switch>
 800bd68:	e7f9      	b.n	800bd5e <WritingFree+0x5e>
 800bd6a:	bf00      	nop
 800bd6c:	20000c38 	.word	0x20000c38
 800bd70:	08016348 	.word	0x08016348
 800bd74:	0801634c 	.word	0x0801634c
 800bd78:	20000c78 	.word	0x20000c78
 800bd7c:	20000d6c 	.word	0x20000d6c

0800bd80 <FastestRun>:
	}
	//
}

void FastestRun()
{
 800bd80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd84:	ed2d 8b02 	vpush	{d8}
	IT_mode = EXPLORE;
 800bd88:	4bb4      	ldr	r3, [pc, #720]	; (800c05c <FastestRun+0x2dc>)
	InitPosition();


	wall_init();

	TotalPulse[RIGHT] = 0;
 800bd8a:	4eb5      	ldr	r6, [pc, #724]	; (800c060 <FastestRun+0x2e0>)
{
 800bd8c:	b085      	sub	sp, #20
	IT_mode = EXPLORE;
 800bd8e:	2206      	movs	r2, #6
	HAL_Delay(100);
 800bd90:	2064      	movs	r0, #100	; 0x64
	IT_mode = EXPLORE;
 800bd92:	601a      	str	r2, [r3, #0]
	HAL_Delay(100);
 800bd94:	f002 fb98 	bl	800e4c8 <HAL_Delay>
	int8_t mode=1;
 800bd98:	aa04      	add	r2, sp, #16
 800bd9a:	2401      	movs	r4, #1
 800bd9c:	f802 4d02 	strb.w	r4, [r2, #-2]!
	  ModeSelect( 1, 2, &mode);
 800bda0:	2102      	movs	r1, #2
 800bda2:	4620      	mov	r0, r4
 800bda4:	f002 fab4 	bl	800e310 <ModeSelect>
	  Signal( mode );
 800bda8:	f99d 000e 	ldrsb.w	r0, [sp, #14]
 800bdac:	f002 fa44 	bl	800e238 <Signal>
		HAL_Delay(100);
 800bdb0:	2064      	movs	r0, #100	; 0x64
 800bdb2:	f002 fb89 	bl	800e4c8 <HAL_Delay>
		  int8_t mode2=1;
 800bdb6:	aa04      	add	r2, sp, #16
		  ModeSelect( 1, 4, &mode2);
 800bdb8:	2104      	movs	r1, #4
		  int8_t mode2=1;
 800bdba:	f802 4d01 	strb.w	r4, [r2, #-1]!
		  ModeSelect( 1, 4, &mode2);
 800bdbe:	4620      	mov	r0, r4
 800bdc0:	f002 faa6 	bl	800e310 <ModeSelect>
		  Signal( mode2 );
 800bdc4:	f99d 000f 	ldrsb.w	r0, [sp, #15]
 800bdc8:	f002 fa36 	bl	800e238 <Signal>
	TotalPulse[RIGHT] = 0;
 800bdcc:	2500      	movs	r5, #0
		  PhotoSwitch();
 800bdce:	f002 fa75 	bl	800e2bc <PhotoSwitch>
	InitFastest();
 800bdd2:	f7ff fdb7 	bl	800b944 <InitFastest>
	InitPosition();
 800bdd6:	f7fd f80f 	bl	8008df8 <InitPosition>
	wall_init();
 800bdda:	f7fe fb69 	bl	800a4b0 <wall_init>
	TotalPulse[LEFT] = 0;
	TotalPulse[BODY] = 0;

	PIDChangeFlag(L_VELO_PID, 1);
 800bdde:	4621      	mov	r1, r4
 800bde0:	2004      	movs	r0, #4
	TotalPulse[RIGHT] = 0;
 800bde2:	6075      	str	r5, [r6, #4]
	TotalPulse[LEFT] = 0;
 800bde4:	6035      	str	r5, [r6, #0]
	TotalPulse[BODY] = 0;
 800bde6:	60b5      	str	r5, [r6, #8]
	PIDChangeFlag(L_VELO_PID, 1);
 800bde8:	f002 f9b8 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800bdec:	4621      	mov	r1, r4
 800bdee:	2005      	movs	r0, #5
 800bdf0:	f002 f9b4 	bl	800e15c <PIDChangeFlag>
	printf(": BODY %d, LEFT %d, RIGHT %d\r\n",TotalPulse[BODY],TotalPulse[LEFT],TotalPulse[RIGHT]);
 800bdf4:	68b1      	ldr	r1, [r6, #8]
 800bdf6:	489b      	ldr	r0, [pc, #620]	; (800c064 <FastestRun+0x2e4>)
 800bdf8:	6832      	ldr	r2, [r6, #0]
 800bdfa:	6873      	ldr	r3, [r6, #4]
 800bdfc:	f006 fe1c 	bl	8012a38 <iprintf>
	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800be00:	4629      	mov	r1, r5
 800be02:	4620      	mov	r0, r4
 800be04:	f002 f9aa 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800be08:	4629      	mov	r1, r5
 800be0a:	2002      	movs	r0, #2
 800be0c:	f002 f9a6 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800be10:	4629      	mov	r1, r5
 800be12:	2003      	movs	r0, #3
 800be14:	f002 f9a2 	bl	800e15c <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);

	char turn_mode = 'T';
	if(mode == 1)
 800be18:	f99d 300e 	ldrsb.w	r3, [sp, #14]
 800be1c:	42a3      	cmp	r3, r4
 800be1e:	f000 80fa 	beq.w	800c016 <FastestRun+0x296>
		ExploreVelocity = 400;
		turn_mode = 'T';
	}
	else if(mode == 2)
	{
		turn_mode = 'S';
 800be22:	2b02      	cmp	r3, #2
 800be24:	f8df 82b8 	ldr.w	r8, [pc, #696]	; 800c0e0 <FastestRun+0x360>
 800be28:	bf14      	ite	ne
 800be2a:	f04f 0a54 	movne.w	sl, #84	; 0x54
 800be2e:	f04f 0a53 	moveq.w	sl, #83	; 0x53
	}

	switch(mode2)
 800be32:	f99d 300f 	ldrsb.w	r3, [sp, #15]
 800be36:	3b01      	subs	r3, #1
 800be38:	2b03      	cmp	r3, #3
 800be3a:	d815      	bhi.n	800be68 <FastestRun+0xe8>
 800be3c:	e8df f013 	tbh	[pc, r3, lsl #1]
 800be40:	00fe0158 	.word	0x00fe0158
 800be44:	000400f3 	.word	0x000400f3
		Sla.Theta1 = 30;
		Sla.Theta2 = 60;
		Sla.Theta3 = 90;
		break;
	case 4:
		ExploreVelocity=300;
 800be48:	4a87      	ldr	r2, [pc, #540]	; (800c068 <FastestRun+0x2e8>)
		Sla.Pre = 3;
 800be4a:	4b88      	ldr	r3, [pc, #544]	; (800c06c <FastestRun+0x2ec>)
		ExploreVelocity=300;
 800be4c:	f8c8 2000 	str.w	r2, [r8]
		Sla.Pre = 3;
 800be50:	4a87      	ldr	r2, [pc, #540]	; (800c070 <FastestRun+0x2f0>)
 800be52:	601a      	str	r2, [r3, #0]
		Sla.Fol = 5;
		Sla.Alpha = 0.117;
 800be54:	4887      	ldr	r0, [pc, #540]	; (800c074 <FastestRun+0x2f4>)
		Sla.Theta1 = 30;
		Sla.Theta2 = 60;
 800be56:	4988      	ldr	r1, [pc, #544]	; (800c078 <FastestRun+0x2f8>)
		Sla.Fol = 5;
 800be58:	4a88      	ldr	r2, [pc, #544]	; (800c07c <FastestRun+0x2fc>)
 800be5a:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.117;
 800be5c:	6098      	str	r0, [r3, #8]
		Sla.Theta3 = 90;
 800be5e:	4a88      	ldr	r2, [pc, #544]	; (800c080 <FastestRun+0x300>)
		Sla.Theta1 = 30;
 800be60:	4888      	ldr	r0, [pc, #544]	; (800c084 <FastestRun+0x304>)
 800be62:	6118      	str	r0, [r3, #16]
		Sla.Theta2 = 60;
 800be64:	6159      	str	r1, [r3, #20]
		Sla.Theta3 = 90;
 800be66:	619a      	str	r2, [r3, #24]
		break;

	}

	ChangeLED(4);
 800be68:	2004      	movs	r0, #4
 800be6a:	f001 fd4d 	bl	800d908 <ChangeLED>

	VelocityMax = false;
 800be6e:	4b86      	ldr	r3, [pc, #536]	; (800c088 <FastestRun+0x308>)

	SearchOrFast = 1;
 800be70:	f8df 9270 	ldr.w	r9, [pc, #624]	; 800c0e4 <FastestRun+0x364>
//			HAL_Delay(300);
//			break;
//	}
	//shiftPos();

	TargetVelocity[BODY] = 0;
 800be74:	ed9f 8a85 	vldr	s16, [pc, #532]	; 800c08c <FastestRun+0x30c>
 800be78:	4a85      	ldr	r2, [pc, #532]	; (800c090 <FastestRun+0x310>)
	Calc = SearchOrFast;
 800be7a:	4f86      	ldr	r7, [pc, #536]	; (800c094 <FastestRun+0x314>)
	Acceleration = 0;
 800be7c:	4d86      	ldr	r5, [pc, #536]	; (800c098 <FastestRun+0x318>)
	TargetAngularV = 0;
 800be7e:	4887      	ldr	r0, [pc, #540]	; (800c09c <FastestRun+0x31c>)
	TargetAngle = 0;
 800be80:	4987      	ldr	r1, [pc, #540]	; (800c0a0 <FastestRun+0x320>)
        	case back:
        		//U.
        		Calc = 1;//1
        		GoBack();
        		Calc = SearchOrFast;
        		GoStraight(90, ExploreVelocity , AddVelocity);
 800be82:	eddf 8a88 	vldr	s17, [pc, #544]	; 800c0a4 <FastestRun+0x324>
 800be86:	f8df b260 	ldr.w	fp, [pc, #608]	; 800c0e8 <FastestRun+0x368>
	VelocityMax = false;
 800be8a:	2400      	movs	r4, #0
 800be8c:	701c      	strb	r4, [r3, #0]
	SearchOrFast = 1;
 800be8e:	2301      	movs	r3, #1
 800be90:	f8c9 3000 	str.w	r3, [r9]
	Calc = SearchOrFast;
 800be94:	f8d9 3000 	ldr.w	r3, [r9]
 800be98:	603b      	str	r3, [r7, #0]
	Angle = 0;
 800be9a:	4b83      	ldr	r3, [pc, #524]	; (800c0a8 <FastestRun+0x328>)
	TargetVelocity[BODY] = 0;
 800be9c:	ed82 8a02 	vstr	s16, [r2, #8]
	goal_edge_num = GOAL_SIZE_X;
 800bea0:	4a82      	ldr	r2, [pc, #520]	; (800c0ac <FastestRun+0x32c>)
	Acceleration = 0;
 800bea2:	ed85 8a00 	vstr	s16, [r5]
	goal_edge_num = GOAL_SIZE_X;
 800bea6:	2602      	movs	r6, #2
	TargetAngularV = 0;
 800bea8:	ed80 8a00 	vstr	s16, [r0]
	PIDReset(L_VELO_PID);
 800beac:	2004      	movs	r0, #4
	goal_edge_num = GOAL_SIZE_X;
 800beae:	7016      	strb	r6, [r2, #0]
	TargetAngle = 0;
 800beb0:	ed81 8a00 	vstr	s16, [r1]
	Angle = 0;
 800beb4:	ed83 8a00 	vstr	s16, [r3]
	PIDReset(L_VELO_PID);
 800beb8:	f002 f958 	bl	800e16c <PIDReset>
	PIDReset(R_VELO_PID);
 800bebc:	2005      	movs	r0, #5
 800bebe:	f002 f955 	bl	800e16c <PIDReset>
	PIDReset(A_VELO_PID);
 800bec2:	4620      	mov	r0, r4
 800bec4:	f002 f952 	bl	800e16c <PIDReset>
	PIDReset(L_WALL_PID);
 800bec8:	4630      	mov	r0, r6
 800beca:	f002 f94f 	bl	800e16c <PIDReset>
	PIDReset(R_WALL_PID);
 800bece:	2003      	movs	r0, #3
 800bed0:	f002 f94c 	bl	800e16c <PIDReset>
	initSearchData(&my_map, &my_mouse);
 800bed4:	4976      	ldr	r1, [pc, #472]	; (800c0b0 <FastestRun+0x330>)
 800bed6:	4877      	ldr	r0, [pc, #476]	; (800c0b4 <FastestRun+0x334>)
 800bed8:	460d      	mov	r5, r1
 800beda:	f001 f8d7 	bl	800d08c <initSearchData>
	flashCopyNodesToRam(); //existence
 800bede:	f7fe fc89 	bl	800a7f4 <flashCopyNodesToRam>
	updateAllNodeWeight(&my_map, GOAL_X, GOAL_Y, GOAL_SIZE_X, GOAL_SIZE_Y, 0x03);
 800bee2:	2207      	movs	r2, #7
 800bee4:	2103      	movs	r1, #3
 800bee6:	4633      	mov	r3, r6
 800bee8:	9600      	str	r6, [sp, #0]
 800beea:	9101      	str	r1, [sp, #4]
 800beec:	4871      	ldr	r0, [pc, #452]	; (800c0b4 <FastestRun+0x334>)
 800beee:	4611      	mov	r1, r2
 800bef0:	f7fe ff6e 	bl	800add0 <updateAllNodeWeight>
	HAL_Delay(200);
 800bef4:	20c8      	movs	r0, #200	; 0xc8
 800bef6:	f002 fae7 	bl	800e4c8 <HAL_Delay>
	Accel(61.5, ExploreVelocity);
 800befa:	edd8 0a00 	vldr	s1, [r8]
 800befe:	ed9f 0a6e 	vldr	s0, [pc, #440]	; 800c0b8 <FastestRun+0x338>
        shiftState(&my_mouse);
 800bf02:	462e      	mov	r6, r5
	Accel(61.5, ExploreVelocity);
 800bf04:	f7fd fca4 	bl	8009850 <Accel>
    while(! ((my_mouse.goal_lesser.x <= my_mouse.next.pos.x && my_mouse.next.pos.x <= my_mouse.goal_larger.x) && (my_mouse.goal_lesser.y <= my_mouse.next.pos.y && my_mouse.next.pos.y <= my_mouse.goal_larger.y)))
 800bf08:	7d2b      	ldrb	r3, [r5, #20]
 800bf0a:	782a      	ldrb	r2, [r5, #0]
 800bf0c:	429a      	cmp	r2, r3
 800bf0e:	d809      	bhi.n	800bf24 <FastestRun+0x1a4>
 800bf10:	78aa      	ldrb	r2, [r5, #2]
 800bf12:	429a      	cmp	r2, r3
 800bf14:	d306      	bcc.n	800bf24 <FastestRun+0x1a4>
 800bf16:	7d6b      	ldrb	r3, [r5, #21]
 800bf18:	786a      	ldrb	r2, [r5, #1]
 800bf1a:	429a      	cmp	r2, r3
 800bf1c:	d802      	bhi.n	800bf24 <FastestRun+0x1a4>
 800bf1e:	78ea      	ldrb	r2, [r5, #3]
 800bf20:	429a      	cmp	r2, r3
 800bf22:	d260      	bcs.n	800bfe6 <FastestRun+0x266>
        shiftState(&my_mouse);
 800bf24:	4630      	mov	r0, r6
 800bf26:	f7ff fc51 	bl	800b7cc <shiftState>
        my_mouse.next.node = getNextNode(&my_map, my_mouse.now.car, my_mouse.now.node, 0x03);//. . fff
 800bf2a:	2303      	movs	r3, #3
 800bf2c:	692a      	ldr	r2, [r5, #16]
 800bf2e:	7aa9      	ldrb	r1, [r5, #10]
 800bf30:	4860      	ldr	r0, [pc, #384]	; (800c0b4 <FastestRun+0x334>)
 800bf32:	f7ff f86f 	bl	800b014 <getNextNode>
        getNextState(&(my_mouse.now),&(my_mouse.next),my_mouse.next.node);
 800bf36:	4961      	ldr	r1, [pc, #388]	; (800c0bc <FastestRun+0x33c>)
        my_mouse.next.node = getNextNode(&my_map, my_mouse.now.car, my_mouse.now.node, 0x03);//. . fff
 800bf38:	61e8      	str	r0, [r5, #28]
 800bf3a:	4602      	mov	r2, r0
        getNextState(&(my_mouse.now),&(my_mouse.next),my_mouse.next.node);
 800bf3c:	f1a1 000c 	sub.w	r0, r1, #12
 800bf40:	f7ff fad6 	bl	800b4f0 <getNextState>
        	switch(my_mouse.next.dir)
 800bf44:	7deb      	ldrb	r3, [r5, #23]
        AddVelocity = 0;
 800bf46:	ed8b 8a00 	vstr	s16, [fp]
        	switch(my_mouse.next.dir)
 800bf4a:	2b05      	cmp	r3, #5
 800bf4c:	d80a      	bhi.n	800bf64 <FastestRun+0x1e4>
 800bf4e:	e8df f003 	tbb	[pc, r3]
 800bf52:	400b      	.short	0x400b
 800bf54:	03162135 	.word	0x03162135
        		Calc = SearchOrFast;
        		TurnLeft(turn_mode);
        		break;
        	case left:
        		//
        		Calc = SearchOrFast;
 800bf58:	f8d9 3000 	ldr.w	r3, [r9]
 800bf5c:	603b      	str	r3, [r7, #0]
        		TurnLeft(turn_mode);
 800bf5e:	4650      	mov	r0, sl
 800bf60:	f7fd ff14 	bl	8009d8c <TurnLeft>
        		break;
        	}
        cnt++;
 800bf64:	3401      	adds	r4, #1
 800bf66:	e7cf      	b.n	800bf08 <FastestRun+0x188>
        		Calc = SearchOrFast;
 800bf68:	f8d9 3000 	ldr.w	r3, [r9]
        		GoStraight(90, ExploreVelocity , 0);
 800bf6c:	edd8 0a00 	vldr	s1, [r8]
        		Calc = SearchOrFast;
 800bf70:	603b      	str	r3, [r7, #0]
        		GoStraight(90, ExploreVelocity , 0);
 800bf72:	2000      	movs	r0, #0
 800bf74:	eeb0 0a68 	vmov.f32	s0, s17
 800bf78:	f7fd fd9e 	bl	8009ab8 <GoStraight>
        		break;
 800bf7c:	e7f2      	b.n	800bf64 <FastestRun+0x1e4>
        		Calc = 1;//1
 800bf7e:	2301      	movs	r3, #1
 800bf80:	603b      	str	r3, [r7, #0]
        		GoBack();
 800bf82:	f7fd ff3f 	bl	8009e04 <GoBack>
        		Calc = SearchOrFast;
 800bf86:	f8d9 3000 	ldr.w	r3, [r9]
 800bf8a:	603b      	str	r3, [r7, #0]
        		TurnLeft(turn_mode);
 800bf8c:	4650      	mov	r0, sl
 800bf8e:	f7fd fefd 	bl	8009d8c <TurnLeft>
        		break;
 800bf92:	e7e7      	b.n	800bf64 <FastestRun+0x1e4>
        		Calc = 1;//1
 800bf94:	2301      	movs	r3, #1
 800bf96:	603b      	str	r3, [r7, #0]
        		GoBack();
 800bf98:	f7fd ff34 	bl	8009e04 <GoBack>
        		GoStraight(90, ExploreVelocity , AddVelocity);
 800bf9c:	eddb 7a00 	vldr	s15, [fp]
        		Calc = SearchOrFast;
 800bfa0:	f8d9 3000 	ldr.w	r3, [r9]
        		GoStraight(90, ExploreVelocity , AddVelocity);
 800bfa4:	edd8 0a00 	vldr	s1, [r8]
        		Calc = SearchOrFast;
 800bfa8:	603b      	str	r3, [r7, #0]
        		GoStraight(90, ExploreVelocity , AddVelocity);
 800bfaa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bfae:	eeb0 0a68 	vmov.f32	s0, s17
 800bfb2:	ee17 0a90 	vmov	r0, s15
 800bfb6:	f7fd fd7f 	bl	8009ab8 <GoStraight>
        		break;
 800bfba:	e7d3      	b.n	800bf64 <FastestRun+0x1e4>
        		Calc = 1;//1
 800bfbc:	2301      	movs	r3, #1
 800bfbe:	603b      	str	r3, [r7, #0]
        		GoBack();
 800bfc0:	f7fd ff20 	bl	8009e04 <GoBack>
        		Calc = SearchOrFast;
 800bfc4:	f8d9 3000 	ldr.w	r3, [r9]
 800bfc8:	603b      	str	r3, [r7, #0]
        		TurnRight(turn_mode);
 800bfca:	4650      	mov	r0, sl
 800bfcc:	f7fd fea0 	bl	8009d10 <TurnRight>
        		break;
 800bfd0:	e7c8      	b.n	800bf64 <FastestRun+0x1e4>
        		ChangeLED(1);
 800bfd2:	2001      	movs	r0, #1
 800bfd4:	f001 fc98 	bl	800d908 <ChangeLED>
        		Calc = SearchOrFast;
 800bfd8:	f8d9 3000 	ldr.w	r3, [r9]
 800bfdc:	603b      	str	r3, [r7, #0]
        		TurnRight(turn_mode);
 800bfde:	4650      	mov	r0, sl
 800bfe0:	f7fd fe96 	bl	8009d10 <TurnRight>
        		break;
 800bfe4:	e7be      	b.n	800bf64 <FastestRun+0x1e4>
//    outputDataToFile(maze);

	//fast_run( X_GOAL_LESSER, Y_GOAL_LESSER,X_GOAL_LARGER,Y_GOAL_LARGER, turn_mode,0x03);

	//
	Decel(45,0);
 800bfe6:	eddf 0a29 	vldr	s1, [pc, #164]	; 800c08c <FastestRun+0x30c>
 800bfea:	ed9f 0a35 	vldr	s0, [pc, #212]	; 800c0c0 <FastestRun+0x340>
 800bfee:	4d31      	ldr	r5, [pc, #196]	; (800c0b4 <FastestRun+0x334>)
	//
	Signal(7);

	while(1)
	{
		printf(": : %d, : %d\r\n",cnt, my_map.RawNode[0][1].weight);
 800bff0:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 800c0ec <FastestRun+0x36c>
		printAllWeight(&my_map, &(my_mouse.now.pos));
 800bff4:	4f33      	ldr	r7, [pc, #204]	; (800c0c4 <FastestRun+0x344>)
	Decel(45,0);
 800bff6:	f7fd fcaf 	bl	8009958 <Decel>
	Signal(7);
 800bffa:	2007      	movs	r0, #7
 800bffc:	f002 f91c 	bl	800e238 <Signal>
		printAllWeight(&my_map, &(my_mouse.now.pos));
 800c000:	462e      	mov	r6, r5
		printf(": : %d, : %d\r\n",cnt, my_map.RawNode[0][1].weight);
 800c002:	4621      	mov	r1, r4
 800c004:	896a      	ldrh	r2, [r5, #10]
 800c006:	4640      	mov	r0, r8
 800c008:	f006 fd16 	bl	8012a38 <iprintf>
		printAllWeight(&my_map, &(my_mouse.now.pos));
 800c00c:	4639      	mov	r1, r7
 800c00e:	4630      	mov	r0, r6
 800c010:	f7fe fc3a 	bl	800a888 <printAllWeight>
 800c014:	e7f5      	b.n	800c002 <FastestRun+0x282>
		ExploreVelocity = 400;
 800c016:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 800c0e0 <FastestRun+0x360>
 800c01a:	4b2b      	ldr	r3, [pc, #172]	; (800c0c8 <FastestRun+0x348>)
 800c01c:	f8c8 3000 	str.w	r3, [r8]
		turn_mode = 'T';
 800c020:	f04f 0a54 	mov.w	sl, #84	; 0x54
 800c024:	e705      	b.n	800be32 <FastestRun+0xb2>
		ExploreVelocity=180;
 800c026:	4a29      	ldr	r2, [pc, #164]	; (800c0cc <FastestRun+0x34c>)
		Sla.Pre = 2;
 800c028:	4b10      	ldr	r3, [pc, #64]	; (800c06c <FastestRun+0x2ec>)
		ExploreVelocity=180;
 800c02a:	f8c8 2000 	str.w	r2, [r8]
		Sla.Pre = 2;
 800c02e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800c032:	601a      	str	r2, [r3, #0]
		Sla.Alpha = 0.04;
 800c034:	4826      	ldr	r0, [pc, #152]	; (800c0d0 <FastestRun+0x350>)
		Sla.Theta2 = 60;
 800c036:	4910      	ldr	r1, [pc, #64]	; (800c078 <FastestRun+0x2f8>)
		Sla.Fol = 3.5;
 800c038:	4a26      	ldr	r2, [pc, #152]	; (800c0d4 <FastestRun+0x354>)
 800c03a:	e70e      	b.n	800be5a <FastestRun+0xda>
		Sla.Pre = 5;
 800c03c:	4b0b      	ldr	r3, [pc, #44]	; (800c06c <FastestRun+0x2ec>)
		Sla.Alpha = 0.0273;
 800c03e:	4a26      	ldr	r2, [pc, #152]	; (800c0d8 <FastestRun+0x358>)
		ExploreVelocity=135;
 800c040:	4926      	ldr	r1, [pc, #152]	; (800c0dc <FastestRun+0x35c>)
		Sla.Alpha = 0.0273;
 800c042:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800c044:	4a0f      	ldr	r2, [pc, #60]	; (800c084 <FastestRun+0x304>)
		Sla.Theta2 = 60;
 800c046:	480c      	ldr	r0, [pc, #48]	; (800c078 <FastestRun+0x2f8>)
		ExploreVelocity=135;
 800c048:	f8c8 1000 	str.w	r1, [r8]
		Sla.Theta1 = 30;
 800c04c:	611a      	str	r2, [r3, #16]
		Sla.Theta3 = 90;
 800c04e:	490c      	ldr	r1, [pc, #48]	; (800c080 <FastestRun+0x300>)
		Sla.Pre = 5;
 800c050:	4a0a      	ldr	r2, [pc, #40]	; (800c07c <FastestRun+0x2fc>)
		Sla.Theta2 = 60;
 800c052:	6158      	str	r0, [r3, #20]
		Sla.Theta3 = 90;
 800c054:	6199      	str	r1, [r3, #24]
		Sla.Pre = 5;
 800c056:	601a      	str	r2, [r3, #0]
		Sla.Fol = 5;
 800c058:	605a      	str	r2, [r3, #4]
		break;
 800c05a:	e705      	b.n	800be68 <FastestRun+0xe8>
 800c05c:	20000c38 	.word	0x20000c38
 800c060:	20000c78 	.word	0x20000c78
 800c064:	0801622c 	.word	0x0801622c
 800c068:	43960000 	.word	0x43960000
 800c06c:	20000c90 	.word	0x20000c90
 800c070:	40400000 	.word	0x40400000
 800c074:	3def9db2 	.word	0x3def9db2
 800c078:	42700000 	.word	0x42700000
 800c07c:	40a00000 	.word	0x40a00000
 800c080:	42b40000 	.word	0x42b40000
 800c084:	41f00000 	.word	0x41f00000
 800c088:	20000d6a 	.word	0x20000d6a
 800c08c:	00000000 	.word	0x00000000
 800c090:	20000c48 	.word	0x20000c48
 800c094:	20000ee8 	.word	0x20000ee8
 800c098:	2000022c 	.word	0x2000022c
 800c09c:	20000c58 	.word	0x20000c58
 800c0a0:	20000240 	.word	0x20000240
 800c0a4:	42b40000 	.word	0x42b40000
 800c0a8:	20000230 	.word	0x20000230
 800c0ac:	20000c74 	.word	0x20000c74
 800c0b0:	200004e8 	.word	0x200004e8
 800c0b4:	20000694 	.word	0x20000694
 800c0b8:	42760000 	.word	0x42760000
 800c0bc:	200004fc 	.word	0x200004fc
 800c0c0:	42340000 	.word	0x42340000
 800c0c4:	200004f0 	.word	0x200004f0
 800c0c8:	43c80000 	.word	0x43c80000
 800c0cc:	43340000 	.word	0x43340000
 800c0d0:	3d23d70a 	.word	0x3d23d70a
 800c0d4:	40600000 	.word	0x40600000
 800c0d8:	3cdfa440 	.word	0x3cdfa440
 800c0dc:	43070000 	.word	0x43070000
 800c0e0:	20000d6c 	.word	0x20000d6c
 800c0e4:	20000ee4 	.word	0x20000ee4
 800c0e8:	20000c54 	.word	0x20000c54
 800c0ec:	0801628c 	.word	0x0801628c
		Sla.Pre = 7;//9;
 800c0f0:	4b07      	ldr	r3, [pc, #28]	; (800c110 <FastestRun+0x390>)
		ExploreVelocity=90;
 800c0f2:	4a08      	ldr	r2, [pc, #32]	; (800c114 <FastestRun+0x394>)
 800c0f4:	f8c8 2000 	str.w	r2, [r8]
		Sla.Theta3 = 90;
 800c0f8:	619a      	str	r2, [r3, #24]
		Sla.Pre = 7;//9;
 800c0fa:	4a07      	ldr	r2, [pc, #28]	; (800c118 <FastestRun+0x398>)
 800c0fc:	601a      	str	r2, [r3, #0]
		Sla.Fol = 11;//13;
 800c0fe:	4a07      	ldr	r2, [pc, #28]	; (800c11c <FastestRun+0x39c>)
		Sla.Alpha = 0.014;
 800c100:	4807      	ldr	r0, [pc, #28]	; (800c120 <FastestRun+0x3a0>)
		Sla.Theta2 = 60;
 800c102:	4908      	ldr	r1, [pc, #32]	; (800c124 <FastestRun+0x3a4>)
		Sla.Fol = 11;//13;
 800c104:	605a      	str	r2, [r3, #4]
		Sla.Theta1 = 30;
 800c106:	4a08      	ldr	r2, [pc, #32]	; (800c128 <FastestRun+0x3a8>)
		Sla.Alpha = 0.014;
 800c108:	6098      	str	r0, [r3, #8]
		Sla.Theta1 = 30;
 800c10a:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800c10c:	6159      	str	r1, [r3, #20]
		break;
 800c10e:	e6ab      	b.n	800be68 <FastestRun+0xe8>
 800c110:	20000c90 	.word	0x20000c90
 800c114:	42b40000 	.word	0x42b40000
 800c118:	40e00000 	.word	0x40e00000
 800c11c:	41300000 	.word	0x41300000
 800c120:	3c656042 	.word	0x3c656042
 800c124:	42700000 	.word	0x42700000
 800c128:	41f00000 	.word	0x41f00000

0800c12c <Explore>:
	}
}
void Explore()
{
 800c12c:	b5f0      	push	{r4, r5, r6, r7, lr}
	IT_mode = EXPLORE;
 800c12e:	4b71      	ldr	r3, [pc, #452]	; (800c2f4 <Explore+0x1c8>)
{
 800c130:	b083      	sub	sp, #12
	IT_mode = EXPLORE;
 800c132:	2206      	movs	r2, #6
	//IT_mode = WRITINGFREE;
	//70~6RAM
	//flashram
	//flashram

	HAL_Delay(100);
 800c134:	2064      	movs	r0, #100	; 0x64
	IT_mode = EXPLORE;
 800c136:	601a      	str	r2, [r3, #0]
	HAL_Delay(100);
 800c138:	f002 f9c6 	bl	800e4c8 <HAL_Delay>
	int8_t mode=1;
 800c13c:	aa02      	add	r2, sp, #8
 800c13e:	2401      	movs	r4, #1
 800c140:	f802 4d02 	strb.w	r4, [r2, #-2]!
	ModeSelect( 1, 2, &mode);
 800c144:	2102      	movs	r1, #2
 800c146:	4620      	mov	r0, r4
 800c148:	f002 f8e2 	bl	800e310 <ModeSelect>
	Signal( mode );
 800c14c:	f99d 0006 	ldrsb.w	r0, [sp, #6]
 800c150:	f002 f872 	bl	800e238 <Signal>
	HAL_Delay(100);
 800c154:	2064      	movs	r0, #100	; 0x64
 800c156:	f002 f9b7 	bl	800e4c8 <HAL_Delay>

	int8_t mode2=1;
 800c15a:	aa02      	add	r2, sp, #8
	ModeSelect( 1, 4, &mode2);
 800c15c:	2104      	movs	r1, #4
	int8_t mode2=1;
 800c15e:	f802 4d01 	strb.w	r4, [r2, #-1]!
	ModeSelect( 1, 4, &mode2);
 800c162:	4620      	mov	r0, r4
 800c164:	f002 f8d4 	bl	800e310 <ModeSelect>
	Signal( mode2 );
 800c168:	f99d 0007 	ldrsb.w	r0, [sp, #7]
 800c16c:	f002 f864 	bl	800e238 <Signal>
	PhotoSwitch();
 800c170:	f002 f8a4 	bl	800e2bc <PhotoSwitch>
	//printf("test\r\n");
	InitExplore();
 800c174:	f7ff fb36 	bl	800b7e4 <InitExplore>
	InitPosition();
 800c178:	f7fc fe3e 	bl	8008df8 <InitPosition>
	printf("\r\n");
 800c17c:	485e      	ldr	r0, [pc, #376]	; (800c2f8 <Explore+0x1cc>)
 800c17e:	f006 fce3 	bl	8012b48 <puts>
	wall_init();
 800c182:	f7fe f995 	bl	800a4b0 <wall_init>

	printf("\r\n");
 800c186:	485d      	ldr	r0, [pc, #372]	; (800c2fc <Explore+0x1d0>)
 800c188:	f006 fcde 	bl	8012b48 <puts>
	TotalPulse[RIGHT] = 0;
 800c18c:	4b5c      	ldr	r3, [pc, #368]	; (800c300 <Explore+0x1d4>)
 800c18e:	2500      	movs	r5, #0
	TotalPulse[LEFT] = 0;
	TotalPulse[BODY] = 0;

	PIDChangeFlag(L_VELO_PID, 1);
 800c190:	4621      	mov	r1, r4
 800c192:	2004      	movs	r0, #4
	TotalPulse[RIGHT] = 0;
 800c194:	605d      	str	r5, [r3, #4]
	TotalPulse[LEFT] = 0;
 800c196:	601d      	str	r5, [r3, #0]
	TotalPulse[BODY] = 0;
 800c198:	609d      	str	r5, [r3, #8]
	PIDChangeFlag(L_VELO_PID, 1);
 800c19a:	f001 ffdf 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800c19e:	4621      	mov	r1, r4
 800c1a0:	2005      	movs	r0, #5
 800c1a2:	f001 ffdb 	bl	800e15c <PIDChangeFlag>

	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800c1a6:	4629      	mov	r1, r5
 800c1a8:	4620      	mov	r0, r4
 800c1aa:	f001 ffd7 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c1ae:	4629      	mov	r1, r5
 800c1b0:	2002      	movs	r0, #2
 800c1b2:	f001 ffd3 	bl	800e15c <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800c1b6:	4629      	mov	r1, r5
 800c1b8:	2003      	movs	r0, #3
 800c1ba:	f001 ffcf 	bl	800e15c <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);

	ChangeLED(2);
 800c1be:	2002      	movs	r0, #2
 800c1c0:	f001 fba2 	bl	800d908 <ChangeLED>

	//
	char turn_mode = 'T';
	if(mode == 1)
 800c1c4:	f99d 3006 	ldrsb.w	r3, [sp, #6]
 800c1c8:	42a3      	cmp	r3, r4
 800c1ca:	d06a      	beq.n	800c2a2 <Explore+0x176>
		turn_mode = 'T';
		ExploreVelocity=300;
	}
	else if(mode == 2)
	{
		turn_mode = 'S';
 800c1cc:	2b02      	cmp	r3, #2
 800c1ce:	4c4d      	ldr	r4, [pc, #308]	; (800c304 <Explore+0x1d8>)
 800c1d0:	bf14      	ite	ne
 800c1d2:	2654      	movne	r6, #84	; 0x54
 800c1d4:	2653      	moveq	r6, #83	; 0x53
	}

	switch(mode2)
 800c1d6:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 800c1da:	3b01      	subs	r3, #1
 800c1dc:	2b03      	cmp	r3, #3
 800c1de:	d812      	bhi.n	800c206 <Explore+0xda>
 800c1e0:	e8df f003 	tbb	[pc, r3]
 800c1e4:	02646f79 	.word	0x02646f79
		Sla.Theta1 = 30;
		Sla.Theta2 = 60;
		Sla.Theta3 = 90;
		break;
	case 4:
		ExploreVelocity=300;
 800c1e8:	4a47      	ldr	r2, [pc, #284]	; (800c308 <Explore+0x1dc>)
		Sla.Pre = 3;
 800c1ea:	4b48      	ldr	r3, [pc, #288]	; (800c30c <Explore+0x1e0>)
		ExploreVelocity=300;
 800c1ec:	6022      	str	r2, [r4, #0]
		Sla.Pre = 3;
 800c1ee:	4a48      	ldr	r2, [pc, #288]	; (800c310 <Explore+0x1e4>)
 800c1f0:	601a      	str	r2, [r3, #0]
		Sla.Fol = 5;
		Sla.Alpha = 0.117;
 800c1f2:	4848      	ldr	r0, [pc, #288]	; (800c314 <Explore+0x1e8>)
		Sla.Theta1 = 30;
		Sla.Theta2 = 60;
 800c1f4:	4948      	ldr	r1, [pc, #288]	; (800c318 <Explore+0x1ec>)
		Sla.Fol = 5;
 800c1f6:	4a49      	ldr	r2, [pc, #292]	; (800c31c <Explore+0x1f0>)
 800c1f8:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.117;
 800c1fa:	6098      	str	r0, [r3, #8]
		Sla.Theta3 = 90;
 800c1fc:	4a48      	ldr	r2, [pc, #288]	; (800c320 <Explore+0x1f4>)
		Sla.Theta1 = 30;
 800c1fe:	4849      	ldr	r0, [pc, #292]	; (800c324 <Explore+0x1f8>)
 800c200:	6118      	str	r0, [r3, #16]
		Sla.Theta2 = 60;
 800c202:	6159      	str	r1, [r3, #20]
		Sla.Theta3 = 90;
 800c204:	619a      	str	r2, [r3, #24]
//			HAL_Delay(1000);
//		}
//	Pos.TargetX = X_GOAL_LESSER;
//	Pos.TargetY = Y_GOAL_LESSER;
//	goal_edge_num = two;
	VelocityMax = false;
 800c206:	4d48      	ldr	r5, [pc, #288]	; (800c328 <Explore+0x1fc>)
	SearchOrFast = 0;
 800c208:	4848      	ldr	r0, [pc, #288]	; (800c32c <Explore+0x200>)
	Calc = 0;
 800c20a:	4a49      	ldr	r2, [pc, #292]	; (800c330 <Explore+0x204>)
//	Pos.Car = north;
//	Pos.NextX = Pos.X;
//	Pos.NextY = Pos.Y + 1;
//	Pos.NextCar = north;

	initSearchData(&my_map, &my_mouse);
 800c20c:	4949      	ldr	r1, [pc, #292]	; (800c334 <Explore+0x208>)

//		//ChangeLED(Pos.Car);
//		KyushinJudge();
//		SelectAction(turn_mode);
//		shiftPos();
		getNextDirection(&my_map, &my_mouse, turn_mode);
 800c20e:	4f4a      	ldr	r7, [pc, #296]	; (800c338 <Explore+0x20c>)
	VelocityMax = false;
 800c210:	2300      	movs	r3, #0
 800c212:	702b      	strb	r3, [r5, #0]
	SearchOrFast = 0;
 800c214:	6003      	str	r3, [r0, #0]
	initSearchData(&my_map, &my_mouse);
 800c216:	4848      	ldr	r0, [pc, #288]	; (800c338 <Explore+0x20c>)
	Calc = 0;
 800c218:	6013      	str	r3, [r2, #0]
	initSearchData(&my_map, &my_mouse);
 800c21a:	f000 ff37 	bl	800d08c <initSearchData>
	dbc = 1;
 800c21e:	4b47      	ldr	r3, [pc, #284]	; (800c33c <Explore+0x210>)
	Accel(61.5, ExploreVelocity);
 800c220:	edd4 0a00 	vldr	s1, [r4]
 800c224:	ed9f 0a46 	vldr	s0, [pc, #280]	; 800c340 <Explore+0x214>
 800c228:	4d42      	ldr	r5, [pc, #264]	; (800c334 <Explore+0x208>)
	dbc = 1;
 800c22a:	2201      	movs	r2, #1
 800c22c:	601a      	str	r2, [r3, #0]
	Accel(61.5, ExploreVelocity);
 800c22e:	f7fd fb0f 	bl	8009850 <Accel>
	ChangeLED(6);
 800c232:	2006      	movs	r0, #6
		getNextDirection(&my_map, &my_mouse, turn_mode);
 800c234:	462c      	mov	r4, r5
	ChangeLED(6);
 800c236:	f001 fb67 	bl	800d908 <ChangeLED>
	while( ! ((my_mouse.goal_lesser.x <= my_mouse.now.pos.x && my_mouse.now.pos.x <= my_mouse.goal_larger.x) && (my_mouse.goal_lesser.y <= my_mouse.now.pos.y && my_mouse.now.pos.y <= my_mouse.goal_larger.y))  ) //&&  (1/*0)*/ //
 800c23a:	e001      	b.n	800c240 <Explore+0x114>
		getNextDirection(&my_map, &my_mouse, turn_mode);
 800c23c:	f001 f830 	bl	800d2a0 <getNextDirection>
	while( ! ((my_mouse.goal_lesser.x <= my_mouse.now.pos.x && my_mouse.now.pos.x <= my_mouse.goal_larger.x) && (my_mouse.goal_lesser.y <= my_mouse.now.pos.y && my_mouse.now.pos.y <= my_mouse.goal_larger.y))  ) //&&  (1/*0)*/ //
 800c240:	782a      	ldrb	r2, [r5, #0]
 800c242:	7a2b      	ldrb	r3, [r5, #8]
 800c244:	429a      	cmp	r2, r3
		getNextDirection(&my_map, &my_mouse, turn_mode);
 800c246:	4621      	mov	r1, r4
 800c248:	4632      	mov	r2, r6
 800c24a:	4638      	mov	r0, r7
	while( ! ((my_mouse.goal_lesser.x <= my_mouse.now.pos.x && my_mouse.now.pos.x <= my_mouse.goal_larger.x) && (my_mouse.goal_lesser.y <= my_mouse.now.pos.y && my_mouse.now.pos.y <= my_mouse.goal_larger.y))  ) //&&  (1/*0)*/ //
 800c24c:	d8f6      	bhi.n	800c23c <Explore+0x110>
 800c24e:	f895 c002 	ldrb.w	ip, [r5, #2]
 800c252:	459c      	cmp	ip, r3
 800c254:	d3f2      	bcc.n	800c23c <Explore+0x110>
 800c256:	7a6b      	ldrb	r3, [r5, #9]
 800c258:	f895 c001 	ldrb.w	ip, [r5, #1]
 800c25c:	459c      	cmp	ip, r3
 800c25e:	d8ed      	bhi.n	800c23c <Explore+0x110>
 800c260:	f895 c003 	ldrb.w	ip, [r5, #3]
 800c264:	459c      	cmp	ip, r3
 800c266:	d3e9      	bcc.n	800c23c <Explore+0x110>
	}
//	while(1)
//	{
//		TargetVelocity[BODY] = 0;
//	}
	Decel(45, 0);
 800c268:	eddf 0a36 	vldr	s1, [pc, #216]	; 800c344 <Explore+0x218>
 800c26c:	ed9f 0a36 	vldr	s0, [pc, #216]	; 800c348 <Explore+0x21c>


while(1)
{
	//
	printAllNodeExistence(&my_map);
 800c270:	4c31      	ldr	r4, [pc, #196]	; (800c338 <Explore+0x20c>)
	Decel(45, 0);
 800c272:	f7fd fb71 	bl	8009958 <Decel>
	shiftState(&my_mouse);
 800c276:	482f      	ldr	r0, [pc, #188]	; (800c334 <Explore+0x208>)
 800c278:	f7ff faa8 	bl	800b7cc <shiftState>
	Flash_clear_sector1();
 800c27c:	f001 f9fc 	bl	800d678 <Flash_clear_sector1>
	flashStoreNodes();
 800c280:	f7fe f8da 	bl	800a438 <flashStoreNodes>
	Signal(7);
 800c284:	2007      	movs	r0, #7
 800c286:	f001 ffd7 	bl	800e238 <Signal>
	printAllNodeExistence(&my_map);
 800c28a:	4620      	mov	r0, r4
 800c28c:	f7fe fc46 	bl	800ab1c <printAllNodeExistence>
	//printAllNode(&my_map); //draw
	printMatrix16ValueFromNode(&my_map);
 800c290:	4620      	mov	r0, r4
 800c292:	f7fe fc85 	bl	800aba0 <printMatrix16ValueFromNode>
	printAllWeight(&my_map, &(my_mouse.now.node->pos) );
 800c296:	6929      	ldr	r1, [r5, #16]
 800c298:	4620      	mov	r0, r4
 800c29a:	3106      	adds	r1, #6
 800c29c:	f7fe faf4 	bl	800a888 <printAllWeight>
 800c2a0:	e7f3      	b.n	800c28a <Explore+0x15e>
		ExploreVelocity=300;
 800c2a2:	4c18      	ldr	r4, [pc, #96]	; (800c304 <Explore+0x1d8>)
 800c2a4:	4b18      	ldr	r3, [pc, #96]	; (800c308 <Explore+0x1dc>)
 800c2a6:	6023      	str	r3, [r4, #0]
		turn_mode = 'T';
 800c2a8:	2654      	movs	r6, #84	; 0x54
 800c2aa:	e794      	b.n	800c1d6 <Explore+0xaa>
		ExploreVelocity=240;
 800c2ac:	4a27      	ldr	r2, [pc, #156]	; (800c34c <Explore+0x220>)
		Sla.Pre = 2;
 800c2ae:	4b17      	ldr	r3, [pc, #92]	; (800c30c <Explore+0x1e0>)
		ExploreVelocity=240;
 800c2b0:	6022      	str	r2, [r4, #0]
		Sla.Pre = 2;
 800c2b2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800c2b6:	601a      	str	r2, [r3, #0]
		Sla.Alpha = 0.078;
 800c2b8:	4825      	ldr	r0, [pc, #148]	; (800c350 <Explore+0x224>)
		Sla.Theta2 = 60;
 800c2ba:	4917      	ldr	r1, [pc, #92]	; (800c318 <Explore+0x1ec>)
		Sla.Fol = 16;
 800c2bc:	f04f 4283 	mov.w	r2, #1098907648	; 0x41800000
 800c2c0:	e79a      	b.n	800c1f8 <Explore+0xcc>
		ExploreVelocity=180;
 800c2c2:	4924      	ldr	r1, [pc, #144]	; (800c354 <Explore+0x228>)
		Sla.Pre = 2;
 800c2c4:	4b11      	ldr	r3, [pc, #68]	; (800c30c <Explore+0x1e0>)
		ExploreVelocity=180;
 800c2c6:	6021      	str	r1, [r4, #0]
		Sla.Pre = 2;
 800c2c8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800c2cc:	6019      	str	r1, [r3, #0]
		Sla.Fol = 16.5;
 800c2ce:	4a22      	ldr	r2, [pc, #136]	; (800c358 <Explore+0x22c>)
		Sla.Alpha = 0.043;
 800c2d0:	4822      	ldr	r0, [pc, #136]	; (800c35c <Explore+0x230>)
		Sla.Theta2 = 60;
 800c2d2:	4911      	ldr	r1, [pc, #68]	; (800c318 <Explore+0x1ec>)
 800c2d4:	e790      	b.n	800c1f8 <Explore+0xcc>
		Sla.Pre = 9;
 800c2d6:	4b0d      	ldr	r3, [pc, #52]	; (800c30c <Explore+0x1e0>)
		ExploreVelocity=90;
 800c2d8:	4a11      	ldr	r2, [pc, #68]	; (800c320 <Explore+0x1f4>)
 800c2da:	6022      	str	r2, [r4, #0]
		Sla.Theta3 = 90;
 800c2dc:	619a      	str	r2, [r3, #24]
		Sla.Pre = 9;
 800c2de:	4a20      	ldr	r2, [pc, #128]	; (800c360 <Explore+0x234>)
 800c2e0:	601a      	str	r2, [r3, #0]
		Sla.Fol = 20;
 800c2e2:	4a20      	ldr	r2, [pc, #128]	; (800c364 <Explore+0x238>)
		Sla.Alpha = 0.014;
 800c2e4:	4820      	ldr	r0, [pc, #128]	; (800c368 <Explore+0x23c>)
		Sla.Theta2 = 60;
 800c2e6:	490c      	ldr	r1, [pc, #48]	; (800c318 <Explore+0x1ec>)
		Sla.Fol = 20;
 800c2e8:	605a      	str	r2, [r3, #4]
		Sla.Theta1 = 30;
 800c2ea:	4a0e      	ldr	r2, [pc, #56]	; (800c324 <Explore+0x1f8>)
		Sla.Alpha = 0.014;
 800c2ec:	6098      	str	r0, [r3, #8]
		Sla.Theta1 = 30;
 800c2ee:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800c2f0:	6159      	str	r1, [r3, #20]
		break;
 800c2f2:	e788      	b.n	800c206 <Explore+0xda>
 800c2f4:	20000c38 	.word	0x20000c38
 800c2f8:	08016260 	.word	0x08016260
 800c2fc:	08016278 	.word	0x08016278
 800c300:	20000c78 	.word	0x20000c78
 800c304:	20000d6c 	.word	0x20000d6c
 800c308:	43960000 	.word	0x43960000
 800c30c:	20000c90 	.word	0x20000c90
 800c310:	40400000 	.word	0x40400000
 800c314:	3def9db2 	.word	0x3def9db2
 800c318:	42700000 	.word	0x42700000
 800c31c:	40a00000 	.word	0x40a00000
 800c320:	42b40000 	.word	0x42b40000
 800c324:	41f00000 	.word	0x41f00000
 800c328:	20000d6a 	.word	0x20000d6a
 800c32c:	20000ee4 	.word	0x20000ee4
 800c330:	20000ee8 	.word	0x20000ee8
 800c334:	200004e8 	.word	0x200004e8
 800c338:	20000694 	.word	0x20000694
 800c33c:	20000220 	.word	0x20000220
 800c340:	42760000 	.word	0x42760000
 800c344:	00000000 	.word	0x00000000
 800c348:	42340000 	.word	0x42340000
 800c34c:	43700000 	.word	0x43700000
 800c350:	3d9fbe77 	.word	0x3d9fbe77
 800c354:	43340000 	.word	0x43340000
 800c358:	41840000 	.word	0x41840000
 800c35c:	3d3020c5 	.word	0x3d3020c5
 800c360:	41100000 	.word	0x41100000
 800c364:	41a00000 	.word	0x41a00000
 800c368:	3c656042 	.word	0x3c656042

0800c36c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800c36c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c370:	2400      	movs	r4, #0
{
 800c372:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c374:	e9cd 4405 	strd	r4, r4, [sp, #20]
 800c378:	e9cd 4407 	strd	r4, r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800c37c:	4b45      	ldr	r3, [pc, #276]	; (800c494 <MX_GPIO_Init+0x128>)
 800c37e:	9400      	str	r4, [sp, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c380:	9409      	str	r4, [sp, #36]	; 0x24
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800c382:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_2, GPIO_PIN_RESET);
 800c384:	f8df 911c 	ldr.w	r9, [pc, #284]	; 800c4a4 <MX_GPIO_Init+0x138>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800c388:	f8df 811c 	ldr.w	r8, [pc, #284]	; 800c4a8 <MX_GPIO_Init+0x13c>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800c38c:	4f42      	ldr	r7, [pc, #264]	; (800c498 <MX_GPIO_Init+0x12c>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800c38e:	4e43      	ldr	r6, [pc, #268]	; (800c49c <MX_GPIO_Init+0x130>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800c390:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c394:	631a      	str	r2, [r3, #48]	; 0x30
 800c396:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c398:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800c39c:	9200      	str	r2, [sp, #0]
 800c39e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800c3a0:	9401      	str	r4, [sp, #4]
 800c3a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c3a4:	f042 0204 	orr.w	r2, r2, #4
 800c3a8:	631a      	str	r2, [r3, #48]	; 0x30
 800c3aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c3ac:	f002 0204 	and.w	r2, r2, #4
 800c3b0:	9201      	str	r2, [sp, #4]
 800c3b2:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800c3b4:	9402      	str	r4, [sp, #8]
 800c3b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c3b8:	f042 0201 	orr.w	r2, r2, #1
 800c3bc:	631a      	str	r2, [r3, #48]	; 0x30
 800c3be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c3c0:	f002 0201 	and.w	r2, r2, #1
 800c3c4:	9202      	str	r2, [sp, #8]
 800c3c6:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800c3c8:	9403      	str	r4, [sp, #12]
 800c3ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c3cc:	f042 0202 	orr.w	r2, r2, #2
 800c3d0:	631a      	str	r2, [r3, #48]	; 0x30
 800c3d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c3d4:	f002 0202 	and.w	r2, r2, #2
 800c3d8:	9203      	str	r2, [sp, #12]
 800c3da:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800c3dc:	9404      	str	r4, [sp, #16]
 800c3de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c3e0:	f042 0208 	orr.w	r2, r2, #8
 800c3e4:	631a      	str	r2, [r3, #48]	; 0x30
 800c3e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c3e8:	f003 0308 	and.w	r3, r3, #8
 800c3ec:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_2, GPIO_PIN_RESET);
 800c3ee:	4622      	mov	r2, r4
 800c3f0:	4648      	mov	r0, r9
 800c3f2:	2105      	movs	r1, #5
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800c3f4:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_2, GPIO_PIN_RESET);
 800c3f6:	f002 ff95 	bl	800f324 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800c3fa:	4622      	mov	r2, r4
 800c3fc:	4640      	mov	r0, r8
 800c3fe:	f44f 7140 	mov.w	r1, #768	; 0x300
 800c402:	f002 ff8f 	bl	800f324 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800c406:	4622      	mov	r2, r4
 800c408:	4638      	mov	r0, r7
 800c40a:	2104      	movs	r1, #4
 800c40c:	f002 ff8a 	bl	800f324 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800c410:	4622      	mov	r2, r4
 800c412:	4630      	mov	r0, r6
 800c414:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c418:	f002 ff84 	bl	800f324 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c41c:	2501      	movs	r5, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c41e:	4648      	mov	r0, r9
 800c420:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 800c422:	2305      	movs	r3, #5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c424:	e9cd 3505 	strd	r3, r5, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c428:	e9cd 4407 	strd	r4, r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c42c:	f002 fe76 	bl	800f11c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800c430:	4b1b      	ldr	r3, [pc, #108]	; (800c4a0 <MX_GPIO_Init+0x134>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c432:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800c434:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c438:	a905      	add	r1, sp, #20
 800c43a:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800c43c:	e9cd 2305 	strd	r2, r3, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c440:	f002 fe6c 	bl	800f11c <HAL_GPIO_Init>
  /*Configure GPIO pins : PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c444:	4640      	mov	r0, r8
 800c446:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800c448:	f44f 7340 	mov.w	r3, #768	; 0x300
 800c44c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c44e:	e9cd 5406 	strd	r5, r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c452:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c454:	f002 fe62 	bl	800f11c <HAL_GPIO_Init>
  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800c458:	4638      	mov	r0, r7
 800c45a:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800c45c:	2304      	movs	r3, #4
 800c45e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c460:	e9cd 5406 	strd	r5, r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c464:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800c466:	f002 fe59 	bl	800f11c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800c46a:	f44f 7300 	mov.w	r3, #512	; 0x200
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c46e:	a905      	add	r1, sp, #20
 800c470:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800c472:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c474:	e9cd 5406 	strd	r5, r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c478:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c47a:	f002 fe4f 	bl	800f11c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800c47e:	4622      	mov	r2, r4
 800c480:	4621      	mov	r1, r4
 800c482:	2028      	movs	r0, #40	; 0x28
 800c484:	f002 fabe 	bl	800ea04 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800c488:	2028      	movs	r0, #40	; 0x28
 800c48a:	f002 faf1 	bl	800ea70 <HAL_NVIC_EnableIRQ>

}
 800c48e:	b00b      	add	sp, #44	; 0x2c
 800c490:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c494:	40023800 	.word	0x40023800
 800c498:	40020c00 	.word	0x40020c00
 800c49c:	40020400 	.word	0x40020400
 800c4a0:	10110000 	.word	0x10110000
 800c4a4:	40020000 	.word	0x40020000
 800c4a8:	40020800 	.word	0x40020800

0800c4ac <MX_DMA_Init>:
{
 800c4ac:	b510      	push	{r4, lr}
 800c4ae:	b082      	sub	sp, #8
  __HAL_RCC_DMA2_CLK_ENABLE();
 800c4b0:	2400      	movs	r4, #0
 800c4b2:	4b0f      	ldr	r3, [pc, #60]	; (800c4f0 <MX_DMA_Init+0x44>)
 800c4b4:	9401      	str	r4, [sp, #4]
 800c4b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c4b8:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800c4bc:	631a      	str	r2, [r3, #48]	; 0x30
 800c4be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c4c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800c4c4:	4622      	mov	r2, r4
 800c4c6:	4621      	mov	r1, r4
  __HAL_RCC_DMA2_CLK_ENABLE();
 800c4c8:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800c4ca:	2038      	movs	r0, #56	; 0x38
  __HAL_RCC_DMA2_CLK_ENABLE();
 800c4cc:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800c4ce:	f002 fa99 	bl	800ea04 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800c4d2:	2038      	movs	r0, #56	; 0x38
 800c4d4:	f002 facc 	bl	800ea70 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800c4d8:	4622      	mov	r2, r4
 800c4da:	4621      	mov	r1, r4
 800c4dc:	203a      	movs	r0, #58	; 0x3a
 800c4de:	f002 fa91 	bl	800ea04 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800c4e2:	203a      	movs	r0, #58	; 0x3a
}
 800c4e4:	b002      	add	sp, #8
 800c4e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800c4ea:	f002 bac1 	b.w	800ea70 <HAL_NVIC_EnableIRQ>
 800c4ee:	bf00      	nop
 800c4f0:	40023800 	.word	0x40023800

0800c4f4 <MX_ADC1_Init>:
{
 800c4f4:	b570      	push	{r4, r5, r6, lr}
  hadc1.Instance = ADC1;
 800c4f6:	4c21      	ldr	r4, [pc, #132]	; (800c57c <MX_ADC1_Init+0x88>)
 800c4f8:	4b21      	ldr	r3, [pc, #132]	; (800c580 <MX_ADC1_Init+0x8c>)
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800c4fa:	4a22      	ldr	r2, [pc, #136]	; (800c584 <MX_ADC1_Init+0x90>)
  hadc1.Instance = ADC1;
 800c4fc:	6023      	str	r3, [r4, #0]
{
 800c4fe:	b084      	sub	sp, #16
  ADC_ChannelConfTypeDef sConfig = {0};
 800c500:	2300      	movs	r3, #0
  hadc1.Init.ScanConvMode = ENABLE;
 800c502:	2501      	movs	r5, #1
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800c504:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  hadc1.Init.NbrOfConversion = 3;
 800c508:	2603      	movs	r6, #3
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800c50a:	4620      	mov	r0, r4
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800c50c:	6061      	str	r1, [r4, #4]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800c50e:	62a2      	str	r2, [r4, #40]	; 0x28
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800c510:	60a3      	str	r3, [r4, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800c512:	9300      	str	r3, [sp, #0]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800c514:	f884 3020 	strb.w	r3, [r4, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800c518:	62e3      	str	r3, [r4, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800c51a:	60e3      	str	r3, [r4, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 800c51c:	e9cd 3301 	strd	r3, r3, [sp, #4]
 800c520:	9303      	str	r3, [sp, #12]
  hadc1.Init.ScanConvMode = ENABLE;
 800c522:	6125      	str	r5, [r4, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800c524:	7625      	strb	r5, [r4, #24]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800c526:	f884 5030 	strb.w	r5, [r4, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800c52a:	6165      	str	r5, [r4, #20]
  hadc1.Init.NbrOfConversion = 3;
 800c52c:	61e6      	str	r6, [r4, #28]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800c52e:	f001 ffdd 	bl	800e4ec <HAL_ADC_Init>
 800c532:	b108      	cbz	r0, 800c538 <MX_ADC1_Init+0x44>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800c534:	b672      	cpsid	i
 800c536:	e7fe      	b.n	800c536 <MX_ADC1_Init+0x42>
  sConfig.Channel = ADC_CHANNEL_10;
 800c538:	230a      	movs	r3, #10
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c53a:	4669      	mov	r1, sp
 800c53c:	4620      	mov	r0, r4
  sConfig.Rank = 1;
 800c53e:	9501      	str	r5, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800c540:	9602      	str	r6, [sp, #8]
  sConfig.Channel = ADC_CHANNEL_10;
 800c542:	9300      	str	r3, [sp, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c544:	f002 f9a4 	bl	800e890 <HAL_ADC_ConfigChannel>
 800c548:	b108      	cbz	r0, 800c54e <MX_ADC1_Init+0x5a>
 800c54a:	b672      	cpsid	i
 800c54c:	e7fe      	b.n	800c54c <MX_ADC1_Init+0x58>
  sConfig.Channel = ADC_CHANNEL_14;
 800c54e:	220e      	movs	r2, #14
  sConfig.Rank = 2;
 800c550:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c552:	4669      	mov	r1, sp
 800c554:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_14;
 800c556:	9200      	str	r2, [sp, #0]
  sConfig.Rank = 2;
 800c558:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c55a:	f002 f999 	bl	800e890 <HAL_ADC_ConfigChannel>
 800c55e:	b108      	cbz	r0, 800c564 <MX_ADC1_Init+0x70>
 800c560:	b672      	cpsid	i
 800c562:	e7fe      	b.n	800c562 <MX_ADC1_Init+0x6e>
  sConfig.Channel = ADC_CHANNEL_9;
 800c564:	2309      	movs	r3, #9
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c566:	4669      	mov	r1, sp
 800c568:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_9;
 800c56a:	e9cd 3600 	strd	r3, r6, [sp]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c56e:	f002 f98f 	bl	800e890 <HAL_ADC_ConfigChannel>
 800c572:	b108      	cbz	r0, 800c578 <MX_ADC1_Init+0x84>
 800c574:	b672      	cpsid	i
 800c576:	e7fe      	b.n	800c576 <MX_ADC1_Init+0x82>
}
 800c578:	b004      	add	sp, #16
 800c57a:	bd70      	pop	{r4, r5, r6, pc}
 800c57c:	2000104c 	.word	0x2000104c
 800c580:	40012000 	.word	0x40012000
 800c584:	0f000001 	.word	0x0f000001

0800c588 <MX_ADC2_Init>:
{
 800c588:	b570      	push	{r4, r5, r6, lr}
  hadc2.Instance = ADC2;
 800c58a:	4c1c      	ldr	r4, [pc, #112]	; (800c5fc <MX_ADC2_Init+0x74>)
 800c58c:	4b1c      	ldr	r3, [pc, #112]	; (800c600 <MX_ADC2_Init+0x78>)
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800c58e:	4a1d      	ldr	r2, [pc, #116]	; (800c604 <MX_ADC2_Init+0x7c>)
  hadc2.Instance = ADC2;
 800c590:	6023      	str	r3, [r4, #0]
{
 800c592:	b084      	sub	sp, #16
  ADC_ChannelConfTypeDef sConfig = {0};
 800c594:	2300      	movs	r3, #0
  hadc2.Init.ScanConvMode = ENABLE;
 800c596:	2501      	movs	r5, #1
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800c598:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  hadc2.Init.NbrOfConversion = 2;
 800c59c:	2602      	movs	r6, #2
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800c59e:	4620      	mov	r0, r4
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800c5a0:	6061      	str	r1, [r4, #4]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800c5a2:	62a2      	str	r2, [r4, #40]	; 0x28
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800c5a4:	60a3      	str	r3, [r4, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800c5a6:	9300      	str	r3, [sp, #0]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800c5a8:	f884 3020 	strb.w	r3, [r4, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800c5ac:	62e3      	str	r3, [r4, #44]	; 0x2c
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800c5ae:	60e3      	str	r3, [r4, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 800c5b0:	e9cd 3301 	strd	r3, r3, [sp, #4]
 800c5b4:	9303      	str	r3, [sp, #12]
  hadc2.Init.ScanConvMode = ENABLE;
 800c5b6:	6125      	str	r5, [r4, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800c5b8:	7625      	strb	r5, [r4, #24]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800c5ba:	f884 5030 	strb.w	r5, [r4, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800c5be:	6165      	str	r5, [r4, #20]
  hadc2.Init.NbrOfConversion = 2;
 800c5c0:	61e6      	str	r6, [r4, #28]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800c5c2:	f001 ff93 	bl	800e4ec <HAL_ADC_Init>
 800c5c6:	b108      	cbz	r0, 800c5cc <MX_ADC2_Init+0x44>
 800c5c8:	b672      	cpsid	i
 800c5ca:	e7fe      	b.n	800c5ca <MX_ADC2_Init+0x42>
  sConfig.Channel = ADC_CHANNEL_11;
 800c5cc:	220b      	movs	r2, #11
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800c5ce:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800c5d0:	4669      	mov	r1, sp
 800c5d2:	4620      	mov	r0, r4
  sConfig.Rank = 1;
 800c5d4:	9501      	str	r5, [sp, #4]
  sConfig.Channel = ADC_CHANNEL_11;
 800c5d6:	9200      	str	r2, [sp, #0]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800c5d8:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800c5da:	f002 f959 	bl	800e890 <HAL_ADC_ConfigChannel>
 800c5de:	b108      	cbz	r0, 800c5e4 <MX_ADC2_Init+0x5c>
 800c5e0:	b672      	cpsid	i
 800c5e2:	e7fe      	b.n	800c5e2 <MX_ADC2_Init+0x5a>
  sConfig.Channel = ADC_CHANNEL_15;
 800c5e4:	230f      	movs	r3, #15
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800c5e6:	4669      	mov	r1, sp
 800c5e8:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_15;
 800c5ea:	e9cd 3600 	strd	r3, r6, [sp]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800c5ee:	f002 f94f 	bl	800e890 <HAL_ADC_ConfigChannel>
 800c5f2:	b108      	cbz	r0, 800c5f8 <MX_ADC2_Init+0x70>
 800c5f4:	b672      	cpsid	i
 800c5f6:	e7fe      	b.n	800c5f6 <MX_ADC2_Init+0x6e>
}
 800c5f8:	b004      	add	sp, #16
 800c5fa:	bd70      	pop	{r4, r5, r6, pc}
 800c5fc:	20000f6c 	.word	0x20000f6c
 800c600:	40012100 	.word	0x40012100
 800c604:	0f000001 	.word	0x0f000001

0800c608 <MX_TIM3_Init>:
{
 800c608:	b530      	push	{r4, r5, lr}
 800c60a:	b08d      	sub	sp, #52	; 0x34
  htim3.Instance = TIM3;
 800c60c:	4c14      	ldr	r4, [pc, #80]	; (800c660 <MX_TIM3_Init+0x58>)
  TIM_Encoder_InitTypeDef sConfig = {0};
 800c60e:	2220      	movs	r2, #32
 800c610:	2100      	movs	r1, #0
 800c612:	a804      	add	r0, sp, #16
 800c614:	f004 ff11 	bl	801143a <memset>
  htim3.Instance = TIM3;
 800c618:	4b12      	ldr	r3, [pc, #72]	; (800c664 <MX_TIM3_Init+0x5c>)
 800c61a:	6023      	str	r3, [r4, #0]
  htim3.Init.Period = 60000-1;
 800c61c:	f64e 225f 	movw	r2, #59999	; 0xea5f
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c620:	2300      	movs	r3, #0
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800c622:	2503      	movs	r5, #3
  htim3.Init.Period = 60000-1;
 800c624:	60e2      	str	r2, [r4, #12]
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800c626:	4620      	mov	r0, r4
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800c628:	2201      	movs	r2, #1
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800c62a:	a903      	add	r1, sp, #12
  htim3.Init.Prescaler = 0;
 800c62c:	6063      	str	r3, [r4, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c62e:	9301      	str	r3, [sp, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c630:	60a3      	str	r3, [r4, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800c632:	6123      	str	r3, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c634:	61a3      	str	r3, [r4, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c636:	9302      	str	r3, [sp, #8]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800c638:	9503      	str	r5, [sp, #12]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800c63a:	9205      	str	r2, [sp, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800c63c:	9209      	str	r2, [sp, #36]	; 0x24
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800c63e:	f004 f8b3 	bl	80107a8 <HAL_TIM_Encoder_Init>
 800c642:	b108      	cbz	r0, 800c648 <MX_TIM3_Init+0x40>
 800c644:	b672      	cpsid	i
 800c646:	e7fe      	b.n	800c646 <MX_TIM3_Init+0x3e>
 800c648:	4603      	mov	r3, r0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800c64a:	a901      	add	r1, sp, #4
 800c64c:	4620      	mov	r0, r4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c64e:	e9cd 3301 	strd	r3, r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800c652:	f004 fa59 	bl	8010b08 <HAL_TIMEx_MasterConfigSynchronization>
 800c656:	b108      	cbz	r0, 800c65c <MX_TIM3_Init+0x54>
 800c658:	b672      	cpsid	i
 800c65a:	e7fe      	b.n	800c65a <MX_TIM3_Init+0x52>
}
 800c65c:	b00d      	add	sp, #52	; 0x34
 800c65e:	bd30      	pop	{r4, r5, pc}
 800c660:	20000fb4 	.word	0x20000fb4
 800c664:	40000400 	.word	0x40000400

0800c668 <MX_USART1_UART_Init>:
  huart1.Instance = USART1;
 800c668:	4b0a      	ldr	r3, [pc, #40]	; (800c694 <MX_USART1_UART_Init+0x2c>)
 800c66a:	4a0b      	ldr	r2, [pc, #44]	; (800c698 <MX_USART1_UART_Init+0x30>)
{
 800c66c:	b510      	push	{r4, lr}
  huart1.Init.Mode = UART_MODE_TX_RX;
 800c66e:	210c      	movs	r1, #12
  huart1.Instance = USART1;
 800c670:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800c672:	f44f 5416 	mov.w	r4, #9600	; 0x2580
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800c676:	2200      	movs	r2, #0
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800c678:	4618      	mov	r0, r3
  huart1.Init.BaudRate = 9600;
 800c67a:	605c      	str	r4, [r3, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800c67c:	6159      	str	r1, [r3, #20]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800c67e:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart1.Init.Parity = UART_PARITY_NONE;
 800c682:	611a      	str	r2, [r3, #16]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800c684:	e9c3 2206 	strd	r2, r2, [r3, #24]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800c688:	f004 fb56 	bl	8010d38 <HAL_UART_Init>
 800c68c:	b108      	cbz	r0, 800c692 <MX_USART1_UART_Init+0x2a>
 800c68e:	b672      	cpsid	i
 800c690:	e7fe      	b.n	800c690 <MX_USART1_UART_Init+0x28>
}
 800c692:	bd10      	pop	{r4, pc}
 800c694:	20001094 	.word	0x20001094
 800c698:	40011000 	.word	0x40011000

0800c69c <__io_putchar>:
PUTCHAR_PROTOTYPE {
 800c69c:	b500      	push	{lr}
 800c69e:	b083      	sub	sp, #12
 800c6a0:	a902      	add	r1, sp, #8
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xFFFF);
 800c6a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
PUTCHAR_PROTOTYPE {
 800c6a6:	f841 0d04 	str.w	r0, [r1, #-4]!
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xFFFF);
 800c6aa:	2201      	movs	r2, #1
 800c6ac:	4803      	ldr	r0, [pc, #12]	; (800c6bc <__io_putchar+0x20>)
 800c6ae:	f004 fb73 	bl	8010d98 <HAL_UART_Transmit>
}
 800c6b2:	9801      	ldr	r0, [sp, #4]
 800c6b4:	b003      	add	sp, #12
 800c6b6:	f85d fb04 	ldr.w	pc, [sp], #4
 800c6ba:	bf00      	nop
 800c6bc:	20001094 	.word	0x20001094

0800c6c0 <__io_getchar>:
int __io_getchar(void) {
 800c6c0:	b510      	push	{r4, lr}
Status = HAL_UART_Receive(&huart1, &Data, sizeof(Data), 10);
 800c6c2:	4c07      	ldr	r4, [pc, #28]	; (800c6e0 <__io_getchar+0x20>)
int __io_getchar(void) {
 800c6c4:	b082      	sub	sp, #8
Status = HAL_UART_Receive(&huart1, &Data, sizeof(Data), 10);
 800c6c6:	230a      	movs	r3, #10
 800c6c8:	2201      	movs	r2, #1
 800c6ca:	f10d 0107 	add.w	r1, sp, #7
 800c6ce:	4620      	mov	r0, r4
 800c6d0:	f004 fbc0 	bl	8010e54 <HAL_UART_Receive>
while(Status != HAL_OK)
 800c6d4:	2800      	cmp	r0, #0
 800c6d6:	d1f6      	bne.n	800c6c6 <__io_getchar+0x6>
}
 800c6d8:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800c6dc:	b002      	add	sp, #8
 800c6de:	bd10      	pop	{r4, pc}
 800c6e0:	20001094 	.word	0x20001094

0800c6e4 <SystemClock_Config>:
{
 800c6e4:	b570      	push	{r4, r5, r6, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800c6e6:	2300      	movs	r3, #0
{
 800c6e8:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800c6ea:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
 800c6ee:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800c6f2:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800c6f6:	e9cd 3306 	strd	r3, r3, [sp, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 800c6fa:	4920      	ldr	r1, [pc, #128]	; (800c77c <SystemClock_Config+0x98>)
 800c6fc:	9301      	str	r3, [sp, #4]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800c6fe:	9303      	str	r3, [sp, #12]
  __HAL_RCC_PWR_CLK_ENABLE();
 800c700:	6c08      	ldr	r0, [r1, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800c702:	4a1f      	ldr	r2, [pc, #124]	; (800c780 <SystemClock_Config+0x9c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800c704:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 800c708:	6408      	str	r0, [r1, #64]	; 0x40
 800c70a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800c70c:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 800c710:	9101      	str	r1, [sp, #4]
 800c712:	9901      	ldr	r1, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800c714:	9302      	str	r3, [sp, #8]
 800c716:	6813      	ldr	r3, [r2, #0]
 800c718:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c71c:	6013      	str	r3, [r2, #0]
 800c71e:	6813      	ldr	r3, [r2, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800c720:	f44f 3080 	mov.w	r0, #65536	; 0x10000
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800c724:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800c728:	2201      	movs	r2, #1
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800c72a:	9302      	str	r3, [sp, #8]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800c72c:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLM = 4;
 800c72e:	2304      	movs	r3, #4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800c730:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800c734:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800c736:	9009      	str	r0, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 168;
 800c738:	22a8      	movs	r2, #168	; 0xa8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800c73a:	a808      	add	r0, sp, #32
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800c73c:	9d02      	ldr	r5, [sp, #8]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800c73e:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800c740:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 4;
 800c742:	e9cd 130f 	strd	r1, r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800c746:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 168;
 800c748:	9211      	str	r2, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800c74a:	f002 fdfb 	bl	800f344 <HAL_RCC_OscConfig>
 800c74e:	b108      	cbz	r0, 800c754 <SystemClock_Config+0x70>
 800c750:	b672      	cpsid	i
 800c752:	e7fe      	b.n	800c752 <SystemClock_Config+0x6e>
 800c754:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800c756:	260f      	movs	r6, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800c758:	f44f 55a0 	mov.w	r5, #5120	; 0x1400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800c75c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800c760:	a803      	add	r0, sp, #12
 800c762:	2105      	movs	r1, #5
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800c764:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800c766:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800c768:	9603      	str	r6, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800c76a:	e9cd 5206 	strd	r5, r2, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800c76e:	f002 fffd 	bl	800f76c <HAL_RCC_ClockConfig>
 800c772:	b108      	cbz	r0, 800c778 <SystemClock_Config+0x94>
 800c774:	b672      	cpsid	i
 800c776:	e7fe      	b.n	800c776 <SystemClock_Config+0x92>
}
 800c778:	b014      	add	sp, #80	; 0x50
 800c77a:	bd70      	pop	{r4, r5, r6, pc}
 800c77c:	40023800 	.word	0x40023800
 800c780:	40007000 	.word	0x40007000

0800c784 <main>:
{
 800c784:	b580      	push	{r7, lr}
 800c786:	b098      	sub	sp, #96	; 0x60
  HAL_Init();
 800c788:	f001 fe72 	bl	800e470 <HAL_Init>
  MX_GPIO_Init();
 800c78c:	f7ff fdee 	bl	800c36c <MX_GPIO_Init>
  MX_DMA_Init();
 800c790:	f7ff fe8c 	bl	800c4ac <MX_DMA_Init>
  MX_ADC1_Init();
 800c794:	f7ff feae 	bl	800c4f4 <MX_ADC1_Init>
  MX_ADC2_Init();
 800c798:	f7ff fef6 	bl	800c588 <MX_ADC2_Init>
  MX_USART1_UART_Init();
 800c79c:	f7ff ff64 	bl	800c668 <MX_USART1_UART_Init>
	ADCStart();
 800c7a0:	f000 fe84 	bl	800d4ac <ADCStart>
	MX_TIM3_Init();
 800c7a4:	f7ff ff30 	bl	800c608 <MX_TIM3_Init>
	BatteryCheck( (int)adc1[2] );
 800c7a8:	4ba0      	ldr	r3, [pc, #640]	; (800ca2c <main+0x2a8>)
  htim2.Instance = TIM2;
 800c7aa:	4ca1      	ldr	r4, [pc, #644]	; (800ca30 <main+0x2ac>)
	BatteryCheck( (int)adc1[2] );
 800c7ac:	6898      	ldr	r0, [r3, #8]
 800c7ae:	f001 fd55 	bl	800e25c <BatteryCheck>
	ADCStop();
 800c7b2:	f000 fe99 	bl	800d4e8 <ADCStop>
	ModeSelect(0, 7, &startup_mode);
 800c7b6:	f10d 0207 	add.w	r2, sp, #7
 800c7ba:	2107      	movs	r1, #7
 800c7bc:	2000      	movs	r0, #0
 800c7be:	f001 fda7 	bl	800e310 <ModeSelect>
	Signal( startup_mode );
 800c7c2:	f99d 0007 	ldrsb.w	r0, [sp, #7]
 800c7c6:	f001 fd37 	bl	800e238 <Signal>
  htim2.Init.Period = 4200-1;
 800c7ca:	f241 0667 	movw	r6, #4199	; 0x1067
  SystemClock_Config();
 800c7ce:	f7ff ff89 	bl	800c6e4 <SystemClock_Config>
  MX_GPIO_Init();
 800c7d2:	f7ff fdcb 	bl	800c36c <MX_GPIO_Init>
  MX_DMA_Init();
 800c7d6:	f7ff fe69 	bl	800c4ac <MX_DMA_Init>
  MX_ADC1_Init();
 800c7da:	f7ff fe8b 	bl	800c4f4 <MX_ADC1_Init>
  MX_ADC2_Init();
 800c7de:	f7ff fed3 	bl	800c588 <MX_ADC2_Init>
  MX_TIM3_Init();
 800c7e2:	f7ff ff11 	bl	800c608 <MX_TIM3_Init>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c7e6:	2300      	movs	r3, #0
  htim2.Instance = TIM2;
 800c7e8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800c7ec:	4620      	mov	r0, r4
  htim2.Instance = TIM2;
 800c7ee:	6022      	str	r2, [r4, #0]
  htim2.Init.Prescaler = 0;
 800c7f0:	6063      	str	r3, [r4, #4]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c7f2:	9308      	str	r3, [sp, #32]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c7f4:	9304      	str	r3, [sp, #16]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800c7f6:	930f      	str	r3, [sp, #60]	; 0x3c
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c7f8:	60a3      	str	r3, [r4, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800c7fa:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c7fc:	61a3      	str	r3, [r4, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c7fe:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
 800c802:	930b      	str	r3, [sp, #44]	; 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c804:	9305      	str	r3, [sp, #20]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800c806:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 800c80a:	e9cd 3312 	strd	r3, r3, [sp, #72]	; 0x48
 800c80e:	e9cd 3314 	strd	r3, r3, [sp, #80]	; 0x50
  htim2.Init.Period = 4200-1;
 800c812:	60e6      	str	r6, [r4, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800c814:	f003 ff74 	bl	8010700 <HAL_TIM_Base_Init>
 800c818:	b108      	cbz	r0, 800c81e <main+0x9a>
 800c81a:	b672      	cpsid	i
 800c81c:	e7fe      	b.n	800c81c <main+0x98>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c81e:	f44f 5780 	mov.w	r7, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800c822:	a908      	add	r1, sp, #32
 800c824:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c826:	9708      	str	r7, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800c828:	f003 fda0 	bl	801036c <HAL_TIM_ConfigClockSource>
 800c82c:	b108      	cbz	r0, 800c832 <main+0xae>
 800c82e:	b672      	cpsid	i
 800c830:	e7fe      	b.n	800c830 <main+0xac>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800c832:	4620      	mov	r0, r4
 800c834:	f003 ff9c 	bl	8010770 <HAL_TIM_PWM_Init>
 800c838:	4603      	mov	r3, r0
 800c83a:	b108      	cbz	r0, 800c840 <main+0xbc>
 800c83c:	b672      	cpsid	i
 800c83e:	e7fe      	b.n	800c83e <main+0xba>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800c840:	a904      	add	r1, sp, #16
 800c842:	4620      	mov	r0, r4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c844:	e9cd 3304 	strd	r3, r3, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800c848:	f004 f95e 	bl	8010b08 <HAL_TIMEx_MasterConfigSynchronization>
 800c84c:	b108      	cbz	r0, 800c852 <main+0xce>
 800c84e:	b672      	cpsid	i
 800c850:	e7fe      	b.n	800c850 <main+0xcc>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800c852:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800c854:	e9cd 0010 	strd	r0, r0, [sp, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800c858:	9013      	str	r0, [sp, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800c85a:	220c      	movs	r2, #12
 800c85c:	a90f      	add	r1, sp, #60	; 0x3c
 800c85e:	4620      	mov	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800c860:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800c862:	f004 f857 	bl	8010914 <HAL_TIM_PWM_ConfigChannel>
 800c866:	4605      	mov	r5, r0
 800c868:	b108      	cbz	r0, 800c86e <main+0xea>
 800c86a:	b672      	cpsid	i
 800c86c:	e7fe      	b.n	800c86c <main+0xe8>
  HAL_TIM_MspPostInit(&htim2);
 800c86e:	4620      	mov	r0, r4
 800c870:	f000 fb20 	bl	800ceb4 <HAL_TIM_MspPostInit>
  hspi3.Instance = SPI3;
 800c874:	4b6f      	ldr	r3, [pc, #444]	; (800ca34 <main+0x2b0>)
 800c876:	4a70      	ldr	r2, [pc, #448]	; (800ca38 <main+0x2b4>)
 800c878:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800c87a:	f44f 7182 	mov.w	r1, #260	; 0x104
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800c87e:	2202      	movs	r2, #2
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800c880:	6059      	str	r1, [r3, #4]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800c882:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800c884:	2101      	movs	r1, #1
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800c886:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800c88a:	6159      	str	r1, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800c88c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800c88e:	2128      	movs	r1, #40	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800c890:	220a      	movs	r2, #10
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800c892:	4618      	mov	r0, r3
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800c894:	e9c3 5502 	strd	r5, r5, [r3, #8]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800c898:	e9c3 5508 	strd	r5, r5, [r3, #32]
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c89c:	629d      	str	r5, [r3, #40]	; 0x28
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800c89e:	61d9      	str	r1, [r3, #28]
  hspi3.Init.CRCPolynomial = 10;
 800c8a0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800c8a2:	f003 f9b9 	bl	800fc18 <HAL_SPI_Init>
 800c8a6:	4604      	mov	r4, r0
 800c8a8:	b108      	cbz	r0, 800c8ae <main+0x12a>
 800c8aa:	b672      	cpsid	i
 800c8ac:	e7fe      	b.n	800c8ac <main+0x128>
  htim5.Instance = TIM5;
 800c8ae:	4d63      	ldr	r5, [pc, #396]	; (800ca3c <main+0x2b8>)
  MX_USART1_UART_Init();
 800c8b0:	f7ff feda 	bl	800c668 <MX_USART1_UART_Init>
  htim5.Instance = TIM5;
 800c8b4:	4b62      	ldr	r3, [pc, #392]	; (800ca40 <main+0x2bc>)
  TIM_OC_InitTypeDef sConfigOC = {0};
 800c8b6:	9415      	str	r4, [sp, #84]	; 0x54
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800c8b8:	4628      	mov	r0, r5
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c8ba:	e9cd 4408 	strd	r4, r4, [sp, #32]
 800c8be:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c8c2:	e9cd 4404 	strd	r4, r4, [sp, #16]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800c8c6:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
 800c8ca:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
 800c8ce:	e9cd 4413 	strd	r4, r4, [sp, #76]	; 0x4c
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c8d2:	e9c5 4401 	strd	r4, r4, [r5, #4]
  htim5.Init.Period = 4200-1;
 800c8d6:	60ee      	str	r6, [r5, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800c8d8:	612c      	str	r4, [r5, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c8da:	61ac      	str	r4, [r5, #24]
  htim5.Instance = TIM5;
 800c8dc:	602b      	str	r3, [r5, #0]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800c8de:	f003 ff0f 	bl	8010700 <HAL_TIM_Base_Init>
 800c8e2:	b108      	cbz	r0, 800c8e8 <main+0x164>
 800c8e4:	b672      	cpsid	i
 800c8e6:	e7fe      	b.n	800c8e6 <main+0x162>
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800c8e8:	a908      	add	r1, sp, #32
 800c8ea:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c8ec:	9708      	str	r7, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800c8ee:	f003 fd3d 	bl	801036c <HAL_TIM_ConfigClockSource>
 800c8f2:	b108      	cbz	r0, 800c8f8 <main+0x174>
 800c8f4:	b672      	cpsid	i
 800c8f6:	e7fe      	b.n	800c8f6 <main+0x172>
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800c8f8:	4628      	mov	r0, r5
 800c8fa:	f003 ff39 	bl	8010770 <HAL_TIM_PWM_Init>
 800c8fe:	4603      	mov	r3, r0
 800c900:	b108      	cbz	r0, 800c906 <main+0x182>
 800c902:	b672      	cpsid	i
 800c904:	e7fe      	b.n	800c904 <main+0x180>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800c906:	4628      	mov	r0, r5
 800c908:	a904      	add	r1, sp, #16
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c90a:	e9cd 3304 	strd	r3, r3, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800c90e:	f004 f8fb 	bl	8010b08 <HAL_TIMEx_MasterConfigSynchronization>
 800c912:	b108      	cbz	r0, 800c918 <main+0x194>
 800c914:	b672      	cpsid	i
 800c916:	e7fe      	b.n	800c916 <main+0x192>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800c918:	2060      	movs	r0, #96	; 0x60
  sConfigOC.Pulse = 0;
 800c91a:	2300      	movs	r3, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800c91c:	900f      	str	r0, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800c91e:	2204      	movs	r2, #4
 800c920:	a90f      	add	r1, sp, #60	; 0x3c
 800c922:	4846      	ldr	r0, [pc, #280]	; (800ca3c <main+0x2b8>)
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800c924:	9313      	str	r3, [sp, #76]	; 0x4c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800c926:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800c92a:	f003 fff3 	bl	8010914 <HAL_TIM_PWM_ConfigChannel>
 800c92e:	4605      	mov	r5, r0
 800c930:	b108      	cbz	r0, 800c936 <main+0x1b2>
 800c932:	b672      	cpsid	i
 800c934:	e7fe      	b.n	800c934 <main+0x1b0>
  HAL_TIM_MspPostInit(&htim5);
 800c936:	4841      	ldr	r0, [pc, #260]	; (800ca3c <main+0x2b8>)
  htim4.Instance = TIM4;
 800c938:	4c42      	ldr	r4, [pc, #264]	; (800ca44 <main+0x2c0>)
  HAL_TIM_MspPostInit(&htim5);
 800c93a:	f000 fabb 	bl	800ceb4 <HAL_TIM_MspPostInit>
  TIM_Encoder_InitTypeDef sConfig = {0};
 800c93e:	2220      	movs	r2, #32
 800c940:	4629      	mov	r1, r5
 800c942:	a810      	add	r0, sp, #64	; 0x40
 800c944:	f004 fd79 	bl	801143a <memset>
  htim4.Instance = TIM4;
 800c948:	4b3f      	ldr	r3, [pc, #252]	; (800ca48 <main+0x2c4>)
 800c94a:	6023      	str	r3, [r4, #0]
  htim4.Init.Period = 60000-1;
 800c94c:	f64e 215f 	movw	r1, #59999	; 0xea5f
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800c950:	2301      	movs	r3, #1
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800c952:	2203      	movs	r2, #3
  htim4.Init.Period = 60000-1;
 800c954:	60e1      	str	r1, [r4, #12]
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800c956:	4620      	mov	r0, r4
 800c958:	a90f      	add	r1, sp, #60	; 0x3c
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800c95a:	9311      	str	r3, [sp, #68]	; 0x44
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800c95c:	9315      	str	r3, [sp, #84]	; 0x54
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c95e:	9508      	str	r5, [sp, #32]
 800c960:	9509      	str	r5, [sp, #36]	; 0x24
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c962:	e9c4 5501 	strd	r5, r5, [r4, #4]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800c966:	6125      	str	r5, [r4, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c968:	61a5      	str	r5, [r4, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800c96a:	920f      	str	r2, [sp, #60]	; 0x3c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800c96c:	f003 ff1c 	bl	80107a8 <HAL_TIM_Encoder_Init>
 800c970:	4603      	mov	r3, r0
 800c972:	b108      	cbz	r0, 800c978 <main+0x1f4>
 800c974:	b672      	cpsid	i
 800c976:	e7fe      	b.n	800c976 <main+0x1f2>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800c978:	4620      	mov	r0, r4
 800c97a:	a908      	add	r1, sp, #32
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c97c:	e9cd 3308 	strd	r3, r3, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800c980:	f004 f8c2 	bl	8010b08 <HAL_TIMEx_MasterConfigSynchronization>
 800c984:	4604      	mov	r4, r0
 800c986:	b108      	cbz	r0, 800c98c <main+0x208>
 800c988:	b672      	cpsid	i
 800c98a:	e7fe      	b.n	800c98a <main+0x206>
  htim8.Instance = TIM8;
 800c98c:	4d2f      	ldr	r5, [pc, #188]	; (800ca4c <main+0x2c8>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c98e:	9004      	str	r0, [sp, #16]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800c990:	4601      	mov	r1, r0
 800c992:	2220      	movs	r2, #32
 800c994:	a80f      	add	r0, sp, #60	; 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c996:	e9cd 4405 	strd	r4, r4, [sp, #20]
 800c99a:	9407      	str	r4, [sp, #28]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c99c:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800c99e:	e9cd 4408 	strd	r4, r4, [sp, #32]
 800c9a2:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
 800c9a6:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
 800c9aa:	940e      	str	r4, [sp, #56]	; 0x38
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c9ac:	9403      	str	r4, [sp, #12]
  htim8.Init.Prescaler = 168-1;
 800c9ae:	26a7      	movs	r6, #167	; 0xa7
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800c9b0:	f004 fd43 	bl	801143a <memset>
  htim8.Instance = TIM8;
 800c9b4:	4926      	ldr	r1, [pc, #152]	; (800ca50 <main+0x2cc>)
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c9b6:	60ac      	str	r4, [r5, #8]
  htim8.Init.Period = 50-1;
 800c9b8:	2231      	movs	r2, #49	; 0x31
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800c9ba:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800c9bc:	4628      	mov	r0, r5
  htim8.Init.RepetitionCounter = 0;
 800c9be:	e9c5 4404 	strd	r4, r4, [r5, #16]
  htim8.Instance = TIM8;
 800c9c2:	6029      	str	r1, [r5, #0]
  htim8.Init.Period = 50-1;
 800c9c4:	60ea      	str	r2, [r5, #12]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800c9c6:	61ab      	str	r3, [r5, #24]
  htim8.Init.Prescaler = 168-1;
 800c9c8:	606e      	str	r6, [r5, #4]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800c9ca:	f003 fe99 	bl	8010700 <HAL_TIM_Base_Init>
 800c9ce:	b108      	cbz	r0, 800c9d4 <main+0x250>
 800c9d0:	b672      	cpsid	i
 800c9d2:	e7fe      	b.n	800c9d2 <main+0x24e>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c9d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800c9d8:	a904      	add	r1, sp, #16
 800c9da:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c9dc:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800c9de:	f003 fcc5 	bl	801036c <HAL_TIM_ConfigClockSource>
 800c9e2:	b108      	cbz	r0, 800c9e8 <main+0x264>
 800c9e4:	b672      	cpsid	i
 800c9e6:	e7fe      	b.n	800c9e6 <main+0x262>
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 800c9e8:	4628      	mov	r0, r5
 800c9ea:	f003 fea5 	bl	8010738 <HAL_TIM_OC_Init>
 800c9ee:	4603      	mov	r3, r0
 800c9f0:	b108      	cbz	r0, 800c9f6 <main+0x272>
 800c9f2:	b672      	cpsid	i
 800c9f4:	e7fe      	b.n	800c9f4 <main+0x270>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800c9f6:	a902      	add	r1, sp, #8
 800c9f8:	4628      	mov	r0, r5
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c9fa:	e9cd 3302 	strd	r3, r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800c9fe:	f004 f883 	bl	8010b08 <HAL_TIMEx_MasterConfigSynchronization>
 800ca02:	b108      	cbz	r0, 800ca08 <main+0x284>
 800ca04:	b672      	cpsid	i
 800ca06:	e7fe      	b.n	800ca06 <main+0x282>
  sConfigOC.Pulse = 25-1;
 800ca08:	2318      	movs	r3, #24
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800ca0a:	4602      	mov	r2, r0
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800ca0c:	e9cd 000a 	strd	r0, r0, [sp, #40]	; 0x28
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800ca10:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800ca14:	900e      	str	r0, [sp, #56]	; 0x38
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800ca16:	2430      	movs	r4, #48	; 0x30
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800ca18:	a908      	add	r1, sp, #32
 800ca1a:	4628      	mov	r0, r5
  sConfigOC.Pulse = 25-1;
 800ca1c:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800ca1e:	9408      	str	r4, [sp, #32]
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800ca20:	f003 ff48 	bl	80108b4 <HAL_TIM_OC_ConfigChannel>
 800ca24:	4603      	mov	r3, r0
 800ca26:	b1a8      	cbz	r0, 800ca54 <main+0x2d0>
 800ca28:	b672      	cpsid	i
 800ca2a:	e7fe      	b.n	800ca2a <main+0x2a6>
 800ca2c:	200002c8 	.word	0x200002c8
 800ca30:	20000248 	.word	0x20000248
 800ca34:	20000ff4 	.word	0x20000ff4
 800ca38:	40003c00 	.word	0x40003c00
 800ca3c:	20000288 	.word	0x20000288
 800ca40:	40000c00 	.word	0x40000c00
 800ca44:	20000f2c 	.word	0x20000f2c
 800ca48:	40000800 	.word	0x40000800
 800ca4c:	20000eec 	.word	0x20000eec
 800ca50:	40010400 	.word	0x40010400
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim8, TIM_CHANNEL_1);
 800ca54:	6829      	ldr	r1, [r5, #0]
 800ca56:	698a      	ldr	r2, [r1, #24]
 800ca58:	f042 0208 	orr.w	r2, r2, #8
 800ca5c:	618a      	str	r2, [r1, #24]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800ca5e:	4628      	mov	r0, r5
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800ca60:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800ca64:	a90f      	add	r1, sp, #60	; 0x3c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800ca66:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.DeadTime = 0;
 800ca6a:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800ca6e:	9313      	str	r3, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800ca70:	9316      	str	r3, [sp, #88]	; 0x58
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800ca72:	9214      	str	r2, [sp, #80]	; 0x50
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800ca74:	f004 f88e 	bl	8010b94 <HAL_TIMEx_ConfigBreakDeadTime>
 800ca78:	4604      	mov	r4, r0
 800ca7a:	b108      	cbz	r0, 800ca80 <main+0x2fc>
 800ca7c:	b672      	cpsid	i
 800ca7e:	e7fe      	b.n	800ca7e <main+0x2fa>
  HAL_TIM_MspPostInit(&htim8);
 800ca80:	4628      	mov	r0, r5
 800ca82:	f000 fa17 	bl	800ceb4 <HAL_TIM_MspPostInit>
  htim1.Instance = TIM1;
 800ca86:	4b2d      	ldr	r3, [pc, #180]	; (800cb3c <main+0x3b8>)
 800ca88:	492d      	ldr	r1, [pc, #180]	; (800cb40 <main+0x3bc>)
  htim1.Init.Prescaler = 168-1;
 800ca8a:	605e      	str	r6, [r3, #4]
  htim1.Init.Period = 1000-1;
 800ca8c:	f240 32e7 	movw	r2, #999	; 0x3e7
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800ca90:	4618      	mov	r0, r3
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800ca92:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
 800ca96:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800ca9a:	e9cd 4408 	strd	r4, r4, [sp, #32]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800ca9e:	609c      	str	r4, [r3, #8]
  htim1.Init.RepetitionCounter = 0;
 800caa0:	e9c3 4404 	strd	r4, r4, [r3, #16]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800caa4:	619c      	str	r4, [r3, #24]
  htim1.Instance = TIM1;
 800caa6:	6019      	str	r1, [r3, #0]
  htim1.Init.Period = 1000-1;
 800caa8:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800caaa:	f003 fe29 	bl	8010700 <HAL_TIM_Base_Init>
 800caae:	b108      	cbz	r0, 800cab4 <main+0x330>
 800cab0:	b672      	cpsid	i
 800cab2:	e7fe      	b.n	800cab2 <main+0x32e>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800cab4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800cab8:	a90f      	add	r1, sp, #60	; 0x3c
 800caba:	4820      	ldr	r0, [pc, #128]	; (800cb3c <main+0x3b8>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800cabc:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800cabe:	f003 fc55 	bl	801036c <HAL_TIM_ConfigClockSource>
 800cac2:	4603      	mov	r3, r0
 800cac4:	b108      	cbz	r0, 800caca <main+0x346>
 800cac6:	b672      	cpsid	i
 800cac8:	e7fe      	b.n	800cac8 <main+0x344>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800caca:	a908      	add	r1, sp, #32
 800cacc:	481b      	ldr	r0, [pc, #108]	; (800cb3c <main+0x3b8>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800cace:	e9cd 3308 	strd	r3, r3, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800cad2:	f004 f819 	bl	8010b08 <HAL_TIMEx_MasterConfigSynchronization>
 800cad6:	b118      	cbz	r0, 800cae0 <main+0x35c>
 800cad8:	b672      	cpsid	i
 800cada:	e7fe      	b.n	800cada <main+0x356>
		  Explore();
 800cadc:	f7ff fb26 	bl	800c12c <Explore>
	  switch( startup_mode )
 800cae0:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 800cae4:	2b07      	cmp	r3, #7
 800cae6:	d8fd      	bhi.n	800cae4 <main+0x360>
 800cae8:	a201      	add	r2, pc, #4	; (adr r2, 800caf0 <main+0x36c>)
 800caea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800caee:	bf00      	nop
 800caf0:	0800cb11 	.word	0x0800cb11
 800caf4:	0800cb35 	.word	0x0800cb35
 800caf8:	0800cb2f 	.word	0x0800cb2f
 800cafc:	0800cb29 	.word	0x0800cb29
 800cb00:	0800cb23 	.word	0x0800cb23
 800cb04:	0800cb1d 	.word	0x0800cb1d
 800cb08:	0800cadd 	.word	0x0800cadd
 800cb0c:	0800cb17 	.word	0x0800cb17
		  ParameterSetting();
 800cb10:	f7ff f826 	bl	800bb60 <ParameterSetting>
		  break;
 800cb14:	e7e4      	b.n	800cae0 <main+0x35c>
		  WritingFree();
 800cb16:	f7ff f8f3 	bl	800bd00 <WritingFree>
		  break;
 800cb1a:	e7e1      	b.n	800cae0 <main+0x35c>
		  GainTestAVelo();
 800cb1c:	f7ff f8b6 	bl	800bc8c <GainTestAVelo>
		  break;
 800cb20:	e7de      	b.n	800cae0 <main+0x35c>
		  FastestRun();
 800cb22:	f7ff f92d 	bl	800bd80 <FastestRun>
		  break;
 800cb26:	e7db      	b.n	800cae0 <main+0x35c>
		  Debug();
 800cb28:	f7fe ffb0 	bl	800ba8c <Debug>
		  break;
 800cb2c:	e7d8      	b.n	800cae0 <main+0x35c>
		  GainTestDWall();
 800cb2e:	f7ff f855 	bl	800bbdc <GainTestDWall>
		  break;
 800cb32:	e7d5      	b.n	800cae0 <main+0x35c>
		  GainTestRWall();
 800cb34:	f7ff f81c 	bl	800bb70 <GainTestRWall>
		  break;
 800cb38:	e7d2      	b.n	800cae0 <main+0x35c>
 800cb3a:	bf00      	nop
 800cb3c:	20001134 	.word	0x20001134
 800cb40:	40010000 	.word	0x40010000

0800cb44 <Error_Handler>:
 800cb44:	b672      	cpsid	i
 800cb46:	e7fe      	b.n	800cb46 <Error_Handler+0x2>

0800cb48 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800cb48:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800cb4a:	4b0c      	ldr	r3, [pc, #48]	; (800cb7c <HAL_MspInit+0x34>)
 800cb4c:	2100      	movs	r1, #0
 800cb4e:	9100      	str	r1, [sp, #0]
 800cb50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cb52:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800cb56:	645a      	str	r2, [r3, #68]	; 0x44
 800cb58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cb5a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800cb5e:	9200      	str	r2, [sp, #0]
 800cb60:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800cb62:	9101      	str	r1, [sp, #4]
 800cb64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800cb66:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800cb6a:	641a      	str	r2, [r3, #64]	; 0x40
 800cb6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cb72:	9301      	str	r3, [sp, #4]
 800cb74:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800cb76:	b002      	add	sp, #8
 800cb78:	4770      	bx	lr
 800cb7a:	bf00      	nop
 800cb7c:	40023800 	.word	0x40023800

0800cb80 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800cb80:	b5f0      	push	{r4, r5, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 800cb82:	6803      	ldr	r3, [r0, #0]
 800cb84:	4a47      	ldr	r2, [pc, #284]	; (800cca4 <HAL_ADC_MspInit+0x124>)
{
 800cb86:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cb88:	2400      	movs	r4, #0
  if(hadc->Instance==ADC1)
 800cb8a:	4293      	cmp	r3, r2
{
 800cb8c:	4605      	mov	r5, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cb8e:	e9cd 4405 	strd	r4, r4, [sp, #20]
 800cb92:	e9cd 4407 	strd	r4, r4, [sp, #28]
 800cb96:	9409      	str	r4, [sp, #36]	; 0x24
  if(hadc->Instance==ADC1)
 800cb98:	d004      	beq.n	800cba4 <HAL_ADC_MspInit+0x24>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 800cb9a:	4a43      	ldr	r2, [pc, #268]	; (800cca8 <HAL_ADC_MspInit+0x128>)
 800cb9c:	4293      	cmp	r3, r2
 800cb9e:	d04e      	beq.n	800cc3e <HAL_ADC_MspInit+0xbe>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800cba0:	b00b      	add	sp, #44	; 0x2c
 800cba2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 800cba4:	4b41      	ldr	r3, [pc, #260]	; (800ccac <HAL_ADC_MspInit+0x12c>)
 800cba6:	9400      	str	r4, [sp, #0]
 800cba8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    hdma_adc1.Instance = DMA2_Stream0;
 800cbaa:	4e41      	ldr	r6, [pc, #260]	; (800ccb0 <HAL_ADC_MspInit+0x130>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cbac:	4841      	ldr	r0, [pc, #260]	; (800ccb4 <HAL_ADC_MspInit+0x134>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 800cbae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800cbb2:	645a      	str	r2, [r3, #68]	; 0x44
 800cbb4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cbb6:	f402 7280 	and.w	r2, r2, #256	; 0x100
 800cbba:	9200      	str	r2, [sp, #0]
 800cbbc:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800cbbe:	9401      	str	r4, [sp, #4]
 800cbc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cbc2:	f042 0204 	orr.w	r2, r2, #4
 800cbc6:	631a      	str	r2, [r3, #48]	; 0x30
 800cbc8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cbca:	f002 0204 	and.w	r2, r2, #4
 800cbce:	9201      	str	r2, [sp, #4]
 800cbd0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800cbd2:	9402      	str	r4, [sp, #8]
 800cbd4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cbd6:	f042 0202 	orr.w	r2, r2, #2
 800cbda:	631a      	str	r2, [r3, #48]	; 0x30
 800cbdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cbde:	f003 0302 	and.w	r3, r3, #2
 800cbe2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800cbe4:	2703      	movs	r7, #3
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 800cbe6:	2311      	movs	r3, #17
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cbe8:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800cbea:	9a02      	ldr	r2, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 800cbec:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800cbee:	9706      	str	r7, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cbf0:	f002 fa94 	bl	800f11c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800cbf4:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cbf6:	a905      	add	r1, sp, #20
 800cbf8:	482f      	ldr	r0, [pc, #188]	; (800ccb8 <HAL_ADC_MspInit+0x138>)
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800cbfa:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cbfc:	e9cd 7406 	strd	r7, r4, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cc00:	f002 fa8c 	bl	800f11c <HAL_GPIO_Init>
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800cc04:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800cc08:	e9c6 4408 	strd	r4, r4, [r6, #32]
    hdma_adc1.Instance = DMA2_Stream0;
 800cc0c:	482b      	ldr	r0, [pc, #172]	; (800ccbc <HAL_ADC_MspInit+0x13c>)
 800cc0e:	6030      	str	r0, [r6, #0]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800cc10:	f44f 6780 	mov.w	r7, #1024	; 0x400
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800cc14:	6074      	str	r4, [r6, #4]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800cc16:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800cc1a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800cc1e:	f44f 7380 	mov.w	r3, #256	; 0x100
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800cc22:	4630      	mov	r0, r6
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800cc24:	6137      	str	r7, [r6, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800cc26:	e9c6 1205 	strd	r1, r2, [r6, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800cc2a:	61f3      	str	r3, [r6, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800cc2c:	f001 ff48 	bl	800eac0 <HAL_DMA_Init>
 800cc30:	b108      	cbz	r0, 800cc36 <HAL_ADC_MspInit+0xb6>
      Error_Handler();
 800cc32:	f7ff ff87 	bl	800cb44 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800cc36:	63ae      	str	r6, [r5, #56]	; 0x38
 800cc38:	63b5      	str	r5, [r6, #56]	; 0x38
}
 800cc3a:	b00b      	add	sp, #44	; 0x2c
 800cc3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC2_CLK_ENABLE();
 800cc3e:	4b1b      	ldr	r3, [pc, #108]	; (800ccac <HAL_ADC_MspInit+0x12c>)
 800cc40:	9403      	str	r4, [sp, #12]
 800cc42:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    hdma_adc2.Instance = DMA2_Stream2;
 800cc44:	4e1e      	ldr	r6, [pc, #120]	; (800ccc0 <HAL_ADC_MspInit+0x140>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cc46:	481b      	ldr	r0, [pc, #108]	; (800ccb4 <HAL_ADC_MspInit+0x134>)
    __HAL_RCC_ADC2_CLK_ENABLE();
 800cc48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cc4c:	645a      	str	r2, [r3, #68]	; 0x44
 800cc4e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cc50:	f402 7200 	and.w	r2, r2, #512	; 0x200
 800cc54:	9203      	str	r2, [sp, #12]
 800cc56:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800cc58:	9404      	str	r4, [sp, #16]
 800cc5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cc5c:	f042 0204 	orr.w	r2, r2, #4
 800cc60:	631a      	str	r2, [r3, #48]	; 0x30
 800cc62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc64:	f003 0304 	and.w	r3, r3, #4
 800cc68:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 800cc6a:	2322      	movs	r3, #34	; 0x22
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cc6c:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 800cc6e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800cc70:	2303      	movs	r3, #3
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800cc72:	9a04      	ldr	r2, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800cc74:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cc76:	f002 fa51 	bl	800f11c <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800cc7a:	4a12      	ldr	r2, [pc, #72]	; (800ccc4 <HAL_ADC_MspInit+0x144>)
 800cc7c:	6032      	str	r2, [r6, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800cc7e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800cc82:	f44f 6080 	mov.w	r0, #1024	; 0x400
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800cc86:	6073      	str	r3, [r6, #4]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800cc88:	6130      	str	r0, [r6, #16]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800cc8a:	60b4      	str	r4, [r6, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800cc8c:	60f4      	str	r4, [r6, #12]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800cc8e:	e9c6 4408 	strd	r4, r4, [r6, #32]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800cc92:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800cc96:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800cc9a:	f44f 7380 	mov.w	r3, #256	; 0x100
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800cc9e:	4630      	mov	r0, r6
 800cca0:	e7c1      	b.n	800cc26 <HAL_ADC_MspInit+0xa6>
 800cca2:	bf00      	nop
 800cca4:	40012000 	.word	0x40012000
 800cca8:	40012100 	.word	0x40012100
 800ccac:	40023800 	.word	0x40023800
 800ccb0:	200010d4 	.word	0x200010d4
 800ccb4:	40020800 	.word	0x40020800
 800ccb8:	40020400 	.word	0x40020400
 800ccbc:	40026410 	.word	0x40026410
 800ccc0:	20001174 	.word	0x20001174
 800ccc4:	40026440 	.word	0x40026440

0800ccc8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800ccc8:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hspi->Instance==SPI3)
 800ccca:	6801      	ldr	r1, [r0, #0]
 800cccc:	4a18      	ldr	r2, [pc, #96]	; (800cd30 <HAL_SPI_MspInit+0x68>)
{
 800ccce:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ccd0:	2300      	movs	r3, #0
  if(hspi->Instance==SPI3)
 800ccd2:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ccd4:	e9cd 3303 	strd	r3, r3, [sp, #12]
 800ccd8:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800ccdc:	9307      	str	r3, [sp, #28]
  if(hspi->Instance==SPI3)
 800ccde:	d001      	beq.n	800cce4 <HAL_SPI_MspInit+0x1c>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800cce0:	b008      	add	sp, #32
 800cce2:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI3_CLK_ENABLE();
 800cce4:	f502 32fe 	add.w	r2, r2, #130048	; 0x1fc00
 800cce8:	9301      	str	r3, [sp, #4]
 800ccea:	6c11      	ldr	r1, [r2, #64]	; 0x40
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ccec:	4811      	ldr	r0, [pc, #68]	; (800cd34 <HAL_SPI_MspInit+0x6c>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 800ccee:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 800ccf2:	6411      	str	r1, [r2, #64]	; 0x40
 800ccf4:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800ccf6:	f401 4100 	and.w	r1, r1, #32768	; 0x8000
 800ccfa:	9101      	str	r1, [sp, #4]
 800ccfc:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ccfe:	9302      	str	r3, [sp, #8]
 800cd00:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800cd02:	f043 0304 	orr.w	r3, r3, #4
 800cd06:	6313      	str	r3, [r2, #48]	; 0x30
 800cd08:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800cd0a:	f003 0304 	and.w	r3, r3, #4
 800cd0e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cd10:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800cd12:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cd14:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800cd16:	f44f 55e0 	mov.w	r5, #7168	; 0x1c00
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cd1a:	2402      	movs	r4, #2
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800cd1c:	9e02      	ldr	r6, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cd1e:	e9cd 5403 	strd	r5, r4, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800cd22:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cd26:	f002 f9f9 	bl	800f11c <HAL_GPIO_Init>
}
 800cd2a:	b008      	add	sp, #32
 800cd2c:	bd70      	pop	{r4, r5, r6, pc}
 800cd2e:	bf00      	nop
 800cd30:	40003c00 	.word	0x40003c00
 800cd34:	40020800 	.word	0x40020800

0800cd38 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800cd38:	b500      	push	{lr}
  if(htim_base->Instance==TIM1)
 800cd3a:	6803      	ldr	r3, [r0, #0]
 800cd3c:	4a2b      	ldr	r2, [pc, #172]	; (800cdec <HAL_TIM_Base_MspInit+0xb4>)
 800cd3e:	4293      	cmp	r3, r2
{
 800cd40:	b085      	sub	sp, #20
  if(htim_base->Instance==TIM1)
 800cd42:	d02a      	beq.n	800cd9a <HAL_TIM_Base_MspInit+0x62>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 800cd44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cd48:	d008      	beq.n	800cd5c <HAL_TIM_Base_MspInit+0x24>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM5)
 800cd4a:	4a29      	ldr	r2, [pc, #164]	; (800cdf0 <HAL_TIM_Base_MspInit+0xb8>)
 800cd4c:	4293      	cmp	r3, r2
 800cd4e:	d015      	beq.n	800cd7c <HAL_TIM_Base_MspInit+0x44>
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
  else if(htim_base->Instance==TIM8)
 800cd50:	4a28      	ldr	r2, [pc, #160]	; (800cdf4 <HAL_TIM_Base_MspInit+0xbc>)
 800cd52:	4293      	cmp	r3, r2
 800cd54:	d037      	beq.n	800cdc6 <HAL_TIM_Base_MspInit+0x8e>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800cd56:	b005      	add	sp, #20
 800cd58:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 800cd5c:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 800cd60:	2200      	movs	r2, #0
 800cd62:	9201      	str	r2, [sp, #4]
 800cd64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800cd66:	f042 0201 	orr.w	r2, r2, #1
 800cd6a:	641a      	str	r2, [r3, #64]	; 0x40
 800cd6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd6e:	f003 0301 	and.w	r3, r3, #1
 800cd72:	9301      	str	r3, [sp, #4]
 800cd74:	9b01      	ldr	r3, [sp, #4]
}
 800cd76:	b005      	add	sp, #20
 800cd78:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM5_CLK_ENABLE();
 800cd7c:	4b1e      	ldr	r3, [pc, #120]	; (800cdf8 <HAL_TIM_Base_MspInit+0xc0>)
 800cd7e:	2200      	movs	r2, #0
 800cd80:	9202      	str	r2, [sp, #8]
 800cd82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800cd84:	f042 0208 	orr.w	r2, r2, #8
 800cd88:	641a      	str	r2, [r3, #64]	; 0x40
 800cd8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd8c:	f003 0308 	and.w	r3, r3, #8
 800cd90:	9302      	str	r3, [sp, #8]
 800cd92:	9b02      	ldr	r3, [sp, #8]
}
 800cd94:	b005      	add	sp, #20
 800cd96:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM1_CLK_ENABLE();
 800cd9a:	2200      	movs	r2, #0
 800cd9c:	4b16      	ldr	r3, [pc, #88]	; (800cdf8 <HAL_TIM_Base_MspInit+0xc0>)
 800cd9e:	9200      	str	r2, [sp, #0]
 800cda0:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800cda2:	f041 0101 	orr.w	r1, r1, #1
 800cda6:	6459      	str	r1, [r3, #68]	; 0x44
 800cda8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cdaa:	f003 0301 	and.w	r3, r3, #1
 800cdae:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800cdb0:	2019      	movs	r0, #25
 800cdb2:	4611      	mov	r1, r2
    __HAL_RCC_TIM1_CLK_ENABLE();
 800cdb4:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800cdb6:	f001 fe25 	bl	800ea04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800cdba:	2019      	movs	r0, #25
}
 800cdbc:	b005      	add	sp, #20
 800cdbe:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800cdc2:	f001 be55 	b.w	800ea70 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800cdc6:	4b0c      	ldr	r3, [pc, #48]	; (800cdf8 <HAL_TIM_Base_MspInit+0xc0>)
 800cdc8:	2200      	movs	r2, #0
 800cdca:	9203      	str	r2, [sp, #12]
 800cdcc:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800cdce:	f041 0102 	orr.w	r1, r1, #2
 800cdd2:	6459      	str	r1, [r3, #68]	; 0x44
 800cdd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cdd6:	f003 0302 	and.w	r3, r3, #2
 800cdda:	9303      	str	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 1, 0);
 800cddc:	202c      	movs	r0, #44	; 0x2c
 800cdde:	2101      	movs	r1, #1
    __HAL_RCC_TIM8_CLK_ENABLE();
 800cde0:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 1, 0);
 800cde2:	f001 fe0f 	bl	800ea04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800cde6:	202c      	movs	r0, #44	; 0x2c
 800cde8:	e7e8      	b.n	800cdbc <HAL_TIM_Base_MspInit+0x84>
 800cdea:	bf00      	nop
 800cdec:	40010000 	.word	0x40010000
 800cdf0:	40000c00 	.word	0x40000c00
 800cdf4:	40010400 	.word	0x40010400
 800cdf8:	40023800 	.word	0x40023800

0800cdfc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800cdfc:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_encoder->Instance==TIM3)
 800cdfe:	6802      	ldr	r2, [r0, #0]
 800ce00:	4927      	ldr	r1, [pc, #156]	; (800cea0 <HAL_TIM_Encoder_MspInit+0xa4>)
{
 800ce02:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ce04:	2300      	movs	r3, #0
  if(htim_encoder->Instance==TIM3)
 800ce06:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ce08:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800ce0c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800ce10:	9309      	str	r3, [sp, #36]	; 0x24
  if(htim_encoder->Instance==TIM3)
 800ce12:	d024      	beq.n	800ce5e <HAL_TIM_Encoder_MspInit+0x62>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_encoder->Instance==TIM4)
 800ce14:	4923      	ldr	r1, [pc, #140]	; (800cea4 <HAL_TIM_Encoder_MspInit+0xa8>)
 800ce16:	428a      	cmp	r2, r1
 800ce18:	d001      	beq.n	800ce1e <HAL_TIM_Encoder_MspInit+0x22>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800ce1a:	b00a      	add	sp, #40	; 0x28
 800ce1c:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM4_CLK_ENABLE();
 800ce1e:	4a22      	ldr	r2, [pc, #136]	; (800cea8 <HAL_TIM_Encoder_MspInit+0xac>)
 800ce20:	9303      	str	r3, [sp, #12]
 800ce22:	6c11      	ldr	r1, [r2, #64]	; 0x40
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ce24:	4821      	ldr	r0, [pc, #132]	; (800ceac <HAL_TIM_Encoder_MspInit+0xb0>)
    __HAL_RCC_TIM4_CLK_ENABLE();
 800ce26:	f041 0104 	orr.w	r1, r1, #4
 800ce2a:	6411      	str	r1, [r2, #64]	; 0x40
 800ce2c:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800ce2e:	f001 0104 	and.w	r1, r1, #4
 800ce32:	9103      	str	r1, [sp, #12]
 800ce34:	9903      	ldr	r1, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ce36:	9304      	str	r3, [sp, #16]
 800ce38:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800ce3a:	f043 0302 	orr.w	r3, r3, #2
 800ce3e:	6313      	str	r3, [r2, #48]	; 0x30
 800ce40:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800ce42:	f003 0302 	and.w	r3, r3, #2
 800ce46:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800ce48:	22c0      	movs	r2, #192	; 0xc0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ce4a:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ce4c:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ce4e:	9c04      	ldr	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800ce50:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ce52:	e9cd 2305 	strd	r2, r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ce56:	f002 f961 	bl	800f11c <HAL_GPIO_Init>
}
 800ce5a:	b00a      	add	sp, #40	; 0x28
 800ce5c:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM3_CLK_ENABLE();
 800ce5e:	4a12      	ldr	r2, [pc, #72]	; (800cea8 <HAL_TIM_Encoder_MspInit+0xac>)
 800ce60:	9301      	str	r3, [sp, #4]
 800ce62:	6c11      	ldr	r1, [r2, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ce64:	4812      	ldr	r0, [pc, #72]	; (800ceb0 <HAL_TIM_Encoder_MspInit+0xb4>)
    __HAL_RCC_TIM3_CLK_ENABLE();
 800ce66:	f041 0102 	orr.w	r1, r1, #2
 800ce6a:	6411      	str	r1, [r2, #64]	; 0x40
 800ce6c:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800ce6e:	f001 0102 	and.w	r1, r1, #2
 800ce72:	9101      	str	r1, [sp, #4]
 800ce74:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ce76:	9302      	str	r3, [sp, #8]
 800ce78:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800ce7a:	f043 0301 	orr.w	r3, r3, #1
 800ce7e:	6313      	str	r3, [r2, #48]	; 0x30
 800ce80:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800ce82:	f003 0301 	and.w	r3, r3, #1
 800ce86:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800ce88:	22c0      	movs	r2, #192	; 0xc0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ce8a:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ce8c:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ce8e:	9c02      	ldr	r4, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800ce90:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ce92:	e9cd 2305 	strd	r2, r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ce96:	f002 f941 	bl	800f11c <HAL_GPIO_Init>
}
 800ce9a:	b00a      	add	sp, #40	; 0x28
 800ce9c:	bd10      	pop	{r4, pc}
 800ce9e:	bf00      	nop
 800cea0:	40000400 	.word	0x40000400
 800cea4:	40000800 	.word	0x40000800
 800cea8:	40023800 	.word	0x40023800
 800ceac:	40020400 	.word	0x40020400
 800ceb0:	40020000 	.word	0x40020000

0800ceb4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800ceb4:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM2)
 800ceb6:	6803      	ldr	r3, [r0, #0]
{
 800ceb8:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ceba:	2400      	movs	r4, #0
  if(htim->Instance==TIM2)
 800cebc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cec0:	e9cd 4405 	strd	r4, r4, [sp, #20]
 800cec4:	e9cd 4407 	strd	r4, r4, [sp, #28]
 800cec8:	9409      	str	r4, [sp, #36]	; 0x24
  if(htim->Instance==TIM2)
 800ceca:	d007      	beq.n	800cedc <HAL_TIM_MspPostInit+0x28>

  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }
  else if(htim->Instance==TIM5)
 800cecc:	4a30      	ldr	r2, [pc, #192]	; (800cf90 <HAL_TIM_MspPostInit+0xdc>)
 800cece:	4293      	cmp	r3, r2
 800ced0:	d049      	beq.n	800cf66 <HAL_TIM_MspPostInit+0xb2>

  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }
  else if(htim->Instance==TIM8)
 800ced2:	4a30      	ldr	r2, [pc, #192]	; (800cf94 <HAL_TIM_MspPostInit+0xe0>)
 800ced4:	4293      	cmp	r3, r2
 800ced6:	d01b      	beq.n	800cf10 <HAL_TIM_MspPostInit+0x5c>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800ced8:	b00a      	add	sp, #40	; 0x28
 800ceda:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cedc:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 800cee0:	9401      	str	r4, [sp, #4]
 800cee2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cee4:	482c      	ldr	r0, [pc, #176]	; (800cf98 <HAL_TIM_MspPostInit+0xe4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cee6:	f042 0201 	orr.w	r2, r2, #1
 800ceea:	631a      	str	r2, [r3, #48]	; 0x30
 800ceec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ceee:	f003 0301 	and.w	r3, r3, #1
 800cef2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cef4:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800cef6:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cef8:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800cefa:	2508      	movs	r5, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cefc:	2402      	movs	r4, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cefe:	9e01      	ldr	r6, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cf00:	e9cd 5405 	strd	r5, r4, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800cf04:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cf08:	f002 f908 	bl	800f11c <HAL_GPIO_Init>
}
 800cf0c:	b00a      	add	sp, #40	; 0x28
 800cf0e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cf10:	4b22      	ldr	r3, [pc, #136]	; (800cf9c <HAL_TIM_MspPostInit+0xe8>)
 800cf12:	9403      	str	r4, [sp, #12]
 800cf14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cf16:	4820      	ldr	r0, [pc, #128]	; (800cf98 <HAL_TIM_MspPostInit+0xe4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cf18:	f042 0201 	orr.w	r2, r2, #1
 800cf1c:	631a      	str	r2, [r3, #48]	; 0x30
 800cf1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cf20:	f002 0201 	and.w	r2, r2, #1
 800cf24:	9203      	str	r2, [sp, #12]
 800cf26:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800cf28:	9404      	str	r4, [sp, #16]
 800cf2a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cf2c:	f042 0204 	orr.w	r2, r2, #4
 800cf30:	631a      	str	r2, [r3, #48]	; 0x30
 800cf32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf34:	f003 0304 	and.w	r3, r3, #4
 800cf38:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cf3a:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800cf3c:	2320      	movs	r3, #32
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800cf3e:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cf40:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800cf42:	9a04      	ldr	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800cf44:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cf46:	e9cd 3605 	strd	r3, r6, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cf4a:	f002 f8e7 	bl	800f11c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800cf4e:	2340      	movs	r3, #64	; 0x40
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cf50:	a905      	add	r1, sp, #20
 800cf52:	4813      	ldr	r0, [pc, #76]	; (800cfa0 <HAL_TIM_MspPostInit+0xec>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cf54:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800cf56:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cf58:	e9cd 4407 	strd	r4, r4, [sp, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800cf5c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cf5e:	f002 f8dd 	bl	800f11c <HAL_GPIO_Init>
}
 800cf62:	b00a      	add	sp, #40	; 0x28
 800cf64:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cf66:	4b0d      	ldr	r3, [pc, #52]	; (800cf9c <HAL_TIM_MspPostInit+0xe8>)
 800cf68:	9402      	str	r4, [sp, #8]
 800cf6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cf6c:	480a      	ldr	r0, [pc, #40]	; (800cf98 <HAL_TIM_MspPostInit+0xe4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cf6e:	f042 0201 	orr.w	r2, r2, #1
 800cf72:	631a      	str	r2, [r3, #48]	; 0x30
 800cf74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf76:	f003 0301 	and.w	r3, r3, #1
 800cf7a:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cf7c:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800cf7e:	2302      	movs	r3, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cf80:	9a02      	ldr	r2, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800cf82:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cf84:	e9cd 3305 	strd	r3, r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cf88:	f002 f8c8 	bl	800f11c <HAL_GPIO_Init>
}
 800cf8c:	b00a      	add	sp, #40	; 0x28
 800cf8e:	bd70      	pop	{r4, r5, r6, pc}
 800cf90:	40000c00 	.word	0x40000c00
 800cf94:	40010400 	.word	0x40010400
 800cf98:	40020000 	.word	0x40020000
 800cf9c:	40023800 	.word	0x40023800
 800cfa0:	40020800 	.word	0x40020800

0800cfa4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800cfa4:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART1)
 800cfa6:	6801      	ldr	r1, [r0, #0]
 800cfa8:	4a18      	ldr	r2, [pc, #96]	; (800d00c <HAL_UART_MspInit+0x68>)
{
 800cfaa:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cfac:	2300      	movs	r3, #0
  if(huart->Instance==USART1)
 800cfae:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cfb0:	e9cd 3303 	strd	r3, r3, [sp, #12]
 800cfb4:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800cfb8:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART1)
 800cfba:	d001      	beq.n	800cfc0 <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800cfbc:	b008      	add	sp, #32
 800cfbe:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 800cfc0:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800cfc4:	9301      	str	r3, [sp, #4]
 800cfc6:	6c51      	ldr	r1, [r2, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cfc8:	4811      	ldr	r0, [pc, #68]	; (800d010 <HAL_UART_MspInit+0x6c>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800cfca:	f041 0110 	orr.w	r1, r1, #16
 800cfce:	6451      	str	r1, [r2, #68]	; 0x44
 800cfd0:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800cfd2:	f001 0110 	and.w	r1, r1, #16
 800cfd6:	9101      	str	r1, [sp, #4]
 800cfd8:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cfda:	9302      	str	r3, [sp, #8]
 800cfdc:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800cfde:	f043 0301 	orr.w	r3, r3, #1
 800cfe2:	6313      	str	r3, [r2, #48]	; 0x30
 800cfe4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800cfe6:	f003 0301 	and.w	r3, r3, #1
 800cfea:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cfec:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800cfee:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cff0:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800cff2:	f44f 65c0 	mov.w	r5, #1536	; 0x600
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cff6:	2402      	movs	r4, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cff8:	9e02      	ldr	r6, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cffa:	e9cd 5403 	strd	r5, r4, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800cffe:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d002:	f002 f88b 	bl	800f11c <HAL_GPIO_Init>
}
 800d006:	b008      	add	sp, #32
 800d008:	bd70      	pop	{r4, r5, r6, pc}
 800d00a:	bf00      	nop
 800d00c:	40011000 	.word	0x40011000
 800d010:	40020000 	.word	0x40020000

0800d014 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800d014:	e7fe      	b.n	800d014 <NMI_Handler>
 800d016:	bf00      	nop

0800d018 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800d018:	e7fe      	b.n	800d018 <HardFault_Handler>
 800d01a:	bf00      	nop

0800d01c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800d01c:	e7fe      	b.n	800d01c <MemManage_Handler>
 800d01e:	bf00      	nop

0800d020 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800d020:	e7fe      	b.n	800d020 <BusFault_Handler>
 800d022:	bf00      	nop

0800d024 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800d024:	e7fe      	b.n	800d024 <UsageFault_Handler>
 800d026:	bf00      	nop

0800d028 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800d028:	4770      	bx	lr
 800d02a:	bf00      	nop

0800d02c <DebugMon_Handler>:
 800d02c:	4770      	bx	lr
 800d02e:	bf00      	nop

0800d030 <PendSV_Handler>:
 800d030:	4770      	bx	lr
 800d032:	bf00      	nop

0800d034 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800d034:	f001 ba36 	b.w	800e4a4 <HAL_IncTick>

0800d038 <TIM1_UP_TIM10_IRQHandler>:
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800d038:	4801      	ldr	r0, [pc, #4]	; (800d040 <TIM1_UP_TIM10_IRQHandler+0x8>)
 800d03a:	f003 ba45 	b.w	80104c8 <HAL_TIM_IRQHandler>
 800d03e:	bf00      	nop
 800d040:	20001134 	.word	0x20001134

0800d044 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 800d044:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800d048:	f002 b970 	b.w	800f32c <HAL_GPIO_EXTI_IRQHandler>

0800d04c <TIM8_UP_TIM13_IRQHandler>:
void TIM8_UP_TIM13_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800d04c:	4801      	ldr	r0, [pc, #4]	; (800d054 <TIM8_UP_TIM13_IRQHandler+0x8>)
 800d04e:	f003 ba3b 	b.w	80104c8 <HAL_TIM_IRQHandler>
 800d052:	bf00      	nop
 800d054:	20000eec 	.word	0x20000eec

0800d058 <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800d058:	4801      	ldr	r0, [pc, #4]	; (800d060 <DMA2_Stream0_IRQHandler+0x8>)
 800d05a:	f001 be51 	b.w	800ed00 <HAL_DMA_IRQHandler>
 800d05e:	bf00      	nop
 800d060:	200010d4 	.word	0x200010d4

0800d064 <DMA2_Stream2_IRQHandler>:
void DMA2_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800d064:	4801      	ldr	r0, [pc, #4]	; (800d06c <DMA2_Stream2_IRQHandler+0x8>)
 800d066:	f001 be4b 	b.w	800ed00 <HAL_DMA_IRQHandler>
 800d06a:	bf00      	nop
 800d06c:	20001174 	.word	0x20001174

0800d070 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800d070:	4b05      	ldr	r3, [pc, #20]	; (800d088 <SystemInit+0x18>)
 800d072:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800d076:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800d07a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800d07e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800d082:	6099      	str	r1, [r3, #8]
#endif
}
 800d084:	4770      	bx	lr
 800d086:	bf00      	nop
 800d088:	e000ed00 	.word	0xe000ed00

0800d08c <initSearchData>:
#include "MicroMouse.h"
#include "Action.h"
#include "Search.h"

void initSearchData(maze_node *my_maze, profile *Mouse)
{
 800d08c:	b570      	push	{r4, r5, r6, lr}
 800d08e:	4604      	mov	r4, r0
 800d090:	b082      	sub	sp, #8
 800d092:	460d      	mov	r5, r1
    initMaze(my_maze);
 800d094:	f7fd fcca 	bl	800aa2c <initMaze>
    initWeight(my_maze); //3/20ms
 800d098:	4620      	mov	r0, r4
 800d09a:	f7fd fcab 	bl	800a9f4 <initWeight>

    //
    initProfile(Mouse, my_maze);
 800d09e:	4621      	mov	r1, r4
 800d0a0:	4628      	mov	r0, r5
 800d0a2:	f7fe fb79 	bl	800b798 <initProfile>
    Mouse->now.node = &(my_maze->RawNode[0][0]);
    Mouse->next.node = &(my_maze->RawNode[0][1]);
 800d0a6:	f104 0308 	add.w	r3, r4, #8
 800d0aa:	61eb      	str	r3, [r5, #28]

    //
     updateAllNodeWeight(my_maze, Mouse->goal_lesser.x, Mouse->goal_lesser.y, GOAL_SIZE_X, GOAL_SIZE_Y, 0x01);
 800d0ac:	2601      	movs	r6, #1
 800d0ae:	2302      	movs	r3, #2
 800d0b0:	786a      	ldrb	r2, [r5, #1]
 800d0b2:	7829      	ldrb	r1, [r5, #0]
    Mouse->now.node = &(my_maze->RawNode[0][0]);
 800d0b4:	612c      	str	r4, [r5, #16]
     updateAllNodeWeight(my_maze, Mouse->goal_lesser.x, Mouse->goal_lesser.y, GOAL_SIZE_X, GOAL_SIZE_Y, 0x01);
 800d0b6:	4620      	mov	r0, r4
 800d0b8:	e9cd 3600 	strd	r3, r6, [sp]
 800d0bc:	f7fd fe88 	bl	800add0 <updateAllNodeWeight>
}
 800d0c0:	b002      	add	sp, #8
 800d0c2:	bd70      	pop	{r4, r5, r6, pc}

0800d0c4 <updateRealSearch>:

void updateRealSearch()
{
 800d0c4:	b570      	push	{r4, r5, r6, lr}
	//wall_state wall_st[4]={0};

	//
		//Next
		//
	shiftState(&my_mouse);
 800d0c6:	4d6f      	ldr	r5, [pc, #444]	; (800d284 <updateRealSearch+0x1c0>)
{
 800d0c8:	b082      	sub	sp, #8
	shiftState(&my_mouse);
 800d0ca:	4628      	mov	r0, r5
 800d0cc:	f7fe fb7e 	bl	800b7cc <shiftState>

    switch (my_mouse.now.car)
 800d0d0:	7aab      	ldrb	r3, [r5, #10]
 800d0d2:	2b06      	cmp	r3, #6
 800d0d4:	f200 80d0 	bhi.w	800d278 <updateRealSearch+0x1b4>
 800d0d8:	e8df f003 	tbb	[pc, r3]
 800d0dc:	ce76cea2 	.word	0xce76cea2
 800d0e0:	ce4a      	.short	0xce4a
 800d0e2:	04          	.byte	0x04
 800d0e3:	00          	.byte	0x00
    	wall_dir[0] = NOWALL;
    	wall_dir[1] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
        break;
    case west:
    	wall_dir[3] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
    	wall_dir[0] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800d0e4:	4b68      	ldr	r3, [pc, #416]	; (800d288 <updateRealSearch+0x1c4>)
 800d0e6:	ed9f 5a69 	vldr	s10, [pc, #420]	; 800d28c <updateRealSearch+0x1c8>
    	wall_dir[3] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800d0ea:	edd3 5a03 	vldr	s11, [r3, #12]
 800d0ee:	edd3 7a00 	vldr	s15, [r3]
    	wall_dir[0] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800d0f2:	edd3 4a01 	vldr	s9, [r3, #4]
    	wall_dir[1] = NOWALL;
    	wall_dir[2] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800d0f6:	ed93 6a02 	vldr	s12, [r3, #8]
 800d0fa:	eddf 6a65 	vldr	s13, [pc, #404]	; 800d290 <updateRealSearch+0x1cc>
    	wall_dir[3] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800d0fe:	ed9f 7a65 	vldr	s14, [pc, #404]	; 800d294 <updateRealSearch+0x1d0>
 800d102:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800d106:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
    	wall_dir[0] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800d10a:	eef4 4ac5 	vcmpe.f32	s9, s10
    	wall_dir[3] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800d10e:	ee67 7aa5 	vmul.f32	s15, s15, s11
    	wall_dir[0] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800d112:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[2] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800d116:	eeb4 6ae6 	vcmpe.f32	s12, s13
 800d11a:	bfcc      	ite	gt
 800d11c:	2601      	movgt	r6, #1
 800d11e:	2600      	movle	r6, #0
 800d120:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[3] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800d124:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d128:	bfcc      	ite	gt
 800d12a:	2101      	movgt	r1, #1
 800d12c:	2100      	movle	r1, #0
 800d12e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d132:	bfcc      	ite	gt
 800d134:	2201      	movgt	r2, #1
 800d136:	2200      	movle	r2, #0
        break;
 800d138:	2000      	movs	r0, #0
//	Wall[Pos.NextX][Pos.NextY].north = wall_dir[0];
//	Wall[Pos.NextX][Pos.NextY].east = wall_dir[1];
//	Wall[Pos.NextX][Pos.NextY].south = wall_dir[2];
//	Wall[Pos.NextX][Pos.NextY].west = wall_dir[3];
    //
    my_mouse.now.wall.north = wall_dir[0];
 800d13a:	7b2c      	ldrb	r4, [r5, #12]
    my_mouse.now.wall.south = wall_dir[2];
    my_mouse.now.wall.west = wall_dir[3];

	//getWallNow(&(my_mouse->now), &wall[0]);

	updateNodeThree(&my_map, &(my_mouse.now), my_mouse.now.pos.x, my_mouse.now.pos.y);
 800d13c:	7a6b      	ldrb	r3, [r5, #9]
    my_mouse.now.wall.north = wall_dir[0];
 800d13e:	f366 0401 	bfi	r4, r6, #0, #2
    my_mouse.now.wall.east = wall_dir[1];
 800d142:	f360 0483 	bfi	r4, r0, #2, #2
    my_mouse.now.wall.south = wall_dir[2];
 800d146:	f361 1405 	bfi	r4, r1, #4, #2
    my_mouse.now.wall.west = wall_dir[3];
 800d14a:	f362 1487 	bfi	r4, r2, #6, #2
	updateNodeThree(&my_map, &(my_mouse.now), my_mouse.now.pos.x, my_mouse.now.pos.y);
 800d14e:	4952      	ldr	r1, [pc, #328]	; (800d298 <updateRealSearch+0x1d4>)
 800d150:	7a2a      	ldrb	r2, [r5, #8]
 800d152:	4852      	ldr	r0, [pc, #328]	; (800d29c <updateRealSearch+0x1d8>)
    my_mouse.now.wall.west = wall_dir[3];
 800d154:	732c      	strb	r4, [r5, #12]
	updateNodeThree(&my_map, &(my_mouse.now), my_mouse.now.pos.x, my_mouse.now.pos.y);
 800d156:	f7fd fd73 	bl	800ac40 <updateNodeThree>

	updateAllNodeWeight(&my_map, my_mouse.goal_lesser.x, my_mouse.goal_lesser.y, GOAL_SIZE_X, GOAL_SIZE_Y, 0x01);
 800d15a:	2401      	movs	r4, #1
 800d15c:	2302      	movs	r3, #2
 800d15e:	786a      	ldrb	r2, [r5, #1]
 800d160:	7829      	ldrb	r1, [r5, #0]
 800d162:	484e      	ldr	r0, [pc, #312]	; (800d29c <updateRealSearch+0x1d8>)
 800d164:	e9cd 3400 	strd	r3, r4, [sp]
 800d168:	f7fd fe32 	bl	800add0 <updateAllNodeWeight>
}
 800d16c:	b002      	add	sp, #8
 800d16e:	bd70      	pop	{r4, r5, r6, pc}
    	wall_dir[1] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800d170:	4b45      	ldr	r3, [pc, #276]	; (800d288 <updateRealSearch+0x1c4>)
 800d172:	eddf 5a47 	vldr	s11, [pc, #284]	; 800d290 <updateRealSearch+0x1cc>
    	wall_dir[2] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800d176:	edd3 4a03 	vldr	s9, [r3, #12]
 800d17a:	edd3 7a00 	vldr	s15, [r3]
    	wall_dir[1] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800d17e:	ed93 5a02 	vldr	s10, [r3, #8]
    	wall_dir[2] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800d182:	ed9f 6a44 	vldr	s12, [pc, #272]	; 800d294 <updateRealSearch+0x1d0>
    	wall_dir[3] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800d186:	edd3 6a01 	vldr	s13, [r3, #4]
 800d18a:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800d28c <updateRealSearch+0x1c8>
    	wall_dir[2] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800d18e:	ee77 7aa4 	vadd.f32	s15, s15, s9
 800d192:	eef6 4a00 	vmov.f32	s9, #96	; 0x3f000000  0.5
 800d196:	ee67 7aa4 	vmul.f32	s15, s15, s9
    	wall_dir[1] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800d19a:	eeb4 5ae5 	vcmpe.f32	s10, s11
 800d19e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[2] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800d1a2:	eef4 7ac6 	vcmpe.f32	s15, s12
 800d1a6:	bfcc      	ite	gt
 800d1a8:	2001      	movgt	r0, #1
 800d1aa:	2000      	movle	r0, #0
 800d1ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[3] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800d1b0:	eef4 6ac7 	vcmpe.f32	s13, s14
 800d1b4:	bfcc      	ite	gt
 800d1b6:	2101      	movgt	r1, #1
 800d1b8:	2100      	movle	r1, #0
 800d1ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1be:	bfcc      	ite	gt
 800d1c0:	2201      	movgt	r2, #1
 800d1c2:	2200      	movle	r2, #0
        break;
 800d1c4:	2600      	movs	r6, #0
 800d1c6:	e7b8      	b.n	800d13a <updateRealSearch+0x76>
    	wall_dir[0] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800d1c8:	4b2f      	ldr	r3, [pc, #188]	; (800d288 <updateRealSearch+0x1c4>)
 800d1ca:	eddf 5a31 	vldr	s11, [pc, #196]	; 800d290 <updateRealSearch+0x1cc>
    	wall_dir[1] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800d1ce:	edd3 4a03 	vldr	s9, [r3, #12]
 800d1d2:	edd3 7a00 	vldr	s15, [r3]
    	wall_dir[0] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800d1d6:	ed93 5a02 	vldr	s10, [r3, #8]
    	wall_dir[1] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800d1da:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 800d294 <updateRealSearch+0x1d0>
    	wall_dir[2] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800d1de:	edd3 6a01 	vldr	s13, [r3, #4]
 800d1e2:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 800d28c <updateRealSearch+0x1c8>
    	wall_dir[1] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800d1e6:	ee77 7aa4 	vadd.f32	s15, s15, s9
 800d1ea:	eef6 4a00 	vmov.f32	s9, #96	; 0x3f000000  0.5
 800d1ee:	ee67 7aa4 	vmul.f32	s15, s15, s9
    	wall_dir[0] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800d1f2:	eeb4 5ae5 	vcmpe.f32	s10, s11
 800d1f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[1] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800d1fa:	eef4 7ac6 	vcmpe.f32	s15, s12
 800d1fe:	bfcc      	ite	gt
 800d200:	2601      	movgt	r6, #1
 800d202:	2600      	movle	r6, #0
 800d204:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[2] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800d208:	eef4 6ac7 	vcmpe.f32	s13, s14
 800d20c:	bfcc      	ite	gt
 800d20e:	2001      	movgt	r0, #1
 800d210:	2000      	movle	r0, #0
 800d212:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d216:	bfcc      	ite	gt
 800d218:	2101      	movgt	r1, #1
 800d21a:	2100      	movle	r1, #0
        break;
 800d21c:	2200      	movs	r2, #0
 800d21e:	e78c      	b.n	800d13a <updateRealSearch+0x76>
    	wall_dir[0] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800d220:	4b19      	ldr	r3, [pc, #100]	; (800d288 <updateRealSearch+0x1c4>)
 800d222:	ed9f 5a1c 	vldr	s10, [pc, #112]	; 800d294 <updateRealSearch+0x1d0>
 800d226:	edd3 4a03 	vldr	s9, [r3, #12]
 800d22a:	edd3 7a00 	vldr	s15, [r3]
    	wall_dir[1] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800d22e:	edd3 5a01 	vldr	s11, [r3, #4]
 800d232:	ed9f 6a16 	vldr	s12, [pc, #88]	; 800d28c <updateRealSearch+0x1c8>
    	wall_dir[3] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800d236:	edd3 6a02 	vldr	s13, [r3, #8]
 800d23a:	ed9f 7a15 	vldr	s14, [pc, #84]	; 800d290 <updateRealSearch+0x1cc>
    	wall_dir[0] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800d23e:	ee77 7aa4 	vadd.f32	s15, s15, s9
 800d242:	eef6 4a00 	vmov.f32	s9, #96	; 0x3f000000  0.5
 800d246:	ee67 7aa4 	vmul.f32	s15, s15, s9
        break;
 800d24a:	2100      	movs	r1, #0
    	wall_dir[0] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800d24c:	eef4 7ac5 	vcmpe.f32	s15, s10
 800d250:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[1] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800d254:	eef4 5ac6 	vcmpe.f32	s11, s12
 800d258:	bfcc      	ite	gt
 800d25a:	2601      	movgt	r6, #1
 800d25c:	460e      	movle	r6, r1
 800d25e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[3] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800d262:	eef4 6ac7 	vcmpe.f32	s13, s14
 800d266:	bfcc      	ite	gt
 800d268:	2001      	movgt	r0, #1
 800d26a:	4608      	movle	r0, r1
 800d26c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d270:	bfcc      	ite	gt
 800d272:	2201      	movgt	r2, #1
 800d274:	460a      	movle	r2, r1
        break;
 800d276:	e760      	b.n	800d13a <updateRealSearch+0x76>
    switch (my_mouse.now.car)
 800d278:	2200      	movs	r2, #0
 800d27a:	4611      	mov	r1, r2
 800d27c:	4610      	mov	r0, r2
 800d27e:	4616      	mov	r6, r2
 800d280:	e75b      	b.n	800d13a <updateRealSearch+0x76>
 800d282:	bf00      	nop
 800d284:	200004e8 	.word	0x200004e8
 800d288:	20000cb8 	.word	0x20000cb8
 800d28c:	42b40000 	.word	0x42b40000
 800d290:	42c80000 	.word	0x42c80000
 800d294:	42340000 	.word	0x42340000
 800d298:	200004f0 	.word	0x200004f0
 800d29c:	20000694 	.word	0x20000694

0800d2a0 <getNextDirection>:
//
//
void getNextDirection(maze_node *my_maze, profile *Mouse, char turn_mode)
{
 800d2a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2a2:	460c      	mov	r4, r1
	//
	Mouse->next.node = getNextNode(my_maze,Mouse->now.car,Mouse->now.node,0x01);
 800d2a4:	2301      	movs	r3, #1
 800d2a6:	7a89      	ldrb	r1, [r1, #10]
	getNextState(&(Mouse->now),&(Mouse->next), Mouse->next.node);

	//switch
		//
	AddVelocity = 0;
 800d2a8:	4d51      	ldr	r5, [pc, #324]	; (800d3f0 <getNextDirection+0x150>)
{
 800d2aa:	4616      	mov	r6, r2
	Mouse->next.node = getNextNode(my_maze,Mouse->now.car,Mouse->now.node,0x01);
 800d2ac:	6922      	ldr	r2, [r4, #16]
{
 800d2ae:	4607      	mov	r7, r0
	Mouse->next.node = getNextNode(my_maze,Mouse->now.car,Mouse->now.node,0x01);
 800d2b0:	f7fd feb0 	bl	800b014 <getNextNode>
	getNextState(&(Mouse->now),&(Mouse->next), Mouse->next.node);
 800d2b4:	f104 0114 	add.w	r1, r4, #20
	Mouse->next.node = getNextNode(my_maze,Mouse->now.car,Mouse->now.node,0x01);
 800d2b8:	4602      	mov	r2, r0
 800d2ba:	61e0      	str	r0, [r4, #28]
	getNextState(&(Mouse->now),&(Mouse->next), Mouse->next.node);
 800d2bc:	f104 0008 	add.w	r0, r4, #8
 800d2c0:	f7fe f916 	bl	800b4f0 <getNextState>
	//2
	_Bool accel_or_not = false;
	int accel_or_decel = 0;
	switch(Mouse->next.dir)
 800d2c4:	7de3      	ldrb	r3, [r4, #23]
	AddVelocity = 0;
 800d2c6:	2200      	movs	r2, #0
 800d2c8:	602a      	str	r2, [r5, #0]
	switch(Mouse->next.dir)
 800d2ca:	2b05      	cmp	r3, #5
 800d2cc:	d85e      	bhi.n	800d38c <getNextDirection+0xec>
 800d2ce:	e8df f003 	tbb	[pc, r3]
 800d2d2:	230f      	.short	0x230f
 800d2d4:	03432c50 	.word	0x03432c50
		Calc = SearchOrFast;
		TurnLeft(turn_mode);
		break;
	case left:
		//
		Calc = SearchOrFast;
 800d2d8:	4a46      	ldr	r2, [pc, #280]	; (800d3f4 <getNextDirection+0x154>)
 800d2da:	4b47      	ldr	r3, [pc, #284]	; (800d3f8 <getNextDirection+0x158>)
 800d2dc:	6812      	ldr	r2, [r2, #0]
 800d2de:	601a      	str	r2, [r3, #0]
		ChangeLED(4);
 800d2e0:	2004      	movs	r0, #4
 800d2e2:	f000 fb11 	bl	800d908 <ChangeLED>
		TurnLeft(turn_mode);
 800d2e6:	4630      	mov	r0, r6
		break;
	}

}
 800d2e8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		TurnLeft(turn_mode);
 800d2ec:	f7fc bd4e 	b.w	8009d8c <TurnLeft>
		accel_or_not = judgeAccelorNot(my_maze, Mouse->next.car, Mouse->next.node);
 800d2f0:	4638      	mov	r0, r7
 800d2f2:	69e2      	ldr	r2, [r4, #28]
 800d2f4:	7da1      	ldrb	r1, [r4, #22]
 800d2f6:	f7fe f817 	bl	800b328 <judgeAccelorNot>
			if(VelocityMax == true)
 800d2fa:	4b40      	ldr	r3, [pc, #256]	; (800d3fc <getNextDirection+0x15c>)
 800d2fc:	781b      	ldrb	r3, [r3, #0]
		if(accel_or_not == true) //.
 800d2fe:	2800      	cmp	r0, #0
 800d300:	d045      	beq.n	800d38e <getNextDirection+0xee>
			if(VelocityMax == true)
 800d302:	2b00      	cmp	r3, #0
 800d304:	d06b      	beq.n	800d3de <getNextDirection+0x13e>
				AddVelocity = 245;
 800d306:	4b3e      	ldr	r3, [pc, #248]	; (800d400 <getNextDirection+0x160>)
 800d308:	602b      	str	r3, [r5, #0]
				ChangeLED(0);
 800d30a:	2000      	movs	r0, #0
 800d30c:	f000 fafc 	bl	800d908 <ChangeLED>
 800d310:	edd5 7a00 	vldr	s15, [r5]
				accel_or_decel = 0; //
 800d314:	2000      	movs	r0, #0
 800d316:	e045      	b.n	800d3a4 <getNextDirection+0x104>
		Calc = SearchOrFast;
 800d318:	4a36      	ldr	r2, [pc, #216]	; (800d3f4 <getNextDirection+0x154>)
 800d31a:	4b37      	ldr	r3, [pc, #220]	; (800d3f8 <getNextDirection+0x158>)
 800d31c:	6812      	ldr	r2, [r2, #0]
 800d31e:	601a      	str	r2, [r3, #0]
		TurnRight(turn_mode);
 800d320:	4630      	mov	r0, r6
}
 800d322:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		TurnRight(turn_mode);
 800d326:	f7fc bcf3 	b.w	8009d10 <TurnRight>
		Calc = 1;//1
 800d32a:	4c33      	ldr	r4, [pc, #204]	; (800d3f8 <getNextDirection+0x158>)
 800d32c:	2301      	movs	r3, #1
 800d32e:	6023      	str	r3, [r4, #0]
		GoBack();
 800d330:	f7fc fd68 	bl	8009e04 <GoBack>
		GoStraight(90, ExploreVelocity , AddVelocity);
 800d334:	edd5 7a00 	vldr	s15, [r5]
		Calc = SearchOrFast;
 800d338:	4b2e      	ldr	r3, [pc, #184]	; (800d3f4 <getNextDirection+0x154>)
		GoStraight(90, ExploreVelocity , AddVelocity);
 800d33a:	4a32      	ldr	r2, [pc, #200]	; (800d404 <getNextDirection+0x164>)
		Calc = SearchOrFast;
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	6023      	str	r3, [r4, #0]
		GoStraight(90, ExploreVelocity , AddVelocity);
 800d340:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d344:	edd2 0a00 	vldr	s1, [r2]
 800d348:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 800d408 <getNextDirection+0x168>
 800d34c:	ee17 0a90 	vmov	r0, s15
}
 800d350:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		GoStraight(90, ExploreVelocity , AddVelocity);
 800d354:	f7fc bbb0 	b.w	8009ab8 <GoStraight>
		Calc = 1;//1
 800d358:	4c27      	ldr	r4, [pc, #156]	; (800d3f8 <getNextDirection+0x158>)
 800d35a:	2301      	movs	r3, #1
 800d35c:	6023      	str	r3, [r4, #0]
		GoBack();
 800d35e:	f7fc fd51 	bl	8009e04 <GoBack>
		Calc = SearchOrFast;
 800d362:	4b24      	ldr	r3, [pc, #144]	; (800d3f4 <getNextDirection+0x154>)
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	6023      	str	r3, [r4, #0]
		TurnLeft(turn_mode);
 800d368:	4630      	mov	r0, r6
}
 800d36a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		TurnLeft(turn_mode);
 800d36e:	f7fc bd0d 	b.w	8009d8c <TurnLeft>
		Calc = 1;//1
 800d372:	4c21      	ldr	r4, [pc, #132]	; (800d3f8 <getNextDirection+0x158>)
 800d374:	2301      	movs	r3, #1
 800d376:	6023      	str	r3, [r4, #0]
		GoBack();
 800d378:	f7fc fd44 	bl	8009e04 <GoBack>
		Calc = SearchOrFast;
 800d37c:	4b1d      	ldr	r3, [pc, #116]	; (800d3f4 <getNextDirection+0x154>)
 800d37e:	681b      	ldr	r3, [r3, #0]
 800d380:	6023      	str	r3, [r4, #0]
		TurnRight(turn_mode);
 800d382:	4630      	mov	r0, r6
}
 800d384:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		TurnRight(turn_mode);
 800d388:	f7fc bcc2 	b.w	8009d10 <TurnRight>
}
 800d38c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if(VelocityMax == true)
 800d38e:	f003 04ff 	and.w	r4, r3, #255	; 0xff
 800d392:	b9b3      	cbnz	r3, 800d3c2 <getNextDirection+0x122>
				AddVelocity = 0;
 800d394:	2300      	movs	r3, #0
				ChangeLED(2);
 800d396:	2002      	movs	r0, #2
				AddVelocity = 0;
 800d398:	602b      	str	r3, [r5, #0]
				ChangeLED(2);
 800d39a:	f000 fab5 	bl	800d908 <ChangeLED>
 800d39e:	edd5 7a00 	vldr	s15, [r5]
				accel_or_decel = 0; //
 800d3a2:	4620      	mov	r0, r4
		GoStraight(90, ExploreVelocity +AddVelocity , accel_or_decel);
 800d3a4:	4b17      	ldr	r3, [pc, #92]	; (800d404 <getNextDirection+0x164>)
		Calc = SearchOrFast;
 800d3a6:	4a13      	ldr	r2, [pc, #76]	; (800d3f4 <getNextDirection+0x154>)
		GoStraight(90, ExploreVelocity +AddVelocity , accel_or_decel);
 800d3a8:	edd3 0a00 	vldr	s1, [r3]
		Calc = SearchOrFast;
 800d3ac:	4b12      	ldr	r3, [pc, #72]	; (800d3f8 <getNextDirection+0x158>)
 800d3ae:	6812      	ldr	r2, [r2, #0]
 800d3b0:	601a      	str	r2, [r3, #0]
		GoStraight(90, ExploreVelocity +AddVelocity , accel_or_decel);
 800d3b2:	ed9f 0a15 	vldr	s0, [pc, #84]	; 800d408 <getNextDirection+0x168>
 800d3b6:	ee77 0aa0 	vadd.f32	s1, s15, s1
}
 800d3ba:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		GoStraight(90, ExploreVelocity +AddVelocity , accel_or_decel);
 800d3be:	f7fc bb7b 	b.w	8009ab8 <GoStraight>
				ChangeLED(cnt);
 800d3c2:	4c12      	ldr	r4, [pc, #72]	; (800d40c <getNextDirection+0x16c>)
 800d3c4:	6820      	ldr	r0, [r4, #0]
 800d3c6:	f000 fa9f 	bl	800d908 <ChangeLED>
				cnt += 2;
 800d3ca:	6823      	ldr	r3, [r4, #0]
				AddVelocity = 0;
 800d3cc:	eddf 7a10 	vldr	s15, [pc, #64]	; 800d410 <getNextDirection+0x170>
				cnt += 2;
 800d3d0:	3302      	adds	r3, #2
 800d3d2:	6023      	str	r3, [r4, #0]
				AddVelocity = 0;
 800d3d4:	edc5 7a00 	vstr	s15, [r5]
				accel_or_decel = -1; //
 800d3d8:	f04f 30ff 	mov.w	r0, #4294967295
 800d3dc:	e7e2      	b.n	800d3a4 <getNextDirection+0x104>
				AddVelocity = 245;
 800d3de:	4b08      	ldr	r3, [pc, #32]	; (800d400 <getNextDirection+0x160>)
 800d3e0:	602b      	str	r3, [r5, #0]
				ChangeLED(7);
 800d3e2:	2007      	movs	r0, #7
 800d3e4:	f000 fa90 	bl	800d908 <ChangeLED>
 800d3e8:	edd5 7a00 	vldr	s15, [r5]
				accel_or_decel = 1; //
 800d3ec:	2001      	movs	r0, #1
 800d3ee:	e7d9      	b.n	800d3a4 <getNextDirection+0x104>
 800d3f0:	20000c54 	.word	0x20000c54
 800d3f4:	20000ee4 	.word	0x20000ee4
 800d3f8:	20000ee8 	.word	0x20000ee8
 800d3fc:	20000d6a 	.word	0x20000d6a
 800d400:	43750000 	.word	0x43750000
 800d404:	20000d6c 	.word	0x20000d6c
 800d408:	42b40000 	.word	0x42b40000
 800d40c:	20000028 	.word	0x20000028
 800d410:	00000000 	.word	0x00000000

0800d414 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800d414:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d416:	1e16      	subs	r6, r2, #0
 800d418:	dd07      	ble.n	800d42a <_read+0x16>
 800d41a:	460c      	mov	r4, r1
 800d41c:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 800d41e:	f7ff f94f 	bl	800c6c0 <__io_getchar>
 800d422:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d426:	42a5      	cmp	r5, r4
 800d428:	d1f9      	bne.n	800d41e <_read+0xa>
	}

return len;
}
 800d42a:	4630      	mov	r0, r6
 800d42c:	bd70      	pop	{r4, r5, r6, pc}
 800d42e:	bf00      	nop

0800d430 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800d430:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d432:	1e16      	subs	r6, r2, #0
 800d434:	dd07      	ble.n	800d446 <_write+0x16>
 800d436:	460c      	mov	r4, r1
 800d438:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 800d43a:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d43e:	f7ff f92d 	bl	800c69c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d442:	42ac      	cmp	r4, r5
 800d444:	d1f9      	bne.n	800d43a <_write+0xa>
	}
	return len;
}
 800d446:	4630      	mov	r0, r6
 800d448:	bd70      	pop	{r4, r5, r6, pc}
 800d44a:	bf00      	nop

0800d44c <_close>:

int _close(int file)
{
	return -1;
}
 800d44c:	f04f 30ff 	mov.w	r0, #4294967295
 800d450:	4770      	bx	lr
 800d452:	bf00      	nop

0800d454 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 800d454:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800d458:	604b      	str	r3, [r1, #4]
	return 0;
}
 800d45a:	2000      	movs	r0, #0
 800d45c:	4770      	bx	lr
 800d45e:	bf00      	nop

0800d460 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 800d460:	2001      	movs	r0, #1
 800d462:	4770      	bx	lr

0800d464 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 800d464:	2000      	movs	r0, #0
 800d466:	4770      	bx	lr

0800d468 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800d468:	490c      	ldr	r1, [pc, #48]	; (800d49c <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800d46a:	4a0d      	ldr	r2, [pc, #52]	; (800d4a0 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 800d46c:	680b      	ldr	r3, [r1, #0]
{
 800d46e:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800d470:	4c0c      	ldr	r4, [pc, #48]	; (800d4a4 <_sbrk+0x3c>)
 800d472:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 800d474:	b12b      	cbz	r3, 800d482 <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800d476:	4418      	add	r0, r3
 800d478:	4290      	cmp	r0, r2
 800d47a:	d807      	bhi.n	800d48c <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 800d47c:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 800d47e:	4618      	mov	r0, r3
 800d480:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 800d482:	4b09      	ldr	r3, [pc, #36]	; (800d4a8 <_sbrk+0x40>)
 800d484:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 800d486:	4418      	add	r0, r3
 800d488:	4290      	cmp	r0, r2
 800d48a:	d9f7      	bls.n	800d47c <_sbrk+0x14>
    errno = ENOMEM;
 800d48c:	f003 fd94 	bl	8010fb8 <__errno>
 800d490:	230c      	movs	r3, #12
 800d492:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800d494:	f04f 33ff 	mov.w	r3, #4294967295
}
 800d498:	4618      	mov	r0, r3
 800d49a:	bd10      	pop	{r4, pc}
 800d49c:	20000244 	.word	0x20000244
 800d4a0:	20020000 	.word	0x20020000
 800d4a4:	00000400 	.word	0x00000400
 800d4a8:	20001200 	.word	0x20001200

0800d4ac <ADCStart>:
#include <stdio.h>
uint32_t adc1[3]={0};
uint32_t adc2[2]={0};

void ADCStart()
{  //ADDMA
 800d4ac:	b508      	push	{r3, lr}
	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc1, 3) != HAL_OK)
 800d4ae:	2203      	movs	r2, #3
 800d4b0:	4909      	ldr	r1, [pc, #36]	; (800d4d8 <ADCStart+0x2c>)
 800d4b2:	480a      	ldr	r0, [pc, #40]	; (800d4dc <ADCStart+0x30>)
 800d4b4:	f001 f8cc 	bl	800e650 <HAL_ADC_Start_DMA>
 800d4b8:	b950      	cbnz	r0, 800d4d0 <ADCStart+0x24>
	{
		Error_Handler();
	}
	if (HAL_ADC_Start_DMA(&hadc2, (uint32_t *) adc2, 2) != HAL_OK)
 800d4ba:	2202      	movs	r2, #2
 800d4bc:	4908      	ldr	r1, [pc, #32]	; (800d4e0 <ADCStart+0x34>)
 800d4be:	4809      	ldr	r0, [pc, #36]	; (800d4e4 <ADCStart+0x38>)
 800d4c0:	f001 f8c6 	bl	800e650 <HAL_ADC_Start_DMA>
 800d4c4:	b900      	cbnz	r0, 800d4c8 <ADCStart+0x1c>
	{
		Error_Handler();
	}

}
 800d4c6:	bd08      	pop	{r3, pc}
 800d4c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		Error_Handler();
 800d4cc:	f7ff bb3a 	b.w	800cb44 <Error_Handler>
		Error_Handler();
 800d4d0:	f7ff fb38 	bl	800cb44 <Error_Handler>
 800d4d4:	e7f1      	b.n	800d4ba <ADCStart+0xe>
 800d4d6:	bf00      	nop
 800d4d8:	200002c8 	.word	0x200002c8
 800d4dc:	2000104c 	.word	0x2000104c
 800d4e0:	200002d4 	.word	0x200002d4
 800d4e4:	20000f6c 	.word	0x20000f6c

0800d4e8 <ADCStop>:
void ADCStop()
{
 800d4e8:	b508      	push	{r3, lr}
	if (HAL_ADC_Stop_DMA(&hadc1) != HAL_OK)
 800d4ea:	480e      	ldr	r0, [pc, #56]	; (800d524 <ADCStop+0x3c>)
 800d4ec:	f001 f952 	bl	800e794 <HAL_ADC_Stop_DMA>
 800d4f0:	b970      	cbnz	r0, 800d510 <ADCStop+0x28>
	{
		printf("\r\n");
		Error_Handler();
		printf("\r\n");
	}
	if (HAL_ADC_Stop_DMA(&hadc2) != HAL_OK)
 800d4f2:	480d      	ldr	r0, [pc, #52]	; (800d528 <ADCStop+0x40>)
 800d4f4:	f001 f94e 	bl	800e794 <HAL_ADC_Stop_DMA>
 800d4f8:	b900      	cbnz	r0, 800d4fc <ADCStop+0x14>
	{
		printf("\r\n");
		Error_Handler();
		printf("\r\n");
	}
}
 800d4fa:	bd08      	pop	{r3, pc}
		printf("\r\n");
 800d4fc:	480b      	ldr	r0, [pc, #44]	; (800d52c <ADCStop+0x44>)
 800d4fe:	f005 fb23 	bl	8012b48 <puts>
		Error_Handler();
 800d502:	f7ff fb1f 	bl	800cb44 <Error_Handler>
		printf("\r\n");
 800d506:	480a      	ldr	r0, [pc, #40]	; (800d530 <ADCStop+0x48>)
}
 800d508:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		printf("\r\n");
 800d50c:	f005 bb1c 	b.w	8012b48 <puts>
		printf("\r\n");
 800d510:	4808      	ldr	r0, [pc, #32]	; (800d534 <ADCStop+0x4c>)
 800d512:	f005 fb19 	bl	8012b48 <puts>
		Error_Handler();
 800d516:	f7ff fb15 	bl	800cb44 <Error_Handler>
		printf("\r\n");
 800d51a:	4807      	ldr	r0, [pc, #28]	; (800d538 <ADCStop+0x50>)
 800d51c:	f005 fb14 	bl	8012b48 <puts>
 800d520:	e7e7      	b.n	800d4f2 <ADCStop+0xa>
 800d522:	bf00      	nop
 800d524:	2000104c 	.word	0x2000104c
 800d528:	20000f6c 	.word	0x20000f6c
 800d52c:	08016378 	.word	0x08016378
 800d530:	08016380 	.word	0x08016380
 800d534:	08016368 	.word	0x08016368
 800d538:	08016370 	.word	0x08016370

0800d53c <FLASH_Write_Word>:
uint32_t run_log_address;


inline static void FLASH_Unlock(void)
{
	FLASH->KEYR =  0x45670123;
 800d53c:	4b10      	ldr	r3, [pc, #64]	; (800d580 <FLASH_Write_Word+0x44>)
	FLASH->KEYR =  0xCDEF89AB;
 800d53e:	4a11      	ldr	r2, [pc, #68]	; (800d584 <FLASH_Write_Word+0x48>)

	FLASH_Lock();
}

void FLASH_Write_Word(uint32_t address, uint32_t data)
{
 800d540:	b410      	push	{r4}
	FLASH->KEYR =  0x45670123;
 800d542:	4c11      	ldr	r4, [pc, #68]	; (800d588 <FLASH_Write_Word+0x4c>)
 800d544:	605c      	str	r4, [r3, #4]
	FLASH->KEYR =  0xCDEF89AB;
 800d546:	605a      	str	r2, [r3, #4]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d548:	68da      	ldr	r2, [r3, #12]
 800d54a:	03d2      	lsls	r2, r2, #15
 800d54c:	d4fc      	bmi.n	800d548 <FLASH_Write_Word+0xc>
	FLASH_Unlock();

	FLASH_WaitBusy();

	FLASH->CR |= FLASH_PSIZE_WORD;
 800d54e:	691c      	ldr	r4, [r3, #16]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d550:	4a0b      	ldr	r2, [pc, #44]	; (800d580 <FLASH_Write_Word+0x44>)
	FLASH->CR |= FLASH_PSIZE_WORD;
 800d552:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 800d556:	611c      	str	r4, [r3, #16]
	FLASH->CR |= FLASH_CR_PG;
 800d558:	691c      	ldr	r4, [r3, #16]
 800d55a:	f044 0401 	orr.w	r4, r4, #1
 800d55e:	611c      	str	r4, [r3, #16]

	*(__IO uint32_t*)address = data;
 800d560:	6001      	str	r1, [r0, #0]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d562:	68d3      	ldr	r3, [r2, #12]
 800d564:	03db      	lsls	r3, r3, #15
 800d566:	d4fc      	bmi.n	800d562 <FLASH_Write_Word+0x26>

	FLASH_WaitBusy();

	FLASH->CR &= ~FLASH_CR_PG;
 800d568:	6913      	ldr	r3, [r2, #16]

	FLASH_Lock();
}
 800d56a:	f85d 4b04 	ldr.w	r4, [sp], #4
	FLASH->CR &= ~FLASH_CR_PG;
 800d56e:	f023 0301 	bic.w	r3, r3, #1
 800d572:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_LOCK;
 800d574:	6913      	ldr	r3, [r2, #16]
 800d576:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d57a:	6113      	str	r3, [r2, #16]
}
 800d57c:	4770      	bx	lr
 800d57e:	bf00      	nop
 800d580:	40023c00 	.word	0x40023c00
 800d584:	cdef89ab 	.word	0xcdef89ab
 800d588:	45670123 	.word	0x45670123

0800d58c <FLASH_Read_Word>:
	FLASH->KEYR =  0x45670123;
 800d58c:	4b10      	ldr	r3, [pc, #64]	; (800d5d0 <FLASH_Read_Word+0x44>)
	FLASH->KEYR =  0xCDEF89AB;
 800d58e:	4a11      	ldr	r2, [pc, #68]	; (800d5d4 <FLASH_Read_Word+0x48>)
void FLASH_Read_Word(uint32_t address, uint32_t * data)
{
 800d590:	b410      	push	{r4}
	FLASH->KEYR =  0x45670123;
 800d592:	4c11      	ldr	r4, [pc, #68]	; (800d5d8 <FLASH_Read_Word+0x4c>)
 800d594:	605c      	str	r4, [r3, #4]
	FLASH->KEYR =  0xCDEF89AB;
 800d596:	605a      	str	r2, [r3, #4]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d598:	68da      	ldr	r2, [r3, #12]
 800d59a:	03d2      	lsls	r2, r2, #15
 800d59c:	d4fc      	bmi.n	800d598 <FLASH_Read_Word+0xc>
	FLASH_Unlock();

	FLASH_WaitBusy();

	FLASH->CR |= FLASH_PSIZE_WORD;
 800d59e:	691c      	ldr	r4, [r3, #16]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d5a0:	4a0b      	ldr	r2, [pc, #44]	; (800d5d0 <FLASH_Read_Word+0x44>)
	FLASH->CR |= FLASH_PSIZE_WORD;
 800d5a2:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 800d5a6:	611c      	str	r4, [r3, #16]
	FLASH->CR |= FLASH_CR_PG;
 800d5a8:	691c      	ldr	r4, [r3, #16]
 800d5aa:	f044 0401 	orr.w	r4, r4, #1
 800d5ae:	611c      	str	r4, [r3, #16]

	* data = *(__IO uint32_t*)address;
 800d5b0:	6803      	ldr	r3, [r0, #0]
 800d5b2:	600b      	str	r3, [r1, #0]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d5b4:	68d3      	ldr	r3, [r2, #12]
 800d5b6:	03db      	lsls	r3, r3, #15
 800d5b8:	d4fc      	bmi.n	800d5b4 <FLASH_Read_Word+0x28>

	FLASH_WaitBusy();

	FLASH->CR &= ~FLASH_CR_PG;
 800d5ba:	6913      	ldr	r3, [r2, #16]

	FLASH_Lock();
}
 800d5bc:	f85d 4b04 	ldr.w	r4, [sp], #4
	FLASH->CR &= ~FLASH_CR_PG;
 800d5c0:	f023 0301 	bic.w	r3, r3, #1
 800d5c4:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_LOCK;
 800d5c6:	6913      	ldr	r3, [r2, #16]
 800d5c8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d5cc:	6113      	str	r3, [r2, #16]
}
 800d5ce:	4770      	bx	lr
 800d5d0:	40023c00 	.word	0x40023c00
 800d5d4:	cdef89ab 	.word	0xcdef89ab
 800d5d8:	45670123 	.word	0x45670123

0800d5dc <FLASH_Write_Word_F>:
	FLASH->KEYR =  0x45670123;
 800d5dc:	4b0f      	ldr	r3, [pc, #60]	; (800d61c <FLASH_Write_Word_F+0x40>)
 800d5de:	4910      	ldr	r1, [pc, #64]	; (800d620 <FLASH_Write_Word_F+0x44>)
	FLASH->KEYR =  0xCDEF89AB;
 800d5e0:	4a10      	ldr	r2, [pc, #64]	; (800d624 <FLASH_Write_Word_F+0x48>)
	FLASH->KEYR =  0x45670123;
 800d5e2:	6059      	str	r1, [r3, #4]
	FLASH->KEYR =  0xCDEF89AB;
 800d5e4:	605a      	str	r2, [r3, #4]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d5e6:	68da      	ldr	r2, [r3, #12]
 800d5e8:	03d2      	lsls	r2, r2, #15
 800d5ea:	d4fc      	bmi.n	800d5e6 <FLASH_Write_Word_F+0xa>
{
	FLASH_Unlock();

	FLASH_WaitBusy();

	FLASH->CR |= FLASH_PSIZE_WORD;
 800d5ec:	6919      	ldr	r1, [r3, #16]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d5ee:	4a0b      	ldr	r2, [pc, #44]	; (800d61c <FLASH_Write_Word_F+0x40>)
	FLASH->CR |= FLASH_PSIZE_WORD;
 800d5f0:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 800d5f4:	6119      	str	r1, [r3, #16]
	FLASH->CR |= FLASH_CR_PG;
 800d5f6:	6919      	ldr	r1, [r3, #16]
 800d5f8:	f041 0101 	orr.w	r1, r1, #1
 800d5fc:	6119      	str	r1, [r3, #16]

	*(__IO float*)address = data;
 800d5fe:	ed80 0a00 	vstr	s0, [r0]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d602:	68d3      	ldr	r3, [r2, #12]
 800d604:	03db      	lsls	r3, r3, #15
 800d606:	d4fc      	bmi.n	800d602 <FLASH_Write_Word_F+0x26>

	FLASH_WaitBusy();

	FLASH->CR &= ~FLASH_CR_PG;
 800d608:	6913      	ldr	r3, [r2, #16]
 800d60a:	f023 0301 	bic.w	r3, r3, #1
 800d60e:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_LOCK;
 800d610:	6913      	ldr	r3, [r2, #16]
 800d612:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d616:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
}
 800d618:	4770      	bx	lr
 800d61a:	bf00      	nop
 800d61c:	40023c00 	.word	0x40023c00
 800d620:	45670123 	.word	0x45670123
 800d624:	cdef89ab 	.word	0xcdef89ab

0800d628 <FLASH_Read_Word_F>:
	FLASH->KEYR =  0x45670123;
 800d628:	4b10      	ldr	r3, [pc, #64]	; (800d66c <FLASH_Read_Word_F+0x44>)
	FLASH->KEYR =  0xCDEF89AB;
 800d62a:	4a11      	ldr	r2, [pc, #68]	; (800d670 <FLASH_Read_Word_F+0x48>)
void FLASH_Read_Word_F(uint32_t address, float * data)
{
 800d62c:	b410      	push	{r4}
	FLASH->KEYR =  0x45670123;
 800d62e:	4c11      	ldr	r4, [pc, #68]	; (800d674 <FLASH_Read_Word_F+0x4c>)
 800d630:	605c      	str	r4, [r3, #4]
	FLASH->KEYR =  0xCDEF89AB;
 800d632:	605a      	str	r2, [r3, #4]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d634:	68da      	ldr	r2, [r3, #12]
 800d636:	03d2      	lsls	r2, r2, #15
 800d638:	d4fc      	bmi.n	800d634 <FLASH_Read_Word_F+0xc>
	FLASH_Unlock();

	FLASH_WaitBusy();

	FLASH->CR |= FLASH_PSIZE_WORD;
 800d63a:	691c      	ldr	r4, [r3, #16]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d63c:	4a0b      	ldr	r2, [pc, #44]	; (800d66c <FLASH_Read_Word_F+0x44>)
	FLASH->CR |= FLASH_PSIZE_WORD;
 800d63e:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 800d642:	611c      	str	r4, [r3, #16]
	FLASH->CR |= FLASH_CR_PG;
 800d644:	691c      	ldr	r4, [r3, #16]
 800d646:	f044 0401 	orr.w	r4, r4, #1
 800d64a:	611c      	str	r4, [r3, #16]

	* data = *(__IO float*)address;
 800d64c:	6803      	ldr	r3, [r0, #0]
 800d64e:	600b      	str	r3, [r1, #0]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d650:	68d3      	ldr	r3, [r2, #12]
 800d652:	03db      	lsls	r3, r3, #15
 800d654:	d4fc      	bmi.n	800d650 <FLASH_Read_Word_F+0x28>

	FLASH_WaitBusy();

	FLASH->CR &= ~FLASH_CR_PG;
 800d656:	6913      	ldr	r3, [r2, #16]

	FLASH_Lock();
}
 800d658:	f85d 4b04 	ldr.w	r4, [sp], #4
	FLASH->CR &= ~FLASH_CR_PG;
 800d65c:	f023 0301 	bic.w	r3, r3, #1
 800d660:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_LOCK;
 800d662:	6913      	ldr	r3, [r2, #16]
 800d664:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d668:	6113      	str	r3, [r2, #16]
}
 800d66a:	4770      	bx	lr
 800d66c:	40023c00 	.word	0x40023c00
 800d670:	cdef89ab 	.word	0xcdef89ab
 800d674:	45670123 	.word	0x45670123

0800d678 <Flash_clear_sector1>:
//char _backup_flash_start_3;
//char _backup_flash_start_11;
// 

bool Flash_clear_sector1()// Flashsectoe1
{
 800d678:	b530      	push	{r4, r5, lr}
 800d67a:	b087      	sub	sp, #28
    HAL_FLASH_Unlock();
 800d67c:	f001 fc52 	bl	800ef24 <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef EraseInitStruct;
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800d680:	2400      	movs	r4, #0
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM_1;
 800d682:	2301      	movs	r3, #1
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800d684:	2202      	movs	r2, #2
    EraseInitStruct.NbSectors = 1;

    // Erasesectorerror_sector
    // Erase????
    uint32_t error_sector;
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 800d686:	4669      	mov	r1, sp
 800d688:	a801      	add	r0, sp, #4
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800d68a:	9401      	str	r4, [sp, #4]
    EraseInitStruct.NbSectors = 1;
 800d68c:	e9cd 3303 	strd	r3, r3, [sp, #12]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800d690:	9205      	str	r2, [sp, #20]
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 800d692:	f001 fce1 	bl	800f058 <HAL_FLASHEx_Erase>
 800d696:	4605      	mov	r5, r0

    HAL_FLASH_Lock();
 800d698:	f001 fc58 	bl	800ef4c <HAL_FLASH_Lock>

    return result == HAL_OK && error_sector == 0xFFFFFFFF;
 800d69c:	b93d      	cbnz	r5, 800d6ae <Flash_clear_sector1+0x36>
 800d69e:	9800      	ldr	r0, [sp, #0]
 800d6a0:	f1a0 30ff 	sub.w	r0, r0, #4294967295
 800d6a4:	fab0 f080 	clz	r0, r0
 800d6a8:	0940      	lsrs	r0, r0, #5
}
 800d6aa:	b007      	add	sp, #28
 800d6ac:	bd30      	pop	{r4, r5, pc}
 800d6ae:	4620      	mov	r0, r4
 800d6b0:	b007      	add	sp, #28
 800d6b2:	bd30      	pop	{r4, r5, pc}

0800d6b4 <Flash_clear_sector9>:
//    HAL_FLASH_Lock();
//
//    return result_3 == HAL_OK;
//}
bool Flash_clear_sector9()// Flashsectoe1
{
 800d6b4:	b530      	push	{r4, r5, lr}
 800d6b6:	b087      	sub	sp, #28
    HAL_FLASH_Unlock();
 800d6b8:	f001 fc34 	bl	800ef24 <HAL_FLASH_Unlock>

    //printf("\r\n1?\r\n");
    FLASH_EraseInitTypeDef EraseInitStruct;
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM_9;
 800d6bc:	2509      	movs	r5, #9
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800d6be:	2202      	movs	r2, #2
    EraseInitStruct.NbSectors = 1;
 800d6c0:	2301      	movs	r3, #1
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800d6c2:	2400      	movs	r4, #0

    //printf("\r\n12?\r\n");
    // Erasesectorerror_sector
    // Erase????
    uint32_t error_sector;
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 800d6c4:	4669      	mov	r1, sp
 800d6c6:	a801      	add	r0, sp, #4
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM_9;
 800d6c8:	9503      	str	r5, [sp, #12]
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800d6ca:	9401      	str	r4, [sp, #4]
    EraseInitStruct.NbSectors = 1;
 800d6cc:	e9cd 3204 	strd	r3, r2, [sp, #16]
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 800d6d0:	f001 fcc2 	bl	800f058 <HAL_FLASHEx_Erase>
 800d6d4:	4605      	mov	r5, r0

    //printf("\r\n3?\r\n");
    HAL_FLASH_Lock();
 800d6d6:	f001 fc39 	bl	800ef4c <HAL_FLASH_Lock>

    return result == HAL_OK && error_sector == 0xFFFFFFFF;
 800d6da:	b93d      	cbnz	r5, 800d6ec <Flash_clear_sector9+0x38>
 800d6dc:	9800      	ldr	r0, [sp, #0]
 800d6de:	f1a0 30ff 	sub.w	r0, r0, #4294967295
 800d6e2:	fab0 f080 	clz	r0, r0
 800d6e6:	0940      	lsrs	r0, r0, #5
}
 800d6e8:	b007      	add	sp, #28
 800d6ea:	bd30      	pop	{r4, r5, pc}
 800d6ec:	4620      	mov	r0, r4
 800d6ee:	b007      	add	sp, #28
 800d6f0:	bd30      	pop	{r4, r5, pc}
 800d6f2:	bf00      	nop

0800d6f4 <ReadIMU>:
	//10.2ms
	//40.8ms = 1.25kHz . 656250Bit/s 1131.25bit, 4525Bit=65.625byte
	//1ms2as5047P4.5MHz
	return val;
}
inline float ReadIMU(uint8_t a, uint8_t b) {
 800d6f4:	b570      	push	{r4, r5, r6, lr}
	ret2 = ret[1] | 0x80;
//	reg[0] = 0x37;
//	reg[1] = 0x38;
//
//	ret = reg[0] | 0x80;
	CS_RESET;
 800d6f6:	4c23      	ldr	r4, [pc, #140]	; (800d784 <ReadIMU+0x90>)
	HAL_SPI_Transmit(&hspi3,&ret1,1,100);
 800d6f8:	4d23      	ldr	r5, [pc, #140]	; (800d788 <ReadIMU+0x94>)
inline float ReadIMU(uint8_t a, uint8_t b) {
 800d6fa:	b082      	sub	sp, #8
	ret2 = ret[1] | 0x80;
 800d6fc:	f061 037f 	orn	r3, r1, #127	; 0x7f
	ret1 = ret[0] | 0x80;
 800d700:	f060 067f 	orn	r6, r0, #127	; 0x7f
	CS_RESET;
 800d704:	2200      	movs	r2, #0
 800d706:	4620      	mov	r0, r4
 800d708:	2104      	movs	r1, #4
	ret2 = ret[1] | 0x80;
 800d70a:	f88d 3005 	strb.w	r3, [sp, #5]
	ret1 = ret[0] | 0x80;
 800d70e:	f88d 6004 	strb.w	r6, [sp, #4]
	CS_RESET;
 800d712:	f001 fe07 	bl	800f324 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret1,1,100);
 800d716:	a901      	add	r1, sp, #4
 800d718:	4628      	mov	r0, r5
 800d71a:	2364      	movs	r3, #100	; 0x64
 800d71c:	2201      	movs	r2, #1
 800d71e:	f002 fabb 	bl	800fc98 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val1,1,100);
 800d722:	2364      	movs	r3, #100	; 0x64
 800d724:	f10d 0106 	add.w	r1, sp, #6
 800d728:	4628      	mov	r0, r5
 800d72a:	2201      	movs	r2, #1
 800d72c:	f002 fb72 	bl	800fe14 <HAL_SPI_Receive>
	CS_SET;
 800d730:	4620      	mov	r0, r4
 800d732:	2201      	movs	r2, #1
 800d734:	2104      	movs	r1, #4
 800d736:	f001 fdf5 	bl	800f324 <HAL_GPIO_WritePin>

//	ret = reg[1] | 0x80;
	CS_RESET;
 800d73a:	4620      	mov	r0, r4
 800d73c:	2200      	movs	r2, #0
 800d73e:	2104      	movs	r1, #4
 800d740:	f001 fdf0 	bl	800f324 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret2,1,100);
 800d744:	f10d 0105 	add.w	r1, sp, #5
 800d748:	4628      	mov	r0, r5
 800d74a:	2364      	movs	r3, #100	; 0x64
 800d74c:	2201      	movs	r2, #1
 800d74e:	f002 faa3 	bl	800fc98 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val2,1,100);
 800d752:	2364      	movs	r3, #100	; 0x64
 800d754:	f10d 0107 	add.w	r1, sp, #7
 800d758:	4628      	mov	r0, r5
 800d75a:	2201      	movs	r2, #1
 800d75c:	f002 fb5a 	bl	800fe14 <HAL_SPI_Receive>
	CS_SET;
 800d760:	4620      	mov	r0, r4
 800d762:	2201      	movs	r2, #1
 800d764:	2104      	movs	r1, #4
 800d766:	f001 fddd 	bl	800f324 <HAL_GPIO_WritePin>
	law_data = ( ((uint16_t)val1 << 8) | ((uint16_t)val2) );//8bit16bitADC
 800d76a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d76e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d772:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	res = (float)law_data;
 800d776:	b21b      	sxth	r3, r3
 800d778:	ee00 3a10 	vmov	s0, r3
	//10.2ms
	//40.8ms = 1.25kHz . 656250Bit/s 1131.25bit, 4525Bit=65.625byte
	//1ms2as5047P4.5MHz
	return res;
}
 800d77c:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 800d780:	b002      	add	sp, #8
 800d782:	bd70      	pop	{r4, r5, r6, pc}
 800d784:	40020c00 	.word	0x40020c00
 800d788:	20000ff4 	.word	0x20000ff4

0800d78c <write_byte>:
void write_byte( uint8_t reg, uint8_t val )  {
 800d78c:	b570      	push	{r4, r5, r6, lr}
 800d78e:	b084      	sub	sp, #16
	uint8_t ret;

	ret = reg & 0x7F;
 800d790:	ac04      	add	r4, sp, #16
	CS_RESET;
 800d792:	4d10      	ldr	r5, [pc, #64]	; (800d7d4 <write_byte+0x48>)
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 800d794:	4e10      	ldr	r6, [pc, #64]	; (800d7d8 <write_byte+0x4c>)
void write_byte( uint8_t reg, uint8_t val )  {
 800d796:	f88d 1007 	strb.w	r1, [sp, #7]
	ret = reg & 0x7F;
 800d79a:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800d79e:	f804 0d01 	strb.w	r0, [r4, #-1]!
	CS_RESET;
 800d7a2:	2200      	movs	r2, #0
 800d7a4:	4628      	mov	r0, r5
 800d7a6:	2104      	movs	r1, #4
 800d7a8:	f001 fdbc 	bl	800f324 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 800d7ac:	4621      	mov	r1, r4
 800d7ae:	4630      	mov	r0, r6
 800d7b0:	2364      	movs	r3, #100	; 0x64
 800d7b2:	2201      	movs	r2, #1
 800d7b4:	f002 fa70 	bl	800fc98 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3,&val,1,100);
 800d7b8:	2364      	movs	r3, #100	; 0x64
 800d7ba:	f10d 0107 	add.w	r1, sp, #7
 800d7be:	4630      	mov	r0, r6
 800d7c0:	2201      	movs	r2, #1
 800d7c2:	f002 fa69 	bl	800fc98 <HAL_SPI_Transmit>
	CS_SET;
 800d7c6:	4628      	mov	r0, r5
 800d7c8:	2201      	movs	r2, #1
 800d7ca:	2104      	movs	r1, #4
 800d7cc:	f001 fdaa 	bl	800f324 <HAL_GPIO_WritePin>
}
 800d7d0:	b004      	add	sp, #16
 800d7d2:	bd70      	pop	{r4, r5, r6, pc}
 800d7d4:	40020c00 	.word	0x40020c00
 800d7d8:	20000ff4 	.word	0x20000ff4

0800d7dc <IMU_init>:

uint8_t IMU_init() {
 800d7dc:	b510      	push	{r4, lr}
 800d7de:	b082      	sub	sp, #8
	ret = reg | 0x80;
 800d7e0:	ac02      	add	r4, sp, #8
 800d7e2:	2380      	movs	r3, #128	; 0x80
 800d7e4:	f804 3d02 	strb.w	r3, [r4, #-2]!
	CS_RESET;
 800d7e8:	2200      	movs	r2, #0
 800d7ea:	2104      	movs	r1, #4
 800d7ec:	481b      	ldr	r0, [pc, #108]	; (800d85c <IMU_init+0x80>)
 800d7ee:	f001 fd99 	bl	800f324 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 800d7f2:	4621      	mov	r1, r4
 800d7f4:	2364      	movs	r3, #100	; 0x64
 800d7f6:	2201      	movs	r2, #1
 800d7f8:	4819      	ldr	r0, [pc, #100]	; (800d860 <IMU_init+0x84>)
 800d7fa:	f002 fa4d 	bl	800fc98 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val,1,100);
 800d7fe:	2364      	movs	r3, #100	; 0x64
 800d800:	2201      	movs	r2, #1
 800d802:	f10d 0107 	add.w	r1, sp, #7
 800d806:	4816      	ldr	r0, [pc, #88]	; (800d860 <IMU_init+0x84>)
 800d808:	f002 fb04 	bl	800fe14 <HAL_SPI_Receive>
	CS_SET;
 800d80c:	2201      	movs	r2, #1
 800d80e:	2104      	movs	r1, #4
 800d810:	4812      	ldr	r0, [pc, #72]	; (800d85c <IMU_init+0x80>)
 800d812:	f001 fd87 	bl	800f324 <HAL_GPIO_WritePin>
	return val;
 800d816:	f89d 3007 	ldrb.w	r3, [sp, #7]
	uint8_t who_am_i,ret;

	who_am_i = read_byte(0x00);	//IMU0xE0
	if ( who_am_i == 0xE0 ) {
 800d81a:	2be0      	cmp	r3, #224	; 0xe0
 800d81c:	d002      	beq.n	800d824 <IMU_init+0x48>
		write_byte(0x7F,0x00);	//USER_BANK0
	}
	return ret;
	//0x14, 0x7F : 0000 1110, 0111 1111
	//retreg
}
 800d81e:	2001      	movs	r0, #1
 800d820:	b002      	add	sp, #8
 800d822:	bd10      	pop	{r4, pc}
		write_byte(0x06,0x01);	//PWR_MGMT_1	
 800d824:	2101      	movs	r1, #1
 800d826:	2006      	movs	r0, #6
 800d828:	f7ff ffb0 	bl	800d78c <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	SPIonly
 800d82c:	2110      	movs	r1, #16
 800d82e:	2003      	movs	r0, #3
 800d830:	f7ff ffac 	bl	800d78c <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 800d834:	2120      	movs	r1, #32
 800d836:	207f      	movs	r0, #127	; 0x7f
 800d838:	f7ff ffa8 	bl	800d78c <write_byte>
		write_byte(0x01,0x17);	//range2000dps DLPF enable DLPFCFG = 2
 800d83c:	2117      	movs	r1, #23
 800d83e:	2001      	movs	r0, #1
 800d840:	f7ff ffa4 	bl	800d78c <write_byte>
		write_byte(0x14,0x17);	//	16g 0x06
 800d844:	2117      	movs	r1, #23
 800d846:	2014      	movs	r0, #20
 800d848:	f7ff ffa0 	bl	800d78c <write_byte>
		write_byte(0x7F,0x00);	//USER_BANK0
 800d84c:	2100      	movs	r1, #0
 800d84e:	207f      	movs	r0, #127	; 0x7f
 800d850:	f7ff ff9c 	bl	800d78c <write_byte>
}
 800d854:	2001      	movs	r0, #1
 800d856:	b002      	add	sp, #8
 800d858:	bd10      	pop	{r4, pc}
 800d85a:	bf00      	nop
 800d85c:	40020c00 	.word	0x40020c00
 800d860:	20000ff4 	.word	0x20000ff4

0800d864 <IMU_Calib>:
	xa = ((uint16_t)read_byte(0x2D) << 8) | ((uint16_t)read_byte(0x2E));
	ya = ((uint16_t)read_byte(0x2F) << 8) | ((uint16_t)read_byte(0x30));
	za = ((uint16_t)read_byte(0x31) << 8) | ((uint16_t)read_byte(0x32));
}

void IMU_Calib(){
 800d864:	b538      	push	{r3, r4, r5, lr}


	HAL_Delay(100);
 800d866:	2064      	movs	r0, #100	; 0x64
void IMU_Calib(){
 800d868:	ed2d 8b02 	vpush	{d8}
	HAL_Delay(100);
 800d86c:	f000 fe2c 	bl	800e4c8 <HAL_Delay>

	int num = 2000;
	float zg_vals[2000]={0.0f};
	float sum=0;
 800d870:	ed9f 8a0b 	vldr	s16, [pc, #44]	; 800d8a0 <IMU_Calib+0x3c>
 800d874:	4d0b      	ldr	r5, [pc, #44]	; (800d8a4 <IMU_Calib+0x40>)
	HAL_Delay(100);
 800d876:	f44f 64fa 	mov.w	r4, #2000	; 0x7d0
	for(int i = 0; i < num; i++){
		zg_vals[i] = ZGyro;
 800d87a:	edd5 7a00 	vldr	s15, [r5]
		sum += zg_vals[i];
		HAL_Delay(2);
 800d87e:	2002      	movs	r0, #2
		sum += zg_vals[i];
 800d880:	ee38 8a27 	vadd.f32	s16, s16, s15
		HAL_Delay(2);
 800d884:	f000 fe20 	bl	800e4c8 <HAL_Delay>
	for(int i = 0; i < num; i++){
 800d888:	3c01      	subs	r4, #1
 800d88a:	d1f6      	bne.n	800d87a <IMU_Calib+0x16>
//	for(int i=0; i < num; i++)
//	{
//		printf("zg_vals[%d]: %lf\r\n",i,zg_vals[i]);
//	}
//	printf("sum:%lf",sum);
	zg_offset = sum / 2000.0f;
 800d88c:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800d8a8 <IMU_Calib+0x44>
 800d890:	4b06      	ldr	r3, [pc, #24]	; (800d8ac <IMU_Calib+0x48>)
 800d892:	eec8 7a07 	vdiv.f32	s15, s16, s14
}
 800d896:	ecbd 8b02 	vpop	{d8}
	zg_offset = sum / 2000.0f;
 800d89a:	edc3 7a00 	vstr	s15, [r3]
}
 800d89e:	bd38      	pop	{r3, r4, r5, pc}
 800d8a0:	00000000 	.word	0x00000000
 800d8a4:	200002dc 	.word	0x200002dc
 800d8a8:	44fa0000 	.word	0x44fa0000
 800d8ac:	200002e0 	.word	0x200002e0

0800d8b0 <EncoderStart>:
#include "IEH2_4096.h"

//TIM3_Left, TIM4_Right

void EncoderStart()
{
 800d8b0:	b508      	push	{r3, lr}
	  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 800d8b2:	213c      	movs	r1, #60	; 0x3c
 800d8b4:	4804      	ldr	r0, [pc, #16]	; (800d8c8 <EncoderStart+0x18>)
 800d8b6:	f002 fd0d 	bl	80102d4 <HAL_TIM_Encoder_Start>
	  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 800d8ba:	213c      	movs	r1, #60	; 0x3c
 800d8bc:	4803      	ldr	r0, [pc, #12]	; (800d8cc <EncoderStart+0x1c>)
}
 800d8be:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 800d8c2:	f002 bd07 	b.w	80102d4 <HAL_TIM_Encoder_Start>
 800d8c6:	bf00      	nop
 800d8c8:	20000fb4 	.word	0x20000fb4
 800d8cc:	20000f2c 	.word	0x20000f2c

0800d8d0 <EmitterON>:
 */

#include "IR_Emitter.h"

void EmitterON()
{
 800d8d0:	b510      	push	{r4, lr}
	  HAL_TIM_OC_Start_IT(&htim8,TIM_CHANNEL_1);
 800d8d2:	4c05      	ldr	r4, [pc, #20]	; (800d8e8 <EmitterON+0x18>)
 800d8d4:	2100      	movs	r1, #0
 800d8d6:	4620      	mov	r0, r4
 800d8d8:	f002 fc20 	bl	801011c <HAL_TIM_OC_Start_IT>
	  HAL_TIMEx_OCN_Start_IT(&htim8, TIM_CHANNEL_1); // 
 800d8dc:	4620      	mov	r0, r4
 800d8de:	2100      	movs	r1, #0

}
 800d8e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  HAL_TIMEx_OCN_Start_IT(&htim8, TIM_CHANNEL_1); // 
 800d8e4:	f003 b892 	b.w	8010a0c <HAL_TIMEx_OCN_Start_IT>
 800d8e8:	20000eec 	.word	0x20000eec

0800d8ec <EmitterOFF>:
void EmitterOFF()
{
 800d8ec:	b510      	push	{r4, lr}
	  HAL_TIM_OC_Stop_IT(&htim8,TIM_CHANNEL_1);
 800d8ee:	4c05      	ldr	r4, [pc, #20]	; (800d904 <EmitterOFF+0x18>)
 800d8f0:	2100      	movs	r1, #0
 800d8f2:	4620      	mov	r0, r4
 800d8f4:	f002 fc5a 	bl	80101ac <HAL_TIM_OC_Stop_IT>
	  HAL_TIMEx_OCN_Stop_IT(&htim8, TIM_CHANNEL_1); // 
 800d8f8:	4620      	mov	r0, r4
 800d8fa:	2100      	movs	r1, #0

}
 800d8fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  HAL_TIMEx_OCN_Stop_IT(&htim8, TIM_CHANNEL_1); // 
 800d900:	f003 b8b8 	b.w	8010a74 <HAL_TIMEx_OCN_Stop_IT>
 800d904:	20000eec 	.word	0x20000eec

0800d908 <ChangeLED>:

#include "LED_Driver.h"
//
//
void ChangeLED(int mode)
{
 800d908:	b508      	push	{r3, lr}
	//Switch
	switch(mode){
 800d90a:	2807      	cmp	r0, #7
 800d90c:	d851      	bhi.n	800d9b2 <ChangeLED+0xaa>
 800d90e:	e8df f000 	tbb	[pc, r0]
 800d912:	2c18      	.short	0x2c18
 800d914:	463e362e 	.word	0x463e362e
 800d918:	044e      	.short	0x044e
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);

		break;
	case 7:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800d91a:	2201      	movs	r2, #1
 800d91c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d920:	4824      	ldr	r0, [pc, #144]	; (800d9b4 <ChangeLED+0xac>)
 800d922:	f001 fcff 	bl	800f324 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800d926:	2201      	movs	r2, #1
 800d928:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d92c:	4821      	ldr	r0, [pc, #132]	; (800d9b4 <ChangeLED+0xac>)
 800d92e:	f001 fcf9 	bl	800f324 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800d932:	2201      	movs	r2, #1
 800d934:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d938:	481f      	ldr	r0, [pc, #124]	; (800d9b8 <ChangeLED+0xb0>)

		break;
	default: break;

	}
}
 800d93a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800d93e:	f001 bcf1 	b.w	800f324 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800d942:	2200      	movs	r2, #0
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800d944:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d948:	481a      	ldr	r0, [pc, #104]	; (800d9b4 <ChangeLED+0xac>)
 800d94a:	f001 fceb 	bl	800f324 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800d94e:	2200      	movs	r2, #0
 800d950:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d954:	4817      	ldr	r0, [pc, #92]	; (800d9b4 <ChangeLED+0xac>)
 800d956:	f001 fce5 	bl	800f324 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800d95a:	2200      	movs	r2, #0
 800d95c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d960:	4815      	ldr	r0, [pc, #84]	; (800d9b8 <ChangeLED+0xb0>)
}
 800d962:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800d966:	f001 bcdd 	b.w	800f324 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800d96a:	2201      	movs	r2, #1
 800d96c:	e7ea      	b.n	800d944 <ChangeLED+0x3c>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800d96e:	2200      	movs	r2, #0
 800d970:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d974:	480f      	ldr	r0, [pc, #60]	; (800d9b4 <ChangeLED+0xac>)
 800d976:	f001 fcd5 	bl	800f324 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800d97a:	2201      	movs	r2, #1
 800d97c:	e7e8      	b.n	800d950 <ChangeLED+0x48>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800d97e:	2201      	movs	r2, #1
 800d980:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d984:	480b      	ldr	r0, [pc, #44]	; (800d9b4 <ChangeLED+0xac>)
 800d986:	f001 fccd 	bl	800f324 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800d98a:	2201      	movs	r2, #1
 800d98c:	e7e0      	b.n	800d950 <ChangeLED+0x48>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800d98e:	2200      	movs	r2, #0
 800d990:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d994:	4807      	ldr	r0, [pc, #28]	; (800d9b4 <ChangeLED+0xac>)
 800d996:	f001 fcc5 	bl	800f324 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800d99a:	2200      	movs	r2, #0
 800d99c:	e7c4      	b.n	800d928 <ChangeLED+0x20>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800d99e:	2201      	movs	r2, #1
 800d9a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d9a4:	4803      	ldr	r0, [pc, #12]	; (800d9b4 <ChangeLED+0xac>)
 800d9a6:	f001 fcbd 	bl	800f324 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800d9aa:	2200      	movs	r2, #0
 800d9ac:	e7bc      	b.n	800d928 <ChangeLED+0x20>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800d9ae:	2200      	movs	r2, #0
 800d9b0:	e7b4      	b.n	800d91c <ChangeLED+0x14>
}
 800d9b2:	bd08      	pop	{r3, pc}
 800d9b4:	40020800 	.word	0x40020800
 800d9b8:	40020400 	.word	0x40020400

0800d9bc <Motor_PWM_Start>:

#include "Motor_Driver.h"


//HAL
void Motor_PWM_Start(){ // PWMCCR
 800d9bc:	b508      	push	{r3, lr}
#if 1
  if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4) != HAL_OK)
 800d9be:	210c      	movs	r1, #12
 800d9c0:	4808      	ldr	r0, [pc, #32]	; (800d9e4 <Motor_PWM_Start+0x28>)
 800d9c2:	f002 fc4b 	bl	801025c <HAL_TIM_PWM_Start>
 800d9c6:	b948      	cbnz	r0, 800d9dc <Motor_PWM_Start+0x20>
  {
	  Error_Handler();
  }
  if (HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2) != HAL_OK)
 800d9c8:	2104      	movs	r1, #4
 800d9ca:	4807      	ldr	r0, [pc, #28]	; (800d9e8 <Motor_PWM_Start+0x2c>)
 800d9cc:	f002 fc46 	bl	801025c <HAL_TIM_PWM_Start>
 800d9d0:	b900      	cbnz	r0, 800d9d4 <Motor_PWM_Start+0x18>
  {
	  Error_Handler();
  }
#endif
}
 800d9d2:	bd08      	pop	{r3, pc}
 800d9d4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	  Error_Handler();
 800d9d8:	f7ff b8b4 	b.w	800cb44 <Error_Handler>
	  Error_Handler();
 800d9dc:	f7ff f8b2 	bl	800cb44 <Error_Handler>
 800d9e0:	e7f2      	b.n	800d9c8 <Motor_PWM_Start+0xc>
 800d9e2:	bf00      	nop
 800d9e4:	20000248 	.word	0x20000248
 800d9e8:	20000288 	.word	0x20000288

0800d9ec <Motor_PWM_Stop>:

void Motor_PWM_Stop(){ // PWMCCR
 800d9ec:	b508      	push	{r3, lr}
#if 1
  if (HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4) != HAL_OK)
 800d9ee:	210c      	movs	r1, #12
 800d9f0:	4808      	ldr	r0, [pc, #32]	; (800da14 <Motor_PWM_Stop+0x28>)
 800d9f2:	f002 fc35 	bl	8010260 <HAL_TIM_PWM_Stop>
 800d9f6:	b948      	cbnz	r0, 800da0c <Motor_PWM_Stop+0x20>
  {
	  Error_Handler();
  }
  if (HAL_TIM_PWM_Stop(&htim5, TIM_CHANNEL_2) != HAL_OK)
 800d9f8:	2104      	movs	r1, #4
 800d9fa:	4807      	ldr	r0, [pc, #28]	; (800da18 <Motor_PWM_Stop+0x2c>)
 800d9fc:	f002 fc30 	bl	8010260 <HAL_TIM_PWM_Stop>
 800da00:	b900      	cbnz	r0, 800da04 <Motor_PWM_Stop+0x18>
  {
	  Error_Handler();
  }
#endif
}
 800da02:	bd08      	pop	{r3, pc}
 800da04:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	  Error_Handler();
 800da08:	f7ff b89c 	b.w	800cb44 <Error_Handler>
	  Error_Handler();
 800da0c:	f7ff f89a 	bl	800cb44 <Error_Handler>
 800da10:	e7f2      	b.n	800d9f8 <Motor_PWM_Stop+0xc>
 800da12:	bf00      	nop
 800da14:	20000248 	.word	0x20000248
 800da18:	20000288 	.word	0x20000288
 800da1c:	00000000 	.word	0x00000000

0800da20 <Motor_Switch>:
inline void Motor_Switch(int left, int right){
 800da20:	b570      	push	{r4, r5, r6, lr}
	if (left > 0 ){
 800da22:	1e05      	subs	r5, r0, #0
inline void Motor_Switch(int left, int right){
 800da24:	460c      	mov	r4, r1
	if (left > 0 ){
 800da26:	dc35      	bgt.n	800da94 <Motor_Switch+0x74>
		//to -
		HAL_GPIO_WritePin(GPIO_LEFT, GPIO_L_PIN_NUM, GPIO_PIN_SET); //A2SET:1

	}
	else  if (left < 0){
 800da28:	d141      	bne.n	800daae <Motor_Switch+0x8e>
		//to +
		HAL_GPIO_WritePin(GPIO_LEFT, GPIO_L_PIN_NUM, GPIO_PIN_RESET); //A2,RESET:0
		left = -left;
	}
	if (right > 0){
 800da2a:	2c00      	cmp	r4, #0
 800da2c:	dc14      	bgt.n	800da58 <Motor_Switch+0x38>
		//to -
		HAL_GPIO_WritePin(GPIO_RIGHT, GPIO_R_PIN_NUM, GPIO_PIN_RESET); //A0,RESET:0

	}

	else if (right < 0){
 800da2e:	d137      	bne.n	800daa0 <Motor_Switch+0x80>
	  	HAL_GPIO_WritePin(GPIO_RIGHT, GPIO_R_PIN_NUM, GPIO_PIN_SET); //A0,SET:1
	  	right = -right;
	}

	//
	if(left > 4200*0.6) left = 4200*0.6;
 800da30:	4628      	mov	r0, r5
 800da32:	f7fa fcaf 	bl	8008394 <__aeabi_i2d>
 800da36:	a322      	add	r3, pc, #136	; (adr r3, 800dac0 <Motor_Switch+0xa0>)
 800da38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da3c:	f7fa ffa4 	bl	8008988 <__aeabi_dcmpgt>
 800da40:	f640 13d8 	movw	r3, #2520	; 0x9d8
 800da44:	2800      	cmp	r0, #0
 800da46:	bf18      	it	ne
 800da48:	461d      	movne	r5, r3
	if(right > 4200*0.6) right = 4200*0.6;


	  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, right); //tim5ch2
 800da4a:	4a1f      	ldr	r2, [pc, #124]	; (800dac8 <Motor_Switch+0xa8>)
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, left); //tim2ch4
 800da4c:	4b1f      	ldr	r3, [pc, #124]	; (800dacc <Motor_Switch+0xac>)
	  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, right); //tim5ch2
 800da4e:	6812      	ldr	r2, [r2, #0]
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, left); //tim2ch4
 800da50:	681b      	ldr	r3, [r3, #0]
	  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, right); //tim5ch2
 800da52:	6394      	str	r4, [r2, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, left); //tim2ch4
 800da54:	641d      	str	r5, [r3, #64]	; 0x40
}
 800da56:	bd70      	pop	{r4, r5, r6, pc}
		HAL_GPIO_WritePin(GPIO_RIGHT, GPIO_R_PIN_NUM, GPIO_PIN_RESET); //A0,RESET:0
 800da58:	2200      	movs	r2, #0
 800da5a:	2101      	movs	r1, #1
 800da5c:	481c      	ldr	r0, [pc, #112]	; (800dad0 <Motor_Switch+0xb0>)
 800da5e:	f001 fc61 	bl	800f324 <HAL_GPIO_WritePin>
	if(left > 4200*0.6) left = 4200*0.6;
 800da62:	4628      	mov	r0, r5
 800da64:	f7fa fc96 	bl	8008394 <__aeabi_i2d>
 800da68:	a315      	add	r3, pc, #84	; (adr r3, 800dac0 <Motor_Switch+0xa0>)
 800da6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da6e:	f7fa ff8b 	bl	8008988 <__aeabi_dcmpgt>
 800da72:	f640 16d8 	movw	r6, #2520	; 0x9d8
 800da76:	2800      	cmp	r0, #0
 800da78:	bf18      	it	ne
 800da7a:	4635      	movne	r5, r6
	if(right > 4200*0.6) right = 4200*0.6;
 800da7c:	4620      	mov	r0, r4
 800da7e:	f7fa fc89 	bl	8008394 <__aeabi_i2d>
 800da82:	a30f      	add	r3, pc, #60	; (adr r3, 800dac0 <Motor_Switch+0xa0>)
 800da84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da88:	f7fa ff7e 	bl	8008988 <__aeabi_dcmpgt>
 800da8c:	2800      	cmp	r0, #0
 800da8e:	bf18      	it	ne
 800da90:	4634      	movne	r4, r6
 800da92:	e7da      	b.n	800da4a <Motor_Switch+0x2a>
		HAL_GPIO_WritePin(GPIO_LEFT, GPIO_L_PIN_NUM, GPIO_PIN_SET); //A2SET:1
 800da94:	2201      	movs	r2, #1
 800da96:	2104      	movs	r1, #4
 800da98:	480d      	ldr	r0, [pc, #52]	; (800dad0 <Motor_Switch+0xb0>)
 800da9a:	f001 fc43 	bl	800f324 <HAL_GPIO_WritePin>
 800da9e:	e7c4      	b.n	800da2a <Motor_Switch+0xa>
	  	HAL_GPIO_WritePin(GPIO_RIGHT, GPIO_R_PIN_NUM, GPIO_PIN_SET); //A0,SET:1
 800daa0:	2201      	movs	r2, #1
 800daa2:	4611      	mov	r1, r2
 800daa4:	480a      	ldr	r0, [pc, #40]	; (800dad0 <Motor_Switch+0xb0>)
 800daa6:	f001 fc3d 	bl	800f324 <HAL_GPIO_WritePin>
	  	right = -right;
 800daaa:	4264      	negs	r4, r4
 800daac:	e7d9      	b.n	800da62 <Motor_Switch+0x42>
		HAL_GPIO_WritePin(GPIO_LEFT, GPIO_L_PIN_NUM, GPIO_PIN_RESET); //A2,RESET:0
 800daae:	2200      	movs	r2, #0
 800dab0:	2104      	movs	r1, #4
 800dab2:	4807      	ldr	r0, [pc, #28]	; (800dad0 <Motor_Switch+0xb0>)
 800dab4:	f001 fc36 	bl	800f324 <HAL_GPIO_WritePin>
		left = -left;
 800dab8:	426d      	negs	r5, r5
 800daba:	e7b6      	b.n	800da2a <Motor_Switch+0xa>
 800dabc:	f3af 8000 	nop.w
 800dac0:	00000000 	.word	0x00000000
 800dac4:	40a3b000 	.word	0x40a3b000
 800dac8:	20000288 	.word	0x20000288
 800dacc:	20000248 	.word	0x20000248
 800dad0:	40020000 	.word	0x40020000

0800dad4 <InitPulse>:
// : 
// : 
//-------------------------//
void InitPulse(int *timer_counter, int initial_pulse)
{
	* timer_counter = initial_pulse;
 800dad4:	6001      	str	r1, [r0, #0]
	//printf("timer_counter : %d\r\n", *timer_counter);
}
 800dad6:	4770      	bx	lr

0800dad8 <GetWallDataAverage>:
// : 2n
// : n adc 0~
// : 
//-------------------------//
float GetWallDataAverage(int average_of_n_times, int adc_data, int receiver_num)
{
 800dad8:	b4f0      	push	{r4, r5, r6, r7}
	static int count[4] = {0}, last[4]={0}, integrate[4]={0};
	int raw, error;
	static float average[4]={0};

	raw = adc_data;
	error = abs( last[receiver_num] - raw );
 800dada:	4e1a      	ldr	r6, [pc, #104]	; (800db44 <GetWallDataAverage+0x6c>)
	last[receiver_num] = raw;
	integrate[receiver_num] += error;

	count[receiver_num]++;
 800dadc:	4c1a      	ldr	r4, [pc, #104]	; (800db48 <GetWallDataAverage+0x70>)
	error = abs( last[receiver_num] - raw );
 800dade:	f856 3022 	ldr.w	r3, [r6, r2, lsl #2]
	integrate[receiver_num] += error;
 800dae2:	4d1a      	ldr	r5, [pc, #104]	; (800db4c <GetWallDataAverage+0x74>)
	last[receiver_num] = raw;
 800dae4:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
	error = abs( last[receiver_num] - raw );
 800dae8:	1a5b      	subs	r3, r3, r1
	count[receiver_num]++;
 800daea:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
	integrate[receiver_num] += error;
 800daee:	f855 7022 	ldr.w	r7, [r5, r2, lsl #2]
	error = abs( last[receiver_num] - raw );
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	bfb8      	it	lt
 800daf6:	425b      	neglt	r3, r3
	count[receiver_num]++;
 800daf8:	3101      	adds	r1, #1
	integrate[receiver_num] += error;
 800dafa:	443b      	add	r3, r7
	if(count[receiver_num] == average_of_n_times)
 800dafc:	4281      	cmp	r1, r0
	integrate[receiver_num] += error;
 800dafe:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
	count[receiver_num]++;
 800db02:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
	if(count[receiver_num] == average_of_n_times)
 800db06:	d006      	beq.n	800db16 <GetWallDataAverage+0x3e>
 800db08:	4b11      	ldr	r3, [pc, #68]	; (800db50 <GetWallDataAverage+0x78>)
 800db0a:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800db0e:	ed92 0a00 	vldr	s0, [r2]
		average[receiver_num] = (float)integrate[receiver_num] / count[receiver_num];
		integrate[receiver_num] = 0;
		count[receiver_num] = 0;
	}
	return average[receiver_num];
}
 800db12:	bcf0      	pop	{r4, r5, r6, r7}
 800db14:	4770      	bx	lr
		average[receiver_num] = (float)integrate[receiver_num] / count[receiver_num];
 800db16:	ee07 3a90 	vmov	s15, r3
 800db1a:	ee07 1a10 	vmov	s14, r1
 800db1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800db22:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800db26:	4b0a      	ldr	r3, [pc, #40]	; (800db50 <GetWallDataAverage+0x78>)
 800db28:	ee87 0a87 	vdiv.f32	s0, s15, s14
		integrate[receiver_num] = 0;
 800db2c:	2100      	movs	r1, #0
		average[receiver_num] = (float)integrate[receiver_num] / count[receiver_num];
 800db2e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
		integrate[receiver_num] = 0;
 800db32:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
		count[receiver_num] = 0;
 800db36:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
}
 800db3a:	bcf0      	pop	{r4, r5, r6, r7}
		average[receiver_num] = (float)integrate[receiver_num] / count[receiver_num];
 800db3c:	ed83 0a00 	vstr	s0, [r3]
}
 800db40:	4770      	bx	lr
 800db42:	bf00      	nop
 800db44:	20000314 	.word	0x20000314
 800db48:	200002f4 	.word	0x200002f4
 800db4c:	20000304 	.word	0x20000304
 800db50:	200002e4 	.word	0x200002e4

0800db54 <ADCToBatteryVoltage>:
// : 
//-------------------------//
float ADCToBatteryVoltage(int adc_data, float split, float pin_v_max, float adc_resolution)	//adc
{
	float battery_voltage = 0;
	battery_voltage =  adc_data * split* pin_v_max / adc_resolution;//V_SPLIT_NUM * PIN_V_MAX / ADC_RESOLUTION;	//
 800db54:	ee07 0a90 	vmov	s15, r0
 800db58:	ee60 0a20 	vmul.f32	s1, s0, s1
 800db5c:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 800db60:	ee20 0a20 	vmul.f32	s0, s0, s1
	return battery_voltage;
}
 800db64:	ee80 0a01 	vdiv.f32	s0, s0, s2
 800db68:	4770      	bx	lr
 800db6a:	bf00      	nop

0800db6c <IntegerPower>:
//-------------------------//

int IntegerPower(int integer, int exponential)
{
	int pattern_num = 1;
	for(int i=0; i < exponential ; i++)
 800db6c:	2900      	cmp	r1, #0
 800db6e:	dd08      	ble.n	800db82 <IntegerPower+0x16>
 800db70:	2300      	movs	r3, #0
	int pattern_num = 1;
 800db72:	2201      	movs	r2, #1
	for(int i=0; i < exponential ; i++)
 800db74:	3301      	adds	r3, #1
 800db76:	4299      	cmp	r1, r3
	{
		pattern_num *= integer;
 800db78:	fb00 f202 	mul.w	r2, r0, r2
	for(int i=0; i < exponential ; i++)
 800db7c:	d1fa      	bne.n	800db74 <IntegerPower+0x8>
	}
	return pattern_num;
}
 800db7e:	4610      	mov	r0, r2
 800db80:	4770      	bx	lr
	int pattern_num = 1;
 800db82:	2201      	movs	r2, #1
}
 800db84:	4610      	mov	r0, r2
 800db86:	4770      	bx	lr

0800db88 <GetBatteryLevel>:

//
int GetBatteryLevel(float current_voltage, float battery_min, float battery_max, int level_num)	//
{
	float current_percentage = current_voltage / battery_max;
	float lowest_percentage =  battery_min / battery_max;
 800db88:	eec0 0a81 	vdiv.f32	s1, s1, s2

	float percentage_per_pattern = (1 - lowest_percentage) / (float) level_num;

	int pattern = 0;
	for(int i=0; i < level_num; i++)
 800db8c:	2800      	cmp	r0, #0
	float percentage_per_pattern = (1 - lowest_percentage) / (float) level_num;
 800db8e:	ee07 0a10 	vmov	s14, r0
 800db92:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800db96:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800db9a:	eef8 6ac7 	vcvt.f32.s32	s13, s14
	float current_percentage = current_voltage / battery_max;
 800db9e:	ee80 0a01 	vdiv.f32	s0, s0, s2
	float percentage_per_pattern = (1 - lowest_percentage) / (float) level_num;
 800dba2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
	for(int i=0; i < level_num; i++)
 800dba6:	dd14      	ble.n	800dbd2 <GetBatteryLevel+0x4a>
 800dba8:	2300      	movs	r3, #0
	int pattern = 0;
 800dbaa:	461a      	mov	r2, r3
	{
		if( ( lowest_percentage + (percentage_per_pattern* i) )  <= current_percentage )
 800dbac:	ee07 3a90 	vmov	s15, r3
 800dbb0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dbb4:	eef0 6a60 	vmov.f32	s13, s1
 800dbb8:	eee7 6a27 	vfma.f32	s13, s14, s15
 800dbbc:	eeb4 0a66 	vcmp.f32	s0, s13
 800dbc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbc4:	bfa8      	it	ge
 800dbc6:	461a      	movge	r2, r3
	for(int i=0; i < level_num; i++)
 800dbc8:	3301      	adds	r3, #1
 800dbca:	4298      	cmp	r0, r3
 800dbcc:	d1ee      	bne.n	800dbac <GetBatteryLevel+0x24>
		{
			pattern = i;
		}
	}
	return pattern;
}
 800dbce:	4610      	mov	r0, r2
 800dbd0:	4770      	bx	lr
	int pattern = 0;
 800dbd2:	2200      	movs	r2, #0
}
 800dbd4:	4610      	mov	r0, r2
 800dbd6:	4770      	bx	lr

0800dbd8 <Buffering>:
//{
//	Photo[SL];
//	FLASH_Write_Word_F(address, data);
//}
void Buffering()
{
 800dbd8:	b510      	push	{r4, lr}
	  setbuf(stdout,NULL);
 800dbda:	4c06      	ldr	r4, [pc, #24]	; (800dbf4 <Buffering+0x1c>)
 800dbdc:	6823      	ldr	r3, [r4, #0]
 800dbde:	2100      	movs	r1, #0
 800dbe0:	6898      	ldr	r0, [r3, #8]
 800dbe2:	f005 f8a9 	bl	8012d38 <setbuf>
	  setbuf(stdin,NULL);
 800dbe6:	6823      	ldr	r3, [r4, #0]
 800dbe8:	2100      	movs	r1, #0
 800dbea:	6858      	ldr	r0, [r3, #4]
}
 800dbec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  setbuf(stdin,NULL);
 800dbf0:	f005 b8a2 	b.w	8012d38 <setbuf>
 800dbf4:	20000034 	.word	0x20000034

0800dbf8 <Copy_Gain>:
void Copy_Gain()
{
 800dbf8:	b570      	push	{r4, r5, r6, lr}
	//
	//printf("\r\n\r\n");

	uint32_t address = start_adress_sector9;
	float data[16]={0};
	data[0] = Pid[L_VELO_PID].KP;
 800dbfa:	4b1c      	ldr	r3, [pc, #112]	; (800dc6c <Copy_Gain+0x74>)
	uint32_t address = start_adress_sector9;
 800dbfc:	4c1c      	ldr	r4, [pc, #112]	; (800dc70 <Copy_Gain+0x78>)
	data[1] = Pid[L_VELO_PID].KI;
 800dbfe:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
	data[2] = Pid[L_VELO_PID].KD;
 800dc02:	f8d3 50b8 	ldr.w	r5, [r3, #184]	; 0xb8

	data[3] = Pid[A_VELO_PID].KP;
 800dc06:	6818      	ldr	r0, [r3, #0]
	data[4] = Pid[A_VELO_PID].KI;
 800dc08:	6859      	ldr	r1, [r3, #4]
	data[0] = Pid[L_VELO_PID].KP;
 800dc0a:	ed93 0a2c 	vldr	s0, [r3, #176]	; 0xb0
	data[6] = Pid[L_WALL_PID].KP;
	data[7] = Pid[L_WALL_PID].KI;
	data[8] = Pid[L_WALL_PID].KD;

	data[9] = Pid[R_WALL_PID].KP;
	data[10] = Pid[R_WALL_PID].KI;
 800dc0e:	f8d3 6088 	ldr.w	r6, [r3, #136]	; 0x88
	uint32_t address = start_adress_sector9;
 800dc12:	6824      	ldr	r4, [r4, #0]
{
 800dc14:	b090      	sub	sp, #64	; 0x40
	data[0] = Pid[L_VELO_PID].KP;
 800dc16:	ed8d 0a00 	vstr	s0, [sp]
	data[1] = Pid[L_VELO_PID].KI;
 800dc1a:	9201      	str	r2, [sp, #4]
	data[5] = Pid[A_VELO_PID].KD;
 800dc1c:	689a      	ldr	r2, [r3, #8]
	data[2] = Pid[L_VELO_PID].KD;
 800dc1e:	9502      	str	r5, [sp, #8]
	data[3] = Pid[A_VELO_PID].KP;
 800dc20:	9003      	str	r0, [sp, #12]
	data[6] = Pid[L_WALL_PID].KP;
 800dc22:	6d9d      	ldr	r5, [r3, #88]	; 0x58
	data[7] = Pid[L_WALL_PID].KI;
 800dc24:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
	data[4] = Pid[A_VELO_PID].KI;
 800dc26:	9104      	str	r1, [sp, #16]
	data[5] = Pid[A_VELO_PID].KD;
 800dc28:	9205      	str	r2, [sp, #20]
	data[8] = Pid[L_WALL_PID].KD;
 800dc2a:	6e19      	ldr	r1, [r3, #96]	; 0x60
	data[9] = Pid[R_WALL_PID].KP;
 800dc2c:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
	data[6] = Pid[L_WALL_PID].KP;
 800dc30:	9506      	str	r5, [sp, #24]
	data[7] = Pid[L_WALL_PID].KI;
 800dc32:	9007      	str	r0, [sp, #28]
	data[11] = Pid[R_WALL_PID].KD;
 800dc34:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c

	data[12] = Pid[D_WALL_PID].KP;
 800dc38:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
	data[8] = Pid[L_WALL_PID].KD;
 800dc3a:	9108      	str	r1, [sp, #32]
	data[9] = Pid[R_WALL_PID].KP;
 800dc3c:	9209      	str	r2, [sp, #36]	; 0x24
	data[13] = Pid[D_WALL_PID].KI;
 800dc3e:	6b19      	ldr	r1, [r3, #48]	; 0x30
	data[14] = Pid[D_WALL_PID].KD;
 800dc40:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	data[10] = Pid[R_WALL_PID].KI;
 800dc42:	960a      	str	r6, [sp, #40]	; 0x28
	float data[16]={0};
 800dc44:	2300      	movs	r3, #0
	data[11] = Pid[R_WALL_PID].KD;
 800dc46:	950b      	str	r5, [sp, #44]	; 0x2c
	data[12] = Pid[D_WALL_PID].KP;
 800dc48:	900c      	str	r0, [sp, #48]	; 0x30
	data[13] = Pid[D_WALL_PID].KI;
 800dc4a:	910d      	str	r1, [sp, #52]	; 0x34
	data[14] = Pid[D_WALL_PID].KD;
 800dc4c:	920e      	str	r2, [sp, #56]	; 0x38
 800dc4e:	ad01      	add	r5, sp, #4
	float data[16]={0};
 800dc50:	930f      	str	r3, [sp, #60]	; 0x3c
 800dc52:	ae0f      	add	r6, sp, #60	; 0x3c
 800dc54:	e001      	b.n	800dc5a <Copy_Gain+0x62>
 800dc56:	ecb5 0a01 	vldmia	r5!, {s0}
	for(int i=0; i < 15; i++)
	{

		FLASH_Write_Word_F( address, data[i]);
 800dc5a:	4620      	mov	r0, r4
 800dc5c:	f7ff fcbe 	bl	800d5dc <FLASH_Write_Word_F>
	for(int i=0; i < 15; i++)
 800dc60:	42b5      	cmp	r5, r6
		address += 0x04;
 800dc62:	f104 0404 	add.w	r4, r4, #4
	for(int i=0; i < 15; i++)
 800dc66:	d1f6      	bne.n	800dc56 <Copy_Gain+0x5e>

	//printf("\r\n\r\n");
	//Copy_Gain
	//Flash_clear_sector9();

}
 800dc68:	b010      	add	sp, #64	; 0x40
 800dc6a:	bd70      	pop	{r4, r5, r6, pc}
 800dc6c:	20000324 	.word	0x20000324
 800dc70:	0801638c 	.word	0x0801638c

0800dc74 <Load_Gain>:
void Load_Gain()
{
 800dc74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc78:	ed2d 8b02 	vpush	{d8}
	//
	//
	//Flash_load_sector9();

	//
	uint32_t address = start_adress_sector9;//
 800dc7c:	4b61      	ldr	r3, [pc, #388]	; (800de04 <Load_Gain+0x190>)
	uint8_t j=0;
	for(int i=0; i < 15; i++)
	{
		FLASH_Read_Word_F( address, &data[i]);
		address += 0x04;
		printf("%d, %f\r\n",i,data[i]);
 800dc7e:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 800de20 <Load_Gain+0x1ac>
	uint32_t address = start_adress_sector9;//
 800dc82:	681f      	ldr	r7, [r3, #0]
		judge = isnanf(data[i]); //nan0
		printf("judge : %d\r\n", judge);
 800dc84:	f8df 819c 	ldr.w	r8, [pc, #412]	; 800de24 <Load_Gain+0x1b0>
{
 800dc88:	b090      	sub	sp, #64	; 0x40
	float data[16]={0};//1
 800dc8a:	4668      	mov	r0, sp
 800dc8c:	2240      	movs	r2, #64	; 0x40
 800dc8e:	2100      	movs	r1, #0
 800dc90:	f003 fbd3 	bl	801143a <memset>
 800dc94:	466c      	mov	r4, sp
	for(int i=0; i < 15; i++)
 800dc96:	2500      	movs	r5, #0
 800dc98:	1b3f      	subs	r7, r7, r4
	uint8_t j=0;
 800dc9a:	46aa      	mov	sl, r5
		FLASH_Read_Word_F( address, &data[i]);
 800dc9c:	4621      	mov	r1, r4
 800dc9e:	1938      	adds	r0, r7, r4
 800dca0:	f7ff fcc2 	bl	800d628 <FLASH_Read_Word_F>
		printf("%d, %f\r\n",i,data[i]);
 800dca4:	6820      	ldr	r0, [r4, #0]
 800dca6:	f7fa fb87 	bl	80083b8 <__aeabi_f2d>
 800dcaa:	4602      	mov	r2, r0
 800dcac:	460b      	mov	r3, r1
 800dcae:	4648      	mov	r0, r9
 800dcb0:	4629      	mov	r1, r5
 800dcb2:	f004 fec1 	bl	8012a38 <iprintf>
		judge = isnanf(data[i]); //nan0
 800dcb6:	ecb4 8a01 	vldmia	r4!, {s16}
 800dcba:	eeb4 8a48 	vcmp.f32	s16, s16
 800dcbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		printf("judge : %d\r\n", judge);
 800dcc2:	bf6c      	ite	vs
 800dcc4:	2101      	movvs	r1, #1
 800dcc6:	2100      	movvc	r1, #0
 800dcc8:	4640      	mov	r0, r8
 800dcca:	f004 feb5 	bl	8012a38 <iprintf>
		if(judge == 1) //isnanf
 800dcce:	eeb4 8a48 	vcmp.f32	s16, s16
 800dcd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		{
			j++;
 800dcd6:	bf68      	it	vs
 800dcd8:	f10a 0a01 	addvs.w	sl, sl, #1
	for(int i=0; i < 15; i++)
 800dcdc:	f105 0501 	add.w	r5, r5, #1
			j++;
 800dce0:	bf68      	it	vs
 800dce2:	fa5f fa8a 	uxtbvs.w	sl, sl
	for(int i=0; i < 15; i++)
 800dce6:	2d0f      	cmp	r5, #15
 800dce8:	d1d8      	bne.n	800dc9c <Load_Gain+0x28>


	}
	//flash0
	//
	printf("%d\r\n",j);
 800dcea:	4651      	mov	r1, sl
 800dcec:	4846      	ldr	r0, [pc, #280]	; (800de08 <Load_Gain+0x194>)
 800dcee:	f004 fea3 	bl	8012a38 <iprintf>
		if(j == 15)//nan0
 800dcf2:	f1ba 0f0f 	cmp.w	sl, #15
 800dcf6:	d03a      	beq.n	800dd6e <Load_Gain+0xfa>
//			Pid[A_VELO_PID].KD = data[5];
//
//			Pid[L_WALL_PID].KP = data[6];
//			Pid[L_WALL_PID].KI = data[7];
//			Pid[L_WALL_PID].KD = data[8];
			PIDSetGain(L_VELO_PID, data[0], data[1], data[2]);
 800dcf8:	ed9d 1a02 	vldr	s2, [sp, #8]
 800dcfc:	eddd 0a01 	vldr	s1, [sp, #4]
 800dd00:	ed9d 0a00 	vldr	s0, [sp]
 800dd04:	2004      	movs	r0, #4
 800dd06:	f000 fa1b 	bl	800e140 <PIDSetGain>
			PIDSetGain(R_VELO_PID, data[0], data[1], data[2]);
 800dd0a:	ed9d 1a02 	vldr	s2, [sp, #8]
 800dd0e:	eddd 0a01 	vldr	s1, [sp, #4]
 800dd12:	ed9d 0a00 	vldr	s0, [sp]
 800dd16:	2005      	movs	r0, #5
 800dd18:	f000 fa12 	bl	800e140 <PIDSetGain>
			//PIDSetGain(R_VELO_PID, data[0], data[1], data[2]);
			//PIDSetGain(B_VELO, 1.1941, 33.5232, 0.0059922);
			//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
			PIDSetGain(A_VELO_PID, data[3], data[4], data[5]);//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
 800dd1c:	ed9d 1a05 	vldr	s2, [sp, #20]
 800dd20:	eddd 0a04 	vldr	s1, [sp, #16]
 800dd24:	ed9d 0a03 	vldr	s0, [sp, #12]
 800dd28:	2000      	movs	r0, #0
 800dd2a:	f000 fa09 	bl	800e140 <PIDSetGain>
			//I=
			//D= 
			//PIDSetGain(D_WALL_PID, data[0], data[1], data[2]);
			PIDSetGain(L_WALL_PID, data[6], data[7], data[8]);
 800dd2e:	ed9d 1a08 	vldr	s2, [sp, #32]
 800dd32:	eddd 0a07 	vldr	s1, [sp, #28]
 800dd36:	ed9d 0a06 	vldr	s0, [sp, #24]
 800dd3a:	2002      	movs	r0, #2
 800dd3c:	f000 fa00 	bl	800e140 <PIDSetGain>
			PIDSetGain(R_WALL_PID, data[9], data[10], data[11]);
 800dd40:	ed9d 1a0b 	vldr	s2, [sp, #44]	; 0x2c
 800dd44:	eddd 0a0a 	vldr	s1, [sp, #40]	; 0x28
 800dd48:	ed9d 0a09 	vldr	s0, [sp, #36]	; 0x24
 800dd4c:	2003      	movs	r0, #3
 800dd4e:	f000 f9f7 	bl	800e140 <PIDSetGain>
			PIDSetGain(D_WALL_PID, data[12], data[13], data[14]);
 800dd52:	ed9d 1a0e 	vldr	s2, [sp, #56]	; 0x38
 800dd56:	eddd 0a0d 	vldr	s1, [sp, #52]	; 0x34
 800dd5a:	ed9d 0a0c 	vldr	s0, [sp, #48]	; 0x30
 800dd5e:	2001      	movs	r0, #1
 800dd60:	f000 f9ee 	bl	800e140 <PIDSetGain>
			//PIDSetGain(R_WALL_PID, data[0], data[1], data[2]);
		}

}
 800dd64:	b010      	add	sp, #64	; 0x40
 800dd66:	ecbd 8b02 	vpop	{d8}
 800dd6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			printf("\r\n");
 800dd6e:	4827      	ldr	r0, [pc, #156]	; (800de0c <Load_Gain+0x198>)
 800dd70:	f004 feea 	bl	8012b48 <puts>
		  PIDSetGain(L_VELO_PID, 14.6, 2800,0.001);//1200,0);//2430,0);//7.3,1215,0);//40kHz//14.6, 2430,0);//(20khz????);//1200,0.0);//2430, 0.002);//21.96,2450,0.002);//14,6000,0.002);//11.1, 2430, 0.002);////D0.0036 //I2430 36.6*0.6=18+3.96
 800dd74:	ed9f 1a26 	vldr	s2, [pc, #152]	; 800de10 <Load_Gain+0x19c>
 800dd78:	eddf 0a26 	vldr	s1, [pc, #152]	; 800de14 <Load_Gain+0x1a0>
 800dd7c:	ed9f 0a26 	vldr	s0, [pc, #152]	; 800de18 <Load_Gain+0x1a4>
 800dd80:	2004      	movs	r0, #4
 800dd82:	f000 f9dd 	bl	800e140 <PIDSetGain>
		  PIDSetGain(R_VELO_PID, 14.6, 2800,0.001);// 1200,0);//2430,0);//7.3,1215,0);//14.6, 2430,0);//1200,0.0);//, 2430,0);//17.5//2430, 0.002);//21.96,2450,0.002);//14,6000,0.002);//11.1, 2430, 0.002);//I150,
 800dd86:	ed9f 1a22 	vldr	s2, [pc, #136]	; 800de10 <Load_Gain+0x19c>
 800dd8a:	eddf 0a22 	vldr	s1, [pc, #136]	; 800de14 <Load_Gain+0x1a0>
 800dd8e:	ed9f 0a22 	vldr	s0, [pc, #136]	; 800de18 <Load_Gain+0x1a4>
 800dd92:	2005      	movs	r0, #5
 800dd94:	f000 f9d4 	bl	800e140 <PIDSetGain>
		  PIDSetGain(A_VELO_PID, 12,0,0);//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
 800dd98:	ed9f 1a20 	vldr	s2, [pc, #128]	; 800de1c <Load_Gain+0x1a8>
 800dd9c:	eeb2 0a08 	vmov.f32	s0, #40	; 0x41400000  12.0
 800dda0:	eef0 0a41 	vmov.f32	s1, s2
 800dda4:	2000      	movs	r0, #0
 800dda6:	f000 f9cb 	bl	800e140 <PIDSetGain>
		  PIDSetGain(F_WALL_PID, 14.6,0,0);
 800ddaa:	ed9f 1a1c 	vldr	s2, [pc, #112]	; 800de1c <Load_Gain+0x1a8>
 800ddae:	ed9f 0a1a 	vldr	s0, [pc, #104]	; 800de18 <Load_Gain+0x1a4>
 800ddb2:	eef0 0a41 	vmov.f32	s1, s2
 800ddb6:	2008      	movs	r0, #8
 800ddb8:	f000 f9c2 	bl	800e140 <PIDSetGain>
		  PIDSetGain(D_WALL_PID, 6, 4, 0	);//3.2,0,0);/4.5,1.5,0.003);//3.6, 20, 0);//5.2//
 800ddbc:	ed9f 1a17 	vldr	s2, [pc, #92]	; 800de1c <Load_Gain+0x1a8>
 800ddc0:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 800ddc4:	eeb1 0a08 	vmov.f32	s0, #24	; 0x40c00000  6.0
 800ddc8:	2001      	movs	r0, #1
 800ddca:	f000 f9b9 	bl	800e140 <PIDSetGain>
		  PIDSetGain(L_WALL_PID, 12,8,0);//6.4,0,0);//9,3,0.006);//1.8, 10, 0);
 800ddce:	ed9f 1a13 	vldr	s2, [pc, #76]	; 800de1c <Load_Gain+0x1a8>
 800ddd2:	eef2 0a00 	vmov.f32	s1, #32	; 0x41000000  8.0
 800ddd6:	eeb2 0a08 	vmov.f32	s0, #40	; 0x41400000  12.0
 800ddda:	2002      	movs	r0, #2
 800dddc:	f000 f9b0 	bl	800e140 <PIDSetGain>
		  PIDSetGain(R_WALL_PID, 12,8,0);//6.4,0,0);//9,3,0.006);//1.8, 10, 0);
 800dde0:	ed9f 1a0e 	vldr	s2, [pc, #56]	; 800de1c <Load_Gain+0x1a8>
 800dde4:	eef2 0a00 	vmov.f32	s1, #32	; 0x41000000  8.0
 800dde8:	eeb2 0a08 	vmov.f32	s0, #40	; 0x41400000  12.0
 800ddec:	2003      	movs	r0, #3
 800ddee:	f000 f9a7 	bl	800e140 <PIDSetGain>
			Flash_clear_sector9();
 800ddf2:	f7ff fc5f 	bl	800d6b4 <Flash_clear_sector9>
			Copy_Gain();
 800ddf6:	f7ff feff 	bl	800dbf8 <Copy_Gain>
}
 800ddfa:	b010      	add	sp, #64	; 0x40
 800ddfc:	ecbd 8b02 	vpop	{d8}
 800de00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de04:	0801638c 	.word	0x0801638c
 800de08:	080164d8 	.word	0x080164d8
 800de0c:	080164e0 	.word	0x080164e0
 800de10:	3a83126f 	.word	0x3a83126f
 800de14:	452f0000 	.word	0x452f0000
 800de18:	4169999a 	.word	0x4169999a
 800de1c:	00000000 	.word	0x00000000
 800de20:	080164c4 	.word	0x080164c4
 800de24:	080164d0 	.word	0x080164d0

0800de28 <Change_Gain>:
void Change_Gain()
{
 800de28:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	//

	HAL_TIM_Base_Stop_IT(&htim1);
 800de2c:	48a4      	ldr	r0, [pc, #656]	; (800e0c0 <Change_Gain+0x298>)
 800de2e:	4ca5      	ldr	r4, [pc, #660]	; (800e0c4 <Change_Gain+0x29c>)
	char nl;

	while(1)
	{
		//float a = Pid[2].KP;
		printf("PID\r\n");
 800de30:	f8df 8304 	ldr.w	r8, [pc, #772]	; 800e138 <Change_Gain+0x310>
		printf("[1]  : %f, %f, %f\r\n",Pid[L_VELO_PID].KP, Pid[L_VELO_PID].KI, Pid[L_VELO_PID].KD);
 800de34:	4da4      	ldr	r5, [pc, #656]	; (800e0c8 <Change_Gain+0x2a0>)
		printf("[2]  : %f, %f, %f\r\n", Pid[A_VELO_PID].KP, Pid[A_VELO_PID].KI, Pid[A_VELO_PID].KD);	//
 800de36:	f8df 9304 	ldr.w	r9, [pc, #772]	; 800e13c <Change_Gain+0x314>
{
 800de3a:	b087      	sub	sp, #28
	HAL_TIM_Base_Stop_IT(&htim1);
 800de3c:	f002 f92c 	bl	8010098 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(&htim8);
 800de40:	48a2      	ldr	r0, [pc, #648]	; (800e0cc <Change_Gain+0x2a4>)
 800de42:	f002 f929 	bl	8010098 <HAL_TIM_Base_Stop_IT>
	Motor_PWM_Stop();
 800de46:	f7ff fdd1 	bl	800d9ec <Motor_PWM_Stop>
	EmitterOFF();
 800de4a:	f7ff fd4f 	bl	800d8ec <EmitterOFF>
	HAL_Delay(200);
 800de4e:	20c8      	movs	r0, #200	; 0xc8
 800de50:	f000 fb3a 	bl	800e4c8 <HAL_Delay>
	char change_mode='0';
 800de54:	2330      	movs	r3, #48	; 0x30
 800de56:	f88d 3015 	strb.w	r3, [sp, #21]
	char pid = '0';
 800de5a:	f88d 3016 	strb.w	r3, [sp, #22]
		printf("PID\r\n");
 800de5e:	4640      	mov	r0, r8
 800de60:	f004 fe72 	bl	8012b48 <puts>
		printf("[1]  : %f, %f, %f\r\n",Pid[L_VELO_PID].KP, Pid[L_VELO_PID].KI, Pid[L_VELO_PID].KD);
 800de64:	f8d4 00b0 	ldr.w	r0, [r4, #176]	; 0xb0
 800de68:	f7fa faa6 	bl	80083b8 <__aeabi_f2d>
 800de6c:	4606      	mov	r6, r0
 800de6e:	f8d4 00b8 	ldr.w	r0, [r4, #184]	; 0xb8
 800de72:	460f      	mov	r7, r1
 800de74:	f7fa faa0 	bl	80083b8 <__aeabi_f2d>
 800de78:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800de7c:	f8d4 00b4 	ldr.w	r0, [r4, #180]	; 0xb4
 800de80:	f7fa fa9a 	bl	80083b8 <__aeabi_f2d>
 800de84:	4632      	mov	r2, r6
 800de86:	463b      	mov	r3, r7
 800de88:	e9cd 0100 	strd	r0, r1, [sp]
 800de8c:	4628      	mov	r0, r5
 800de8e:	f004 fdd3 	bl	8012a38 <iprintf>
		printf("[2]  : %f, %f, %f\r\n", Pid[A_VELO_PID].KP, Pid[A_VELO_PID].KI, Pid[A_VELO_PID].KD);	//
 800de92:	6820      	ldr	r0, [r4, #0]
 800de94:	f7fa fa90 	bl	80083b8 <__aeabi_f2d>
 800de98:	4606      	mov	r6, r0
 800de9a:	68a0      	ldr	r0, [r4, #8]
 800de9c:	460f      	mov	r7, r1
 800de9e:	f7fa fa8b 	bl	80083b8 <__aeabi_f2d>
 800dea2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dea6:	6860      	ldr	r0, [r4, #4]
 800dea8:	f7fa fa86 	bl	80083b8 <__aeabi_f2d>
 800deac:	4632      	mov	r2, r6
 800deae:	463b      	mov	r3, r7
 800deb0:	e9cd 0100 	strd	r0, r1, [sp]
 800deb4:	4648      	mov	r0, r9
 800deb6:	f004 fdbf 	bl	8012a38 <iprintf>
		printf("[3]  : %f, %f, %f\r\n", Pid[L_WALL_PID].KP, Pid[L_WALL_PID].KI, Pid[L_WALL_PID].KD);
 800deba:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800debc:	f7fa fa7c 	bl	80083b8 <__aeabi_f2d>
 800dec0:	4606      	mov	r6, r0
 800dec2:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800dec4:	460f      	mov	r7, r1
 800dec6:	f7fa fa77 	bl	80083b8 <__aeabi_f2d>
 800deca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dece:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800ded0:	f7fa fa72 	bl	80083b8 <__aeabi_f2d>
 800ded4:	4632      	mov	r2, r6
 800ded6:	463b      	mov	r3, r7
 800ded8:	e9cd 0100 	strd	r0, r1, [sp]
 800dedc:	487c      	ldr	r0, [pc, #496]	; (800e0d0 <Change_Gain+0x2a8>)
 800dede:	f004 fdab 	bl	8012a38 <iprintf>
		printf("[4]  : %f, %f, %f\r\n", Pid[R_WALL_PID].KP, Pid[R_WALL_PID].KI, Pid[R_WALL_PID].KD);
 800dee2:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 800dee6:	f7fa fa67 	bl	80083b8 <__aeabi_f2d>
 800deea:	4606      	mov	r6, r0
 800deec:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800def0:	460f      	mov	r7, r1
 800def2:	f7fa fa61 	bl	80083b8 <__aeabi_f2d>
 800def6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800defa:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 800defe:	f7fa fa5b 	bl	80083b8 <__aeabi_f2d>
 800df02:	4632      	mov	r2, r6
 800df04:	463b      	mov	r3, r7
 800df06:	e9cd 0100 	strd	r0, r1, [sp]
 800df0a:	4872      	ldr	r0, [pc, #456]	; (800e0d4 <Change_Gain+0x2ac>)
 800df0c:	f004 fd94 	bl	8012a38 <iprintf>
		printf("[5]  : %f, %f, %f\r\n", Pid[D_WALL_PID].KP, Pid[D_WALL_PID].KI, Pid[D_WALL_PID].KD);
 800df10:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800df12:	f7fa fa51 	bl	80083b8 <__aeabi_f2d>
 800df16:	4606      	mov	r6, r0
 800df18:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800df1a:	460f      	mov	r7, r1
 800df1c:	f7fa fa4c 	bl	80083b8 <__aeabi_f2d>
 800df20:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800df24:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800df26:	f7fa fa47 	bl	80083b8 <__aeabi_f2d>
 800df2a:	463b      	mov	r3, r7
 800df2c:	e9cd 0100 	strd	r0, r1, [sp]
 800df30:	4632      	mov	r2, r6
 800df32:	4869      	ldr	r0, [pc, #420]	; (800e0d8 <Change_Gain+0x2b0>)
 800df34:	f004 fd80 	bl	8012a38 <iprintf>

		Buffering();
 800df38:	f7ff fe4e 	bl	800dbd8 <Buffering>
		printf("(0) :"); scanf("%c",&change_mode);
 800df3c:	4867      	ldr	r0, [pc, #412]	; (800e0dc <Change_Gain+0x2b4>)
 800df3e:	f004 fd7b 	bl	8012a38 <iprintf>
 800df42:	f10d 0115 	add.w	r1, sp, #21
 800df46:	4866      	ldr	r0, [pc, #408]	; (800e0e0 <Change_Gain+0x2b8>)
 800df48:	f004 feac 	bl	8012ca4 <iscanf>
		if(change_mode == '0')
 800df4c:	f89d 3015 	ldrb.w	r3, [sp, #21]
 800df50:	2b30      	cmp	r3, #48	; 0x30
 800df52:	d066      	beq.n	800e022 <Change_Gain+0x1fa>
			break;
		}
		else
		{

			Buffering();
 800df54:	f7ff fe40 	bl	800dbd8 <Buffering>
			printf("\r\nP , I or D ? : "); scanf("%c",&pid);
 800df58:	4862      	ldr	r0, [pc, #392]	; (800e0e4 <Change_Gain+0x2bc>)
 800df5a:	f004 fd6d 	bl	8012a38 <iprintf>
 800df5e:	f10d 0116 	add.w	r1, sp, #22
 800df62:	485f      	ldr	r0, [pc, #380]	; (800e0e0 <Change_Gain+0x2b8>)
 800df64:	f004 fe9e 	bl	8012ca4 <iscanf>
			printf("\r\n%c %c \r\n",change_mode,pid);
 800df68:	f89d 2016 	ldrb.w	r2, [sp, #22]
 800df6c:	f89d 1015 	ldrb.w	r1, [sp, #21]
 800df70:	485d      	ldr	r0, [pc, #372]	; (800e0e8 <Change_Gain+0x2c0>)
 800df72:	f004 fd61 	bl	8012a38 <iprintf>

			Buffering();
 800df76:	f7ff fe2f 	bl	800dbd8 <Buffering>
			printf("\r\n : ");
 800df7a:	485c      	ldr	r0, [pc, #368]	; (800e0ec <Change_Gain+0x2c4>)
 800df7c:	f004 fd5c 	bl	8012a38 <iprintf>

			switch(change_mode)
 800df80:	f89d 3015 	ldrb.w	r3, [sp, #21]
 800df84:	3b31      	subs	r3, #49	; 0x31
 800df86:	2b04      	cmp	r3, #4
 800df88:	d85e      	bhi.n	800e048 <Change_Gain+0x220>
 800df8a:	e8df f003 	tbb	[pc, r3]
 800df8e:	303d      	.short	0x303d
 800df90:	1623      	.short	0x1623
 800df92:	03          	.byte	0x03
 800df93:	00          	.byte	0x00
				{
					scanf("%f",&Pid[R_WALL_PID].KD);
				}
				break;
			case '5'://
				if(pid == 'p')
 800df94:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800df98:	2b70      	cmp	r3, #112	; 0x70
 800df9a:	d068      	beq.n	800e06e <Change_Gain+0x246>
				{
					scanf("%f",&Pid[D_WALL_PID].KP);
				}
				else if(pid == 'i')
 800df9c:	2b69      	cmp	r3, #105	; 0x69
 800df9e:	d07f      	beq.n	800e0a0 <Change_Gain+0x278>
				{
					scanf("%f",&Pid[D_WALL_PID].KI);
				}
				else if(pid == 'd')
 800dfa0:	2b64      	cmp	r3, #100	; 0x64
 800dfa2:	d055      	beq.n	800e050 <Change_Gain+0x228>
				break;
			default :
				printf("\r\n");
				break;
			}
			Buffering();
 800dfa4:	f7ff fe18 	bl	800dbd8 <Buffering>
			scanf("%c",&nl);
 800dfa8:	f10d 0117 	add.w	r1, sp, #23
 800dfac:	484c      	ldr	r0, [pc, #304]	; (800e0e0 <Change_Gain+0x2b8>)
 800dfae:	f004 fe79 	bl	8012ca4 <iscanf>
			printf("\r\n");
 800dfb2:	484f      	ldr	r0, [pc, #316]	; (800e0f0 <Change_Gain+0x2c8>)
 800dfb4:	f004 fdc8 	bl	8012b48 <puts>
		printf("PID\r\n");
 800dfb8:	e751      	b.n	800de5e <Change_Gain+0x36>
				if(pid == 'p')
 800dfba:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800dfbe:	2b70      	cmp	r3, #112	; 0x70
 800dfc0:	d05a      	beq.n	800e078 <Change_Gain+0x250>
				else if(pid == 'i')
 800dfc2:	2b69      	cmp	r3, #105	; 0x69
 800dfc4:	d071      	beq.n	800e0aa <Change_Gain+0x282>
				else if(pid == 'd')
 800dfc6:	2b64      	cmp	r3, #100	; 0x64
 800dfc8:	d1ec      	bne.n	800dfa4 <Change_Gain+0x17c>
					scanf("%f",&Pid[R_WALL_PID].KD);
 800dfca:	494a      	ldr	r1, [pc, #296]	; (800e0f4 <Change_Gain+0x2cc>)
 800dfcc:	484a      	ldr	r0, [pc, #296]	; (800e0f8 <Change_Gain+0x2d0>)
 800dfce:	f004 fe69 	bl	8012ca4 <iscanf>
 800dfd2:	e7e7      	b.n	800dfa4 <Change_Gain+0x17c>
				if(pid == 'p')
 800dfd4:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800dfd8:	2b70      	cmp	r3, #112	; 0x70
 800dfda:	d052      	beq.n	800e082 <Change_Gain+0x25a>
				else if(pid == 'i')
 800dfdc:	2b69      	cmp	r3, #105	; 0x69
 800dfde:	d069      	beq.n	800e0b4 <Change_Gain+0x28c>
				else if(pid == 'd')
 800dfe0:	2b64      	cmp	r3, #100	; 0x64
 800dfe2:	d1df      	bne.n	800dfa4 <Change_Gain+0x17c>
					scanf("%f",&Pid[L_WALL_PID].KD);
 800dfe4:	4945      	ldr	r1, [pc, #276]	; (800e0fc <Change_Gain+0x2d4>)
 800dfe6:	4844      	ldr	r0, [pc, #272]	; (800e0f8 <Change_Gain+0x2d0>)
 800dfe8:	f004 fe5c 	bl	8012ca4 <iscanf>
 800dfec:	e7da      	b.n	800dfa4 <Change_Gain+0x17c>
				if(pid == 'p')
 800dfee:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800dff2:	2b70      	cmp	r3, #112	; 0x70
 800dff4:	d036      	beq.n	800e064 <Change_Gain+0x23c>
				else if(pid == 'i')
 800dff6:	2b69      	cmp	r3, #105	; 0x69
 800dff8:	d04d      	beq.n	800e096 <Change_Gain+0x26e>
				else if(pid == 'd')
 800dffa:	2b64      	cmp	r3, #100	; 0x64
 800dffc:	d1d2      	bne.n	800dfa4 <Change_Gain+0x17c>
					scanf("%f",&Pid[A_VELO_PID].KD);
 800dffe:	4940      	ldr	r1, [pc, #256]	; (800e100 <Change_Gain+0x2d8>)
 800e000:	483d      	ldr	r0, [pc, #244]	; (800e0f8 <Change_Gain+0x2d0>)
 800e002:	f004 fe4f 	bl	8012ca4 <iscanf>
 800e006:	e7cd      	b.n	800dfa4 <Change_Gain+0x17c>
				if(pid == 'p')
 800e008:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800e00c:	2b70      	cmp	r3, #112	; 0x70
 800e00e:	d024      	beq.n	800e05a <Change_Gain+0x232>
				else if(pid == 'i')
 800e010:	2b69      	cmp	r3, #105	; 0x69
 800e012:	d03b      	beq.n	800e08c <Change_Gain+0x264>
				else if(pid == 'd')
 800e014:	2b64      	cmp	r3, #100	; 0x64
 800e016:	d1c5      	bne.n	800dfa4 <Change_Gain+0x17c>
					scanf("%f",&Pid[L_VELO_PID].KD);
 800e018:	493a      	ldr	r1, [pc, #232]	; (800e104 <Change_Gain+0x2dc>)
 800e01a:	4837      	ldr	r0, [pc, #220]	; (800e0f8 <Change_Gain+0x2d0>)
 800e01c:	f004 fe42 	bl	8012ca4 <iscanf>
 800e020:	e7c0      	b.n	800dfa4 <Change_Gain+0x17c>
		}

	}
	printf("\r\n\r\n");
 800e022:	4839      	ldr	r0, [pc, #228]	; (800e108 <Change_Gain+0x2e0>)
 800e024:	f004 fd90 	bl	8012b48 <puts>

	//

	//ROM
	//work_ram[5120] ()5200
	Flash_clear_sector9();
 800e028:	f7ff fb44 	bl	800d6b4 <Flash_clear_sector9>
	//printf("\r\n\r\n");
	Copy_Gain();
 800e02c:	f7ff fde4 	bl	800dbf8 <Copy_Gain>
	//printf("\r\n\r\n");

	ChangeLED(7);
 800e030:	2007      	movs	r0, #7
 800e032:	f7ff fc69 	bl	800d908 <ChangeLED>
	HAL_Delay(200);
 800e036:	20c8      	movs	r0, #200	; 0xc8
 800e038:	f000 fa46 	bl	800e4c8 <HAL_Delay>
	ChangeLED(0);
 800e03c:	2000      	movs	r0, #0
 800e03e:	f7ff fc63 	bl	800d908 <ChangeLED>
	HAL_TIM_Base_Start_IT(&htim8);
	Motor_PWM_Start();
	Emitter_ON();
	ADC_Start();
#endif
}
 800e042:	b007      	add	sp, #28
 800e044:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				printf("\r\n");
 800e048:	4830      	ldr	r0, [pc, #192]	; (800e10c <Change_Gain+0x2e4>)
 800e04a:	f004 fd7d 	bl	8012b48 <puts>
				break;
 800e04e:	e7a9      	b.n	800dfa4 <Change_Gain+0x17c>
					scanf("%f",&Pid[D_WALL_PID].KD);
 800e050:	492f      	ldr	r1, [pc, #188]	; (800e110 <Change_Gain+0x2e8>)
 800e052:	4829      	ldr	r0, [pc, #164]	; (800e0f8 <Change_Gain+0x2d0>)
 800e054:	f004 fe26 	bl	8012ca4 <iscanf>
 800e058:	e7a4      	b.n	800dfa4 <Change_Gain+0x17c>
					scanf("%f",&Pid[L_VELO_PID].KP);
 800e05a:	492e      	ldr	r1, [pc, #184]	; (800e114 <Change_Gain+0x2ec>)
 800e05c:	4826      	ldr	r0, [pc, #152]	; (800e0f8 <Change_Gain+0x2d0>)
 800e05e:	f004 fe21 	bl	8012ca4 <iscanf>
 800e062:	e79f      	b.n	800dfa4 <Change_Gain+0x17c>
					scanf("%f",&Pid[A_VELO_PID].KP);
 800e064:	4917      	ldr	r1, [pc, #92]	; (800e0c4 <Change_Gain+0x29c>)
 800e066:	4824      	ldr	r0, [pc, #144]	; (800e0f8 <Change_Gain+0x2d0>)
 800e068:	f004 fe1c 	bl	8012ca4 <iscanf>
 800e06c:	e79a      	b.n	800dfa4 <Change_Gain+0x17c>
					scanf("%f",&Pid[D_WALL_PID].KP);
 800e06e:	492a      	ldr	r1, [pc, #168]	; (800e118 <Change_Gain+0x2f0>)
 800e070:	4821      	ldr	r0, [pc, #132]	; (800e0f8 <Change_Gain+0x2d0>)
 800e072:	f004 fe17 	bl	8012ca4 <iscanf>
 800e076:	e795      	b.n	800dfa4 <Change_Gain+0x17c>
					scanf("%f",&Pid[R_WALL_PID].KP);
 800e078:	4928      	ldr	r1, [pc, #160]	; (800e11c <Change_Gain+0x2f4>)
 800e07a:	481f      	ldr	r0, [pc, #124]	; (800e0f8 <Change_Gain+0x2d0>)
 800e07c:	f004 fe12 	bl	8012ca4 <iscanf>
 800e080:	e790      	b.n	800dfa4 <Change_Gain+0x17c>
					scanf("%f",&Pid[L_WALL_PID].KP);
 800e082:	4927      	ldr	r1, [pc, #156]	; (800e120 <Change_Gain+0x2f8>)
 800e084:	481c      	ldr	r0, [pc, #112]	; (800e0f8 <Change_Gain+0x2d0>)
 800e086:	f004 fe0d 	bl	8012ca4 <iscanf>
 800e08a:	e78b      	b.n	800dfa4 <Change_Gain+0x17c>
					scanf("%f",&Pid[L_VELO_PID].KI);
 800e08c:	4925      	ldr	r1, [pc, #148]	; (800e124 <Change_Gain+0x2fc>)
 800e08e:	481a      	ldr	r0, [pc, #104]	; (800e0f8 <Change_Gain+0x2d0>)
 800e090:	f004 fe08 	bl	8012ca4 <iscanf>
 800e094:	e786      	b.n	800dfa4 <Change_Gain+0x17c>
					scanf("%f",&Pid[A_VELO_PID].KI);
 800e096:	4924      	ldr	r1, [pc, #144]	; (800e128 <Change_Gain+0x300>)
 800e098:	4817      	ldr	r0, [pc, #92]	; (800e0f8 <Change_Gain+0x2d0>)
 800e09a:	f004 fe03 	bl	8012ca4 <iscanf>
 800e09e:	e781      	b.n	800dfa4 <Change_Gain+0x17c>
					scanf("%f",&Pid[D_WALL_PID].KI);
 800e0a0:	4922      	ldr	r1, [pc, #136]	; (800e12c <Change_Gain+0x304>)
 800e0a2:	4815      	ldr	r0, [pc, #84]	; (800e0f8 <Change_Gain+0x2d0>)
 800e0a4:	f004 fdfe 	bl	8012ca4 <iscanf>
 800e0a8:	e77c      	b.n	800dfa4 <Change_Gain+0x17c>
					scanf("%f",&Pid[R_WALL_PID].KI);
 800e0aa:	4921      	ldr	r1, [pc, #132]	; (800e130 <Change_Gain+0x308>)
 800e0ac:	4812      	ldr	r0, [pc, #72]	; (800e0f8 <Change_Gain+0x2d0>)
 800e0ae:	f004 fdf9 	bl	8012ca4 <iscanf>
 800e0b2:	e777      	b.n	800dfa4 <Change_Gain+0x17c>
					scanf("%f",&Pid[L_WALL_PID].KI);
 800e0b4:	491f      	ldr	r1, [pc, #124]	; (800e134 <Change_Gain+0x30c>)
 800e0b6:	4810      	ldr	r0, [pc, #64]	; (800e0f8 <Change_Gain+0x2d0>)
 800e0b8:	f004 fdf4 	bl	8012ca4 <iscanf>
 800e0bc:	e772      	b.n	800dfa4 <Change_Gain+0x17c>
 800e0be:	bf00      	nop
 800e0c0:	20001134 	.word	0x20001134
 800e0c4:	20000324 	.word	0x20000324
 800e0c8:	080163a8 	.word	0x080163a8
 800e0cc:	20000eec 	.word	0x20000eec
 800e0d0:	080163e4 	.word	0x080163e4
 800e0d4:	08016400 	.word	0x08016400
 800e0d8:	0801641c 	.word	0x0801641c
 800e0dc:	08016438 	.word	0x08016438
 800e0e0:	08016450 	.word	0x08016450
 800e0e4:	08016454 	.word	0x08016454
 800e0e8:	08016468 	.word	0x08016468
 800e0ec:	0801648c 	.word	0x0801648c
 800e0f0:	080164c0 	.word	0x080164c0
 800e0f4:	200003b0 	.word	0x200003b0
 800e0f8:	080164a0 	.word	0x080164a0
 800e0fc:	20000384 	.word	0x20000384
 800e100:	2000032c 	.word	0x2000032c
 800e104:	200003dc 	.word	0x200003dc
 800e108:	080164b8 	.word	0x080164b8
 800e10c:	080164a4 	.word	0x080164a4
 800e110:	20000358 	.word	0x20000358
 800e114:	200003d4 	.word	0x200003d4
 800e118:	20000350 	.word	0x20000350
 800e11c:	200003a8 	.word	0x200003a8
 800e120:	2000037c 	.word	0x2000037c
 800e124:	200003d8 	.word	0x200003d8
 800e128:	20000328 	.word	0x20000328
 800e12c:	20000354 	.word	0x20000354
 800e130:	200003ac 	.word	0x200003ac
 800e134:	20000380 	.word	0x20000380
 800e138:	08016390 	.word	0x08016390
 800e13c:	080163c8 	.word	0x080163c8

0800e140 <PIDSetGain>:
//		//PidFlag[i] = 0;
//	}
//}
void PIDSetGain(int n, float kp, float ki, float kd)	//
{
	Pid[n].KP = kp;
 800e140:	4a05      	ldr	r2, [pc, #20]	; (800e158 <PIDSetGain+0x18>)
 800e142:	232c      	movs	r3, #44	; 0x2c
 800e144:	fb03 2000 	mla	r0, r3, r0, r2
 800e148:	ed80 0a00 	vstr	s0, [r0]
	Pid[n].KI = ki;
 800e14c:	edc0 0a01 	vstr	s1, [r0, #4]
	Pid[n].KD = kd;
 800e150:	ed80 1a02 	vstr	s2, [r0, #8]

}
 800e154:	4770      	bx	lr
 800e156:	bf00      	nop
 800e158:	20000324 	.word	0x20000324

0800e15c <PIDChangeFlag>:
//	elast[n] = 0;
//}

void PIDChangeFlag(int n, int on_or_off)
{
	Pid[n].flag = on_or_off;
 800e15c:	4a02      	ldr	r2, [pc, #8]	; (800e168 <PIDChangeFlag+0xc>)
 800e15e:	232c      	movs	r3, #44	; 0x2c
 800e160:	fb03 2000 	mla	r0, r3, r0, r2
 800e164:	6281      	str	r1, [r0, #40]	; 0x28
}
 800e166:	4770      	bx	lr
 800e168:	20000324 	.word	0x20000324

0800e16c <PIDReset>:
	return Pid[n].flag;
}
void PIDReset(int n)
{
	//
	Pid[n].e = 0;
 800e16c:	4905      	ldr	r1, [pc, #20]	; (800e184 <PIDReset+0x18>)
 800e16e:	232c      	movs	r3, #44	; 0x2c
 800e170:	fb03 1000 	mla	r0, r3, r0, r1
 800e174:	2200      	movs	r2, #0
	Pid[n].ei = 0;
	Pid[n].ed = 0;
	Pid[n].elast = 0;
	Pid[n].out = 0;
 800e176:	2300      	movs	r3, #0
 800e178:	6243      	str	r3, [r0, #36]	; 0x24
	Pid[n].e = 0;
 800e17a:	60c2      	str	r2, [r0, #12]
	Pid[n].ei = 0;
 800e17c:	6102      	str	r2, [r0, #16]
	Pid[n].ed = 0;
 800e17e:	6142      	str	r2, [r0, #20]
	Pid[n].elast = 0;
 800e180:	6182      	str	r2, [r0, #24]
}
 800e182:	4770      	bx	lr
 800e184:	20000324 	.word	0x20000324

0800e188 <PIDControl>:
inline int PIDControl(int n, float target, float current)
{
	//PIDInput( n, target, current);
	//PIDCalculate( n, T );
	//0
	if(Pid[n].flag == 0)
 800e188:	4b21      	ldr	r3, [pc, #132]	; (800e210 <PIDControl+0x88>)
{
 800e18a:	b510      	push	{r4, lr}
	if(Pid[n].flag == 0)
 800e18c:	242c      	movs	r4, #44	; 0x2c
 800e18e:	fb04 3400 	mla	r4, r4, r0, r3
 800e192:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800e194:	b3a8      	cbz	r0, 800e202 <PIDControl+0x7a>
	else
	{
		Pid[n].target = target;
		Pid[n].current = current;

		Pid[n].e = Pid[n].target - Pid[n].current;
 800e196:	ee70 6a60 	vsub.f32	s13, s0, s1
		Pid[n].ei += Pid[n].e * pid_T;
 800e19a:	ed9f 4a1e 	vldr	s8, [pc, #120]	; 800e214 <PIDControl+0x8c>
 800e19e:	ed94 6a04 	vldr	s12, [r4, #16]
		Pid[n].ed = ( Pid[n].e - Pid[n].elast ) * pid_DT;
		Pid[n].elast = Pid[n].e;
		Pid[n].out = round(Pid[n].KP*Pid[n].e + Pid[n].KI*Pid[n].ei + Pid[n].KD*Pid[n].ed);
 800e1a2:	ed94 7a01 	vldr	s14, [r4, #4]
 800e1a6:	ed94 5a00 	vldr	s10, [r4]
		Pid[n].ed = ( Pid[n].e - Pid[n].elast ) * pid_DT;
 800e1aa:	edd4 7a06 	vldr	s15, [r4, #24]
 800e1ae:	eddf 4a1a 	vldr	s9, [pc, #104]	; 800e218 <PIDControl+0x90>
		Pid[n].out = round(Pid[n].KP*Pid[n].e + Pid[n].KI*Pid[n].ei + Pid[n].KD*Pid[n].ed);
 800e1b2:	edd4 5a02 	vldr	s11, [r4, #8]
		Pid[n].e = Pid[n].target - Pid[n].current;
 800e1b6:	edc4 6a03 	vstr	s13, [r4, #12]
		Pid[n].ei += Pid[n].e * pid_T;
 800e1ba:	eea6 6a84 	vfma.f32	s12, s13, s8
		Pid[n].ed = ( Pid[n].e - Pid[n].elast ) * pid_DT;
 800e1be:	ee76 7ae7 	vsub.f32	s15, s13, s15
		Pid[n].out = round(Pid[n].KP*Pid[n].e + Pid[n].KI*Pid[n].ei + Pid[n].KD*Pid[n].ed);
 800e1c2:	ee26 7a07 	vmul.f32	s14, s12, s14
		Pid[n].ed = ( Pid[n].e - Pid[n].elast ) * pid_DT;
 800e1c6:	ee67 7aa4 	vmul.f32	s15, s15, s9
		Pid[n].out = round(Pid[n].KP*Pid[n].e + Pid[n].KI*Pid[n].ei + Pid[n].KD*Pid[n].ed);
 800e1ca:	eea6 7a85 	vfma.f32	s14, s13, s10
		Pid[n].ei += Pid[n].e * pid_T;
 800e1ce:	ed84 6a04 	vstr	s12, [r4, #16]
		Pid[n].out = round(Pid[n].KP*Pid[n].e + Pid[n].KI*Pid[n].ei + Pid[n].KD*Pid[n].ed);
 800e1d2:	eea7 7aa5 	vfma.f32	s14, s15, s11
		Pid[n].elast = Pid[n].e;
 800e1d6:	edc4 6a06 	vstr	s13, [r4, #24]
		Pid[n].ed = ( Pid[n].e - Pid[n].elast ) * pid_DT;
 800e1da:	edc4 7a05 	vstr	s15, [r4, #20]
		Pid[n].out = round(Pid[n].KP*Pid[n].e + Pid[n].KI*Pid[n].ei + Pid[n].KD*Pid[n].ed);
 800e1de:	ee17 0a10 	vmov	r0, s14
		Pid[n].target = target;
 800e1e2:	ed84 0a08 	vstr	s0, [r4, #32]
		Pid[n].current = current;
 800e1e6:	edc4 0a07 	vstr	s1, [r4, #28]
		Pid[n].out = round(Pid[n].KP*Pid[n].e + Pid[n].KI*Pid[n].ei + Pid[n].KD*Pid[n].ed);
 800e1ea:	f7fa f8e5 	bl	80083b8 <__aeabi_f2d>
 800e1ee:	ec41 0b10 	vmov	d0, r0, r1
 800e1f2:	f002 fe97 	bl	8010f24 <round>
 800e1f6:	ec51 0b10 	vmov	r0, r1, d0
 800e1fa:	f7fa fbe5 	bl	80089c8 <__aeabi_d2iz>
 800e1fe:	6260      	str	r0, [r4, #36]	; 0x24
		return Pid[n].out;
	}
	//*output = Pid[n].out;
	//PIDOutput( n, output );

}
 800e200:	bd10      	pop	{r4, pc}
		Pid[n].e = 0.0f;
 800e202:	2300      	movs	r3, #0
		Pid[n].out = 0;
 800e204:	6260      	str	r0, [r4, #36]	; 0x24
		Pid[n].e = 0.0f;
 800e206:	60e3      	str	r3, [r4, #12]
		Pid[n].ei = 0.0f;
 800e208:	6123      	str	r3, [r4, #16]
		Pid[n].ed = 0.0f;
 800e20a:	6163      	str	r3, [r4, #20]
		Pid[n].elast = 0.0f;
 800e20c:	61a3      	str	r3, [r4, #24]
}
 800e20e:	bd10      	pop	{r4, pc}
 800e210:	20000324 	.word	0x20000324
 800e214:	3a83126f 	.word	0x3a83126f
 800e218:	4479ffff 	.word	0x4479ffff

0800e21c <HAL_GPIO_EXTI_Callback>:
#include <stdio.h>
#include <math.h>
//
int gpio_callback_count=0;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
	if(GPIO_Pin == GPIO_PIN_12)
 800e21c:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800e220:	d106      	bne.n	800e230 <HAL_GPIO_EXTI_Callback+0x14>
	{
	  gpio_callback_count++;
 800e222:	4a04      	ldr	r2, [pc, #16]	; (800e234 <HAL_GPIO_EXTI_Callback+0x18>)
 800e224:	6813      	ldr	r3, [r2, #0]
 800e226:	3301      	adds	r3, #1
	  //ChangeLED(gpio_callback_count);

	  if(gpio_callback_count > 1) gpio_callback_count=0;
 800e228:	2b01      	cmp	r3, #1
 800e22a:	bfc8      	it	gt
 800e22c:	2300      	movgt	r3, #0
 800e22e:	6013      	str	r3, [r2, #0]
	}
}
 800e230:	4770      	bx	lr
 800e232:	bf00      	nop
 800e234:	200004dc 	.word	0x200004dc

0800e238 <Signal>:
//while
//float Photo[4];

//led_driver
void Signal(int8_t mode)
{
 800e238:	b538      	push	{r3, r4, r5, lr}
 800e23a:	4605      	mov	r5, r0
 800e23c:	2405      	movs	r4, #5
	for(int i=0; i < 5; i++)
	{
		ChangeLED(mode);
 800e23e:	4628      	mov	r0, r5
 800e240:	f7ff fb62 	bl	800d908 <ChangeLED>
		HAL_Delay(100);
 800e244:	2064      	movs	r0, #100	; 0x64
 800e246:	f000 f93f 	bl	800e4c8 <HAL_Delay>
		ChangeLED(0);
 800e24a:	2000      	movs	r0, #0
 800e24c:	f7ff fb5c 	bl	800d908 <ChangeLED>
		HAL_Delay(100);
 800e250:	2064      	movs	r0, #100	; 0x64
 800e252:	f000 f939 	bl	800e4c8 <HAL_Delay>
	for(int i=0; i < 5; i++)
 800e256:	3c01      	subs	r4, #1
 800e258:	d1f1      	bne.n	800e23e <Signal+0x6>
	}
}
 800e25a:	bd38      	pop	{r3, r4, r5, pc}

0800e25c <BatteryCheck>:

//battery_adc
void BatteryCheck(int adc_data)
{
 800e25c:	b510      	push	{r4, lr}

	//
	float battery_voltage;//adc1[2] 
	battery_voltage = ADCToBatteryVoltage( adc_data, V_SPLIT_NUM, PIN_V_MAX ,ADC_RESOLUTION );
 800e25e:	ed9f 1a12 	vldr	s2, [pc, #72]	; 800e2a8 <BatteryCheck+0x4c>
 800e262:	eddf 0a12 	vldr	s1, [pc, #72]	; 800e2ac <BatteryCheck+0x50>
{
 800e266:	ed2d 8b02 	vpush	{d8}
	battery_voltage = ADCToBatteryVoltage( adc_data, V_SPLIT_NUM, PIN_V_MAX ,ADC_RESOLUTION );
 800e26a:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 800e26e:	f7ff fc71 	bl	800db54 <ADCToBatteryVoltage>

	int led_pattern_num = IntegerPower(2, LED_NUM); //led
 800e272:	2103      	movs	r1, #3
	battery_voltage = ADCToBatteryVoltage( adc_data, V_SPLIT_NUM, PIN_V_MAX ,ADC_RESOLUTION );
 800e274:	eeb0 8a40 	vmov.f32	s16, s0
	int led_pattern_num = IntegerPower(2, LED_NUM); //led
 800e278:	2002      	movs	r0, #2
 800e27a:	f7ff fc77 	bl	800db6c <IntegerPower>

	int battery_level = GetBatteryLevel( battery_voltage, BATTERY_MIN, BATTERY_MAX, led_pattern_num);
 800e27e:	eeb0 0a48 	vmov.f32	s0, s16
 800e282:	ed9f 1a0b 	vldr	s2, [pc, #44]	; 800e2b0 <BatteryCheck+0x54>
 800e286:	eddf 0a0b 	vldr	s1, [pc, #44]	; 800e2b4 <BatteryCheck+0x58>
 800e28a:	f7ff fc7d 	bl	800db88 <GetBatteryLevel>
 800e28e:	4604      	mov	r4, r0

	printf("%d\r\n", battery_level);
 800e290:	4601      	mov	r1, r0
 800e292:	4809      	ldr	r0, [pc, #36]	; (800e2b8 <BatteryCheck+0x5c>)
 800e294:	f004 fbd0 	bl	8012a38 <iprintf>
	Signal( battery_level );
}
 800e298:	ecbd 8b02 	vpop	{d8}
	Signal( battery_level );
 800e29c:	b260      	sxtb	r0, r4
}
 800e29e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	Signal( battery_level );
 800e2a2:	f7ff bfc9 	b.w	800e238 <Signal>
 800e2a6:	bf00      	nop
 800e2a8:	45800000 	.word	0x45800000
 800e2ac:	40533333 	.word	0x40533333
 800e2b0:	41066666 	.word	0x41066666
 800e2b4:	40e66666 	.word	0x40e66666
 800e2b8:	080164d8 	.word	0x080164d8

0800e2bc <PhotoSwitch>:

//
//enc, emitter,receiver
//
void PhotoSwitch()
{
 800e2bc:	b538      	push	{r3, r4, r5, lr}
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) adc2, 2);
 800e2be:	4c10      	ldr	r4, [pc, #64]	; (800e300 <PhotoSwitch+0x44>)
 800e2c0:	4810      	ldr	r0, [pc, #64]	; (800e304 <PhotoSwitch+0x48>)
 800e2c2:	4621      	mov	r1, r4
 800e2c4:	2202      	movs	r2, #2
 800e2c6:	f000 f9c3 	bl	800e650 <HAL_ADC_Start_DMA>
	//tim8duty
	HAL_TIMEx_OCN_Start_IT(&htim8, TIM_CHANNEL_1);
 800e2ca:	2100      	movs	r1, #0
 800e2cc:	480e      	ldr	r0, [pc, #56]	; (800e308 <PhotoSwitch+0x4c>)
 800e2ce:	f002 fb9d 	bl	8010a0c <HAL_TIMEx_OCN_Start_IT>

	while(adc2[1] < 200)
 800e2d2:	6861      	ldr	r1, [r4, #4]
 800e2d4:	29c7      	cmp	r1, #199	; 0xc7
 800e2d6:	d806      	bhi.n	800e2e6 <PhotoSwitch+0x2a>
	{
		printf("adc2[1] : %lu\r\n", adc2[1]);
 800e2d8:	4d0c      	ldr	r5, [pc, #48]	; (800e30c <PhotoSwitch+0x50>)
 800e2da:	4628      	mov	r0, r5
 800e2dc:	f004 fbac 	bl	8012a38 <iprintf>
	while(adc2[1] < 200)
 800e2e0:	6861      	ldr	r1, [r4, #4]
 800e2e2:	29c7      	cmp	r1, #199	; 0xc7
 800e2e4:	d9f9      	bls.n	800e2da <PhotoSwitch+0x1e>

	}
	HAL_ADC_Stop_DMA(&hadc2);
 800e2e6:	4807      	ldr	r0, [pc, #28]	; (800e304 <PhotoSwitch+0x48>)
 800e2e8:	f000 fa54 	bl	800e794 <HAL_ADC_Stop_DMA>
	HAL_TIMEx_OCN_Stop_IT(&htim8, TIM_CHANNEL_1);
 800e2ec:	2100      	movs	r1, #0
 800e2ee:	4806      	ldr	r0, [pc, #24]	; (800e308 <PhotoSwitch+0x4c>)
 800e2f0:	f002 fbc0 	bl	8010a74 <HAL_TIMEx_OCN_Stop_IT>
	Signal( 7 );
 800e2f4:	2007      	movs	r0, #7
}
 800e2f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	Signal( 7 );
 800e2fa:	f7ff bf9d 	b.w	800e238 <Signal>
 800e2fe:	bf00      	nop
 800e300:	200002d4 	.word	0x200002d4
 800e304:	20000f6c 	.word	0x20000f6c
 800e308:	20000eec 	.word	0x20000eec
 800e30c:	08016504 	.word	0x08016504

0800e310 <ModeSelect>:

void ModeSelect(int8_t min, int8_t max, int8_t *pMode)
{
 800e310:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e314:	4606      	mov	r6, r0
 800e316:	ed2d 8b04 	vpush	{d8-d9}
 800e31a:	460f      	mov	r7, r1
	//
	//0-7
	//

	//
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_1);
 800e31c:	4828      	ldr	r0, [pc, #160]	; (800e3c0 <ModeSelect+0xb0>)
	*pMode=min;

	//adc

	TIM3->CNT = INITIAL_PULSE;
	gpio_callback_count = 0;
 800e31e:	4c29      	ldr	r4, [pc, #164]	; (800e3c4 <ModeSelect+0xb4>)
	{
		//printf("Photo[FR] : %f, ENC3 : %d\r\n", Photo[FR], ENC3_LEFT);
		//
		  ENC3_LEFT = TIM3 -> CNT;	//

		  if(INITIAL_PULSE + (ENCODER_PULSE * REDUCATION_RATIO) /4 <= ENC3_LEFT )
 800e320:	ed9f 9a29 	vldr	s18, [pc, #164]	; 800e3c8 <ModeSelect+0xb8>
		  	  }
		  	  ChangeLED(*pMode);
		  	  TIM3->CNT = INITIAL_PULSE;

		  }
		  if(INITIAL_PULSE - (ENCODER_PULSE * REDUCATION_RATIO) /4 >= ENC3_LEFT)
 800e324:	eddf 8a29 	vldr	s17, [pc, #164]	; 800e3cc <ModeSelect+0xbc>
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_1);
 800e328:	2100      	movs	r1, #0
{
 800e32a:	4690      	mov	r8, r2
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_1);
 800e32c:	f001 ffd2 	bl	80102d4 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_2);
 800e330:	2104      	movs	r1, #4
 800e332:	4823      	ldr	r0, [pc, #140]	; (800e3c0 <ModeSelect+0xb0>)
 800e334:	f001 ffce 	bl	80102d4 <HAL_TIM_Encoder_Start>
	TIM3->CNT = INITIAL_PULSE;
 800e338:	4a25      	ldr	r2, [pc, #148]	; (800e3d0 <ModeSelect+0xc0>)
	*pMode=min;
 800e33a:	f888 6000 	strb.w	r6, [r8]
	TIM3->CNT = INITIAL_PULSE;
 800e33e:	f247 552f 	movw	r5, #29999	; 0x752f
	gpio_callback_count = 0;
 800e342:	2300      	movs	r3, #0
	TIM3->CNT = INITIAL_PULSE;
 800e344:	6255      	str	r5, [r2, #36]	; 0x24
		  ENC3_LEFT = TIM3 -> CNT;	//
 800e346:	4691      	mov	r9, r2
	gpio_callback_count = 0;
 800e348:	6023      	str	r3, [r4, #0]
	while(gpio_callback_count == 0/**/) //
 800e34a:	b9eb      	cbnz	r3, 800e388 <ModeSelect+0x78>
		  ENC3_LEFT = TIM3 -> CNT;	//
 800e34c:	ed99 8a09 	vldr	s16, [r9, #36]	; 0x24
		  if(INITIAL_PULSE + (ENCODER_PULSE * REDUCATION_RATIO) /4 <= ENC3_LEFT )
 800e350:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
 800e354:	eeb4 8ac9 	vcmpe.f32	s16, s18
 800e358:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e35c:	db0c      	blt.n	800e378 <ModeSelect+0x68>
		  	  *pMode += 1;
 800e35e:	f898 0000 	ldrb.w	r0, [r8]
 800e362:	3001      	adds	r0, #1
 800e364:	b240      	sxtb	r0, r0
		  		  *pMode = min;
 800e366:	42b8      	cmp	r0, r7
 800e368:	bfc8      	it	gt
 800e36a:	4630      	movgt	r0, r6
 800e36c:	f888 0000 	strb.w	r0, [r8]
		  	  ChangeLED(*pMode);
 800e370:	f7ff faca 	bl	800d908 <ChangeLED>
		  	  TIM3->CNT = INITIAL_PULSE;
 800e374:	f8c9 5024 	str.w	r5, [r9, #36]	; 0x24
		  if(INITIAL_PULSE - (ENCODER_PULSE * REDUCATION_RATIO) /4 >= ENC3_LEFT)
 800e378:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800e37c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e380:	d910      	bls.n	800e3a4 <ModeSelect+0x94>
 800e382:	6823      	ldr	r3, [r4, #0]
	while(gpio_callback_count == 0/**/) //
 800e384:	2b00      	cmp	r3, #0
 800e386:	d0e1      	beq.n	800e34c <ModeSelect+0x3c>
		  	  }
		  	  ChangeLED(*pMode);
		  	  TIM3->CNT = INITIAL_PULSE;
		  }
	}
	gpio_callback_count = 0;
 800e388:	2300      	movs	r3, #0
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_1);
 800e38a:	4619      	mov	r1, r3
 800e38c:	480c      	ldr	r0, [pc, #48]	; (800e3c0 <ModeSelect+0xb0>)
	gpio_callback_count = 0;
 800e38e:	6023      	str	r3, [r4, #0]
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_1);
 800e390:	f001 ffc4 	bl	801031c <HAL_TIM_Encoder_Stop>
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_2);
}
 800e394:	ecbd 8b04 	vpop	{d8-d9}
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_2);
 800e398:	2104      	movs	r1, #4
 800e39a:	4809      	ldr	r0, [pc, #36]	; (800e3c0 <ModeSelect+0xb0>)
}
 800e39c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_2);
 800e3a0:	f001 bfbc 	b.w	801031c <HAL_TIM_Encoder_Stop>
		  	  *pMode -= 1;
 800e3a4:	f898 0000 	ldrb.w	r0, [r8]
 800e3a8:	3801      	subs	r0, #1
 800e3aa:	b240      	sxtb	r0, r0
 800e3ac:	42b0      	cmp	r0, r6
 800e3ae:	bfb8      	it	lt
 800e3b0:	4638      	movlt	r0, r7
 800e3b2:	f888 0000 	strb.w	r0, [r8]
		  	  ChangeLED(*pMode);
 800e3b6:	f7ff faa7 	bl	800d908 <ChangeLED>
		  	  TIM3->CNT = INITIAL_PULSE;
 800e3ba:	f8c9 5024 	str.w	r5, [r9, #36]	; 0x24
 800e3be:	e7e0      	b.n	800e382 <ModeSelect+0x72>
 800e3c0:	20000fb4 	.word	0x20000fb4
 800e3c4:	200004dc 	.word	0x200004dc
 800e3c8:	47352f00 	.word	0x47352f00
 800e3cc:	4654bc00 	.word	0x4654bc00
 800e3d0:	40000400 	.word	0x40000400

0800e3d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800e3d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800e40c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800e3d8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800e3da:	e003      	b.n	800e3e4 <LoopCopyDataInit>

0800e3dc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800e3dc:	4b0c      	ldr	r3, [pc, #48]	; (800e410 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800e3de:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800e3e0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800e3e2:	3104      	adds	r1, #4

0800e3e4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800e3e4:	480b      	ldr	r0, [pc, #44]	; (800e414 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800e3e6:	4b0c      	ldr	r3, [pc, #48]	; (800e418 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800e3e8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800e3ea:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800e3ec:	d3f6      	bcc.n	800e3dc <CopyDataInit>
  ldr  r2, =_sbss
 800e3ee:	4a0b      	ldr	r2, [pc, #44]	; (800e41c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800e3f0:	e002      	b.n	800e3f8 <LoopFillZerobss>

0800e3f2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800e3f2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800e3f4:	f842 3b04 	str.w	r3, [r2], #4

0800e3f8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800e3f8:	4b09      	ldr	r3, [pc, #36]	; (800e420 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800e3fa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800e3fc:	d3f9      	bcc.n	800e3f2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800e3fe:	f7fe fe37 	bl	800d070 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800e402:	f002 ff87 	bl	8011314 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800e406:	f7fe f9bd 	bl	800c784 <main>
  bx  lr    
 800e40a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800e40c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800e410:	08016860 	.word	0x08016860
  ldr  r0, =_sdata
 800e414:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800e418:	20000204 	.word	0x20000204
  ldr  r2, =_sbss
 800e41c:	20000204 	.word	0x20000204
  ldr  r3, = _ebss
 800e420:	200011fc 	.word	0x200011fc

0800e424 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800e424:	e7fe      	b.n	800e424 <ADC_IRQHandler>
	...

0800e428 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800e428:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800e42a:	4a0e      	ldr	r2, [pc, #56]	; (800e464 <HAL_InitTick+0x3c>)
 800e42c:	4b0e      	ldr	r3, [pc, #56]	; (800e468 <HAL_InitTick+0x40>)
 800e42e:	7812      	ldrb	r2, [r2, #0]
 800e430:	681b      	ldr	r3, [r3, #0]
{
 800e432:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800e434:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800e438:	fbb0 f0f2 	udiv	r0, r0, r2
 800e43c:	fbb3 f0f0 	udiv	r0, r3, r0
 800e440:	f000 fb24 	bl	800ea8c <HAL_SYSTICK_Config>
 800e444:	b908      	cbnz	r0, 800e44a <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800e446:	2d0f      	cmp	r5, #15
 800e448:	d901      	bls.n	800e44e <HAL_InitTick+0x26>
    return HAL_ERROR;
 800e44a:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800e44c:	bd38      	pop	{r3, r4, r5, pc}
 800e44e:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800e450:	4602      	mov	r2, r0
 800e452:	4629      	mov	r1, r5
 800e454:	f04f 30ff 	mov.w	r0, #4294967295
 800e458:	f000 fad4 	bl	800ea04 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800e45c:	4b03      	ldr	r3, [pc, #12]	; (800e46c <HAL_InitTick+0x44>)
 800e45e:	4620      	mov	r0, r4
 800e460:	601d      	str	r5, [r3, #0]
}
 800e462:	bd38      	pop	{r3, r4, r5, pc}
 800e464:	2000002c 	.word	0x2000002c
 800e468:	20000024 	.word	0x20000024
 800e46c:	20000030 	.word	0x20000030

0800e470 <HAL_Init>:
{
 800e470:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800e472:	4b0b      	ldr	r3, [pc, #44]	; (800e4a0 <HAL_Init+0x30>)
 800e474:	681a      	ldr	r2, [r3, #0]
 800e476:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e47a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800e47c:	681a      	ldr	r2, [r3, #0]
 800e47e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800e482:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800e484:	681a      	ldr	r2, [r3, #0]
 800e486:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e48a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800e48c:	2003      	movs	r0, #3
 800e48e:	f000 faa7 	bl	800e9e0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800e492:	2000      	movs	r0, #0
 800e494:	f7ff ffc8 	bl	800e428 <HAL_InitTick>
  HAL_MspInit();
 800e498:	f7fe fb56 	bl	800cb48 <HAL_MspInit>
}
 800e49c:	2000      	movs	r0, #0
 800e49e:	bd08      	pop	{r3, pc}
 800e4a0:	40023c00 	.word	0x40023c00

0800e4a4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800e4a4:	4a03      	ldr	r2, [pc, #12]	; (800e4b4 <HAL_IncTick+0x10>)
 800e4a6:	4b04      	ldr	r3, [pc, #16]	; (800e4b8 <HAL_IncTick+0x14>)
 800e4a8:	6811      	ldr	r1, [r2, #0]
 800e4aa:	781b      	ldrb	r3, [r3, #0]
 800e4ac:	440b      	add	r3, r1
 800e4ae:	6013      	str	r3, [r2, #0]
}
 800e4b0:	4770      	bx	lr
 800e4b2:	bf00      	nop
 800e4b4:	200011d4 	.word	0x200011d4
 800e4b8:	2000002c 	.word	0x2000002c

0800e4bc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800e4bc:	4b01      	ldr	r3, [pc, #4]	; (800e4c4 <HAL_GetTick+0x8>)
 800e4be:	6818      	ldr	r0, [r3, #0]
}
 800e4c0:	4770      	bx	lr
 800e4c2:	bf00      	nop
 800e4c4:	200011d4 	.word	0x200011d4

0800e4c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800e4c8:	b538      	push	{r3, r4, r5, lr}
 800e4ca:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800e4cc:	f7ff fff6 	bl	800e4bc <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800e4d0:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 800e4d2:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 800e4d4:	d002      	beq.n	800e4dc <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800e4d6:	4b04      	ldr	r3, [pc, #16]	; (800e4e8 <HAL_Delay+0x20>)
 800e4d8:	781b      	ldrb	r3, [r3, #0]
 800e4da:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800e4dc:	f7ff ffee 	bl	800e4bc <HAL_GetTick>
 800e4e0:	1b40      	subs	r0, r0, r5
 800e4e2:	42a0      	cmp	r0, r4
 800e4e4:	d3fa      	bcc.n	800e4dc <HAL_Delay+0x14>
  {
  }
}
 800e4e6:	bd38      	pop	{r3, r4, r5, pc}
 800e4e8:	2000002c 	.word	0x2000002c

0800e4ec <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 800e4ec:	2800      	cmp	r0, #0
 800e4ee:	f000 8091 	beq.w	800e614 <HAL_ADC_Init+0x128>
{
 800e4f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800e4f4:	6c05      	ldr	r5, [r0, #64]	; 0x40
 800e4f6:	4604      	mov	r4, r0
 800e4f8:	2d00      	cmp	r5, #0
 800e4fa:	f000 8081 	beq.w	800e600 <HAL_ADC_Init+0x114>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800e4fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e500:	06db      	lsls	r3, r3, #27
 800e502:	d504      	bpl.n	800e50e <HAL_ADC_Init+0x22>
  {
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800e504:	2300      	movs	r3, #0
    tmp_hal_status = HAL_ERROR;
 800e506:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 800e508:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
}
 800e50c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ADC_STATE_CLR_SET(hadc->State,
 800e50e:	6c22      	ldr	r2, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800e510:	494d      	ldr	r1, [pc, #308]	; (800e648 <HAL_ADC_Init+0x15c>)
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800e512:	6823      	ldr	r3, [r4, #0]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800e514:	4d4d      	ldr	r5, [pc, #308]	; (800e64c <HAL_ADC_Init+0x160>)
    ADC_STATE_CLR_SET(hadc->State,
 800e516:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 800e51a:	f022 0202 	bic.w	r2, r2, #2
 800e51e:	f042 0202 	orr.w	r2, r2, #2
 800e522:	6422      	str	r2, [r4, #64]	; 0x40
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800e524:	684a      	ldr	r2, [r1, #4]
 800e526:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800e52a:	604a      	str	r2, [r1, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800e52c:	684a      	ldr	r2, [r1, #4]
 800e52e:	6860      	ldr	r0, [r4, #4]
 800e530:	4302      	orrs	r2, r0
 800e532:	604a      	str	r2, [r1, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800e534:	6858      	ldr	r0, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800e536:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800e538:	68a7      	ldr	r7, [r4, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800e53a:	68e6      	ldr	r6, [r4, #12]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800e53c:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 800e540:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800e542:	685a      	ldr	r2, [r3, #4]
 800e544:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800e548:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800e54a:	6858      	ldr	r0, [r3, #4]
 800e54c:	f020 7040 	bic.w	r0, r0, #50331648	; 0x3000000
 800e550:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800e552:	6859      	ldr	r1, [r3, #4]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800e554:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800e556:	4339      	orrs	r1, r7
 800e558:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800e55a:	6899      	ldr	r1, [r3, #8]
 800e55c:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 800e560:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800e562:	689a      	ldr	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800e564:	42a8      	cmp	r0, r5
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800e566:	ea42 0206 	orr.w	r2, r2, r6
 800e56a:	609a      	str	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800e56c:	d054      	beq.n	800e618 <HAL_ADC_Init+0x12c>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800e56e:	6899      	ldr	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800e570:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800e572:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 800e576:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800e578:	689a      	ldr	r2, [r3, #8]
 800e57a:	4310      	orrs	r0, r2
 800e57c:	6098      	str	r0, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800e57e:	6899      	ldr	r1, [r3, #8]
 800e580:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 800e584:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800e586:	689a      	ldr	r2, [r3, #8]
 800e588:	432a      	orrs	r2, r5
 800e58a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800e58c:	6899      	ldr	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800e58e:	7e25      	ldrb	r5, [r4, #24]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800e590:	f894 0020 	ldrb.w	r0, [r4, #32]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800e594:	f021 0102 	bic.w	r1, r1, #2
 800e598:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800e59a:	689a      	ldr	r2, [r3, #8]
 800e59c:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
 800e5a0:	609a      	str	r2, [r3, #8]
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800e5a2:	685a      	ldr	r2, [r3, #4]
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800e5a4:	2800      	cmp	r0, #0
 800e5a6:	d140      	bne.n	800e62a <HAL_ADC_Init+0x13e>
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800e5a8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e5ac:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800e5ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800e5b0:	69e5      	ldr	r5, [r4, #28]
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800e5b2:	f894 7030 	ldrb.w	r7, [r4, #48]	; 0x30
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800e5b6:	6966      	ldr	r6, [r4, #20]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800e5b8:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800e5bc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800e5be:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800e5c0:	3d01      	subs	r5, #1
 800e5c2:	ea40 5005 	orr.w	r0, r0, r5, lsl #20
 800e5c6:	62d8      	str	r0, [r3, #44]	; 0x2c
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800e5c8:	6898      	ldr	r0, [r3, #8]
 800e5ca:	f420 7000 	bic.w	r0, r0, #512	; 0x200
 800e5ce:	6098      	str	r0, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800e5d0:	6899      	ldr	r1, [r3, #8]
 800e5d2:	ea41 2147 	orr.w	r1, r1, r7, lsl #9
 800e5d6:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800e5d8:	6899      	ldr	r1, [r3, #8]
 800e5da:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800e5de:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800e5e0:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 800e5e2:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800e5e4:	ea42 2286 	orr.w	r2, r2, r6, lsl #10
 800e5e8:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 800e5ea:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 800e5ec:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e5ee:	f023 0303 	bic.w	r3, r3, #3
 800e5f2:	f043 0301 	orr.w	r3, r3, #1
 800e5f6:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 800e5f8:	2300      	movs	r3, #0
 800e5fa:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800e5fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    HAL_ADC_MspInit(hadc);
 800e600:	f7fe fabe 	bl	800cb80 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 800e604:	6465      	str	r5, [r4, #68]	; 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800e606:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hadc->Lock = HAL_UNLOCKED;
 800e608:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800e60c:	06db      	lsls	r3, r3, #27
 800e60e:	f53f af79 	bmi.w	800e504 <HAL_ADC_Init+0x18>
 800e612:	e77c      	b.n	800e50e <HAL_ADC_Init+0x22>
    return HAL_ERROR;
 800e614:	2001      	movs	r0, #1
}
 800e616:	4770      	bx	lr
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800e618:	689a      	ldr	r2, [r3, #8]
 800e61a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800e61e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800e620:	689a      	ldr	r2, [r3, #8]
 800e622:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800e626:	609a      	str	r2, [r3, #8]
 800e628:	e7b0      	b.n	800e58c <HAL_ADC_Init+0xa0>
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800e62a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800e62e:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800e630:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800e632:	685a      	ldr	r2, [r3, #4]
 800e634:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800e638:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800e63a:	685a      	ldr	r2, [r3, #4]
 800e63c:	3901      	subs	r1, #1
 800e63e:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 800e642:	605a      	str	r2, [r3, #4]
 800e644:	e7b3      	b.n	800e5ae <HAL_ADC_Init+0xc2>
 800e646:	bf00      	nop
 800e648:	40012300 	.word	0x40012300
 800e64c:	0f000001 	.word	0x0f000001

0800e650 <HAL_ADC_Start_DMA>:
{
 800e650:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 800e652:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800e656:	b083      	sub	sp, #12
  __IO uint32_t counter = 0U;
 800e658:	2400      	movs	r4, #0
  __HAL_LOCK(hadc);
 800e65a:	2b01      	cmp	r3, #1
  __IO uint32_t counter = 0U;
 800e65c:	9401      	str	r4, [sp, #4]
  __HAL_LOCK(hadc);
 800e65e:	f000 8081 	beq.w	800e764 <HAL_ADC_Start_DMA+0x114>
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800e662:	6805      	ldr	r5, [r0, #0]
 800e664:	68ab      	ldr	r3, [r5, #8]
  __HAL_LOCK(hadc);
 800e666:	2401      	movs	r4, #1
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800e668:	07df      	lsls	r7, r3, #31
  __HAL_LOCK(hadc);
 800e66a:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800e66e:	d414      	bmi.n	800e69a <HAL_ADC_Start_DMA+0x4a>
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800e670:	4b40      	ldr	r3, [pc, #256]	; (800e774 <HAL_ADC_Start_DMA+0x124>)
 800e672:	4e41      	ldr	r6, [pc, #260]	; (800e778 <HAL_ADC_Start_DMA+0x128>)
 800e674:	681c      	ldr	r4, [r3, #0]
    __HAL_ADC_ENABLE(hadc);
 800e676:	68ab      	ldr	r3, [r5, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800e678:	fba6 6404 	umull	r6, r4, r6, r4
 800e67c:	0ca4      	lsrs	r4, r4, #18
    __HAL_ADC_ENABLE(hadc);
 800e67e:	f043 0301 	orr.w	r3, r3, #1
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800e682:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    __HAL_ADC_ENABLE(hadc);
 800e686:	60ab      	str	r3, [r5, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800e688:	9401      	str	r4, [sp, #4]
    while(counter != 0U)
 800e68a:	9b01      	ldr	r3, [sp, #4]
 800e68c:	b12b      	cbz	r3, 800e69a <HAL_ADC_Start_DMA+0x4a>
      counter--;
 800e68e:	9c01      	ldr	r4, [sp, #4]
 800e690:	3c01      	subs	r4, #1
 800e692:	9401      	str	r4, [sp, #4]
    while(counter != 0U)
 800e694:	9c01      	ldr	r4, [sp, #4]
 800e696:	2c00      	cmp	r4, #0
 800e698:	d1f9      	bne.n	800e68e <HAL_ADC_Start_DMA+0x3e>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800e69a:	68ab      	ldr	r3, [r5, #8]
 800e69c:	07de      	lsls	r6, r3, #31
 800e69e:	d543      	bpl.n	800e728 <HAL_ADC_Start_DMA+0xd8>
    ADC_STATE_CLR_SET(hadc->State,
 800e6a0:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800e6a2:	f424 64e0 	bic.w	r4, r4, #1792	; 0x700
 800e6a6:	f024 0401 	bic.w	r4, r4, #1
 800e6aa:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 800e6ae:	6404      	str	r4, [r0, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800e6b0:	686b      	ldr	r3, [r5, #4]
 800e6b2:	055c      	lsls	r4, r3, #21
 800e6b4:	d505      	bpl.n	800e6c2 <HAL_ADC_Start_DMA+0x72>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800e6b6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800e6b8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800e6bc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800e6c0:	6403      	str	r3, [r0, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800e6c2:	6c03      	ldr	r3, [r0, #64]	; 0x40
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800e6c4:	4e2d      	ldr	r6, [pc, #180]	; (800e77c <HAL_ADC_Start_DMA+0x12c>)
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800e6c6:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800e6ca:	bf1c      	itt	ne
 800e6cc:	6c43      	ldrne	r3, [r0, #68]	; 0x44
 800e6ce:	f023 0306 	bicne.w	r3, r3, #6
      ADC_CLEAR_ERRORCODE(hadc);
 800e6d2:	6443      	str	r3, [r0, #68]	; 0x44
 800e6d4:	4604      	mov	r4, r0
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800e6d6:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800e6d8:	4613      	mov	r3, r2
    __HAL_UNLOCK(hadc);   
 800e6da:	2700      	movs	r7, #0
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800e6dc:	4a28      	ldr	r2, [pc, #160]	; (800e780 <HAL_ADC_Start_DMA+0x130>)
    __HAL_UNLOCK(hadc);   
 800e6de:	f884 703c 	strb.w	r7, [r4, #60]	; 0x3c
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800e6e2:	63c6      	str	r6, [r0, #60]	; 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800e6e4:	6402      	str	r2, [r0, #64]	; 0x40
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800e6e6:	4e27      	ldr	r6, [pc, #156]	; (800e784 <HAL_ADC_Start_DMA+0x134>)
 800e6e8:	64c6      	str	r6, [r0, #76]	; 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800e6ea:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800e6ee:	602a      	str	r2, [r5, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800e6f0:	686e      	ldr	r6, [r5, #4]
 800e6f2:	f046 6680 	orr.w	r6, r6, #67108864	; 0x4000000
 800e6f6:	606e      	str	r6, [r5, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800e6f8:	68ae      	ldr	r6, [r5, #8]
 800e6fa:	f446 7680 	orr.w	r6, r6, #256	; 0x100
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800e6fe:	460a      	mov	r2, r1
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800e700:	60ae      	str	r6, [r5, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800e702:	f105 014c 	add.w	r1, r5, #76	; 0x4c
 800e706:	f000 fa75 	bl	800ebf4 <HAL_DMA_Start_IT>
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800e70a:	4b1f      	ldr	r3, [pc, #124]	; (800e788 <HAL_ADC_Start_DMA+0x138>)
 800e70c:	685a      	ldr	r2, [r3, #4]
 800e70e:	06d2      	lsls	r2, r2, #27
 800e710:	d10d      	bne.n	800e72e <HAL_ADC_Start_DMA+0xde>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800e712:	6822      	ldr	r2, [r4, #0]
 800e714:	491d      	ldr	r1, [pc, #116]	; (800e78c <HAL_ADC_Start_DMA+0x13c>)
 800e716:	428a      	cmp	r2, r1
 800e718:	d01b      	beq.n	800e752 <HAL_ADC_Start_DMA+0x102>
 800e71a:	f501 7180 	add.w	r1, r1, #256	; 0x100
 800e71e:	428a      	cmp	r2, r1
 800e720:	d023      	beq.n	800e76a <HAL_ADC_Start_DMA+0x11a>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800e722:	491b      	ldr	r1, [pc, #108]	; (800e790 <HAL_ADC_Start_DMA+0x140>)
 800e724:	428a      	cmp	r2, r1
 800e726:	d00f      	beq.n	800e748 <HAL_ADC_Start_DMA+0xf8>
  return HAL_OK;
 800e728:	2000      	movs	r0, #0
}
 800e72a:	b003      	add	sp, #12
 800e72c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800e72e:	6823      	ldr	r3, [r4, #0]
 800e730:	4a16      	ldr	r2, [pc, #88]	; (800e78c <HAL_ADC_Start_DMA+0x13c>)
 800e732:	4293      	cmp	r3, r2
 800e734:	d1f8      	bne.n	800e728 <HAL_ADC_Start_DMA+0xd8>
 800e736:	6898      	ldr	r0, [r3, #8]
 800e738:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 800e73c:	d1f4      	bne.n	800e728 <HAL_ADC_Start_DMA+0xd8>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800e73e:	689a      	ldr	r2, [r3, #8]
 800e740:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800e744:	609a      	str	r2, [r3, #8]
 800e746:	e7f0      	b.n	800e72a <HAL_ADC_Start_DMA+0xda>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800e748:	685b      	ldr	r3, [r3, #4]
 800e74a:	f003 031f 	and.w	r3, r3, #31
 800e74e:	2b0f      	cmp	r3, #15
 800e750:	d8ea      	bhi.n	800e728 <HAL_ADC_Start_DMA+0xd8>
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800e752:	6890      	ldr	r0, [r2, #8]
 800e754:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 800e758:	d1e6      	bne.n	800e728 <HAL_ADC_Start_DMA+0xd8>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800e75a:	6893      	ldr	r3, [r2, #8]
 800e75c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e760:	6093      	str	r3, [r2, #8]
 800e762:	e7e2      	b.n	800e72a <HAL_ADC_Start_DMA+0xda>
  __HAL_LOCK(hadc);
 800e764:	2002      	movs	r0, #2
}
 800e766:	b003      	add	sp, #12
 800e768:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800e76a:	685b      	ldr	r3, [r3, #4]
 800e76c:	06db      	lsls	r3, r3, #27
 800e76e:	d0f0      	beq.n	800e752 <HAL_ADC_Start_DMA+0x102>
 800e770:	e7da      	b.n	800e728 <HAL_ADC_Start_DMA+0xd8>
 800e772:	bf00      	nop
 800e774:	20000024 	.word	0x20000024
 800e778:	431bde83 	.word	0x431bde83
 800e77c:	0800e825 	.word	0x0800e825
 800e780:	0800e7fd 	.word	0x0800e7fd
 800e784:	0800e80d 	.word	0x0800e80d
 800e788:	40012300 	.word	0x40012300
 800e78c:	40012000 	.word	0x40012000
 800e790:	40012200 	.word	0x40012200

0800e794 <HAL_ADC_Stop_DMA>:
  __HAL_LOCK(hadc);
 800e794:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800e798:	2b01      	cmp	r3, #1
 800e79a:	d029      	beq.n	800e7f0 <HAL_ADC_Stop_DMA+0x5c>
  __HAL_ADC_DISABLE(hadc);
 800e79c:	6803      	ldr	r3, [r0, #0]
 800e79e:	689a      	ldr	r2, [r3, #8]
  __HAL_LOCK(hadc);
 800e7a0:	2101      	movs	r1, #1
  __HAL_ADC_DISABLE(hadc);
 800e7a2:	f022 0201 	bic.w	r2, r2, #1
{
 800e7a6:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 800e7a8:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
  __HAL_ADC_DISABLE(hadc);
 800e7ac:	609a      	str	r2, [r3, #8]
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800e7ae:	689a      	ldr	r2, [r3, #8]
 800e7b0:	07d2      	lsls	r2, r2, #31
 800e7b2:	4604      	mov	r4, r0
 800e7b4:	d504      	bpl.n	800e7c0 <HAL_ADC_Stop_DMA+0x2c>
  __HAL_UNLOCK(hadc);
 800e7b6:	2300      	movs	r3, #0
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800e7b8:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 800e7ba:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800e7be:	bd10      	pop	{r4, pc}
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 800e7c0:	689a      	ldr	r2, [r3, #8]
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800e7c2:	6b80      	ldr	r0, [r0, #56]	; 0x38
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 800e7c4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800e7c8:	609a      	str	r2, [r3, #8]
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800e7ca:	f000 fa51 	bl	800ec70 <HAL_DMA_Abort>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800e7ce:	6822      	ldr	r2, [r4, #0]
 800e7d0:	6853      	ldr	r3, [r2, #4]
 800e7d2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800e7d6:	6053      	str	r3, [r2, #4]
    ADC_STATE_CLR_SET(hadc->State,
 800e7d8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e7da:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800e7de:	f023 0301 	bic.w	r3, r3, #1
 800e7e2:	f043 0301 	orr.w	r3, r3, #1
 800e7e6:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 800e7e8:	2300      	movs	r3, #0
 800e7ea:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800e7ee:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 800e7f0:	2002      	movs	r0, #2
}
 800e7f2:	4770      	bx	lr

0800e7f4 <HAL_ADC_ConvCpltCallback>:
 800e7f4:	4770      	bx	lr
 800e7f6:	bf00      	nop

0800e7f8 <HAL_ADC_ConvHalfCpltCallback>:
 800e7f8:	4770      	bx	lr
 800e7fa:	bf00      	nop

0800e7fc <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800e7fc:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800e7fe:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800e800:	f7ff fffa 	bl	800e7f8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800e804:	bd08      	pop	{r3, pc}
 800e806:	bf00      	nop

0800e808 <HAL_ADC_ErrorCallback>:
 800e808:	4770      	bx	lr
 800e80a:	bf00      	nop

0800e80c <ADC_DMAError>:
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800e80c:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 800e80e:	b508      	push	{r3, lr}
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800e810:	2340      	movs	r3, #64	; 0x40
 800e812:	6403      	str	r3, [r0, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800e814:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800e816:	f043 0304 	orr.w	r3, r3, #4
 800e81a:	6443      	str	r3, [r0, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800e81c:	f7ff fff4 	bl	800e808 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800e820:	bd08      	pop	{r3, pc}
 800e822:	bf00      	nop

0800e824 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800e824:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800e826:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e828:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 800e82c:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800e82e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800e830:	d123      	bne.n	800e87a <ADC_DMAConvCplt+0x56>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800e832:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800e836:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800e838:	641a      	str	r2, [r3, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800e83a:	688a      	ldr	r2, [r1, #8]
 800e83c:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 800e840:	d117      	bne.n	800e872 <ADC_DMAConvCplt+0x4e>
 800e842:	7e1a      	ldrb	r2, [r3, #24]
 800e844:	b9aa      	cbnz	r2, 800e872 <ADC_DMAConvCplt+0x4e>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800e846:	6aca      	ldr	r2, [r1, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800e848:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 800e84c:	d002      	beq.n	800e854 <ADC_DMAConvCplt+0x30>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800e84e:	688a      	ldr	r2, [r1, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800e850:	0550      	lsls	r0, r2, #21
 800e852:	d40e      	bmi.n	800e872 <ADC_DMAConvCplt+0x4e>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800e854:	684a      	ldr	r2, [r1, #4]
 800e856:	f022 0220 	bic.w	r2, r2, #32
 800e85a:	604a      	str	r2, [r1, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800e85c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e85e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800e862:	641a      	str	r2, [r3, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800e864:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e866:	04d1      	lsls	r1, r2, #19
 800e868:	d403      	bmi.n	800e872 <ADC_DMAConvCplt+0x4e>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800e86a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e86c:	f042 0201 	orr.w	r2, r2, #1
 800e870:	641a      	str	r2, [r3, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 800e872:	4618      	mov	r0, r3
 800e874:	f7ff ffbe 	bl	800e7f4 <HAL_ADC_ConvCpltCallback>
}
 800e878:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800e87a:	06d2      	lsls	r2, r2, #27
 800e87c:	d404      	bmi.n	800e888 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800e87e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 800e880:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800e884:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e886:	4718      	bx	r3
      HAL_ADC_ErrorCallback(hadc);
 800e888:	4618      	mov	r0, r3
 800e88a:	f7ff ffbd 	bl	800e808 <HAL_ADC_ErrorCallback>
}
 800e88e:	bd10      	pop	{r4, pc}

0800e890 <HAL_ADC_ConfigChannel>:
{
 800e890:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hadc);
 800e892:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800e896:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 800e898:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 800e89a:	2b01      	cmp	r3, #1
  __IO uint32_t counter = 0U;
 800e89c:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 800e89e:	f000 8095 	beq.w	800e9cc <HAL_ADC_ConfigChannel+0x13c>
  if (sConfig->Channel > ADC_CHANNEL_9)
 800e8a2:	680d      	ldr	r5, [r1, #0]
 800e8a4:	688a      	ldr	r2, [r1, #8]
 800e8a6:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hadc);
 800e8a8:	2401      	movs	r4, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 800e8aa:	2d09      	cmp	r5, #9
 800e8ac:	b2af      	uxth	r7, r5
  __HAL_LOCK(hadc);
 800e8ae:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 800e8b2:	d829      	bhi.n	800e908 <HAL_ADC_ConfigChannel+0x78>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800e8b4:	691c      	ldr	r4, [r3, #16]
 800e8b6:	eb05 0645 	add.w	r6, r5, r5, lsl #1
 800e8ba:	f04f 0c07 	mov.w	ip, #7
 800e8be:	fa0c fc06 	lsl.w	ip, ip, r6
 800e8c2:	ea24 040c 	bic.w	r4, r4, ip
 800e8c6:	611c      	str	r4, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800e8c8:	691c      	ldr	r4, [r3, #16]
 800e8ca:	fa02 f606 	lsl.w	r6, r2, r6
 800e8ce:	4326      	orrs	r6, r4
 800e8d0:	611e      	str	r6, [r3, #16]
  if (sConfig->Rank < 7U)
 800e8d2:	684e      	ldr	r6, [r1, #4]
 800e8d4:	2e06      	cmp	r6, #6
 800e8d6:	eb06 0286 	add.w	r2, r6, r6, lsl #2
 800e8da:	d82a      	bhi.n	800e932 <HAL_ADC_ConfigChannel+0xa2>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800e8dc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800e8de:	3a05      	subs	r2, #5
 800e8e0:	241f      	movs	r4, #31
 800e8e2:	4094      	lsls	r4, r2
 800e8e4:	ea21 0104 	bic.w	r1, r1, r4
 800e8e8:	6359      	str	r1, [r3, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800e8ea:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800e8ec:	fa07 f202 	lsl.w	r2, r7, r2
 800e8f0:	430a      	orrs	r2, r1
 800e8f2:	635a      	str	r2, [r3, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800e8f4:	4a37      	ldr	r2, [pc, #220]	; (800e9d4 <HAL_ADC_ConfigChannel+0x144>)
 800e8f6:	4293      	cmp	r3, r2
 800e8f8:	d02d      	beq.n	800e956 <HAL_ADC_ConfigChannel+0xc6>
  __HAL_UNLOCK(hadc);
 800e8fa:	2300      	movs	r3, #0
 800e8fc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 800e900:	4618      	mov	r0, r3
}
 800e902:	b002      	add	sp, #8
 800e904:	bcf0      	pop	{r4, r5, r6, r7}
 800e906:	4770      	bx	lr
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800e908:	eb07 0647 	add.w	r6, r7, r7, lsl #1
 800e90c:	68dc      	ldr	r4, [r3, #12]
 800e90e:	3e1e      	subs	r6, #30
 800e910:	f04f 0c07 	mov.w	ip, #7
 800e914:	fa0c fc06 	lsl.w	ip, ip, r6
 800e918:	ea24 040c 	bic.w	r4, r4, ip
 800e91c:	60dc      	str	r4, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800e91e:	68dc      	ldr	r4, [r3, #12]
 800e920:	fa02 f606 	lsl.w	r6, r2, r6
 800e924:	4326      	orrs	r6, r4
 800e926:	60de      	str	r6, [r3, #12]
  if (sConfig->Rank < 7U)
 800e928:	684e      	ldr	r6, [r1, #4]
 800e92a:	2e06      	cmp	r6, #6
 800e92c:	eb06 0286 	add.w	r2, r6, r6, lsl #2
 800e930:	d9d4      	bls.n	800e8dc <HAL_ADC_ConfigChannel+0x4c>
  else if (sConfig->Rank < 13U)
 800e932:	2e0c      	cmp	r6, #12
 800e934:	d835      	bhi.n	800e9a2 <HAL_ADC_ConfigChannel+0x112>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800e936:	f1a2 0423 	sub.w	r4, r2, #35	; 0x23
 800e93a:	211f      	movs	r1, #31
 800e93c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e93e:	40a1      	lsls	r1, r4
 800e940:	ea22 0201 	bic.w	r2, r2, r1
 800e944:	631a      	str	r2, [r3, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800e946:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800e948:	fa07 f204 	lsl.w	r2, r7, r4
 800e94c:	430a      	orrs	r2, r1
 800e94e:	631a      	str	r2, [r3, #48]	; 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800e950:	4a20      	ldr	r2, [pc, #128]	; (800e9d4 <HAL_ADC_ConfigChannel+0x144>)
 800e952:	4293      	cmp	r3, r2
 800e954:	d1d1      	bne.n	800e8fa <HAL_ADC_ConfigChannel+0x6a>
 800e956:	2d12      	cmp	r5, #18
 800e958:	d031      	beq.n	800e9be <HAL_ADC_ConfigChannel+0x12e>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800e95a:	f1a5 0310 	sub.w	r3, r5, #16
 800e95e:	2b01      	cmp	r3, #1
 800e960:	d8cb      	bhi.n	800e8fa <HAL_ADC_ConfigChannel+0x6a>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800e962:	4a1d      	ldr	r2, [pc, #116]	; (800e9d8 <HAL_ADC_ConfigChannel+0x148>)
 800e964:	6853      	ldr	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800e966:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800e968:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800e96c:	6053      	str	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800e96e:	d1c4      	bne.n	800e8fa <HAL_ADC_ConfigChannel+0x6a>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800e970:	4b1a      	ldr	r3, [pc, #104]	; (800e9dc <HAL_ADC_ConfigChannel+0x14c>)
 800e972:	f102 7246 	add.w	r2, r2, #51904512	; 0x3180000
 800e976:	f502 322e 	add.w	r2, r2, #178176	; 0x2b800
 800e97a:	681b      	ldr	r3, [r3, #0]
 800e97c:	f202 3283 	addw	r2, r2, #899	; 0x383
 800e980:	fba2 2303 	umull	r2, r3, r2, r3
 800e984:	0c9b      	lsrs	r3, r3, #18
 800e986:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800e98a:	005b      	lsls	r3, r3, #1
 800e98c:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 800e98e:	9b01      	ldr	r3, [sp, #4]
 800e990:	2b00      	cmp	r3, #0
 800e992:	d0b2      	beq.n	800e8fa <HAL_ADC_ConfigChannel+0x6a>
        counter--;
 800e994:	9b01      	ldr	r3, [sp, #4]
 800e996:	3b01      	subs	r3, #1
 800e998:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 800e99a:	9b01      	ldr	r3, [sp, #4]
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d1f9      	bne.n	800e994 <HAL_ADC_ConfigChannel+0x104>
 800e9a0:	e7ab      	b.n	800e8fa <HAL_ADC_ConfigChannel+0x6a>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800e9a2:	f1a2 0141 	sub.w	r1, r2, #65	; 0x41
 800e9a6:	241f      	movs	r4, #31
 800e9a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e9aa:	408c      	lsls	r4, r1
 800e9ac:	ea22 0204 	bic.w	r2, r2, r4
 800e9b0:	62da      	str	r2, [r3, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800e9b2:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 800e9b4:	fa07 f201 	lsl.w	r2, r7, r1
 800e9b8:	4322      	orrs	r2, r4
 800e9ba:	62da      	str	r2, [r3, #44]	; 0x2c
 800e9bc:	e79a      	b.n	800e8f4 <HAL_ADC_ConfigChannel+0x64>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800e9be:	f8d2 3304 	ldr.w	r3, [r2, #772]	; 0x304
 800e9c2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800e9c6:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
 800e9ca:	e796      	b.n	800e8fa <HAL_ADC_ConfigChannel+0x6a>
  __HAL_LOCK(hadc);
 800e9cc:	2002      	movs	r0, #2
}
 800e9ce:	b002      	add	sp, #8
 800e9d0:	bcf0      	pop	{r4, r5, r6, r7}
 800e9d2:	4770      	bx	lr
 800e9d4:	40012000 	.word	0x40012000
 800e9d8:	40012300 	.word	0x40012300
 800e9dc:	20000024 	.word	0x20000024

0800e9e0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800e9e0:	4a07      	ldr	r2, [pc, #28]	; (800ea00 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800e9e2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800e9e4:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 800e9e8:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800e9ea:	0200      	lsls	r0, r0, #8
 800e9ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800e9f0:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 800e9f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 800e9f8:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800e9fa:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800e9fc:	4770      	bx	lr
 800e9fe:	bf00      	nop
 800ea00:	e000ed00 	.word	0xe000ed00

0800ea04 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800ea04:	4b18      	ldr	r3, [pc, #96]	; (800ea68 <HAL_NVIC_SetPriority+0x64>)
 800ea06:	68db      	ldr	r3, [r3, #12]
 800ea08:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800ea0c:	b430      	push	{r4, r5}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800ea0e:	f1c3 0507 	rsb	r5, r3, #7
 800ea12:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800ea14:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800ea18:	bf28      	it	cs
 800ea1a:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800ea1c:	2c06      	cmp	r4, #6
 800ea1e:	d919      	bls.n	800ea54 <HAL_NVIC_SetPriority+0x50>
 800ea20:	3b03      	subs	r3, #3
 800ea22:	f04f 34ff 	mov.w	r4, #4294967295
 800ea26:	409c      	lsls	r4, r3
 800ea28:	ea22 0404 	bic.w	r4, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800ea2c:	f04f 32ff 	mov.w	r2, #4294967295
 800ea30:	40aa      	lsls	r2, r5
 800ea32:	ea21 0102 	bic.w	r1, r1, r2
 800ea36:	fa01 f203 	lsl.w	r2, r1, r3
 800ea3a:	4322      	orrs	r2, r4
 800ea3c:	0112      	lsls	r2, r2, #4
  if ((int32_t)(IRQn) >= 0)
 800ea3e:	2800      	cmp	r0, #0
 800ea40:	b2d2      	uxtb	r2, r2
 800ea42:	db0a      	blt.n	800ea5a <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ea44:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800ea48:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800ea4c:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800ea50:	bc30      	pop	{r4, r5}
 800ea52:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800ea54:	2400      	movs	r4, #0
 800ea56:	4623      	mov	r3, r4
 800ea58:	e7e8      	b.n	800ea2c <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ea5a:	4b04      	ldr	r3, [pc, #16]	; (800ea6c <HAL_NVIC_SetPriority+0x68>)
 800ea5c:	f000 000f 	and.w	r0, r0, #15
 800ea60:	4403      	add	r3, r0
 800ea62:	761a      	strb	r2, [r3, #24]
 800ea64:	bc30      	pop	{r4, r5}
 800ea66:	4770      	bx	lr
 800ea68:	e000ed00 	.word	0xe000ed00
 800ea6c:	e000ecfc 	.word	0xe000ecfc

0800ea70 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800ea70:	2800      	cmp	r0, #0
 800ea72:	db07      	blt.n	800ea84 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800ea74:	f000 011f 	and.w	r1, r0, #31
 800ea78:	2301      	movs	r3, #1
 800ea7a:	0940      	lsrs	r0, r0, #5
 800ea7c:	4a02      	ldr	r2, [pc, #8]	; (800ea88 <HAL_NVIC_EnableIRQ+0x18>)
 800ea7e:	408b      	lsls	r3, r1
 800ea80:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800ea84:	4770      	bx	lr
 800ea86:	bf00      	nop
 800ea88:	e000e100 	.word	0xe000e100

0800ea8c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800ea8c:	3801      	subs	r0, #1
 800ea8e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800ea92:	d20e      	bcs.n	800eab2 <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800ea94:	4b08      	ldr	r3, [pc, #32]	; (800eab8 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800ea96:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ea98:	4c08      	ldr	r4, [pc, #32]	; (800eabc <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800ea9a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ea9c:	20f0      	movs	r0, #240	; 0xf0
 800ea9e:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800eaa2:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800eaa4:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800eaa6:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800eaa8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800eaaa:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 800eaac:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eab0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800eab2:	2001      	movs	r0, #1
 800eab4:	4770      	bx	lr
 800eab6:	bf00      	nop
 800eab8:	e000e010 	.word	0xe000e010
 800eabc:	e000ed00 	.word	0xe000ed00

0800eac0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800eac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eac2:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 800eac4:	f7ff fcfa 	bl	800e4bc <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800eac8:	2c00      	cmp	r4, #0
 800eaca:	d054      	beq.n	800eb76 <HAL_DMA_Init+0xb6>
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800eacc:	2202      	movs	r2, #2
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800eace:	6823      	ldr	r3, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 800ead0:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 800ead4:	681a      	ldr	r2, [r3, #0]
  __HAL_UNLOCK(hdma);
 800ead6:	2100      	movs	r1, #0
  __HAL_DMA_DISABLE(hdma);
 800ead8:	f022 0201 	bic.w	r2, r2, #1
  __HAL_UNLOCK(hdma);
 800eadc:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
 800eae0:	4605      	mov	r5, r0
  __HAL_DMA_DISABLE(hdma);
 800eae2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800eae4:	e005      	b.n	800eaf2 <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800eae6:	f7ff fce9 	bl	800e4bc <HAL_GetTick>
 800eaea:	1b40      	subs	r0, r0, r5
 800eaec:	2805      	cmp	r0, #5
 800eaee:	d83b      	bhi.n	800eb68 <HAL_DMA_Init+0xa8>
 800eaf0:	6823      	ldr	r3, [r4, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800eaf2:	681a      	ldr	r2, [r3, #0]
 800eaf4:	07d1      	lsls	r1, r2, #31
 800eaf6:	d4f6      	bmi.n	800eae6 <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800eaf8:	e9d4 2601 	ldrd	r2, r6, [r4, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800eafc:	e9d4 5103 	ldrd	r5, r1, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800eb00:	4332      	orrs	r2, r6
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800eb02:	6960      	ldr	r0, [r4, #20]
  tmp = hdma->Instance->CR;
 800eb04:	681f      	ldr	r7, [r3, #0]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800eb06:	432a      	orrs	r2, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800eb08:	e9d4 6506 	ldrd	r6, r5, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800eb0c:	430a      	orrs	r2, r1
 800eb0e:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 800eb10:	6a21      	ldr	r1, [r4, #32]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800eb12:	4835      	ldr	r0, [pc, #212]	; (800ebe8 <HAL_DMA_Init+0x128>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800eb14:	4332      	orrs	r2, r6
 800eb16:	432a      	orrs	r2, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 800eb18:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800eb1a:	6a61      	ldr	r1, [r4, #36]	; 0x24
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800eb1c:	4038      	ands	r0, r7
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800eb1e:	2904      	cmp	r1, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800eb20:	ea42 0200 	orr.w	r2, r2, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800eb24:	d029      	beq.n	800eb7a <HAL_DMA_Init+0xba>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800eb26:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800eb28:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800eb2a:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800eb2e:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800eb30:	b2da      	uxtb	r2, r3
 800eb32:	482e      	ldr	r0, [pc, #184]	; (800ebec <HAL_DMA_Init+0x12c>)
  hdma->Instance->FCR = tmp;
 800eb34:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800eb36:	3a10      	subs	r2, #16
 800eb38:	fba0 1202 	umull	r1, r2, r0, r2
 800eb3c:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800eb3e:	492c      	ldr	r1, [pc, #176]	; (800ebf0 <HAL_DMA_Init+0x130>)
 800eb40:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800eb44:	5c89      	ldrb	r1, [r1, r2]
 800eb46:	65e1      	str	r1, [r4, #92]	; 0x5c
 800eb48:	f023 0303 	bic.w	r3, r3, #3
  
  if (stream_number > 3U)
 800eb4c:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800eb4e:	bf88      	it	hi
 800eb50:	3304      	addhi	r3, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800eb52:	223f      	movs	r2, #63	; 0x3f
 800eb54:	408a      	lsls	r2, r1
  hdma->State = HAL_DMA_STATE_READY;
 800eb56:	2501      	movs	r5, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800eb58:	2100      	movs	r1, #0
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800eb5a:	65a3      	str	r3, [r4, #88]	; 0x58
  return HAL_OK;
 800eb5c:	4608      	mov	r0, r1
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800eb5e:	609a      	str	r2, [r3, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800eb60:	6561      	str	r1, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800eb62:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
}
 800eb66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800eb68:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800eb6a:	2220      	movs	r2, #32
 800eb6c:	6562      	str	r2, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 800eb6e:	4618      	mov	r0, r3
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800eb70:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 800eb74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800eb76:	2001      	movs	r0, #1
}
 800eb78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800eb7a:	e9d4 010b 	ldrd	r0, r1, [r4, #44]	; 0x2c
 800eb7e:	4301      	orrs	r1, r0
 800eb80:	430a      	orrs	r2, r1
    tmp |= hdma->Init.FIFOThreshold;
 800eb82:	6aa5      	ldr	r5, [r4, #40]	; 0x28
  hdma->Instance->CR = tmp;  
 800eb84:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 800eb86:	695a      	ldr	r2, [r3, #20]
    tmp |= hdma->Init.FIFOThreshold;
 800eb88:	f045 0104 	orr.w	r1, r5, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800eb8c:	f022 0207 	bic.w	r2, r2, #7
    tmp |= hdma->Init.FIFOThreshold;
 800eb90:	4311      	orrs	r1, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800eb92:	2800      	cmp	r0, #0
 800eb94:	d0cc      	beq.n	800eb30 <HAL_DMA_Init+0x70>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800eb96:	b17e      	cbz	r6, 800ebb8 <HAL_DMA_Init+0xf8>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800eb98:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 800eb9c:	d016      	beq.n	800ebcc <HAL_DMA_Init+0x10c>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800eb9e:	2d02      	cmp	r5, #2
 800eba0:	d903      	bls.n	800ebaa <HAL_DMA_Init+0xea>
 800eba2:	2d03      	cmp	r5, #3
 800eba4:	d1c4      	bne.n	800eb30 <HAL_DMA_Init+0x70>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800eba6:	01c2      	lsls	r2, r0, #7
 800eba8:	d5c2      	bpl.n	800eb30 <HAL_DMA_Init+0x70>
        hdma->State = HAL_DMA_STATE_READY;
 800ebaa:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800ebac:	2240      	movs	r2, #64	; 0x40
 800ebae:	6562      	str	r2, [r4, #84]	; 0x54
        return HAL_ERROR; 
 800ebb0:	4618      	mov	r0, r3
        hdma->State = HAL_DMA_STATE_READY;
 800ebb2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 800ebb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (tmp)
 800ebb8:	2d01      	cmp	r5, #1
 800ebba:	d003      	beq.n	800ebc4 <HAL_DMA_Init+0x104>
 800ebbc:	d3f3      	bcc.n	800eba6 <HAL_DMA_Init+0xe6>
 800ebbe:	2d02      	cmp	r5, #2
 800ebc0:	d1b6      	bne.n	800eb30 <HAL_DMA_Init+0x70>
 800ebc2:	e7f0      	b.n	800eba6 <HAL_DMA_Init+0xe6>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800ebc4:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 800ebc8:	d1b2      	bne.n	800eb30 <HAL_DMA_Init+0x70>
 800ebca:	e7ee      	b.n	800ebaa <HAL_DMA_Init+0xea>
    switch (tmp)
 800ebcc:	2d03      	cmp	r5, #3
 800ebce:	d8af      	bhi.n	800eb30 <HAL_DMA_Init+0x70>
 800ebd0:	a201      	add	r2, pc, #4	; (adr r2, 800ebd8 <HAL_DMA_Init+0x118>)
 800ebd2:	f852 f025 	ldr.w	pc, [r2, r5, lsl #2]
 800ebd6:	bf00      	nop
 800ebd8:	0800ebab 	.word	0x0800ebab
 800ebdc:	0800eba7 	.word	0x0800eba7
 800ebe0:	0800ebab 	.word	0x0800ebab
 800ebe4:	0800ebc5 	.word	0x0800ebc5
 800ebe8:	f010803f 	.word	0xf010803f
 800ebec:	aaaaaaab 	.word	0xaaaaaaab
 800ebf0:	08016514 	.word	0x08016514

0800ebf4 <HAL_DMA_Start_IT>:
{
 800ebf4:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 800ebf6:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 800ebfa:	2c01      	cmp	r4, #1
 800ebfc:	d035      	beq.n	800ec6a <HAL_DMA_Start_IT+0x76>
  if(HAL_DMA_STATE_READY == hdma->State)
 800ebfe:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800ec02:	6d86      	ldr	r6, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 800ec04:	2501      	movs	r5, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 800ec06:	42ac      	cmp	r4, r5
  __HAL_LOCK(hdma);
 800ec08:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 800ec0c:	d127      	bne.n	800ec5e <HAL_DMA_Start_IT+0x6a>
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800ec0e:	6804      	ldr	r4, [r0, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 800ec10:	2702      	movs	r7, #2
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800ec12:	2500      	movs	r5, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 800ec14:	f880 7035 	strb.w	r7, [r0, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800ec18:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800ec1a:	6825      	ldr	r5, [r4, #0]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800ec1c:	6887      	ldr	r7, [r0, #8]
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800ec1e:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800ec22:	2f40      	cmp	r7, #64	; 0x40
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800ec24:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 800ec26:	6063      	str	r3, [r4, #4]
    hdma->Instance->PAR = DstAddress;
 800ec28:	bf0a      	itet	eq
 800ec2a:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 800ec2c:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = SrcAddress;
 800ec2e:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800ec30:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = DstAddress;
 800ec32:	bf18      	it	ne
 800ec34:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800ec36:	233f      	movs	r3, #63	; 0x3f
 800ec38:	408b      	lsls	r3, r1
    if(hdma->XferHalfCpltCallback != NULL)
 800ec3a:	6c02      	ldr	r2, [r0, #64]	; 0x40
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800ec3c:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800ec3e:	6823      	ldr	r3, [r4, #0]
 800ec40:	f043 0316 	orr.w	r3, r3, #22
 800ec44:	6023      	str	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 800ec46:	b11a      	cbz	r2, 800ec50 <HAL_DMA_Start_IT+0x5c>
      hdma->Instance->CR  |= DMA_IT_HT;
 800ec48:	6823      	ldr	r3, [r4, #0]
 800ec4a:	f043 0308 	orr.w	r3, r3, #8
 800ec4e:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 800ec50:	6823      	ldr	r3, [r4, #0]
 800ec52:	f043 0301 	orr.w	r3, r3, #1
 800ec56:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ec58:	2000      	movs	r0, #0
}
 800ec5a:	bcf0      	pop	{r4, r5, r6, r7}
 800ec5c:	4770      	bx	lr
    __HAL_UNLOCK(hdma);	  
 800ec5e:	2300      	movs	r3, #0
 800ec60:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
}
 800ec64:	bcf0      	pop	{r4, r5, r6, r7}
    status = HAL_BUSY;
 800ec66:	2002      	movs	r0, #2
}
 800ec68:	4770      	bx	lr
  __HAL_LOCK(hdma);
 800ec6a:	2002      	movs	r0, #2
}
 800ec6c:	bcf0      	pop	{r4, r5, r6, r7}
 800ec6e:	4770      	bx	lr

0800ec70 <HAL_DMA_Abort>:
{
 800ec70:	b570      	push	{r4, r5, r6, lr}
 800ec72:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800ec74:	6d86      	ldr	r6, [r0, #88]	; 0x58
  uint32_t tickstart = HAL_GetTick();
 800ec76:	f7ff fc21 	bl	800e4bc <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800ec7a:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 800ec7e:	2b02      	cmp	r3, #2
 800ec80:	d006      	beq.n	800ec90 <HAL_DMA_Abort+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800ec82:	2280      	movs	r2, #128	; 0x80
    __HAL_UNLOCK(hdma);
 800ec84:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800ec86:	6562      	str	r2, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 800ec88:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_ERROR;
 800ec8c:	2001      	movs	r0, #1
}
 800ec8e:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800ec90:	6823      	ldr	r3, [r4, #0]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800ec92:	6c21      	ldr	r1, [r4, #64]	; 0x40
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800ec94:	681a      	ldr	r2, [r3, #0]
 800ec96:	f022 0216 	bic.w	r2, r2, #22
 800ec9a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800ec9c:	695a      	ldr	r2, [r3, #20]
 800ec9e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800eca2:	4605      	mov	r5, r0
 800eca4:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800eca6:	b331      	cbz	r1, 800ecf6 <HAL_DMA_Abort+0x86>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800eca8:	681a      	ldr	r2, [r3, #0]
 800ecaa:	f022 0208 	bic.w	r2, r2, #8
 800ecae:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 800ecb0:	681a      	ldr	r2, [r3, #0]
 800ecb2:	f022 0201 	bic.w	r2, r2, #1
 800ecb6:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800ecb8:	e005      	b.n	800ecc6 <HAL_DMA_Abort+0x56>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800ecba:	f7ff fbff 	bl	800e4bc <HAL_GetTick>
 800ecbe:	1b40      	subs	r0, r0, r5
 800ecc0:	2805      	cmp	r0, #5
 800ecc2:	d80f      	bhi.n	800ece4 <HAL_DMA_Abort+0x74>
 800ecc4:	6823      	ldr	r3, [r4, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800ecc6:	681b      	ldr	r3, [r3, #0]
 800ecc8:	f013 0301 	ands.w	r3, r3, #1
 800eccc:	d1f5      	bne.n	800ecba <HAL_DMA_Abort+0x4a>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800ecce:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800ecd0:	223f      	movs	r2, #63	; 0x3f
 800ecd2:	408a      	lsls	r2, r1
    hdma->State = HAL_DMA_STATE_READY;
 800ecd4:	2101      	movs	r1, #1
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800ecd6:	60b2      	str	r2, [r6, #8]
  return HAL_OK;
 800ecd8:	4618      	mov	r0, r3
    __HAL_UNLOCK(hdma);
 800ecda:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_READY;
 800ecde:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
}
 800ece2:	bd70      	pop	{r4, r5, r6, pc}
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800ece4:	2220      	movs	r2, #32
        __HAL_UNLOCK(hdma);
 800ece6:	2300      	movs	r3, #0
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800ece8:	2003      	movs	r0, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800ecea:	6562      	str	r2, [r4, #84]	; 0x54
        __HAL_UNLOCK(hdma);
 800ecec:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800ecf0:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 800ecf4:	bd70      	pop	{r4, r5, r6, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800ecf6:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800ecf8:	2a00      	cmp	r2, #0
 800ecfa:	d1d5      	bne.n	800eca8 <HAL_DMA_Abort+0x38>
 800ecfc:	e7d8      	b.n	800ecb0 <HAL_DMA_Abort+0x40>
 800ecfe:	bf00      	nop

0800ed00 <HAL_DMA_IRQHandler>:
{
 800ed00:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ed02:	b083      	sub	sp, #12
  __IO uint32_t count = 0U;
 800ed04:	2300      	movs	r3, #0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800ed06:	6d87      	ldr	r7, [r0, #88]	; 0x58
  __IO uint32_t count = 0U;
 800ed08:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800ed0a:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 800ed0c:	683d      	ldr	r5, [r7, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 800ed0e:	4965      	ldr	r1, [pc, #404]	; (800eea4 <HAL_DMA_IRQHandler+0x1a4>)
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800ed10:	2208      	movs	r2, #8
 800ed12:	409a      	lsls	r2, r3
 800ed14:	422a      	tst	r2, r5
{
 800ed16:	4604      	mov	r4, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 800ed18:	680e      	ldr	r6, [r1, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800ed1a:	d003      	beq.n	800ed24 <HAL_DMA_IRQHandler+0x24>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800ed1c:	6801      	ldr	r1, [r0, #0]
 800ed1e:	6808      	ldr	r0, [r1, #0]
 800ed20:	0740      	lsls	r0, r0, #29
 800ed22:	d459      	bmi.n	800edd8 <HAL_DMA_IRQHandler+0xd8>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800ed24:	2201      	movs	r2, #1
 800ed26:	409a      	lsls	r2, r3
 800ed28:	422a      	tst	r2, r5
 800ed2a:	d003      	beq.n	800ed34 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800ed2c:	6821      	ldr	r1, [r4, #0]
 800ed2e:	6949      	ldr	r1, [r1, #20]
 800ed30:	0608      	lsls	r0, r1, #24
 800ed32:	d474      	bmi.n	800ee1e <HAL_DMA_IRQHandler+0x11e>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800ed34:	2204      	movs	r2, #4
 800ed36:	409a      	lsls	r2, r3
 800ed38:	422a      	tst	r2, r5
 800ed3a:	d003      	beq.n	800ed44 <HAL_DMA_IRQHandler+0x44>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800ed3c:	6821      	ldr	r1, [r4, #0]
 800ed3e:	6809      	ldr	r1, [r1, #0]
 800ed40:	0789      	lsls	r1, r1, #30
 800ed42:	d466      	bmi.n	800ee12 <HAL_DMA_IRQHandler+0x112>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800ed44:	2210      	movs	r2, #16
 800ed46:	409a      	lsls	r2, r3
 800ed48:	422a      	tst	r2, r5
 800ed4a:	d003      	beq.n	800ed54 <HAL_DMA_IRQHandler+0x54>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800ed4c:	6821      	ldr	r1, [r4, #0]
 800ed4e:	6808      	ldr	r0, [r1, #0]
 800ed50:	0700      	lsls	r0, r0, #28
 800ed52:	d44b      	bmi.n	800edec <HAL_DMA_IRQHandler+0xec>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800ed54:	2220      	movs	r2, #32
 800ed56:	409a      	lsls	r2, r3
 800ed58:	422a      	tst	r2, r5
 800ed5a:	d014      	beq.n	800ed86 <HAL_DMA_IRQHandler+0x86>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800ed5c:	6821      	ldr	r1, [r4, #0]
 800ed5e:	6808      	ldr	r0, [r1, #0]
 800ed60:	06c0      	lsls	r0, r0, #27
 800ed62:	d510      	bpl.n	800ed86 <HAL_DMA_IRQHandler+0x86>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800ed64:	60ba      	str	r2, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800ed66:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 800ed6a:	2a05      	cmp	r2, #5
 800ed6c:	d063      	beq.n	800ee36 <HAL_DMA_IRQHandler+0x136>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800ed6e:	680b      	ldr	r3, [r1, #0]
 800ed70:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800ed74:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800ed76:	d07e      	beq.n	800ee76 <HAL_DMA_IRQHandler+0x176>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800ed78:	0319      	lsls	r1, r3, #12
 800ed7a:	f140 8089 	bpl.w	800ee90 <HAL_DMA_IRQHandler+0x190>
        if(hdma->XferCpltCallback != NULL)
 800ed7e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800ed80:	b10b      	cbz	r3, 800ed86 <HAL_DMA_IRQHandler+0x86>
          hdma->XferCpltCallback(hdma);
 800ed82:	4620      	mov	r0, r4
 800ed84:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800ed86:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800ed88:	b323      	cbz	r3, 800edd4 <HAL_DMA_IRQHandler+0xd4>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800ed8a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800ed8c:	07da      	lsls	r2, r3, #31
 800ed8e:	d51a      	bpl.n	800edc6 <HAL_DMA_IRQHandler+0xc6>
      hdma->State = HAL_DMA_STATE_ABORT;
 800ed90:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 800ed92:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 800ed94:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 800ed98:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 800ed9a:	4943      	ldr	r1, [pc, #268]	; (800eea8 <HAL_DMA_IRQHandler+0x1a8>)
      __HAL_DMA_DISABLE(hdma);
 800ed9c:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 800eda0:	fba1 1606 	umull	r1, r6, r1, r6
      __HAL_DMA_DISABLE(hdma);
 800eda4:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 800eda6:	0ab6      	lsrs	r6, r6, #10
 800eda8:	e002      	b.n	800edb0 <HAL_DMA_IRQHandler+0xb0>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800edaa:	6813      	ldr	r3, [r2, #0]
 800edac:	07db      	lsls	r3, r3, #31
 800edae:	d504      	bpl.n	800edba <HAL_DMA_IRQHandler+0xba>
        if (++count > timeout)
 800edb0:	9b01      	ldr	r3, [sp, #4]
 800edb2:	3301      	adds	r3, #1
 800edb4:	42b3      	cmp	r3, r6
 800edb6:	9301      	str	r3, [sp, #4]
 800edb8:	d9f7      	bls.n	800edaa <HAL_DMA_IRQHandler+0xaa>
      __HAL_UNLOCK(hdma);
 800edba:	2200      	movs	r2, #0
      hdma->State = HAL_DMA_STATE_READY;
 800edbc:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 800edbe:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 800edc2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 800edc6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800edc8:	b123      	cbz	r3, 800edd4 <HAL_DMA_IRQHandler+0xd4>
      hdma->XferErrorCallback(hdma);
 800edca:	4620      	mov	r0, r4
}
 800edcc:	b003      	add	sp, #12
 800edce:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 800edd2:	4718      	bx	r3
}
 800edd4:	b003      	add	sp, #12
 800edd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800edd8:	6808      	ldr	r0, [r1, #0]
 800edda:	f020 0004 	bic.w	r0, r0, #4
 800edde:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800ede0:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800ede2:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800ede4:	f042 0201 	orr.w	r2, r2, #1
 800ede8:	6562      	str	r2, [r4, #84]	; 0x54
 800edea:	e79b      	b.n	800ed24 <HAL_DMA_IRQHandler+0x24>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800edec:	60ba      	str	r2, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800edee:	680a      	ldr	r2, [r1, #0]
 800edf0:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800edf4:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800edf6:	d118      	bne.n	800ee2a <HAL_DMA_IRQHandler+0x12a>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800edf8:	05d2      	lsls	r2, r2, #23
 800edfa:	d403      	bmi.n	800ee04 <HAL_DMA_IRQHandler+0x104>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800edfc:	680a      	ldr	r2, [r1, #0]
 800edfe:	f022 0208 	bic.w	r2, r2, #8
 800ee02:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 800ee04:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800ee06:	2a00      	cmp	r2, #0
 800ee08:	d0a4      	beq.n	800ed54 <HAL_DMA_IRQHandler+0x54>
          hdma->XferHalfCpltCallback(hdma);
 800ee0a:	4620      	mov	r0, r4
 800ee0c:	4790      	blx	r2
 800ee0e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800ee10:	e7a0      	b.n	800ed54 <HAL_DMA_IRQHandler+0x54>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800ee12:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800ee14:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800ee16:	f042 0204 	orr.w	r2, r2, #4
 800ee1a:	6562      	str	r2, [r4, #84]	; 0x54
 800ee1c:	e792      	b.n	800ed44 <HAL_DMA_IRQHandler+0x44>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800ee1e:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800ee20:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800ee22:	f042 0202 	orr.w	r2, r2, #2
 800ee26:	6562      	str	r2, [r4, #84]	; 0x54
 800ee28:	e784      	b.n	800ed34 <HAL_DMA_IRQHandler+0x34>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800ee2a:	0311      	lsls	r1, r2, #12
 800ee2c:	d5ea      	bpl.n	800ee04 <HAL_DMA_IRQHandler+0x104>
          if(hdma->XferM1HalfCpltCallback != NULL)
 800ee2e:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800ee30:	2a00      	cmp	r2, #0
 800ee32:	d1ea      	bne.n	800ee0a <HAL_DMA_IRQHandler+0x10a>
 800ee34:	e78e      	b.n	800ed54 <HAL_DMA_IRQHandler+0x54>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800ee36:	680a      	ldr	r2, [r1, #0]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800ee38:	6c20      	ldr	r0, [r4, #64]	; 0x40
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800ee3a:	f022 0216 	bic.w	r2, r2, #22
 800ee3e:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800ee40:	694a      	ldr	r2, [r1, #20]
 800ee42:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ee46:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800ee48:	b338      	cbz	r0, 800ee9a <HAL_DMA_IRQHandler+0x19a>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800ee4a:	680a      	ldr	r2, [r1, #0]
 800ee4c:	f022 0208 	bic.w	r2, r2, #8
 800ee50:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800ee52:	223f      	movs	r2, #63	; 0x3f
        if(hdma->XferAbortCallback != NULL)
 800ee54:	6d21      	ldr	r1, [r4, #80]	; 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800ee56:	fa02 f303 	lsl.w	r3, r2, r3
        __HAL_UNLOCK(hdma);
 800ee5a:	2000      	movs	r0, #0
        hdma->State = HAL_DMA_STATE_READY;
 800ee5c:	2201      	movs	r2, #1
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800ee5e:	60bb      	str	r3, [r7, #8]
        __HAL_UNLOCK(hdma);
 800ee60:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 800ee64:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 800ee68:	2900      	cmp	r1, #0
 800ee6a:	d0b3      	beq.n	800edd4 <HAL_DMA_IRQHandler+0xd4>
          hdma->XferAbortCallback(hdma);
 800ee6c:	4620      	mov	r0, r4
}
 800ee6e:	b003      	add	sp, #12
 800ee70:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hdma->XferAbortCallback(hdma);
 800ee74:	4708      	bx	r1
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800ee76:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 800ee7a:	d180      	bne.n	800ed7e <HAL_DMA_IRQHandler+0x7e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800ee7c:	680a      	ldr	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 800ee7e:	2001      	movs	r0, #1
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800ee80:	f022 0210 	bic.w	r2, r2, #16
 800ee84:	600a      	str	r2, [r1, #0]
          __HAL_UNLOCK(hdma);
 800ee86:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 800ee8a:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
 800ee8e:	e776      	b.n	800ed7e <HAL_DMA_IRQHandler+0x7e>
          if(hdma->XferM1CpltCallback != NULL)
 800ee90:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	f47f af75 	bne.w	800ed82 <HAL_DMA_IRQHandler+0x82>
 800ee98:	e775      	b.n	800ed86 <HAL_DMA_IRQHandler+0x86>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800ee9a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800ee9c:	2a00      	cmp	r2, #0
 800ee9e:	d1d4      	bne.n	800ee4a <HAL_DMA_IRQHandler+0x14a>
 800eea0:	e7d7      	b.n	800ee52 <HAL_DMA_IRQHandler+0x152>
 800eea2:	bf00      	nop
 800eea4:	20000024 	.word	0x20000024
 800eea8:	1b4e81b5 	.word	0x1b4e81b5

0800eeac <FLASH_SetErrorCode>:
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800eeac:	4b1b      	ldr	r3, [pc, #108]	; (800ef1c <FLASH_SetErrorCode+0x70>)
 800eeae:	68da      	ldr	r2, [r3, #12]
 800eeb0:	06d1      	lsls	r1, r2, #27
 800eeb2:	d505      	bpl.n	800eec0 <FLASH_SetErrorCode+0x14>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800eeb4:	491a      	ldr	r1, [pc, #104]	; (800ef20 <FLASH_SetErrorCode+0x74>)
 800eeb6:	69ca      	ldr	r2, [r1, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800eeb8:	2010      	movs	r0, #16
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800eeba:	4302      	orrs	r2, r0
 800eebc:	61ca      	str	r2, [r1, #28]
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800eebe:	60d8      	str	r0, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800eec0:	4b16      	ldr	r3, [pc, #88]	; (800ef1c <FLASH_SetErrorCode+0x70>)
 800eec2:	68da      	ldr	r2, [r3, #12]
 800eec4:	0692      	lsls	r2, r2, #26
 800eec6:	d506      	bpl.n	800eed6 <FLASH_SetErrorCode+0x2a>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800eec8:	4915      	ldr	r1, [pc, #84]	; (800ef20 <FLASH_SetErrorCode+0x74>)
 800eeca:	69ca      	ldr	r2, [r1, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800eecc:	2020      	movs	r0, #32
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800eece:	f042 0208 	orr.w	r2, r2, #8
 800eed2:	61ca      	str	r2, [r1, #28]
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800eed4:	60d8      	str	r0, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800eed6:	4b11      	ldr	r3, [pc, #68]	; (800ef1c <FLASH_SetErrorCode+0x70>)
 800eed8:	68da      	ldr	r2, [r3, #12]
 800eeda:	0650      	lsls	r0, r2, #25
 800eedc:	d506      	bpl.n	800eeec <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800eede:	4910      	ldr	r1, [pc, #64]	; (800ef20 <FLASH_SetErrorCode+0x74>)
 800eee0:	69ca      	ldr	r2, [r1, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800eee2:	2040      	movs	r0, #64	; 0x40
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800eee4:	f042 0204 	orr.w	r2, r2, #4
 800eee8:	61ca      	str	r2, [r1, #28]
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800eeea:	60d8      	str	r0, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800eeec:	4b0b      	ldr	r3, [pc, #44]	; (800ef1c <FLASH_SetErrorCode+0x70>)
 800eeee:	68da      	ldr	r2, [r3, #12]
 800eef0:	0611      	lsls	r1, r2, #24
 800eef2:	d506      	bpl.n	800ef02 <FLASH_SetErrorCode+0x56>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800eef4:	490a      	ldr	r1, [pc, #40]	; (800ef20 <FLASH_SetErrorCode+0x74>)
 800eef6:	69ca      	ldr	r2, [r1, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800eef8:	2080      	movs	r0, #128	; 0x80
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800eefa:	f042 0202 	orr.w	r2, r2, #2
 800eefe:	61ca      	str	r2, [r1, #28]
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800ef00:	60d8      	str	r0, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800ef02:	4b06      	ldr	r3, [pc, #24]	; (800ef1c <FLASH_SetErrorCode+0x70>)
 800ef04:	68da      	ldr	r2, [r3, #12]
 800ef06:	0792      	lsls	r2, r2, #30
 800ef08:	d506      	bpl.n	800ef18 <FLASH_SetErrorCode+0x6c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800ef0a:	4905      	ldr	r1, [pc, #20]	; (800ef20 <FLASH_SetErrorCode+0x74>)
 800ef0c:	69ca      	ldr	r2, [r1, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800ef0e:	2002      	movs	r0, #2
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800ef10:	f042 0220 	orr.w	r2, r2, #32
 800ef14:	61ca      	str	r2, [r1, #28]
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800ef16:	60d8      	str	r0, [r3, #12]
  }
}
 800ef18:	4770      	bx	lr
 800ef1a:	bf00      	nop
 800ef1c:	40023c00 	.word	0x40023c00
 800ef20:	200011d8 	.word	0x200011d8

0800ef24 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800ef24:	4b06      	ldr	r3, [pc, #24]	; (800ef40 <HAL_FLASH_Unlock+0x1c>)
 800ef26:	691a      	ldr	r2, [r3, #16]
 800ef28:	2a00      	cmp	r2, #0
 800ef2a:	db01      	blt.n	800ef30 <HAL_FLASH_Unlock+0xc>
  HAL_StatusTypeDef status = HAL_OK;
 800ef2c:	2000      	movs	r0, #0
}
 800ef2e:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800ef30:	4904      	ldr	r1, [pc, #16]	; (800ef44 <HAL_FLASH_Unlock+0x20>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800ef32:	4a05      	ldr	r2, [pc, #20]	; (800ef48 <HAL_FLASH_Unlock+0x24>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800ef34:	6059      	str	r1, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800ef36:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800ef38:	6918      	ldr	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 800ef3a:	0fc0      	lsrs	r0, r0, #31
 800ef3c:	4770      	bx	lr
 800ef3e:	bf00      	nop
 800ef40:	40023c00 	.word	0x40023c00
 800ef44:	45670123 	.word	0x45670123
 800ef48:	cdef89ab 	.word	0xcdef89ab

0800ef4c <HAL_FLASH_Lock>:
  FLASH->CR |= FLASH_CR_LOCK;
 800ef4c:	4a03      	ldr	r2, [pc, #12]	; (800ef5c <HAL_FLASH_Lock+0x10>)
 800ef4e:	6913      	ldr	r3, [r2, #16]
 800ef50:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ef54:	6113      	str	r3, [r2, #16]
}
 800ef56:	2000      	movs	r0, #0
 800ef58:	4770      	bx	lr
 800ef5a:	bf00      	nop
 800ef5c:	40023c00 	.word	0x40023c00

0800ef60 <FLASH_WaitForLastOperation>:
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800ef60:	4b12      	ldr	r3, [pc, #72]	; (800efac <FLASH_WaitForLastOperation+0x4c>)
{ 
 800ef62:	b570      	push	{r4, r5, r6, lr}
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800ef64:	2200      	movs	r2, #0
{ 
 800ef66:	4605      	mov	r5, r0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800ef68:	61da      	str	r2, [r3, #28]
  tickstart = HAL_GetTick();
 800ef6a:	f7ff faa7 	bl	800e4bc <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800ef6e:	4c10      	ldr	r4, [pc, #64]	; (800efb0 <FLASH_WaitForLastOperation+0x50>)
  tickstart = HAL_GetTick();
 800ef70:	4606      	mov	r6, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800ef72:	e001      	b.n	800ef78 <FLASH_WaitForLastOperation+0x18>
    if(Timeout != HAL_MAX_DELAY)
 800ef74:	1c69      	adds	r1, r5, #1
 800ef76:	d10d      	bne.n	800ef94 <FLASH_WaitForLastOperation+0x34>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800ef78:	68e3      	ldr	r3, [r4, #12]
 800ef7a:	03da      	lsls	r2, r3, #15
 800ef7c:	d4fa      	bmi.n	800ef74 <FLASH_WaitForLastOperation+0x14>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800ef7e:	68e3      	ldr	r3, [r4, #12]
 800ef80:	07db      	lsls	r3, r3, #31
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800ef82:	bf44      	itt	mi
 800ef84:	2301      	movmi	r3, #1
 800ef86:	60e3      	strmi	r3, [r4, #12]
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800ef88:	4b09      	ldr	r3, [pc, #36]	; (800efb0 <FLASH_WaitForLastOperation+0x50>)
 800ef8a:	68d8      	ldr	r0, [r3, #12]
 800ef8c:	f010 00f2 	ands.w	r0, r0, #242	; 0xf2
 800ef90:	d108      	bne.n	800efa4 <FLASH_WaitForLastOperation+0x44>
}  
 800ef92:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800ef94:	b125      	cbz	r5, 800efa0 <FLASH_WaitForLastOperation+0x40>
 800ef96:	f7ff fa91 	bl	800e4bc <HAL_GetTick>
 800ef9a:	1b80      	subs	r0, r0, r6
 800ef9c:	42a8      	cmp	r0, r5
 800ef9e:	d9eb      	bls.n	800ef78 <FLASH_WaitForLastOperation+0x18>
        return HAL_TIMEOUT;
 800efa0:	2003      	movs	r0, #3
}  
 800efa2:	bd70      	pop	{r4, r5, r6, pc}
    FLASH_SetErrorCode();
 800efa4:	f7ff ff82 	bl	800eeac <FLASH_SetErrorCode>
    return HAL_ERROR;
 800efa8:	2001      	movs	r0, #1
}  
 800efaa:	bd70      	pop	{r4, r5, r6, pc}
 800efac:	200011d8 	.word	0x200011d8
 800efb0:	40023c00 	.word	0x40023c00

0800efb4 <FLASH_Erase_Sector>:

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800efb4:	b139      	cbz	r1, 800efc6 <FLASH_Erase_Sector+0x12>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800efb6:	2901      	cmp	r1, #1
 800efb8:	d01c      	beq.n	800eff4 <FLASH_Erase_Sector+0x40>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800efba:	2902      	cmp	r1, #2
  {
    tmp_psize = FLASH_PSIZE_WORD;
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800efbc:	bf0c      	ite	eq
 800efbe:	f44f 7100 	moveq.w	r1, #512	; 0x200
 800efc2:	f44f 7140 	movne.w	r1, #768	; 0x300
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800efc6:	4b0d      	ldr	r3, [pc, #52]	; (800effc <FLASH_Erase_Sector+0x48>)
 800efc8:	691a      	ldr	r2, [r3, #16]
 800efca:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800efce:	611a      	str	r2, [r3, #16]
  FLASH->CR |= tmp_psize;
 800efd0:	691a      	ldr	r2, [r3, #16]
 800efd2:	4311      	orrs	r1, r2
 800efd4:	6119      	str	r1, [r3, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800efd6:	691a      	ldr	r2, [r3, #16]
 800efd8:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800efdc:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800efde:	691a      	ldr	r2, [r3, #16]
 800efe0:	f042 0202 	orr.w	r2, r2, #2
 800efe4:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3
 800efe8:	6118      	str	r0, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800efea:	691a      	ldr	r2, [r3, #16]
 800efec:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800eff0:	611a      	str	r2, [r3, #16]
}
 800eff2:	4770      	bx	lr
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800eff4:	f44f 7180 	mov.w	r1, #256	; 0x100
 800eff8:	e7e5      	b.n	800efc6 <FLASH_Erase_Sector+0x12>
 800effa:	bf00      	nop
 800effc:	40023c00 	.word	0x40023c00

0800f000 <FLASH_FlushCaches>:
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 800f000:	4b14      	ldr	r3, [pc, #80]	; (800f054 <FLASH_FlushCaches+0x54>)
 800f002:	681a      	ldr	r2, [r3, #0]
 800f004:	0591      	lsls	r1, r2, #22
 800f006:	d50f      	bpl.n	800f028 <FLASH_FlushCaches+0x28>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800f008:	681a      	ldr	r2, [r3, #0]
 800f00a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800f00e:	601a      	str	r2, [r3, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800f010:	681a      	ldr	r2, [r3, #0]
 800f012:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f016:	601a      	str	r2, [r3, #0]
 800f018:	681a      	ldr	r2, [r3, #0]
 800f01a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800f01e:	601a      	str	r2, [r3, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800f020:	681a      	ldr	r2, [r3, #0]
 800f022:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800f026:	601a      	str	r2, [r3, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 800f028:	4b0a      	ldr	r3, [pc, #40]	; (800f054 <FLASH_FlushCaches+0x54>)
 800f02a:	681a      	ldr	r2, [r3, #0]
 800f02c:	0552      	lsls	r2, r2, #21
 800f02e:	d50f      	bpl.n	800f050 <FLASH_FlushCaches+0x50>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800f030:	681a      	ldr	r2, [r3, #0]
 800f032:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f036:	601a      	str	r2, [r3, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800f038:	681a      	ldr	r2, [r3, #0]
 800f03a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800f03e:	601a      	str	r2, [r3, #0]
 800f040:	681a      	ldr	r2, [r3, #0]
 800f042:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800f046:	601a      	str	r2, [r3, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800f048:	681a      	ldr	r2, [r3, #0]
 800f04a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800f04e:	601a      	str	r2, [r3, #0]
  }
}
 800f050:	4770      	bx	lr
 800f052:	bf00      	nop
 800f054:	40023c00 	.word	0x40023c00

0800f058 <HAL_FLASHEx_Erase>:
{
 800f058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 800f05c:	4e2d      	ldr	r6, [pc, #180]	; (800f114 <HAL_FLASHEx_Erase+0xbc>)
 800f05e:	7e33      	ldrb	r3, [r6, #24]
 800f060:	2b01      	cmp	r3, #1
 800f062:	d038      	beq.n	800f0d6 <HAL_FLASHEx_Erase+0x7e>
 800f064:	2301      	movs	r3, #1
 800f066:	4604      	mov	r4, r0
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800f068:	f24c 3050 	movw	r0, #50000	; 0xc350
 800f06c:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 800f06e:	7633      	strb	r3, [r6, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800f070:	f7ff ff76 	bl	800ef60 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 800f074:	4607      	mov	r7, r0
 800f076:	bb48      	cbnz	r0, 800f0cc <HAL_FLASHEx_Erase+0x74>
    *SectorError = 0xFFFFFFFFU;
 800f078:	f04f 33ff 	mov.w	r3, #4294967295
 800f07c:	f8c8 3000 	str.w	r3, [r8]
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800f080:	6823      	ldr	r3, [r4, #0]
 800f082:	2b01      	cmp	r3, #1
 800f084:	d02b      	beq.n	800f0de <HAL_FLASHEx_Erase+0x86>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800f086:	e9d4 5302 	ldrd	r5, r3, [r4, #8]
 800f08a:	442b      	add	r3, r5
 800f08c:	429d      	cmp	r5, r3
 800f08e:	d21b      	bcs.n	800f0c8 <HAL_FLASHEx_Erase+0x70>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 800f090:	f8df 9084 	ldr.w	r9, [pc, #132]	; 800f118 <HAL_FLASHEx_Erase+0xc0>
 800f094:	e005      	b.n	800f0a2 <HAL_FLASHEx_Erase+0x4a>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800f096:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 800f09a:	3501      	adds	r5, #1
 800f09c:	4413      	add	r3, r2
 800f09e:	42ab      	cmp	r3, r5
 800f0a0:	d912      	bls.n	800f0c8 <HAL_FLASHEx_Erase+0x70>
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800f0a2:	7c21      	ldrb	r1, [r4, #16]
 800f0a4:	4628      	mov	r0, r5
 800f0a6:	f7ff ff85 	bl	800efb4 <FLASH_Erase_Sector>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800f0aa:	f24c 3050 	movw	r0, #50000	; 0xc350
 800f0ae:	f7ff ff57 	bl	800ef60 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 800f0b2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f0b6:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800f0ba:	f8c9 3010 	str.w	r3, [r9, #16]
        if(status != HAL_OK) 
 800f0be:	2800      	cmp	r0, #0
 800f0c0:	d0e9      	beq.n	800f096 <HAL_FLASHEx_Erase+0x3e>
          *SectorError = index;
 800f0c2:	f8c8 5000 	str.w	r5, [r8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800f0c6:	4607      	mov	r7, r0
    FLASH_FlushCaches();    
 800f0c8:	f7ff ff9a 	bl	800f000 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 800f0cc:	2300      	movs	r3, #0
 800f0ce:	7633      	strb	r3, [r6, #24]
}
 800f0d0:	4638      	mov	r0, r7
 800f0d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(&pFlash);
 800f0d6:	2702      	movs	r7, #2
}
 800f0d8:	4638      	mov	r0, r7
 800f0da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800f0de:	4d0e      	ldr	r5, [pc, #56]	; (800f118 <HAL_FLASHEx_Erase+0xc0>)
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800f0e0:	6923      	ldr	r3, [r4, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800f0e2:	692a      	ldr	r2, [r5, #16]
 800f0e4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800f0e8:	612a      	str	r2, [r5, #16]
  FLASH->CR |= FLASH_CR_MER;
 800f0ea:	692a      	ldr	r2, [r5, #16]
 800f0ec:	f042 0204 	orr.w	r2, r2, #4
 800f0f0:	612a      	str	r2, [r5, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 800f0f2:	692a      	ldr	r2, [r5, #16]
 800f0f4:	021b      	lsls	r3, r3, #8
 800f0f6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800f0fa:	b29b      	uxth	r3, r3
 800f0fc:	4313      	orrs	r3, r2
 800f0fe:	612b      	str	r3, [r5, #16]
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800f100:	f24c 3050 	movw	r0, #50000	; 0xc350
 800f104:	f7ff ff2c 	bl	800ef60 <FLASH_WaitForLastOperation>
      FLASH->CR &= (~FLASH_MER_BIT);
 800f108:	692b      	ldr	r3, [r5, #16]
 800f10a:	f023 0304 	bic.w	r3, r3, #4
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800f10e:	4607      	mov	r7, r0
      FLASH->CR &= (~FLASH_MER_BIT);
 800f110:	612b      	str	r3, [r5, #16]
 800f112:	e7d9      	b.n	800f0c8 <HAL_FLASHEx_Erase+0x70>
 800f114:	200011d8 	.word	0x200011d8
 800f118:	40023c00 	.word	0x40023c00

0800f11c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800f11c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800f120:	f8d1 8000 	ldr.w	r8, [r1]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800f124:	f8df e1f4 	ldr.w	lr, [pc, #500]	; 800f31c <HAL_GPIO_Init+0x200>
{
 800f128:	b083      	sub	sp, #12
  for(position = 0U; position < GPIO_NUMBER; position++)
 800f12a:	2400      	movs	r4, #0
 800f12c:	e003      	b.n	800f136 <HAL_GPIO_Init+0x1a>
 800f12e:	3401      	adds	r4, #1
 800f130:	2c10      	cmp	r4, #16
 800f132:	f000 808c 	beq.w	800f24e <HAL_GPIO_Init+0x132>
    ioposition = 0x01U << position;
 800f136:	2301      	movs	r3, #1
 800f138:	40a3      	lsls	r3, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800f13a:	ea08 0203 	and.w	r2, r8, r3
    if(iocurrent == ioposition)
 800f13e:	4293      	cmp	r3, r2
 800f140:	d1f5      	bne.n	800f12e <HAL_GPIO_Init+0x12>
 800f142:	e9d1 6501 	ldrd	r6, r5, [r1, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800f146:	f026 0910 	bic.w	r9, r6, #16
 800f14a:	ea4f 0c44 	mov.w	ip, r4, lsl #1
 800f14e:	2303      	movs	r3, #3
 800f150:	f109 37ff 	add.w	r7, r9, #4294967295
 800f154:	fa03 f30c 	lsl.w	r3, r3, ip
 800f158:	2f01      	cmp	r7, #1
 800f15a:	ea6f 0303 	mvn.w	r3, r3
 800f15e:	fa05 f50c 	lsl.w	r5, r5, ip
 800f162:	d977      	bls.n	800f254 <HAL_GPIO_Init+0x138>
      temp = GPIOx->PUPDR;
 800f164:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800f166:	401f      	ands	r7, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800f168:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 800f16a:	60c5      	str	r5, [r0, #12]
      temp = GPIOx->MODER;
 800f16c:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800f16e:	f006 0503 	and.w	r5, r6, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800f172:	401f      	ands	r7, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800f174:	fa05 f30c 	lsl.w	r3, r5, ip
 800f178:	433b      	orrs	r3, r7
      GPIOx->MODER = temp;
 800f17a:	6003      	str	r3, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800f17c:	00f3      	lsls	r3, r6, #3
 800f17e:	d5d6      	bpl.n	800f12e <HAL_GPIO_Init+0x12>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800f180:	4d5f      	ldr	r5, [pc, #380]	; (800f300 <HAL_GPIO_Init+0x1e4>)
 800f182:	2300      	movs	r3, #0
 800f184:	9301      	str	r3, [sp, #4]
 800f186:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800f188:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800f18c:	646b      	str	r3, [r5, #68]	; 0x44
 800f18e:	6c6d      	ldr	r5, [r5, #68]	; 0x44
 800f190:	f024 0303 	bic.w	r3, r4, #3
 800f194:	f405 4580 	and.w	r5, r5, #16384	; 0x4000
 800f198:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800f19c:	9501      	str	r5, [sp, #4]
 800f19e:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800f1a2:	f004 0503 	and.w	r5, r4, #3
 800f1a6:	ea4f 0985 	mov.w	r9, r5, lsl #2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800f1aa:	4d56      	ldr	r5, [pc, #344]	; (800f304 <HAL_GPIO_Init+0x1e8>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800f1ac:	9f01      	ldr	r7, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 800f1ae:	f8d3 c008 	ldr.w	ip, [r3, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800f1b2:	270f      	movs	r7, #15
 800f1b4:	fa07 f709 	lsl.w	r7, r7, r9
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800f1b8:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800f1ba:	ea2c 0707 	bic.w	r7, ip, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800f1be:	d01f      	beq.n	800f200 <HAL_GPIO_Init+0xe4>
 800f1c0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800f1c4:	42a8      	cmp	r0, r5
 800f1c6:	d076      	beq.n	800f2b6 <HAL_GPIO_Init+0x19a>
 800f1c8:	4d4f      	ldr	r5, [pc, #316]	; (800f308 <HAL_GPIO_Init+0x1ec>)
 800f1ca:	42a8      	cmp	r0, r5
 800f1cc:	d079      	beq.n	800f2c2 <HAL_GPIO_Init+0x1a6>
 800f1ce:	4d4f      	ldr	r5, [pc, #316]	; (800f30c <HAL_GPIO_Init+0x1f0>)
 800f1d0:	42a8      	cmp	r0, r5
 800f1d2:	d07c      	beq.n	800f2ce <HAL_GPIO_Init+0x1b2>
 800f1d4:	4d4e      	ldr	r5, [pc, #312]	; (800f310 <HAL_GPIO_Init+0x1f4>)
 800f1d6:	42a8      	cmp	r0, r5
 800f1d8:	d07f      	beq.n	800f2da <HAL_GPIO_Init+0x1be>
 800f1da:	4d4e      	ldr	r5, [pc, #312]	; (800f314 <HAL_GPIO_Init+0x1f8>)
 800f1dc:	42a8      	cmp	r0, r5
 800f1de:	f000 8082 	beq.w	800f2e6 <HAL_GPIO_Init+0x1ca>
 800f1e2:	4d4d      	ldr	r5, [pc, #308]	; (800f318 <HAL_GPIO_Init+0x1fc>)
 800f1e4:	42a8      	cmp	r0, r5
 800f1e6:	f000 8084 	beq.w	800f2f2 <HAL_GPIO_Init+0x1d6>
 800f1ea:	f8df c134 	ldr.w	ip, [pc, #308]	; 800f320 <HAL_GPIO_Init+0x204>
 800f1ee:	4560      	cmp	r0, ip
 800f1f0:	bf0c      	ite	eq
 800f1f2:	f04f 0c07 	moveq.w	ip, #7
 800f1f6:	f04f 0c08 	movne.w	ip, #8
 800f1fa:	fa0c f509 	lsl.w	r5, ip, r9
 800f1fe:	432f      	orrs	r7, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 800f200:	609f      	str	r7, [r3, #8]
        temp = EXTI->IMR;
 800f202:	f8de 3000 	ldr.w	r3, [lr]
        temp &= ~((uint32_t)iocurrent);
 800f206:	43d5      	mvns	r5, r2
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800f208:	03f7      	lsls	r7, r6, #15
        temp &= ~((uint32_t)iocurrent);
 800f20a:	bf54      	ite	pl
 800f20c:	402b      	andpl	r3, r5
        {
          temp |= iocurrent;
 800f20e:	4313      	orrmi	r3, r2
        }
        EXTI->IMR = temp;
 800f210:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 800f214:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800f218:	03b7      	lsls	r7, r6, #14
        temp &= ~((uint32_t)iocurrent);
 800f21a:	bf54      	ite	pl
 800f21c:	402b      	andpl	r3, r5
        {
          temp |= iocurrent;
 800f21e:	4313      	orrmi	r3, r2
        }
        EXTI->EMR = temp;
 800f220:	f8ce 3004 	str.w	r3, [lr, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800f224:	f8de 3008 	ldr.w	r3, [lr, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800f228:	02f7      	lsls	r7, r6, #11
        temp &= ~((uint32_t)iocurrent);
 800f22a:	bf54      	ite	pl
 800f22c:	402b      	andpl	r3, r5
        {
          temp |= iocurrent;
 800f22e:	4313      	orrmi	r3, r2
        }
        EXTI->RTSR = temp;
 800f230:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 800f234:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800f238:	02b6      	lsls	r6, r6, #10
  for(position = 0U; position < GPIO_NUMBER; position++)
 800f23a:	f104 0401 	add.w	r4, r4, #1
        temp &= ~((uint32_t)iocurrent);
 800f23e:	bf54      	ite	pl
 800f240:	402b      	andpl	r3, r5
        {
          temp |= iocurrent;
 800f242:	4313      	orrmi	r3, r2
  for(position = 0U; position < GPIO_NUMBER; position++)
 800f244:	2c10      	cmp	r4, #16
        }
        EXTI->FTSR = temp;
 800f246:	f8ce 300c 	str.w	r3, [lr, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800f24a:	f47f af74 	bne.w	800f136 <HAL_GPIO_Init+0x1a>
      }
    }
  }
}
 800f24e:	b003      	add	sp, #12
 800f250:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR; 
 800f254:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800f256:	ea07 0a03 	and.w	sl, r7, r3
        temp |= (GPIO_Init->Speed << (position * 2U));
 800f25a:	68cf      	ldr	r7, [r1, #12]
 800f25c:	fa07 f70c 	lsl.w	r7, r7, ip
 800f260:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 800f264:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800f266:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800f26a:	f3c6 1700 	ubfx	r7, r6, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800f26e:	ea2a 0a02 	bic.w	sl, sl, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800f272:	40a7      	lsls	r7, r4
 800f274:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OTYPER = temp;
 800f278:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 800f27a:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800f27c:	401f      	ands	r7, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800f27e:	433d      	orrs	r5, r7
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800f280:	f1b9 0f02 	cmp.w	r9, #2
      GPIOx->PUPDR = temp;
 800f284:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800f286:	f47f af71 	bne.w	800f16c <HAL_GPIO_Init+0x50>
        temp = GPIOx->AFR[position >> 3U];
 800f28a:	ea4f 09d4 	mov.w	r9, r4, lsr #3
 800f28e:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800f292:	f004 0707 	and.w	r7, r4, #7
        temp = GPIOx->AFR[position >> 3U];
 800f296:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800f29a:	00bf      	lsls	r7, r7, #2
 800f29c:	f04f 0b0f 	mov.w	fp, #15
 800f2a0:	fa0b fb07 	lsl.w	fp, fp, r7
 800f2a4:	ea25 0a0b 	bic.w	sl, r5, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800f2a8:	690d      	ldr	r5, [r1, #16]
 800f2aa:	40bd      	lsls	r5, r7
 800f2ac:	ea45 050a 	orr.w	r5, r5, sl
        GPIOx->AFR[position >> 3U] = temp;
 800f2b0:	f8c9 5020 	str.w	r5, [r9, #32]
 800f2b4:	e75a      	b.n	800f16c <HAL_GPIO_Init+0x50>
 800f2b6:	f04f 0c01 	mov.w	ip, #1
 800f2ba:	fa0c f509 	lsl.w	r5, ip, r9
 800f2be:	432f      	orrs	r7, r5
 800f2c0:	e79e      	b.n	800f200 <HAL_GPIO_Init+0xe4>
 800f2c2:	f04f 0c02 	mov.w	ip, #2
 800f2c6:	fa0c f509 	lsl.w	r5, ip, r9
 800f2ca:	432f      	orrs	r7, r5
 800f2cc:	e798      	b.n	800f200 <HAL_GPIO_Init+0xe4>
 800f2ce:	f04f 0c03 	mov.w	ip, #3
 800f2d2:	fa0c f509 	lsl.w	r5, ip, r9
 800f2d6:	432f      	orrs	r7, r5
 800f2d8:	e792      	b.n	800f200 <HAL_GPIO_Init+0xe4>
 800f2da:	f04f 0c04 	mov.w	ip, #4
 800f2de:	fa0c f509 	lsl.w	r5, ip, r9
 800f2e2:	432f      	orrs	r7, r5
 800f2e4:	e78c      	b.n	800f200 <HAL_GPIO_Init+0xe4>
 800f2e6:	f04f 0c05 	mov.w	ip, #5
 800f2ea:	fa0c f509 	lsl.w	r5, ip, r9
 800f2ee:	432f      	orrs	r7, r5
 800f2f0:	e786      	b.n	800f200 <HAL_GPIO_Init+0xe4>
 800f2f2:	f04f 0c06 	mov.w	ip, #6
 800f2f6:	fa0c f509 	lsl.w	r5, ip, r9
 800f2fa:	432f      	orrs	r7, r5
 800f2fc:	e780      	b.n	800f200 <HAL_GPIO_Init+0xe4>
 800f2fe:	bf00      	nop
 800f300:	40023800 	.word	0x40023800
 800f304:	40020000 	.word	0x40020000
 800f308:	40020800 	.word	0x40020800
 800f30c:	40020c00 	.word	0x40020c00
 800f310:	40021000 	.word	0x40021000
 800f314:	40021400 	.word	0x40021400
 800f318:	40021800 	.word	0x40021800
 800f31c:	40013c00 	.word	0x40013c00
 800f320:	40021c00 	.word	0x40021c00

0800f324 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800f324:	b902      	cbnz	r2, 800f328 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800f326:	0409      	lsls	r1, r1, #16
 800f328:	6181      	str	r1, [r0, #24]
  }
}
 800f32a:	4770      	bx	lr

0800f32c <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800f32c:	4a04      	ldr	r2, [pc, #16]	; (800f340 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 800f32e:	6951      	ldr	r1, [r2, #20]
 800f330:	4201      	tst	r1, r0
 800f332:	d100      	bne.n	800f336 <HAL_GPIO_EXTI_IRQHandler+0xa>
 800f334:	4770      	bx	lr
{
 800f336:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800f338:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800f33a:	f7fe ff6f 	bl	800e21c <HAL_GPIO_EXTI_Callback>
  }
}
 800f33e:	bd08      	pop	{r3, pc}
 800f340:	40013c00 	.word	0x40013c00

0800f344 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800f344:	2800      	cmp	r0, #0
 800f346:	f000 8132 	beq.w	800f5ae <HAL_RCC_OscConfig+0x26a>
{
 800f34a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800f34e:	6803      	ldr	r3, [r0, #0]
 800f350:	07dd      	lsls	r5, r3, #31
{
 800f352:	b082      	sub	sp, #8
 800f354:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800f356:	d52f      	bpl.n	800f3b8 <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800f358:	49ac      	ldr	r1, [pc, #688]	; (800f60c <HAL_RCC_OscConfig+0x2c8>)
 800f35a:	688a      	ldr	r2, [r1, #8]
 800f35c:	f002 020c 	and.w	r2, r2, #12
 800f360:	2a04      	cmp	r2, #4
 800f362:	f000 80ea 	beq.w	800f53a <HAL_RCC_OscConfig+0x1f6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800f366:	688a      	ldr	r2, [r1, #8]
 800f368:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800f36c:	2a08      	cmp	r2, #8
 800f36e:	f000 80e0 	beq.w	800f532 <HAL_RCC_OscConfig+0x1ee>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800f372:	6863      	ldr	r3, [r4, #4]
 800f374:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f378:	f000 80e9 	beq.w	800f54e <HAL_RCC_OscConfig+0x20a>
 800f37c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800f380:	f000 8178 	beq.w	800f674 <HAL_RCC_OscConfig+0x330>
 800f384:	4da1      	ldr	r5, [pc, #644]	; (800f60c <HAL_RCC_OscConfig+0x2c8>)
 800f386:	682a      	ldr	r2, [r5, #0]
 800f388:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800f38c:	602a      	str	r2, [r5, #0]
 800f38e:	682a      	ldr	r2, [r5, #0]
 800f390:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800f394:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800f396:	2b00      	cmp	r3, #0
 800f398:	f040 80de 	bne.w	800f558 <HAL_RCC_OscConfig+0x214>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800f39c:	f7ff f88e 	bl	800e4bc <HAL_GetTick>
 800f3a0:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800f3a2:	e005      	b.n	800f3b0 <HAL_RCC_OscConfig+0x6c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800f3a4:	f7ff f88a 	bl	800e4bc <HAL_GetTick>
 800f3a8:	1b80      	subs	r0, r0, r6
 800f3aa:	2864      	cmp	r0, #100	; 0x64
 800f3ac:	f200 80f2 	bhi.w	800f594 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800f3b0:	682b      	ldr	r3, [r5, #0]
 800f3b2:	039b      	lsls	r3, r3, #14
 800f3b4:	d4f6      	bmi.n	800f3a4 <HAL_RCC_OscConfig+0x60>
 800f3b6:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800f3b8:	079f      	lsls	r7, r3, #30
 800f3ba:	d475      	bmi.n	800f4a8 <HAL_RCC_OscConfig+0x164>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800f3bc:	071a      	lsls	r2, r3, #28
 800f3be:	d515      	bpl.n	800f3ec <HAL_RCC_OscConfig+0xa8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800f3c0:	6963      	ldr	r3, [r4, #20]
 800f3c2:	2b00      	cmp	r3, #0
 800f3c4:	f000 80a5 	beq.w	800f512 <HAL_RCC_OscConfig+0x1ce>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800f3c8:	4b91      	ldr	r3, [pc, #580]	; (800f610 <HAL_RCC_OscConfig+0x2cc>)

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800f3ca:	4d90      	ldr	r5, [pc, #576]	; (800f60c <HAL_RCC_OscConfig+0x2c8>)
      __HAL_RCC_LSI_ENABLE();
 800f3cc:	2201      	movs	r2, #1
 800f3ce:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800f3d0:	f7ff f874 	bl	800e4bc <HAL_GetTick>
 800f3d4:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800f3d6:	e005      	b.n	800f3e4 <HAL_RCC_OscConfig+0xa0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800f3d8:	f7ff f870 	bl	800e4bc <HAL_GetTick>
 800f3dc:	1b80      	subs	r0, r0, r6
 800f3de:	2802      	cmp	r0, #2
 800f3e0:	f200 80d8 	bhi.w	800f594 <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800f3e4:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800f3e6:	079b      	lsls	r3, r3, #30
 800f3e8:	d5f6      	bpl.n	800f3d8 <HAL_RCC_OscConfig+0x94>
 800f3ea:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800f3ec:	0758      	lsls	r0, r3, #29
 800f3ee:	d53b      	bpl.n	800f468 <HAL_RCC_OscConfig+0x124>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800f3f0:	4a86      	ldr	r2, [pc, #536]	; (800f60c <HAL_RCC_OscConfig+0x2c8>)
 800f3f2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800f3f4:	f013 5380 	ands.w	r3, r3, #268435456	; 0x10000000
 800f3f8:	f040 80db 	bne.w	800f5b2 <HAL_RCC_OscConfig+0x26e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800f3fc:	9301      	str	r3, [sp, #4]
 800f3fe:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800f400:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f404:	6413      	str	r3, [r2, #64]	; 0x40
 800f406:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800f408:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800f40c:	9301      	str	r3, [sp, #4]
 800f40e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800f410:	2601      	movs	r6, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800f412:	4d80      	ldr	r5, [pc, #512]	; (800f614 <HAL_RCC_OscConfig+0x2d0>)
 800f414:	682a      	ldr	r2, [r5, #0]
 800f416:	05d1      	lsls	r1, r2, #23
 800f418:	f140 80ac 	bpl.w	800f574 <HAL_RCC_OscConfig+0x230>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800f41c:	68a3      	ldr	r3, [r4, #8]
 800f41e:	2b01      	cmp	r3, #1
 800f420:	f000 80c9 	beq.w	800f5b6 <HAL_RCC_OscConfig+0x272>
 800f424:	2b05      	cmp	r3, #5
 800f426:	f000 812f 	beq.w	800f688 <HAL_RCC_OscConfig+0x344>
 800f42a:	4d78      	ldr	r5, [pc, #480]	; (800f60c <HAL_RCC_OscConfig+0x2c8>)
 800f42c:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 800f42e:	f022 0201 	bic.w	r2, r2, #1
 800f432:	672a      	str	r2, [r5, #112]	; 0x70
 800f434:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 800f436:	f022 0204 	bic.w	r2, r2, #4
 800f43a:	672a      	str	r2, [r5, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800f43c:	2b00      	cmp	r3, #0
 800f43e:	f040 80bf 	bne.w	800f5c0 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800f442:	f7ff f83b 	bl	800e4bc <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800f446:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800f44a:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800f44c:	e006      	b.n	800f45c <HAL_RCC_OscConfig+0x118>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800f44e:	f7ff f835 	bl	800e4bc <HAL_GetTick>
 800f452:	eba0 0008 	sub.w	r0, r0, r8
 800f456:	42b8      	cmp	r0, r7
 800f458:	f200 809c 	bhi.w	800f594 <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800f45c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800f45e:	0798      	lsls	r0, r3, #30
 800f460:	d4f5      	bmi.n	800f44e <HAL_RCC_OscConfig+0x10a>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800f462:	2e00      	cmp	r6, #0
 800f464:	f040 80dc 	bne.w	800f620 <HAL_RCC_OscConfig+0x2dc>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800f468:	69a0      	ldr	r0, [r4, #24]
 800f46a:	b1c8      	cbz	r0, 800f4a0 <HAL_RCC_OscConfig+0x15c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800f46c:	4d67      	ldr	r5, [pc, #412]	; (800f60c <HAL_RCC_OscConfig+0x2c8>)
 800f46e:	68aa      	ldr	r2, [r5, #8]
 800f470:	f002 020c 	and.w	r2, r2, #12
 800f474:	2a08      	cmp	r2, #8
 800f476:	f000 80d9 	beq.w	800f62c <HAL_RCC_OscConfig+0x2e8>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800f47a:	4a67      	ldr	r2, [pc, #412]	; (800f618 <HAL_RCC_OscConfig+0x2d4>)
 800f47c:	2100      	movs	r1, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800f47e:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 800f480:	6011      	str	r1, [r2, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800f482:	f000 810b 	beq.w	800f69c <HAL_RCC_OscConfig+0x358>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800f486:	f7ff f819 	bl	800e4bc <HAL_GetTick>

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f48a:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 800f48c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f48e:	e004      	b.n	800f49a <HAL_RCC_OscConfig+0x156>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800f490:	f7ff f814 	bl	800e4bc <HAL_GetTick>
 800f494:	1b40      	subs	r0, r0, r5
 800f496:	2802      	cmp	r0, #2
 800f498:	d87c      	bhi.n	800f594 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f49a:	6823      	ldr	r3, [r4, #0]
 800f49c:	019b      	lsls	r3, r3, #6
 800f49e:	d4f7      	bmi.n	800f490 <HAL_RCC_OscConfig+0x14c>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 800f4a0:	2000      	movs	r0, #0
}
 800f4a2:	b002      	add	sp, #8
 800f4a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800f4a8:	4a58      	ldr	r2, [pc, #352]	; (800f60c <HAL_RCC_OscConfig+0x2c8>)
 800f4aa:	6891      	ldr	r1, [r2, #8]
 800f4ac:	f011 0f0c 	tst.w	r1, #12
 800f4b0:	d024      	beq.n	800f4fc <HAL_RCC_OscConfig+0x1b8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800f4b2:	6891      	ldr	r1, [r2, #8]
 800f4b4:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800f4b8:	2908      	cmp	r1, #8
 800f4ba:	d01c      	beq.n	800f4f6 <HAL_RCC_OscConfig+0x1b2>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800f4bc:	68e3      	ldr	r3, [r4, #12]
 800f4be:	2b00      	cmp	r3, #0
 800f4c0:	f000 8092 	beq.w	800f5e8 <HAL_RCC_OscConfig+0x2a4>
        __HAL_RCC_HSI_ENABLE();
 800f4c4:	4b55      	ldr	r3, [pc, #340]	; (800f61c <HAL_RCC_OscConfig+0x2d8>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800f4c6:	4d51      	ldr	r5, [pc, #324]	; (800f60c <HAL_RCC_OscConfig+0x2c8>)
        __HAL_RCC_HSI_ENABLE();
 800f4c8:	2201      	movs	r2, #1
 800f4ca:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800f4cc:	f7fe fff6 	bl	800e4bc <HAL_GetTick>
 800f4d0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800f4d2:	e004      	b.n	800f4de <HAL_RCC_OscConfig+0x19a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800f4d4:	f7fe fff2 	bl	800e4bc <HAL_GetTick>
 800f4d8:	1b80      	subs	r0, r0, r6
 800f4da:	2802      	cmp	r0, #2
 800f4dc:	d85a      	bhi.n	800f594 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800f4de:	682b      	ldr	r3, [r5, #0]
 800f4e0:	0798      	lsls	r0, r3, #30
 800f4e2:	d5f7      	bpl.n	800f4d4 <HAL_RCC_OscConfig+0x190>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800f4e4:	682b      	ldr	r3, [r5, #0]
 800f4e6:	6922      	ldr	r2, [r4, #16]
 800f4e8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800f4ec:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800f4f0:	602b      	str	r3, [r5, #0]
 800f4f2:	6823      	ldr	r3, [r4, #0]
 800f4f4:	e762      	b.n	800f3bc <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800f4f6:	6852      	ldr	r2, [r2, #4]
 800f4f8:	0256      	lsls	r6, r2, #9
 800f4fa:	d4df      	bmi.n	800f4bc <HAL_RCC_OscConfig+0x178>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800f4fc:	4a43      	ldr	r2, [pc, #268]	; (800f60c <HAL_RCC_OscConfig+0x2c8>)
 800f4fe:	6812      	ldr	r2, [r2, #0]
 800f500:	0795      	lsls	r5, r2, #30
 800f502:	d54b      	bpl.n	800f59c <HAL_RCC_OscConfig+0x258>
 800f504:	68e2      	ldr	r2, [r4, #12]
 800f506:	2a01      	cmp	r2, #1
 800f508:	d048      	beq.n	800f59c <HAL_RCC_OscConfig+0x258>
        return HAL_ERROR;
 800f50a:	2001      	movs	r0, #1
}
 800f50c:	b002      	add	sp, #8
 800f50e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 800f512:	4a3f      	ldr	r2, [pc, #252]	; (800f610 <HAL_RCC_OscConfig+0x2cc>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800f514:	4d3d      	ldr	r5, [pc, #244]	; (800f60c <HAL_RCC_OscConfig+0x2c8>)
      __HAL_RCC_LSI_DISABLE();
 800f516:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800f518:	f7fe ffd0 	bl	800e4bc <HAL_GetTick>
 800f51c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800f51e:	e004      	b.n	800f52a <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800f520:	f7fe ffcc 	bl	800e4bc <HAL_GetTick>
 800f524:	1b80      	subs	r0, r0, r6
 800f526:	2802      	cmp	r0, #2
 800f528:	d834      	bhi.n	800f594 <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800f52a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800f52c:	079f      	lsls	r7, r3, #30
 800f52e:	d4f7      	bmi.n	800f520 <HAL_RCC_OscConfig+0x1dc>
 800f530:	e75b      	b.n	800f3ea <HAL_RCC_OscConfig+0xa6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800f532:	684a      	ldr	r2, [r1, #4]
 800f534:	0250      	lsls	r0, r2, #9
 800f536:	f57f af1c 	bpl.w	800f372 <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800f53a:	4a34      	ldr	r2, [pc, #208]	; (800f60c <HAL_RCC_OscConfig+0x2c8>)
 800f53c:	6812      	ldr	r2, [r2, #0]
 800f53e:	0391      	lsls	r1, r2, #14
 800f540:	f57f af3a 	bpl.w	800f3b8 <HAL_RCC_OscConfig+0x74>
 800f544:	6862      	ldr	r2, [r4, #4]
 800f546:	2a00      	cmp	r2, #0
 800f548:	f47f af36 	bne.w	800f3b8 <HAL_RCC_OscConfig+0x74>
 800f54c:	e7dd      	b.n	800f50a <HAL_RCC_OscConfig+0x1c6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800f54e:	4a2f      	ldr	r2, [pc, #188]	; (800f60c <HAL_RCC_OscConfig+0x2c8>)
 800f550:	6813      	ldr	r3, [r2, #0]
 800f552:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800f556:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800f558:	f7fe ffb0 	bl	800e4bc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800f55c:	4d2b      	ldr	r5, [pc, #172]	; (800f60c <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 800f55e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800f560:	e004      	b.n	800f56c <HAL_RCC_OscConfig+0x228>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800f562:	f7fe ffab 	bl	800e4bc <HAL_GetTick>
 800f566:	1b80      	subs	r0, r0, r6
 800f568:	2864      	cmp	r0, #100	; 0x64
 800f56a:	d813      	bhi.n	800f594 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800f56c:	682b      	ldr	r3, [r5, #0]
 800f56e:	039a      	lsls	r2, r3, #14
 800f570:	d5f7      	bpl.n	800f562 <HAL_RCC_OscConfig+0x21e>
 800f572:	e720      	b.n	800f3b6 <HAL_RCC_OscConfig+0x72>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800f574:	682a      	ldr	r2, [r5, #0]
 800f576:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800f57a:	602a      	str	r2, [r5, #0]
      tickstart = HAL_GetTick();
 800f57c:	f7fe ff9e 	bl	800e4bc <HAL_GetTick>
 800f580:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800f582:	682b      	ldr	r3, [r5, #0]
 800f584:	05da      	lsls	r2, r3, #23
 800f586:	f53f af49 	bmi.w	800f41c <HAL_RCC_OscConfig+0xd8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800f58a:	f7fe ff97 	bl	800e4bc <HAL_GetTick>
 800f58e:	1bc0      	subs	r0, r0, r7
 800f590:	2802      	cmp	r0, #2
 800f592:	d9f6      	bls.n	800f582 <HAL_RCC_OscConfig+0x23e>
            return HAL_TIMEOUT;
 800f594:	2003      	movs	r0, #3
}
 800f596:	b002      	add	sp, #8
 800f598:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800f59c:	491b      	ldr	r1, [pc, #108]	; (800f60c <HAL_RCC_OscConfig+0x2c8>)
 800f59e:	6920      	ldr	r0, [r4, #16]
 800f5a0:	680a      	ldr	r2, [r1, #0]
 800f5a2:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800f5a6:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 800f5aa:	600a      	str	r2, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800f5ac:	e706      	b.n	800f3bc <HAL_RCC_OscConfig+0x78>
    return HAL_ERROR;
 800f5ae:	2001      	movs	r0, #1
}
 800f5b0:	4770      	bx	lr
    FlagStatus       pwrclkchanged = RESET;
 800f5b2:	2600      	movs	r6, #0
 800f5b4:	e72d      	b.n	800f412 <HAL_RCC_OscConfig+0xce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800f5b6:	4a15      	ldr	r2, [pc, #84]	; (800f60c <HAL_RCC_OscConfig+0x2c8>)
 800f5b8:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800f5ba:	f043 0301 	orr.w	r3, r3, #1
 800f5be:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 800f5c0:	f7fe ff7c 	bl	800e4bc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800f5c4:	4d11      	ldr	r5, [pc, #68]	; (800f60c <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 800f5c6:	4680      	mov	r8, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800f5c8:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800f5cc:	e005      	b.n	800f5da <HAL_RCC_OscConfig+0x296>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800f5ce:	f7fe ff75 	bl	800e4bc <HAL_GetTick>
 800f5d2:	eba0 0008 	sub.w	r0, r0, r8
 800f5d6:	42b8      	cmp	r0, r7
 800f5d8:	d8dc      	bhi.n	800f594 <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800f5da:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800f5dc:	079b      	lsls	r3, r3, #30
 800f5de:	d5f6      	bpl.n	800f5ce <HAL_RCC_OscConfig+0x28a>
    if(pwrclkchanged == SET)
 800f5e0:	2e00      	cmp	r6, #0
 800f5e2:	f43f af41 	beq.w	800f468 <HAL_RCC_OscConfig+0x124>
 800f5e6:	e01b      	b.n	800f620 <HAL_RCC_OscConfig+0x2dc>
        __HAL_RCC_HSI_DISABLE();
 800f5e8:	4a0c      	ldr	r2, [pc, #48]	; (800f61c <HAL_RCC_OscConfig+0x2d8>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800f5ea:	4d08      	ldr	r5, [pc, #32]	; (800f60c <HAL_RCC_OscConfig+0x2c8>)
        __HAL_RCC_HSI_DISABLE();
 800f5ec:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800f5ee:	f7fe ff65 	bl	800e4bc <HAL_GetTick>
 800f5f2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800f5f4:	e004      	b.n	800f600 <HAL_RCC_OscConfig+0x2bc>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800f5f6:	f7fe ff61 	bl	800e4bc <HAL_GetTick>
 800f5fa:	1b80      	subs	r0, r0, r6
 800f5fc:	2802      	cmp	r0, #2
 800f5fe:	d8c9      	bhi.n	800f594 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800f600:	682b      	ldr	r3, [r5, #0]
 800f602:	0799      	lsls	r1, r3, #30
 800f604:	d4f7      	bmi.n	800f5f6 <HAL_RCC_OscConfig+0x2b2>
 800f606:	6823      	ldr	r3, [r4, #0]
 800f608:	e6d8      	b.n	800f3bc <HAL_RCC_OscConfig+0x78>
 800f60a:	bf00      	nop
 800f60c:	40023800 	.word	0x40023800
 800f610:	42470e80 	.word	0x42470e80
 800f614:	40007000 	.word	0x40007000
 800f618:	42470060 	.word	0x42470060
 800f61c:	42470000 	.word	0x42470000
      __HAL_RCC_PWR_CLK_DISABLE();
 800f620:	4a35      	ldr	r2, [pc, #212]	; (800f6f8 <HAL_RCC_OscConfig+0x3b4>)
 800f622:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800f624:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800f628:	6413      	str	r3, [r2, #64]	; 0x40
 800f62a:	e71d      	b.n	800f468 <HAL_RCC_OscConfig+0x124>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800f62c:	2801      	cmp	r0, #1
 800f62e:	f43f af6d 	beq.w	800f50c <HAL_RCC_OscConfig+0x1c8>
        pll_config = RCC->PLLCFGR;
 800f632:	686b      	ldr	r3, [r5, #4]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800f634:	69e2      	ldr	r2, [r4, #28]
 800f636:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
 800f63a:	4291      	cmp	r1, r2
 800f63c:	f47f af65 	bne.w	800f50a <HAL_RCC_OscConfig+0x1c6>
 800f640:	6a22      	ldr	r2, [r4, #32]
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800f642:	f003 013f 	and.w	r1, r3, #63	; 0x3f
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800f646:	4291      	cmp	r1, r2
 800f648:	f47f af5f 	bne.w	800f50a <HAL_RCC_OscConfig+0x1c6>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800f64c:	f647 72c0 	movw	r2, #32704	; 0x7fc0
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800f650:	6a61      	ldr	r1, [r4, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800f652:	401a      	ands	r2, r3
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800f654:	428a      	cmp	r2, r1
 800f656:	f47f af58 	bne.w	800f50a <HAL_RCC_OscConfig+0x1c6>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800f65a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800f65c:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800f660:	4291      	cmp	r1, r2
 800f662:	f47f af52 	bne.w	800f50a <HAL_RCC_OscConfig+0x1c6>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800f666:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800f668:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
    return HAL_ERROR;
 800f66c:	1a18      	subs	r0, r3, r0
 800f66e:	bf18      	it	ne
 800f670:	2001      	movne	r0, #1
 800f672:	e74b      	b.n	800f50c <HAL_RCC_OscConfig+0x1c8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800f674:	4b20      	ldr	r3, [pc, #128]	; (800f6f8 <HAL_RCC_OscConfig+0x3b4>)
 800f676:	681a      	ldr	r2, [r3, #0]
 800f678:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800f67c:	601a      	str	r2, [r3, #0]
 800f67e:	681a      	ldr	r2, [r3, #0]
 800f680:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800f684:	601a      	str	r2, [r3, #0]
 800f686:	e767      	b.n	800f558 <HAL_RCC_OscConfig+0x214>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800f688:	4b1b      	ldr	r3, [pc, #108]	; (800f6f8 <HAL_RCC_OscConfig+0x3b4>)
 800f68a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800f68c:	f042 0204 	orr.w	r2, r2, #4
 800f690:	671a      	str	r2, [r3, #112]	; 0x70
 800f692:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800f694:	f042 0201 	orr.w	r2, r2, #1
 800f698:	671a      	str	r2, [r3, #112]	; 0x70
 800f69a:	e791      	b.n	800f5c0 <HAL_RCC_OscConfig+0x27c>
        tickstart = HAL_GetTick();
 800f69c:	f7fe ff0e 	bl	800e4bc <HAL_GetTick>
 800f6a0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f6a2:	e005      	b.n	800f6b0 <HAL_RCC_OscConfig+0x36c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800f6a4:	f7fe ff0a 	bl	800e4bc <HAL_GetTick>
 800f6a8:	1b80      	subs	r0, r0, r6
 800f6aa:	2802      	cmp	r0, #2
 800f6ac:	f63f af72 	bhi.w	800f594 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f6b0:	682b      	ldr	r3, [r5, #0]
 800f6b2:	0199      	lsls	r1, r3, #6
 800f6b4:	d4f6      	bmi.n	800f6a4 <HAL_RCC_OscConfig+0x360>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800f6b6:	e9d4 3607 	ldrd	r3, r6, [r4, #28]
 800f6ba:	e9d4 0209 	ldrd	r0, r2, [r4, #36]	; 0x24
 800f6be:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f6c0:	4c0d      	ldr	r4, [pc, #52]	; (800f6f8 <HAL_RCC_OscConfig+0x3b4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800f6c2:	4333      	orrs	r3, r6
 800f6c4:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800f6c8:	0852      	lsrs	r2, r2, #1
 800f6ca:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800f6ce:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 800f6d0:	490a      	ldr	r1, [pc, #40]	; (800f6fc <HAL_RCC_OscConfig+0x3b8>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800f6d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 800f6d6:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800f6d8:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800f6da:	600a      	str	r2, [r1, #0]
        tickstart = HAL_GetTick();
 800f6dc:	f7fe feee 	bl	800e4bc <HAL_GetTick>
 800f6e0:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f6e2:	e005      	b.n	800f6f0 <HAL_RCC_OscConfig+0x3ac>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800f6e4:	f7fe feea 	bl	800e4bc <HAL_GetTick>
 800f6e8:	1b40      	subs	r0, r0, r5
 800f6ea:	2802      	cmp	r0, #2
 800f6ec:	f63f af52 	bhi.w	800f594 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f6f0:	6823      	ldr	r3, [r4, #0]
 800f6f2:	019a      	lsls	r2, r3, #6
 800f6f4:	d5f6      	bpl.n	800f6e4 <HAL_RCC_OscConfig+0x3a0>
 800f6f6:	e6d3      	b.n	800f4a0 <HAL_RCC_OscConfig+0x15c>
 800f6f8:	40023800 	.word	0x40023800
 800f6fc:	42470060 	.word	0x42470060

0800f700 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800f700:	4917      	ldr	r1, [pc, #92]	; (800f760 <HAL_RCC_GetSysClockFreq+0x60>)
{
 800f702:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800f704:	688b      	ldr	r3, [r1, #8]
 800f706:	f003 030c 	and.w	r3, r3, #12
 800f70a:	2b04      	cmp	r3, #4
 800f70c:	d01b      	beq.n	800f746 <HAL_RCC_GetSysClockFreq+0x46>
 800f70e:	2b08      	cmp	r3, #8
 800f710:	d117      	bne.n	800f742 <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800f712:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800f714:	684b      	ldr	r3, [r1, #4]
 800f716:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800f71a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800f71e:	d114      	bne.n	800f74a <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800f720:	6849      	ldr	r1, [r1, #4]
 800f722:	4810      	ldr	r0, [pc, #64]	; (800f764 <HAL_RCC_GetSysClockFreq+0x64>)
 800f724:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800f728:	fba1 0100 	umull	r0, r1, r1, r0
 800f72c:	f7f9 f9e4 	bl	8008af8 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800f730:	4b0b      	ldr	r3, [pc, #44]	; (800f760 <HAL_RCC_GetSysClockFreq+0x60>)
 800f732:	685b      	ldr	r3, [r3, #4]
 800f734:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800f738:	3301      	adds	r3, #1
 800f73a:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 800f73c:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800f740:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 800f742:	4808      	ldr	r0, [pc, #32]	; (800f764 <HAL_RCC_GetSysClockFreq+0x64>)
}
 800f744:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 800f746:	4808      	ldr	r0, [pc, #32]	; (800f768 <HAL_RCC_GetSysClockFreq+0x68>)
}
 800f748:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800f74a:	684b      	ldr	r3, [r1, #4]
 800f74c:	4806      	ldr	r0, [pc, #24]	; (800f768 <HAL_RCC_GetSysClockFreq+0x68>)
 800f74e:	f3c3 1388 	ubfx	r3, r3, #6, #9
 800f752:	fba3 0100 	umull	r0, r1, r3, r0
 800f756:	2300      	movs	r3, #0
 800f758:	f7f9 f9ce 	bl	8008af8 <__aeabi_uldivmod>
 800f75c:	e7e8      	b.n	800f730 <HAL_RCC_GetSysClockFreq+0x30>
 800f75e:	bf00      	nop
 800f760:	40023800 	.word	0x40023800
 800f764:	00f42400 	.word	0x00f42400
 800f768:	007a1200 	.word	0x007a1200

0800f76c <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 800f76c:	b160      	cbz	r0, 800f788 <HAL_RCC_ClockConfig+0x1c>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800f76e:	4a49      	ldr	r2, [pc, #292]	; (800f894 <HAL_RCC_ClockConfig+0x128>)
 800f770:	6813      	ldr	r3, [r2, #0]
 800f772:	f003 030f 	and.w	r3, r3, #15
 800f776:	428b      	cmp	r3, r1
 800f778:	d208      	bcs.n	800f78c <HAL_RCC_ClockConfig+0x20>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800f77a:	b2cb      	uxtb	r3, r1
 800f77c:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800f77e:	6813      	ldr	r3, [r2, #0]
 800f780:	f003 030f 	and.w	r3, r3, #15
 800f784:	428b      	cmp	r3, r1
 800f786:	d001      	beq.n	800f78c <HAL_RCC_ClockConfig+0x20>
    return HAL_ERROR;
 800f788:	2001      	movs	r0, #1
}
 800f78a:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800f78c:	6803      	ldr	r3, [r0, #0]
{
 800f78e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800f792:	079d      	lsls	r5, r3, #30
 800f794:	d514      	bpl.n	800f7c0 <HAL_RCC_ClockConfig+0x54>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800f796:	075c      	lsls	r4, r3, #29
 800f798:	d504      	bpl.n	800f7a4 <HAL_RCC_ClockConfig+0x38>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800f79a:	4c3f      	ldr	r4, [pc, #252]	; (800f898 <HAL_RCC_ClockConfig+0x12c>)
 800f79c:	68a2      	ldr	r2, [r4, #8]
 800f79e:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 800f7a2:	60a2      	str	r2, [r4, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800f7a4:	071a      	lsls	r2, r3, #28
 800f7a6:	d504      	bpl.n	800f7b2 <HAL_RCC_ClockConfig+0x46>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800f7a8:	4c3b      	ldr	r4, [pc, #236]	; (800f898 <HAL_RCC_ClockConfig+0x12c>)
 800f7aa:	68a2      	ldr	r2, [r4, #8]
 800f7ac:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 800f7b0:	60a2      	str	r2, [r4, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800f7b2:	4c39      	ldr	r4, [pc, #228]	; (800f898 <HAL_RCC_ClockConfig+0x12c>)
 800f7b4:	6885      	ldr	r5, [r0, #8]
 800f7b6:	68a2      	ldr	r2, [r4, #8]
 800f7b8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800f7bc:	432a      	orrs	r2, r5
 800f7be:	60a2      	str	r2, [r4, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800f7c0:	07df      	lsls	r7, r3, #31
 800f7c2:	4604      	mov	r4, r0
 800f7c4:	460d      	mov	r5, r1
 800f7c6:	d522      	bpl.n	800f80e <HAL_RCC_ClockConfig+0xa2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800f7c8:	6842      	ldr	r2, [r0, #4]
 800f7ca:	2a01      	cmp	r2, #1
 800f7cc:	d057      	beq.n	800f87e <HAL_RCC_ClockConfig+0x112>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800f7ce:	1e93      	subs	r3, r2, #2
 800f7d0:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f7d2:	4b31      	ldr	r3, [pc, #196]	; (800f898 <HAL_RCC_ClockConfig+0x12c>)
 800f7d4:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800f7d6:	d959      	bls.n	800f88c <HAL_RCC_ClockConfig+0x120>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800f7d8:	0799      	lsls	r1, r3, #30
 800f7da:	d525      	bpl.n	800f828 <HAL_RCC_ClockConfig+0xbc>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800f7dc:	4e2e      	ldr	r6, [pc, #184]	; (800f898 <HAL_RCC_ClockConfig+0x12c>)
 800f7de:	68b3      	ldr	r3, [r6, #8]
 800f7e0:	f023 0303 	bic.w	r3, r3, #3
 800f7e4:	4313      	orrs	r3, r2
 800f7e6:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800f7e8:	f7fe fe68 	bl	800e4bc <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800f7ec:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 800f7f0:	4680      	mov	r8, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800f7f2:	e005      	b.n	800f800 <HAL_RCC_ClockConfig+0x94>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800f7f4:	f7fe fe62 	bl	800e4bc <HAL_GetTick>
 800f7f8:	eba0 0008 	sub.w	r0, r0, r8
 800f7fc:	42b8      	cmp	r0, r7
 800f7fe:	d843      	bhi.n	800f888 <HAL_RCC_ClockConfig+0x11c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800f800:	68b3      	ldr	r3, [r6, #8]
 800f802:	6862      	ldr	r2, [r4, #4]
 800f804:	f003 030c 	and.w	r3, r3, #12
 800f808:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800f80c:	d1f2      	bne.n	800f7f4 <HAL_RCC_ClockConfig+0x88>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800f80e:	4a21      	ldr	r2, [pc, #132]	; (800f894 <HAL_RCC_ClockConfig+0x128>)
 800f810:	6813      	ldr	r3, [r2, #0]
 800f812:	f003 030f 	and.w	r3, r3, #15
 800f816:	42ab      	cmp	r3, r5
 800f818:	d909      	bls.n	800f82e <HAL_RCC_ClockConfig+0xc2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800f81a:	b2eb      	uxtb	r3, r5
 800f81c:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800f81e:	6813      	ldr	r3, [r2, #0]
 800f820:	f003 030f 	and.w	r3, r3, #15
 800f824:	42ab      	cmp	r3, r5
 800f826:	d002      	beq.n	800f82e <HAL_RCC_ClockConfig+0xc2>
    return HAL_ERROR;
 800f828:	2001      	movs	r0, #1
}
 800f82a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800f82e:	6823      	ldr	r3, [r4, #0]
 800f830:	075a      	lsls	r2, r3, #29
 800f832:	d506      	bpl.n	800f842 <HAL_RCC_ClockConfig+0xd6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800f834:	4918      	ldr	r1, [pc, #96]	; (800f898 <HAL_RCC_ClockConfig+0x12c>)
 800f836:	68e0      	ldr	r0, [r4, #12]
 800f838:	688a      	ldr	r2, [r1, #8]
 800f83a:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 800f83e:	4302      	orrs	r2, r0
 800f840:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800f842:	071b      	lsls	r3, r3, #28
 800f844:	d412      	bmi.n	800f86c <HAL_RCC_ClockConfig+0x100>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800f846:	f7ff ff5b 	bl	800f700 <HAL_RCC_GetSysClockFreq>
 800f84a:	4b13      	ldr	r3, [pc, #76]	; (800f898 <HAL_RCC_ClockConfig+0x12c>)
 800f84c:	4c13      	ldr	r4, [pc, #76]	; (800f89c <HAL_RCC_ClockConfig+0x130>)
 800f84e:	689b      	ldr	r3, [r3, #8]
  HAL_InitTick (uwTickPrio);
 800f850:	4913      	ldr	r1, [pc, #76]	; (800f8a0 <HAL_RCC_ClockConfig+0x134>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800f852:	4a14      	ldr	r2, [pc, #80]	; (800f8a4 <HAL_RCC_ClockConfig+0x138>)
 800f854:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800f858:	5ce3      	ldrb	r3, [r4, r3]
 800f85a:	fa20 f303 	lsr.w	r3, r0, r3
  HAL_InitTick (uwTickPrio);
 800f85e:	6808      	ldr	r0, [r1, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800f860:	6013      	str	r3, [r2, #0]
  HAL_InitTick (uwTickPrio);
 800f862:	f7fe fde1 	bl	800e428 <HAL_InitTick>
  return HAL_OK;
 800f866:	2000      	movs	r0, #0
}
 800f868:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800f86c:	4a0a      	ldr	r2, [pc, #40]	; (800f898 <HAL_RCC_ClockConfig+0x12c>)
 800f86e:	6921      	ldr	r1, [r4, #16]
 800f870:	6893      	ldr	r3, [r2, #8]
 800f872:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800f876:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800f87a:	6093      	str	r3, [r2, #8]
 800f87c:	e7e3      	b.n	800f846 <HAL_RCC_ClockConfig+0xda>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800f87e:	4b06      	ldr	r3, [pc, #24]	; (800f898 <HAL_RCC_ClockConfig+0x12c>)
 800f880:	681b      	ldr	r3, [r3, #0]
 800f882:	039e      	lsls	r6, r3, #14
 800f884:	d4aa      	bmi.n	800f7dc <HAL_RCC_ClockConfig+0x70>
 800f886:	e7cf      	b.n	800f828 <HAL_RCC_ClockConfig+0xbc>
        return HAL_TIMEOUT;
 800f888:	2003      	movs	r0, #3
 800f88a:	e7ed      	b.n	800f868 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f88c:	0198      	lsls	r0, r3, #6
 800f88e:	d4a5      	bmi.n	800f7dc <HAL_RCC_ClockConfig+0x70>
 800f890:	e7ca      	b.n	800f828 <HAL_RCC_ClockConfig+0xbc>
 800f892:	bf00      	nop
 800f894:	40023c00 	.word	0x40023c00
 800f898:	40023800 	.word	0x40023800
 800f89c:	08016350 	.word	0x08016350
 800f8a0:	20000030 	.word	0x20000030
 800f8a4:	20000024 	.word	0x20000024

0800f8a8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800f8a8:	4b04      	ldr	r3, [pc, #16]	; (800f8bc <HAL_RCC_GetPCLK1Freq+0x14>)
 800f8aa:	4a05      	ldr	r2, [pc, #20]	; (800f8c0 <HAL_RCC_GetPCLK1Freq+0x18>)
 800f8ac:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800f8ae:	4905      	ldr	r1, [pc, #20]	; (800f8c4 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800f8b0:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800f8b4:	6808      	ldr	r0, [r1, #0]
 800f8b6:	5cd3      	ldrb	r3, [r2, r3]
}
 800f8b8:	40d8      	lsrs	r0, r3
 800f8ba:	4770      	bx	lr
 800f8bc:	40023800 	.word	0x40023800
 800f8c0:	08016360 	.word	0x08016360
 800f8c4:	20000024 	.word	0x20000024

0800f8c8 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800f8c8:	4b04      	ldr	r3, [pc, #16]	; (800f8dc <HAL_RCC_GetPCLK2Freq+0x14>)
 800f8ca:	4a05      	ldr	r2, [pc, #20]	; (800f8e0 <HAL_RCC_GetPCLK2Freq+0x18>)
 800f8cc:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800f8ce:	4905      	ldr	r1, [pc, #20]	; (800f8e4 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800f8d0:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800f8d4:	6808      	ldr	r0, [r1, #0]
 800f8d6:	5cd3      	ldrb	r3, [r2, r3]
}
 800f8d8:	40d8      	lsrs	r0, r3
 800f8da:	4770      	bx	lr
 800f8dc:	40023800 	.word	0x40023800
 800f8e0:	08016360 	.word	0x08016360
 800f8e4:	20000024 	.word	0x20000024

0800f8e8 <SPI_WaitFlagStateUntilTimeout.constprop.7>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 800f8e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f8ec:	4607      	mov	r7, r0
 800f8ee:	460d      	mov	r5, r1
 800f8f0:	4616      	mov	r6, r2
 800f8f2:	4698      	mov	r8, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f8f4:	683c      	ldr	r4, [r7, #0]
 800f8f6:	e001      	b.n	800f8fc <SPI_WaitFlagStateUntilTimeout.constprop.7+0x14>
  {
    if (Timeout != HAL_MAX_DELAY)
 800f8f8:	1c73      	adds	r3, r6, #1
 800f8fa:	d106      	bne.n	800f90a <SPI_WaitFlagStateUntilTimeout.constprop.7+0x22>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f8fc:	68a0      	ldr	r0, [r4, #8]
 800f8fe:	ea35 0300 	bics.w	r3, r5, r0
 800f902:	d0f9      	beq.n	800f8f8 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x10>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 800f904:	2000      	movs	r0, #0
}
 800f906:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800f90a:	f7fe fdd7 	bl	800e4bc <HAL_GetTick>
 800f90e:	eba0 0008 	sub.w	r0, r0, r8
 800f912:	4286      	cmp	r6, r0
 800f914:	d8ee      	bhi.n	800f8f4 <SPI_WaitFlagStateUntilTimeout.constprop.7+0xc>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f916:	e9d7 3100 	ldrd	r3, r1, [r7]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f91a:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f91c:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f920:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800f924:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f926:	d014      	beq.n	800f952 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x6a>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f928:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f92a:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800f92e:	d007      	beq.n	800f940 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x58>
        hspi->State = HAL_SPI_STATE_READY;
 800f930:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 800f932:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 800f934:	f887 2051 	strb.w	r2, [r7, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 800f938:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
 800f93c:	2003      	movs	r0, #3
 800f93e:	e7e2      	b.n	800f906 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x1e>
          SPI_RESET_CRC(hspi);
 800f940:	681a      	ldr	r2, [r3, #0]
 800f942:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800f946:	601a      	str	r2, [r3, #0]
 800f948:	681a      	ldr	r2, [r3, #0]
 800f94a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800f94e:	601a      	str	r2, [r3, #0]
 800f950:	e7ee      	b.n	800f930 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x48>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f952:	68ba      	ldr	r2, [r7, #8]
 800f954:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800f958:	d002      	beq.n	800f960 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x78>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f95a:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800f95e:	d1e3      	bne.n	800f928 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x40>
          __HAL_SPI_DISABLE(hspi);
 800f960:	681a      	ldr	r2, [r3, #0]
 800f962:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f966:	601a      	str	r2, [r3, #0]
 800f968:	e7de      	b.n	800f928 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x40>
 800f96a:	bf00      	nop

0800f96c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800f96c:	b570      	push	{r4, r5, r6, lr}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f96e:	6845      	ldr	r5, [r0, #4]
 800f970:	f5b5 7f82 	cmp.w	r5, #260	; 0x104
{
 800f974:	4604      	mov	r4, r0
 800f976:	4613      	mov	r3, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f978:	d006      	beq.n	800f988 <SPI_EndRxTransaction+0x1c>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800f97a:	460a      	mov	r2, r1
 800f97c:	2101      	movs	r1, #1
 800f97e:	f7ff ffb3 	bl	800f8e8 <SPI_WaitFlagStateUntilTimeout.constprop.7>
 800f982:	b998      	cbnz	r0, 800f9ac <SPI_EndRxTransaction+0x40>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 800f984:	2000      	movs	r0, #0
}
 800f986:	bd70      	pop	{r4, r5, r6, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f988:	6882      	ldr	r2, [r0, #8]
 800f98a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800f98e:	d013      	beq.n	800f9b8 <SPI_EndRxTransaction+0x4c>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f990:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800f994:	d115      	bne.n	800f9c2 <SPI_EndRxTransaction+0x56>
    __HAL_SPI_DISABLE(hspi);
 800f996:	6806      	ldr	r6, [r0, #0]
 800f998:	6835      	ldr	r5, [r6, #0]
 800f99a:	f025 0540 	bic.w	r5, r5, #64	; 0x40
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800f99e:	460a      	mov	r2, r1
    __HAL_SPI_DISABLE(hspi);
 800f9a0:	6035      	str	r5, [r6, #0]
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800f9a2:	2101      	movs	r1, #1
 800f9a4:	f7ff ffa0 	bl	800f8e8 <SPI_WaitFlagStateUntilTimeout.constprop.7>
 800f9a8:	2800      	cmp	r0, #0
 800f9aa:	d0eb      	beq.n	800f984 <SPI_EndRxTransaction+0x18>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f9ac:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800f9ae:	f043 0320 	orr.w	r3, r3, #32
 800f9b2:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 800f9b4:	2003      	movs	r0, #3
}
 800f9b6:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_SPI_DISABLE(hspi);
 800f9b8:	6800      	ldr	r0, [r0, #0]
 800f9ba:	6802      	ldr	r2, [r0, #0]
 800f9bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f9c0:	6002      	str	r2, [r0, #0]
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800f9c2:	460a      	mov	r2, r1
 800f9c4:	4620      	mov	r0, r4
 800f9c6:	2180      	movs	r1, #128	; 0x80
 800f9c8:	f7ff ff8e 	bl	800f8e8 <SPI_WaitFlagStateUntilTimeout.constprop.7>
 800f9cc:	2800      	cmp	r0, #0
 800f9ce:	d1ed      	bne.n	800f9ac <SPI_EndRxTransaction+0x40>
  return HAL_OK;
 800f9d0:	2000      	movs	r0, #0
 800f9d2:	e7d8      	b.n	800f986 <SPI_EndRxTransaction+0x1a>

0800f9d4 <SPI_EndRxTxTransaction>:
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800f9d4:	4b16      	ldr	r3, [pc, #88]	; (800fa30 <SPI_EndRxTxTransaction+0x5c>)
{
 800f9d6:	b530      	push	{r4, r5, lr}
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800f9d8:	681b      	ldr	r3, [r3, #0]
 800f9da:	4d16      	ldr	r5, [pc, #88]	; (800fa34 <SPI_EndRxTxTransaction+0x60>)
 800f9dc:	fba5 5303 	umull	r5, r3, r5, r3
 800f9e0:	0d5b      	lsrs	r3, r3, #21
 800f9e2:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 800f9e6:	fb05 f303 	mul.w	r3, r5, r3
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800f9ea:	6845      	ldr	r5, [r0, #4]
{
 800f9ec:	b083      	sub	sp, #12
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800f9ee:	f5b5 7f82 	cmp.w	r5, #260	; 0x104
{
 800f9f2:	4604      	mov	r4, r0
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800f9f4:	9301      	str	r3, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800f9f6:	d107      	bne.n	800fa08 <SPI_EndRxTxTransaction+0x34>
 800f9f8:	e00c      	b.n	800fa14 <SPI_EndRxTxTransaction+0x40>
    {
      if (count == 0U)
      {
        break;
      }
      count--;
 800f9fa:	9b01      	ldr	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800f9fc:	6822      	ldr	r2, [r4, #0]
      count--;
 800f9fe:	3b01      	subs	r3, #1
 800fa00:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800fa02:	6893      	ldr	r3, [r2, #8]
 800fa04:	061b      	lsls	r3, r3, #24
 800fa06:	d502      	bpl.n	800fa0e <SPI_EndRxTxTransaction+0x3a>
      if (count == 0U)
 800fa08:	9b01      	ldr	r3, [sp, #4]
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	d1f5      	bne.n	800f9fa <SPI_EndRxTxTransaction+0x26>
  }

  return HAL_OK;
 800fa0e:	2000      	movs	r0, #0
}
 800fa10:	b003      	add	sp, #12
 800fa12:	bd30      	pop	{r4, r5, pc}
 800fa14:	4613      	mov	r3, r2
 800fa16:	460a      	mov	r2, r1
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800fa18:	2180      	movs	r1, #128	; 0x80
 800fa1a:	f7ff ff65 	bl	800f8e8 <SPI_WaitFlagStateUntilTimeout.constprop.7>
 800fa1e:	2800      	cmp	r0, #0
 800fa20:	d0f5      	beq.n	800fa0e <SPI_EndRxTxTransaction+0x3a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800fa22:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800fa24:	f043 0320 	orr.w	r3, r3, #32
 800fa28:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 800fa2a:	2003      	movs	r0, #3
 800fa2c:	e7f0      	b.n	800fa10 <SPI_EndRxTxTransaction+0x3c>
 800fa2e:	bf00      	nop
 800fa30:	20000024 	.word	0x20000024
 800fa34:	165e9f81 	.word	0x165e9f81

0800fa38 <HAL_SPI_TransmitReceive.part.3>:
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
 800fa38:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800fa3c:	4604      	mov	r4, r0
 800fa3e:	b083      	sub	sp, #12
  __HAL_LOCK(hspi);
 800fa40:	2001      	movs	r0, #1
 800fa42:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
 800fa46:	4691      	mov	r9, r2
 800fa48:	4698      	mov	r8, r3
 800fa4a:	460f      	mov	r7, r1
 800fa4c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  tickstart = HAL_GetTick();
 800fa4e:	f7fe fd35 	bl	800e4bc <HAL_GetTick>
  tmp_state           = hspi->State;
 800fa52:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 800fa56:	6862      	ldr	r2, [r4, #4]
  tmp_state           = hspi->State;
 800fa58:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800fa5a:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 800fa5c:	4606      	mov	r6, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800fa5e:	d011      	beq.n	800fa84 <HAL_SPI_TransmitReceive.part.3+0x4c>
 800fa60:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 800fa64:	d009      	beq.n	800fa7a <HAL_SPI_TransmitReceive.part.3+0x42>
    errorcode = HAL_BUSY;
 800fa66:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 800fa68:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 800fa6a:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 800fa6c:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800fa70:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 800fa74:	b003      	add	sp, #12
 800fa76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800fa7a:	68a1      	ldr	r1, [r4, #8]
 800fa7c:	2900      	cmp	r1, #0
 800fa7e:	d1f2      	bne.n	800fa66 <HAL_SPI_TransmitReceive.part.3+0x2e>
 800fa80:	2b04      	cmp	r3, #4
 800fa82:	d1f0      	bne.n	800fa66 <HAL_SPI_TransmitReceive.part.3+0x2e>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800fa84:	2f00      	cmp	r7, #0
 800fa86:	d064      	beq.n	800fb52 <HAL_SPI_TransmitReceive.part.3+0x11a>
 800fa88:	f1b9 0f00 	cmp.w	r9, #0
 800fa8c:	d061      	beq.n	800fb52 <HAL_SPI_TransmitReceive.part.3+0x11a>
 800fa8e:	f1b8 0f00 	cmp.w	r8, #0
 800fa92:	d05e      	beq.n	800fb52 <HAL_SPI_TransmitReceive.part.3+0x11a>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800fa94:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800fa98:	6821      	ldr	r1, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800fa9a:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800fa9e:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800faa0:	bf1c      	itt	ne
 800faa2:	2305      	movne	r3, #5
 800faa4:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800faa8:	2300      	movs	r3, #0
 800faaa:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxXferCount = Size;
 800faac:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 800fab0:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800fab4:	6808      	ldr	r0, [r1, #0]
  hspi->RxXferSize  = Size;
 800fab6:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800faba:	0640      	lsls	r0, r0, #25
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800fabc:	6327      	str	r7, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800fabe:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
  hspi->TxISR       = NULL;
 800fac2:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800fac6:	d546      	bpl.n	800fb56 <HAL_SPI_TransmitReceive.part.3+0x11e>
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800fac8:	68e3      	ldr	r3, [r4, #12]
 800faca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800face:	d056      	beq.n	800fb7e <HAL_SPI_TransmitReceive.part.3+0x146>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800fad0:	2a00      	cmp	r2, #0
 800fad2:	d145      	bne.n	800fb60 <HAL_SPI_TransmitReceive.part.3+0x128>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800fad4:	783b      	ldrb	r3, [r7, #0]
 800fad6:	730b      	strb	r3, [r1, #12]
      hspi->TxXferCount--;
 800fad8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800fada:	6b22      	ldr	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800fadc:	3b01      	subs	r3, #1
 800fade:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800fae0:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 800fae2:	86e3      	strh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800fae4:	6322      	str	r2, [r4, #48]	; 0x30
        txallowed = 1U;
 800fae6:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800fae8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800faea:	b29b      	uxth	r3, r3
 800faec:	b91b      	cbnz	r3, 800faf6 <HAL_SPI_TransmitReceive.part.3+0xbe>
 800faee:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800faf0:	b29b      	uxth	r3, r3
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	d038      	beq.n	800fb68 <HAL_SPI_TransmitReceive.part.3+0x130>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800faf6:	6823      	ldr	r3, [r4, #0]
 800faf8:	689a      	ldr	r2, [r3, #8]
 800fafa:	0791      	lsls	r1, r2, #30
 800fafc:	d50f      	bpl.n	800fb1e <HAL_SPI_TransmitReceive.part.3+0xe6>
 800fafe:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 800fb00:	b292      	uxth	r2, r2
 800fb02:	b162      	cbz	r2, 800fb1e <HAL_SPI_TransmitReceive.part.3+0xe6>
 800fb04:	b15f      	cbz	r7, 800fb1e <HAL_SPI_TransmitReceive.part.3+0xe6>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800fb06:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800fb08:	7812      	ldrb	r2, [r2, #0]
 800fb0a:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 800fb0c:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 800fb0e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800fb10:	6823      	ldr	r3, [r4, #0]
        hspi->TxXferCount--;
 800fb12:	3a01      	subs	r2, #1
 800fb14:	b292      	uxth	r2, r2
        hspi->pTxBuffPtr++;
 800fb16:	3101      	adds	r1, #1
        hspi->TxXferCount--;
 800fb18:	86e2      	strh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 800fb1a:	6321      	str	r1, [r4, #48]	; 0x30
        txallowed = 0U;
 800fb1c:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800fb1e:	689a      	ldr	r2, [r3, #8]
 800fb20:	07d2      	lsls	r2, r2, #31
 800fb22:	d50d      	bpl.n	800fb40 <HAL_SPI_TransmitReceive.part.3+0x108>
 800fb24:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800fb26:	b292      	uxth	r2, r2
 800fb28:	b152      	cbz	r2, 800fb40 <HAL_SPI_TransmitReceive.part.3+0x108>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800fb2a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800fb2c:	68db      	ldr	r3, [r3, #12]
 800fb2e:	7013      	strb	r3, [r2, #0]
        hspi->RxXferCount--;
 800fb30:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 800fb32:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800fb34:	3b01      	subs	r3, #1
 800fb36:	b29b      	uxth	r3, r3
        hspi->pRxBuffPtr++;
 800fb38:	3201      	adds	r2, #1
        hspi->RxXferCount--;
 800fb3a:	87e3      	strh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 800fb3c:	63a2      	str	r2, [r4, #56]	; 0x38
        txallowed = 1U;
 800fb3e:	2701      	movs	r7, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800fb40:	f7fe fcbc 	bl	800e4bc <HAL_GetTick>
 800fb44:	1b80      	subs	r0, r0, r6
 800fb46:	4285      	cmp	r5, r0
 800fb48:	d8ce      	bhi.n	800fae8 <HAL_SPI_TransmitReceive.part.3+0xb0>
 800fb4a:	1c6b      	adds	r3, r5, #1
 800fb4c:	d0cc      	beq.n	800fae8 <HAL_SPI_TransmitReceive.part.3+0xb0>
        errorcode = HAL_TIMEOUT;
 800fb4e:	2003      	movs	r0, #3
 800fb50:	e78a      	b.n	800fa68 <HAL_SPI_TransmitReceive.part.3+0x30>
    errorcode = HAL_ERROR;
 800fb52:	2001      	movs	r0, #1
 800fb54:	e788      	b.n	800fa68 <HAL_SPI_TransmitReceive.part.3+0x30>
    __HAL_SPI_ENABLE(hspi);
 800fb56:	680b      	ldr	r3, [r1, #0]
 800fb58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fb5c:	600b      	str	r3, [r1, #0]
 800fb5e:	e7b3      	b.n	800fac8 <HAL_SPI_TransmitReceive.part.3+0x90>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800fb60:	f1b8 0f01 	cmp.w	r8, #1
 800fb64:	d1bf      	bne.n	800fae6 <HAL_SPI_TransmitReceive.part.3+0xae>
 800fb66:	e7b5      	b.n	800fad4 <HAL_SPI_TransmitReceive.part.3+0x9c>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800fb68:	4632      	mov	r2, r6
 800fb6a:	4629      	mov	r1, r5
 800fb6c:	4620      	mov	r0, r4
 800fb6e:	f7ff ff31 	bl	800f9d4 <SPI_EndRxTxTransaction>
 800fb72:	2800      	cmp	r0, #0
 800fb74:	d043      	beq.n	800fbfe <HAL_SPI_TransmitReceive.part.3+0x1c6>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800fb76:	2320      	movs	r3, #32
 800fb78:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 800fb7a:	2001      	movs	r0, #1
 800fb7c:	e774      	b.n	800fa68 <HAL_SPI_TransmitReceive.part.3+0x30>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800fb7e:	2a00      	cmp	r2, #0
 800fb80:	d034      	beq.n	800fbec <HAL_SPI_TransmitReceive.part.3+0x1b4>
 800fb82:	f1b8 0f01 	cmp.w	r8, #1
 800fb86:	d031      	beq.n	800fbec <HAL_SPI_TransmitReceive.part.3+0x1b4>
        txallowed = 1U;
 800fb88:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800fb8a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800fb8c:	b29b      	uxth	r3, r3
 800fb8e:	b91b      	cbnz	r3, 800fb98 <HAL_SPI_TransmitReceive.part.3+0x160>
 800fb90:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800fb92:	b29b      	uxth	r3, r3
 800fb94:	2b00      	cmp	r3, #0
 800fb96:	d0e7      	beq.n	800fb68 <HAL_SPI_TransmitReceive.part.3+0x130>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800fb98:	6823      	ldr	r3, [r4, #0]
 800fb9a:	689a      	ldr	r2, [r3, #8]
 800fb9c:	0791      	lsls	r1, r2, #30
 800fb9e:	d50d      	bpl.n	800fbbc <HAL_SPI_TransmitReceive.part.3+0x184>
 800fba0:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 800fba2:	b292      	uxth	r2, r2
 800fba4:	b152      	cbz	r2, 800fbbc <HAL_SPI_TransmitReceive.part.3+0x184>
 800fba6:	b14f      	cbz	r7, 800fbbc <HAL_SPI_TransmitReceive.part.3+0x184>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800fba8:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800fbaa:	f831 2b02 	ldrh.w	r2, [r1], #2
 800fbae:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 800fbb0:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800fbb2:	6321      	str	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800fbb4:	3a01      	subs	r2, #1
 800fbb6:	b292      	uxth	r2, r2
 800fbb8:	86e2      	strh	r2, [r4, #54]	; 0x36
        txallowed = 0U;
 800fbba:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800fbbc:	689a      	ldr	r2, [r3, #8]
 800fbbe:	07d2      	lsls	r2, r2, #31
 800fbc0:	d50c      	bpl.n	800fbdc <HAL_SPI_TransmitReceive.part.3+0x1a4>
 800fbc2:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800fbc4:	b292      	uxth	r2, r2
 800fbc6:	b14a      	cbz	r2, 800fbdc <HAL_SPI_TransmitReceive.part.3+0x1a4>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800fbc8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800fbca:	68db      	ldr	r3, [r3, #12]
 800fbcc:	f822 3b02 	strh.w	r3, [r2], #2
        hspi->RxXferCount--;
 800fbd0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800fbd2:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800fbd4:	3b01      	subs	r3, #1
 800fbd6:	b29b      	uxth	r3, r3
 800fbd8:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 800fbda:	2701      	movs	r7, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800fbdc:	f7fe fc6e 	bl	800e4bc <HAL_GetTick>
 800fbe0:	1b80      	subs	r0, r0, r6
 800fbe2:	42a8      	cmp	r0, r5
 800fbe4:	d3d1      	bcc.n	800fb8a <HAL_SPI_TransmitReceive.part.3+0x152>
 800fbe6:	1c68      	adds	r0, r5, #1
 800fbe8:	d0cf      	beq.n	800fb8a <HAL_SPI_TransmitReceive.part.3+0x152>
 800fbea:	e7b0      	b.n	800fb4e <HAL_SPI_TransmitReceive.part.3+0x116>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800fbec:	f837 3b02 	ldrh.w	r3, [r7], #2
 800fbf0:	60cb      	str	r3, [r1, #12]
      hspi->TxXferCount--;
 800fbf2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800fbf4:	6327      	str	r7, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800fbf6:	3b01      	subs	r3, #1
 800fbf8:	b29b      	uxth	r3, r3
 800fbfa:	86e3      	strh	r3, [r4, #54]	; 0x36
 800fbfc:	e7c4      	b.n	800fb88 <HAL_SPI_TransmitReceive.part.3+0x150>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800fbfe:	68a3      	ldr	r3, [r4, #8]
 800fc00:	2b00      	cmp	r3, #0
 800fc02:	f47f af31 	bne.w	800fa68 <HAL_SPI_TransmitReceive.part.3+0x30>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800fc06:	6823      	ldr	r3, [r4, #0]
 800fc08:	9001      	str	r0, [sp, #4]
 800fc0a:	68da      	ldr	r2, [r3, #12]
 800fc0c:	9201      	str	r2, [sp, #4]
 800fc0e:	689b      	ldr	r3, [r3, #8]
 800fc10:	9301      	str	r3, [sp, #4]
 800fc12:	9b01      	ldr	r3, [sp, #4]
 800fc14:	e728      	b.n	800fa68 <HAL_SPI_TransmitReceive.part.3+0x30>
 800fc16:	bf00      	nop

0800fc18 <HAL_SPI_Init>:
  if (hspi == NULL)
 800fc18:	2800      	cmp	r0, #0
 800fc1a:	d03b      	beq.n	800fc94 <HAL_SPI_Init+0x7c>
  if (hspi->State == HAL_SPI_STATE_RESET)
 800fc1c:	f890 2051 	ldrb.w	r2, [r0, #81]	; 0x51
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800fc20:	2300      	movs	r3, #0
{
 800fc22:	b570      	push	{r4, r5, r6, lr}
  if (hspi->State == HAL_SPI_STATE_RESET)
 800fc24:	f002 01ff 	and.w	r1, r2, #255	; 0xff
 800fc28:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800fc2a:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800fc2c:	b362      	cbz	r2, 800fc88 <HAL_SPI_Init+0x70>
 800fc2e:	4618      	mov	r0, r3
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800fc30:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800fc34:	e9d4 2103 	ldrd	r2, r1, [r4, #12]
 800fc38:	432b      	orrs	r3, r5
 800fc3a:	4313      	orrs	r3, r2
 800fc3c:	6962      	ldr	r2, [r4, #20]
 800fc3e:	69e5      	ldr	r5, [r4, #28]
 800fc40:	6a26      	ldr	r6, [r4, #32]
 800fc42:	430b      	orrs	r3, r1
 800fc44:	4313      	orrs	r3, r2
 800fc46:	69a2      	ldr	r2, [r4, #24]
  __HAL_SPI_DISABLE(hspi);
 800fc48:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800fc4a:	432b      	orrs	r3, r5
  hspi->State = HAL_SPI_STATE_BUSY;
 800fc4c:	2502      	movs	r5, #2
 800fc4e:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800fc52:	4333      	orrs	r3, r6
 800fc54:	f402 7500 	and.w	r5, r2, #512	; 0x200
  __HAL_SPI_DISABLE(hspi);
 800fc58:	680e      	ldr	r6, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800fc5a:	432b      	orrs	r3, r5
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800fc5c:	0c12      	lsrs	r2, r2, #16
 800fc5e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800fc60:	f002 0204 	and.w	r2, r2, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800fc64:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800fc66:	432a      	orrs	r2, r5
  __HAL_SPI_DISABLE(hspi);
 800fc68:	f026 0640 	bic.w	r6, r6, #64	; 0x40
 800fc6c:	600e      	str	r6, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800fc6e:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800fc70:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800fc72:	69cb      	ldr	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800fc74:	2200      	movs	r2, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800fc76:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 800fc7a:	2501      	movs	r5, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800fc7c:	61cb      	str	r3, [r1, #28]
  return HAL_OK;
 800fc7e:	4610      	mov	r0, r2
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800fc80:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800fc82:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
}
 800fc86:	bd70      	pop	{r4, r5, r6, pc}
    hspi->Lock = HAL_UNLOCKED;
 800fc88:	f880 1050 	strb.w	r1, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 800fc8c:	f7fd f81c 	bl	800ccc8 <HAL_SPI_MspInit>
 800fc90:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800fc92:	e7cd      	b.n	800fc30 <HAL_SPI_Init+0x18>
    return HAL_ERROR;
 800fc94:	2001      	movs	r0, #1
}
 800fc96:	4770      	bx	lr

0800fc98 <HAL_SPI_Transmit>:
{
 800fc98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hspi);
 800fc9c:	f890 4050 	ldrb.w	r4, [r0, #80]	; 0x50
 800fca0:	2c01      	cmp	r4, #1
{
 800fca2:	b082      	sub	sp, #8
  __HAL_LOCK(hspi);
 800fca4:	d073      	beq.n	800fd8e <HAL_SPI_Transmit+0xf6>
 800fca6:	461d      	mov	r5, r3
 800fca8:	2301      	movs	r3, #1
 800fcaa:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
 800fcae:	4604      	mov	r4, r0
 800fcb0:	4617      	mov	r7, r2
 800fcb2:	4688      	mov	r8, r1
  tickstart = HAL_GetTick();
 800fcb4:	f7fe fc02 	bl	800e4bc <HAL_GetTick>
 800fcb8:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 800fcba:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 800fcbe:	b2c0      	uxtb	r0, r0
 800fcc0:	2801      	cmp	r0, #1
 800fcc2:	d009      	beq.n	800fcd8 <HAL_SPI_Transmit+0x40>
    errorcode = HAL_BUSY;
 800fcc4:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 800fcc6:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 800fcc8:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 800fcca:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800fcce:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 800fcd2:	b002      	add	sp, #8
 800fcd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((pData == NULL) || (Size == 0U))
 800fcd8:	f1b8 0f00 	cmp.w	r8, #0
 800fcdc:	d0f3      	beq.n	800fcc6 <HAL_SPI_Transmit+0x2e>
 800fcde:	2f00      	cmp	r7, #0
 800fce0:	d0f1      	beq.n	800fcc6 <HAL_SPI_Transmit+0x2e>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fce2:	68a2      	ldr	r2, [r4, #8]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800fce4:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800fce8:	2300      	movs	r3, #0
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800fcea:	2103      	movs	r1, #3
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fcec:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800fcf0:	f884 1051 	strb.w	r1, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800fcf4:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800fcf6:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxXferSize  = 0U;
 800fcf8:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxISR       = NULL;
 800fcfa:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  hspi->TxXferCount = Size;
 800fcfe:	86e7      	strh	r7, [r4, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800fd00:	86a7      	strh	r7, [r4, #52]	; 0x34
  hspi->RxXferCount = 0U;
 800fd02:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800fd04:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fd06:	d103      	bne.n	800fd10 <HAL_SPI_Transmit+0x78>
    SPI_1LINE_TX(hspi);
 800fd08:	681a      	ldr	r2, [r3, #0]
 800fd0a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800fd0e:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800fd10:	681a      	ldr	r2, [r3, #0]
 800fd12:	0652      	lsls	r2, r2, #25
 800fd14:	d53f      	bpl.n	800fd96 <HAL_SPI_Transmit+0xfe>
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800fd16:	68e2      	ldr	r2, [r4, #12]
 800fd18:	6861      	ldr	r1, [r4, #4]
 800fd1a:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800fd1e:	d04b      	beq.n	800fdb8 <HAL_SPI_Transmit+0x120>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800fd20:	2900      	cmp	r1, #0
 800fd22:	d13d      	bne.n	800fda0 <HAL_SPI_Transmit+0x108>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800fd24:	f898 2000 	ldrb.w	r2, [r8]
 800fd28:	731a      	strb	r2, [r3, #12]
      hspi->TxXferCount--;
 800fd2a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800fd2c:	6b22      	ldr	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800fd2e:	3b01      	subs	r3, #1
 800fd30:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800fd32:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 800fd34:	86e3      	strh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800fd36:	6322      	str	r2, [r4, #48]	; 0x30
    while (hspi->TxXferCount > 0U)
 800fd38:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800fd3a:	b29b      	uxth	r3, r3
 800fd3c:	b18b      	cbz	r3, 800fd62 <HAL_SPI_Transmit+0xca>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800fd3e:	6823      	ldr	r3, [r4, #0]
 800fd40:	689a      	ldr	r2, [r3, #8]
 800fd42:	0792      	lsls	r2, r2, #30
 800fd44:	d52f      	bpl.n	800fda6 <HAL_SPI_Transmit+0x10e>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800fd46:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800fd48:	7812      	ldrb	r2, [r2, #0]
 800fd4a:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 800fd4c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800fd4e:	6b21      	ldr	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800fd50:	3b01      	subs	r3, #1
 800fd52:	b29b      	uxth	r3, r3
 800fd54:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 800fd56:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800fd58:	3101      	adds	r1, #1
    while (hspi->TxXferCount > 0U)
 800fd5a:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800fd5c:	6321      	str	r1, [r4, #48]	; 0x30
    while (hspi->TxXferCount > 0U)
 800fd5e:	2b00      	cmp	r3, #0
 800fd60:	d1ed      	bne.n	800fd3e <HAL_SPI_Transmit+0xa6>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800fd62:	4632      	mov	r2, r6
 800fd64:	4629      	mov	r1, r5
 800fd66:	4620      	mov	r0, r4
 800fd68:	f7ff fe34 	bl	800f9d4 <SPI_EndRxTxTransaction>
 800fd6c:	b108      	cbz	r0, 800fd72 <HAL_SPI_Transmit+0xda>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800fd6e:	2320      	movs	r3, #32
 800fd70:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800fd72:	68a3      	ldr	r3, [r4, #8]
 800fd74:	b933      	cbnz	r3, 800fd84 <HAL_SPI_Transmit+0xec>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800fd76:	6822      	ldr	r2, [r4, #0]
 800fd78:	9301      	str	r3, [sp, #4]
 800fd7a:	68d3      	ldr	r3, [r2, #12]
 800fd7c:	9301      	str	r3, [sp, #4]
 800fd7e:	6893      	ldr	r3, [r2, #8]
 800fd80:	9301      	str	r3, [sp, #4]
 800fd82:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800fd84:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 800fd86:	3000      	adds	r0, #0
 800fd88:	bf18      	it	ne
 800fd8a:	2001      	movne	r0, #1
error:
 800fd8c:	e79b      	b.n	800fcc6 <HAL_SPI_Transmit+0x2e>
  __HAL_LOCK(hspi);
 800fd8e:	2002      	movs	r0, #2
}
 800fd90:	b002      	add	sp, #8
 800fd92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_SPI_ENABLE(hspi);
 800fd96:	681a      	ldr	r2, [r3, #0]
 800fd98:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800fd9c:	601a      	str	r2, [r3, #0]
 800fd9e:	e7ba      	b.n	800fd16 <HAL_SPI_Transmit+0x7e>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800fda0:	2f01      	cmp	r7, #1
 800fda2:	d1c9      	bne.n	800fd38 <HAL_SPI_Transmit+0xa0>
 800fda4:	e7be      	b.n	800fd24 <HAL_SPI_Transmit+0x8c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fda6:	f7fe fb89 	bl	800e4bc <HAL_GetTick>
 800fdaa:	1b80      	subs	r0, r0, r6
 800fdac:	42a8      	cmp	r0, r5
 800fdae:	d3c3      	bcc.n	800fd38 <HAL_SPI_Transmit+0xa0>
 800fdb0:	1c6b      	adds	r3, r5, #1
 800fdb2:	d0c1      	beq.n	800fd38 <HAL_SPI_Transmit+0xa0>
          errorcode = HAL_TIMEOUT;
 800fdb4:	2003      	movs	r0, #3
 800fdb6:	e786      	b.n	800fcc6 <HAL_SPI_Transmit+0x2e>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800fdb8:	b311      	cbz	r1, 800fe00 <HAL_SPI_Transmit+0x168>
 800fdba:	2f01      	cmp	r7, #1
 800fdbc:	d020      	beq.n	800fe00 <HAL_SPI_Transmit+0x168>
    while (hspi->TxXferCount > 0U)
 800fdbe:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800fdc0:	b29b      	uxth	r3, r3
 800fdc2:	2b00      	cmp	r3, #0
 800fdc4:	d0cd      	beq.n	800fd62 <HAL_SPI_Transmit+0xca>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800fdc6:	6823      	ldr	r3, [r4, #0]
 800fdc8:	689a      	ldr	r2, [r3, #8]
 800fdca:	0790      	lsls	r0, r2, #30
 800fdcc:	d510      	bpl.n	800fdf0 <HAL_SPI_Transmit+0x158>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800fdce:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800fdd0:	f832 1b02 	ldrh.w	r1, [r2], #2
 800fdd4:	60d9      	str	r1, [r3, #12]
        hspi->TxXferCount--;
 800fdd6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800fdd8:	6322      	str	r2, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800fdda:	3b01      	subs	r3, #1
 800fddc:	b29b      	uxth	r3, r3
 800fdde:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 800fde0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800fde2:	b29b      	uxth	r3, r3
 800fde4:	2b00      	cmp	r3, #0
 800fde6:	d0bc      	beq.n	800fd62 <HAL_SPI_Transmit+0xca>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800fde8:	6823      	ldr	r3, [r4, #0]
 800fdea:	689a      	ldr	r2, [r3, #8]
 800fdec:	0790      	lsls	r0, r2, #30
 800fdee:	d4ee      	bmi.n	800fdce <HAL_SPI_Transmit+0x136>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fdf0:	f7fe fb64 	bl	800e4bc <HAL_GetTick>
 800fdf4:	1b80      	subs	r0, r0, r6
 800fdf6:	42a8      	cmp	r0, r5
 800fdf8:	d3e1      	bcc.n	800fdbe <HAL_SPI_Transmit+0x126>
 800fdfa:	1c69      	adds	r1, r5, #1
 800fdfc:	d0df      	beq.n	800fdbe <HAL_SPI_Transmit+0x126>
 800fdfe:	e7d9      	b.n	800fdb4 <HAL_SPI_Transmit+0x11c>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800fe00:	4641      	mov	r1, r8
 800fe02:	f831 2b02 	ldrh.w	r2, [r1], #2
 800fe06:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 800fe08:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800fe0a:	6321      	str	r1, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800fe0c:	3b01      	subs	r3, #1
 800fe0e:	b29b      	uxth	r3, r3
 800fe10:	86e3      	strh	r3, [r4, #54]	; 0x36
 800fe12:	e7d4      	b.n	800fdbe <HAL_SPI_Transmit+0x126>

0800fe14 <HAL_SPI_Receive>:
{
 800fe14:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
 800fe18:	4616      	mov	r6, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800fe1a:	6842      	ldr	r2, [r0, #4]
 800fe1c:	f890 5050 	ldrb.w	r5, [r0, #80]	; 0x50
 800fe20:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
{
 800fe24:	b082      	sub	sp, #8
 800fe26:	4604      	mov	r4, r0
 800fe28:	461f      	mov	r7, r3
 800fe2a:	4689      	mov	r9, r1
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800fe2c:	d016      	beq.n	800fe5c <HAL_SPI_Receive+0x48>
  __HAL_LOCK(hspi);
 800fe2e:	2d01      	cmp	r5, #1
 800fe30:	d024      	beq.n	800fe7c <HAL_SPI_Receive+0x68>
 800fe32:	2301      	movs	r3, #1
 800fe34:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 800fe38:	f7fe fb40 	bl	800e4bc <HAL_GetTick>
 800fe3c:	4605      	mov	r5, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 800fe3e:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 800fe42:	b2c0      	uxtb	r0, r0
 800fe44:	2801      	cmp	r0, #1
 800fe46:	d01d      	beq.n	800fe84 <HAL_SPI_Receive+0x70>
    errorcode = HAL_BUSY;
 800fe48:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 800fe4a:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 800fe4c:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 800fe4e:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800fe52:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 800fe56:	b002      	add	sp, #8
 800fe58:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800fe5c:	6883      	ldr	r3, [r0, #8]
 800fe5e:	2b00      	cmp	r3, #0
 800fe60:	d1e5      	bne.n	800fe2e <HAL_SPI_Receive+0x1a>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800fe62:	2304      	movs	r3, #4
  __HAL_LOCK(hspi);
 800fe64:	2d01      	cmp	r5, #1
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800fe66:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  __HAL_LOCK(hspi);
 800fe6a:	d007      	beq.n	800fe7c <HAL_SPI_Receive+0x68>
 800fe6c:	9700      	str	r7, [sp, #0]
 800fe6e:	4633      	mov	r3, r6
 800fe70:	460a      	mov	r2, r1
 800fe72:	f7ff fde1 	bl	800fa38 <HAL_SPI_TransmitReceive.part.3>
}
 800fe76:	b002      	add	sp, #8
 800fe78:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
  __HAL_LOCK(hspi);
 800fe7c:	2002      	movs	r0, #2
}
 800fe7e:	b002      	add	sp, #8
 800fe80:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
  if ((pData == NULL) || (Size == 0U))
 800fe84:	f1b9 0f00 	cmp.w	r9, #0
 800fe88:	d0df      	beq.n	800fe4a <HAL_SPI_Receive+0x36>
 800fe8a:	2e00      	cmp	r6, #0
 800fe8c:	d0dd      	beq.n	800fe4a <HAL_SPI_Receive+0x36>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fe8e:	68a2      	ldr	r2, [r4, #8]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800fe90:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800fe94:	2304      	movs	r3, #4
 800fe96:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fe9a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800fe9e:	f04f 0300 	mov.w	r3, #0
 800fea2:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800fea4:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800fea6:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxISR       = NULL;
 800fea8:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 800feac:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800feae:	87a6      	strh	r6, [r4, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800feb0:	86e3      	strh	r3, [r4, #54]	; 0x36
 800feb2:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800feb4:	d050      	beq.n	800ff58 <HAL_SPI_Receive+0x144>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800feb6:	681a      	ldr	r2, [r3, #0]
 800feb8:	0656      	lsls	r6, r2, #25
 800feba:	d403      	bmi.n	800fec4 <HAL_SPI_Receive+0xb0>
    __HAL_SPI_ENABLE(hspi);
 800febc:	681a      	ldr	r2, [r3, #0]
 800febe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800fec2:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800fec4:	68e3      	ldr	r3, [r4, #12]
 800fec6:	bb43      	cbnz	r3, 800ff1a <HAL_SPI_Receive+0x106>
    while (hspi->RxXferCount > 0U)
 800fec8:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 800feca:	b289      	uxth	r1, r1
 800fecc:	b189      	cbz	r1, 800fef2 <HAL_SPI_Receive+0xde>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800fece:	6823      	ldr	r3, [r4, #0]
 800fed0:	689a      	ldr	r2, [r3, #8]
 800fed2:	07d0      	lsls	r0, r2, #31
 800fed4:	d537      	bpl.n	800ff46 <HAL_SPI_Receive+0x132>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800fed6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800fed8:	7b1b      	ldrb	r3, [r3, #12]
 800feda:	7013      	strb	r3, [r2, #0]
        hspi->RxXferCount--;
 800fedc:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800fede:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800fee0:	3b01      	subs	r3, #1
 800fee2:	b29b      	uxth	r3, r3
 800fee4:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 800fee6:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800fee8:	3201      	adds	r2, #1
    while (hspi->RxXferCount > 0U)
 800feea:	b289      	uxth	r1, r1
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800feec:	63a2      	str	r2, [r4, #56]	; 0x38
    while (hspi->RxXferCount > 0U)
 800feee:	2900      	cmp	r1, #0
 800fef0:	d1ed      	bne.n	800fece <HAL_SPI_Receive+0xba>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800fef2:	462a      	mov	r2, r5
 800fef4:	4639      	mov	r1, r7
 800fef6:	4620      	mov	r0, r4
 800fef8:	f7ff fd38 	bl	800f96c <SPI_EndRxTransaction>
 800fefc:	b108      	cbz	r0, 800ff02 <HAL_SPI_Receive+0xee>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800fefe:	2320      	movs	r3, #32
 800ff00:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ff02:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 800ff04:	3000      	adds	r0, #0
 800ff06:	bf18      	it	ne
 800ff08:	2001      	movne	r0, #1
error :
 800ff0a:	e79e      	b.n	800fe4a <HAL_SPI_Receive+0x36>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ff0c:	f7fe fad6 	bl	800e4bc <HAL_GetTick>
 800ff10:	1b40      	subs	r0, r0, r5
 800ff12:	42b8      	cmp	r0, r7
 800ff14:	d301      	bcc.n	800ff1a <HAL_SPI_Receive+0x106>
 800ff16:	1c7b      	adds	r3, r7, #1
 800ff18:	d11c      	bne.n	800ff54 <HAL_SPI_Receive+0x140>
    while (hspi->RxXferCount > 0U)
 800ff1a:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 800ff1c:	b289      	uxth	r1, r1
 800ff1e:	2900      	cmp	r1, #0
 800ff20:	d0e7      	beq.n	800fef2 <HAL_SPI_Receive+0xde>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800ff22:	6823      	ldr	r3, [r4, #0]
 800ff24:	689a      	ldr	r2, [r3, #8]
 800ff26:	07d2      	lsls	r2, r2, #31
 800ff28:	d5f0      	bpl.n	800ff0c <HAL_SPI_Receive+0xf8>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ff2a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800ff2c:	68db      	ldr	r3, [r3, #12]
 800ff2e:	f822 3b02 	strh.w	r3, [r2], #2
        hspi->RxXferCount--;
 800ff32:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ff34:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800ff36:	3b01      	subs	r3, #1
 800ff38:	b29b      	uxth	r3, r3
 800ff3a:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 800ff3c:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 800ff3e:	b289      	uxth	r1, r1
 800ff40:	2900      	cmp	r1, #0
 800ff42:	d1ee      	bne.n	800ff22 <HAL_SPI_Receive+0x10e>
 800ff44:	e7d5      	b.n	800fef2 <HAL_SPI_Receive+0xde>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ff46:	f7fe fab9 	bl	800e4bc <HAL_GetTick>
 800ff4a:	1b40      	subs	r0, r0, r5
 800ff4c:	42b8      	cmp	r0, r7
 800ff4e:	d3bb      	bcc.n	800fec8 <HAL_SPI_Receive+0xb4>
 800ff50:	1c79      	adds	r1, r7, #1
 800ff52:	d0b9      	beq.n	800fec8 <HAL_SPI_Receive+0xb4>
          errorcode = HAL_TIMEOUT;
 800ff54:	2003      	movs	r0, #3
 800ff56:	e778      	b.n	800fe4a <HAL_SPI_Receive+0x36>
    SPI_1LINE_RX(hspi);
 800ff58:	681a      	ldr	r2, [r3, #0]
 800ff5a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800ff5e:	601a      	str	r2, [r3, #0]
 800ff60:	e7a9      	b.n	800feb6 <HAL_SPI_Receive+0xa2>
 800ff62:	bf00      	nop

0800ff64 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ff64:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ff66:	6a04      	ldr	r4, [r0, #32]
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ff68:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 800ff6a:	680e      	ldr	r6, [r1, #0]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ff6c:	4d14      	ldr	r5, [pc, #80]	; (800ffc0 <TIM_OC1_SetConfig+0x5c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ff6e:	f024 0401 	bic.w	r4, r4, #1
 800ff72:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 800ff74:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800ff76:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800ff78:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 800ff7a:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ff7e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ff82:	42a8      	cmp	r0, r5
  tmpccer |= OC_Config->OCPolarity;
 800ff84:	ea43 0307 	orr.w	r3, r3, r7
  tmpccmrx |= OC_Config->OCMode;
 800ff88:	ea42 0206 	orr.w	r2, r2, r6
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ff8c:	d00a      	beq.n	800ffa4 <TIM_OC1_SetConfig+0x40>
 800ff8e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800ff92:	42a8      	cmp	r0, r5
 800ff94:	d006      	beq.n	800ffa4 <TIM_OC1_SetConfig+0x40>

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ff96:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800ff98:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800ff9a:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 800ff9c:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR1 = OC_Config->Pulse;
 800ff9e:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 800ffa0:	6203      	str	r3, [r0, #32]
}
 800ffa2:	4770      	bx	lr
    tmpccer |= OC_Config->OCNPolarity;
 800ffa4:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 800ffa6:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800ffaa:	432b      	orrs	r3, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 800ffac:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ffb0:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800ffb4:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 800ffb6:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 800ffba:	432c      	orrs	r4, r5
 800ffbc:	e7eb      	b.n	800ff96 <TIM_OC1_SetConfig+0x32>
 800ffbe:	bf00      	nop
 800ffc0:	40010000 	.word	0x40010000

0800ffc4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ffc4:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ffc6:	6a04      	ldr	r4, [r0, #32]
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ffc8:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 800ffca:	680e      	ldr	r6, [r1, #0]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ffcc:	4d15      	ldr	r5, [pc, #84]	; (8010024 <TIM_OC3_SetConfig+0x60>)
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ffce:	f424 7480 	bic.w	r4, r4, #256	; 0x100
 800ffd2:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 800ffd4:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800ffd6:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 800ffd8:	69c2      	ldr	r2, [r0, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 800ffda:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ffde:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ffe2:	42a8      	cmp	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ffe4:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 800ffe8:	ea42 0206 	orr.w	r2, r2, r6
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ffec:	d00a      	beq.n	8010004 <TIM_OC3_SetConfig+0x40>
 800ffee:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800fff2:	42a8      	cmp	r0, r5
 800fff4:	d006      	beq.n	8010004 <TIM_OC3_SetConfig+0x40>

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800fff6:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800fff8:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 800fffa:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 800fffc:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR3 = OC_Config->Pulse;
 800fffe:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8010000:	6203      	str	r3, [r0, #32]
}
 8010002:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8010004:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8010006:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 801000a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 801000e:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8010012:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8010016:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8010018:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 801001c:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
 8010020:	e7e9      	b.n	800fff6 <TIM_OC3_SetConfig+0x32>
 8010022:	bf00      	nop
 8010024:	40010000 	.word	0x40010000

08010028 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8010028:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 801002a:	6a04      	ldr	r4, [r0, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 801002c:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801002e:	680e      	ldr	r6, [r1, #0]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010030:	4d10      	ldr	r5, [pc, #64]	; (8010074 <TIM_OC4_SetConfig+0x4c>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8010032:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8010036:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 8010038:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 801003a:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 801003c:	69c2      	ldr	r2, [r0, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 801003e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8010042:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010046:	42a8      	cmp	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8010048:	ea43 3307 	orr.w	r3, r3, r7, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801004c:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010050:	d00a      	beq.n	8010068 <TIM_OC4_SetConfig+0x40>
 8010052:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8010056:	42a8      	cmp	r0, r5
 8010058:	d006      	beq.n	8010068 <TIM_OC4_SetConfig+0x40>

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 801005a:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 801005c:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 801005e:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8010060:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR4 = OC_Config->Pulse;
 8010062:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8010064:	6203      	str	r3, [r0, #32]
}
 8010066:	4770      	bx	lr
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8010068:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 801006a:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 801006e:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 8010072:	e7f2      	b.n	801005a <TIM_OC4_SetConfig+0x32>
 8010074:	40010000 	.word	0x40010000

08010078 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8010078:	6803      	ldr	r3, [r0, #0]
 801007a:	68da      	ldr	r2, [r3, #12]
 801007c:	f042 0201 	orr.w	r2, r2, #1
 8010080:	60da      	str	r2, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010082:	689a      	ldr	r2, [r3, #8]
 8010084:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010088:	2a06      	cmp	r2, #6
 801008a:	d003      	beq.n	8010094 <HAL_TIM_Base_Start_IT+0x1c>
    __HAL_TIM_ENABLE(htim);
 801008c:	681a      	ldr	r2, [r3, #0]
 801008e:	f042 0201 	orr.w	r2, r2, #1
 8010092:	601a      	str	r2, [r3, #0]
}
 8010094:	2000      	movs	r0, #0
 8010096:	4770      	bx	lr

08010098 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8010098:	6803      	ldr	r3, [r0, #0]
 801009a:	68da      	ldr	r2, [r3, #12]
 801009c:	f022 0201 	bic.w	r2, r2, #1
 80100a0:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 80100a2:	6a19      	ldr	r1, [r3, #32]
 80100a4:	f241 1211 	movw	r2, #4369	; 0x1111
 80100a8:	4211      	tst	r1, r2
 80100aa:	d108      	bne.n	80100be <HAL_TIM_Base_Stop_IT+0x26>
 80100ac:	6a19      	ldr	r1, [r3, #32]
 80100ae:	f240 4244 	movw	r2, #1092	; 0x444
 80100b2:	4211      	tst	r1, r2
 80100b4:	d103      	bne.n	80100be <HAL_TIM_Base_Stop_IT+0x26>
 80100b6:	681a      	ldr	r2, [r3, #0]
 80100b8:	f022 0201 	bic.w	r2, r2, #1
 80100bc:	601a      	str	r2, [r3, #0]
}
 80100be:	2000      	movs	r0, #0
 80100c0:	4770      	bx	lr
 80100c2:	bf00      	nop

080100c4 <HAL_TIM_OC_MspInit>:
 80100c4:	4770      	bx	lr
 80100c6:	bf00      	nop

080100c8 <HAL_TIM_OC_Start>:
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80100c8:	6803      	ldr	r3, [r0, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80100ca:	2201      	movs	r2, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80100cc:	6a18      	ldr	r0, [r3, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80100ce:	f001 011f 	and.w	r1, r1, #31
 80100d2:	fa02 f101 	lsl.w	r1, r2, r1
  TIMx->CCER &= ~tmp;
 80100d6:	ea20 0001 	bic.w	r0, r0, r1
{
 80100da:	b410      	push	{r4}
  TIMx->CCER &= ~tmp;
 80100dc:	6218      	str	r0, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80100de:	6a1a      	ldr	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80100e0:	4c0c      	ldr	r4, [pc, #48]	; (8010114 <HAL_TIM_OC_Start+0x4c>)
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80100e2:	4311      	orrs	r1, r2
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80100e4:	42a3      	cmp	r3, r4
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80100e6:	6219      	str	r1, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80100e8:	d00f      	beq.n	801010a <HAL_TIM_OC_Start+0x42>
 80100ea:	4a0b      	ldr	r2, [pc, #44]	; (8010118 <HAL_TIM_OC_Start+0x50>)
 80100ec:	4293      	cmp	r3, r2
 80100ee:	d00c      	beq.n	801010a <HAL_TIM_OC_Start+0x42>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80100f0:	689a      	ldr	r2, [r3, #8]
 80100f2:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80100f6:	2a06      	cmp	r2, #6
 80100f8:	d003      	beq.n	8010102 <HAL_TIM_OC_Start+0x3a>
    __HAL_TIM_ENABLE(htim);
 80100fa:	681a      	ldr	r2, [r3, #0]
 80100fc:	f042 0201 	orr.w	r2, r2, #1
 8010100:	601a      	str	r2, [r3, #0]
}
 8010102:	2000      	movs	r0, #0
 8010104:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010108:	4770      	bx	lr
    __HAL_TIM_MOE_ENABLE(htim);
 801010a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801010c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8010110:	645a      	str	r2, [r3, #68]	; 0x44
 8010112:	e7ed      	b.n	80100f0 <HAL_TIM_OC_Start+0x28>
 8010114:	40010000 	.word	0x40010000
 8010118:	40010400 	.word	0x40010400

0801011c <HAL_TIM_OC_Start_IT>:
{
 801011c:	b410      	push	{r4}
 801011e:	6803      	ldr	r3, [r0, #0]
  switch (Channel)
 8010120:	290c      	cmp	r1, #12
 8010122:	d80c      	bhi.n	801013e <HAL_TIM_OC_Start_IT+0x22>
 8010124:	e8df f001 	tbb	[pc, r1]
 8010128:	0b0b0b07 	.word	0x0b0b0b07
 801012c:	0b0b0b39 	.word	0x0b0b0b39
 8010130:	0b0b0b34 	.word	0x0b0b0b34
 8010134:	2f          	.byte	0x2f
 8010135:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8010136:	68da      	ldr	r2, [r3, #12]
 8010138:	f042 0202 	orr.w	r2, r2, #2
 801013c:	60da      	str	r2, [r3, #12]
  TIMx->CCER &= ~tmp;
 801013e:	6a18      	ldr	r0, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8010140:	4c18      	ldr	r4, [pc, #96]	; (80101a4 <HAL_TIM_OC_Start_IT+0x88>)
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8010142:	f001 021f 	and.w	r2, r1, #31
 8010146:	2101      	movs	r1, #1
 8010148:	4091      	lsls	r1, r2
  TIMx->CCER &= ~tmp;
 801014a:	ea20 0001 	bic.w	r0, r0, r1
 801014e:	6218      	str	r0, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8010150:	6a1a      	ldr	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8010152:	42a3      	cmp	r3, r4
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8010154:	ea41 0102 	orr.w	r1, r1, r2
 8010158:	6219      	str	r1, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 801015a:	d00f      	beq.n	801017c <HAL_TIM_OC_Start_IT+0x60>
 801015c:	4a12      	ldr	r2, [pc, #72]	; (80101a8 <HAL_TIM_OC_Start_IT+0x8c>)
 801015e:	4293      	cmp	r3, r2
 8010160:	d00c      	beq.n	801017c <HAL_TIM_OC_Start_IT+0x60>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010162:	689a      	ldr	r2, [r3, #8]
 8010164:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010168:	2a06      	cmp	r2, #6
 801016a:	d003      	beq.n	8010174 <HAL_TIM_OC_Start_IT+0x58>
    __HAL_TIM_ENABLE(htim);
 801016c:	681a      	ldr	r2, [r3, #0]
 801016e:	f042 0201 	orr.w	r2, r2, #1
 8010172:	601a      	str	r2, [r3, #0]
}
 8010174:	2000      	movs	r0, #0
 8010176:	f85d 4b04 	ldr.w	r4, [sp], #4
 801017a:	4770      	bx	lr
    __HAL_TIM_MOE_ENABLE(htim);
 801017c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801017e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8010182:	645a      	str	r2, [r3, #68]	; 0x44
 8010184:	e7ed      	b.n	8010162 <HAL_TIM_OC_Start_IT+0x46>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8010186:	68da      	ldr	r2, [r3, #12]
 8010188:	f042 0210 	orr.w	r2, r2, #16
 801018c:	60da      	str	r2, [r3, #12]
      break;
 801018e:	e7d6      	b.n	801013e <HAL_TIM_OC_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8010190:	68da      	ldr	r2, [r3, #12]
 8010192:	f042 0208 	orr.w	r2, r2, #8
 8010196:	60da      	str	r2, [r3, #12]
      break;
 8010198:	e7d1      	b.n	801013e <HAL_TIM_OC_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 801019a:	68da      	ldr	r2, [r3, #12]
 801019c:	f042 0204 	orr.w	r2, r2, #4
 80101a0:	60da      	str	r2, [r3, #12]
      break;
 80101a2:	e7cc      	b.n	801013e <HAL_TIM_OC_Start_IT+0x22>
 80101a4:	40010000 	.word	0x40010000
 80101a8:	40010400 	.word	0x40010400

080101ac <HAL_TIM_OC_Stop_IT>:
{
 80101ac:	b410      	push	{r4}
 80101ae:	6803      	ldr	r3, [r0, #0]
  switch (Channel)
 80101b0:	290c      	cmp	r1, #12
 80101b2:	d80c      	bhi.n	80101ce <HAL_TIM_OC_Stop_IT+0x22>
 80101b4:	e8df f001 	tbb	[pc, r1]
 80101b8:	0b0b0b07 	.word	0x0b0b0b07
 80101bc:	0b0b0b47 	.word	0x0b0b0b47
 80101c0:	0b0b0b42 	.word	0x0b0b0b42
 80101c4:	3d          	.byte	0x3d
 80101c5:	00          	.byte	0x00
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80101c6:	68da      	ldr	r2, [r3, #12]
 80101c8:	f022 0202 	bic.w	r2, r2, #2
 80101cc:	60da      	str	r2, [r3, #12]
  TIMx->CCER &= ~tmp;
 80101ce:	6a1a      	ldr	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80101d0:	4c1f      	ldr	r4, [pc, #124]	; (8010250 <HAL_TIM_OC_Stop_IT+0xa4>)
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80101d2:	f001 011f 	and.w	r1, r1, #31
 80101d6:	2001      	movs	r0, #1
 80101d8:	fa00 f101 	lsl.w	r1, r0, r1
  TIMx->CCER &= ~tmp;
 80101dc:	ea22 0101 	bic.w	r1, r2, r1
 80101e0:	6219      	str	r1, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80101e2:	6a1a      	ldr	r2, [r3, #32]
 80101e4:	621a      	str	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80101e6:	42a3      	cmp	r3, r4
 80101e8:	d014      	beq.n	8010214 <HAL_TIM_OC_Stop_IT+0x68>
 80101ea:	4a1a      	ldr	r2, [pc, #104]	; (8010254 <HAL_TIM_OC_Stop_IT+0xa8>)
 80101ec:	4293      	cmp	r3, r2
 80101ee:	d011      	beq.n	8010214 <HAL_TIM_OC_Stop_IT+0x68>
  __HAL_TIM_DISABLE(htim);
 80101f0:	6a19      	ldr	r1, [r3, #32]
 80101f2:	f241 1211 	movw	r2, #4369	; 0x1111
 80101f6:	4211      	tst	r1, r2
 80101f8:	d108      	bne.n	801020c <HAL_TIM_OC_Stop_IT+0x60>
 80101fa:	6a19      	ldr	r1, [r3, #32]
 80101fc:	f240 4244 	movw	r2, #1092	; 0x444
 8010200:	4211      	tst	r1, r2
 8010202:	d103      	bne.n	801020c <HAL_TIM_OC_Stop_IT+0x60>
 8010204:	681a      	ldr	r2, [r3, #0]
 8010206:	f022 0201 	bic.w	r2, r2, #1
 801020a:	601a      	str	r2, [r3, #0]
}
 801020c:	2000      	movs	r0, #0
 801020e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010212:	4770      	bx	lr
    __HAL_TIM_MOE_DISABLE(htim);
 8010214:	6a19      	ldr	r1, [r3, #32]
 8010216:	f241 1211 	movw	r2, #4369	; 0x1111
 801021a:	4211      	tst	r1, r2
 801021c:	d1e8      	bne.n	80101f0 <HAL_TIM_OC_Stop_IT+0x44>
 801021e:	6a19      	ldr	r1, [r3, #32]
 8010220:	f240 4244 	movw	r2, #1092	; 0x444
 8010224:	4211      	tst	r1, r2
 8010226:	d1e3      	bne.n	80101f0 <HAL_TIM_OC_Stop_IT+0x44>
 8010228:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801022a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 801022e:	645a      	str	r2, [r3, #68]	; 0x44
 8010230:	e7de      	b.n	80101f0 <HAL_TIM_OC_Stop_IT+0x44>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8010232:	68da      	ldr	r2, [r3, #12]
 8010234:	f022 0210 	bic.w	r2, r2, #16
 8010238:	60da      	str	r2, [r3, #12]
      break;
 801023a:	e7c8      	b.n	80101ce <HAL_TIM_OC_Stop_IT+0x22>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 801023c:	68da      	ldr	r2, [r3, #12]
 801023e:	f022 0208 	bic.w	r2, r2, #8
 8010242:	60da      	str	r2, [r3, #12]
      break;
 8010244:	e7c3      	b.n	80101ce <HAL_TIM_OC_Stop_IT+0x22>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8010246:	68da      	ldr	r2, [r3, #12]
 8010248:	f022 0204 	bic.w	r2, r2, #4
 801024c:	60da      	str	r2, [r3, #12]
      break;
 801024e:	e7be      	b.n	80101ce <HAL_TIM_OC_Stop_IT+0x22>
 8010250:	40010000 	.word	0x40010000
 8010254:	40010400 	.word	0x40010400

08010258 <HAL_TIM_PWM_MspInit>:
 8010258:	4770      	bx	lr
 801025a:	bf00      	nop

0801025c <HAL_TIM_PWM_Start>:
 801025c:	f7ff bf34 	b.w	80100c8 <HAL_TIM_OC_Start>

08010260 <HAL_TIM_PWM_Stop>:
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8010260:	6803      	ldr	r3, [r0, #0]
{
 8010262:	b430      	push	{r4, r5}
  TIMx->CCER &= ~tmp;
 8010264:	6a1a      	ldr	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8010266:	4c19      	ldr	r4, [pc, #100]	; (80102cc <HAL_TIM_PWM_Stop+0x6c>)
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8010268:	f001 051f 	and.w	r5, r1, #31
 801026c:	2101      	movs	r1, #1
 801026e:	40a9      	lsls	r1, r5
  TIMx->CCER &= ~tmp;
 8010270:	ea22 0101 	bic.w	r1, r2, r1
 8010274:	6219      	str	r1, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8010276:	6a1a      	ldr	r2, [r3, #32]
 8010278:	621a      	str	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 801027a:	42a3      	cmp	r3, r4
 801027c:	d016      	beq.n	80102ac <HAL_TIM_PWM_Stop+0x4c>
 801027e:	4a14      	ldr	r2, [pc, #80]	; (80102d0 <HAL_TIM_PWM_Stop+0x70>)
 8010280:	4293      	cmp	r3, r2
 8010282:	d013      	beq.n	80102ac <HAL_TIM_PWM_Stop+0x4c>
  __HAL_TIM_DISABLE(htim);
 8010284:	6a19      	ldr	r1, [r3, #32]
 8010286:	f241 1211 	movw	r2, #4369	; 0x1111
 801028a:	4211      	tst	r1, r2
 801028c:	d108      	bne.n	80102a0 <HAL_TIM_PWM_Stop+0x40>
 801028e:	6a19      	ldr	r1, [r3, #32]
 8010290:	f240 4244 	movw	r2, #1092	; 0x444
 8010294:	4211      	tst	r1, r2
 8010296:	d103      	bne.n	80102a0 <HAL_TIM_PWM_Stop+0x40>
 8010298:	681a      	ldr	r2, [r3, #0]
 801029a:	f022 0201 	bic.w	r2, r2, #1
 801029e:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 80102a0:	2301      	movs	r3, #1
 80102a2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 80102a6:	bc30      	pop	{r4, r5}
 80102a8:	2000      	movs	r0, #0
 80102aa:	4770      	bx	lr
    __HAL_TIM_MOE_DISABLE(htim);
 80102ac:	6a19      	ldr	r1, [r3, #32]
 80102ae:	f241 1211 	movw	r2, #4369	; 0x1111
 80102b2:	4211      	tst	r1, r2
 80102b4:	d1e6      	bne.n	8010284 <HAL_TIM_PWM_Stop+0x24>
 80102b6:	6a19      	ldr	r1, [r3, #32]
 80102b8:	f240 4244 	movw	r2, #1092	; 0x444
 80102bc:	4211      	tst	r1, r2
 80102be:	d1e1      	bne.n	8010284 <HAL_TIM_PWM_Stop+0x24>
 80102c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80102c2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80102c6:	645a      	str	r2, [r3, #68]	; 0x44
 80102c8:	e7dc      	b.n	8010284 <HAL_TIM_PWM_Stop+0x24>
 80102ca:	bf00      	nop
 80102cc:	40010000 	.word	0x40010000
 80102d0:	40010400 	.word	0x40010400

080102d4 <HAL_TIM_Encoder_Start>:
{
 80102d4:	6803      	ldr	r3, [r0, #0]
  switch (Channel)
 80102d6:	b1c1      	cbz	r1, 801030a <HAL_TIM_Encoder_Start+0x36>
 80102d8:	2904      	cmp	r1, #4
 80102da:	d10d      	bne.n	80102f8 <HAL_TIM_Encoder_Start+0x24>
  TIMx->CCER &= ~tmp;
 80102dc:	6a1a      	ldr	r2, [r3, #32]
 80102de:	f022 0210 	bic.w	r2, r2, #16
 80102e2:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80102e4:	6a1a      	ldr	r2, [r3, #32]
 80102e6:	f042 0210 	orr.w	r2, r2, #16
 80102ea:	621a      	str	r2, [r3, #32]
  __HAL_TIM_ENABLE(htim);
 80102ec:	681a      	ldr	r2, [r3, #0]
 80102ee:	f042 0201 	orr.w	r2, r2, #1
 80102f2:	601a      	str	r2, [r3, #0]
}
 80102f4:	2000      	movs	r0, #0
 80102f6:	4770      	bx	lr
  TIMx->CCER &= ~tmp;
 80102f8:	6a1a      	ldr	r2, [r3, #32]
 80102fa:	f022 0201 	bic.w	r2, r2, #1
 80102fe:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8010300:	6a1a      	ldr	r2, [r3, #32]
 8010302:	f042 0201 	orr.w	r2, r2, #1
 8010306:	621a      	str	r2, [r3, #32]
 8010308:	e7e8      	b.n	80102dc <HAL_TIM_Encoder_Start+0x8>
  TIMx->CCER &= ~tmp;
 801030a:	6a1a      	ldr	r2, [r3, #32]
 801030c:	f022 0201 	bic.w	r2, r2, #1
 8010310:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8010312:	6a1a      	ldr	r2, [r3, #32]
 8010314:	f042 0201 	orr.w	r2, r2, #1
 8010318:	621a      	str	r2, [r3, #32]
 801031a:	e7e7      	b.n	80102ec <HAL_TIM_Encoder_Start+0x18>

0801031c <HAL_TIM_Encoder_Stop>:
{
 801031c:	6803      	ldr	r3, [r0, #0]
  switch (Channel)
 801031e:	b1f1      	cbz	r1, 801035e <HAL_TIM_Encoder_Stop+0x42>
 8010320:	2904      	cmp	r1, #4
 8010322:	d115      	bne.n	8010350 <HAL_TIM_Encoder_Stop+0x34>
  TIMx->CCER &= ~tmp;
 8010324:	6a1a      	ldr	r2, [r3, #32]
 8010326:	f022 0210 	bic.w	r2, r2, #16
 801032a:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 801032c:	6a1a      	ldr	r2, [r3, #32]
 801032e:	621a      	str	r2, [r3, #32]
  __HAL_TIM_DISABLE(htim);
 8010330:	6a19      	ldr	r1, [r3, #32]
 8010332:	f241 1211 	movw	r2, #4369	; 0x1111
 8010336:	4211      	tst	r1, r2
 8010338:	d108      	bne.n	801034c <HAL_TIM_Encoder_Stop+0x30>
 801033a:	6a19      	ldr	r1, [r3, #32]
 801033c:	f240 4244 	movw	r2, #1092	; 0x444
 8010340:	4211      	tst	r1, r2
 8010342:	d103      	bne.n	801034c <HAL_TIM_Encoder_Stop+0x30>
 8010344:	681a      	ldr	r2, [r3, #0]
 8010346:	f022 0201 	bic.w	r2, r2, #1
 801034a:	601a      	str	r2, [r3, #0]
}
 801034c:	2000      	movs	r0, #0
 801034e:	4770      	bx	lr
  TIMx->CCER &= ~tmp;
 8010350:	6a1a      	ldr	r2, [r3, #32]
 8010352:	f022 0201 	bic.w	r2, r2, #1
 8010356:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8010358:	6a1a      	ldr	r2, [r3, #32]
 801035a:	621a      	str	r2, [r3, #32]
 801035c:	e7e2      	b.n	8010324 <HAL_TIM_Encoder_Stop+0x8>
  TIMx->CCER &= ~tmp;
 801035e:	6a1a      	ldr	r2, [r3, #32]
 8010360:	f022 0201 	bic.w	r2, r2, #1
 8010364:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8010366:	6a1a      	ldr	r2, [r3, #32]
 8010368:	621a      	str	r2, [r3, #32]
 801036a:	e7e1      	b.n	8010330 <HAL_TIM_Encoder_Stop+0x14>

0801036c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 801036c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8010370:	2b01      	cmp	r3, #1
 8010372:	d05a      	beq.n	801042a <HAL_TIM_ConfigClockSource+0xbe>
  htim->State = HAL_TIM_STATE_BUSY;
 8010374:	2202      	movs	r2, #2
  tmpsmcr = htim->Instance->SMCR;
 8010376:	6803      	ldr	r3, [r0, #0]
{
 8010378:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 801037a:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 801037e:	689a      	ldr	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8010380:	680c      	ldr	r4, [r1, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010382:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8010386:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  __HAL_LOCK(htim);
 801038a:	2501      	movs	r5, #1
  switch (sClockSourceConfig->ClockSource)
 801038c:	2c40      	cmp	r4, #64	; 0x40
  __HAL_LOCK(htim);
 801038e:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
  htim->Instance->SMCR = tmpsmcr;
 8010392:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8010394:	d074      	beq.n	8010480 <HAL_TIM_ConfigClockSource+0x114>
 8010396:	d94a      	bls.n	801042e <HAL_TIM_ConfigClockSource+0xc2>
 8010398:	2c60      	cmp	r4, #96	; 0x60
 801039a:	d02d      	beq.n	80103f8 <HAL_TIM_ConfigClockSource+0x8c>
 801039c:	d956      	bls.n	801044c <HAL_TIM_ConfigClockSource+0xe0>
 801039e:	2c70      	cmp	r4, #112	; 0x70
 80103a0:	d01a      	beq.n	80103d8 <HAL_TIM_ConfigClockSource+0x6c>
 80103a2:	f5b4 5f00 	cmp.w	r4, #8192	; 0x2000
 80103a6:	d10e      	bne.n	80103c6 <HAL_TIM_ConfigClockSource+0x5a>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80103a8:	e9d1 5201 	ldrd	r5, r2, [r1, #4]
 80103ac:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 80103ae:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80103b0:	432a      	orrs	r2, r5
 80103b2:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80103b6:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80103ba:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 80103bc:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80103be:	689a      	ldr	r2, [r3, #8]
 80103c0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80103c4:	609a      	str	r2, [r3, #8]
  __HAL_UNLOCK(htim);
 80103c6:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80103c8:	2201      	movs	r2, #1
 80103ca:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80103ce:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 80103d2:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 80103d4:	4618      	mov	r0, r3
}
 80103d6:	4770      	bx	lr
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80103d8:	e9d1 5201 	ldrd	r5, r2, [r1, #4]
 80103dc:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 80103de:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80103e0:	432a      	orrs	r2, r5
 80103e2:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80103e6:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80103ea:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 80103ec:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 80103ee:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80103f0:	f042 0277 	orr.w	r2, r2, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 80103f4:	609a      	str	r2, [r3, #8]
      break;
 80103f6:	e7e6      	b.n	80103c6 <HAL_TIM_ConfigClockSource+0x5a>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80103f8:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80103fa:	684d      	ldr	r5, [r1, #4]
 80103fc:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80103fe:	f024 0410 	bic.w	r4, r4, #16
 8010402:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010404:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8010406:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8010408:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 801040c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8010410:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8010414:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8010418:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 801041a:	621a      	str	r2, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 801041c:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 801041e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010422:	f042 0267 	orr.w	r2, r2, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8010426:	609a      	str	r2, [r3, #8]
 8010428:	e7cd      	b.n	80103c6 <HAL_TIM_ConfigClockSource+0x5a>
  __HAL_LOCK(htim);
 801042a:	2002      	movs	r0, #2
}
 801042c:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 801042e:	2c10      	cmp	r4, #16
 8010430:	d004      	beq.n	801043c <HAL_TIM_ConfigClockSource+0xd0>
 8010432:	d93d      	bls.n	80104b0 <HAL_TIM_ConfigClockSource+0x144>
 8010434:	2c20      	cmp	r4, #32
 8010436:	d001      	beq.n	801043c <HAL_TIM_ConfigClockSource+0xd0>
 8010438:	2c30      	cmp	r4, #48	; 0x30
 801043a:	d1c4      	bne.n	80103c6 <HAL_TIM_ConfigClockSource+0x5a>
  tmpsmcr = TIMx->SMCR;
 801043c:	689a      	ldr	r2, [r3, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 801043e:	f044 0407 	orr.w	r4, r4, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 8010442:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010446:	4314      	orrs	r4, r2
  TIMx->SMCR = tmpsmcr;
 8010448:	609c      	str	r4, [r3, #8]
 801044a:	e7bc      	b.n	80103c6 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 801044c:	2c50      	cmp	r4, #80	; 0x50
 801044e:	d1ba      	bne.n	80103c6 <HAL_TIM_ConfigClockSource+0x5a>
  tmpccer = TIMx->CCER;
 8010450:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010452:	6a1e      	ldr	r6, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010454:	684c      	ldr	r4, [r1, #4]
 8010456:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010458:	f026 0601 	bic.w	r6, r6, #1
 801045c:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801045e:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010460:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8010464:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8010468:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 801046c:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 801046e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010470:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8010472:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8010474:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010478:	f042 0257 	orr.w	r2, r2, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 801047c:	609a      	str	r2, [r3, #8]
 801047e:	e7a2      	b.n	80103c6 <HAL_TIM_ConfigClockSource+0x5a>
  tmpccer = TIMx->CCER;
 8010480:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010482:	6a1e      	ldr	r6, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010484:	684c      	ldr	r4, [r1, #4]
 8010486:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010488:	f026 0601 	bic.w	r6, r6, #1
 801048c:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801048e:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010490:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8010494:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8010498:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 801049c:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 801049e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80104a0:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 80104a2:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80104a4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80104a8:	f042 0247 	orr.w	r2, r2, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 80104ac:	609a      	str	r2, [r3, #8]
 80104ae:	e78a      	b.n	80103c6 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 80104b0:	2c00      	cmp	r4, #0
 80104b2:	d0c3      	beq.n	801043c <HAL_TIM_ConfigClockSource+0xd0>
 80104b4:	e787      	b.n	80103c6 <HAL_TIM_ConfigClockSource+0x5a>
 80104b6:	bf00      	nop

080104b8 <HAL_TIM_OC_DelayElapsedCallback>:
 80104b8:	4770      	bx	lr
 80104ba:	bf00      	nop

080104bc <HAL_TIM_IC_CaptureCallback>:
 80104bc:	4770      	bx	lr
 80104be:	bf00      	nop

080104c0 <HAL_TIM_PWM_PulseFinishedCallback>:
 80104c0:	4770      	bx	lr
 80104c2:	bf00      	nop

080104c4 <HAL_TIM_TriggerCallback>:
 80104c4:	4770      	bx	lr
 80104c6:	bf00      	nop

080104c8 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80104c8:	6803      	ldr	r3, [r0, #0]
 80104ca:	691a      	ldr	r2, [r3, #16]
 80104cc:	0791      	lsls	r1, r2, #30
{
 80104ce:	b510      	push	{r4, lr}
 80104d0:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80104d2:	d502      	bpl.n	80104da <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80104d4:	68da      	ldr	r2, [r3, #12]
 80104d6:	0792      	lsls	r2, r2, #30
 80104d8:	d45f      	bmi.n	801059a <HAL_TIM_IRQHandler+0xd2>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80104da:	691a      	ldr	r2, [r3, #16]
 80104dc:	0750      	lsls	r0, r2, #29
 80104de:	d502      	bpl.n	80104e6 <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80104e0:	68da      	ldr	r2, [r3, #12]
 80104e2:	0751      	lsls	r1, r2, #29
 80104e4:	d446      	bmi.n	8010574 <HAL_TIM_IRQHandler+0xac>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80104e6:	691a      	ldr	r2, [r3, #16]
 80104e8:	0712      	lsls	r2, r2, #28
 80104ea:	d502      	bpl.n	80104f2 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80104ec:	68da      	ldr	r2, [r3, #12]
 80104ee:	0710      	lsls	r0, r2, #28
 80104f0:	d42e      	bmi.n	8010550 <HAL_TIM_IRQHandler+0x88>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80104f2:	691a      	ldr	r2, [r3, #16]
 80104f4:	06d2      	lsls	r2, r2, #27
 80104f6:	d502      	bpl.n	80104fe <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80104f8:	68da      	ldr	r2, [r3, #12]
 80104fa:	06d0      	lsls	r0, r2, #27
 80104fc:	d418      	bmi.n	8010530 <HAL_TIM_IRQHandler+0x68>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80104fe:	691a      	ldr	r2, [r3, #16]
 8010500:	07d1      	lsls	r1, r2, #31
 8010502:	d502      	bpl.n	801050a <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8010504:	68da      	ldr	r2, [r3, #12]
 8010506:	07d2      	lsls	r2, r2, #31
 8010508:	d45d      	bmi.n	80105c6 <HAL_TIM_IRQHandler+0xfe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 801050a:	691a      	ldr	r2, [r3, #16]
 801050c:	0610      	lsls	r0, r2, #24
 801050e:	d502      	bpl.n	8010516 <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8010510:	68da      	ldr	r2, [r3, #12]
 8010512:	0611      	lsls	r1, r2, #24
 8010514:	d45f      	bmi.n	80105d6 <HAL_TIM_IRQHandler+0x10e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8010516:	691a      	ldr	r2, [r3, #16]
 8010518:	0652      	lsls	r2, r2, #25
 801051a:	d502      	bpl.n	8010522 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 801051c:	68da      	ldr	r2, [r3, #12]
 801051e:	0650      	lsls	r0, r2, #25
 8010520:	d461      	bmi.n	80105e6 <HAL_TIM_IRQHandler+0x11e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8010522:	691a      	ldr	r2, [r3, #16]
 8010524:	0691      	lsls	r1, r2, #26
 8010526:	d502      	bpl.n	801052e <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8010528:	68da      	ldr	r2, [r3, #12]
 801052a:	0692      	lsls	r2, r2, #26
 801052c:	d443      	bmi.n	80105b6 <HAL_TIM_IRQHandler+0xee>
}
 801052e:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8010530:	f06f 0210 	mvn.w	r2, #16
 8010534:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8010536:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8010538:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 801053a:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801053e:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8010540:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8010542:	d064      	beq.n	801060e <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8010544:	f7ff ffba 	bl	80104bc <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010548:	2200      	movs	r2, #0
 801054a:	6823      	ldr	r3, [r4, #0]
 801054c:	7722      	strb	r2, [r4, #28]
 801054e:	e7d6      	b.n	80104fe <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8010550:	f06f 0208 	mvn.w	r2, #8
 8010554:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8010556:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8010558:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 801055a:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801055c:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 801055e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8010560:	d152      	bne.n	8010608 <HAL_TIM_IRQHandler+0x140>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010562:	f7ff ffa9 	bl	80104b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010566:	4620      	mov	r0, r4
 8010568:	f7ff ffaa 	bl	80104c0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801056c:	2200      	movs	r2, #0
 801056e:	6823      	ldr	r3, [r4, #0]
 8010570:	7722      	strb	r2, [r4, #28]
 8010572:	e7be      	b.n	80104f2 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8010574:	f06f 0204 	mvn.w	r2, #4
 8010578:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 801057a:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801057c:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 801057e:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8010582:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8010584:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8010586:	d13c      	bne.n	8010602 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010588:	f7ff ff96 	bl	80104b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801058c:	4620      	mov	r0, r4
 801058e:	f7ff ff97 	bl	80104c0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010592:	2200      	movs	r2, #0
 8010594:	6823      	ldr	r3, [r4, #0]
 8010596:	7722      	strb	r2, [r4, #28]
 8010598:	e7a5      	b.n	80104e6 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 801059a:	f06f 0202 	mvn.w	r2, #2
 801059e:	611a      	str	r2, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80105a0:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80105a2:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80105a4:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80105a6:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80105a8:	d025      	beq.n	80105f6 <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 80105aa:	f7ff ff87 	bl	80104bc <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80105ae:	2200      	movs	r2, #0
 80105b0:	6823      	ldr	r3, [r4, #0]
 80105b2:	7722      	strb	r2, [r4, #28]
 80105b4:	e791      	b.n	80104da <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80105b6:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 80105ba:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80105bc:	611a      	str	r2, [r3, #16]
}
 80105be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 80105c2:	f000 bb11 	b.w	8010be8 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80105c6:	f06f 0201 	mvn.w	r2, #1
 80105ca:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80105cc:	4620      	mov	r0, r4
 80105ce:	f7f9 fee9 	bl	800a3a4 <HAL_TIM_PeriodElapsedCallback>
 80105d2:	6823      	ldr	r3, [r4, #0]
 80105d4:	e799      	b.n	801050a <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80105d6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80105da:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80105dc:	4620      	mov	r0, r4
 80105de:	f000 fb05 	bl	8010bec <HAL_TIMEx_BreakCallback>
 80105e2:	6823      	ldr	r3, [r4, #0]
 80105e4:	e797      	b.n	8010516 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80105e6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80105ea:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80105ec:	4620      	mov	r0, r4
 80105ee:	f7ff ff69 	bl	80104c4 <HAL_TIM_TriggerCallback>
 80105f2:	6823      	ldr	r3, [r4, #0]
 80105f4:	e795      	b.n	8010522 <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80105f6:	f7ff ff5f 	bl	80104b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80105fa:	4620      	mov	r0, r4
 80105fc:	f7ff ff60 	bl	80104c0 <HAL_TIM_PWM_PulseFinishedCallback>
 8010600:	e7d5      	b.n	80105ae <HAL_TIM_IRQHandler+0xe6>
        HAL_TIM_IC_CaptureCallback(htim);
 8010602:	f7ff ff5b 	bl	80104bc <HAL_TIM_IC_CaptureCallback>
 8010606:	e7c4      	b.n	8010592 <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 8010608:	f7ff ff58 	bl	80104bc <HAL_TIM_IC_CaptureCallback>
 801060c:	e7ae      	b.n	801056c <HAL_TIM_IRQHandler+0xa4>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801060e:	f7ff ff53 	bl	80104b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010612:	4620      	mov	r0, r4
 8010614:	f7ff ff54 	bl	80104c0 <HAL_TIM_PWM_PulseFinishedCallback>
 8010618:	e796      	b.n	8010548 <HAL_TIM_IRQHandler+0x80>
 801061a:	bf00      	nop

0801061c <TIM_Base_SetConfig>:
{
 801061c:	b4f0      	push	{r4, r5, r6, r7}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 801061e:	4e36      	ldr	r6, [pc, #216]	; (80106f8 <TIM_Base_SetConfig+0xdc>)
  tmpcr1 = TIMx->CR1;
 8010620:	6803      	ldr	r3, [r0, #0]
 8010622:	694d      	ldr	r5, [r1, #20]
 8010624:	688c      	ldr	r4, [r1, #8]
 8010626:	680a      	ldr	r2, [r1, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8010628:	42b0      	cmp	r0, r6
 801062a:	d055      	beq.n	80106d8 <TIM_Base_SetConfig+0xbc>
 801062c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8010630:	d029      	beq.n	8010686 <TIM_Base_SetConfig+0x6a>
 8010632:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 8010636:	42b0      	cmp	r0, r6
 8010638:	d037      	beq.n	80106aa <TIM_Base_SetConfig+0x8e>
 801063a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 801063e:	42b0      	cmp	r0, r6
 8010640:	d033      	beq.n	80106aa <TIM_Base_SetConfig+0x8e>
 8010642:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8010646:	42b0      	cmp	r0, r6
 8010648:	d02f      	beq.n	80106aa <TIM_Base_SetConfig+0x8e>
 801064a:	f506 4678 	add.w	r6, r6, #63488	; 0xf800
 801064e:	42b0      	cmp	r0, r6
 8010650:	d02b      	beq.n	80106aa <TIM_Base_SetConfig+0x8e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8010652:	f506 5670 	add.w	r6, r6, #15360	; 0x3c00
 8010656:	42b0      	cmp	r0, r6
 8010658:	d013      	beq.n	8010682 <TIM_Base_SetConfig+0x66>
 801065a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 801065e:	42b0      	cmp	r0, r6
 8010660:	d00f      	beq.n	8010682 <TIM_Base_SetConfig+0x66>
 8010662:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8010666:	42b0      	cmp	r0, r6
 8010668:	d00b      	beq.n	8010682 <TIM_Base_SetConfig+0x66>
 801066a:	f5a6 3698 	sub.w	r6, r6, #77824	; 0x13000
 801066e:	42b0      	cmp	r0, r6
 8010670:	d007      	beq.n	8010682 <TIM_Base_SetConfig+0x66>
 8010672:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8010676:	42b0      	cmp	r0, r6
 8010678:	d003      	beq.n	8010682 <TIM_Base_SetConfig+0x66>
 801067a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 801067e:	42b0      	cmp	r0, r6
 8010680:	d109      	bne.n	8010696 <TIM_Base_SetConfig+0x7a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8010682:	68c9      	ldr	r1, [r1, #12]
 8010684:	e004      	b.n	8010690 <TIM_Base_SetConfig+0x74>
    tmpcr1 |= Structure->CounterMode;
 8010686:	684e      	ldr	r6, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8010688:	68c9      	ldr	r1, [r1, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 801068a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 801068e:	4333      	orrs	r3, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 8010690:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8010694:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8010696:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801069a:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 801069c:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 801069e:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80106a0:	6282      	str	r2, [r0, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 80106a2:	2301      	movs	r3, #1
 80106a4:	6143      	str	r3, [r0, #20]
}
 80106a6:	bcf0      	pop	{r4, r5, r6, r7}
 80106a8:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 80106aa:	684e      	ldr	r6, [r1, #4]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80106ac:	4f13      	ldr	r7, [pc, #76]	; (80106fc <TIM_Base_SetConfig+0xe0>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80106ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80106b2:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80106b4:	68ce      	ldr	r6, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80106b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80106ba:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80106bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80106c0:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80106c2:	42b8      	cmp	r0, r7
  TIMx->CR1 = tmpcr1;
 80106c4:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80106c6:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80106c8:	6282      	str	r2, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80106ca:	d1ea      	bne.n	80106a2 <TIM_Base_SetConfig+0x86>
    TIMx->RCR = Structure->RepetitionCounter;
 80106cc:	690b      	ldr	r3, [r1, #16]
 80106ce:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80106d0:	2301      	movs	r3, #1
 80106d2:	6143      	str	r3, [r0, #20]
}
 80106d4:	bcf0      	pop	{r4, r5, r6, r7}
 80106d6:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 80106d8:	684f      	ldr	r7, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80106da:	68ce      	ldr	r6, [r1, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80106dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80106e0:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 80106e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80106e6:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80106e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80106ec:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80106ee:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80106f0:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80106f2:	6282      	str	r2, [r0, #40]	; 0x28
 80106f4:	e7ea      	b.n	80106cc <TIM_Base_SetConfig+0xb0>
 80106f6:	bf00      	nop
 80106f8:	40010000 	.word	0x40010000
 80106fc:	40010400 	.word	0x40010400

08010700 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8010700:	b1b8      	cbz	r0, 8010732 <HAL_TIM_Base_Init+0x32>
  if (htim->State == HAL_TIM_STATE_RESET)
 8010702:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 8010706:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8010708:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 801070c:	4604      	mov	r4, r0
 801070e:	b15b      	cbz	r3, 8010728 <HAL_TIM_Base_Init+0x28>
  htim->State = HAL_TIM_STATE_BUSY;
 8010710:	2302      	movs	r3, #2
 8010712:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8010716:	6820      	ldr	r0, [r4, #0]
 8010718:	1d21      	adds	r1, r4, #4
 801071a:	f7ff ff7f 	bl	801061c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 801071e:	2301      	movs	r3, #1
 8010720:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8010724:	2000      	movs	r0, #0
}
 8010726:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8010728:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 801072c:	f7fc fb04 	bl	800cd38 <HAL_TIM_Base_MspInit>
 8010730:	e7ee      	b.n	8010710 <HAL_TIM_Base_Init+0x10>
    return HAL_ERROR;
 8010732:	2001      	movs	r0, #1
}
 8010734:	4770      	bx	lr
 8010736:	bf00      	nop

08010738 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 8010738:	b1b8      	cbz	r0, 801076a <HAL_TIM_OC_Init+0x32>
  if (htim->State == HAL_TIM_STATE_RESET)
 801073a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 801073e:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8010740:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8010744:	4604      	mov	r4, r0
 8010746:	b15b      	cbz	r3, 8010760 <HAL_TIM_OC_Init+0x28>
  htim->State = HAL_TIM_STATE_BUSY;
 8010748:	2302      	movs	r3, #2
 801074a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 801074e:	6820      	ldr	r0, [r4, #0]
 8010750:	1d21      	adds	r1, r4, #4
 8010752:	f7ff ff63 	bl	801061c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8010756:	2301      	movs	r3, #1
 8010758:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 801075c:	2000      	movs	r0, #0
}
 801075e:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8010760:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 8010764:	f7ff fcae 	bl	80100c4 <HAL_TIM_OC_MspInit>
 8010768:	e7ee      	b.n	8010748 <HAL_TIM_OC_Init+0x10>
    return HAL_ERROR;
 801076a:	2001      	movs	r0, #1
}
 801076c:	4770      	bx	lr
 801076e:	bf00      	nop

08010770 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8010770:	b1b8      	cbz	r0, 80107a2 <HAL_TIM_PWM_Init+0x32>
  if (htim->State == HAL_TIM_STATE_RESET)
 8010772:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 8010776:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8010778:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 801077c:	4604      	mov	r4, r0
 801077e:	b15b      	cbz	r3, 8010798 <HAL_TIM_PWM_Init+0x28>
  htim->State = HAL_TIM_STATE_BUSY;
 8010780:	2302      	movs	r3, #2
 8010782:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8010786:	6820      	ldr	r0, [r4, #0]
 8010788:	1d21      	adds	r1, r4, #4
 801078a:	f7ff ff47 	bl	801061c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 801078e:	2301      	movs	r3, #1
 8010790:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8010794:	2000      	movs	r0, #0
}
 8010796:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8010798:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 801079c:	f7ff fd5c 	bl	8010258 <HAL_TIM_PWM_MspInit>
 80107a0:	e7ee      	b.n	8010780 <HAL_TIM_PWM_Init+0x10>
    return HAL_ERROR;
 80107a2:	2001      	movs	r0, #1
}
 80107a4:	4770      	bx	lr
 80107a6:	bf00      	nop

080107a8 <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 80107a8:	2800      	cmp	r0, #0
 80107aa:	d04f      	beq.n	801084c <HAL_TIM_Encoder_Init+0xa4>
{
 80107ac:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80107ae:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 80107b2:	b083      	sub	sp, #12
 80107b4:	4605      	mov	r5, r0
 80107b6:	460c      	mov	r4, r1
  if (htim->State == HAL_TIM_STATE_RESET)
 80107b8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80107bc:	2b00      	cmp	r3, #0
 80107be:	d040      	beq.n	8010842 <HAL_TIM_Encoder_Init+0x9a>
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80107c0:	4629      	mov	r1, r5
  htim->State = HAL_TIM_STATE_BUSY;
 80107c2:	2302      	movs	r3, #2
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80107c4:	f851 0b04 	ldr.w	r0, [r1], #4
  htim->State = HAL_TIM_STATE_BUSY;
 80107c8:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80107cc:	6883      	ldr	r3, [r0, #8]
 80107ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80107d2:	f023 0307 	bic.w	r3, r3, #7
 80107d6:	6083      	str	r3, [r0, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80107d8:	f7ff ff20 	bl	801061c <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 80107dc:	6829      	ldr	r1, [r5, #0]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80107de:	6923      	ldr	r3, [r4, #16]
  tmpsmcr = htim->Instance->SMCR;
 80107e0:	6888      	ldr	r0, [r1, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 80107e2:	698e      	ldr	r6, [r1, #24]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80107e4:	69a7      	ldr	r7, [r4, #24]
 80107e6:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr |= sConfig->EncoderMode;
 80107e8:	f8d4 c000 	ldr.w	ip, [r4]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80107ec:	f426 7e40 	bic.w	lr, r6, #768	; 0x300
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80107f0:	69e6      	ldr	r6, [r4, #28]
 80107f2:	011b      	lsls	r3, r3, #4
 80107f4:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
 80107f8:	6a26      	ldr	r6, [r4, #32]
 80107fa:	9601      	str	r6, [sp, #4]
 80107fc:	68e6      	ldr	r6, [r4, #12]
 80107fe:	4333      	orrs	r3, r6
 8010800:	9e01      	ldr	r6, [sp, #4]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8010802:	f02e 0e03 	bic.w	lr, lr, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8010806:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 801080a:	ea42 020e 	orr.w	r2, r2, lr
  tmpccer = htim->Instance->CCER;
 801080e:	6a0f      	ldr	r7, [r1, #32]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8010810:	ea43 3306 	orr.w	r3, r3, r6, lsl #12
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8010814:	6966      	ldr	r6, [r4, #20]
 8010816:	6864      	ldr	r4, [r4, #4]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8010818:	f422 427c 	bic.w	r2, r2, #64512	; 0xfc00
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 801081c:	ea44 1406 	orr.w	r4, r4, r6, lsl #4
  tmpsmcr |= sConfig->EncoderMode;
 8010820:	ea40 000c 	orr.w	r0, r0, ip
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8010824:	f022 02fc 	bic.w	r2, r2, #252	; 0xfc
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8010828:	f027 07aa 	bic.w	r7, r7, #170	; 0xaa
  htim->Instance->SMCR = tmpsmcr;
 801082c:	6088      	str	r0, [r1, #8]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 801082e:	4327      	orrs	r7, r4
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8010830:	4313      	orrs	r3, r2
  htim->State = HAL_TIM_STATE_READY;
 8010832:	2401      	movs	r4, #1
  return HAL_OK;
 8010834:	2000      	movs	r0, #0
  htim->Instance->CCMR1 = tmpccmr1;
 8010836:	618b      	str	r3, [r1, #24]
  htim->Instance->CCER = tmpccer;
 8010838:	620f      	str	r7, [r1, #32]
  htim->State = HAL_TIM_STATE_READY;
 801083a:	f885 403d 	strb.w	r4, [r5, #61]	; 0x3d
}
 801083e:	b003      	add	sp, #12
 8010840:	bdf0      	pop	{r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 8010842:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8010846:	f7fc fad9 	bl	800cdfc <HAL_TIM_Encoder_MspInit>
 801084a:	e7b9      	b.n	80107c0 <HAL_TIM_Encoder_Init+0x18>
    return HAL_ERROR;
 801084c:	2001      	movs	r0, #1
}
 801084e:	4770      	bx	lr

08010850 <TIM_OC2_SetConfig>:
{
 8010850:	b4f0      	push	{r4, r5, r6, r7}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010852:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8010854:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010856:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8010858:	4d15      	ldr	r5, [pc, #84]	; (80108b0 <TIM_OC2_SetConfig+0x60>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801085a:	f024 0410 	bic.w	r4, r4, #16
 801085e:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 8010860:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8010862:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8010864:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 8010866:	f023 0320 	bic.w	r3, r3, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 801086a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 801086e:	42a8      	cmp	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8010870:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010874:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8010878:	d00a      	beq.n	8010890 <TIM_OC2_SetConfig+0x40>
 801087a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 801087e:	42a8      	cmp	r0, r5
 8010880:	d006      	beq.n	8010890 <TIM_OC2_SetConfig+0x40>
  TIMx->CCR2 = OC_Config->Pulse;
 8010882:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8010884:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8010886:	6182      	str	r2, [r0, #24]
}
 8010888:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR2 = OC_Config->Pulse;
 801088a:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 801088c:	6203      	str	r3, [r0, #32]
}
 801088e:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8010890:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8010892:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8010896:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 801089a:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 801089e:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80108a2:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 80108a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80108a8:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 80108ac:	e7e9      	b.n	8010882 <TIM_OC2_SetConfig+0x32>
 80108ae:	bf00      	nop
 80108b0:	40010000 	.word	0x40010000

080108b4 <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 80108b4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80108b8:	2b01      	cmp	r3, #1
 80108ba:	d028      	beq.n	801090e <HAL_TIM_OC_ConfigChannel+0x5a>
{
 80108bc:	b510      	push	{r4, lr}
 80108be:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 80108c0:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 80108c2:	2001      	movs	r0, #1
 80108c4:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80108c8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  switch (Channel)
 80108cc:	2a0c      	cmp	r2, #12
 80108ce:	d80b      	bhi.n	80108e8 <HAL_TIM_OC_ConfigChannel+0x34>
 80108d0:	e8df f002 	tbb	[pc, r2]
 80108d4:	0a0a0a07 	.word	0x0a0a0a07
 80108d8:	0a0a0a15 	.word	0x0a0a0a15
 80108dc:	0a0a0a19 	.word	0x0a0a0a19
 80108e0:	11          	.byte	0x11
 80108e1:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80108e2:	6820      	ldr	r0, [r4, #0]
 80108e4:	f7ff fb3e 	bl	800ff64 <TIM_OC1_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80108e8:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80108ea:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80108ec:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80108f0:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80108f4:	bd10      	pop	{r4, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80108f6:	6820      	ldr	r0, [r4, #0]
 80108f8:	f7ff fb96 	bl	8010028 <TIM_OC4_SetConfig>
      break;
 80108fc:	e7f4      	b.n	80108e8 <HAL_TIM_OC_ConfigChannel+0x34>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80108fe:	6820      	ldr	r0, [r4, #0]
 8010900:	f7ff ffa6 	bl	8010850 <TIM_OC2_SetConfig>
      break;
 8010904:	e7f0      	b.n	80108e8 <HAL_TIM_OC_ConfigChannel+0x34>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8010906:	6820      	ldr	r0, [r4, #0]
 8010908:	f7ff fb5c 	bl	800ffc4 <TIM_OC3_SetConfig>
      break;
 801090c:	e7ec      	b.n	80108e8 <HAL_TIM_OC_ConfigChannel+0x34>
  __HAL_LOCK(htim);
 801090e:	2002      	movs	r0, #2
}
 8010910:	4770      	bx	lr
 8010912:	bf00      	nop

08010914 <HAL_TIM_PWM_ConfigChannel>:
{
 8010914:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8010916:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 801091a:	2b01      	cmp	r3, #1
 801091c:	d074      	beq.n	8010a08 <HAL_TIM_PWM_ConfigChannel+0xf4>
 801091e:	460d      	mov	r5, r1
  htim->State = HAL_TIM_STATE_BUSY;
 8010920:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 8010922:	2101      	movs	r1, #1
 8010924:	4604      	mov	r4, r0
 8010926:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 801092a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 801092e:	2a0c      	cmp	r2, #12
 8010930:	d819      	bhi.n	8010966 <HAL_TIM_PWM_ConfigChannel+0x52>
 8010932:	e8df f002 	tbb	[pc, r2]
 8010936:	1807      	.short	0x1807
 8010938:	18381818 	.word	0x18381818
 801093c:	18511818 	.word	0x18511818
 8010940:	1818      	.short	0x1818
 8010942:	1f          	.byte	0x1f
 8010943:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8010944:	4629      	mov	r1, r5
 8010946:	6800      	ldr	r0, [r0, #0]
 8010948:	f7ff fb0c 	bl	800ff64 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 801094c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 801094e:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8010950:	6999      	ldr	r1, [r3, #24]
 8010952:	f041 0108 	orr.w	r1, r1, #8
 8010956:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8010958:	6999      	ldr	r1, [r3, #24]
 801095a:	f021 0104 	bic.w	r1, r1, #4
 801095e:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8010960:	699a      	ldr	r2, [r3, #24]
 8010962:	4302      	orrs	r2, r0
 8010964:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8010966:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8010968:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 801096a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 801096e:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8010972:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8010974:	4629      	mov	r1, r5
 8010976:	6800      	ldr	r0, [r0, #0]
 8010978:	f7ff fb56 	bl	8010028 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 801097c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 801097e:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8010980:	69d9      	ldr	r1, [r3, #28]
 8010982:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8010986:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8010988:	69d9      	ldr	r1, [r3, #28]
 801098a:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 801098e:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8010990:	69da      	ldr	r2, [r3, #28]
 8010992:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8010996:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8010998:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 801099a:	2301      	movs	r3, #1
 801099c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80109a0:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 80109a4:	e7e5      	b.n	8010972 <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80109a6:	4629      	mov	r1, r5
 80109a8:	6800      	ldr	r0, [r0, #0]
 80109aa:	f7ff ff51 	bl	8010850 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80109ae:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80109b0:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80109b2:	6999      	ldr	r1, [r3, #24]
 80109b4:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80109b8:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80109ba:	6999      	ldr	r1, [r3, #24]
 80109bc:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80109c0:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80109c2:	699a      	ldr	r2, [r3, #24]
 80109c4:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80109c8:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 80109ca:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80109cc:	2301      	movs	r3, #1
 80109ce:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80109d2:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 80109d6:	e7cc      	b.n	8010972 <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80109d8:	4629      	mov	r1, r5
 80109da:	6800      	ldr	r0, [r0, #0]
 80109dc:	f7ff faf2 	bl	800ffc4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80109e0:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80109e2:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80109e4:	69d9      	ldr	r1, [r3, #28]
 80109e6:	f041 0108 	orr.w	r1, r1, #8
 80109ea:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80109ec:	69d9      	ldr	r1, [r3, #28]
 80109ee:	f021 0104 	bic.w	r1, r1, #4
 80109f2:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80109f4:	69da      	ldr	r2, [r3, #28]
 80109f6:	4302      	orrs	r2, r0
 80109f8:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 80109fa:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80109fc:	2301      	movs	r3, #1
 80109fe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8010a02:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 8010a06:	e7b4      	b.n	8010972 <HAL_TIM_PWM_ConfigChannel+0x5e>
  __HAL_LOCK(htim);
 8010a08:	2002      	movs	r0, #2
}
 8010a0a:	bd38      	pop	{r3, r4, r5, pc}

08010a0c <HAL_TIMEx_OCN_Start_IT>:
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8010a0c:	2904      	cmp	r1, #4
 8010a0e:	6803      	ldr	r3, [r0, #0]
 8010a10:	d02a      	beq.n	8010a68 <HAL_TIMEx_OCN_Start_IT+0x5c>
 8010a12:	2908      	cmp	r1, #8
 8010a14:	d023      	beq.n	8010a5e <HAL_TIMEx_OCN_Start_IT+0x52>
 8010a16:	b1e9      	cbz	r1, 8010a54 <HAL_TIMEx_OCN_Start_IT+0x48>
    default:
      break;
  }

  /* Enable the TIM Break interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 8010a18:	68da      	ldr	r2, [r3, #12]
 8010a1a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8010a1e:	60da      	str	r2, [r3, #12]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8010a20:	6a18      	ldr	r0, [r3, #32]
  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8010a22:	f001 021f 	and.w	r2, r1, #31
 8010a26:	2104      	movs	r1, #4
 8010a28:	4091      	lsls	r1, r2
  TIMx->CCER &=  ~tmp;
 8010a2a:	ea20 0001 	bic.w	r0, r0, r1
 8010a2e:	6218      	str	r0, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8010a30:	6a1a      	ldr	r2, [r3, #32]
 8010a32:	4311      	orrs	r1, r2
 8010a34:	6219      	str	r1, [r3, #32]
  __HAL_TIM_MOE_ENABLE(htim);
 8010a36:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010a38:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8010a3c:	645a      	str	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010a3e:	689a      	ldr	r2, [r3, #8]
 8010a40:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010a44:	2a06      	cmp	r2, #6
 8010a46:	d003      	beq.n	8010a50 <HAL_TIMEx_OCN_Start_IT+0x44>
    __HAL_TIM_ENABLE(htim);
 8010a48:	681a      	ldr	r2, [r3, #0]
 8010a4a:	f042 0201 	orr.w	r2, r2, #1
 8010a4e:	601a      	str	r2, [r3, #0]
}
 8010a50:	2000      	movs	r0, #0
 8010a52:	4770      	bx	lr
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8010a54:	68da      	ldr	r2, [r3, #12]
 8010a56:	f042 0202 	orr.w	r2, r2, #2
 8010a5a:	60da      	str	r2, [r3, #12]
      break;
 8010a5c:	e7dc      	b.n	8010a18 <HAL_TIMEx_OCN_Start_IT+0xc>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8010a5e:	68da      	ldr	r2, [r3, #12]
 8010a60:	f042 0208 	orr.w	r2, r2, #8
 8010a64:	60da      	str	r2, [r3, #12]
      break;
 8010a66:	e7d7      	b.n	8010a18 <HAL_TIMEx_OCN_Start_IT+0xc>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8010a68:	68da      	ldr	r2, [r3, #12]
 8010a6a:	f042 0204 	orr.w	r2, r2, #4
 8010a6e:	60da      	str	r2, [r3, #12]
      break;
 8010a70:	e7d2      	b.n	8010a18 <HAL_TIMEx_OCN_Start_IT+0xc>
 8010a72:	bf00      	nop

08010a74 <HAL_TIMEx_OCN_Stop_IT>:
  switch (Channel)
 8010a74:	2904      	cmp	r1, #4
 8010a76:	6803      	ldr	r3, [r0, #0]
 8010a78:	d040      	beq.n	8010afc <HAL_TIMEx_OCN_Stop_IT+0x88>
 8010a7a:	2908      	cmp	r1, #8
 8010a7c:	d039      	beq.n	8010af2 <HAL_TIMEx_OCN_Stop_IT+0x7e>
 8010a7e:	2900      	cmp	r1, #0
 8010a80:	d032      	beq.n	8010ae8 <HAL_TIMEx_OCN_Stop_IT+0x74>
  TIMx->CCER &=  ~tmp;
 8010a82:	6a1a      	ldr	r2, [r3, #32]
  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8010a84:	f001 011f 	and.w	r1, r1, #31
 8010a88:	2004      	movs	r0, #4
 8010a8a:	fa00 f101 	lsl.w	r1, r0, r1
  TIMx->CCER &=  ~tmp;
 8010a8e:	ea22 0101 	bic.w	r1, r2, r1
 8010a92:	6219      	str	r1, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8010a94:	6a1a      	ldr	r2, [r3, #32]
 8010a96:	621a      	str	r2, [r3, #32]
  tmpccer = htim->Instance->CCER;
 8010a98:	6a19      	ldr	r1, [r3, #32]
  if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == (uint32_t)RESET)
 8010a9a:	f240 4244 	movw	r2, #1092	; 0x444
 8010a9e:	4211      	tst	r1, r2
 8010aa0:	d103      	bne.n	8010aaa <HAL_TIMEx_OCN_Stop_IT+0x36>
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 8010aa2:	68da      	ldr	r2, [r3, #12]
 8010aa4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8010aa8:	60da      	str	r2, [r3, #12]
  __HAL_TIM_MOE_DISABLE(htim);
 8010aaa:	6a19      	ldr	r1, [r3, #32]
 8010aac:	f241 1211 	movw	r2, #4369	; 0x1111
 8010ab0:	4211      	tst	r1, r2
 8010ab2:	d104      	bne.n	8010abe <HAL_TIMEx_OCN_Stop_IT+0x4a>
 8010ab4:	6a19      	ldr	r1, [r3, #32]
 8010ab6:	f240 4244 	movw	r2, #1092	; 0x444
 8010aba:	4211      	tst	r1, r2
 8010abc:	d00f      	beq.n	8010ade <HAL_TIMEx_OCN_Stop_IT+0x6a>
  __HAL_TIM_DISABLE(htim);
 8010abe:	6a19      	ldr	r1, [r3, #32]
 8010ac0:	f241 1211 	movw	r2, #4369	; 0x1111
 8010ac4:	4211      	tst	r1, r2
 8010ac6:	d108      	bne.n	8010ada <HAL_TIMEx_OCN_Stop_IT+0x66>
 8010ac8:	6a19      	ldr	r1, [r3, #32]
 8010aca:	f240 4244 	movw	r2, #1092	; 0x444
 8010ace:	4211      	tst	r1, r2
 8010ad0:	d103      	bne.n	8010ada <HAL_TIMEx_OCN_Stop_IT+0x66>
 8010ad2:	681a      	ldr	r2, [r3, #0]
 8010ad4:	f022 0201 	bic.w	r2, r2, #1
 8010ad8:	601a      	str	r2, [r3, #0]
}
 8010ada:	2000      	movs	r0, #0
 8010adc:	4770      	bx	lr
  __HAL_TIM_MOE_DISABLE(htim);
 8010ade:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010ae0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8010ae4:	645a      	str	r2, [r3, #68]	; 0x44
 8010ae6:	e7ea      	b.n	8010abe <HAL_TIMEx_OCN_Stop_IT+0x4a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8010ae8:	68da      	ldr	r2, [r3, #12]
 8010aea:	f022 0202 	bic.w	r2, r2, #2
 8010aee:	60da      	str	r2, [r3, #12]
      break;
 8010af0:	e7c7      	b.n	8010a82 <HAL_TIMEx_OCN_Stop_IT+0xe>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8010af2:	68da      	ldr	r2, [r3, #12]
 8010af4:	f022 0208 	bic.w	r2, r2, #8
 8010af8:	60da      	str	r2, [r3, #12]
      break;
 8010afa:	e7c2      	b.n	8010a82 <HAL_TIMEx_OCN_Stop_IT+0xe>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8010afc:	68da      	ldr	r2, [r3, #12]
 8010afe:	f022 0204 	bic.w	r2, r2, #4
 8010b02:	60da      	str	r2, [r3, #12]
      break;
 8010b04:	e7bd      	b.n	8010a82 <HAL_TIMEx_OCN_Stop_IT+0xe>
 8010b06:	bf00      	nop

08010b08 <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 8010b08:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8010b0c:	2b01      	cmp	r3, #1
 8010b0e:	d03a      	beq.n	8010b86 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
  tmpcr2 = htim->Instance->CR2;
 8010b10:	6803      	ldr	r3, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8010b12:	2202      	movs	r2, #2
{
 8010b14:	b470      	push	{r4, r5, r6}
  htim->State = HAL_TIM_STATE_BUSY;
 8010b16:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8010b1a:	685a      	ldr	r2, [r3, #4]
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8010b1c:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010b1e:	4d1b      	ldr	r5, [pc, #108]	; (8010b8c <HAL_TIMEx_MasterConfigSynchronization+0x84>)
  tmpsmcr = htim->Instance->SMCR;
 8010b20:	689c      	ldr	r4, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8010b22:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8010b26:	4332      	orrs	r2, r6
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010b28:	42ab      	cmp	r3, r5
  __HAL_LOCK(htim);
 8010b2a:	f04f 0601 	mov.w	r6, #1
 8010b2e:	f880 603c 	strb.w	r6, [r0, #60]	; 0x3c
  htim->Instance->CR2 = tmpcr2;
 8010b32:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010b34:	d019      	beq.n	8010b6a <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8010b36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010b3a:	d016      	beq.n	8010b6a <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8010b3c:	4a14      	ldr	r2, [pc, #80]	; (8010b90 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
 8010b3e:	4293      	cmp	r3, r2
 8010b40:	d013      	beq.n	8010b6a <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8010b42:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8010b46:	4293      	cmp	r3, r2
 8010b48:	d00f      	beq.n	8010b6a <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8010b4a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8010b4e:	4293      	cmp	r3, r2
 8010b50:	d00b      	beq.n	8010b6a <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8010b52:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8010b56:	4293      	cmp	r3, r2
 8010b58:	d007      	beq.n	8010b6a <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8010b5a:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8010b5e:	4293      	cmp	r3, r2
 8010b60:	d003      	beq.n	8010b6a <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8010b62:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8010b66:	4293      	cmp	r3, r2
 8010b68:	d104      	bne.n	8010b74 <HAL_TIMEx_MasterConfigSynchronization+0x6c>
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8010b6a:	684a      	ldr	r2, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8010b6c:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8010b70:	4314      	orrs	r4, r2
    htim->Instance->SMCR = tmpsmcr;
 8010b72:	609c      	str	r4, [r3, #8]
  __HAL_UNLOCK(htim);
 8010b74:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8010b76:	2201      	movs	r2, #1
 8010b78:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8010b7c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 8010b80:	bc70      	pop	{r4, r5, r6}
  return HAL_OK;
 8010b82:	4618      	mov	r0, r3
}
 8010b84:	4770      	bx	lr
  __HAL_LOCK(htim);
 8010b86:	2002      	movs	r0, #2
}
 8010b88:	4770      	bx	lr
 8010b8a:	bf00      	nop
 8010b8c:	40010000 	.word	0x40010000
 8010b90:	40000400 	.word	0x40000400

08010b94 <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 8010b94:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8010b98:	2b01      	cmp	r3, #1
 8010b9a:	d021      	beq.n	8010be0 <HAL_TIMEx_ConfigBreakDeadTime+0x4c>
{
 8010b9c:	b430      	push	{r4, r5}
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8010b9e:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8010ba2:	e9d1 2400 	ldrd	r2, r4, [r1]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8010ba6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010baa:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8010bac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8010bb0:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8010bb2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8010bb6:	e9d1 5404 	ldrd	r5, r4, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8010bba:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8010bbc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010bc0:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8010bc2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8010bc6:	69c9      	ldr	r1, [r1, #28]
  htim->Instance->BDTR = tmpbdtr;
 8010bc8:	6802      	ldr	r2, [r0, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8010bca:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8010bcc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010bd0:	430b      	orrs	r3, r1
  __HAL_UNLOCK(htim);
 8010bd2:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 8010bd4:	6453      	str	r3, [r2, #68]	; 0x44
}
 8010bd6:	bc30      	pop	{r4, r5}
  __HAL_UNLOCK(htim);
 8010bd8:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
}
 8010bdc:	4608      	mov	r0, r1
 8010bde:	4770      	bx	lr
  __HAL_LOCK(htim);
 8010be0:	2302      	movs	r3, #2
}
 8010be2:	4618      	mov	r0, r3
 8010be4:	4770      	bx	lr
 8010be6:	bf00      	nop

08010be8 <HAL_TIMEx_CommutCallback>:
 8010be8:	4770      	bx	lr
 8010bea:	bf00      	nop

08010bec <HAL_TIMEx_BreakCallback>:
 8010bec:	4770      	bx	lr
 8010bee:	bf00      	nop

08010bf0 <UART_SetConfig>:
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010bf0:	6802      	ldr	r2, [r0, #0]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8010bf2:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010bf4:	6911      	ldr	r1, [r2, #16]
{
 8010bf6:	b570      	push	{r4, r5, r6, lr}
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010bf8:	68c5      	ldr	r5, [r0, #12]
 8010bfa:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
{
 8010bfe:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010c00:	4329      	orrs	r1, r5
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8010c02:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010c04:	6111      	str	r1, [r2, #16]
  MODIFY_REG(huart->Instance->CR1,
 8010c06:	68d1      	ldr	r1, [r2, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8010c08:	6965      	ldr	r5, [r4, #20]
 8010c0a:	4303      	orrs	r3, r0
 8010c0c:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1,
 8010c0e:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8010c12:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR1,
 8010c14:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8010c18:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 8010c1a:	430b      	orrs	r3, r1
 8010c1c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8010c1e:	6953      	ldr	r3, [r2, #20]
 8010c20:	69a1      	ldr	r1, [r4, #24]
 8010c22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010c26:	430b      	orrs	r3, r1

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010c28:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8010c2c:	6153      	str	r3, [r2, #20]
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8010c2e:	4b2a      	ldr	r3, [pc, #168]	; (8010cd8 <UART_SetConfig+0xe8>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010c30:	d023      	beq.n	8010c7a <UART_SetConfig+0x8a>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8010c32:	429a      	cmp	r2, r3
 8010c34:	d01e      	beq.n	8010c74 <UART_SetConfig+0x84>
 8010c36:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8010c3a:	429a      	cmp	r2, r3
 8010c3c:	d01a      	beq.n	8010c74 <UART_SetConfig+0x84>
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8010c3e:	f7fe fe33 	bl	800f8a8 <HAL_RCC_GetPCLK1Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8010c42:	6863      	ldr	r3, [r4, #4]
 8010c44:	2219      	movs	r2, #25
 8010c46:	fba0 0102 	umull	r0, r1, r0, r2
 8010c4a:	009a      	lsls	r2, r3, #2
 8010c4c:	0f9b      	lsrs	r3, r3, #30
 8010c4e:	f7f7 ff53 	bl	8008af8 <__aeabi_uldivmod>
 8010c52:	4922      	ldr	r1, [pc, #136]	; (8010cdc <UART_SetConfig+0xec>)
 8010c54:	6824      	ldr	r4, [r4, #0]
 8010c56:	fba1 3200 	umull	r3, r2, r1, r0
 8010c5a:	0952      	lsrs	r2, r2, #5
 8010c5c:	2364      	movs	r3, #100	; 0x64
 8010c5e:	fb03 0312 	mls	r3, r3, r2, r0
 8010c62:	011b      	lsls	r3, r3, #4
 8010c64:	3332      	adds	r3, #50	; 0x32
 8010c66:	fba1 1303 	umull	r1, r3, r1, r3
 8010c6a:	0112      	lsls	r2, r2, #4
 8010c6c:	eb02 1353 	add.w	r3, r2, r3, lsr #5
 8010c70:	60a3      	str	r3, [r4, #8]
    }
  }
}
 8010c72:	bd70      	pop	{r4, r5, r6, pc}
      pclk = HAL_RCC_GetPCLK2Freq();
 8010c74:	f7fe fe28 	bl	800f8c8 <HAL_RCC_GetPCLK2Freq>
 8010c78:	e7e3      	b.n	8010c42 <UART_SetConfig+0x52>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8010c7a:	429a      	cmp	r2, r3
 8010c7c:	d028      	beq.n	8010cd0 <UART_SetConfig+0xe0>
 8010c7e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8010c82:	429a      	cmp	r2, r3
 8010c84:	d024      	beq.n	8010cd0 <UART_SetConfig+0xe0>
      pclk = HAL_RCC_GetPCLK1Freq();
 8010c86:	f7fe fe0f 	bl	800f8a8 <HAL_RCC_GetPCLK1Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8010c8a:	6862      	ldr	r2, [r4, #4]
 8010c8c:	4d13      	ldr	r5, [pc, #76]	; (8010cdc <UART_SetConfig+0xec>)
 8010c8e:	1892      	adds	r2, r2, r2
 8010c90:	f04f 0119 	mov.w	r1, #25
 8010c94:	f04f 0600 	mov.w	r6, #0
 8010c98:	eb46 0306 	adc.w	r3, r6, r6
 8010c9c:	fba0 0101 	umull	r0, r1, r0, r1
 8010ca0:	f7f7 ff2a 	bl	8008af8 <__aeabi_uldivmod>
 8010ca4:	fba5 3200 	umull	r3, r2, r5, r0
 8010ca8:	0951      	lsrs	r1, r2, #5
 8010caa:	2364      	movs	r3, #100	; 0x64
 8010cac:	fb03 0311 	mls	r3, r3, r1, r0
 8010cb0:	00db      	lsls	r3, r3, #3
 8010cb2:	3332      	adds	r3, #50	; 0x32
 8010cb4:	fba5 2303 	umull	r2, r3, r5, r3
 8010cb8:	095b      	lsrs	r3, r3, #5
 8010cba:	f003 0207 	and.w	r2, r3, #7
 8010cbe:	005b      	lsls	r3, r3, #1
 8010cc0:	6824      	ldr	r4, [r4, #0]
 8010cc2:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8010cc6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8010cca:	4413      	add	r3, r2
 8010ccc:	60a3      	str	r3, [r4, #8]
}
 8010cce:	bd70      	pop	{r4, r5, r6, pc}
      pclk = HAL_RCC_GetPCLK2Freq();
 8010cd0:	f7fe fdfa 	bl	800f8c8 <HAL_RCC_GetPCLK2Freq>
 8010cd4:	e7d9      	b.n	8010c8a <UART_SetConfig+0x9a>
 8010cd6:	bf00      	nop
 8010cd8:	40011000 	.word	0x40011000
 8010cdc:	51eb851f 	.word	0x51eb851f

08010ce0 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8010ce0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ce4:	4607      	mov	r7, r0
 8010ce6:	460e      	mov	r6, r1
 8010ce8:	4690      	mov	r8, r2
 8010cea:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010cec:	683c      	ldr	r4, [r7, #0]
 8010cee:	e001      	b.n	8010cf4 <UART_WaitOnFlagUntilTimeout.constprop.3+0x14>
    if (Timeout != HAL_MAX_DELAY)
 8010cf0:	1c6b      	adds	r3, r5, #1
 8010cf2:	d106      	bne.n	8010d02 <UART_WaitOnFlagUntilTimeout.constprop.3+0x22>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010cf4:	6820      	ldr	r0, [r4, #0]
 8010cf6:	ea36 0300 	bics.w	r3, r6, r0
 8010cfa:	d1f9      	bne.n	8010cf0 <UART_WaitOnFlagUntilTimeout.constprop.3+0x10>
  return HAL_OK;
 8010cfc:	2000      	movs	r0, #0
}
 8010cfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8010d02:	b135      	cbz	r5, 8010d12 <UART_WaitOnFlagUntilTimeout.constprop.3+0x32>
 8010d04:	f7fd fbda 	bl	800e4bc <HAL_GetTick>
 8010d08:	eba0 0008 	sub.w	r0, r0, r8
 8010d0c:	4285      	cmp	r5, r0
 8010d0e:	d2ed      	bcs.n	8010cec <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
 8010d10:	683c      	ldr	r4, [r7, #0]
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8010d12:	68e3      	ldr	r3, [r4, #12]
 8010d14:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8010d18:	60e3      	str	r3, [r4, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010d1a:	6963      	ldr	r3, [r4, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8010d1c:	2220      	movs	r2, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010d1e:	f023 0301 	bic.w	r3, r3, #1
        __HAL_UNLOCK(huart);
 8010d22:	2100      	movs	r1, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010d24:	6163      	str	r3, [r4, #20]
        __HAL_UNLOCK(huart);
 8010d26:	2003      	movs	r0, #3
        huart->gState  = HAL_UART_STATE_READY;
 8010d28:	f887 2039 	strb.w	r2, [r7, #57]	; 0x39
        __HAL_UNLOCK(huart);
 8010d2c:	f887 1038 	strb.w	r1, [r7, #56]	; 0x38
        huart->RxState = HAL_UART_STATE_READY;
 8010d30:	f887 203a 	strb.w	r2, [r7, #58]	; 0x3a
 8010d34:	e7e3      	b.n	8010cfe <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>
 8010d36:	bf00      	nop

08010d38 <HAL_UART_Init>:
  if (huart == NULL)
 8010d38:	b360      	cbz	r0, 8010d94 <HAL_UART_Init+0x5c>
{
 8010d3a:	b538      	push	{r3, r4, r5, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 8010d3c:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8010d40:	4604      	mov	r4, r0
 8010d42:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8010d46:	b303      	cbz	r3, 8010d8a <HAL_UART_Init+0x52>
  __HAL_UART_DISABLE(huart);
 8010d48:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8010d4a:	2324      	movs	r3, #36	; 0x24
 8010d4c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8010d50:	68d3      	ldr	r3, [r2, #12]
 8010d52:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8010d56:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8010d58:	4620      	mov	r0, r4
 8010d5a:	f7ff ff49 	bl	8010bf0 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010d5e:	6823      	ldr	r3, [r4, #0]
 8010d60:	691a      	ldr	r2, [r3, #16]
 8010d62:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8010d66:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8010d68:	695a      	ldr	r2, [r3, #20]
 8010d6a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8010d6e:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8010d70:	68da      	ldr	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010d72:	2500      	movs	r5, #0
  huart->gState = HAL_UART_STATE_READY;
 8010d74:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 8010d76:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8010d7a:	60da      	str	r2, [r3, #12]
  return HAL_OK;
 8010d7c:	4628      	mov	r0, r5
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010d7e:	63e5      	str	r5, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8010d80:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8010d84:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
}
 8010d88:	bd38      	pop	{r3, r4, r5, pc}
    huart->Lock = HAL_UNLOCKED;
 8010d8a:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8010d8e:	f7fc f909 	bl	800cfa4 <HAL_UART_MspInit>
 8010d92:	e7d9      	b.n	8010d48 <HAL_UART_Init+0x10>
    return HAL_ERROR;
 8010d94:	2001      	movs	r0, #1
}
 8010d96:	4770      	bx	lr

08010d98 <HAL_UART_Transmit>:
{
 8010d98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010d9c:	460f      	mov	r7, r1
  if (huart->gState == HAL_UART_STATE_READY)
 8010d9e:	f890 1039 	ldrb.w	r1, [r0, #57]	; 0x39
 8010da2:	2920      	cmp	r1, #32
{
 8010da4:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 8010da6:	d130      	bne.n	8010e0a <HAL_UART_Transmit+0x72>
    if ((pData == NULL) || (Size == 0U))
 8010da8:	2f00      	cmp	r7, #0
 8010daa:	d032      	beq.n	8010e12 <HAL_UART_Transmit+0x7a>
 8010dac:	9201      	str	r2, [sp, #4]
 8010dae:	b382      	cbz	r2, 8010e12 <HAL_UART_Transmit+0x7a>
 8010db0:	4698      	mov	r8, r3
    __HAL_LOCK(huart);
 8010db2:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8010db6:	2b01      	cmp	r3, #1
 8010db8:	4604      	mov	r4, r0
 8010dba:	d026      	beq.n	8010e0a <HAL_UART_Transmit+0x72>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010dbc:	2500      	movs	r5, #0
    __HAL_LOCK(huart);
 8010dbe:	2101      	movs	r1, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010dc0:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010dc2:	63c5      	str	r5, [r0, #60]	; 0x3c
    __HAL_LOCK(huart);
 8010dc4:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010dc8:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8010dcc:	f7fd fb76 	bl	800e4bc <HAL_GetTick>
    huart->TxXferSize = Size;
 8010dd0:	9a01      	ldr	r2, [sp, #4]
    __HAL_UNLOCK(huart);
 8010dd2:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    tickstart = HAL_GetTick();
 8010dd6:	4681      	mov	r9, r0
    huart->TxXferSize = Size;
 8010dd8:	84a2      	strh	r2, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8010dda:	84e2      	strh	r2, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8010ddc:	8ce5      	ldrh	r5, [r4, #38]	; 0x26
 8010dde:	b2ad      	uxth	r5, r5
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8010de0:	4643      	mov	r3, r8
 8010de2:	464a      	mov	r2, r9
 8010de4:	2180      	movs	r1, #128	; 0x80
 8010de6:	4620      	mov	r0, r4
    while (huart->TxXferCount > 0U)
 8010de8:	b355      	cbz	r5, 8010e40 <HAL_UART_Transmit+0xa8>
      huart->TxXferCount--;
 8010dea:	8ce5      	ldrh	r5, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8010dec:	68a6      	ldr	r6, [r4, #8]
      huart->TxXferCount--;
 8010dee:	3d01      	subs	r5, #1
 8010df0:	b2ad      	uxth	r5, r5
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8010df2:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
      huart->TxXferCount--;
 8010df6:	84e5      	strh	r5, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8010df8:	d00f      	beq.n	8010e1a <HAL_UART_Transmit+0x82>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8010dfa:	f7ff ff71 	bl	8010ce0 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8010dfe:	b9e8      	cbnz	r0, 8010e3c <HAL_UART_Transmit+0xa4>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8010e00:	6823      	ldr	r3, [r4, #0]
 8010e02:	783a      	ldrb	r2, [r7, #0]
 8010e04:	605a      	str	r2, [r3, #4]
 8010e06:	3701      	adds	r7, #1
 8010e08:	e7e8      	b.n	8010ddc <HAL_UART_Transmit+0x44>
    return HAL_BUSY;
 8010e0a:	2002      	movs	r0, #2
}
 8010e0c:	b003      	add	sp, #12
 8010e0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return  HAL_ERROR;
 8010e12:	2001      	movs	r0, #1
}
 8010e14:	b003      	add	sp, #12
 8010e16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8010e1a:	4643      	mov	r3, r8
 8010e1c:	464a      	mov	r2, r9
 8010e1e:	2180      	movs	r1, #128	; 0x80
 8010e20:	4620      	mov	r0, r4
 8010e22:	f7ff ff5d 	bl	8010ce0 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8010e26:	b948      	cbnz	r0, 8010e3c <HAL_UART_Transmit+0xa4>
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8010e28:	883b      	ldrh	r3, [r7, #0]
 8010e2a:	6821      	ldr	r1, [r4, #0]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8010e2c:	6922      	ldr	r2, [r4, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8010e2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010e32:	604b      	str	r3, [r1, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8010e34:	2a00      	cmp	r2, #0
 8010e36:	d1e6      	bne.n	8010e06 <HAL_UART_Transmit+0x6e>
          pData += 2U;
 8010e38:	3702      	adds	r7, #2
 8010e3a:	e7cf      	b.n	8010ddc <HAL_UART_Transmit+0x44>
          return HAL_TIMEOUT;
 8010e3c:	2003      	movs	r0, #3
 8010e3e:	e7e5      	b.n	8010e0c <HAL_UART_Transmit+0x74>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8010e40:	2140      	movs	r1, #64	; 0x40
 8010e42:	f7ff ff4d 	bl	8010ce0 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8010e46:	2800      	cmp	r0, #0
 8010e48:	d1f8      	bne.n	8010e3c <HAL_UART_Transmit+0xa4>
    huart->gState = HAL_UART_STATE_READY;
 8010e4a:	2320      	movs	r3, #32
 8010e4c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8010e50:	e7dc      	b.n	8010e0c <HAL_UART_Transmit+0x74>
 8010e52:	bf00      	nop

08010e54 <HAL_UART_Receive>:
{
 8010e54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010e58:	460f      	mov	r7, r1
  if (huart->RxState == HAL_UART_STATE_READY)
 8010e5a:	f890 103a 	ldrb.w	r1, [r0, #58]	; 0x3a
 8010e5e:	2920      	cmp	r1, #32
{
 8010e60:	b083      	sub	sp, #12
  if (huart->RxState == HAL_UART_STATE_READY)
 8010e62:	d135      	bne.n	8010ed0 <HAL_UART_Receive+0x7c>
    if ((pData == NULL) || (Size == 0U))
 8010e64:	2f00      	cmp	r7, #0
 8010e66:	d037      	beq.n	8010ed8 <HAL_UART_Receive+0x84>
 8010e68:	9201      	str	r2, [sp, #4]
 8010e6a:	2a00      	cmp	r2, #0
 8010e6c:	d034      	beq.n	8010ed8 <HAL_UART_Receive+0x84>
 8010e6e:	4698      	mov	r8, r3
    __HAL_LOCK(huart);
 8010e70:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8010e74:	2b01      	cmp	r3, #1
 8010e76:	4604      	mov	r4, r0
 8010e78:	d02a      	beq.n	8010ed0 <HAL_UART_Receive+0x7c>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010e7a:	2500      	movs	r5, #0
    __HAL_LOCK(huart);
 8010e7c:	2101      	movs	r1, #1
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010e7e:	2322      	movs	r3, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010e80:	63c5      	str	r5, [r0, #60]	; 0x3c
    __HAL_LOCK(huart);
 8010e82:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010e86:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
    tickstart = HAL_GetTick();
 8010e8a:	f7fd fb17 	bl	800e4bc <HAL_GetTick>
    huart->RxXferSize = Size;
 8010e8e:	9a01      	ldr	r2, [sp, #4]
    __HAL_UNLOCK(huart);
 8010e90:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    tickstart = HAL_GetTick();
 8010e94:	4681      	mov	r9, r0
    huart->RxXferSize = Size;
 8010e96:	85a2      	strh	r2, [r4, #44]	; 0x2c
    huart->RxXferCount = Size;
 8010e98:	85e2      	strh	r2, [r4, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8010e9a:	8de5      	ldrh	r5, [r4, #46]	; 0x2e
 8010e9c:	b2ad      	uxth	r5, r5
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8010e9e:	4643      	mov	r3, r8
 8010ea0:	464a      	mov	r2, r9
 8010ea2:	2120      	movs	r1, #32
 8010ea4:	4620      	mov	r0, r4
    while (huart->RxXferCount > 0U)
 8010ea6:	2d00      	cmp	r5, #0
 8010ea8:	d036      	beq.n	8010f18 <HAL_UART_Receive+0xc4>
      huart->RxXferCount--;
 8010eaa:	8de5      	ldrh	r5, [r4, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8010eac:	68a6      	ldr	r6, [r4, #8]
      huart->RxXferCount--;
 8010eae:	3d01      	subs	r5, #1
 8010eb0:	b2ad      	uxth	r5, r5
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8010eb2:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
      huart->RxXferCount--;
 8010eb6:	85e5      	strh	r5, [r4, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8010eb8:	d012      	beq.n	8010ee0 <HAL_UART_Receive+0x8c>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8010eba:	f7ff ff11 	bl	8010ce0 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8010ebe:	bb78      	cbnz	r0, 8010f20 <HAL_UART_Receive+0xcc>
        if (huart->Init.Parity == UART_PARITY_NONE)
 8010ec0:	6923      	ldr	r3, [r4, #16]
 8010ec2:	6821      	ldr	r1, [r4, #0]
 8010ec4:	1c7a      	adds	r2, r7, #1
 8010ec6:	b9db      	cbnz	r3, 8010f00 <HAL_UART_Receive+0xac>
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8010ec8:	684b      	ldr	r3, [r1, #4]
 8010eca:	703b      	strb	r3, [r7, #0]
 8010ecc:	4617      	mov	r7, r2
 8010ece:	e7e4      	b.n	8010e9a <HAL_UART_Receive+0x46>
    return HAL_BUSY;
 8010ed0:	2002      	movs	r0, #2
}
 8010ed2:	b003      	add	sp, #12
 8010ed4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return  HAL_ERROR;
 8010ed8:	2001      	movs	r0, #1
}
 8010eda:	b003      	add	sp, #12
 8010edc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8010ee0:	4643      	mov	r3, r8
 8010ee2:	464a      	mov	r2, r9
 8010ee4:	2120      	movs	r1, #32
 8010ee6:	4620      	mov	r0, r4
 8010ee8:	f7ff fefa 	bl	8010ce0 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8010eec:	b9c0      	cbnz	r0, 8010f20 <HAL_UART_Receive+0xcc>
        if (huart->Init.Parity == UART_PARITY_NONE)
 8010eee:	6923      	ldr	r3, [r4, #16]
 8010ef0:	b963      	cbnz	r3, 8010f0c <HAL_UART_Receive+0xb8>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8010ef2:	6823      	ldr	r3, [r4, #0]
 8010ef4:	685b      	ldr	r3, [r3, #4]
 8010ef6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010efa:	f827 3b02 	strh.w	r3, [r7], #2
 8010efe:	e7cc      	b.n	8010e9a <HAL_UART_Receive+0x46>
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8010f00:	684b      	ldr	r3, [r1, #4]
 8010f02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010f06:	703b      	strb	r3, [r7, #0]
 8010f08:	4617      	mov	r7, r2
 8010f0a:	e7c6      	b.n	8010e9a <HAL_UART_Receive+0x46>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8010f0c:	6823      	ldr	r3, [r4, #0]
 8010f0e:	685b      	ldr	r3, [r3, #4]
 8010f10:	b2db      	uxtb	r3, r3
 8010f12:	f827 3b01 	strh.w	r3, [r7], #1
 8010f16:	e7c0      	b.n	8010e9a <HAL_UART_Receive+0x46>
    return HAL_OK;
 8010f18:	4628      	mov	r0, r5
    huart->RxState = HAL_UART_STATE_READY;
 8010f1a:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
    return HAL_OK;
 8010f1e:	e7d8      	b.n	8010ed2 <HAL_UART_Receive+0x7e>
          return HAL_TIMEOUT;
 8010f20:	2003      	movs	r0, #3
 8010f22:	e7d6      	b.n	8010ed2 <HAL_UART_Receive+0x7e>

08010f24 <round>:
 8010f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f26:	ec57 6b10 	vmov	r6, r7, d0
 8010f2a:	f3c7 500a 	ubfx	r0, r7, #20, #11
 8010f2e:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 8010f32:	2c13      	cmp	r4, #19
 8010f34:	463b      	mov	r3, r7
 8010f36:	463d      	mov	r5, r7
 8010f38:	dc17      	bgt.n	8010f6a <round+0x46>
 8010f3a:	2c00      	cmp	r4, #0
 8010f3c:	da09      	bge.n	8010f52 <round+0x2e>
 8010f3e:	3401      	adds	r4, #1
 8010f40:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 8010f44:	d103      	bne.n	8010f4e <round+0x2a>
 8010f46:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8010f4a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8010f4e:	2100      	movs	r1, #0
 8010f50:	e02c      	b.n	8010fac <round+0x88>
 8010f52:	4a18      	ldr	r2, [pc, #96]	; (8010fb4 <round+0x90>)
 8010f54:	4122      	asrs	r2, r4
 8010f56:	4217      	tst	r7, r2
 8010f58:	d100      	bne.n	8010f5c <round+0x38>
 8010f5a:	b19e      	cbz	r6, 8010f84 <round+0x60>
 8010f5c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8010f60:	4123      	asrs	r3, r4
 8010f62:	442b      	add	r3, r5
 8010f64:	ea23 0302 	bic.w	r3, r3, r2
 8010f68:	e7f1      	b.n	8010f4e <round+0x2a>
 8010f6a:	2c33      	cmp	r4, #51	; 0x33
 8010f6c:	dd0d      	ble.n	8010f8a <round+0x66>
 8010f6e:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8010f72:	d107      	bne.n	8010f84 <round+0x60>
 8010f74:	4630      	mov	r0, r6
 8010f76:	4639      	mov	r1, r7
 8010f78:	ee10 2a10 	vmov	r2, s0
 8010f7c:	f7f7 f8be 	bl	80080fc <__adddf3>
 8010f80:	4606      	mov	r6, r0
 8010f82:	460f      	mov	r7, r1
 8010f84:	ec47 6b10 	vmov	d0, r6, r7
 8010f88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010f8a:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 8010f8e:	f04f 30ff 	mov.w	r0, #4294967295
 8010f92:	40d0      	lsrs	r0, r2
 8010f94:	4206      	tst	r6, r0
 8010f96:	d0f5      	beq.n	8010f84 <round+0x60>
 8010f98:	2201      	movs	r2, #1
 8010f9a:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8010f9e:	fa02 f404 	lsl.w	r4, r2, r4
 8010fa2:	1931      	adds	r1, r6, r4
 8010fa4:	bf28      	it	cs
 8010fa6:	189b      	addcs	r3, r3, r2
 8010fa8:	ea21 0100 	bic.w	r1, r1, r0
 8010fac:	461f      	mov	r7, r3
 8010fae:	460e      	mov	r6, r1
 8010fb0:	e7e8      	b.n	8010f84 <round+0x60>
 8010fb2:	bf00      	nop
 8010fb4:	000fffff 	.word	0x000fffff

08010fb8 <__errno>:
 8010fb8:	4b01      	ldr	r3, [pc, #4]	; (8010fc0 <__errno+0x8>)
 8010fba:	6818      	ldr	r0, [r3, #0]
 8010fbc:	4770      	bx	lr
 8010fbe:	bf00      	nop
 8010fc0:	20000034 	.word	0x20000034

08010fc4 <__sflush_r>:
 8010fc4:	898a      	ldrh	r2, [r1, #12]
 8010fc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010fca:	4605      	mov	r5, r0
 8010fcc:	0710      	lsls	r0, r2, #28
 8010fce:	460c      	mov	r4, r1
 8010fd0:	d458      	bmi.n	8011084 <__sflush_r+0xc0>
 8010fd2:	684b      	ldr	r3, [r1, #4]
 8010fd4:	2b00      	cmp	r3, #0
 8010fd6:	dc05      	bgt.n	8010fe4 <__sflush_r+0x20>
 8010fd8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010fda:	2b00      	cmp	r3, #0
 8010fdc:	dc02      	bgt.n	8010fe4 <__sflush_r+0x20>
 8010fde:	2000      	movs	r0, #0
 8010fe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010fe4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010fe6:	2e00      	cmp	r6, #0
 8010fe8:	d0f9      	beq.n	8010fde <__sflush_r+0x1a>
 8010fea:	2300      	movs	r3, #0
 8010fec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010ff0:	682f      	ldr	r7, [r5, #0]
 8010ff2:	6a21      	ldr	r1, [r4, #32]
 8010ff4:	602b      	str	r3, [r5, #0]
 8010ff6:	d032      	beq.n	801105e <__sflush_r+0x9a>
 8010ff8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010ffa:	89a3      	ldrh	r3, [r4, #12]
 8010ffc:	075a      	lsls	r2, r3, #29
 8010ffe:	d505      	bpl.n	801100c <__sflush_r+0x48>
 8011000:	6863      	ldr	r3, [r4, #4]
 8011002:	1ac0      	subs	r0, r0, r3
 8011004:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011006:	b10b      	cbz	r3, 801100c <__sflush_r+0x48>
 8011008:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801100a:	1ac0      	subs	r0, r0, r3
 801100c:	2300      	movs	r3, #0
 801100e:	4602      	mov	r2, r0
 8011010:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011012:	6a21      	ldr	r1, [r4, #32]
 8011014:	4628      	mov	r0, r5
 8011016:	47b0      	blx	r6
 8011018:	1c43      	adds	r3, r0, #1
 801101a:	89a3      	ldrh	r3, [r4, #12]
 801101c:	d106      	bne.n	801102c <__sflush_r+0x68>
 801101e:	6829      	ldr	r1, [r5, #0]
 8011020:	291d      	cmp	r1, #29
 8011022:	d848      	bhi.n	80110b6 <__sflush_r+0xf2>
 8011024:	4a29      	ldr	r2, [pc, #164]	; (80110cc <__sflush_r+0x108>)
 8011026:	40ca      	lsrs	r2, r1
 8011028:	07d6      	lsls	r6, r2, #31
 801102a:	d544      	bpl.n	80110b6 <__sflush_r+0xf2>
 801102c:	2200      	movs	r2, #0
 801102e:	6062      	str	r2, [r4, #4]
 8011030:	04d9      	lsls	r1, r3, #19
 8011032:	6922      	ldr	r2, [r4, #16]
 8011034:	6022      	str	r2, [r4, #0]
 8011036:	d504      	bpl.n	8011042 <__sflush_r+0x7e>
 8011038:	1c42      	adds	r2, r0, #1
 801103a:	d101      	bne.n	8011040 <__sflush_r+0x7c>
 801103c:	682b      	ldr	r3, [r5, #0]
 801103e:	b903      	cbnz	r3, 8011042 <__sflush_r+0x7e>
 8011040:	6560      	str	r0, [r4, #84]	; 0x54
 8011042:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011044:	602f      	str	r7, [r5, #0]
 8011046:	2900      	cmp	r1, #0
 8011048:	d0c9      	beq.n	8010fde <__sflush_r+0x1a>
 801104a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801104e:	4299      	cmp	r1, r3
 8011050:	d002      	beq.n	8011058 <__sflush_r+0x94>
 8011052:	4628      	mov	r0, r5
 8011054:	f000 f9fa 	bl	801144c <_free_r>
 8011058:	2000      	movs	r0, #0
 801105a:	6360      	str	r0, [r4, #52]	; 0x34
 801105c:	e7c0      	b.n	8010fe0 <__sflush_r+0x1c>
 801105e:	2301      	movs	r3, #1
 8011060:	4628      	mov	r0, r5
 8011062:	47b0      	blx	r6
 8011064:	1c41      	adds	r1, r0, #1
 8011066:	d1c8      	bne.n	8010ffa <__sflush_r+0x36>
 8011068:	682b      	ldr	r3, [r5, #0]
 801106a:	2b00      	cmp	r3, #0
 801106c:	d0c5      	beq.n	8010ffa <__sflush_r+0x36>
 801106e:	2b1d      	cmp	r3, #29
 8011070:	d001      	beq.n	8011076 <__sflush_r+0xb2>
 8011072:	2b16      	cmp	r3, #22
 8011074:	d101      	bne.n	801107a <__sflush_r+0xb6>
 8011076:	602f      	str	r7, [r5, #0]
 8011078:	e7b1      	b.n	8010fde <__sflush_r+0x1a>
 801107a:	89a3      	ldrh	r3, [r4, #12]
 801107c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011080:	81a3      	strh	r3, [r4, #12]
 8011082:	e7ad      	b.n	8010fe0 <__sflush_r+0x1c>
 8011084:	690f      	ldr	r7, [r1, #16]
 8011086:	2f00      	cmp	r7, #0
 8011088:	d0a9      	beq.n	8010fde <__sflush_r+0x1a>
 801108a:	0793      	lsls	r3, r2, #30
 801108c:	680e      	ldr	r6, [r1, #0]
 801108e:	bf08      	it	eq
 8011090:	694b      	ldreq	r3, [r1, #20]
 8011092:	600f      	str	r7, [r1, #0]
 8011094:	bf18      	it	ne
 8011096:	2300      	movne	r3, #0
 8011098:	eba6 0807 	sub.w	r8, r6, r7
 801109c:	608b      	str	r3, [r1, #8]
 801109e:	f1b8 0f00 	cmp.w	r8, #0
 80110a2:	dd9c      	ble.n	8010fde <__sflush_r+0x1a>
 80110a4:	4643      	mov	r3, r8
 80110a6:	463a      	mov	r2, r7
 80110a8:	6a21      	ldr	r1, [r4, #32]
 80110aa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80110ac:	4628      	mov	r0, r5
 80110ae:	47b0      	blx	r6
 80110b0:	2800      	cmp	r0, #0
 80110b2:	dc06      	bgt.n	80110c2 <__sflush_r+0xfe>
 80110b4:	89a3      	ldrh	r3, [r4, #12]
 80110b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80110ba:	81a3      	strh	r3, [r4, #12]
 80110bc:	f04f 30ff 	mov.w	r0, #4294967295
 80110c0:	e78e      	b.n	8010fe0 <__sflush_r+0x1c>
 80110c2:	4407      	add	r7, r0
 80110c4:	eba8 0800 	sub.w	r8, r8, r0
 80110c8:	e7e9      	b.n	801109e <__sflush_r+0xda>
 80110ca:	bf00      	nop
 80110cc:	20400001 	.word	0x20400001

080110d0 <_fflush_r>:
 80110d0:	b538      	push	{r3, r4, r5, lr}
 80110d2:	690b      	ldr	r3, [r1, #16]
 80110d4:	4605      	mov	r5, r0
 80110d6:	460c      	mov	r4, r1
 80110d8:	b1db      	cbz	r3, 8011112 <_fflush_r+0x42>
 80110da:	b118      	cbz	r0, 80110e4 <_fflush_r+0x14>
 80110dc:	6983      	ldr	r3, [r0, #24]
 80110de:	b90b      	cbnz	r3, 80110e4 <_fflush_r+0x14>
 80110e0:	f000 f872 	bl	80111c8 <__sinit>
 80110e4:	4b0c      	ldr	r3, [pc, #48]	; (8011118 <_fflush_r+0x48>)
 80110e6:	429c      	cmp	r4, r3
 80110e8:	d109      	bne.n	80110fe <_fflush_r+0x2e>
 80110ea:	686c      	ldr	r4, [r5, #4]
 80110ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80110f0:	b17b      	cbz	r3, 8011112 <_fflush_r+0x42>
 80110f2:	4621      	mov	r1, r4
 80110f4:	4628      	mov	r0, r5
 80110f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80110fa:	f7ff bf63 	b.w	8010fc4 <__sflush_r>
 80110fe:	4b07      	ldr	r3, [pc, #28]	; (801111c <_fflush_r+0x4c>)
 8011100:	429c      	cmp	r4, r3
 8011102:	d101      	bne.n	8011108 <_fflush_r+0x38>
 8011104:	68ac      	ldr	r4, [r5, #8]
 8011106:	e7f1      	b.n	80110ec <_fflush_r+0x1c>
 8011108:	4b05      	ldr	r3, [pc, #20]	; (8011120 <_fflush_r+0x50>)
 801110a:	429c      	cmp	r4, r3
 801110c:	bf08      	it	eq
 801110e:	68ec      	ldreq	r4, [r5, #12]
 8011110:	e7ec      	b.n	80110ec <_fflush_r+0x1c>
 8011112:	2000      	movs	r0, #0
 8011114:	bd38      	pop	{r3, r4, r5, pc}
 8011116:	bf00      	nop
 8011118:	0801653c 	.word	0x0801653c
 801111c:	0801655c 	.word	0x0801655c
 8011120:	0801651c 	.word	0x0801651c

08011124 <fflush>:
 8011124:	4601      	mov	r1, r0
 8011126:	b920      	cbnz	r0, 8011132 <fflush+0xe>
 8011128:	4b04      	ldr	r3, [pc, #16]	; (801113c <fflush+0x18>)
 801112a:	4905      	ldr	r1, [pc, #20]	; (8011140 <fflush+0x1c>)
 801112c:	6818      	ldr	r0, [r3, #0]
 801112e:	f000 b8d3 	b.w	80112d8 <_fwalk_reent>
 8011132:	4b04      	ldr	r3, [pc, #16]	; (8011144 <fflush+0x20>)
 8011134:	6818      	ldr	r0, [r3, #0]
 8011136:	f7ff bfcb 	b.w	80110d0 <_fflush_r>
 801113a:	bf00      	nop
 801113c:	0801657c 	.word	0x0801657c
 8011140:	080110d1 	.word	0x080110d1
 8011144:	20000034 	.word	0x20000034

08011148 <std>:
 8011148:	2300      	movs	r3, #0
 801114a:	b510      	push	{r4, lr}
 801114c:	4604      	mov	r4, r0
 801114e:	e9c0 3300 	strd	r3, r3, [r0]
 8011152:	6083      	str	r3, [r0, #8]
 8011154:	8181      	strh	r1, [r0, #12]
 8011156:	6643      	str	r3, [r0, #100]	; 0x64
 8011158:	81c2      	strh	r2, [r0, #14]
 801115a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801115e:	6183      	str	r3, [r0, #24]
 8011160:	4619      	mov	r1, r3
 8011162:	2208      	movs	r2, #8
 8011164:	305c      	adds	r0, #92	; 0x5c
 8011166:	f000 f968 	bl	801143a <memset>
 801116a:	4b05      	ldr	r3, [pc, #20]	; (8011180 <std+0x38>)
 801116c:	6263      	str	r3, [r4, #36]	; 0x24
 801116e:	4b05      	ldr	r3, [pc, #20]	; (8011184 <std+0x3c>)
 8011170:	62a3      	str	r3, [r4, #40]	; 0x28
 8011172:	4b05      	ldr	r3, [pc, #20]	; (8011188 <std+0x40>)
 8011174:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011176:	4b05      	ldr	r3, [pc, #20]	; (801118c <std+0x44>)
 8011178:	6224      	str	r4, [r4, #32]
 801117a:	6323      	str	r3, [r4, #48]	; 0x30
 801117c:	bd10      	pop	{r4, pc}
 801117e:	bf00      	nop
 8011180:	08012ef1 	.word	0x08012ef1
 8011184:	08012f13 	.word	0x08012f13
 8011188:	08012f4b 	.word	0x08012f4b
 801118c:	08012f6f 	.word	0x08012f6f

08011190 <_cleanup_r>:
 8011190:	4901      	ldr	r1, [pc, #4]	; (8011198 <_cleanup_r+0x8>)
 8011192:	f000 b8a1 	b.w	80112d8 <_fwalk_reent>
 8011196:	bf00      	nop
 8011198:	080110d1 	.word	0x080110d1

0801119c <__sfmoreglue>:
 801119c:	b570      	push	{r4, r5, r6, lr}
 801119e:	1e4a      	subs	r2, r1, #1
 80111a0:	2568      	movs	r5, #104	; 0x68
 80111a2:	4355      	muls	r5, r2
 80111a4:	460e      	mov	r6, r1
 80111a6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80111aa:	f000 f99d 	bl	80114e8 <_malloc_r>
 80111ae:	4604      	mov	r4, r0
 80111b0:	b140      	cbz	r0, 80111c4 <__sfmoreglue+0x28>
 80111b2:	2100      	movs	r1, #0
 80111b4:	e9c0 1600 	strd	r1, r6, [r0]
 80111b8:	300c      	adds	r0, #12
 80111ba:	60a0      	str	r0, [r4, #8]
 80111bc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80111c0:	f000 f93b 	bl	801143a <memset>
 80111c4:	4620      	mov	r0, r4
 80111c6:	bd70      	pop	{r4, r5, r6, pc}

080111c8 <__sinit>:
 80111c8:	6983      	ldr	r3, [r0, #24]
 80111ca:	b510      	push	{r4, lr}
 80111cc:	4604      	mov	r4, r0
 80111ce:	bb33      	cbnz	r3, 801121e <__sinit+0x56>
 80111d0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80111d4:	6503      	str	r3, [r0, #80]	; 0x50
 80111d6:	4b12      	ldr	r3, [pc, #72]	; (8011220 <__sinit+0x58>)
 80111d8:	4a12      	ldr	r2, [pc, #72]	; (8011224 <__sinit+0x5c>)
 80111da:	681b      	ldr	r3, [r3, #0]
 80111dc:	6282      	str	r2, [r0, #40]	; 0x28
 80111de:	4298      	cmp	r0, r3
 80111e0:	bf04      	itt	eq
 80111e2:	2301      	moveq	r3, #1
 80111e4:	6183      	streq	r3, [r0, #24]
 80111e6:	f000 f81f 	bl	8011228 <__sfp>
 80111ea:	6060      	str	r0, [r4, #4]
 80111ec:	4620      	mov	r0, r4
 80111ee:	f000 f81b 	bl	8011228 <__sfp>
 80111f2:	60a0      	str	r0, [r4, #8]
 80111f4:	4620      	mov	r0, r4
 80111f6:	f000 f817 	bl	8011228 <__sfp>
 80111fa:	2200      	movs	r2, #0
 80111fc:	60e0      	str	r0, [r4, #12]
 80111fe:	2104      	movs	r1, #4
 8011200:	6860      	ldr	r0, [r4, #4]
 8011202:	f7ff ffa1 	bl	8011148 <std>
 8011206:	2201      	movs	r2, #1
 8011208:	2109      	movs	r1, #9
 801120a:	68a0      	ldr	r0, [r4, #8]
 801120c:	f7ff ff9c 	bl	8011148 <std>
 8011210:	2202      	movs	r2, #2
 8011212:	2112      	movs	r1, #18
 8011214:	68e0      	ldr	r0, [r4, #12]
 8011216:	f7ff ff97 	bl	8011148 <std>
 801121a:	2301      	movs	r3, #1
 801121c:	61a3      	str	r3, [r4, #24]
 801121e:	bd10      	pop	{r4, pc}
 8011220:	0801657c 	.word	0x0801657c
 8011224:	08011191 	.word	0x08011191

08011228 <__sfp>:
 8011228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801122a:	4b1b      	ldr	r3, [pc, #108]	; (8011298 <__sfp+0x70>)
 801122c:	681e      	ldr	r6, [r3, #0]
 801122e:	69b3      	ldr	r3, [r6, #24]
 8011230:	4607      	mov	r7, r0
 8011232:	b913      	cbnz	r3, 801123a <__sfp+0x12>
 8011234:	4630      	mov	r0, r6
 8011236:	f7ff ffc7 	bl	80111c8 <__sinit>
 801123a:	3648      	adds	r6, #72	; 0x48
 801123c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011240:	3b01      	subs	r3, #1
 8011242:	d503      	bpl.n	801124c <__sfp+0x24>
 8011244:	6833      	ldr	r3, [r6, #0]
 8011246:	b133      	cbz	r3, 8011256 <__sfp+0x2e>
 8011248:	6836      	ldr	r6, [r6, #0]
 801124a:	e7f7      	b.n	801123c <__sfp+0x14>
 801124c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011250:	b16d      	cbz	r5, 801126e <__sfp+0x46>
 8011252:	3468      	adds	r4, #104	; 0x68
 8011254:	e7f4      	b.n	8011240 <__sfp+0x18>
 8011256:	2104      	movs	r1, #4
 8011258:	4638      	mov	r0, r7
 801125a:	f7ff ff9f 	bl	801119c <__sfmoreglue>
 801125e:	6030      	str	r0, [r6, #0]
 8011260:	2800      	cmp	r0, #0
 8011262:	d1f1      	bne.n	8011248 <__sfp+0x20>
 8011264:	230c      	movs	r3, #12
 8011266:	603b      	str	r3, [r7, #0]
 8011268:	4604      	mov	r4, r0
 801126a:	4620      	mov	r0, r4
 801126c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801126e:	4b0b      	ldr	r3, [pc, #44]	; (801129c <__sfp+0x74>)
 8011270:	6665      	str	r5, [r4, #100]	; 0x64
 8011272:	e9c4 5500 	strd	r5, r5, [r4]
 8011276:	60a5      	str	r5, [r4, #8]
 8011278:	e9c4 3503 	strd	r3, r5, [r4, #12]
 801127c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8011280:	2208      	movs	r2, #8
 8011282:	4629      	mov	r1, r5
 8011284:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011288:	f000 f8d7 	bl	801143a <memset>
 801128c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011290:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011294:	e7e9      	b.n	801126a <__sfp+0x42>
 8011296:	bf00      	nop
 8011298:	0801657c 	.word	0x0801657c
 801129c:	ffff0001 	.word	0xffff0001

080112a0 <_fwalk>:
 80112a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80112a4:	4688      	mov	r8, r1
 80112a6:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80112aa:	2600      	movs	r6, #0
 80112ac:	b914      	cbnz	r4, 80112b4 <_fwalk+0x14>
 80112ae:	4630      	mov	r0, r6
 80112b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80112b4:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80112b8:	3f01      	subs	r7, #1
 80112ba:	d501      	bpl.n	80112c0 <_fwalk+0x20>
 80112bc:	6824      	ldr	r4, [r4, #0]
 80112be:	e7f5      	b.n	80112ac <_fwalk+0xc>
 80112c0:	89ab      	ldrh	r3, [r5, #12]
 80112c2:	2b01      	cmp	r3, #1
 80112c4:	d906      	bls.n	80112d4 <_fwalk+0x34>
 80112c6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80112ca:	3301      	adds	r3, #1
 80112cc:	d002      	beq.n	80112d4 <_fwalk+0x34>
 80112ce:	4628      	mov	r0, r5
 80112d0:	47c0      	blx	r8
 80112d2:	4306      	orrs	r6, r0
 80112d4:	3568      	adds	r5, #104	; 0x68
 80112d6:	e7ef      	b.n	80112b8 <_fwalk+0x18>

080112d8 <_fwalk_reent>:
 80112d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80112dc:	4680      	mov	r8, r0
 80112de:	4689      	mov	r9, r1
 80112e0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80112e4:	2600      	movs	r6, #0
 80112e6:	b914      	cbnz	r4, 80112ee <_fwalk_reent+0x16>
 80112e8:	4630      	mov	r0, r6
 80112ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80112ee:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80112f2:	3f01      	subs	r7, #1
 80112f4:	d501      	bpl.n	80112fa <_fwalk_reent+0x22>
 80112f6:	6824      	ldr	r4, [r4, #0]
 80112f8:	e7f5      	b.n	80112e6 <_fwalk_reent+0xe>
 80112fa:	89ab      	ldrh	r3, [r5, #12]
 80112fc:	2b01      	cmp	r3, #1
 80112fe:	d907      	bls.n	8011310 <_fwalk_reent+0x38>
 8011300:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011304:	3301      	adds	r3, #1
 8011306:	d003      	beq.n	8011310 <_fwalk_reent+0x38>
 8011308:	4629      	mov	r1, r5
 801130a:	4640      	mov	r0, r8
 801130c:	47c8      	blx	r9
 801130e:	4306      	orrs	r6, r0
 8011310:	3568      	adds	r5, #104	; 0x68
 8011312:	e7ee      	b.n	80112f2 <_fwalk_reent+0x1a>

08011314 <__libc_init_array>:
 8011314:	b570      	push	{r4, r5, r6, lr}
 8011316:	4e0d      	ldr	r6, [pc, #52]	; (801134c <__libc_init_array+0x38>)
 8011318:	4c0d      	ldr	r4, [pc, #52]	; (8011350 <__libc_init_array+0x3c>)
 801131a:	1ba4      	subs	r4, r4, r6
 801131c:	10a4      	asrs	r4, r4, #2
 801131e:	2500      	movs	r5, #0
 8011320:	42a5      	cmp	r5, r4
 8011322:	d109      	bne.n	8011338 <__libc_init_array+0x24>
 8011324:	4e0b      	ldr	r6, [pc, #44]	; (8011354 <__libc_init_array+0x40>)
 8011326:	4c0c      	ldr	r4, [pc, #48]	; (8011358 <__libc_init_array+0x44>)
 8011328:	f004 fed8 	bl	80160dc <_init>
 801132c:	1ba4      	subs	r4, r4, r6
 801132e:	10a4      	asrs	r4, r4, #2
 8011330:	2500      	movs	r5, #0
 8011332:	42a5      	cmp	r5, r4
 8011334:	d105      	bne.n	8011342 <__libc_init_array+0x2e>
 8011336:	bd70      	pop	{r4, r5, r6, pc}
 8011338:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801133c:	4798      	blx	r3
 801133e:	3501      	adds	r5, #1
 8011340:	e7ee      	b.n	8011320 <__libc_init_array+0xc>
 8011342:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8011346:	4798      	blx	r3
 8011348:	3501      	adds	r5, #1
 801134a:	e7f2      	b.n	8011332 <__libc_init_array+0x1e>
 801134c:	08016858 	.word	0x08016858
 8011350:	08016858 	.word	0x08016858
 8011354:	08016858 	.word	0x08016858
 8011358:	0801685c 	.word	0x0801685c

0801135c <__swhatbuf_r>:
 801135c:	b570      	push	{r4, r5, r6, lr}
 801135e:	460e      	mov	r6, r1
 8011360:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011364:	2900      	cmp	r1, #0
 8011366:	b096      	sub	sp, #88	; 0x58
 8011368:	4614      	mov	r4, r2
 801136a:	461d      	mov	r5, r3
 801136c:	da07      	bge.n	801137e <__swhatbuf_r+0x22>
 801136e:	2300      	movs	r3, #0
 8011370:	602b      	str	r3, [r5, #0]
 8011372:	89b3      	ldrh	r3, [r6, #12]
 8011374:	061a      	lsls	r2, r3, #24
 8011376:	d410      	bmi.n	801139a <__swhatbuf_r+0x3e>
 8011378:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801137c:	e00e      	b.n	801139c <__swhatbuf_r+0x40>
 801137e:	466a      	mov	r2, sp
 8011380:	f003 fd06 	bl	8014d90 <_fstat_r>
 8011384:	2800      	cmp	r0, #0
 8011386:	dbf2      	blt.n	801136e <__swhatbuf_r+0x12>
 8011388:	9a01      	ldr	r2, [sp, #4]
 801138a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801138e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011392:	425a      	negs	r2, r3
 8011394:	415a      	adcs	r2, r3
 8011396:	602a      	str	r2, [r5, #0]
 8011398:	e7ee      	b.n	8011378 <__swhatbuf_r+0x1c>
 801139a:	2340      	movs	r3, #64	; 0x40
 801139c:	2000      	movs	r0, #0
 801139e:	6023      	str	r3, [r4, #0]
 80113a0:	b016      	add	sp, #88	; 0x58
 80113a2:	bd70      	pop	{r4, r5, r6, pc}

080113a4 <__smakebuf_r>:
 80113a4:	898b      	ldrh	r3, [r1, #12]
 80113a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80113a8:	079d      	lsls	r5, r3, #30
 80113aa:	4606      	mov	r6, r0
 80113ac:	460c      	mov	r4, r1
 80113ae:	d507      	bpl.n	80113c0 <__smakebuf_r+0x1c>
 80113b0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80113b4:	6023      	str	r3, [r4, #0]
 80113b6:	6123      	str	r3, [r4, #16]
 80113b8:	2301      	movs	r3, #1
 80113ba:	6163      	str	r3, [r4, #20]
 80113bc:	b002      	add	sp, #8
 80113be:	bd70      	pop	{r4, r5, r6, pc}
 80113c0:	ab01      	add	r3, sp, #4
 80113c2:	466a      	mov	r2, sp
 80113c4:	f7ff ffca 	bl	801135c <__swhatbuf_r>
 80113c8:	9900      	ldr	r1, [sp, #0]
 80113ca:	4605      	mov	r5, r0
 80113cc:	4630      	mov	r0, r6
 80113ce:	f000 f88b 	bl	80114e8 <_malloc_r>
 80113d2:	b948      	cbnz	r0, 80113e8 <__smakebuf_r+0x44>
 80113d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80113d8:	059a      	lsls	r2, r3, #22
 80113da:	d4ef      	bmi.n	80113bc <__smakebuf_r+0x18>
 80113dc:	f023 0303 	bic.w	r3, r3, #3
 80113e0:	f043 0302 	orr.w	r3, r3, #2
 80113e4:	81a3      	strh	r3, [r4, #12]
 80113e6:	e7e3      	b.n	80113b0 <__smakebuf_r+0xc>
 80113e8:	4b0d      	ldr	r3, [pc, #52]	; (8011420 <__smakebuf_r+0x7c>)
 80113ea:	62b3      	str	r3, [r6, #40]	; 0x28
 80113ec:	89a3      	ldrh	r3, [r4, #12]
 80113ee:	6020      	str	r0, [r4, #0]
 80113f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80113f4:	81a3      	strh	r3, [r4, #12]
 80113f6:	9b00      	ldr	r3, [sp, #0]
 80113f8:	6163      	str	r3, [r4, #20]
 80113fa:	9b01      	ldr	r3, [sp, #4]
 80113fc:	6120      	str	r0, [r4, #16]
 80113fe:	b15b      	cbz	r3, 8011418 <__smakebuf_r+0x74>
 8011400:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011404:	4630      	mov	r0, r6
 8011406:	f003 fffb 	bl	8015400 <_isatty_r>
 801140a:	b128      	cbz	r0, 8011418 <__smakebuf_r+0x74>
 801140c:	89a3      	ldrh	r3, [r4, #12]
 801140e:	f023 0303 	bic.w	r3, r3, #3
 8011412:	f043 0301 	orr.w	r3, r3, #1
 8011416:	81a3      	strh	r3, [r4, #12]
 8011418:	89a3      	ldrh	r3, [r4, #12]
 801141a:	431d      	orrs	r5, r3
 801141c:	81a5      	strh	r5, [r4, #12]
 801141e:	e7cd      	b.n	80113bc <__smakebuf_r+0x18>
 8011420:	08011191 	.word	0x08011191

08011424 <memcpy>:
 8011424:	b510      	push	{r4, lr}
 8011426:	1e43      	subs	r3, r0, #1
 8011428:	440a      	add	r2, r1
 801142a:	4291      	cmp	r1, r2
 801142c:	d100      	bne.n	8011430 <memcpy+0xc>
 801142e:	bd10      	pop	{r4, pc}
 8011430:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011434:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011438:	e7f7      	b.n	801142a <memcpy+0x6>

0801143a <memset>:
 801143a:	4402      	add	r2, r0
 801143c:	4603      	mov	r3, r0
 801143e:	4293      	cmp	r3, r2
 8011440:	d100      	bne.n	8011444 <memset+0xa>
 8011442:	4770      	bx	lr
 8011444:	f803 1b01 	strb.w	r1, [r3], #1
 8011448:	e7f9      	b.n	801143e <memset+0x4>
	...

0801144c <_free_r>:
 801144c:	b538      	push	{r3, r4, r5, lr}
 801144e:	4605      	mov	r5, r0
 8011450:	2900      	cmp	r1, #0
 8011452:	d045      	beq.n	80114e0 <_free_r+0x94>
 8011454:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011458:	1f0c      	subs	r4, r1, #4
 801145a:	2b00      	cmp	r3, #0
 801145c:	bfb8      	it	lt
 801145e:	18e4      	addlt	r4, r4, r3
 8011460:	f004 f845 	bl	80154ee <__malloc_lock>
 8011464:	4a1f      	ldr	r2, [pc, #124]	; (80114e4 <_free_r+0x98>)
 8011466:	6813      	ldr	r3, [r2, #0]
 8011468:	4610      	mov	r0, r2
 801146a:	b933      	cbnz	r3, 801147a <_free_r+0x2e>
 801146c:	6063      	str	r3, [r4, #4]
 801146e:	6014      	str	r4, [r2, #0]
 8011470:	4628      	mov	r0, r5
 8011472:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011476:	f004 b83b 	b.w	80154f0 <__malloc_unlock>
 801147a:	42a3      	cmp	r3, r4
 801147c:	d90c      	bls.n	8011498 <_free_r+0x4c>
 801147e:	6821      	ldr	r1, [r4, #0]
 8011480:	1862      	adds	r2, r4, r1
 8011482:	4293      	cmp	r3, r2
 8011484:	bf04      	itt	eq
 8011486:	681a      	ldreq	r2, [r3, #0]
 8011488:	685b      	ldreq	r3, [r3, #4]
 801148a:	6063      	str	r3, [r4, #4]
 801148c:	bf04      	itt	eq
 801148e:	1852      	addeq	r2, r2, r1
 8011490:	6022      	streq	r2, [r4, #0]
 8011492:	6004      	str	r4, [r0, #0]
 8011494:	e7ec      	b.n	8011470 <_free_r+0x24>
 8011496:	4613      	mov	r3, r2
 8011498:	685a      	ldr	r2, [r3, #4]
 801149a:	b10a      	cbz	r2, 80114a0 <_free_r+0x54>
 801149c:	42a2      	cmp	r2, r4
 801149e:	d9fa      	bls.n	8011496 <_free_r+0x4a>
 80114a0:	6819      	ldr	r1, [r3, #0]
 80114a2:	1858      	adds	r0, r3, r1
 80114a4:	42a0      	cmp	r0, r4
 80114a6:	d10b      	bne.n	80114c0 <_free_r+0x74>
 80114a8:	6820      	ldr	r0, [r4, #0]
 80114aa:	4401      	add	r1, r0
 80114ac:	1858      	adds	r0, r3, r1
 80114ae:	4282      	cmp	r2, r0
 80114b0:	6019      	str	r1, [r3, #0]
 80114b2:	d1dd      	bne.n	8011470 <_free_r+0x24>
 80114b4:	6810      	ldr	r0, [r2, #0]
 80114b6:	6852      	ldr	r2, [r2, #4]
 80114b8:	605a      	str	r2, [r3, #4]
 80114ba:	4401      	add	r1, r0
 80114bc:	6019      	str	r1, [r3, #0]
 80114be:	e7d7      	b.n	8011470 <_free_r+0x24>
 80114c0:	d902      	bls.n	80114c8 <_free_r+0x7c>
 80114c2:	230c      	movs	r3, #12
 80114c4:	602b      	str	r3, [r5, #0]
 80114c6:	e7d3      	b.n	8011470 <_free_r+0x24>
 80114c8:	6820      	ldr	r0, [r4, #0]
 80114ca:	1821      	adds	r1, r4, r0
 80114cc:	428a      	cmp	r2, r1
 80114ce:	bf04      	itt	eq
 80114d0:	6811      	ldreq	r1, [r2, #0]
 80114d2:	6852      	ldreq	r2, [r2, #4]
 80114d4:	6062      	str	r2, [r4, #4]
 80114d6:	bf04      	itt	eq
 80114d8:	1809      	addeq	r1, r1, r0
 80114da:	6021      	streq	r1, [r4, #0]
 80114dc:	605c      	str	r4, [r3, #4]
 80114de:	e7c7      	b.n	8011470 <_free_r+0x24>
 80114e0:	bd38      	pop	{r3, r4, r5, pc}
 80114e2:	bf00      	nop
 80114e4:	200004e0 	.word	0x200004e0

080114e8 <_malloc_r>:
 80114e8:	b570      	push	{r4, r5, r6, lr}
 80114ea:	1ccd      	adds	r5, r1, #3
 80114ec:	f025 0503 	bic.w	r5, r5, #3
 80114f0:	3508      	adds	r5, #8
 80114f2:	2d0c      	cmp	r5, #12
 80114f4:	bf38      	it	cc
 80114f6:	250c      	movcc	r5, #12
 80114f8:	2d00      	cmp	r5, #0
 80114fa:	4606      	mov	r6, r0
 80114fc:	db01      	blt.n	8011502 <_malloc_r+0x1a>
 80114fe:	42a9      	cmp	r1, r5
 8011500:	d903      	bls.n	801150a <_malloc_r+0x22>
 8011502:	230c      	movs	r3, #12
 8011504:	6033      	str	r3, [r6, #0]
 8011506:	2000      	movs	r0, #0
 8011508:	bd70      	pop	{r4, r5, r6, pc}
 801150a:	f003 fff0 	bl	80154ee <__malloc_lock>
 801150e:	4a21      	ldr	r2, [pc, #132]	; (8011594 <_malloc_r+0xac>)
 8011510:	6814      	ldr	r4, [r2, #0]
 8011512:	4621      	mov	r1, r4
 8011514:	b991      	cbnz	r1, 801153c <_malloc_r+0x54>
 8011516:	4c20      	ldr	r4, [pc, #128]	; (8011598 <_malloc_r+0xb0>)
 8011518:	6823      	ldr	r3, [r4, #0]
 801151a:	b91b      	cbnz	r3, 8011524 <_malloc_r+0x3c>
 801151c:	4630      	mov	r0, r6
 801151e:	f001 fbb1 	bl	8012c84 <_sbrk_r>
 8011522:	6020      	str	r0, [r4, #0]
 8011524:	4629      	mov	r1, r5
 8011526:	4630      	mov	r0, r6
 8011528:	f001 fbac 	bl	8012c84 <_sbrk_r>
 801152c:	1c43      	adds	r3, r0, #1
 801152e:	d124      	bne.n	801157a <_malloc_r+0x92>
 8011530:	230c      	movs	r3, #12
 8011532:	6033      	str	r3, [r6, #0]
 8011534:	4630      	mov	r0, r6
 8011536:	f003 ffdb 	bl	80154f0 <__malloc_unlock>
 801153a:	e7e4      	b.n	8011506 <_malloc_r+0x1e>
 801153c:	680b      	ldr	r3, [r1, #0]
 801153e:	1b5b      	subs	r3, r3, r5
 8011540:	d418      	bmi.n	8011574 <_malloc_r+0x8c>
 8011542:	2b0b      	cmp	r3, #11
 8011544:	d90f      	bls.n	8011566 <_malloc_r+0x7e>
 8011546:	600b      	str	r3, [r1, #0]
 8011548:	50cd      	str	r5, [r1, r3]
 801154a:	18cc      	adds	r4, r1, r3
 801154c:	4630      	mov	r0, r6
 801154e:	f003 ffcf 	bl	80154f0 <__malloc_unlock>
 8011552:	f104 000b 	add.w	r0, r4, #11
 8011556:	1d23      	adds	r3, r4, #4
 8011558:	f020 0007 	bic.w	r0, r0, #7
 801155c:	1ac3      	subs	r3, r0, r3
 801155e:	d0d3      	beq.n	8011508 <_malloc_r+0x20>
 8011560:	425a      	negs	r2, r3
 8011562:	50e2      	str	r2, [r4, r3]
 8011564:	e7d0      	b.n	8011508 <_malloc_r+0x20>
 8011566:	428c      	cmp	r4, r1
 8011568:	684b      	ldr	r3, [r1, #4]
 801156a:	bf16      	itet	ne
 801156c:	6063      	strne	r3, [r4, #4]
 801156e:	6013      	streq	r3, [r2, #0]
 8011570:	460c      	movne	r4, r1
 8011572:	e7eb      	b.n	801154c <_malloc_r+0x64>
 8011574:	460c      	mov	r4, r1
 8011576:	6849      	ldr	r1, [r1, #4]
 8011578:	e7cc      	b.n	8011514 <_malloc_r+0x2c>
 801157a:	1cc4      	adds	r4, r0, #3
 801157c:	f024 0403 	bic.w	r4, r4, #3
 8011580:	42a0      	cmp	r0, r4
 8011582:	d005      	beq.n	8011590 <_malloc_r+0xa8>
 8011584:	1a21      	subs	r1, r4, r0
 8011586:	4630      	mov	r0, r6
 8011588:	f001 fb7c 	bl	8012c84 <_sbrk_r>
 801158c:	3001      	adds	r0, #1
 801158e:	d0cf      	beq.n	8011530 <_malloc_r+0x48>
 8011590:	6025      	str	r5, [r4, #0]
 8011592:	e7db      	b.n	801154c <_malloc_r+0x64>
 8011594:	200004e0 	.word	0x200004e0
 8011598:	200004e4 	.word	0x200004e4

0801159c <__sfputc_r>:
 801159c:	6893      	ldr	r3, [r2, #8]
 801159e:	3b01      	subs	r3, #1
 80115a0:	2b00      	cmp	r3, #0
 80115a2:	b410      	push	{r4}
 80115a4:	6093      	str	r3, [r2, #8]
 80115a6:	da08      	bge.n	80115ba <__sfputc_r+0x1e>
 80115a8:	6994      	ldr	r4, [r2, #24]
 80115aa:	42a3      	cmp	r3, r4
 80115ac:	db01      	blt.n	80115b2 <__sfputc_r+0x16>
 80115ae:	290a      	cmp	r1, #10
 80115b0:	d103      	bne.n	80115ba <__sfputc_r+0x1e>
 80115b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80115b6:	f002 bcc5 	b.w	8013f44 <__swbuf_r>
 80115ba:	6813      	ldr	r3, [r2, #0]
 80115bc:	1c58      	adds	r0, r3, #1
 80115be:	6010      	str	r0, [r2, #0]
 80115c0:	7019      	strb	r1, [r3, #0]
 80115c2:	4608      	mov	r0, r1
 80115c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80115c8:	4770      	bx	lr

080115ca <__sfputs_r>:
 80115ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80115cc:	4606      	mov	r6, r0
 80115ce:	460f      	mov	r7, r1
 80115d0:	4614      	mov	r4, r2
 80115d2:	18d5      	adds	r5, r2, r3
 80115d4:	42ac      	cmp	r4, r5
 80115d6:	d101      	bne.n	80115dc <__sfputs_r+0x12>
 80115d8:	2000      	movs	r0, #0
 80115da:	e007      	b.n	80115ec <__sfputs_r+0x22>
 80115dc:	463a      	mov	r2, r7
 80115de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80115e2:	4630      	mov	r0, r6
 80115e4:	f7ff ffda 	bl	801159c <__sfputc_r>
 80115e8:	1c43      	adds	r3, r0, #1
 80115ea:	d1f3      	bne.n	80115d4 <__sfputs_r+0xa>
 80115ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080115f0 <_vfiprintf_r>:
 80115f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80115f4:	460c      	mov	r4, r1
 80115f6:	b09d      	sub	sp, #116	; 0x74
 80115f8:	4617      	mov	r7, r2
 80115fa:	461d      	mov	r5, r3
 80115fc:	4606      	mov	r6, r0
 80115fe:	b118      	cbz	r0, 8011608 <_vfiprintf_r+0x18>
 8011600:	6983      	ldr	r3, [r0, #24]
 8011602:	b90b      	cbnz	r3, 8011608 <_vfiprintf_r+0x18>
 8011604:	f7ff fde0 	bl	80111c8 <__sinit>
 8011608:	4b7c      	ldr	r3, [pc, #496]	; (80117fc <_vfiprintf_r+0x20c>)
 801160a:	429c      	cmp	r4, r3
 801160c:	d158      	bne.n	80116c0 <_vfiprintf_r+0xd0>
 801160e:	6874      	ldr	r4, [r6, #4]
 8011610:	89a3      	ldrh	r3, [r4, #12]
 8011612:	0718      	lsls	r0, r3, #28
 8011614:	d55e      	bpl.n	80116d4 <_vfiprintf_r+0xe4>
 8011616:	6923      	ldr	r3, [r4, #16]
 8011618:	2b00      	cmp	r3, #0
 801161a:	d05b      	beq.n	80116d4 <_vfiprintf_r+0xe4>
 801161c:	2300      	movs	r3, #0
 801161e:	9309      	str	r3, [sp, #36]	; 0x24
 8011620:	2320      	movs	r3, #32
 8011622:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011626:	2330      	movs	r3, #48	; 0x30
 8011628:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801162c:	9503      	str	r5, [sp, #12]
 801162e:	f04f 0b01 	mov.w	fp, #1
 8011632:	46b8      	mov	r8, r7
 8011634:	4645      	mov	r5, r8
 8011636:	f815 3b01 	ldrb.w	r3, [r5], #1
 801163a:	b10b      	cbz	r3, 8011640 <_vfiprintf_r+0x50>
 801163c:	2b25      	cmp	r3, #37	; 0x25
 801163e:	d154      	bne.n	80116ea <_vfiprintf_r+0xfa>
 8011640:	ebb8 0a07 	subs.w	sl, r8, r7
 8011644:	d00b      	beq.n	801165e <_vfiprintf_r+0x6e>
 8011646:	4653      	mov	r3, sl
 8011648:	463a      	mov	r2, r7
 801164a:	4621      	mov	r1, r4
 801164c:	4630      	mov	r0, r6
 801164e:	f7ff ffbc 	bl	80115ca <__sfputs_r>
 8011652:	3001      	adds	r0, #1
 8011654:	f000 80c2 	beq.w	80117dc <_vfiprintf_r+0x1ec>
 8011658:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801165a:	4453      	add	r3, sl
 801165c:	9309      	str	r3, [sp, #36]	; 0x24
 801165e:	f898 3000 	ldrb.w	r3, [r8]
 8011662:	2b00      	cmp	r3, #0
 8011664:	f000 80ba 	beq.w	80117dc <_vfiprintf_r+0x1ec>
 8011668:	2300      	movs	r3, #0
 801166a:	f04f 32ff 	mov.w	r2, #4294967295
 801166e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011672:	9304      	str	r3, [sp, #16]
 8011674:	9307      	str	r3, [sp, #28]
 8011676:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801167a:	931a      	str	r3, [sp, #104]	; 0x68
 801167c:	46a8      	mov	r8, r5
 801167e:	2205      	movs	r2, #5
 8011680:	f818 1b01 	ldrb.w	r1, [r8], #1
 8011684:	485e      	ldr	r0, [pc, #376]	; (8011800 <_vfiprintf_r+0x210>)
 8011686:	f7f6 fce3 	bl	8008050 <memchr>
 801168a:	9b04      	ldr	r3, [sp, #16]
 801168c:	bb78      	cbnz	r0, 80116ee <_vfiprintf_r+0xfe>
 801168e:	06d9      	lsls	r1, r3, #27
 8011690:	bf44      	itt	mi
 8011692:	2220      	movmi	r2, #32
 8011694:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011698:	071a      	lsls	r2, r3, #28
 801169a:	bf44      	itt	mi
 801169c:	222b      	movmi	r2, #43	; 0x2b
 801169e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80116a2:	782a      	ldrb	r2, [r5, #0]
 80116a4:	2a2a      	cmp	r2, #42	; 0x2a
 80116a6:	d02a      	beq.n	80116fe <_vfiprintf_r+0x10e>
 80116a8:	9a07      	ldr	r2, [sp, #28]
 80116aa:	46a8      	mov	r8, r5
 80116ac:	2000      	movs	r0, #0
 80116ae:	250a      	movs	r5, #10
 80116b0:	4641      	mov	r1, r8
 80116b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80116b6:	3b30      	subs	r3, #48	; 0x30
 80116b8:	2b09      	cmp	r3, #9
 80116ba:	d969      	bls.n	8011790 <_vfiprintf_r+0x1a0>
 80116bc:	b360      	cbz	r0, 8011718 <_vfiprintf_r+0x128>
 80116be:	e024      	b.n	801170a <_vfiprintf_r+0x11a>
 80116c0:	4b50      	ldr	r3, [pc, #320]	; (8011804 <_vfiprintf_r+0x214>)
 80116c2:	429c      	cmp	r4, r3
 80116c4:	d101      	bne.n	80116ca <_vfiprintf_r+0xda>
 80116c6:	68b4      	ldr	r4, [r6, #8]
 80116c8:	e7a2      	b.n	8011610 <_vfiprintf_r+0x20>
 80116ca:	4b4f      	ldr	r3, [pc, #316]	; (8011808 <_vfiprintf_r+0x218>)
 80116cc:	429c      	cmp	r4, r3
 80116ce:	bf08      	it	eq
 80116d0:	68f4      	ldreq	r4, [r6, #12]
 80116d2:	e79d      	b.n	8011610 <_vfiprintf_r+0x20>
 80116d4:	4621      	mov	r1, r4
 80116d6:	4630      	mov	r0, r6
 80116d8:	f002 fc98 	bl	801400c <__swsetup_r>
 80116dc:	2800      	cmp	r0, #0
 80116de:	d09d      	beq.n	801161c <_vfiprintf_r+0x2c>
 80116e0:	f04f 30ff 	mov.w	r0, #4294967295
 80116e4:	b01d      	add	sp, #116	; 0x74
 80116e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80116ea:	46a8      	mov	r8, r5
 80116ec:	e7a2      	b.n	8011634 <_vfiprintf_r+0x44>
 80116ee:	4a44      	ldr	r2, [pc, #272]	; (8011800 <_vfiprintf_r+0x210>)
 80116f0:	1a80      	subs	r0, r0, r2
 80116f2:	fa0b f000 	lsl.w	r0, fp, r0
 80116f6:	4318      	orrs	r0, r3
 80116f8:	9004      	str	r0, [sp, #16]
 80116fa:	4645      	mov	r5, r8
 80116fc:	e7be      	b.n	801167c <_vfiprintf_r+0x8c>
 80116fe:	9a03      	ldr	r2, [sp, #12]
 8011700:	1d11      	adds	r1, r2, #4
 8011702:	6812      	ldr	r2, [r2, #0]
 8011704:	9103      	str	r1, [sp, #12]
 8011706:	2a00      	cmp	r2, #0
 8011708:	db01      	blt.n	801170e <_vfiprintf_r+0x11e>
 801170a:	9207      	str	r2, [sp, #28]
 801170c:	e004      	b.n	8011718 <_vfiprintf_r+0x128>
 801170e:	4252      	negs	r2, r2
 8011710:	f043 0302 	orr.w	r3, r3, #2
 8011714:	9207      	str	r2, [sp, #28]
 8011716:	9304      	str	r3, [sp, #16]
 8011718:	f898 3000 	ldrb.w	r3, [r8]
 801171c:	2b2e      	cmp	r3, #46	; 0x2e
 801171e:	d10e      	bne.n	801173e <_vfiprintf_r+0x14e>
 8011720:	f898 3001 	ldrb.w	r3, [r8, #1]
 8011724:	2b2a      	cmp	r3, #42	; 0x2a
 8011726:	d138      	bne.n	801179a <_vfiprintf_r+0x1aa>
 8011728:	9b03      	ldr	r3, [sp, #12]
 801172a:	1d1a      	adds	r2, r3, #4
 801172c:	681b      	ldr	r3, [r3, #0]
 801172e:	9203      	str	r2, [sp, #12]
 8011730:	2b00      	cmp	r3, #0
 8011732:	bfb8      	it	lt
 8011734:	f04f 33ff 	movlt.w	r3, #4294967295
 8011738:	f108 0802 	add.w	r8, r8, #2
 801173c:	9305      	str	r3, [sp, #20]
 801173e:	4d33      	ldr	r5, [pc, #204]	; (801180c <_vfiprintf_r+0x21c>)
 8011740:	f898 1000 	ldrb.w	r1, [r8]
 8011744:	2203      	movs	r2, #3
 8011746:	4628      	mov	r0, r5
 8011748:	f7f6 fc82 	bl	8008050 <memchr>
 801174c:	b140      	cbz	r0, 8011760 <_vfiprintf_r+0x170>
 801174e:	2340      	movs	r3, #64	; 0x40
 8011750:	1b40      	subs	r0, r0, r5
 8011752:	fa03 f000 	lsl.w	r0, r3, r0
 8011756:	9b04      	ldr	r3, [sp, #16]
 8011758:	4303      	orrs	r3, r0
 801175a:	f108 0801 	add.w	r8, r8, #1
 801175e:	9304      	str	r3, [sp, #16]
 8011760:	f898 1000 	ldrb.w	r1, [r8]
 8011764:	482a      	ldr	r0, [pc, #168]	; (8011810 <_vfiprintf_r+0x220>)
 8011766:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801176a:	2206      	movs	r2, #6
 801176c:	f108 0701 	add.w	r7, r8, #1
 8011770:	f7f6 fc6e 	bl	8008050 <memchr>
 8011774:	2800      	cmp	r0, #0
 8011776:	d037      	beq.n	80117e8 <_vfiprintf_r+0x1f8>
 8011778:	4b26      	ldr	r3, [pc, #152]	; (8011814 <_vfiprintf_r+0x224>)
 801177a:	bb1b      	cbnz	r3, 80117c4 <_vfiprintf_r+0x1d4>
 801177c:	9b03      	ldr	r3, [sp, #12]
 801177e:	3307      	adds	r3, #7
 8011780:	f023 0307 	bic.w	r3, r3, #7
 8011784:	3308      	adds	r3, #8
 8011786:	9303      	str	r3, [sp, #12]
 8011788:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801178a:	444b      	add	r3, r9
 801178c:	9309      	str	r3, [sp, #36]	; 0x24
 801178e:	e750      	b.n	8011632 <_vfiprintf_r+0x42>
 8011790:	fb05 3202 	mla	r2, r5, r2, r3
 8011794:	2001      	movs	r0, #1
 8011796:	4688      	mov	r8, r1
 8011798:	e78a      	b.n	80116b0 <_vfiprintf_r+0xc0>
 801179a:	2300      	movs	r3, #0
 801179c:	f108 0801 	add.w	r8, r8, #1
 80117a0:	9305      	str	r3, [sp, #20]
 80117a2:	4619      	mov	r1, r3
 80117a4:	250a      	movs	r5, #10
 80117a6:	4640      	mov	r0, r8
 80117a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80117ac:	3a30      	subs	r2, #48	; 0x30
 80117ae:	2a09      	cmp	r2, #9
 80117b0:	d903      	bls.n	80117ba <_vfiprintf_r+0x1ca>
 80117b2:	2b00      	cmp	r3, #0
 80117b4:	d0c3      	beq.n	801173e <_vfiprintf_r+0x14e>
 80117b6:	9105      	str	r1, [sp, #20]
 80117b8:	e7c1      	b.n	801173e <_vfiprintf_r+0x14e>
 80117ba:	fb05 2101 	mla	r1, r5, r1, r2
 80117be:	2301      	movs	r3, #1
 80117c0:	4680      	mov	r8, r0
 80117c2:	e7f0      	b.n	80117a6 <_vfiprintf_r+0x1b6>
 80117c4:	ab03      	add	r3, sp, #12
 80117c6:	9300      	str	r3, [sp, #0]
 80117c8:	4622      	mov	r2, r4
 80117ca:	4b13      	ldr	r3, [pc, #76]	; (8011818 <_vfiprintf_r+0x228>)
 80117cc:	a904      	add	r1, sp, #16
 80117ce:	4630      	mov	r0, r6
 80117d0:	f000 f8b8 	bl	8011944 <_printf_float>
 80117d4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80117d8:	4681      	mov	r9, r0
 80117da:	d1d5      	bne.n	8011788 <_vfiprintf_r+0x198>
 80117dc:	89a3      	ldrh	r3, [r4, #12]
 80117de:	065b      	lsls	r3, r3, #25
 80117e0:	f53f af7e 	bmi.w	80116e0 <_vfiprintf_r+0xf0>
 80117e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80117e6:	e77d      	b.n	80116e4 <_vfiprintf_r+0xf4>
 80117e8:	ab03      	add	r3, sp, #12
 80117ea:	9300      	str	r3, [sp, #0]
 80117ec:	4622      	mov	r2, r4
 80117ee:	4b0a      	ldr	r3, [pc, #40]	; (8011818 <_vfiprintf_r+0x228>)
 80117f0:	a904      	add	r1, sp, #16
 80117f2:	4630      	mov	r0, r6
 80117f4:	f000 fb5c 	bl	8011eb0 <_printf_i>
 80117f8:	e7ec      	b.n	80117d4 <_vfiprintf_r+0x1e4>
 80117fa:	bf00      	nop
 80117fc:	0801653c 	.word	0x0801653c
 8011800:	08016580 	.word	0x08016580
 8011804:	0801655c 	.word	0x0801655c
 8011808:	0801651c 	.word	0x0801651c
 801180c:	08016586 	.word	0x08016586
 8011810:	0801658a 	.word	0x0801658a
 8011814:	08011945 	.word	0x08011945
 8011818:	080115cb 	.word	0x080115cb

0801181c <__cvt>:
 801181c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011820:	ec55 4b10 	vmov	r4, r5, d0
 8011824:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8011826:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 801182a:	2d00      	cmp	r5, #0
 801182c:	460e      	mov	r6, r1
 801182e:	4691      	mov	r9, r2
 8011830:	4619      	mov	r1, r3
 8011832:	bfb8      	it	lt
 8011834:	4622      	movlt	r2, r4
 8011836:	462b      	mov	r3, r5
 8011838:	f027 0720 	bic.w	r7, r7, #32
 801183c:	bfbb      	ittet	lt
 801183e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8011842:	461d      	movlt	r5, r3
 8011844:	2300      	movge	r3, #0
 8011846:	232d      	movlt	r3, #45	; 0x2d
 8011848:	bfb8      	it	lt
 801184a:	4614      	movlt	r4, r2
 801184c:	2f46      	cmp	r7, #70	; 0x46
 801184e:	700b      	strb	r3, [r1, #0]
 8011850:	d004      	beq.n	801185c <__cvt+0x40>
 8011852:	2f45      	cmp	r7, #69	; 0x45
 8011854:	d100      	bne.n	8011858 <__cvt+0x3c>
 8011856:	3601      	adds	r6, #1
 8011858:	2102      	movs	r1, #2
 801185a:	e000      	b.n	801185e <__cvt+0x42>
 801185c:	2103      	movs	r1, #3
 801185e:	ab03      	add	r3, sp, #12
 8011860:	9301      	str	r3, [sp, #4]
 8011862:	ab02      	add	r3, sp, #8
 8011864:	9300      	str	r3, [sp, #0]
 8011866:	4632      	mov	r2, r6
 8011868:	4653      	mov	r3, sl
 801186a:	ec45 4b10 	vmov	d0, r4, r5
 801186e:	f002 fcd7 	bl	8014220 <_dtoa_r>
 8011872:	2f47      	cmp	r7, #71	; 0x47
 8011874:	4680      	mov	r8, r0
 8011876:	d102      	bne.n	801187e <__cvt+0x62>
 8011878:	f019 0f01 	tst.w	r9, #1
 801187c:	d026      	beq.n	80118cc <__cvt+0xb0>
 801187e:	2f46      	cmp	r7, #70	; 0x46
 8011880:	eb08 0906 	add.w	r9, r8, r6
 8011884:	d111      	bne.n	80118aa <__cvt+0x8e>
 8011886:	f898 3000 	ldrb.w	r3, [r8]
 801188a:	2b30      	cmp	r3, #48	; 0x30
 801188c:	d10a      	bne.n	80118a4 <__cvt+0x88>
 801188e:	2200      	movs	r2, #0
 8011890:	2300      	movs	r3, #0
 8011892:	4620      	mov	r0, r4
 8011894:	4629      	mov	r1, r5
 8011896:	f7f7 f84f 	bl	8008938 <__aeabi_dcmpeq>
 801189a:	b918      	cbnz	r0, 80118a4 <__cvt+0x88>
 801189c:	f1c6 0601 	rsb	r6, r6, #1
 80118a0:	f8ca 6000 	str.w	r6, [sl]
 80118a4:	f8da 3000 	ldr.w	r3, [sl]
 80118a8:	4499      	add	r9, r3
 80118aa:	2200      	movs	r2, #0
 80118ac:	2300      	movs	r3, #0
 80118ae:	4620      	mov	r0, r4
 80118b0:	4629      	mov	r1, r5
 80118b2:	f7f7 f841 	bl	8008938 <__aeabi_dcmpeq>
 80118b6:	b938      	cbnz	r0, 80118c8 <__cvt+0xac>
 80118b8:	2230      	movs	r2, #48	; 0x30
 80118ba:	9b03      	ldr	r3, [sp, #12]
 80118bc:	454b      	cmp	r3, r9
 80118be:	d205      	bcs.n	80118cc <__cvt+0xb0>
 80118c0:	1c59      	adds	r1, r3, #1
 80118c2:	9103      	str	r1, [sp, #12]
 80118c4:	701a      	strb	r2, [r3, #0]
 80118c6:	e7f8      	b.n	80118ba <__cvt+0x9e>
 80118c8:	f8cd 900c 	str.w	r9, [sp, #12]
 80118cc:	9b03      	ldr	r3, [sp, #12]
 80118ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80118d0:	eba3 0308 	sub.w	r3, r3, r8
 80118d4:	4640      	mov	r0, r8
 80118d6:	6013      	str	r3, [r2, #0]
 80118d8:	b004      	add	sp, #16
 80118da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080118de <__exponent>:
 80118de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80118e0:	2900      	cmp	r1, #0
 80118e2:	4604      	mov	r4, r0
 80118e4:	bfba      	itte	lt
 80118e6:	4249      	neglt	r1, r1
 80118e8:	232d      	movlt	r3, #45	; 0x2d
 80118ea:	232b      	movge	r3, #43	; 0x2b
 80118ec:	2909      	cmp	r1, #9
 80118ee:	f804 2b02 	strb.w	r2, [r4], #2
 80118f2:	7043      	strb	r3, [r0, #1]
 80118f4:	dd20      	ble.n	8011938 <__exponent+0x5a>
 80118f6:	f10d 0307 	add.w	r3, sp, #7
 80118fa:	461f      	mov	r7, r3
 80118fc:	260a      	movs	r6, #10
 80118fe:	fb91 f5f6 	sdiv	r5, r1, r6
 8011902:	fb06 1115 	mls	r1, r6, r5, r1
 8011906:	3130      	adds	r1, #48	; 0x30
 8011908:	2d09      	cmp	r5, #9
 801190a:	f803 1c01 	strb.w	r1, [r3, #-1]
 801190e:	f103 32ff 	add.w	r2, r3, #4294967295
 8011912:	4629      	mov	r1, r5
 8011914:	dc09      	bgt.n	801192a <__exponent+0x4c>
 8011916:	3130      	adds	r1, #48	; 0x30
 8011918:	3b02      	subs	r3, #2
 801191a:	f802 1c01 	strb.w	r1, [r2, #-1]
 801191e:	42bb      	cmp	r3, r7
 8011920:	4622      	mov	r2, r4
 8011922:	d304      	bcc.n	801192e <__exponent+0x50>
 8011924:	1a10      	subs	r0, r2, r0
 8011926:	b003      	add	sp, #12
 8011928:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801192a:	4613      	mov	r3, r2
 801192c:	e7e7      	b.n	80118fe <__exponent+0x20>
 801192e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011932:	f804 2b01 	strb.w	r2, [r4], #1
 8011936:	e7f2      	b.n	801191e <__exponent+0x40>
 8011938:	2330      	movs	r3, #48	; 0x30
 801193a:	4419      	add	r1, r3
 801193c:	7083      	strb	r3, [r0, #2]
 801193e:	1d02      	adds	r2, r0, #4
 8011940:	70c1      	strb	r1, [r0, #3]
 8011942:	e7ef      	b.n	8011924 <__exponent+0x46>

08011944 <_printf_float>:
 8011944:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011948:	b08d      	sub	sp, #52	; 0x34
 801194a:	460c      	mov	r4, r1
 801194c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8011950:	4616      	mov	r6, r2
 8011952:	461f      	mov	r7, r3
 8011954:	4605      	mov	r5, r0
 8011956:	f003 fd77 	bl	8015448 <_localeconv_r>
 801195a:	6803      	ldr	r3, [r0, #0]
 801195c:	9304      	str	r3, [sp, #16]
 801195e:	4618      	mov	r0, r3
 8011960:	f7f6 fb6e 	bl	8008040 <strlen>
 8011964:	2300      	movs	r3, #0
 8011966:	930a      	str	r3, [sp, #40]	; 0x28
 8011968:	f8d8 3000 	ldr.w	r3, [r8]
 801196c:	9005      	str	r0, [sp, #20]
 801196e:	3307      	adds	r3, #7
 8011970:	f023 0307 	bic.w	r3, r3, #7
 8011974:	f103 0208 	add.w	r2, r3, #8
 8011978:	f894 a018 	ldrb.w	sl, [r4, #24]
 801197c:	f8d4 b000 	ldr.w	fp, [r4]
 8011980:	f8c8 2000 	str.w	r2, [r8]
 8011984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011988:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 801198c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8011990:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8011994:	9307      	str	r3, [sp, #28]
 8011996:	f8cd 8018 	str.w	r8, [sp, #24]
 801199a:	f04f 32ff 	mov.w	r2, #4294967295
 801199e:	4ba7      	ldr	r3, [pc, #668]	; (8011c3c <_printf_float+0x2f8>)
 80119a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80119a4:	f7f6 fffa 	bl	800899c <__aeabi_dcmpun>
 80119a8:	bb70      	cbnz	r0, 8011a08 <_printf_float+0xc4>
 80119aa:	f04f 32ff 	mov.w	r2, #4294967295
 80119ae:	4ba3      	ldr	r3, [pc, #652]	; (8011c3c <_printf_float+0x2f8>)
 80119b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80119b4:	f7f6 ffd4 	bl	8008960 <__aeabi_dcmple>
 80119b8:	bb30      	cbnz	r0, 8011a08 <_printf_float+0xc4>
 80119ba:	2200      	movs	r2, #0
 80119bc:	2300      	movs	r3, #0
 80119be:	4640      	mov	r0, r8
 80119c0:	4649      	mov	r1, r9
 80119c2:	f7f6 ffc3 	bl	800894c <__aeabi_dcmplt>
 80119c6:	b110      	cbz	r0, 80119ce <_printf_float+0x8a>
 80119c8:	232d      	movs	r3, #45	; 0x2d
 80119ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80119ce:	4a9c      	ldr	r2, [pc, #624]	; (8011c40 <_printf_float+0x2fc>)
 80119d0:	4b9c      	ldr	r3, [pc, #624]	; (8011c44 <_printf_float+0x300>)
 80119d2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80119d6:	bf8c      	ite	hi
 80119d8:	4690      	movhi	r8, r2
 80119da:	4698      	movls	r8, r3
 80119dc:	2303      	movs	r3, #3
 80119de:	f02b 0204 	bic.w	r2, fp, #4
 80119e2:	6123      	str	r3, [r4, #16]
 80119e4:	6022      	str	r2, [r4, #0]
 80119e6:	f04f 0900 	mov.w	r9, #0
 80119ea:	9700      	str	r7, [sp, #0]
 80119ec:	4633      	mov	r3, r6
 80119ee:	aa0b      	add	r2, sp, #44	; 0x2c
 80119f0:	4621      	mov	r1, r4
 80119f2:	4628      	mov	r0, r5
 80119f4:	f000 f9e6 	bl	8011dc4 <_printf_common>
 80119f8:	3001      	adds	r0, #1
 80119fa:	f040 808d 	bne.w	8011b18 <_printf_float+0x1d4>
 80119fe:	f04f 30ff 	mov.w	r0, #4294967295
 8011a02:	b00d      	add	sp, #52	; 0x34
 8011a04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a08:	4642      	mov	r2, r8
 8011a0a:	464b      	mov	r3, r9
 8011a0c:	4640      	mov	r0, r8
 8011a0e:	4649      	mov	r1, r9
 8011a10:	f7f6 ffc4 	bl	800899c <__aeabi_dcmpun>
 8011a14:	b110      	cbz	r0, 8011a1c <_printf_float+0xd8>
 8011a16:	4a8c      	ldr	r2, [pc, #560]	; (8011c48 <_printf_float+0x304>)
 8011a18:	4b8c      	ldr	r3, [pc, #560]	; (8011c4c <_printf_float+0x308>)
 8011a1a:	e7da      	b.n	80119d2 <_printf_float+0x8e>
 8011a1c:	6861      	ldr	r1, [r4, #4]
 8011a1e:	1c4b      	adds	r3, r1, #1
 8011a20:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8011a24:	a80a      	add	r0, sp, #40	; 0x28
 8011a26:	d13e      	bne.n	8011aa6 <_printf_float+0x162>
 8011a28:	2306      	movs	r3, #6
 8011a2a:	6063      	str	r3, [r4, #4]
 8011a2c:	2300      	movs	r3, #0
 8011a2e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8011a32:	ab09      	add	r3, sp, #36	; 0x24
 8011a34:	9300      	str	r3, [sp, #0]
 8011a36:	ec49 8b10 	vmov	d0, r8, r9
 8011a3a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8011a3e:	6022      	str	r2, [r4, #0]
 8011a40:	f8cd a004 	str.w	sl, [sp, #4]
 8011a44:	6861      	ldr	r1, [r4, #4]
 8011a46:	4628      	mov	r0, r5
 8011a48:	f7ff fee8 	bl	801181c <__cvt>
 8011a4c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8011a50:	2b47      	cmp	r3, #71	; 0x47
 8011a52:	4680      	mov	r8, r0
 8011a54:	d109      	bne.n	8011a6a <_printf_float+0x126>
 8011a56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011a58:	1cd8      	adds	r0, r3, #3
 8011a5a:	db02      	blt.n	8011a62 <_printf_float+0x11e>
 8011a5c:	6862      	ldr	r2, [r4, #4]
 8011a5e:	4293      	cmp	r3, r2
 8011a60:	dd47      	ble.n	8011af2 <_printf_float+0x1ae>
 8011a62:	f1aa 0a02 	sub.w	sl, sl, #2
 8011a66:	fa5f fa8a 	uxtb.w	sl, sl
 8011a6a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8011a6e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011a70:	d824      	bhi.n	8011abc <_printf_float+0x178>
 8011a72:	3901      	subs	r1, #1
 8011a74:	4652      	mov	r2, sl
 8011a76:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8011a7a:	9109      	str	r1, [sp, #36]	; 0x24
 8011a7c:	f7ff ff2f 	bl	80118de <__exponent>
 8011a80:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011a82:	1813      	adds	r3, r2, r0
 8011a84:	2a01      	cmp	r2, #1
 8011a86:	4681      	mov	r9, r0
 8011a88:	6123      	str	r3, [r4, #16]
 8011a8a:	dc02      	bgt.n	8011a92 <_printf_float+0x14e>
 8011a8c:	6822      	ldr	r2, [r4, #0]
 8011a8e:	07d1      	lsls	r1, r2, #31
 8011a90:	d501      	bpl.n	8011a96 <_printf_float+0x152>
 8011a92:	3301      	adds	r3, #1
 8011a94:	6123      	str	r3, [r4, #16]
 8011a96:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8011a9a:	2b00      	cmp	r3, #0
 8011a9c:	d0a5      	beq.n	80119ea <_printf_float+0xa6>
 8011a9e:	232d      	movs	r3, #45	; 0x2d
 8011aa0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011aa4:	e7a1      	b.n	80119ea <_printf_float+0xa6>
 8011aa6:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8011aaa:	f000 8177 	beq.w	8011d9c <_printf_float+0x458>
 8011aae:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8011ab2:	d1bb      	bne.n	8011a2c <_printf_float+0xe8>
 8011ab4:	2900      	cmp	r1, #0
 8011ab6:	d1b9      	bne.n	8011a2c <_printf_float+0xe8>
 8011ab8:	2301      	movs	r3, #1
 8011aba:	e7b6      	b.n	8011a2a <_printf_float+0xe6>
 8011abc:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8011ac0:	d119      	bne.n	8011af6 <_printf_float+0x1b2>
 8011ac2:	2900      	cmp	r1, #0
 8011ac4:	6863      	ldr	r3, [r4, #4]
 8011ac6:	dd0c      	ble.n	8011ae2 <_printf_float+0x19e>
 8011ac8:	6121      	str	r1, [r4, #16]
 8011aca:	b913      	cbnz	r3, 8011ad2 <_printf_float+0x18e>
 8011acc:	6822      	ldr	r2, [r4, #0]
 8011ace:	07d2      	lsls	r2, r2, #31
 8011ad0:	d502      	bpl.n	8011ad8 <_printf_float+0x194>
 8011ad2:	3301      	adds	r3, #1
 8011ad4:	440b      	add	r3, r1
 8011ad6:	6123      	str	r3, [r4, #16]
 8011ad8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011ada:	65a3      	str	r3, [r4, #88]	; 0x58
 8011adc:	f04f 0900 	mov.w	r9, #0
 8011ae0:	e7d9      	b.n	8011a96 <_printf_float+0x152>
 8011ae2:	b913      	cbnz	r3, 8011aea <_printf_float+0x1a6>
 8011ae4:	6822      	ldr	r2, [r4, #0]
 8011ae6:	07d0      	lsls	r0, r2, #31
 8011ae8:	d501      	bpl.n	8011aee <_printf_float+0x1aa>
 8011aea:	3302      	adds	r3, #2
 8011aec:	e7f3      	b.n	8011ad6 <_printf_float+0x192>
 8011aee:	2301      	movs	r3, #1
 8011af0:	e7f1      	b.n	8011ad6 <_printf_float+0x192>
 8011af2:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8011af6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8011afa:	4293      	cmp	r3, r2
 8011afc:	db05      	blt.n	8011b0a <_printf_float+0x1c6>
 8011afe:	6822      	ldr	r2, [r4, #0]
 8011b00:	6123      	str	r3, [r4, #16]
 8011b02:	07d1      	lsls	r1, r2, #31
 8011b04:	d5e8      	bpl.n	8011ad8 <_printf_float+0x194>
 8011b06:	3301      	adds	r3, #1
 8011b08:	e7e5      	b.n	8011ad6 <_printf_float+0x192>
 8011b0a:	2b00      	cmp	r3, #0
 8011b0c:	bfd4      	ite	le
 8011b0e:	f1c3 0302 	rsble	r3, r3, #2
 8011b12:	2301      	movgt	r3, #1
 8011b14:	4413      	add	r3, r2
 8011b16:	e7de      	b.n	8011ad6 <_printf_float+0x192>
 8011b18:	6823      	ldr	r3, [r4, #0]
 8011b1a:	055a      	lsls	r2, r3, #21
 8011b1c:	d407      	bmi.n	8011b2e <_printf_float+0x1ea>
 8011b1e:	6923      	ldr	r3, [r4, #16]
 8011b20:	4642      	mov	r2, r8
 8011b22:	4631      	mov	r1, r6
 8011b24:	4628      	mov	r0, r5
 8011b26:	47b8      	blx	r7
 8011b28:	3001      	adds	r0, #1
 8011b2a:	d12b      	bne.n	8011b84 <_printf_float+0x240>
 8011b2c:	e767      	b.n	80119fe <_printf_float+0xba>
 8011b2e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8011b32:	f240 80dc 	bls.w	8011cee <_printf_float+0x3aa>
 8011b36:	2200      	movs	r2, #0
 8011b38:	2300      	movs	r3, #0
 8011b3a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011b3e:	f7f6 fefb 	bl	8008938 <__aeabi_dcmpeq>
 8011b42:	2800      	cmp	r0, #0
 8011b44:	d033      	beq.n	8011bae <_printf_float+0x26a>
 8011b46:	2301      	movs	r3, #1
 8011b48:	4a41      	ldr	r2, [pc, #260]	; (8011c50 <_printf_float+0x30c>)
 8011b4a:	4631      	mov	r1, r6
 8011b4c:	4628      	mov	r0, r5
 8011b4e:	47b8      	blx	r7
 8011b50:	3001      	adds	r0, #1
 8011b52:	f43f af54 	beq.w	80119fe <_printf_float+0xba>
 8011b56:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011b5a:	429a      	cmp	r2, r3
 8011b5c:	db02      	blt.n	8011b64 <_printf_float+0x220>
 8011b5e:	6823      	ldr	r3, [r4, #0]
 8011b60:	07d8      	lsls	r0, r3, #31
 8011b62:	d50f      	bpl.n	8011b84 <_printf_float+0x240>
 8011b64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011b68:	4631      	mov	r1, r6
 8011b6a:	4628      	mov	r0, r5
 8011b6c:	47b8      	blx	r7
 8011b6e:	3001      	adds	r0, #1
 8011b70:	f43f af45 	beq.w	80119fe <_printf_float+0xba>
 8011b74:	f04f 0800 	mov.w	r8, #0
 8011b78:	f104 091a 	add.w	r9, r4, #26
 8011b7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011b7e:	3b01      	subs	r3, #1
 8011b80:	4543      	cmp	r3, r8
 8011b82:	dc09      	bgt.n	8011b98 <_printf_float+0x254>
 8011b84:	6823      	ldr	r3, [r4, #0]
 8011b86:	079b      	lsls	r3, r3, #30
 8011b88:	f100 8103 	bmi.w	8011d92 <_printf_float+0x44e>
 8011b8c:	68e0      	ldr	r0, [r4, #12]
 8011b8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011b90:	4298      	cmp	r0, r3
 8011b92:	bfb8      	it	lt
 8011b94:	4618      	movlt	r0, r3
 8011b96:	e734      	b.n	8011a02 <_printf_float+0xbe>
 8011b98:	2301      	movs	r3, #1
 8011b9a:	464a      	mov	r2, r9
 8011b9c:	4631      	mov	r1, r6
 8011b9e:	4628      	mov	r0, r5
 8011ba0:	47b8      	blx	r7
 8011ba2:	3001      	adds	r0, #1
 8011ba4:	f43f af2b 	beq.w	80119fe <_printf_float+0xba>
 8011ba8:	f108 0801 	add.w	r8, r8, #1
 8011bac:	e7e6      	b.n	8011b7c <_printf_float+0x238>
 8011bae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011bb0:	2b00      	cmp	r3, #0
 8011bb2:	dc2b      	bgt.n	8011c0c <_printf_float+0x2c8>
 8011bb4:	2301      	movs	r3, #1
 8011bb6:	4a26      	ldr	r2, [pc, #152]	; (8011c50 <_printf_float+0x30c>)
 8011bb8:	4631      	mov	r1, r6
 8011bba:	4628      	mov	r0, r5
 8011bbc:	47b8      	blx	r7
 8011bbe:	3001      	adds	r0, #1
 8011bc0:	f43f af1d 	beq.w	80119fe <_printf_float+0xba>
 8011bc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011bc6:	b923      	cbnz	r3, 8011bd2 <_printf_float+0x28e>
 8011bc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011bca:	b913      	cbnz	r3, 8011bd2 <_printf_float+0x28e>
 8011bcc:	6823      	ldr	r3, [r4, #0]
 8011bce:	07d9      	lsls	r1, r3, #31
 8011bd0:	d5d8      	bpl.n	8011b84 <_printf_float+0x240>
 8011bd2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011bd6:	4631      	mov	r1, r6
 8011bd8:	4628      	mov	r0, r5
 8011bda:	47b8      	blx	r7
 8011bdc:	3001      	adds	r0, #1
 8011bde:	f43f af0e 	beq.w	80119fe <_printf_float+0xba>
 8011be2:	f04f 0900 	mov.w	r9, #0
 8011be6:	f104 0a1a 	add.w	sl, r4, #26
 8011bea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011bec:	425b      	negs	r3, r3
 8011bee:	454b      	cmp	r3, r9
 8011bf0:	dc01      	bgt.n	8011bf6 <_printf_float+0x2b2>
 8011bf2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011bf4:	e794      	b.n	8011b20 <_printf_float+0x1dc>
 8011bf6:	2301      	movs	r3, #1
 8011bf8:	4652      	mov	r2, sl
 8011bfa:	4631      	mov	r1, r6
 8011bfc:	4628      	mov	r0, r5
 8011bfe:	47b8      	blx	r7
 8011c00:	3001      	adds	r0, #1
 8011c02:	f43f aefc 	beq.w	80119fe <_printf_float+0xba>
 8011c06:	f109 0901 	add.w	r9, r9, #1
 8011c0a:	e7ee      	b.n	8011bea <_printf_float+0x2a6>
 8011c0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011c0e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011c10:	429a      	cmp	r2, r3
 8011c12:	bfa8      	it	ge
 8011c14:	461a      	movge	r2, r3
 8011c16:	2a00      	cmp	r2, #0
 8011c18:	4691      	mov	r9, r2
 8011c1a:	dd07      	ble.n	8011c2c <_printf_float+0x2e8>
 8011c1c:	4613      	mov	r3, r2
 8011c1e:	4631      	mov	r1, r6
 8011c20:	4642      	mov	r2, r8
 8011c22:	4628      	mov	r0, r5
 8011c24:	47b8      	blx	r7
 8011c26:	3001      	adds	r0, #1
 8011c28:	f43f aee9 	beq.w	80119fe <_printf_float+0xba>
 8011c2c:	f104 031a 	add.w	r3, r4, #26
 8011c30:	f04f 0b00 	mov.w	fp, #0
 8011c34:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011c38:	9306      	str	r3, [sp, #24]
 8011c3a:	e015      	b.n	8011c68 <_printf_float+0x324>
 8011c3c:	7fefffff 	.word	0x7fefffff
 8011c40:	08016595 	.word	0x08016595
 8011c44:	08016591 	.word	0x08016591
 8011c48:	0801659d 	.word	0x0801659d
 8011c4c:	08016599 	.word	0x08016599
 8011c50:	080165de 	.word	0x080165de
 8011c54:	2301      	movs	r3, #1
 8011c56:	9a06      	ldr	r2, [sp, #24]
 8011c58:	4631      	mov	r1, r6
 8011c5a:	4628      	mov	r0, r5
 8011c5c:	47b8      	blx	r7
 8011c5e:	3001      	adds	r0, #1
 8011c60:	f43f aecd 	beq.w	80119fe <_printf_float+0xba>
 8011c64:	f10b 0b01 	add.w	fp, fp, #1
 8011c68:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8011c6c:	ebaa 0309 	sub.w	r3, sl, r9
 8011c70:	455b      	cmp	r3, fp
 8011c72:	dcef      	bgt.n	8011c54 <_printf_float+0x310>
 8011c74:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011c78:	429a      	cmp	r2, r3
 8011c7a:	44d0      	add	r8, sl
 8011c7c:	db15      	blt.n	8011caa <_printf_float+0x366>
 8011c7e:	6823      	ldr	r3, [r4, #0]
 8011c80:	07da      	lsls	r2, r3, #31
 8011c82:	d412      	bmi.n	8011caa <_printf_float+0x366>
 8011c84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011c86:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011c88:	eba3 020a 	sub.w	r2, r3, sl
 8011c8c:	eba3 0a01 	sub.w	sl, r3, r1
 8011c90:	4592      	cmp	sl, r2
 8011c92:	bfa8      	it	ge
 8011c94:	4692      	movge	sl, r2
 8011c96:	f1ba 0f00 	cmp.w	sl, #0
 8011c9a:	dc0e      	bgt.n	8011cba <_printf_float+0x376>
 8011c9c:	f04f 0800 	mov.w	r8, #0
 8011ca0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011ca4:	f104 091a 	add.w	r9, r4, #26
 8011ca8:	e019      	b.n	8011cde <_printf_float+0x39a>
 8011caa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011cae:	4631      	mov	r1, r6
 8011cb0:	4628      	mov	r0, r5
 8011cb2:	47b8      	blx	r7
 8011cb4:	3001      	adds	r0, #1
 8011cb6:	d1e5      	bne.n	8011c84 <_printf_float+0x340>
 8011cb8:	e6a1      	b.n	80119fe <_printf_float+0xba>
 8011cba:	4653      	mov	r3, sl
 8011cbc:	4642      	mov	r2, r8
 8011cbe:	4631      	mov	r1, r6
 8011cc0:	4628      	mov	r0, r5
 8011cc2:	47b8      	blx	r7
 8011cc4:	3001      	adds	r0, #1
 8011cc6:	d1e9      	bne.n	8011c9c <_printf_float+0x358>
 8011cc8:	e699      	b.n	80119fe <_printf_float+0xba>
 8011cca:	2301      	movs	r3, #1
 8011ccc:	464a      	mov	r2, r9
 8011cce:	4631      	mov	r1, r6
 8011cd0:	4628      	mov	r0, r5
 8011cd2:	47b8      	blx	r7
 8011cd4:	3001      	adds	r0, #1
 8011cd6:	f43f ae92 	beq.w	80119fe <_printf_float+0xba>
 8011cda:	f108 0801 	add.w	r8, r8, #1
 8011cde:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011ce2:	1a9b      	subs	r3, r3, r2
 8011ce4:	eba3 030a 	sub.w	r3, r3, sl
 8011ce8:	4543      	cmp	r3, r8
 8011cea:	dcee      	bgt.n	8011cca <_printf_float+0x386>
 8011cec:	e74a      	b.n	8011b84 <_printf_float+0x240>
 8011cee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011cf0:	2a01      	cmp	r2, #1
 8011cf2:	dc01      	bgt.n	8011cf8 <_printf_float+0x3b4>
 8011cf4:	07db      	lsls	r3, r3, #31
 8011cf6:	d53a      	bpl.n	8011d6e <_printf_float+0x42a>
 8011cf8:	2301      	movs	r3, #1
 8011cfa:	4642      	mov	r2, r8
 8011cfc:	4631      	mov	r1, r6
 8011cfe:	4628      	mov	r0, r5
 8011d00:	47b8      	blx	r7
 8011d02:	3001      	adds	r0, #1
 8011d04:	f43f ae7b 	beq.w	80119fe <_printf_float+0xba>
 8011d08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011d0c:	4631      	mov	r1, r6
 8011d0e:	4628      	mov	r0, r5
 8011d10:	47b8      	blx	r7
 8011d12:	3001      	adds	r0, #1
 8011d14:	f108 0801 	add.w	r8, r8, #1
 8011d18:	f43f ae71 	beq.w	80119fe <_printf_float+0xba>
 8011d1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011d1e:	2200      	movs	r2, #0
 8011d20:	f103 3aff 	add.w	sl, r3, #4294967295
 8011d24:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011d28:	2300      	movs	r3, #0
 8011d2a:	f7f6 fe05 	bl	8008938 <__aeabi_dcmpeq>
 8011d2e:	b9c8      	cbnz	r0, 8011d64 <_printf_float+0x420>
 8011d30:	4653      	mov	r3, sl
 8011d32:	4642      	mov	r2, r8
 8011d34:	4631      	mov	r1, r6
 8011d36:	4628      	mov	r0, r5
 8011d38:	47b8      	blx	r7
 8011d3a:	3001      	adds	r0, #1
 8011d3c:	d10e      	bne.n	8011d5c <_printf_float+0x418>
 8011d3e:	e65e      	b.n	80119fe <_printf_float+0xba>
 8011d40:	2301      	movs	r3, #1
 8011d42:	4652      	mov	r2, sl
 8011d44:	4631      	mov	r1, r6
 8011d46:	4628      	mov	r0, r5
 8011d48:	47b8      	blx	r7
 8011d4a:	3001      	adds	r0, #1
 8011d4c:	f43f ae57 	beq.w	80119fe <_printf_float+0xba>
 8011d50:	f108 0801 	add.w	r8, r8, #1
 8011d54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011d56:	3b01      	subs	r3, #1
 8011d58:	4543      	cmp	r3, r8
 8011d5a:	dcf1      	bgt.n	8011d40 <_printf_float+0x3fc>
 8011d5c:	464b      	mov	r3, r9
 8011d5e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8011d62:	e6de      	b.n	8011b22 <_printf_float+0x1de>
 8011d64:	f04f 0800 	mov.w	r8, #0
 8011d68:	f104 0a1a 	add.w	sl, r4, #26
 8011d6c:	e7f2      	b.n	8011d54 <_printf_float+0x410>
 8011d6e:	2301      	movs	r3, #1
 8011d70:	e7df      	b.n	8011d32 <_printf_float+0x3ee>
 8011d72:	2301      	movs	r3, #1
 8011d74:	464a      	mov	r2, r9
 8011d76:	4631      	mov	r1, r6
 8011d78:	4628      	mov	r0, r5
 8011d7a:	47b8      	blx	r7
 8011d7c:	3001      	adds	r0, #1
 8011d7e:	f43f ae3e 	beq.w	80119fe <_printf_float+0xba>
 8011d82:	f108 0801 	add.w	r8, r8, #1
 8011d86:	68e3      	ldr	r3, [r4, #12]
 8011d88:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8011d8a:	1a9b      	subs	r3, r3, r2
 8011d8c:	4543      	cmp	r3, r8
 8011d8e:	dcf0      	bgt.n	8011d72 <_printf_float+0x42e>
 8011d90:	e6fc      	b.n	8011b8c <_printf_float+0x248>
 8011d92:	f04f 0800 	mov.w	r8, #0
 8011d96:	f104 0919 	add.w	r9, r4, #25
 8011d9a:	e7f4      	b.n	8011d86 <_printf_float+0x442>
 8011d9c:	2900      	cmp	r1, #0
 8011d9e:	f43f ae8b 	beq.w	8011ab8 <_printf_float+0x174>
 8011da2:	2300      	movs	r3, #0
 8011da4:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8011da8:	ab09      	add	r3, sp, #36	; 0x24
 8011daa:	9300      	str	r3, [sp, #0]
 8011dac:	ec49 8b10 	vmov	d0, r8, r9
 8011db0:	6022      	str	r2, [r4, #0]
 8011db2:	f8cd a004 	str.w	sl, [sp, #4]
 8011db6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8011dba:	4628      	mov	r0, r5
 8011dbc:	f7ff fd2e 	bl	801181c <__cvt>
 8011dc0:	4680      	mov	r8, r0
 8011dc2:	e648      	b.n	8011a56 <_printf_float+0x112>

08011dc4 <_printf_common>:
 8011dc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011dc8:	4691      	mov	r9, r2
 8011dca:	461f      	mov	r7, r3
 8011dcc:	688a      	ldr	r2, [r1, #8]
 8011dce:	690b      	ldr	r3, [r1, #16]
 8011dd0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011dd4:	4293      	cmp	r3, r2
 8011dd6:	bfb8      	it	lt
 8011dd8:	4613      	movlt	r3, r2
 8011dda:	f8c9 3000 	str.w	r3, [r9]
 8011dde:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011de2:	4606      	mov	r6, r0
 8011de4:	460c      	mov	r4, r1
 8011de6:	b112      	cbz	r2, 8011dee <_printf_common+0x2a>
 8011de8:	3301      	adds	r3, #1
 8011dea:	f8c9 3000 	str.w	r3, [r9]
 8011dee:	6823      	ldr	r3, [r4, #0]
 8011df0:	0699      	lsls	r1, r3, #26
 8011df2:	bf42      	ittt	mi
 8011df4:	f8d9 3000 	ldrmi.w	r3, [r9]
 8011df8:	3302      	addmi	r3, #2
 8011dfa:	f8c9 3000 	strmi.w	r3, [r9]
 8011dfe:	6825      	ldr	r5, [r4, #0]
 8011e00:	f015 0506 	ands.w	r5, r5, #6
 8011e04:	d107      	bne.n	8011e16 <_printf_common+0x52>
 8011e06:	f104 0a19 	add.w	sl, r4, #25
 8011e0a:	68e3      	ldr	r3, [r4, #12]
 8011e0c:	f8d9 2000 	ldr.w	r2, [r9]
 8011e10:	1a9b      	subs	r3, r3, r2
 8011e12:	42ab      	cmp	r3, r5
 8011e14:	dc28      	bgt.n	8011e68 <_printf_common+0xa4>
 8011e16:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8011e1a:	6822      	ldr	r2, [r4, #0]
 8011e1c:	3300      	adds	r3, #0
 8011e1e:	bf18      	it	ne
 8011e20:	2301      	movne	r3, #1
 8011e22:	0692      	lsls	r2, r2, #26
 8011e24:	d42d      	bmi.n	8011e82 <_printf_common+0xbe>
 8011e26:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011e2a:	4639      	mov	r1, r7
 8011e2c:	4630      	mov	r0, r6
 8011e2e:	47c0      	blx	r8
 8011e30:	3001      	adds	r0, #1
 8011e32:	d020      	beq.n	8011e76 <_printf_common+0xb2>
 8011e34:	6823      	ldr	r3, [r4, #0]
 8011e36:	68e5      	ldr	r5, [r4, #12]
 8011e38:	f8d9 2000 	ldr.w	r2, [r9]
 8011e3c:	f003 0306 	and.w	r3, r3, #6
 8011e40:	2b04      	cmp	r3, #4
 8011e42:	bf08      	it	eq
 8011e44:	1aad      	subeq	r5, r5, r2
 8011e46:	68a3      	ldr	r3, [r4, #8]
 8011e48:	6922      	ldr	r2, [r4, #16]
 8011e4a:	bf0c      	ite	eq
 8011e4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011e50:	2500      	movne	r5, #0
 8011e52:	4293      	cmp	r3, r2
 8011e54:	bfc4      	itt	gt
 8011e56:	1a9b      	subgt	r3, r3, r2
 8011e58:	18ed      	addgt	r5, r5, r3
 8011e5a:	f04f 0900 	mov.w	r9, #0
 8011e5e:	341a      	adds	r4, #26
 8011e60:	454d      	cmp	r5, r9
 8011e62:	d11a      	bne.n	8011e9a <_printf_common+0xd6>
 8011e64:	2000      	movs	r0, #0
 8011e66:	e008      	b.n	8011e7a <_printf_common+0xb6>
 8011e68:	2301      	movs	r3, #1
 8011e6a:	4652      	mov	r2, sl
 8011e6c:	4639      	mov	r1, r7
 8011e6e:	4630      	mov	r0, r6
 8011e70:	47c0      	blx	r8
 8011e72:	3001      	adds	r0, #1
 8011e74:	d103      	bne.n	8011e7e <_printf_common+0xba>
 8011e76:	f04f 30ff 	mov.w	r0, #4294967295
 8011e7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011e7e:	3501      	adds	r5, #1
 8011e80:	e7c3      	b.n	8011e0a <_printf_common+0x46>
 8011e82:	18e1      	adds	r1, r4, r3
 8011e84:	1c5a      	adds	r2, r3, #1
 8011e86:	2030      	movs	r0, #48	; 0x30
 8011e88:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011e8c:	4422      	add	r2, r4
 8011e8e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011e92:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011e96:	3302      	adds	r3, #2
 8011e98:	e7c5      	b.n	8011e26 <_printf_common+0x62>
 8011e9a:	2301      	movs	r3, #1
 8011e9c:	4622      	mov	r2, r4
 8011e9e:	4639      	mov	r1, r7
 8011ea0:	4630      	mov	r0, r6
 8011ea2:	47c0      	blx	r8
 8011ea4:	3001      	adds	r0, #1
 8011ea6:	d0e6      	beq.n	8011e76 <_printf_common+0xb2>
 8011ea8:	f109 0901 	add.w	r9, r9, #1
 8011eac:	e7d8      	b.n	8011e60 <_printf_common+0x9c>
	...

08011eb0 <_printf_i>:
 8011eb0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011eb4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8011eb8:	460c      	mov	r4, r1
 8011eba:	7e09      	ldrb	r1, [r1, #24]
 8011ebc:	b085      	sub	sp, #20
 8011ebe:	296e      	cmp	r1, #110	; 0x6e
 8011ec0:	4617      	mov	r7, r2
 8011ec2:	4606      	mov	r6, r0
 8011ec4:	4698      	mov	r8, r3
 8011ec6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011ec8:	f000 80b3 	beq.w	8012032 <_printf_i+0x182>
 8011ecc:	d822      	bhi.n	8011f14 <_printf_i+0x64>
 8011ece:	2963      	cmp	r1, #99	; 0x63
 8011ed0:	d036      	beq.n	8011f40 <_printf_i+0x90>
 8011ed2:	d80a      	bhi.n	8011eea <_printf_i+0x3a>
 8011ed4:	2900      	cmp	r1, #0
 8011ed6:	f000 80b9 	beq.w	801204c <_printf_i+0x19c>
 8011eda:	2958      	cmp	r1, #88	; 0x58
 8011edc:	f000 8083 	beq.w	8011fe6 <_printf_i+0x136>
 8011ee0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011ee4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8011ee8:	e032      	b.n	8011f50 <_printf_i+0xa0>
 8011eea:	2964      	cmp	r1, #100	; 0x64
 8011eec:	d001      	beq.n	8011ef2 <_printf_i+0x42>
 8011eee:	2969      	cmp	r1, #105	; 0x69
 8011ef0:	d1f6      	bne.n	8011ee0 <_printf_i+0x30>
 8011ef2:	6820      	ldr	r0, [r4, #0]
 8011ef4:	6813      	ldr	r3, [r2, #0]
 8011ef6:	0605      	lsls	r5, r0, #24
 8011ef8:	f103 0104 	add.w	r1, r3, #4
 8011efc:	d52a      	bpl.n	8011f54 <_printf_i+0xa4>
 8011efe:	681b      	ldr	r3, [r3, #0]
 8011f00:	6011      	str	r1, [r2, #0]
 8011f02:	2b00      	cmp	r3, #0
 8011f04:	da03      	bge.n	8011f0e <_printf_i+0x5e>
 8011f06:	222d      	movs	r2, #45	; 0x2d
 8011f08:	425b      	negs	r3, r3
 8011f0a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8011f0e:	486f      	ldr	r0, [pc, #444]	; (80120cc <_printf_i+0x21c>)
 8011f10:	220a      	movs	r2, #10
 8011f12:	e039      	b.n	8011f88 <_printf_i+0xd8>
 8011f14:	2973      	cmp	r1, #115	; 0x73
 8011f16:	f000 809d 	beq.w	8012054 <_printf_i+0x1a4>
 8011f1a:	d808      	bhi.n	8011f2e <_printf_i+0x7e>
 8011f1c:	296f      	cmp	r1, #111	; 0x6f
 8011f1e:	d020      	beq.n	8011f62 <_printf_i+0xb2>
 8011f20:	2970      	cmp	r1, #112	; 0x70
 8011f22:	d1dd      	bne.n	8011ee0 <_printf_i+0x30>
 8011f24:	6823      	ldr	r3, [r4, #0]
 8011f26:	f043 0320 	orr.w	r3, r3, #32
 8011f2a:	6023      	str	r3, [r4, #0]
 8011f2c:	e003      	b.n	8011f36 <_printf_i+0x86>
 8011f2e:	2975      	cmp	r1, #117	; 0x75
 8011f30:	d017      	beq.n	8011f62 <_printf_i+0xb2>
 8011f32:	2978      	cmp	r1, #120	; 0x78
 8011f34:	d1d4      	bne.n	8011ee0 <_printf_i+0x30>
 8011f36:	2378      	movs	r3, #120	; 0x78
 8011f38:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011f3c:	4864      	ldr	r0, [pc, #400]	; (80120d0 <_printf_i+0x220>)
 8011f3e:	e055      	b.n	8011fec <_printf_i+0x13c>
 8011f40:	6813      	ldr	r3, [r2, #0]
 8011f42:	1d19      	adds	r1, r3, #4
 8011f44:	681b      	ldr	r3, [r3, #0]
 8011f46:	6011      	str	r1, [r2, #0]
 8011f48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011f4c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011f50:	2301      	movs	r3, #1
 8011f52:	e08c      	b.n	801206e <_printf_i+0x1be>
 8011f54:	681b      	ldr	r3, [r3, #0]
 8011f56:	6011      	str	r1, [r2, #0]
 8011f58:	f010 0f40 	tst.w	r0, #64	; 0x40
 8011f5c:	bf18      	it	ne
 8011f5e:	b21b      	sxthne	r3, r3
 8011f60:	e7cf      	b.n	8011f02 <_printf_i+0x52>
 8011f62:	6813      	ldr	r3, [r2, #0]
 8011f64:	6825      	ldr	r5, [r4, #0]
 8011f66:	1d18      	adds	r0, r3, #4
 8011f68:	6010      	str	r0, [r2, #0]
 8011f6a:	0628      	lsls	r0, r5, #24
 8011f6c:	d501      	bpl.n	8011f72 <_printf_i+0xc2>
 8011f6e:	681b      	ldr	r3, [r3, #0]
 8011f70:	e002      	b.n	8011f78 <_printf_i+0xc8>
 8011f72:	0668      	lsls	r0, r5, #25
 8011f74:	d5fb      	bpl.n	8011f6e <_printf_i+0xbe>
 8011f76:	881b      	ldrh	r3, [r3, #0]
 8011f78:	4854      	ldr	r0, [pc, #336]	; (80120cc <_printf_i+0x21c>)
 8011f7a:	296f      	cmp	r1, #111	; 0x6f
 8011f7c:	bf14      	ite	ne
 8011f7e:	220a      	movne	r2, #10
 8011f80:	2208      	moveq	r2, #8
 8011f82:	2100      	movs	r1, #0
 8011f84:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011f88:	6865      	ldr	r5, [r4, #4]
 8011f8a:	60a5      	str	r5, [r4, #8]
 8011f8c:	2d00      	cmp	r5, #0
 8011f8e:	f2c0 8095 	blt.w	80120bc <_printf_i+0x20c>
 8011f92:	6821      	ldr	r1, [r4, #0]
 8011f94:	f021 0104 	bic.w	r1, r1, #4
 8011f98:	6021      	str	r1, [r4, #0]
 8011f9a:	2b00      	cmp	r3, #0
 8011f9c:	d13d      	bne.n	801201a <_printf_i+0x16a>
 8011f9e:	2d00      	cmp	r5, #0
 8011fa0:	f040 808e 	bne.w	80120c0 <_printf_i+0x210>
 8011fa4:	4665      	mov	r5, ip
 8011fa6:	2a08      	cmp	r2, #8
 8011fa8:	d10b      	bne.n	8011fc2 <_printf_i+0x112>
 8011faa:	6823      	ldr	r3, [r4, #0]
 8011fac:	07db      	lsls	r3, r3, #31
 8011fae:	d508      	bpl.n	8011fc2 <_printf_i+0x112>
 8011fb0:	6923      	ldr	r3, [r4, #16]
 8011fb2:	6862      	ldr	r2, [r4, #4]
 8011fb4:	429a      	cmp	r2, r3
 8011fb6:	bfde      	ittt	le
 8011fb8:	2330      	movle	r3, #48	; 0x30
 8011fba:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011fbe:	f105 35ff 	addle.w	r5, r5, #4294967295
 8011fc2:	ebac 0305 	sub.w	r3, ip, r5
 8011fc6:	6123      	str	r3, [r4, #16]
 8011fc8:	f8cd 8000 	str.w	r8, [sp]
 8011fcc:	463b      	mov	r3, r7
 8011fce:	aa03      	add	r2, sp, #12
 8011fd0:	4621      	mov	r1, r4
 8011fd2:	4630      	mov	r0, r6
 8011fd4:	f7ff fef6 	bl	8011dc4 <_printf_common>
 8011fd8:	3001      	adds	r0, #1
 8011fda:	d14d      	bne.n	8012078 <_printf_i+0x1c8>
 8011fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8011fe0:	b005      	add	sp, #20
 8011fe2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011fe6:	4839      	ldr	r0, [pc, #228]	; (80120cc <_printf_i+0x21c>)
 8011fe8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8011fec:	6813      	ldr	r3, [r2, #0]
 8011fee:	6821      	ldr	r1, [r4, #0]
 8011ff0:	1d1d      	adds	r5, r3, #4
 8011ff2:	681b      	ldr	r3, [r3, #0]
 8011ff4:	6015      	str	r5, [r2, #0]
 8011ff6:	060a      	lsls	r2, r1, #24
 8011ff8:	d50b      	bpl.n	8012012 <_printf_i+0x162>
 8011ffa:	07ca      	lsls	r2, r1, #31
 8011ffc:	bf44      	itt	mi
 8011ffe:	f041 0120 	orrmi.w	r1, r1, #32
 8012002:	6021      	strmi	r1, [r4, #0]
 8012004:	b91b      	cbnz	r3, 801200e <_printf_i+0x15e>
 8012006:	6822      	ldr	r2, [r4, #0]
 8012008:	f022 0220 	bic.w	r2, r2, #32
 801200c:	6022      	str	r2, [r4, #0]
 801200e:	2210      	movs	r2, #16
 8012010:	e7b7      	b.n	8011f82 <_printf_i+0xd2>
 8012012:	064d      	lsls	r5, r1, #25
 8012014:	bf48      	it	mi
 8012016:	b29b      	uxthmi	r3, r3
 8012018:	e7ef      	b.n	8011ffa <_printf_i+0x14a>
 801201a:	4665      	mov	r5, ip
 801201c:	fbb3 f1f2 	udiv	r1, r3, r2
 8012020:	fb02 3311 	mls	r3, r2, r1, r3
 8012024:	5cc3      	ldrb	r3, [r0, r3]
 8012026:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801202a:	460b      	mov	r3, r1
 801202c:	2900      	cmp	r1, #0
 801202e:	d1f5      	bne.n	801201c <_printf_i+0x16c>
 8012030:	e7b9      	b.n	8011fa6 <_printf_i+0xf6>
 8012032:	6813      	ldr	r3, [r2, #0]
 8012034:	6825      	ldr	r5, [r4, #0]
 8012036:	6961      	ldr	r1, [r4, #20]
 8012038:	1d18      	adds	r0, r3, #4
 801203a:	6010      	str	r0, [r2, #0]
 801203c:	0628      	lsls	r0, r5, #24
 801203e:	681b      	ldr	r3, [r3, #0]
 8012040:	d501      	bpl.n	8012046 <_printf_i+0x196>
 8012042:	6019      	str	r1, [r3, #0]
 8012044:	e002      	b.n	801204c <_printf_i+0x19c>
 8012046:	066a      	lsls	r2, r5, #25
 8012048:	d5fb      	bpl.n	8012042 <_printf_i+0x192>
 801204a:	8019      	strh	r1, [r3, #0]
 801204c:	2300      	movs	r3, #0
 801204e:	6123      	str	r3, [r4, #16]
 8012050:	4665      	mov	r5, ip
 8012052:	e7b9      	b.n	8011fc8 <_printf_i+0x118>
 8012054:	6813      	ldr	r3, [r2, #0]
 8012056:	1d19      	adds	r1, r3, #4
 8012058:	6011      	str	r1, [r2, #0]
 801205a:	681d      	ldr	r5, [r3, #0]
 801205c:	6862      	ldr	r2, [r4, #4]
 801205e:	2100      	movs	r1, #0
 8012060:	4628      	mov	r0, r5
 8012062:	f7f5 fff5 	bl	8008050 <memchr>
 8012066:	b108      	cbz	r0, 801206c <_printf_i+0x1bc>
 8012068:	1b40      	subs	r0, r0, r5
 801206a:	6060      	str	r0, [r4, #4]
 801206c:	6863      	ldr	r3, [r4, #4]
 801206e:	6123      	str	r3, [r4, #16]
 8012070:	2300      	movs	r3, #0
 8012072:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012076:	e7a7      	b.n	8011fc8 <_printf_i+0x118>
 8012078:	6923      	ldr	r3, [r4, #16]
 801207a:	462a      	mov	r2, r5
 801207c:	4639      	mov	r1, r7
 801207e:	4630      	mov	r0, r6
 8012080:	47c0      	blx	r8
 8012082:	3001      	adds	r0, #1
 8012084:	d0aa      	beq.n	8011fdc <_printf_i+0x12c>
 8012086:	6823      	ldr	r3, [r4, #0]
 8012088:	079b      	lsls	r3, r3, #30
 801208a:	d413      	bmi.n	80120b4 <_printf_i+0x204>
 801208c:	68e0      	ldr	r0, [r4, #12]
 801208e:	9b03      	ldr	r3, [sp, #12]
 8012090:	4298      	cmp	r0, r3
 8012092:	bfb8      	it	lt
 8012094:	4618      	movlt	r0, r3
 8012096:	e7a3      	b.n	8011fe0 <_printf_i+0x130>
 8012098:	2301      	movs	r3, #1
 801209a:	464a      	mov	r2, r9
 801209c:	4639      	mov	r1, r7
 801209e:	4630      	mov	r0, r6
 80120a0:	47c0      	blx	r8
 80120a2:	3001      	adds	r0, #1
 80120a4:	d09a      	beq.n	8011fdc <_printf_i+0x12c>
 80120a6:	3501      	adds	r5, #1
 80120a8:	68e3      	ldr	r3, [r4, #12]
 80120aa:	9a03      	ldr	r2, [sp, #12]
 80120ac:	1a9b      	subs	r3, r3, r2
 80120ae:	42ab      	cmp	r3, r5
 80120b0:	dcf2      	bgt.n	8012098 <_printf_i+0x1e8>
 80120b2:	e7eb      	b.n	801208c <_printf_i+0x1dc>
 80120b4:	2500      	movs	r5, #0
 80120b6:	f104 0919 	add.w	r9, r4, #25
 80120ba:	e7f5      	b.n	80120a8 <_printf_i+0x1f8>
 80120bc:	2b00      	cmp	r3, #0
 80120be:	d1ac      	bne.n	801201a <_printf_i+0x16a>
 80120c0:	7803      	ldrb	r3, [r0, #0]
 80120c2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80120c6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80120ca:	e76c      	b.n	8011fa6 <_printf_i+0xf6>
 80120cc:	080165a1 	.word	0x080165a1
 80120d0:	080165b2 	.word	0x080165b2

080120d4 <__svfiscanf_r>:
 80120d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80120d8:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 80120dc:	460c      	mov	r4, r1
 80120de:	2100      	movs	r1, #0
 80120e0:	9144      	str	r1, [sp, #272]	; 0x110
 80120e2:	9145      	str	r1, [sp, #276]	; 0x114
 80120e4:	499f      	ldr	r1, [pc, #636]	; (8012364 <__svfiscanf_r+0x290>)
 80120e6:	91a0      	str	r1, [sp, #640]	; 0x280
 80120e8:	f10d 0804 	add.w	r8, sp, #4
 80120ec:	499e      	ldr	r1, [pc, #632]	; (8012368 <__svfiscanf_r+0x294>)
 80120ee:	f8df 927c 	ldr.w	r9, [pc, #636]	; 801236c <__svfiscanf_r+0x298>
 80120f2:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80120f6:	4606      	mov	r6, r0
 80120f8:	4692      	mov	sl, r2
 80120fa:	91a1      	str	r1, [sp, #644]	; 0x284
 80120fc:	9300      	str	r3, [sp, #0]
 80120fe:	270a      	movs	r7, #10
 8012100:	f89a 3000 	ldrb.w	r3, [sl]
 8012104:	2b00      	cmp	r3, #0
 8012106:	f000 812a 	beq.w	801235e <__svfiscanf_r+0x28a>
 801210a:	4655      	mov	r5, sl
 801210c:	f003 f98c 	bl	8015428 <__locale_ctype_ptr>
 8012110:	f815 bb01 	ldrb.w	fp, [r5], #1
 8012114:	4458      	add	r0, fp
 8012116:	7843      	ldrb	r3, [r0, #1]
 8012118:	f013 0308 	ands.w	r3, r3, #8
 801211c:	d01c      	beq.n	8012158 <__svfiscanf_r+0x84>
 801211e:	6863      	ldr	r3, [r4, #4]
 8012120:	2b00      	cmp	r3, #0
 8012122:	dd12      	ble.n	801214a <__svfiscanf_r+0x76>
 8012124:	f003 f980 	bl	8015428 <__locale_ctype_ptr>
 8012128:	6823      	ldr	r3, [r4, #0]
 801212a:	781a      	ldrb	r2, [r3, #0]
 801212c:	4410      	add	r0, r2
 801212e:	7842      	ldrb	r2, [r0, #1]
 8012130:	0712      	lsls	r2, r2, #28
 8012132:	d401      	bmi.n	8012138 <__svfiscanf_r+0x64>
 8012134:	46aa      	mov	sl, r5
 8012136:	e7e3      	b.n	8012100 <__svfiscanf_r+0x2c>
 8012138:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801213a:	3201      	adds	r2, #1
 801213c:	9245      	str	r2, [sp, #276]	; 0x114
 801213e:	6862      	ldr	r2, [r4, #4]
 8012140:	3301      	adds	r3, #1
 8012142:	3a01      	subs	r2, #1
 8012144:	6062      	str	r2, [r4, #4]
 8012146:	6023      	str	r3, [r4, #0]
 8012148:	e7e9      	b.n	801211e <__svfiscanf_r+0x4a>
 801214a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801214c:	4621      	mov	r1, r4
 801214e:	4630      	mov	r0, r6
 8012150:	4798      	blx	r3
 8012152:	2800      	cmp	r0, #0
 8012154:	d0e6      	beq.n	8012124 <__svfiscanf_r+0x50>
 8012156:	e7ed      	b.n	8012134 <__svfiscanf_r+0x60>
 8012158:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 801215c:	f040 8082 	bne.w	8012264 <__svfiscanf_r+0x190>
 8012160:	9343      	str	r3, [sp, #268]	; 0x10c
 8012162:	9341      	str	r3, [sp, #260]	; 0x104
 8012164:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8012168:	2b2a      	cmp	r3, #42	; 0x2a
 801216a:	d103      	bne.n	8012174 <__svfiscanf_r+0xa0>
 801216c:	2310      	movs	r3, #16
 801216e:	9341      	str	r3, [sp, #260]	; 0x104
 8012170:	f10a 0502 	add.w	r5, sl, #2
 8012174:	46aa      	mov	sl, r5
 8012176:	f815 1b01 	ldrb.w	r1, [r5], #1
 801217a:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 801217e:	2a09      	cmp	r2, #9
 8012180:	d922      	bls.n	80121c8 <__svfiscanf_r+0xf4>
 8012182:	2203      	movs	r2, #3
 8012184:	4879      	ldr	r0, [pc, #484]	; (801236c <__svfiscanf_r+0x298>)
 8012186:	f7f5 ff63 	bl	8008050 <memchr>
 801218a:	b138      	cbz	r0, 801219c <__svfiscanf_r+0xc8>
 801218c:	eba0 0309 	sub.w	r3, r0, r9
 8012190:	2001      	movs	r0, #1
 8012192:	4098      	lsls	r0, r3
 8012194:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8012196:	4318      	orrs	r0, r3
 8012198:	9041      	str	r0, [sp, #260]	; 0x104
 801219a:	46aa      	mov	sl, r5
 801219c:	f89a 3000 	ldrb.w	r3, [sl]
 80121a0:	2b67      	cmp	r3, #103	; 0x67
 80121a2:	f10a 0501 	add.w	r5, sl, #1
 80121a6:	d82b      	bhi.n	8012200 <__svfiscanf_r+0x12c>
 80121a8:	2b65      	cmp	r3, #101	; 0x65
 80121aa:	f080 809f 	bcs.w	80122ec <__svfiscanf_r+0x218>
 80121ae:	2b47      	cmp	r3, #71	; 0x47
 80121b0:	d810      	bhi.n	80121d4 <__svfiscanf_r+0x100>
 80121b2:	2b45      	cmp	r3, #69	; 0x45
 80121b4:	f080 809a 	bcs.w	80122ec <__svfiscanf_r+0x218>
 80121b8:	2b00      	cmp	r3, #0
 80121ba:	d06c      	beq.n	8012296 <__svfiscanf_r+0x1c2>
 80121bc:	2b25      	cmp	r3, #37	; 0x25
 80121be:	d051      	beq.n	8012264 <__svfiscanf_r+0x190>
 80121c0:	2303      	movs	r3, #3
 80121c2:	9347      	str	r3, [sp, #284]	; 0x11c
 80121c4:	9742      	str	r7, [sp, #264]	; 0x108
 80121c6:	e027      	b.n	8012218 <__svfiscanf_r+0x144>
 80121c8:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80121ca:	fb07 1303 	mla	r3, r7, r3, r1
 80121ce:	3b30      	subs	r3, #48	; 0x30
 80121d0:	9343      	str	r3, [sp, #268]	; 0x10c
 80121d2:	e7cf      	b.n	8012174 <__svfiscanf_r+0xa0>
 80121d4:	2b5b      	cmp	r3, #91	; 0x5b
 80121d6:	d06a      	beq.n	80122ae <__svfiscanf_r+0x1da>
 80121d8:	d80c      	bhi.n	80121f4 <__svfiscanf_r+0x120>
 80121da:	2b58      	cmp	r3, #88	; 0x58
 80121dc:	d1f0      	bne.n	80121c0 <__svfiscanf_r+0xec>
 80121de:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80121e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80121e4:	9241      	str	r2, [sp, #260]	; 0x104
 80121e6:	2210      	movs	r2, #16
 80121e8:	9242      	str	r2, [sp, #264]	; 0x108
 80121ea:	2b6e      	cmp	r3, #110	; 0x6e
 80121ec:	bf8c      	ite	hi
 80121ee:	2304      	movhi	r3, #4
 80121f0:	2303      	movls	r3, #3
 80121f2:	e010      	b.n	8012216 <__svfiscanf_r+0x142>
 80121f4:	2b63      	cmp	r3, #99	; 0x63
 80121f6:	d065      	beq.n	80122c4 <__svfiscanf_r+0x1f0>
 80121f8:	2b64      	cmp	r3, #100	; 0x64
 80121fa:	d1e1      	bne.n	80121c0 <__svfiscanf_r+0xec>
 80121fc:	9742      	str	r7, [sp, #264]	; 0x108
 80121fe:	e7f4      	b.n	80121ea <__svfiscanf_r+0x116>
 8012200:	2b70      	cmp	r3, #112	; 0x70
 8012202:	d04b      	beq.n	801229c <__svfiscanf_r+0x1c8>
 8012204:	d826      	bhi.n	8012254 <__svfiscanf_r+0x180>
 8012206:	2b6e      	cmp	r3, #110	; 0x6e
 8012208:	d062      	beq.n	80122d0 <__svfiscanf_r+0x1fc>
 801220a:	d84c      	bhi.n	80122a6 <__svfiscanf_r+0x1d2>
 801220c:	2b69      	cmp	r3, #105	; 0x69
 801220e:	d1d7      	bne.n	80121c0 <__svfiscanf_r+0xec>
 8012210:	2300      	movs	r3, #0
 8012212:	9342      	str	r3, [sp, #264]	; 0x108
 8012214:	2303      	movs	r3, #3
 8012216:	9347      	str	r3, [sp, #284]	; 0x11c
 8012218:	6863      	ldr	r3, [r4, #4]
 801221a:	2b00      	cmp	r3, #0
 801221c:	dd68      	ble.n	80122f0 <__svfiscanf_r+0x21c>
 801221e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8012220:	0659      	lsls	r1, r3, #25
 8012222:	d407      	bmi.n	8012234 <__svfiscanf_r+0x160>
 8012224:	f003 f900 	bl	8015428 <__locale_ctype_ptr>
 8012228:	6823      	ldr	r3, [r4, #0]
 801222a:	781a      	ldrb	r2, [r3, #0]
 801222c:	4410      	add	r0, r2
 801222e:	7842      	ldrb	r2, [r0, #1]
 8012230:	0712      	lsls	r2, r2, #28
 8012232:	d464      	bmi.n	80122fe <__svfiscanf_r+0x22a>
 8012234:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8012236:	2b02      	cmp	r3, #2
 8012238:	dc73      	bgt.n	8012322 <__svfiscanf_r+0x24e>
 801223a:	466b      	mov	r3, sp
 801223c:	4622      	mov	r2, r4
 801223e:	a941      	add	r1, sp, #260	; 0x104
 8012240:	4630      	mov	r0, r6
 8012242:	f000 faa1 	bl	8012788 <_scanf_chars>
 8012246:	2801      	cmp	r0, #1
 8012248:	f000 8089 	beq.w	801235e <__svfiscanf_r+0x28a>
 801224c:	2802      	cmp	r0, #2
 801224e:	f47f af71 	bne.w	8012134 <__svfiscanf_r+0x60>
 8012252:	e01d      	b.n	8012290 <__svfiscanf_r+0x1bc>
 8012254:	2b75      	cmp	r3, #117	; 0x75
 8012256:	d0d1      	beq.n	80121fc <__svfiscanf_r+0x128>
 8012258:	2b78      	cmp	r3, #120	; 0x78
 801225a:	d0c0      	beq.n	80121de <__svfiscanf_r+0x10a>
 801225c:	2b73      	cmp	r3, #115	; 0x73
 801225e:	d1af      	bne.n	80121c0 <__svfiscanf_r+0xec>
 8012260:	2302      	movs	r3, #2
 8012262:	e7d8      	b.n	8012216 <__svfiscanf_r+0x142>
 8012264:	6863      	ldr	r3, [r4, #4]
 8012266:	2b00      	cmp	r3, #0
 8012268:	dd0c      	ble.n	8012284 <__svfiscanf_r+0x1b0>
 801226a:	6823      	ldr	r3, [r4, #0]
 801226c:	781a      	ldrb	r2, [r3, #0]
 801226e:	455a      	cmp	r2, fp
 8012270:	d175      	bne.n	801235e <__svfiscanf_r+0x28a>
 8012272:	3301      	adds	r3, #1
 8012274:	6862      	ldr	r2, [r4, #4]
 8012276:	6023      	str	r3, [r4, #0]
 8012278:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801227a:	3a01      	subs	r2, #1
 801227c:	3301      	adds	r3, #1
 801227e:	6062      	str	r2, [r4, #4]
 8012280:	9345      	str	r3, [sp, #276]	; 0x114
 8012282:	e757      	b.n	8012134 <__svfiscanf_r+0x60>
 8012284:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8012286:	4621      	mov	r1, r4
 8012288:	4630      	mov	r0, r6
 801228a:	4798      	blx	r3
 801228c:	2800      	cmp	r0, #0
 801228e:	d0ec      	beq.n	801226a <__svfiscanf_r+0x196>
 8012290:	9844      	ldr	r0, [sp, #272]	; 0x110
 8012292:	2800      	cmp	r0, #0
 8012294:	d159      	bne.n	801234a <__svfiscanf_r+0x276>
 8012296:	f04f 30ff 	mov.w	r0, #4294967295
 801229a:	e05c      	b.n	8012356 <__svfiscanf_r+0x282>
 801229c:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801229e:	f042 0220 	orr.w	r2, r2, #32
 80122a2:	9241      	str	r2, [sp, #260]	; 0x104
 80122a4:	e79b      	b.n	80121de <__svfiscanf_r+0x10a>
 80122a6:	2308      	movs	r3, #8
 80122a8:	9342      	str	r3, [sp, #264]	; 0x108
 80122aa:	2304      	movs	r3, #4
 80122ac:	e7b3      	b.n	8012216 <__svfiscanf_r+0x142>
 80122ae:	4629      	mov	r1, r5
 80122b0:	4640      	mov	r0, r8
 80122b2:	f000 fd0f 	bl	8012cd4 <__sccl>
 80122b6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80122b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80122bc:	9341      	str	r3, [sp, #260]	; 0x104
 80122be:	4605      	mov	r5, r0
 80122c0:	2301      	movs	r3, #1
 80122c2:	e7a8      	b.n	8012216 <__svfiscanf_r+0x142>
 80122c4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80122c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80122ca:	9341      	str	r3, [sp, #260]	; 0x104
 80122cc:	2300      	movs	r3, #0
 80122ce:	e7a2      	b.n	8012216 <__svfiscanf_r+0x142>
 80122d0:	9841      	ldr	r0, [sp, #260]	; 0x104
 80122d2:	06c3      	lsls	r3, r0, #27
 80122d4:	f53f af2e 	bmi.w	8012134 <__svfiscanf_r+0x60>
 80122d8:	9b00      	ldr	r3, [sp, #0]
 80122da:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80122dc:	1d19      	adds	r1, r3, #4
 80122de:	9100      	str	r1, [sp, #0]
 80122e0:	681b      	ldr	r3, [r3, #0]
 80122e2:	07c0      	lsls	r0, r0, #31
 80122e4:	bf4c      	ite	mi
 80122e6:	801a      	strhmi	r2, [r3, #0]
 80122e8:	601a      	strpl	r2, [r3, #0]
 80122ea:	e723      	b.n	8012134 <__svfiscanf_r+0x60>
 80122ec:	2305      	movs	r3, #5
 80122ee:	e792      	b.n	8012216 <__svfiscanf_r+0x142>
 80122f0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80122f2:	4621      	mov	r1, r4
 80122f4:	4630      	mov	r0, r6
 80122f6:	4798      	blx	r3
 80122f8:	2800      	cmp	r0, #0
 80122fa:	d090      	beq.n	801221e <__svfiscanf_r+0x14a>
 80122fc:	e7c8      	b.n	8012290 <__svfiscanf_r+0x1bc>
 80122fe:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8012300:	3201      	adds	r2, #1
 8012302:	9245      	str	r2, [sp, #276]	; 0x114
 8012304:	6862      	ldr	r2, [r4, #4]
 8012306:	3a01      	subs	r2, #1
 8012308:	2a00      	cmp	r2, #0
 801230a:	6062      	str	r2, [r4, #4]
 801230c:	dd02      	ble.n	8012314 <__svfiscanf_r+0x240>
 801230e:	3301      	adds	r3, #1
 8012310:	6023      	str	r3, [r4, #0]
 8012312:	e787      	b.n	8012224 <__svfiscanf_r+0x150>
 8012314:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8012316:	4621      	mov	r1, r4
 8012318:	4630      	mov	r0, r6
 801231a:	4798      	blx	r3
 801231c:	2800      	cmp	r0, #0
 801231e:	d081      	beq.n	8012224 <__svfiscanf_r+0x150>
 8012320:	e7b6      	b.n	8012290 <__svfiscanf_r+0x1bc>
 8012322:	2b04      	cmp	r3, #4
 8012324:	dc06      	bgt.n	8012334 <__svfiscanf_r+0x260>
 8012326:	466b      	mov	r3, sp
 8012328:	4622      	mov	r2, r4
 801232a:	a941      	add	r1, sp, #260	; 0x104
 801232c:	4630      	mov	r0, r6
 801232e:	f000 fa8f 	bl	8012850 <_scanf_i>
 8012332:	e788      	b.n	8012246 <__svfiscanf_r+0x172>
 8012334:	4b0e      	ldr	r3, [pc, #56]	; (8012370 <__svfiscanf_r+0x29c>)
 8012336:	2b00      	cmp	r3, #0
 8012338:	f43f aefc 	beq.w	8012134 <__svfiscanf_r+0x60>
 801233c:	466b      	mov	r3, sp
 801233e:	4622      	mov	r2, r4
 8012340:	a941      	add	r1, sp, #260	; 0x104
 8012342:	4630      	mov	r0, r6
 8012344:	f000 f83e 	bl	80123c4 <_scanf_float>
 8012348:	e77d      	b.n	8012246 <__svfiscanf_r+0x172>
 801234a:	89a3      	ldrh	r3, [r4, #12]
 801234c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8012350:	bf18      	it	ne
 8012352:	f04f 30ff 	movne.w	r0, #4294967295
 8012356:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 801235a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801235e:	9844      	ldr	r0, [sp, #272]	; 0x110
 8012360:	e7f9      	b.n	8012356 <__svfiscanf_r+0x282>
 8012362:	bf00      	nop
 8012364:	08013e61 	.word	0x08013e61
 8012368:	08012b6d 	.word	0x08012b6d
 801236c:	08016586 	.word	0x08016586
 8012370:	080123c5 	.word	0x080123c5

08012374 <_vfiscanf_r>:
 8012374:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012378:	460c      	mov	r4, r1
 801237a:	4616      	mov	r6, r2
 801237c:	461f      	mov	r7, r3
 801237e:	4605      	mov	r5, r0
 8012380:	b118      	cbz	r0, 801238a <_vfiscanf_r+0x16>
 8012382:	6983      	ldr	r3, [r0, #24]
 8012384:	b90b      	cbnz	r3, 801238a <_vfiscanf_r+0x16>
 8012386:	f7fe ff1f 	bl	80111c8 <__sinit>
 801238a:	4b0b      	ldr	r3, [pc, #44]	; (80123b8 <_vfiscanf_r+0x44>)
 801238c:	429c      	cmp	r4, r3
 801238e:	d108      	bne.n	80123a2 <_vfiscanf_r+0x2e>
 8012390:	686c      	ldr	r4, [r5, #4]
 8012392:	463b      	mov	r3, r7
 8012394:	4632      	mov	r2, r6
 8012396:	4621      	mov	r1, r4
 8012398:	4628      	mov	r0, r5
 801239a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801239e:	f7ff be99 	b.w	80120d4 <__svfiscanf_r>
 80123a2:	4b06      	ldr	r3, [pc, #24]	; (80123bc <_vfiscanf_r+0x48>)
 80123a4:	429c      	cmp	r4, r3
 80123a6:	d101      	bne.n	80123ac <_vfiscanf_r+0x38>
 80123a8:	68ac      	ldr	r4, [r5, #8]
 80123aa:	e7f2      	b.n	8012392 <_vfiscanf_r+0x1e>
 80123ac:	4b04      	ldr	r3, [pc, #16]	; (80123c0 <_vfiscanf_r+0x4c>)
 80123ae:	429c      	cmp	r4, r3
 80123b0:	bf08      	it	eq
 80123b2:	68ec      	ldreq	r4, [r5, #12]
 80123b4:	e7ed      	b.n	8012392 <_vfiscanf_r+0x1e>
 80123b6:	bf00      	nop
 80123b8:	0801653c 	.word	0x0801653c
 80123bc:	0801655c 	.word	0x0801655c
 80123c0:	0801651c 	.word	0x0801651c

080123c4 <_scanf_float>:
 80123c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80123c8:	469a      	mov	sl, r3
 80123ca:	688b      	ldr	r3, [r1, #8]
 80123cc:	4616      	mov	r6, r2
 80123ce:	1e5a      	subs	r2, r3, #1
 80123d0:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80123d4:	b087      	sub	sp, #28
 80123d6:	bf83      	ittte	hi
 80123d8:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 80123dc:	189b      	addhi	r3, r3, r2
 80123de:	9301      	strhi	r3, [sp, #4]
 80123e0:	2300      	movls	r3, #0
 80123e2:	bf86      	itte	hi
 80123e4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80123e8:	608b      	strhi	r3, [r1, #8]
 80123ea:	9301      	strls	r3, [sp, #4]
 80123ec:	680b      	ldr	r3, [r1, #0]
 80123ee:	4688      	mov	r8, r1
 80123f0:	f04f 0b00 	mov.w	fp, #0
 80123f4:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80123f8:	f848 3b1c 	str.w	r3, [r8], #28
 80123fc:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8012400:	4607      	mov	r7, r0
 8012402:	460c      	mov	r4, r1
 8012404:	4645      	mov	r5, r8
 8012406:	465a      	mov	r2, fp
 8012408:	46d9      	mov	r9, fp
 801240a:	f8cd b008 	str.w	fp, [sp, #8]
 801240e:	68a1      	ldr	r1, [r4, #8]
 8012410:	b181      	cbz	r1, 8012434 <_scanf_float+0x70>
 8012412:	6833      	ldr	r3, [r6, #0]
 8012414:	781b      	ldrb	r3, [r3, #0]
 8012416:	2b49      	cmp	r3, #73	; 0x49
 8012418:	d071      	beq.n	80124fe <_scanf_float+0x13a>
 801241a:	d84d      	bhi.n	80124b8 <_scanf_float+0xf4>
 801241c:	2b39      	cmp	r3, #57	; 0x39
 801241e:	d840      	bhi.n	80124a2 <_scanf_float+0xde>
 8012420:	2b31      	cmp	r3, #49	; 0x31
 8012422:	f080 8088 	bcs.w	8012536 <_scanf_float+0x172>
 8012426:	2b2d      	cmp	r3, #45	; 0x2d
 8012428:	f000 8090 	beq.w	801254c <_scanf_float+0x188>
 801242c:	d815      	bhi.n	801245a <_scanf_float+0x96>
 801242e:	2b2b      	cmp	r3, #43	; 0x2b
 8012430:	f000 808c 	beq.w	801254c <_scanf_float+0x188>
 8012434:	f1b9 0f00 	cmp.w	r9, #0
 8012438:	d003      	beq.n	8012442 <_scanf_float+0x7e>
 801243a:	6823      	ldr	r3, [r4, #0]
 801243c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8012440:	6023      	str	r3, [r4, #0]
 8012442:	3a01      	subs	r2, #1
 8012444:	2a01      	cmp	r2, #1
 8012446:	f200 80ea 	bhi.w	801261e <_scanf_float+0x25a>
 801244a:	4545      	cmp	r5, r8
 801244c:	f200 80dc 	bhi.w	8012608 <_scanf_float+0x244>
 8012450:	2601      	movs	r6, #1
 8012452:	4630      	mov	r0, r6
 8012454:	b007      	add	sp, #28
 8012456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801245a:	2b2e      	cmp	r3, #46	; 0x2e
 801245c:	f000 809f 	beq.w	801259e <_scanf_float+0x1da>
 8012460:	2b30      	cmp	r3, #48	; 0x30
 8012462:	d1e7      	bne.n	8012434 <_scanf_float+0x70>
 8012464:	6820      	ldr	r0, [r4, #0]
 8012466:	f410 7f80 	tst.w	r0, #256	; 0x100
 801246a:	d064      	beq.n	8012536 <_scanf_float+0x172>
 801246c:	9b01      	ldr	r3, [sp, #4]
 801246e:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8012472:	6020      	str	r0, [r4, #0]
 8012474:	f109 0901 	add.w	r9, r9, #1
 8012478:	b11b      	cbz	r3, 8012482 <_scanf_float+0xbe>
 801247a:	3b01      	subs	r3, #1
 801247c:	3101      	adds	r1, #1
 801247e:	9301      	str	r3, [sp, #4]
 8012480:	60a1      	str	r1, [r4, #8]
 8012482:	68a3      	ldr	r3, [r4, #8]
 8012484:	3b01      	subs	r3, #1
 8012486:	60a3      	str	r3, [r4, #8]
 8012488:	6923      	ldr	r3, [r4, #16]
 801248a:	3301      	adds	r3, #1
 801248c:	6123      	str	r3, [r4, #16]
 801248e:	6873      	ldr	r3, [r6, #4]
 8012490:	3b01      	subs	r3, #1
 8012492:	2b00      	cmp	r3, #0
 8012494:	6073      	str	r3, [r6, #4]
 8012496:	f340 80ac 	ble.w	80125f2 <_scanf_float+0x22e>
 801249a:	6833      	ldr	r3, [r6, #0]
 801249c:	3301      	adds	r3, #1
 801249e:	6033      	str	r3, [r6, #0]
 80124a0:	e7b5      	b.n	801240e <_scanf_float+0x4a>
 80124a2:	2b45      	cmp	r3, #69	; 0x45
 80124a4:	f000 8085 	beq.w	80125b2 <_scanf_float+0x1ee>
 80124a8:	2b46      	cmp	r3, #70	; 0x46
 80124aa:	d06a      	beq.n	8012582 <_scanf_float+0x1be>
 80124ac:	2b41      	cmp	r3, #65	; 0x41
 80124ae:	d1c1      	bne.n	8012434 <_scanf_float+0x70>
 80124b0:	2a01      	cmp	r2, #1
 80124b2:	d1bf      	bne.n	8012434 <_scanf_float+0x70>
 80124b4:	2202      	movs	r2, #2
 80124b6:	e046      	b.n	8012546 <_scanf_float+0x182>
 80124b8:	2b65      	cmp	r3, #101	; 0x65
 80124ba:	d07a      	beq.n	80125b2 <_scanf_float+0x1ee>
 80124bc:	d818      	bhi.n	80124f0 <_scanf_float+0x12c>
 80124be:	2b54      	cmp	r3, #84	; 0x54
 80124c0:	d066      	beq.n	8012590 <_scanf_float+0x1cc>
 80124c2:	d811      	bhi.n	80124e8 <_scanf_float+0x124>
 80124c4:	2b4e      	cmp	r3, #78	; 0x4e
 80124c6:	d1b5      	bne.n	8012434 <_scanf_float+0x70>
 80124c8:	2a00      	cmp	r2, #0
 80124ca:	d146      	bne.n	801255a <_scanf_float+0x196>
 80124cc:	f1b9 0f00 	cmp.w	r9, #0
 80124d0:	d145      	bne.n	801255e <_scanf_float+0x19a>
 80124d2:	6821      	ldr	r1, [r4, #0]
 80124d4:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80124d8:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80124dc:	d13f      	bne.n	801255e <_scanf_float+0x19a>
 80124de:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80124e2:	6021      	str	r1, [r4, #0]
 80124e4:	2201      	movs	r2, #1
 80124e6:	e02e      	b.n	8012546 <_scanf_float+0x182>
 80124e8:	2b59      	cmp	r3, #89	; 0x59
 80124ea:	d01e      	beq.n	801252a <_scanf_float+0x166>
 80124ec:	2b61      	cmp	r3, #97	; 0x61
 80124ee:	e7de      	b.n	80124ae <_scanf_float+0xea>
 80124f0:	2b6e      	cmp	r3, #110	; 0x6e
 80124f2:	d0e9      	beq.n	80124c8 <_scanf_float+0x104>
 80124f4:	d815      	bhi.n	8012522 <_scanf_float+0x15e>
 80124f6:	2b66      	cmp	r3, #102	; 0x66
 80124f8:	d043      	beq.n	8012582 <_scanf_float+0x1be>
 80124fa:	2b69      	cmp	r3, #105	; 0x69
 80124fc:	d19a      	bne.n	8012434 <_scanf_float+0x70>
 80124fe:	f1bb 0f00 	cmp.w	fp, #0
 8012502:	d138      	bne.n	8012576 <_scanf_float+0x1b2>
 8012504:	f1b9 0f00 	cmp.w	r9, #0
 8012508:	d197      	bne.n	801243a <_scanf_float+0x76>
 801250a:	6821      	ldr	r1, [r4, #0]
 801250c:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8012510:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8012514:	d195      	bne.n	8012442 <_scanf_float+0x7e>
 8012516:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801251a:	6021      	str	r1, [r4, #0]
 801251c:	f04f 0b01 	mov.w	fp, #1
 8012520:	e011      	b.n	8012546 <_scanf_float+0x182>
 8012522:	2b74      	cmp	r3, #116	; 0x74
 8012524:	d034      	beq.n	8012590 <_scanf_float+0x1cc>
 8012526:	2b79      	cmp	r3, #121	; 0x79
 8012528:	d184      	bne.n	8012434 <_scanf_float+0x70>
 801252a:	f1bb 0f07 	cmp.w	fp, #7
 801252e:	d181      	bne.n	8012434 <_scanf_float+0x70>
 8012530:	f04f 0b08 	mov.w	fp, #8
 8012534:	e007      	b.n	8012546 <_scanf_float+0x182>
 8012536:	eb12 0f0b 	cmn.w	r2, fp
 801253a:	f47f af7b 	bne.w	8012434 <_scanf_float+0x70>
 801253e:	6821      	ldr	r1, [r4, #0]
 8012540:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8012544:	6021      	str	r1, [r4, #0]
 8012546:	702b      	strb	r3, [r5, #0]
 8012548:	3501      	adds	r5, #1
 801254a:	e79a      	b.n	8012482 <_scanf_float+0xbe>
 801254c:	6821      	ldr	r1, [r4, #0]
 801254e:	0608      	lsls	r0, r1, #24
 8012550:	f57f af70 	bpl.w	8012434 <_scanf_float+0x70>
 8012554:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8012558:	e7f4      	b.n	8012544 <_scanf_float+0x180>
 801255a:	2a02      	cmp	r2, #2
 801255c:	d047      	beq.n	80125ee <_scanf_float+0x22a>
 801255e:	f1bb 0f01 	cmp.w	fp, #1
 8012562:	d003      	beq.n	801256c <_scanf_float+0x1a8>
 8012564:	f1bb 0f04 	cmp.w	fp, #4
 8012568:	f47f af64 	bne.w	8012434 <_scanf_float+0x70>
 801256c:	f10b 0b01 	add.w	fp, fp, #1
 8012570:	fa5f fb8b 	uxtb.w	fp, fp
 8012574:	e7e7      	b.n	8012546 <_scanf_float+0x182>
 8012576:	f1bb 0f03 	cmp.w	fp, #3
 801257a:	d0f7      	beq.n	801256c <_scanf_float+0x1a8>
 801257c:	f1bb 0f05 	cmp.w	fp, #5
 8012580:	e7f2      	b.n	8012568 <_scanf_float+0x1a4>
 8012582:	f1bb 0f02 	cmp.w	fp, #2
 8012586:	f47f af55 	bne.w	8012434 <_scanf_float+0x70>
 801258a:	f04f 0b03 	mov.w	fp, #3
 801258e:	e7da      	b.n	8012546 <_scanf_float+0x182>
 8012590:	f1bb 0f06 	cmp.w	fp, #6
 8012594:	f47f af4e 	bne.w	8012434 <_scanf_float+0x70>
 8012598:	f04f 0b07 	mov.w	fp, #7
 801259c:	e7d3      	b.n	8012546 <_scanf_float+0x182>
 801259e:	6821      	ldr	r1, [r4, #0]
 80125a0:	0588      	lsls	r0, r1, #22
 80125a2:	f57f af47 	bpl.w	8012434 <_scanf_float+0x70>
 80125a6:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 80125aa:	6021      	str	r1, [r4, #0]
 80125ac:	f8cd 9008 	str.w	r9, [sp, #8]
 80125b0:	e7c9      	b.n	8012546 <_scanf_float+0x182>
 80125b2:	6821      	ldr	r1, [r4, #0]
 80125b4:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 80125b8:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80125bc:	d006      	beq.n	80125cc <_scanf_float+0x208>
 80125be:	0548      	lsls	r0, r1, #21
 80125c0:	f57f af38 	bpl.w	8012434 <_scanf_float+0x70>
 80125c4:	f1b9 0f00 	cmp.w	r9, #0
 80125c8:	f43f af3b 	beq.w	8012442 <_scanf_float+0x7e>
 80125cc:	0588      	lsls	r0, r1, #22
 80125ce:	bf58      	it	pl
 80125d0:	9802      	ldrpl	r0, [sp, #8]
 80125d2:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80125d6:	bf58      	it	pl
 80125d8:	eba9 0000 	subpl.w	r0, r9, r0
 80125dc:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 80125e0:	bf58      	it	pl
 80125e2:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 80125e6:	6021      	str	r1, [r4, #0]
 80125e8:	f04f 0900 	mov.w	r9, #0
 80125ec:	e7ab      	b.n	8012546 <_scanf_float+0x182>
 80125ee:	2203      	movs	r2, #3
 80125f0:	e7a9      	b.n	8012546 <_scanf_float+0x182>
 80125f2:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80125f6:	9205      	str	r2, [sp, #20]
 80125f8:	4631      	mov	r1, r6
 80125fa:	4638      	mov	r0, r7
 80125fc:	4798      	blx	r3
 80125fe:	9a05      	ldr	r2, [sp, #20]
 8012600:	2800      	cmp	r0, #0
 8012602:	f43f af04 	beq.w	801240e <_scanf_float+0x4a>
 8012606:	e715      	b.n	8012434 <_scanf_float+0x70>
 8012608:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801260c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8012610:	4632      	mov	r2, r6
 8012612:	4638      	mov	r0, r7
 8012614:	4798      	blx	r3
 8012616:	6923      	ldr	r3, [r4, #16]
 8012618:	3b01      	subs	r3, #1
 801261a:	6123      	str	r3, [r4, #16]
 801261c:	e715      	b.n	801244a <_scanf_float+0x86>
 801261e:	f10b 33ff 	add.w	r3, fp, #4294967295
 8012622:	2b06      	cmp	r3, #6
 8012624:	d80a      	bhi.n	801263c <_scanf_float+0x278>
 8012626:	f1bb 0f02 	cmp.w	fp, #2
 801262a:	d968      	bls.n	80126fe <_scanf_float+0x33a>
 801262c:	f1ab 0b03 	sub.w	fp, fp, #3
 8012630:	fa5f fb8b 	uxtb.w	fp, fp
 8012634:	eba5 0b0b 	sub.w	fp, r5, fp
 8012638:	455d      	cmp	r5, fp
 801263a:	d14b      	bne.n	80126d4 <_scanf_float+0x310>
 801263c:	6823      	ldr	r3, [r4, #0]
 801263e:	05da      	lsls	r2, r3, #23
 8012640:	d51f      	bpl.n	8012682 <_scanf_float+0x2be>
 8012642:	055b      	lsls	r3, r3, #21
 8012644:	d468      	bmi.n	8012718 <_scanf_float+0x354>
 8012646:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801264a:	6923      	ldr	r3, [r4, #16]
 801264c:	2965      	cmp	r1, #101	; 0x65
 801264e:	f103 33ff 	add.w	r3, r3, #4294967295
 8012652:	f105 3bff 	add.w	fp, r5, #4294967295
 8012656:	6123      	str	r3, [r4, #16]
 8012658:	d00d      	beq.n	8012676 <_scanf_float+0x2b2>
 801265a:	2945      	cmp	r1, #69	; 0x45
 801265c:	d00b      	beq.n	8012676 <_scanf_float+0x2b2>
 801265e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012662:	4632      	mov	r2, r6
 8012664:	4638      	mov	r0, r7
 8012666:	4798      	blx	r3
 8012668:	6923      	ldr	r3, [r4, #16]
 801266a:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 801266e:	3b01      	subs	r3, #1
 8012670:	f1a5 0b02 	sub.w	fp, r5, #2
 8012674:	6123      	str	r3, [r4, #16]
 8012676:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801267a:	4632      	mov	r2, r6
 801267c:	4638      	mov	r0, r7
 801267e:	4798      	blx	r3
 8012680:	465d      	mov	r5, fp
 8012682:	6826      	ldr	r6, [r4, #0]
 8012684:	f016 0610 	ands.w	r6, r6, #16
 8012688:	d17a      	bne.n	8012780 <_scanf_float+0x3bc>
 801268a:	702e      	strb	r6, [r5, #0]
 801268c:	6823      	ldr	r3, [r4, #0]
 801268e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8012692:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012696:	d142      	bne.n	801271e <_scanf_float+0x35a>
 8012698:	9b02      	ldr	r3, [sp, #8]
 801269a:	eba9 0303 	sub.w	r3, r9, r3
 801269e:	425a      	negs	r2, r3
 80126a0:	2b00      	cmp	r3, #0
 80126a2:	d149      	bne.n	8012738 <_scanf_float+0x374>
 80126a4:	2200      	movs	r2, #0
 80126a6:	4641      	mov	r1, r8
 80126a8:	4638      	mov	r0, r7
 80126aa:	f001 fa75 	bl	8013b98 <_strtod_r>
 80126ae:	6825      	ldr	r5, [r4, #0]
 80126b0:	f8da 3000 	ldr.w	r3, [sl]
 80126b4:	f015 0f02 	tst.w	r5, #2
 80126b8:	f103 0204 	add.w	r2, r3, #4
 80126bc:	ec59 8b10 	vmov	r8, r9, d0
 80126c0:	f8ca 2000 	str.w	r2, [sl]
 80126c4:	d043      	beq.n	801274e <_scanf_float+0x38a>
 80126c6:	681b      	ldr	r3, [r3, #0]
 80126c8:	e9c3 8900 	strd	r8, r9, [r3]
 80126cc:	68e3      	ldr	r3, [r4, #12]
 80126ce:	3301      	adds	r3, #1
 80126d0:	60e3      	str	r3, [r4, #12]
 80126d2:	e6be      	b.n	8012452 <_scanf_float+0x8e>
 80126d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80126d8:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80126dc:	4632      	mov	r2, r6
 80126de:	4638      	mov	r0, r7
 80126e0:	4798      	blx	r3
 80126e2:	6923      	ldr	r3, [r4, #16]
 80126e4:	3b01      	subs	r3, #1
 80126e6:	6123      	str	r3, [r4, #16]
 80126e8:	e7a6      	b.n	8012638 <_scanf_float+0x274>
 80126ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80126ee:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80126f2:	4632      	mov	r2, r6
 80126f4:	4638      	mov	r0, r7
 80126f6:	4798      	blx	r3
 80126f8:	6923      	ldr	r3, [r4, #16]
 80126fa:	3b01      	subs	r3, #1
 80126fc:	6123      	str	r3, [r4, #16]
 80126fe:	4545      	cmp	r5, r8
 8012700:	d8f3      	bhi.n	80126ea <_scanf_float+0x326>
 8012702:	e6a5      	b.n	8012450 <_scanf_float+0x8c>
 8012704:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012708:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801270c:	4632      	mov	r2, r6
 801270e:	4638      	mov	r0, r7
 8012710:	4798      	blx	r3
 8012712:	6923      	ldr	r3, [r4, #16]
 8012714:	3b01      	subs	r3, #1
 8012716:	6123      	str	r3, [r4, #16]
 8012718:	4545      	cmp	r5, r8
 801271a:	d8f3      	bhi.n	8012704 <_scanf_float+0x340>
 801271c:	e698      	b.n	8012450 <_scanf_float+0x8c>
 801271e:	9b03      	ldr	r3, [sp, #12]
 8012720:	2b00      	cmp	r3, #0
 8012722:	d0bf      	beq.n	80126a4 <_scanf_float+0x2e0>
 8012724:	9904      	ldr	r1, [sp, #16]
 8012726:	230a      	movs	r3, #10
 8012728:	4632      	mov	r2, r6
 801272a:	3101      	adds	r1, #1
 801272c:	4638      	mov	r0, r7
 801272e:	f001 fabf 	bl	8013cb0 <_strtol_r>
 8012732:	9b03      	ldr	r3, [sp, #12]
 8012734:	9d04      	ldr	r5, [sp, #16]
 8012736:	1ac2      	subs	r2, r0, r3
 8012738:	f204 136f 	addw	r3, r4, #367	; 0x16f
 801273c:	429d      	cmp	r5, r3
 801273e:	bf28      	it	cs
 8012740:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8012744:	490f      	ldr	r1, [pc, #60]	; (8012784 <_scanf_float+0x3c0>)
 8012746:	4628      	mov	r0, r5
 8012748:	f000 fbb2 	bl	8012eb0 <siprintf>
 801274c:	e7aa      	b.n	80126a4 <_scanf_float+0x2e0>
 801274e:	f015 0504 	ands.w	r5, r5, #4
 8012752:	d1b8      	bne.n	80126c6 <_scanf_float+0x302>
 8012754:	681f      	ldr	r7, [r3, #0]
 8012756:	ee10 2a10 	vmov	r2, s0
 801275a:	464b      	mov	r3, r9
 801275c:	ee10 0a10 	vmov	r0, s0
 8012760:	4649      	mov	r1, r9
 8012762:	f7f6 f91b 	bl	800899c <__aeabi_dcmpun>
 8012766:	b128      	cbz	r0, 8012774 <_scanf_float+0x3b0>
 8012768:	4628      	mov	r0, r5
 801276a:	f000 fb9b 	bl	8012ea4 <nanf>
 801276e:	ed87 0a00 	vstr	s0, [r7]
 8012772:	e7ab      	b.n	80126cc <_scanf_float+0x308>
 8012774:	4640      	mov	r0, r8
 8012776:	4649      	mov	r1, r9
 8012778:	f7f6 f96e 	bl	8008a58 <__aeabi_d2f>
 801277c:	6038      	str	r0, [r7, #0]
 801277e:	e7a5      	b.n	80126cc <_scanf_float+0x308>
 8012780:	2600      	movs	r6, #0
 8012782:	e666      	b.n	8012452 <_scanf_float+0x8e>
 8012784:	080165c3 	.word	0x080165c3

08012788 <_scanf_chars>:
 8012788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801278c:	4615      	mov	r5, r2
 801278e:	688a      	ldr	r2, [r1, #8]
 8012790:	4680      	mov	r8, r0
 8012792:	460c      	mov	r4, r1
 8012794:	b932      	cbnz	r2, 80127a4 <_scanf_chars+0x1c>
 8012796:	698a      	ldr	r2, [r1, #24]
 8012798:	2a00      	cmp	r2, #0
 801279a:	bf14      	ite	ne
 801279c:	f04f 32ff 	movne.w	r2, #4294967295
 80127a0:	2201      	moveq	r2, #1
 80127a2:	608a      	str	r2, [r1, #8]
 80127a4:	6822      	ldr	r2, [r4, #0]
 80127a6:	06d1      	lsls	r1, r2, #27
 80127a8:	bf5f      	itttt	pl
 80127aa:	681a      	ldrpl	r2, [r3, #0]
 80127ac:	1d11      	addpl	r1, r2, #4
 80127ae:	6019      	strpl	r1, [r3, #0]
 80127b0:	6817      	ldrpl	r7, [r2, #0]
 80127b2:	2600      	movs	r6, #0
 80127b4:	69a3      	ldr	r3, [r4, #24]
 80127b6:	b1db      	cbz	r3, 80127f0 <_scanf_chars+0x68>
 80127b8:	2b01      	cmp	r3, #1
 80127ba:	d107      	bne.n	80127cc <_scanf_chars+0x44>
 80127bc:	682b      	ldr	r3, [r5, #0]
 80127be:	6962      	ldr	r2, [r4, #20]
 80127c0:	781b      	ldrb	r3, [r3, #0]
 80127c2:	5cd3      	ldrb	r3, [r2, r3]
 80127c4:	b9a3      	cbnz	r3, 80127f0 <_scanf_chars+0x68>
 80127c6:	2e00      	cmp	r6, #0
 80127c8:	d132      	bne.n	8012830 <_scanf_chars+0xa8>
 80127ca:	e006      	b.n	80127da <_scanf_chars+0x52>
 80127cc:	2b02      	cmp	r3, #2
 80127ce:	d007      	beq.n	80127e0 <_scanf_chars+0x58>
 80127d0:	2e00      	cmp	r6, #0
 80127d2:	d12d      	bne.n	8012830 <_scanf_chars+0xa8>
 80127d4:	69a3      	ldr	r3, [r4, #24]
 80127d6:	2b01      	cmp	r3, #1
 80127d8:	d12a      	bne.n	8012830 <_scanf_chars+0xa8>
 80127da:	2001      	movs	r0, #1
 80127dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80127e0:	f002 fe22 	bl	8015428 <__locale_ctype_ptr>
 80127e4:	682b      	ldr	r3, [r5, #0]
 80127e6:	781b      	ldrb	r3, [r3, #0]
 80127e8:	4418      	add	r0, r3
 80127ea:	7843      	ldrb	r3, [r0, #1]
 80127ec:	071b      	lsls	r3, r3, #28
 80127ee:	d4ef      	bmi.n	80127d0 <_scanf_chars+0x48>
 80127f0:	6823      	ldr	r3, [r4, #0]
 80127f2:	06da      	lsls	r2, r3, #27
 80127f4:	bf5e      	ittt	pl
 80127f6:	682b      	ldrpl	r3, [r5, #0]
 80127f8:	781b      	ldrbpl	r3, [r3, #0]
 80127fa:	703b      	strbpl	r3, [r7, #0]
 80127fc:	682a      	ldr	r2, [r5, #0]
 80127fe:	686b      	ldr	r3, [r5, #4]
 8012800:	f102 0201 	add.w	r2, r2, #1
 8012804:	602a      	str	r2, [r5, #0]
 8012806:	68a2      	ldr	r2, [r4, #8]
 8012808:	f103 33ff 	add.w	r3, r3, #4294967295
 801280c:	f102 32ff 	add.w	r2, r2, #4294967295
 8012810:	606b      	str	r3, [r5, #4]
 8012812:	f106 0601 	add.w	r6, r6, #1
 8012816:	bf58      	it	pl
 8012818:	3701      	addpl	r7, #1
 801281a:	60a2      	str	r2, [r4, #8]
 801281c:	b142      	cbz	r2, 8012830 <_scanf_chars+0xa8>
 801281e:	2b00      	cmp	r3, #0
 8012820:	dcc8      	bgt.n	80127b4 <_scanf_chars+0x2c>
 8012822:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8012826:	4629      	mov	r1, r5
 8012828:	4640      	mov	r0, r8
 801282a:	4798      	blx	r3
 801282c:	2800      	cmp	r0, #0
 801282e:	d0c1      	beq.n	80127b4 <_scanf_chars+0x2c>
 8012830:	6823      	ldr	r3, [r4, #0]
 8012832:	f013 0310 	ands.w	r3, r3, #16
 8012836:	d105      	bne.n	8012844 <_scanf_chars+0xbc>
 8012838:	68e2      	ldr	r2, [r4, #12]
 801283a:	3201      	adds	r2, #1
 801283c:	60e2      	str	r2, [r4, #12]
 801283e:	69a2      	ldr	r2, [r4, #24]
 8012840:	b102      	cbz	r2, 8012844 <_scanf_chars+0xbc>
 8012842:	703b      	strb	r3, [r7, #0]
 8012844:	6923      	ldr	r3, [r4, #16]
 8012846:	441e      	add	r6, r3
 8012848:	6126      	str	r6, [r4, #16]
 801284a:	2000      	movs	r0, #0
 801284c:	e7c6      	b.n	80127dc <_scanf_chars+0x54>
	...

08012850 <_scanf_i>:
 8012850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012854:	469a      	mov	sl, r3
 8012856:	4b74      	ldr	r3, [pc, #464]	; (8012a28 <_scanf_i+0x1d8>)
 8012858:	460c      	mov	r4, r1
 801285a:	4683      	mov	fp, r0
 801285c:	4616      	mov	r6, r2
 801285e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8012862:	b087      	sub	sp, #28
 8012864:	ab03      	add	r3, sp, #12
 8012866:	68a7      	ldr	r7, [r4, #8]
 8012868:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801286c:	4b6f      	ldr	r3, [pc, #444]	; (8012a2c <_scanf_i+0x1dc>)
 801286e:	69a1      	ldr	r1, [r4, #24]
 8012870:	4a6f      	ldr	r2, [pc, #444]	; (8012a30 <_scanf_i+0x1e0>)
 8012872:	2903      	cmp	r1, #3
 8012874:	bf08      	it	eq
 8012876:	461a      	moveq	r2, r3
 8012878:	1e7b      	subs	r3, r7, #1
 801287a:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 801287e:	bf84      	itt	hi
 8012880:	f240 135d 	movwhi	r3, #349	; 0x15d
 8012884:	60a3      	strhi	r3, [r4, #8]
 8012886:	6823      	ldr	r3, [r4, #0]
 8012888:	9200      	str	r2, [sp, #0]
 801288a:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 801288e:	bf88      	it	hi
 8012890:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8012894:	f104 091c 	add.w	r9, r4, #28
 8012898:	6023      	str	r3, [r4, #0]
 801289a:	bf8c      	ite	hi
 801289c:	197f      	addhi	r7, r7, r5
 801289e:	2700      	movls	r7, #0
 80128a0:	464b      	mov	r3, r9
 80128a2:	f04f 0800 	mov.w	r8, #0
 80128a6:	9301      	str	r3, [sp, #4]
 80128a8:	6831      	ldr	r1, [r6, #0]
 80128aa:	ab03      	add	r3, sp, #12
 80128ac:	2202      	movs	r2, #2
 80128ae:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80128b2:	7809      	ldrb	r1, [r1, #0]
 80128b4:	f7f5 fbcc 	bl	8008050 <memchr>
 80128b8:	9b01      	ldr	r3, [sp, #4]
 80128ba:	b330      	cbz	r0, 801290a <_scanf_i+0xba>
 80128bc:	f1b8 0f01 	cmp.w	r8, #1
 80128c0:	d15a      	bne.n	8012978 <_scanf_i+0x128>
 80128c2:	6862      	ldr	r2, [r4, #4]
 80128c4:	b92a      	cbnz	r2, 80128d2 <_scanf_i+0x82>
 80128c6:	6822      	ldr	r2, [r4, #0]
 80128c8:	2108      	movs	r1, #8
 80128ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80128ce:	6061      	str	r1, [r4, #4]
 80128d0:	6022      	str	r2, [r4, #0]
 80128d2:	6822      	ldr	r2, [r4, #0]
 80128d4:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80128d8:	6022      	str	r2, [r4, #0]
 80128da:	68a2      	ldr	r2, [r4, #8]
 80128dc:	1e51      	subs	r1, r2, #1
 80128de:	60a1      	str	r1, [r4, #8]
 80128e0:	b19a      	cbz	r2, 801290a <_scanf_i+0xba>
 80128e2:	6832      	ldr	r2, [r6, #0]
 80128e4:	1c51      	adds	r1, r2, #1
 80128e6:	6031      	str	r1, [r6, #0]
 80128e8:	7812      	ldrb	r2, [r2, #0]
 80128ea:	701a      	strb	r2, [r3, #0]
 80128ec:	1c5d      	adds	r5, r3, #1
 80128ee:	6873      	ldr	r3, [r6, #4]
 80128f0:	3b01      	subs	r3, #1
 80128f2:	2b00      	cmp	r3, #0
 80128f4:	6073      	str	r3, [r6, #4]
 80128f6:	dc07      	bgt.n	8012908 <_scanf_i+0xb8>
 80128f8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80128fc:	4631      	mov	r1, r6
 80128fe:	4658      	mov	r0, fp
 8012900:	4798      	blx	r3
 8012902:	2800      	cmp	r0, #0
 8012904:	f040 8086 	bne.w	8012a14 <_scanf_i+0x1c4>
 8012908:	462b      	mov	r3, r5
 801290a:	f108 0801 	add.w	r8, r8, #1
 801290e:	f1b8 0f03 	cmp.w	r8, #3
 8012912:	d1c8      	bne.n	80128a6 <_scanf_i+0x56>
 8012914:	6862      	ldr	r2, [r4, #4]
 8012916:	b90a      	cbnz	r2, 801291c <_scanf_i+0xcc>
 8012918:	220a      	movs	r2, #10
 801291a:	6062      	str	r2, [r4, #4]
 801291c:	6862      	ldr	r2, [r4, #4]
 801291e:	4945      	ldr	r1, [pc, #276]	; (8012a34 <_scanf_i+0x1e4>)
 8012920:	6960      	ldr	r0, [r4, #20]
 8012922:	9301      	str	r3, [sp, #4]
 8012924:	1a89      	subs	r1, r1, r2
 8012926:	f000 f9d5 	bl	8012cd4 <__sccl>
 801292a:	9b01      	ldr	r3, [sp, #4]
 801292c:	f04f 0800 	mov.w	r8, #0
 8012930:	461d      	mov	r5, r3
 8012932:	68a3      	ldr	r3, [r4, #8]
 8012934:	6822      	ldr	r2, [r4, #0]
 8012936:	2b00      	cmp	r3, #0
 8012938:	d03a      	beq.n	80129b0 <_scanf_i+0x160>
 801293a:	6831      	ldr	r1, [r6, #0]
 801293c:	6960      	ldr	r0, [r4, #20]
 801293e:	f891 c000 	ldrb.w	ip, [r1]
 8012942:	f810 000c 	ldrb.w	r0, [r0, ip]
 8012946:	2800      	cmp	r0, #0
 8012948:	d032      	beq.n	80129b0 <_scanf_i+0x160>
 801294a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 801294e:	d121      	bne.n	8012994 <_scanf_i+0x144>
 8012950:	0510      	lsls	r0, r2, #20
 8012952:	d51f      	bpl.n	8012994 <_scanf_i+0x144>
 8012954:	f108 0801 	add.w	r8, r8, #1
 8012958:	b117      	cbz	r7, 8012960 <_scanf_i+0x110>
 801295a:	3301      	adds	r3, #1
 801295c:	3f01      	subs	r7, #1
 801295e:	60a3      	str	r3, [r4, #8]
 8012960:	6873      	ldr	r3, [r6, #4]
 8012962:	3b01      	subs	r3, #1
 8012964:	2b00      	cmp	r3, #0
 8012966:	6073      	str	r3, [r6, #4]
 8012968:	dd1b      	ble.n	80129a2 <_scanf_i+0x152>
 801296a:	6833      	ldr	r3, [r6, #0]
 801296c:	3301      	adds	r3, #1
 801296e:	6033      	str	r3, [r6, #0]
 8012970:	68a3      	ldr	r3, [r4, #8]
 8012972:	3b01      	subs	r3, #1
 8012974:	60a3      	str	r3, [r4, #8]
 8012976:	e7dc      	b.n	8012932 <_scanf_i+0xe2>
 8012978:	f1b8 0f02 	cmp.w	r8, #2
 801297c:	d1ad      	bne.n	80128da <_scanf_i+0x8a>
 801297e:	6822      	ldr	r2, [r4, #0]
 8012980:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8012984:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8012988:	d1bf      	bne.n	801290a <_scanf_i+0xba>
 801298a:	2110      	movs	r1, #16
 801298c:	6061      	str	r1, [r4, #4]
 801298e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8012992:	e7a1      	b.n	80128d8 <_scanf_i+0x88>
 8012994:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8012998:	6022      	str	r2, [r4, #0]
 801299a:	780b      	ldrb	r3, [r1, #0]
 801299c:	702b      	strb	r3, [r5, #0]
 801299e:	3501      	adds	r5, #1
 80129a0:	e7de      	b.n	8012960 <_scanf_i+0x110>
 80129a2:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80129a6:	4631      	mov	r1, r6
 80129a8:	4658      	mov	r0, fp
 80129aa:	4798      	blx	r3
 80129ac:	2800      	cmp	r0, #0
 80129ae:	d0df      	beq.n	8012970 <_scanf_i+0x120>
 80129b0:	6823      	ldr	r3, [r4, #0]
 80129b2:	05d9      	lsls	r1, r3, #23
 80129b4:	d50c      	bpl.n	80129d0 <_scanf_i+0x180>
 80129b6:	454d      	cmp	r5, r9
 80129b8:	d908      	bls.n	80129cc <_scanf_i+0x17c>
 80129ba:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80129be:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80129c2:	4632      	mov	r2, r6
 80129c4:	4658      	mov	r0, fp
 80129c6:	4798      	blx	r3
 80129c8:	1e6f      	subs	r7, r5, #1
 80129ca:	463d      	mov	r5, r7
 80129cc:	454d      	cmp	r5, r9
 80129ce:	d029      	beq.n	8012a24 <_scanf_i+0x1d4>
 80129d0:	6822      	ldr	r2, [r4, #0]
 80129d2:	f012 0210 	ands.w	r2, r2, #16
 80129d6:	d113      	bne.n	8012a00 <_scanf_i+0x1b0>
 80129d8:	702a      	strb	r2, [r5, #0]
 80129da:	6863      	ldr	r3, [r4, #4]
 80129dc:	9e00      	ldr	r6, [sp, #0]
 80129de:	4649      	mov	r1, r9
 80129e0:	4658      	mov	r0, fp
 80129e2:	47b0      	blx	r6
 80129e4:	f8da 3000 	ldr.w	r3, [sl]
 80129e8:	6821      	ldr	r1, [r4, #0]
 80129ea:	1d1a      	adds	r2, r3, #4
 80129ec:	f8ca 2000 	str.w	r2, [sl]
 80129f0:	f011 0f20 	tst.w	r1, #32
 80129f4:	681b      	ldr	r3, [r3, #0]
 80129f6:	d010      	beq.n	8012a1a <_scanf_i+0x1ca>
 80129f8:	6018      	str	r0, [r3, #0]
 80129fa:	68e3      	ldr	r3, [r4, #12]
 80129fc:	3301      	adds	r3, #1
 80129fe:	60e3      	str	r3, [r4, #12]
 8012a00:	eba5 0509 	sub.w	r5, r5, r9
 8012a04:	44a8      	add	r8, r5
 8012a06:	6925      	ldr	r5, [r4, #16]
 8012a08:	4445      	add	r5, r8
 8012a0a:	6125      	str	r5, [r4, #16]
 8012a0c:	2000      	movs	r0, #0
 8012a0e:	b007      	add	sp, #28
 8012a10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a14:	f04f 0800 	mov.w	r8, #0
 8012a18:	e7ca      	b.n	80129b0 <_scanf_i+0x160>
 8012a1a:	07ca      	lsls	r2, r1, #31
 8012a1c:	bf4c      	ite	mi
 8012a1e:	8018      	strhmi	r0, [r3, #0]
 8012a20:	6018      	strpl	r0, [r3, #0]
 8012a22:	e7ea      	b.n	80129fa <_scanf_i+0x1aa>
 8012a24:	2001      	movs	r0, #1
 8012a26:	e7f2      	b.n	8012a0e <_scanf_i+0x1be>
 8012a28:	080160f8 	.word	0x080160f8
 8012a2c:	08013cb1 	.word	0x08013cb1
 8012a30:	08013dc9 	.word	0x08013dc9
 8012a34:	080165d8 	.word	0x080165d8

08012a38 <iprintf>:
 8012a38:	b40f      	push	{r0, r1, r2, r3}
 8012a3a:	4b0a      	ldr	r3, [pc, #40]	; (8012a64 <iprintf+0x2c>)
 8012a3c:	b513      	push	{r0, r1, r4, lr}
 8012a3e:	681c      	ldr	r4, [r3, #0]
 8012a40:	b124      	cbz	r4, 8012a4c <iprintf+0x14>
 8012a42:	69a3      	ldr	r3, [r4, #24]
 8012a44:	b913      	cbnz	r3, 8012a4c <iprintf+0x14>
 8012a46:	4620      	mov	r0, r4
 8012a48:	f7fe fbbe 	bl	80111c8 <__sinit>
 8012a4c:	ab05      	add	r3, sp, #20
 8012a4e:	9a04      	ldr	r2, [sp, #16]
 8012a50:	68a1      	ldr	r1, [r4, #8]
 8012a52:	9301      	str	r3, [sp, #4]
 8012a54:	4620      	mov	r0, r4
 8012a56:	f7fe fdcb 	bl	80115f0 <_vfiprintf_r>
 8012a5a:	b002      	add	sp, #8
 8012a5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012a60:	b004      	add	sp, #16
 8012a62:	4770      	bx	lr
 8012a64:	20000034 	.word	0x20000034

08012a68 <putchar>:
 8012a68:	b538      	push	{r3, r4, r5, lr}
 8012a6a:	4b08      	ldr	r3, [pc, #32]	; (8012a8c <putchar+0x24>)
 8012a6c:	681c      	ldr	r4, [r3, #0]
 8012a6e:	4605      	mov	r5, r0
 8012a70:	b124      	cbz	r4, 8012a7c <putchar+0x14>
 8012a72:	69a3      	ldr	r3, [r4, #24]
 8012a74:	b913      	cbnz	r3, 8012a7c <putchar+0x14>
 8012a76:	4620      	mov	r0, r4
 8012a78:	f7fe fba6 	bl	80111c8 <__sinit>
 8012a7c:	68a2      	ldr	r2, [r4, #8]
 8012a7e:	4629      	mov	r1, r5
 8012a80:	4620      	mov	r0, r4
 8012a82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012a86:	f003 bab9 	b.w	8015ffc <_putc_r>
 8012a8a:	bf00      	nop
 8012a8c:	20000034 	.word	0x20000034

08012a90 <_puts_r>:
 8012a90:	b570      	push	{r4, r5, r6, lr}
 8012a92:	460e      	mov	r6, r1
 8012a94:	4605      	mov	r5, r0
 8012a96:	b118      	cbz	r0, 8012aa0 <_puts_r+0x10>
 8012a98:	6983      	ldr	r3, [r0, #24]
 8012a9a:	b90b      	cbnz	r3, 8012aa0 <_puts_r+0x10>
 8012a9c:	f7fe fb94 	bl	80111c8 <__sinit>
 8012aa0:	69ab      	ldr	r3, [r5, #24]
 8012aa2:	68ac      	ldr	r4, [r5, #8]
 8012aa4:	b913      	cbnz	r3, 8012aac <_puts_r+0x1c>
 8012aa6:	4628      	mov	r0, r5
 8012aa8:	f7fe fb8e 	bl	80111c8 <__sinit>
 8012aac:	4b23      	ldr	r3, [pc, #140]	; (8012b3c <_puts_r+0xac>)
 8012aae:	429c      	cmp	r4, r3
 8012ab0:	d117      	bne.n	8012ae2 <_puts_r+0x52>
 8012ab2:	686c      	ldr	r4, [r5, #4]
 8012ab4:	89a3      	ldrh	r3, [r4, #12]
 8012ab6:	071b      	lsls	r3, r3, #28
 8012ab8:	d51d      	bpl.n	8012af6 <_puts_r+0x66>
 8012aba:	6923      	ldr	r3, [r4, #16]
 8012abc:	b1db      	cbz	r3, 8012af6 <_puts_r+0x66>
 8012abe:	3e01      	subs	r6, #1
 8012ac0:	68a3      	ldr	r3, [r4, #8]
 8012ac2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8012ac6:	3b01      	subs	r3, #1
 8012ac8:	60a3      	str	r3, [r4, #8]
 8012aca:	b9e9      	cbnz	r1, 8012b08 <_puts_r+0x78>
 8012acc:	2b00      	cmp	r3, #0
 8012ace:	da2e      	bge.n	8012b2e <_puts_r+0x9e>
 8012ad0:	4622      	mov	r2, r4
 8012ad2:	210a      	movs	r1, #10
 8012ad4:	4628      	mov	r0, r5
 8012ad6:	f001 fa35 	bl	8013f44 <__swbuf_r>
 8012ada:	3001      	adds	r0, #1
 8012adc:	d011      	beq.n	8012b02 <_puts_r+0x72>
 8012ade:	200a      	movs	r0, #10
 8012ae0:	e011      	b.n	8012b06 <_puts_r+0x76>
 8012ae2:	4b17      	ldr	r3, [pc, #92]	; (8012b40 <_puts_r+0xb0>)
 8012ae4:	429c      	cmp	r4, r3
 8012ae6:	d101      	bne.n	8012aec <_puts_r+0x5c>
 8012ae8:	68ac      	ldr	r4, [r5, #8]
 8012aea:	e7e3      	b.n	8012ab4 <_puts_r+0x24>
 8012aec:	4b15      	ldr	r3, [pc, #84]	; (8012b44 <_puts_r+0xb4>)
 8012aee:	429c      	cmp	r4, r3
 8012af0:	bf08      	it	eq
 8012af2:	68ec      	ldreq	r4, [r5, #12]
 8012af4:	e7de      	b.n	8012ab4 <_puts_r+0x24>
 8012af6:	4621      	mov	r1, r4
 8012af8:	4628      	mov	r0, r5
 8012afa:	f001 fa87 	bl	801400c <__swsetup_r>
 8012afe:	2800      	cmp	r0, #0
 8012b00:	d0dd      	beq.n	8012abe <_puts_r+0x2e>
 8012b02:	f04f 30ff 	mov.w	r0, #4294967295
 8012b06:	bd70      	pop	{r4, r5, r6, pc}
 8012b08:	2b00      	cmp	r3, #0
 8012b0a:	da04      	bge.n	8012b16 <_puts_r+0x86>
 8012b0c:	69a2      	ldr	r2, [r4, #24]
 8012b0e:	429a      	cmp	r2, r3
 8012b10:	dc06      	bgt.n	8012b20 <_puts_r+0x90>
 8012b12:	290a      	cmp	r1, #10
 8012b14:	d004      	beq.n	8012b20 <_puts_r+0x90>
 8012b16:	6823      	ldr	r3, [r4, #0]
 8012b18:	1c5a      	adds	r2, r3, #1
 8012b1a:	6022      	str	r2, [r4, #0]
 8012b1c:	7019      	strb	r1, [r3, #0]
 8012b1e:	e7cf      	b.n	8012ac0 <_puts_r+0x30>
 8012b20:	4622      	mov	r2, r4
 8012b22:	4628      	mov	r0, r5
 8012b24:	f001 fa0e 	bl	8013f44 <__swbuf_r>
 8012b28:	3001      	adds	r0, #1
 8012b2a:	d1c9      	bne.n	8012ac0 <_puts_r+0x30>
 8012b2c:	e7e9      	b.n	8012b02 <_puts_r+0x72>
 8012b2e:	6823      	ldr	r3, [r4, #0]
 8012b30:	200a      	movs	r0, #10
 8012b32:	1c5a      	adds	r2, r3, #1
 8012b34:	6022      	str	r2, [r4, #0]
 8012b36:	7018      	strb	r0, [r3, #0]
 8012b38:	e7e5      	b.n	8012b06 <_puts_r+0x76>
 8012b3a:	bf00      	nop
 8012b3c:	0801653c 	.word	0x0801653c
 8012b40:	0801655c 	.word	0x0801655c
 8012b44:	0801651c 	.word	0x0801651c

08012b48 <puts>:
 8012b48:	4b02      	ldr	r3, [pc, #8]	; (8012b54 <puts+0xc>)
 8012b4a:	4601      	mov	r1, r0
 8012b4c:	6818      	ldr	r0, [r3, #0]
 8012b4e:	f7ff bf9f 	b.w	8012a90 <_puts_r>
 8012b52:	bf00      	nop
 8012b54:	20000034 	.word	0x20000034

08012b58 <lflush>:
 8012b58:	8983      	ldrh	r3, [r0, #12]
 8012b5a:	f003 0309 	and.w	r3, r3, #9
 8012b5e:	2b09      	cmp	r3, #9
 8012b60:	d101      	bne.n	8012b66 <lflush+0xe>
 8012b62:	f7fe badf 	b.w	8011124 <fflush>
 8012b66:	2000      	movs	r0, #0
 8012b68:	4770      	bx	lr
	...

08012b6c <__srefill_r>:
 8012b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012b6e:	460c      	mov	r4, r1
 8012b70:	4605      	mov	r5, r0
 8012b72:	b118      	cbz	r0, 8012b7c <__srefill_r+0x10>
 8012b74:	6983      	ldr	r3, [r0, #24]
 8012b76:	b90b      	cbnz	r3, 8012b7c <__srefill_r+0x10>
 8012b78:	f7fe fb26 	bl	80111c8 <__sinit>
 8012b7c:	4b3c      	ldr	r3, [pc, #240]	; (8012c70 <__srefill_r+0x104>)
 8012b7e:	429c      	cmp	r4, r3
 8012b80:	d10a      	bne.n	8012b98 <__srefill_r+0x2c>
 8012b82:	686c      	ldr	r4, [r5, #4]
 8012b84:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012b88:	2300      	movs	r3, #0
 8012b8a:	6063      	str	r3, [r4, #4]
 8012b8c:	b293      	uxth	r3, r2
 8012b8e:	069e      	lsls	r6, r3, #26
 8012b90:	d50c      	bpl.n	8012bac <__srefill_r+0x40>
 8012b92:	f04f 30ff 	mov.w	r0, #4294967295
 8012b96:	e067      	b.n	8012c68 <__srefill_r+0xfc>
 8012b98:	4b36      	ldr	r3, [pc, #216]	; (8012c74 <__srefill_r+0x108>)
 8012b9a:	429c      	cmp	r4, r3
 8012b9c:	d101      	bne.n	8012ba2 <__srefill_r+0x36>
 8012b9e:	68ac      	ldr	r4, [r5, #8]
 8012ba0:	e7f0      	b.n	8012b84 <__srefill_r+0x18>
 8012ba2:	4b35      	ldr	r3, [pc, #212]	; (8012c78 <__srefill_r+0x10c>)
 8012ba4:	429c      	cmp	r4, r3
 8012ba6:	bf08      	it	eq
 8012ba8:	68ec      	ldreq	r4, [r5, #12]
 8012baa:	e7eb      	b.n	8012b84 <__srefill_r+0x18>
 8012bac:	0758      	lsls	r0, r3, #29
 8012bae:	d449      	bmi.n	8012c44 <__srefill_r+0xd8>
 8012bb0:	06d9      	lsls	r1, r3, #27
 8012bb2:	d405      	bmi.n	8012bc0 <__srefill_r+0x54>
 8012bb4:	2309      	movs	r3, #9
 8012bb6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8012bba:	602b      	str	r3, [r5, #0]
 8012bbc:	81a2      	strh	r2, [r4, #12]
 8012bbe:	e7e8      	b.n	8012b92 <__srefill_r+0x26>
 8012bc0:	071a      	lsls	r2, r3, #28
 8012bc2:	d50b      	bpl.n	8012bdc <__srefill_r+0x70>
 8012bc4:	4621      	mov	r1, r4
 8012bc6:	4628      	mov	r0, r5
 8012bc8:	f7fe fa82 	bl	80110d0 <_fflush_r>
 8012bcc:	2800      	cmp	r0, #0
 8012bce:	d1e0      	bne.n	8012b92 <__srefill_r+0x26>
 8012bd0:	89a3      	ldrh	r3, [r4, #12]
 8012bd2:	60a0      	str	r0, [r4, #8]
 8012bd4:	f023 0308 	bic.w	r3, r3, #8
 8012bd8:	81a3      	strh	r3, [r4, #12]
 8012bda:	61a0      	str	r0, [r4, #24]
 8012bdc:	89a3      	ldrh	r3, [r4, #12]
 8012bde:	f043 0304 	orr.w	r3, r3, #4
 8012be2:	81a3      	strh	r3, [r4, #12]
 8012be4:	6923      	ldr	r3, [r4, #16]
 8012be6:	b91b      	cbnz	r3, 8012bf0 <__srefill_r+0x84>
 8012be8:	4621      	mov	r1, r4
 8012bea:	4628      	mov	r0, r5
 8012bec:	f7fe fbda 	bl	80113a4 <__smakebuf_r>
 8012bf0:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 8012bf4:	b2be      	uxth	r6, r7
 8012bf6:	07b3      	lsls	r3, r6, #30
 8012bf8:	d00f      	beq.n	8012c1a <__srefill_r+0xae>
 8012bfa:	2301      	movs	r3, #1
 8012bfc:	81a3      	strh	r3, [r4, #12]
 8012bfe:	4b1f      	ldr	r3, [pc, #124]	; (8012c7c <__srefill_r+0x110>)
 8012c00:	491f      	ldr	r1, [pc, #124]	; (8012c80 <__srefill_r+0x114>)
 8012c02:	6818      	ldr	r0, [r3, #0]
 8012c04:	f006 0609 	and.w	r6, r6, #9
 8012c08:	f7fe fb4a 	bl	80112a0 <_fwalk>
 8012c0c:	2e09      	cmp	r6, #9
 8012c0e:	81a7      	strh	r7, [r4, #12]
 8012c10:	d103      	bne.n	8012c1a <__srefill_r+0xae>
 8012c12:	4621      	mov	r1, r4
 8012c14:	4628      	mov	r0, r5
 8012c16:	f7fe f9d5 	bl	8010fc4 <__sflush_r>
 8012c1a:	6922      	ldr	r2, [r4, #16]
 8012c1c:	6022      	str	r2, [r4, #0]
 8012c1e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8012c20:	6963      	ldr	r3, [r4, #20]
 8012c22:	6a21      	ldr	r1, [r4, #32]
 8012c24:	4628      	mov	r0, r5
 8012c26:	47b0      	blx	r6
 8012c28:	2800      	cmp	r0, #0
 8012c2a:	6060      	str	r0, [r4, #4]
 8012c2c:	dc1d      	bgt.n	8012c6a <__srefill_r+0xfe>
 8012c2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012c32:	bf17      	itett	ne
 8012c34:	2200      	movne	r2, #0
 8012c36:	f043 0320 	orreq.w	r3, r3, #32
 8012c3a:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 8012c3e:	6062      	strne	r2, [r4, #4]
 8012c40:	81a3      	strh	r3, [r4, #12]
 8012c42:	e7a6      	b.n	8012b92 <__srefill_r+0x26>
 8012c44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012c46:	2900      	cmp	r1, #0
 8012c48:	d0cc      	beq.n	8012be4 <__srefill_r+0x78>
 8012c4a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012c4e:	4299      	cmp	r1, r3
 8012c50:	d002      	beq.n	8012c58 <__srefill_r+0xec>
 8012c52:	4628      	mov	r0, r5
 8012c54:	f7fe fbfa 	bl	801144c <_free_r>
 8012c58:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8012c5a:	6063      	str	r3, [r4, #4]
 8012c5c:	2000      	movs	r0, #0
 8012c5e:	6360      	str	r0, [r4, #52]	; 0x34
 8012c60:	2b00      	cmp	r3, #0
 8012c62:	d0bf      	beq.n	8012be4 <__srefill_r+0x78>
 8012c64:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8012c66:	6023      	str	r3, [r4, #0]
 8012c68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012c6a:	2000      	movs	r0, #0
 8012c6c:	e7fc      	b.n	8012c68 <__srefill_r+0xfc>
 8012c6e:	bf00      	nop
 8012c70:	0801653c 	.word	0x0801653c
 8012c74:	0801655c 	.word	0x0801655c
 8012c78:	0801651c 	.word	0x0801651c
 8012c7c:	0801657c 	.word	0x0801657c
 8012c80:	08012b59 	.word	0x08012b59

08012c84 <_sbrk_r>:
 8012c84:	b538      	push	{r3, r4, r5, lr}
 8012c86:	4c06      	ldr	r4, [pc, #24]	; (8012ca0 <_sbrk_r+0x1c>)
 8012c88:	2300      	movs	r3, #0
 8012c8a:	4605      	mov	r5, r0
 8012c8c:	4608      	mov	r0, r1
 8012c8e:	6023      	str	r3, [r4, #0]
 8012c90:	f7fa fbea 	bl	800d468 <_sbrk>
 8012c94:	1c43      	adds	r3, r0, #1
 8012c96:	d102      	bne.n	8012c9e <_sbrk_r+0x1a>
 8012c98:	6823      	ldr	r3, [r4, #0]
 8012c9a:	b103      	cbz	r3, 8012c9e <_sbrk_r+0x1a>
 8012c9c:	602b      	str	r3, [r5, #0]
 8012c9e:	bd38      	pop	{r3, r4, r5, pc}
 8012ca0:	200011f8 	.word	0x200011f8

08012ca4 <iscanf>:
 8012ca4:	b40f      	push	{r0, r1, r2, r3}
 8012ca6:	4b0a      	ldr	r3, [pc, #40]	; (8012cd0 <iscanf+0x2c>)
 8012ca8:	b513      	push	{r0, r1, r4, lr}
 8012caa:	681c      	ldr	r4, [r3, #0]
 8012cac:	b124      	cbz	r4, 8012cb8 <iscanf+0x14>
 8012cae:	69a3      	ldr	r3, [r4, #24]
 8012cb0:	b913      	cbnz	r3, 8012cb8 <iscanf+0x14>
 8012cb2:	4620      	mov	r0, r4
 8012cb4:	f7fe fa88 	bl	80111c8 <__sinit>
 8012cb8:	ab05      	add	r3, sp, #20
 8012cba:	9a04      	ldr	r2, [sp, #16]
 8012cbc:	6861      	ldr	r1, [r4, #4]
 8012cbe:	9301      	str	r3, [sp, #4]
 8012cc0:	4620      	mov	r0, r4
 8012cc2:	f7ff fb57 	bl	8012374 <_vfiscanf_r>
 8012cc6:	b002      	add	sp, #8
 8012cc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012ccc:	b004      	add	sp, #16
 8012cce:	4770      	bx	lr
 8012cd0:	20000034 	.word	0x20000034

08012cd4 <__sccl>:
 8012cd4:	b570      	push	{r4, r5, r6, lr}
 8012cd6:	780b      	ldrb	r3, [r1, #0]
 8012cd8:	2b5e      	cmp	r3, #94	; 0x5e
 8012cda:	bf13      	iteet	ne
 8012cdc:	1c4a      	addne	r2, r1, #1
 8012cde:	1c8a      	addeq	r2, r1, #2
 8012ce0:	784b      	ldrbeq	r3, [r1, #1]
 8012ce2:	2100      	movne	r1, #0
 8012ce4:	bf08      	it	eq
 8012ce6:	2101      	moveq	r1, #1
 8012ce8:	1e44      	subs	r4, r0, #1
 8012cea:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8012cee:	f804 1f01 	strb.w	r1, [r4, #1]!
 8012cf2:	42ac      	cmp	r4, r5
 8012cf4:	d1fb      	bne.n	8012cee <__sccl+0x1a>
 8012cf6:	b913      	cbnz	r3, 8012cfe <__sccl+0x2a>
 8012cf8:	3a01      	subs	r2, #1
 8012cfa:	4610      	mov	r0, r2
 8012cfc:	bd70      	pop	{r4, r5, r6, pc}
 8012cfe:	f081 0401 	eor.w	r4, r1, #1
 8012d02:	54c4      	strb	r4, [r0, r3]
 8012d04:	1c51      	adds	r1, r2, #1
 8012d06:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8012d0a:	2d2d      	cmp	r5, #45	; 0x2d
 8012d0c:	f101 36ff 	add.w	r6, r1, #4294967295
 8012d10:	460a      	mov	r2, r1
 8012d12:	d006      	beq.n	8012d22 <__sccl+0x4e>
 8012d14:	2d5d      	cmp	r5, #93	; 0x5d
 8012d16:	d0f0      	beq.n	8012cfa <__sccl+0x26>
 8012d18:	b90d      	cbnz	r5, 8012d1e <__sccl+0x4a>
 8012d1a:	4632      	mov	r2, r6
 8012d1c:	e7ed      	b.n	8012cfa <__sccl+0x26>
 8012d1e:	462b      	mov	r3, r5
 8012d20:	e7ef      	b.n	8012d02 <__sccl+0x2e>
 8012d22:	780e      	ldrb	r6, [r1, #0]
 8012d24:	2e5d      	cmp	r6, #93	; 0x5d
 8012d26:	d0fa      	beq.n	8012d1e <__sccl+0x4a>
 8012d28:	42b3      	cmp	r3, r6
 8012d2a:	dcf8      	bgt.n	8012d1e <__sccl+0x4a>
 8012d2c:	3301      	adds	r3, #1
 8012d2e:	429e      	cmp	r6, r3
 8012d30:	54c4      	strb	r4, [r0, r3]
 8012d32:	dcfb      	bgt.n	8012d2c <__sccl+0x58>
 8012d34:	3102      	adds	r1, #2
 8012d36:	e7e6      	b.n	8012d06 <__sccl+0x32>

08012d38 <setbuf>:
 8012d38:	2900      	cmp	r1, #0
 8012d3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012d3e:	bf0c      	ite	eq
 8012d40:	2202      	moveq	r2, #2
 8012d42:	2200      	movne	r2, #0
 8012d44:	f000 b800 	b.w	8012d48 <setvbuf>

08012d48 <setvbuf>:
 8012d48:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012d4c:	461d      	mov	r5, r3
 8012d4e:	4b51      	ldr	r3, [pc, #324]	; (8012e94 <setvbuf+0x14c>)
 8012d50:	681e      	ldr	r6, [r3, #0]
 8012d52:	4604      	mov	r4, r0
 8012d54:	460f      	mov	r7, r1
 8012d56:	4690      	mov	r8, r2
 8012d58:	b126      	cbz	r6, 8012d64 <setvbuf+0x1c>
 8012d5a:	69b3      	ldr	r3, [r6, #24]
 8012d5c:	b913      	cbnz	r3, 8012d64 <setvbuf+0x1c>
 8012d5e:	4630      	mov	r0, r6
 8012d60:	f7fe fa32 	bl	80111c8 <__sinit>
 8012d64:	4b4c      	ldr	r3, [pc, #304]	; (8012e98 <setvbuf+0x150>)
 8012d66:	429c      	cmp	r4, r3
 8012d68:	d152      	bne.n	8012e10 <setvbuf+0xc8>
 8012d6a:	6874      	ldr	r4, [r6, #4]
 8012d6c:	f1b8 0f02 	cmp.w	r8, #2
 8012d70:	d006      	beq.n	8012d80 <setvbuf+0x38>
 8012d72:	f1b8 0f01 	cmp.w	r8, #1
 8012d76:	f200 8089 	bhi.w	8012e8c <setvbuf+0x144>
 8012d7a:	2d00      	cmp	r5, #0
 8012d7c:	f2c0 8086 	blt.w	8012e8c <setvbuf+0x144>
 8012d80:	4621      	mov	r1, r4
 8012d82:	4630      	mov	r0, r6
 8012d84:	f7fe f9a4 	bl	80110d0 <_fflush_r>
 8012d88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012d8a:	b141      	cbz	r1, 8012d9e <setvbuf+0x56>
 8012d8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012d90:	4299      	cmp	r1, r3
 8012d92:	d002      	beq.n	8012d9a <setvbuf+0x52>
 8012d94:	4630      	mov	r0, r6
 8012d96:	f7fe fb59 	bl	801144c <_free_r>
 8012d9a:	2300      	movs	r3, #0
 8012d9c:	6363      	str	r3, [r4, #52]	; 0x34
 8012d9e:	2300      	movs	r3, #0
 8012da0:	61a3      	str	r3, [r4, #24]
 8012da2:	6063      	str	r3, [r4, #4]
 8012da4:	89a3      	ldrh	r3, [r4, #12]
 8012da6:	061b      	lsls	r3, r3, #24
 8012da8:	d503      	bpl.n	8012db2 <setvbuf+0x6a>
 8012daa:	6921      	ldr	r1, [r4, #16]
 8012dac:	4630      	mov	r0, r6
 8012dae:	f7fe fb4d 	bl	801144c <_free_r>
 8012db2:	89a3      	ldrh	r3, [r4, #12]
 8012db4:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8012db8:	f023 0303 	bic.w	r3, r3, #3
 8012dbc:	f1b8 0f02 	cmp.w	r8, #2
 8012dc0:	81a3      	strh	r3, [r4, #12]
 8012dc2:	d05d      	beq.n	8012e80 <setvbuf+0x138>
 8012dc4:	ab01      	add	r3, sp, #4
 8012dc6:	466a      	mov	r2, sp
 8012dc8:	4621      	mov	r1, r4
 8012dca:	4630      	mov	r0, r6
 8012dcc:	f7fe fac6 	bl	801135c <__swhatbuf_r>
 8012dd0:	89a3      	ldrh	r3, [r4, #12]
 8012dd2:	4318      	orrs	r0, r3
 8012dd4:	81a0      	strh	r0, [r4, #12]
 8012dd6:	bb2d      	cbnz	r5, 8012e24 <setvbuf+0xdc>
 8012dd8:	9d00      	ldr	r5, [sp, #0]
 8012dda:	4628      	mov	r0, r5
 8012ddc:	f002 fb54 	bl	8015488 <malloc>
 8012de0:	4607      	mov	r7, r0
 8012de2:	2800      	cmp	r0, #0
 8012de4:	d14e      	bne.n	8012e84 <setvbuf+0x13c>
 8012de6:	f8dd 9000 	ldr.w	r9, [sp]
 8012dea:	45a9      	cmp	r9, r5
 8012dec:	d13c      	bne.n	8012e68 <setvbuf+0x120>
 8012dee:	f04f 30ff 	mov.w	r0, #4294967295
 8012df2:	89a3      	ldrh	r3, [r4, #12]
 8012df4:	f043 0302 	orr.w	r3, r3, #2
 8012df8:	81a3      	strh	r3, [r4, #12]
 8012dfa:	2300      	movs	r3, #0
 8012dfc:	60a3      	str	r3, [r4, #8]
 8012dfe:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012e02:	6023      	str	r3, [r4, #0]
 8012e04:	6123      	str	r3, [r4, #16]
 8012e06:	2301      	movs	r3, #1
 8012e08:	6163      	str	r3, [r4, #20]
 8012e0a:	b003      	add	sp, #12
 8012e0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012e10:	4b22      	ldr	r3, [pc, #136]	; (8012e9c <setvbuf+0x154>)
 8012e12:	429c      	cmp	r4, r3
 8012e14:	d101      	bne.n	8012e1a <setvbuf+0xd2>
 8012e16:	68b4      	ldr	r4, [r6, #8]
 8012e18:	e7a8      	b.n	8012d6c <setvbuf+0x24>
 8012e1a:	4b21      	ldr	r3, [pc, #132]	; (8012ea0 <setvbuf+0x158>)
 8012e1c:	429c      	cmp	r4, r3
 8012e1e:	bf08      	it	eq
 8012e20:	68f4      	ldreq	r4, [r6, #12]
 8012e22:	e7a3      	b.n	8012d6c <setvbuf+0x24>
 8012e24:	2f00      	cmp	r7, #0
 8012e26:	d0d8      	beq.n	8012dda <setvbuf+0x92>
 8012e28:	69b3      	ldr	r3, [r6, #24]
 8012e2a:	b913      	cbnz	r3, 8012e32 <setvbuf+0xea>
 8012e2c:	4630      	mov	r0, r6
 8012e2e:	f7fe f9cb 	bl	80111c8 <__sinit>
 8012e32:	f1b8 0f01 	cmp.w	r8, #1
 8012e36:	bf08      	it	eq
 8012e38:	89a3      	ldrheq	r3, [r4, #12]
 8012e3a:	6027      	str	r7, [r4, #0]
 8012e3c:	bf04      	itt	eq
 8012e3e:	f043 0301 	orreq.w	r3, r3, #1
 8012e42:	81a3      	strheq	r3, [r4, #12]
 8012e44:	89a3      	ldrh	r3, [r4, #12]
 8012e46:	f013 0008 	ands.w	r0, r3, #8
 8012e4a:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8012e4e:	d01b      	beq.n	8012e88 <setvbuf+0x140>
 8012e50:	f013 0001 	ands.w	r0, r3, #1
 8012e54:	bf18      	it	ne
 8012e56:	426d      	negne	r5, r5
 8012e58:	f04f 0300 	mov.w	r3, #0
 8012e5c:	bf1d      	ittte	ne
 8012e5e:	60a3      	strne	r3, [r4, #8]
 8012e60:	61a5      	strne	r5, [r4, #24]
 8012e62:	4618      	movne	r0, r3
 8012e64:	60a5      	streq	r5, [r4, #8]
 8012e66:	e7d0      	b.n	8012e0a <setvbuf+0xc2>
 8012e68:	4648      	mov	r0, r9
 8012e6a:	f002 fb0d 	bl	8015488 <malloc>
 8012e6e:	4607      	mov	r7, r0
 8012e70:	2800      	cmp	r0, #0
 8012e72:	d0bc      	beq.n	8012dee <setvbuf+0xa6>
 8012e74:	89a3      	ldrh	r3, [r4, #12]
 8012e76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012e7a:	81a3      	strh	r3, [r4, #12]
 8012e7c:	464d      	mov	r5, r9
 8012e7e:	e7d3      	b.n	8012e28 <setvbuf+0xe0>
 8012e80:	2000      	movs	r0, #0
 8012e82:	e7b6      	b.n	8012df2 <setvbuf+0xaa>
 8012e84:	46a9      	mov	r9, r5
 8012e86:	e7f5      	b.n	8012e74 <setvbuf+0x12c>
 8012e88:	60a0      	str	r0, [r4, #8]
 8012e8a:	e7be      	b.n	8012e0a <setvbuf+0xc2>
 8012e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8012e90:	e7bb      	b.n	8012e0a <setvbuf+0xc2>
 8012e92:	bf00      	nop
 8012e94:	20000034 	.word	0x20000034
 8012e98:	0801653c 	.word	0x0801653c
 8012e9c:	0801655c 	.word	0x0801655c
 8012ea0:	0801651c 	.word	0x0801651c

08012ea4 <nanf>:
 8012ea4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8012eac <nanf+0x8>
 8012ea8:	4770      	bx	lr
 8012eaa:	bf00      	nop
 8012eac:	7fc00000 	.word	0x7fc00000

08012eb0 <siprintf>:
 8012eb0:	b40e      	push	{r1, r2, r3}
 8012eb2:	b500      	push	{lr}
 8012eb4:	b09c      	sub	sp, #112	; 0x70
 8012eb6:	ab1d      	add	r3, sp, #116	; 0x74
 8012eb8:	9002      	str	r0, [sp, #8]
 8012eba:	9006      	str	r0, [sp, #24]
 8012ebc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8012ec0:	4809      	ldr	r0, [pc, #36]	; (8012ee8 <siprintf+0x38>)
 8012ec2:	9107      	str	r1, [sp, #28]
 8012ec4:	9104      	str	r1, [sp, #16]
 8012ec6:	4909      	ldr	r1, [pc, #36]	; (8012eec <siprintf+0x3c>)
 8012ec8:	f853 2b04 	ldr.w	r2, [r3], #4
 8012ecc:	9105      	str	r1, [sp, #20]
 8012ece:	6800      	ldr	r0, [r0, #0]
 8012ed0:	9301      	str	r3, [sp, #4]
 8012ed2:	a902      	add	r1, sp, #8
 8012ed4:	f002 ff9a 	bl	8015e0c <_svfiprintf_r>
 8012ed8:	9b02      	ldr	r3, [sp, #8]
 8012eda:	2200      	movs	r2, #0
 8012edc:	701a      	strb	r2, [r3, #0]
 8012ede:	b01c      	add	sp, #112	; 0x70
 8012ee0:	f85d eb04 	ldr.w	lr, [sp], #4
 8012ee4:	b003      	add	sp, #12
 8012ee6:	4770      	bx	lr
 8012ee8:	20000034 	.word	0x20000034
 8012eec:	ffff0208 	.word	0xffff0208

08012ef0 <__sread>:
 8012ef0:	b510      	push	{r4, lr}
 8012ef2:	460c      	mov	r4, r1
 8012ef4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012ef8:	f003 f8b6 	bl	8016068 <_read_r>
 8012efc:	2800      	cmp	r0, #0
 8012efe:	bfab      	itete	ge
 8012f00:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012f02:	89a3      	ldrhlt	r3, [r4, #12]
 8012f04:	181b      	addge	r3, r3, r0
 8012f06:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012f0a:	bfac      	ite	ge
 8012f0c:	6563      	strge	r3, [r4, #84]	; 0x54
 8012f0e:	81a3      	strhlt	r3, [r4, #12]
 8012f10:	bd10      	pop	{r4, pc}

08012f12 <__swrite>:
 8012f12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012f16:	461f      	mov	r7, r3
 8012f18:	898b      	ldrh	r3, [r1, #12]
 8012f1a:	05db      	lsls	r3, r3, #23
 8012f1c:	4605      	mov	r5, r0
 8012f1e:	460c      	mov	r4, r1
 8012f20:	4616      	mov	r6, r2
 8012f22:	d505      	bpl.n	8012f30 <__swrite+0x1e>
 8012f24:	2302      	movs	r3, #2
 8012f26:	2200      	movs	r2, #0
 8012f28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012f2c:	f002 fa9a 	bl	8015464 <_lseek_r>
 8012f30:	89a3      	ldrh	r3, [r4, #12]
 8012f32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012f36:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012f3a:	81a3      	strh	r3, [r4, #12]
 8012f3c:	4632      	mov	r2, r6
 8012f3e:	463b      	mov	r3, r7
 8012f40:	4628      	mov	r0, r5
 8012f42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012f46:	f001 b84f 	b.w	8013fe8 <_write_r>

08012f4a <__sseek>:
 8012f4a:	b510      	push	{r4, lr}
 8012f4c:	460c      	mov	r4, r1
 8012f4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012f52:	f002 fa87 	bl	8015464 <_lseek_r>
 8012f56:	1c43      	adds	r3, r0, #1
 8012f58:	89a3      	ldrh	r3, [r4, #12]
 8012f5a:	bf15      	itete	ne
 8012f5c:	6560      	strne	r0, [r4, #84]	; 0x54
 8012f5e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8012f62:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8012f66:	81a3      	strheq	r3, [r4, #12]
 8012f68:	bf18      	it	ne
 8012f6a:	81a3      	strhne	r3, [r4, #12]
 8012f6c:	bd10      	pop	{r4, pc}

08012f6e <__sclose>:
 8012f6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012f72:	f001 b8b9 	b.w	80140e8 <_close_r>

08012f76 <sulp>:
 8012f76:	b570      	push	{r4, r5, r6, lr}
 8012f78:	4604      	mov	r4, r0
 8012f7a:	460d      	mov	r5, r1
 8012f7c:	ec45 4b10 	vmov	d0, r4, r5
 8012f80:	4616      	mov	r6, r2
 8012f82:	f002 fd81 	bl	8015a88 <__ulp>
 8012f86:	ec51 0b10 	vmov	r0, r1, d0
 8012f8a:	b17e      	cbz	r6, 8012fac <sulp+0x36>
 8012f8c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8012f90:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8012f94:	2b00      	cmp	r3, #0
 8012f96:	dd09      	ble.n	8012fac <sulp+0x36>
 8012f98:	051b      	lsls	r3, r3, #20
 8012f9a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8012f9e:	2400      	movs	r4, #0
 8012fa0:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8012fa4:	4622      	mov	r2, r4
 8012fa6:	462b      	mov	r3, r5
 8012fa8:	f7f5 fa5e 	bl	8008468 <__aeabi_dmul>
 8012fac:	bd70      	pop	{r4, r5, r6, pc}
	...

08012fb0 <_strtod_l>:
 8012fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012fb4:	461f      	mov	r7, r3
 8012fb6:	b0a1      	sub	sp, #132	; 0x84
 8012fb8:	2300      	movs	r3, #0
 8012fba:	4681      	mov	r9, r0
 8012fbc:	4638      	mov	r0, r7
 8012fbe:	460e      	mov	r6, r1
 8012fc0:	9217      	str	r2, [sp, #92]	; 0x5c
 8012fc2:	931c      	str	r3, [sp, #112]	; 0x70
 8012fc4:	f002 fa3e 	bl	8015444 <__localeconv_l>
 8012fc8:	4680      	mov	r8, r0
 8012fca:	6800      	ldr	r0, [r0, #0]
 8012fcc:	f7f5 f838 	bl	8008040 <strlen>
 8012fd0:	f04f 0a00 	mov.w	sl, #0
 8012fd4:	4604      	mov	r4, r0
 8012fd6:	f04f 0b00 	mov.w	fp, #0
 8012fda:	961b      	str	r6, [sp, #108]	; 0x6c
 8012fdc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012fde:	781a      	ldrb	r2, [r3, #0]
 8012fe0:	2a0d      	cmp	r2, #13
 8012fe2:	d832      	bhi.n	801304a <_strtod_l+0x9a>
 8012fe4:	2a09      	cmp	r2, #9
 8012fe6:	d236      	bcs.n	8013056 <_strtod_l+0xa6>
 8012fe8:	2a00      	cmp	r2, #0
 8012fea:	d03e      	beq.n	801306a <_strtod_l+0xba>
 8012fec:	2300      	movs	r3, #0
 8012fee:	930d      	str	r3, [sp, #52]	; 0x34
 8012ff0:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8012ff2:	782b      	ldrb	r3, [r5, #0]
 8012ff4:	2b30      	cmp	r3, #48	; 0x30
 8012ff6:	f040 80ac 	bne.w	8013152 <_strtod_l+0x1a2>
 8012ffa:	786b      	ldrb	r3, [r5, #1]
 8012ffc:	2b58      	cmp	r3, #88	; 0x58
 8012ffe:	d001      	beq.n	8013004 <_strtod_l+0x54>
 8013000:	2b78      	cmp	r3, #120	; 0x78
 8013002:	d167      	bne.n	80130d4 <_strtod_l+0x124>
 8013004:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013006:	9301      	str	r3, [sp, #4]
 8013008:	ab1c      	add	r3, sp, #112	; 0x70
 801300a:	9300      	str	r3, [sp, #0]
 801300c:	9702      	str	r7, [sp, #8]
 801300e:	ab1d      	add	r3, sp, #116	; 0x74
 8013010:	4a88      	ldr	r2, [pc, #544]	; (8013234 <_strtod_l+0x284>)
 8013012:	a91b      	add	r1, sp, #108	; 0x6c
 8013014:	4648      	mov	r0, r9
 8013016:	f001 ff1c 	bl	8014e52 <__gethex>
 801301a:	f010 0407 	ands.w	r4, r0, #7
 801301e:	4606      	mov	r6, r0
 8013020:	d005      	beq.n	801302e <_strtod_l+0x7e>
 8013022:	2c06      	cmp	r4, #6
 8013024:	d12b      	bne.n	801307e <_strtod_l+0xce>
 8013026:	3501      	adds	r5, #1
 8013028:	2300      	movs	r3, #0
 801302a:	951b      	str	r5, [sp, #108]	; 0x6c
 801302c:	930d      	str	r3, [sp, #52]	; 0x34
 801302e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013030:	2b00      	cmp	r3, #0
 8013032:	f040 859a 	bne.w	8013b6a <_strtod_l+0xbba>
 8013036:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013038:	b1e3      	cbz	r3, 8013074 <_strtod_l+0xc4>
 801303a:	4652      	mov	r2, sl
 801303c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8013040:	ec43 2b10 	vmov	d0, r2, r3
 8013044:	b021      	add	sp, #132	; 0x84
 8013046:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801304a:	2a2b      	cmp	r2, #43	; 0x2b
 801304c:	d015      	beq.n	801307a <_strtod_l+0xca>
 801304e:	2a2d      	cmp	r2, #45	; 0x2d
 8013050:	d004      	beq.n	801305c <_strtod_l+0xac>
 8013052:	2a20      	cmp	r2, #32
 8013054:	d1ca      	bne.n	8012fec <_strtod_l+0x3c>
 8013056:	3301      	adds	r3, #1
 8013058:	931b      	str	r3, [sp, #108]	; 0x6c
 801305a:	e7bf      	b.n	8012fdc <_strtod_l+0x2c>
 801305c:	2201      	movs	r2, #1
 801305e:	920d      	str	r2, [sp, #52]	; 0x34
 8013060:	1c5a      	adds	r2, r3, #1
 8013062:	921b      	str	r2, [sp, #108]	; 0x6c
 8013064:	785b      	ldrb	r3, [r3, #1]
 8013066:	2b00      	cmp	r3, #0
 8013068:	d1c2      	bne.n	8012ff0 <_strtod_l+0x40>
 801306a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801306c:	961b      	str	r6, [sp, #108]	; 0x6c
 801306e:	2b00      	cmp	r3, #0
 8013070:	f040 8579 	bne.w	8013b66 <_strtod_l+0xbb6>
 8013074:	4652      	mov	r2, sl
 8013076:	465b      	mov	r3, fp
 8013078:	e7e2      	b.n	8013040 <_strtod_l+0x90>
 801307a:	2200      	movs	r2, #0
 801307c:	e7ef      	b.n	801305e <_strtod_l+0xae>
 801307e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8013080:	b13a      	cbz	r2, 8013092 <_strtod_l+0xe2>
 8013082:	2135      	movs	r1, #53	; 0x35
 8013084:	a81e      	add	r0, sp, #120	; 0x78
 8013086:	f002 fdf7 	bl	8015c78 <__copybits>
 801308a:	991c      	ldr	r1, [sp, #112]	; 0x70
 801308c:	4648      	mov	r0, r9
 801308e:	f002 fa64 	bl	801555a <_Bfree>
 8013092:	3c01      	subs	r4, #1
 8013094:	2c04      	cmp	r4, #4
 8013096:	d806      	bhi.n	80130a6 <_strtod_l+0xf6>
 8013098:	e8df f004 	tbb	[pc, r4]
 801309c:	1714030a 	.word	0x1714030a
 80130a0:	0a          	.byte	0x0a
 80130a1:	00          	.byte	0x00
 80130a2:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 80130a6:	0730      	lsls	r0, r6, #28
 80130a8:	d5c1      	bpl.n	801302e <_strtod_l+0x7e>
 80130aa:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80130ae:	e7be      	b.n	801302e <_strtod_l+0x7e>
 80130b0:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 80130b4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80130b6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80130ba:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80130be:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80130c2:	e7f0      	b.n	80130a6 <_strtod_l+0xf6>
 80130c4:	f8df b170 	ldr.w	fp, [pc, #368]	; 8013238 <_strtod_l+0x288>
 80130c8:	e7ed      	b.n	80130a6 <_strtod_l+0xf6>
 80130ca:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80130ce:	f04f 3aff 	mov.w	sl, #4294967295
 80130d2:	e7e8      	b.n	80130a6 <_strtod_l+0xf6>
 80130d4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80130d6:	1c5a      	adds	r2, r3, #1
 80130d8:	921b      	str	r2, [sp, #108]	; 0x6c
 80130da:	785b      	ldrb	r3, [r3, #1]
 80130dc:	2b30      	cmp	r3, #48	; 0x30
 80130de:	d0f9      	beq.n	80130d4 <_strtod_l+0x124>
 80130e0:	2b00      	cmp	r3, #0
 80130e2:	d0a4      	beq.n	801302e <_strtod_l+0x7e>
 80130e4:	2301      	movs	r3, #1
 80130e6:	2500      	movs	r5, #0
 80130e8:	9306      	str	r3, [sp, #24]
 80130ea:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80130ec:	9308      	str	r3, [sp, #32]
 80130ee:	9507      	str	r5, [sp, #28]
 80130f0:	9505      	str	r5, [sp, #20]
 80130f2:	220a      	movs	r2, #10
 80130f4:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80130f6:	7807      	ldrb	r7, [r0, #0]
 80130f8:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 80130fc:	b2d9      	uxtb	r1, r3
 80130fe:	2909      	cmp	r1, #9
 8013100:	d929      	bls.n	8013156 <_strtod_l+0x1a6>
 8013102:	4622      	mov	r2, r4
 8013104:	f8d8 1000 	ldr.w	r1, [r8]
 8013108:	f002 ffc0 	bl	801608c <strncmp>
 801310c:	2800      	cmp	r0, #0
 801310e:	d031      	beq.n	8013174 <_strtod_l+0x1c4>
 8013110:	2000      	movs	r0, #0
 8013112:	9c05      	ldr	r4, [sp, #20]
 8013114:	9004      	str	r0, [sp, #16]
 8013116:	463b      	mov	r3, r7
 8013118:	4602      	mov	r2, r0
 801311a:	2b65      	cmp	r3, #101	; 0x65
 801311c:	d001      	beq.n	8013122 <_strtod_l+0x172>
 801311e:	2b45      	cmp	r3, #69	; 0x45
 8013120:	d114      	bne.n	801314c <_strtod_l+0x19c>
 8013122:	b924      	cbnz	r4, 801312e <_strtod_l+0x17e>
 8013124:	b910      	cbnz	r0, 801312c <_strtod_l+0x17c>
 8013126:	9b06      	ldr	r3, [sp, #24]
 8013128:	2b00      	cmp	r3, #0
 801312a:	d09e      	beq.n	801306a <_strtod_l+0xba>
 801312c:	2400      	movs	r4, #0
 801312e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8013130:	1c73      	adds	r3, r6, #1
 8013132:	931b      	str	r3, [sp, #108]	; 0x6c
 8013134:	7873      	ldrb	r3, [r6, #1]
 8013136:	2b2b      	cmp	r3, #43	; 0x2b
 8013138:	d078      	beq.n	801322c <_strtod_l+0x27c>
 801313a:	2b2d      	cmp	r3, #45	; 0x2d
 801313c:	d070      	beq.n	8013220 <_strtod_l+0x270>
 801313e:	f04f 0c00 	mov.w	ip, #0
 8013142:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8013146:	2f09      	cmp	r7, #9
 8013148:	d97c      	bls.n	8013244 <_strtod_l+0x294>
 801314a:	961b      	str	r6, [sp, #108]	; 0x6c
 801314c:	f04f 0e00 	mov.w	lr, #0
 8013150:	e09a      	b.n	8013288 <_strtod_l+0x2d8>
 8013152:	2300      	movs	r3, #0
 8013154:	e7c7      	b.n	80130e6 <_strtod_l+0x136>
 8013156:	9905      	ldr	r1, [sp, #20]
 8013158:	2908      	cmp	r1, #8
 801315a:	bfdd      	ittte	le
 801315c:	9907      	ldrle	r1, [sp, #28]
 801315e:	fb02 3301 	mlale	r3, r2, r1, r3
 8013162:	9307      	strle	r3, [sp, #28]
 8013164:	fb02 3505 	mlagt	r5, r2, r5, r3
 8013168:	9b05      	ldr	r3, [sp, #20]
 801316a:	3001      	adds	r0, #1
 801316c:	3301      	adds	r3, #1
 801316e:	9305      	str	r3, [sp, #20]
 8013170:	901b      	str	r0, [sp, #108]	; 0x6c
 8013172:	e7bf      	b.n	80130f4 <_strtod_l+0x144>
 8013174:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013176:	191a      	adds	r2, r3, r4
 8013178:	921b      	str	r2, [sp, #108]	; 0x6c
 801317a:	9a05      	ldr	r2, [sp, #20]
 801317c:	5d1b      	ldrb	r3, [r3, r4]
 801317e:	2a00      	cmp	r2, #0
 8013180:	d037      	beq.n	80131f2 <_strtod_l+0x242>
 8013182:	9c05      	ldr	r4, [sp, #20]
 8013184:	4602      	mov	r2, r0
 8013186:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 801318a:	2909      	cmp	r1, #9
 801318c:	d913      	bls.n	80131b6 <_strtod_l+0x206>
 801318e:	2101      	movs	r1, #1
 8013190:	9104      	str	r1, [sp, #16]
 8013192:	e7c2      	b.n	801311a <_strtod_l+0x16a>
 8013194:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013196:	1c5a      	adds	r2, r3, #1
 8013198:	921b      	str	r2, [sp, #108]	; 0x6c
 801319a:	785b      	ldrb	r3, [r3, #1]
 801319c:	3001      	adds	r0, #1
 801319e:	2b30      	cmp	r3, #48	; 0x30
 80131a0:	d0f8      	beq.n	8013194 <_strtod_l+0x1e4>
 80131a2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80131a6:	2a08      	cmp	r2, #8
 80131a8:	f200 84e4 	bhi.w	8013b74 <_strtod_l+0xbc4>
 80131ac:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80131ae:	9208      	str	r2, [sp, #32]
 80131b0:	4602      	mov	r2, r0
 80131b2:	2000      	movs	r0, #0
 80131b4:	4604      	mov	r4, r0
 80131b6:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 80131ba:	f100 0101 	add.w	r1, r0, #1
 80131be:	d012      	beq.n	80131e6 <_strtod_l+0x236>
 80131c0:	440a      	add	r2, r1
 80131c2:	eb00 0c04 	add.w	ip, r0, r4
 80131c6:	4621      	mov	r1, r4
 80131c8:	270a      	movs	r7, #10
 80131ca:	458c      	cmp	ip, r1
 80131cc:	d113      	bne.n	80131f6 <_strtod_l+0x246>
 80131ce:	1821      	adds	r1, r4, r0
 80131d0:	2908      	cmp	r1, #8
 80131d2:	f104 0401 	add.w	r4, r4, #1
 80131d6:	4404      	add	r4, r0
 80131d8:	dc19      	bgt.n	801320e <_strtod_l+0x25e>
 80131da:	9b07      	ldr	r3, [sp, #28]
 80131dc:	210a      	movs	r1, #10
 80131de:	fb01 e303 	mla	r3, r1, r3, lr
 80131e2:	9307      	str	r3, [sp, #28]
 80131e4:	2100      	movs	r1, #0
 80131e6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80131e8:	1c58      	adds	r0, r3, #1
 80131ea:	901b      	str	r0, [sp, #108]	; 0x6c
 80131ec:	785b      	ldrb	r3, [r3, #1]
 80131ee:	4608      	mov	r0, r1
 80131f0:	e7c9      	b.n	8013186 <_strtod_l+0x1d6>
 80131f2:	9805      	ldr	r0, [sp, #20]
 80131f4:	e7d3      	b.n	801319e <_strtod_l+0x1ee>
 80131f6:	2908      	cmp	r1, #8
 80131f8:	f101 0101 	add.w	r1, r1, #1
 80131fc:	dc03      	bgt.n	8013206 <_strtod_l+0x256>
 80131fe:	9b07      	ldr	r3, [sp, #28]
 8013200:	437b      	muls	r3, r7
 8013202:	9307      	str	r3, [sp, #28]
 8013204:	e7e1      	b.n	80131ca <_strtod_l+0x21a>
 8013206:	2910      	cmp	r1, #16
 8013208:	bfd8      	it	le
 801320a:	437d      	mulle	r5, r7
 801320c:	e7dd      	b.n	80131ca <_strtod_l+0x21a>
 801320e:	2c10      	cmp	r4, #16
 8013210:	bfdc      	itt	le
 8013212:	210a      	movle	r1, #10
 8013214:	fb01 e505 	mlale	r5, r1, r5, lr
 8013218:	e7e4      	b.n	80131e4 <_strtod_l+0x234>
 801321a:	2301      	movs	r3, #1
 801321c:	9304      	str	r3, [sp, #16]
 801321e:	e781      	b.n	8013124 <_strtod_l+0x174>
 8013220:	f04f 0c01 	mov.w	ip, #1
 8013224:	1cb3      	adds	r3, r6, #2
 8013226:	931b      	str	r3, [sp, #108]	; 0x6c
 8013228:	78b3      	ldrb	r3, [r6, #2]
 801322a:	e78a      	b.n	8013142 <_strtod_l+0x192>
 801322c:	f04f 0c00 	mov.w	ip, #0
 8013230:	e7f8      	b.n	8013224 <_strtod_l+0x274>
 8013232:	bf00      	nop
 8013234:	080165e4 	.word	0x080165e4
 8013238:	7ff00000 	.word	0x7ff00000
 801323c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801323e:	1c5f      	adds	r7, r3, #1
 8013240:	971b      	str	r7, [sp, #108]	; 0x6c
 8013242:	785b      	ldrb	r3, [r3, #1]
 8013244:	2b30      	cmp	r3, #48	; 0x30
 8013246:	d0f9      	beq.n	801323c <_strtod_l+0x28c>
 8013248:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 801324c:	2f08      	cmp	r7, #8
 801324e:	f63f af7d 	bhi.w	801314c <_strtod_l+0x19c>
 8013252:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8013256:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013258:	930a      	str	r3, [sp, #40]	; 0x28
 801325a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801325c:	1c5f      	adds	r7, r3, #1
 801325e:	971b      	str	r7, [sp, #108]	; 0x6c
 8013260:	785b      	ldrb	r3, [r3, #1]
 8013262:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8013266:	f1b8 0f09 	cmp.w	r8, #9
 801326a:	d937      	bls.n	80132dc <_strtod_l+0x32c>
 801326c:	990a      	ldr	r1, [sp, #40]	; 0x28
 801326e:	1a7f      	subs	r7, r7, r1
 8013270:	2f08      	cmp	r7, #8
 8013272:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8013276:	dc37      	bgt.n	80132e8 <_strtod_l+0x338>
 8013278:	45be      	cmp	lr, r7
 801327a:	bfa8      	it	ge
 801327c:	46be      	movge	lr, r7
 801327e:	f1bc 0f00 	cmp.w	ip, #0
 8013282:	d001      	beq.n	8013288 <_strtod_l+0x2d8>
 8013284:	f1ce 0e00 	rsb	lr, lr, #0
 8013288:	2c00      	cmp	r4, #0
 801328a:	d151      	bne.n	8013330 <_strtod_l+0x380>
 801328c:	2800      	cmp	r0, #0
 801328e:	f47f aece 	bne.w	801302e <_strtod_l+0x7e>
 8013292:	9a06      	ldr	r2, [sp, #24]
 8013294:	2a00      	cmp	r2, #0
 8013296:	f47f aeca 	bne.w	801302e <_strtod_l+0x7e>
 801329a:	9a04      	ldr	r2, [sp, #16]
 801329c:	2a00      	cmp	r2, #0
 801329e:	f47f aee4 	bne.w	801306a <_strtod_l+0xba>
 80132a2:	2b4e      	cmp	r3, #78	; 0x4e
 80132a4:	d027      	beq.n	80132f6 <_strtod_l+0x346>
 80132a6:	dc21      	bgt.n	80132ec <_strtod_l+0x33c>
 80132a8:	2b49      	cmp	r3, #73	; 0x49
 80132aa:	f47f aede 	bne.w	801306a <_strtod_l+0xba>
 80132ae:	49a0      	ldr	r1, [pc, #640]	; (8013530 <_strtod_l+0x580>)
 80132b0:	a81b      	add	r0, sp, #108	; 0x6c
 80132b2:	f002 f801 	bl	80152b8 <__match>
 80132b6:	2800      	cmp	r0, #0
 80132b8:	f43f aed7 	beq.w	801306a <_strtod_l+0xba>
 80132bc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80132be:	499d      	ldr	r1, [pc, #628]	; (8013534 <_strtod_l+0x584>)
 80132c0:	3b01      	subs	r3, #1
 80132c2:	a81b      	add	r0, sp, #108	; 0x6c
 80132c4:	931b      	str	r3, [sp, #108]	; 0x6c
 80132c6:	f001 fff7 	bl	80152b8 <__match>
 80132ca:	b910      	cbnz	r0, 80132d2 <_strtod_l+0x322>
 80132cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80132ce:	3301      	adds	r3, #1
 80132d0:	931b      	str	r3, [sp, #108]	; 0x6c
 80132d2:	f8df b274 	ldr.w	fp, [pc, #628]	; 8013548 <_strtod_l+0x598>
 80132d6:	f04f 0a00 	mov.w	sl, #0
 80132da:	e6a8      	b.n	801302e <_strtod_l+0x7e>
 80132dc:	210a      	movs	r1, #10
 80132de:	fb01 3e0e 	mla	lr, r1, lr, r3
 80132e2:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80132e6:	e7b8      	b.n	801325a <_strtod_l+0x2aa>
 80132e8:	46be      	mov	lr, r7
 80132ea:	e7c8      	b.n	801327e <_strtod_l+0x2ce>
 80132ec:	2b69      	cmp	r3, #105	; 0x69
 80132ee:	d0de      	beq.n	80132ae <_strtod_l+0x2fe>
 80132f0:	2b6e      	cmp	r3, #110	; 0x6e
 80132f2:	f47f aeba 	bne.w	801306a <_strtod_l+0xba>
 80132f6:	4990      	ldr	r1, [pc, #576]	; (8013538 <_strtod_l+0x588>)
 80132f8:	a81b      	add	r0, sp, #108	; 0x6c
 80132fa:	f001 ffdd 	bl	80152b8 <__match>
 80132fe:	2800      	cmp	r0, #0
 8013300:	f43f aeb3 	beq.w	801306a <_strtod_l+0xba>
 8013304:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013306:	781b      	ldrb	r3, [r3, #0]
 8013308:	2b28      	cmp	r3, #40	; 0x28
 801330a:	d10e      	bne.n	801332a <_strtod_l+0x37a>
 801330c:	aa1e      	add	r2, sp, #120	; 0x78
 801330e:	498b      	ldr	r1, [pc, #556]	; (801353c <_strtod_l+0x58c>)
 8013310:	a81b      	add	r0, sp, #108	; 0x6c
 8013312:	f001 ffe5 	bl	80152e0 <__hexnan>
 8013316:	2805      	cmp	r0, #5
 8013318:	d107      	bne.n	801332a <_strtod_l+0x37a>
 801331a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801331c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8013320:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8013324:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8013328:	e681      	b.n	801302e <_strtod_l+0x7e>
 801332a:	f8df b224 	ldr.w	fp, [pc, #548]	; 8013550 <_strtod_l+0x5a0>
 801332e:	e7d2      	b.n	80132d6 <_strtod_l+0x326>
 8013330:	ebae 0302 	sub.w	r3, lr, r2
 8013334:	9306      	str	r3, [sp, #24]
 8013336:	9b05      	ldr	r3, [sp, #20]
 8013338:	9807      	ldr	r0, [sp, #28]
 801333a:	2b00      	cmp	r3, #0
 801333c:	bf08      	it	eq
 801333e:	4623      	moveq	r3, r4
 8013340:	2c10      	cmp	r4, #16
 8013342:	9305      	str	r3, [sp, #20]
 8013344:	46a0      	mov	r8, r4
 8013346:	bfa8      	it	ge
 8013348:	f04f 0810 	movge.w	r8, #16
 801334c:	f7f5 f812 	bl	8008374 <__aeabi_ui2d>
 8013350:	2c09      	cmp	r4, #9
 8013352:	4682      	mov	sl, r0
 8013354:	468b      	mov	fp, r1
 8013356:	dc13      	bgt.n	8013380 <_strtod_l+0x3d0>
 8013358:	9b06      	ldr	r3, [sp, #24]
 801335a:	2b00      	cmp	r3, #0
 801335c:	f43f ae67 	beq.w	801302e <_strtod_l+0x7e>
 8013360:	9b06      	ldr	r3, [sp, #24]
 8013362:	dd7a      	ble.n	801345a <_strtod_l+0x4aa>
 8013364:	2b16      	cmp	r3, #22
 8013366:	dc61      	bgt.n	801342c <_strtod_l+0x47c>
 8013368:	4a75      	ldr	r2, [pc, #468]	; (8013540 <_strtod_l+0x590>)
 801336a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 801336e:	e9de 0100 	ldrd	r0, r1, [lr]
 8013372:	4652      	mov	r2, sl
 8013374:	465b      	mov	r3, fp
 8013376:	f7f5 f877 	bl	8008468 <__aeabi_dmul>
 801337a:	4682      	mov	sl, r0
 801337c:	468b      	mov	fp, r1
 801337e:	e656      	b.n	801302e <_strtod_l+0x7e>
 8013380:	4b6f      	ldr	r3, [pc, #444]	; (8013540 <_strtod_l+0x590>)
 8013382:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8013386:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 801338a:	f7f5 f86d 	bl	8008468 <__aeabi_dmul>
 801338e:	4606      	mov	r6, r0
 8013390:	4628      	mov	r0, r5
 8013392:	460f      	mov	r7, r1
 8013394:	f7f4 ffee 	bl	8008374 <__aeabi_ui2d>
 8013398:	4602      	mov	r2, r0
 801339a:	460b      	mov	r3, r1
 801339c:	4630      	mov	r0, r6
 801339e:	4639      	mov	r1, r7
 80133a0:	f7f4 feac 	bl	80080fc <__adddf3>
 80133a4:	2c0f      	cmp	r4, #15
 80133a6:	4682      	mov	sl, r0
 80133a8:	468b      	mov	fp, r1
 80133aa:	ddd5      	ble.n	8013358 <_strtod_l+0x3a8>
 80133ac:	9b06      	ldr	r3, [sp, #24]
 80133ae:	eba4 0808 	sub.w	r8, r4, r8
 80133b2:	4498      	add	r8, r3
 80133b4:	f1b8 0f00 	cmp.w	r8, #0
 80133b8:	f340 8096 	ble.w	80134e8 <_strtod_l+0x538>
 80133bc:	f018 030f 	ands.w	r3, r8, #15
 80133c0:	d00a      	beq.n	80133d8 <_strtod_l+0x428>
 80133c2:	495f      	ldr	r1, [pc, #380]	; (8013540 <_strtod_l+0x590>)
 80133c4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80133c8:	4652      	mov	r2, sl
 80133ca:	465b      	mov	r3, fp
 80133cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80133d0:	f7f5 f84a 	bl	8008468 <__aeabi_dmul>
 80133d4:	4682      	mov	sl, r0
 80133d6:	468b      	mov	fp, r1
 80133d8:	f038 080f 	bics.w	r8, r8, #15
 80133dc:	d073      	beq.n	80134c6 <_strtod_l+0x516>
 80133de:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80133e2:	dd47      	ble.n	8013474 <_strtod_l+0x4c4>
 80133e4:	2400      	movs	r4, #0
 80133e6:	46a0      	mov	r8, r4
 80133e8:	9407      	str	r4, [sp, #28]
 80133ea:	9405      	str	r4, [sp, #20]
 80133ec:	2322      	movs	r3, #34	; 0x22
 80133ee:	f8df b158 	ldr.w	fp, [pc, #344]	; 8013548 <_strtod_l+0x598>
 80133f2:	f8c9 3000 	str.w	r3, [r9]
 80133f6:	f04f 0a00 	mov.w	sl, #0
 80133fa:	9b07      	ldr	r3, [sp, #28]
 80133fc:	2b00      	cmp	r3, #0
 80133fe:	f43f ae16 	beq.w	801302e <_strtod_l+0x7e>
 8013402:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013404:	4648      	mov	r0, r9
 8013406:	f002 f8a8 	bl	801555a <_Bfree>
 801340a:	9905      	ldr	r1, [sp, #20]
 801340c:	4648      	mov	r0, r9
 801340e:	f002 f8a4 	bl	801555a <_Bfree>
 8013412:	4641      	mov	r1, r8
 8013414:	4648      	mov	r0, r9
 8013416:	f002 f8a0 	bl	801555a <_Bfree>
 801341a:	9907      	ldr	r1, [sp, #28]
 801341c:	4648      	mov	r0, r9
 801341e:	f002 f89c 	bl	801555a <_Bfree>
 8013422:	4621      	mov	r1, r4
 8013424:	4648      	mov	r0, r9
 8013426:	f002 f898 	bl	801555a <_Bfree>
 801342a:	e600      	b.n	801302e <_strtod_l+0x7e>
 801342c:	9a06      	ldr	r2, [sp, #24]
 801342e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8013432:	4293      	cmp	r3, r2
 8013434:	dbba      	blt.n	80133ac <_strtod_l+0x3fc>
 8013436:	4d42      	ldr	r5, [pc, #264]	; (8013540 <_strtod_l+0x590>)
 8013438:	f1c4 040f 	rsb	r4, r4, #15
 801343c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8013440:	4652      	mov	r2, sl
 8013442:	465b      	mov	r3, fp
 8013444:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013448:	f7f5 f80e 	bl	8008468 <__aeabi_dmul>
 801344c:	9b06      	ldr	r3, [sp, #24]
 801344e:	1b1c      	subs	r4, r3, r4
 8013450:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8013454:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013458:	e78d      	b.n	8013376 <_strtod_l+0x3c6>
 801345a:	f113 0f16 	cmn.w	r3, #22
 801345e:	dba5      	blt.n	80133ac <_strtod_l+0x3fc>
 8013460:	4a37      	ldr	r2, [pc, #220]	; (8013540 <_strtod_l+0x590>)
 8013462:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8013466:	e9d2 2300 	ldrd	r2, r3, [r2]
 801346a:	4650      	mov	r0, sl
 801346c:	4659      	mov	r1, fp
 801346e:	f7f5 f925 	bl	80086bc <__aeabi_ddiv>
 8013472:	e782      	b.n	801337a <_strtod_l+0x3ca>
 8013474:	2300      	movs	r3, #0
 8013476:	4e33      	ldr	r6, [pc, #204]	; (8013544 <_strtod_l+0x594>)
 8013478:	ea4f 1828 	mov.w	r8, r8, asr #4
 801347c:	4650      	mov	r0, sl
 801347e:	4659      	mov	r1, fp
 8013480:	461d      	mov	r5, r3
 8013482:	f1b8 0f01 	cmp.w	r8, #1
 8013486:	dc21      	bgt.n	80134cc <_strtod_l+0x51c>
 8013488:	b10b      	cbz	r3, 801348e <_strtod_l+0x4de>
 801348a:	4682      	mov	sl, r0
 801348c:	468b      	mov	fp, r1
 801348e:	4b2d      	ldr	r3, [pc, #180]	; (8013544 <_strtod_l+0x594>)
 8013490:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8013494:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8013498:	4652      	mov	r2, sl
 801349a:	465b      	mov	r3, fp
 801349c:	e9d5 0100 	ldrd	r0, r1, [r5]
 80134a0:	f7f4 ffe2 	bl	8008468 <__aeabi_dmul>
 80134a4:	4b28      	ldr	r3, [pc, #160]	; (8013548 <_strtod_l+0x598>)
 80134a6:	460a      	mov	r2, r1
 80134a8:	400b      	ands	r3, r1
 80134aa:	4928      	ldr	r1, [pc, #160]	; (801354c <_strtod_l+0x59c>)
 80134ac:	428b      	cmp	r3, r1
 80134ae:	4682      	mov	sl, r0
 80134b0:	d898      	bhi.n	80133e4 <_strtod_l+0x434>
 80134b2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80134b6:	428b      	cmp	r3, r1
 80134b8:	bf86      	itte	hi
 80134ba:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8013554 <_strtod_l+0x5a4>
 80134be:	f04f 3aff 	movhi.w	sl, #4294967295
 80134c2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80134c6:	2300      	movs	r3, #0
 80134c8:	9304      	str	r3, [sp, #16]
 80134ca:	e077      	b.n	80135bc <_strtod_l+0x60c>
 80134cc:	f018 0f01 	tst.w	r8, #1
 80134d0:	d006      	beq.n	80134e0 <_strtod_l+0x530>
 80134d2:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 80134d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134da:	f7f4 ffc5 	bl	8008468 <__aeabi_dmul>
 80134de:	2301      	movs	r3, #1
 80134e0:	3501      	adds	r5, #1
 80134e2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80134e6:	e7cc      	b.n	8013482 <_strtod_l+0x4d2>
 80134e8:	d0ed      	beq.n	80134c6 <_strtod_l+0x516>
 80134ea:	f1c8 0800 	rsb	r8, r8, #0
 80134ee:	f018 020f 	ands.w	r2, r8, #15
 80134f2:	d00a      	beq.n	801350a <_strtod_l+0x55a>
 80134f4:	4b12      	ldr	r3, [pc, #72]	; (8013540 <_strtod_l+0x590>)
 80134f6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80134fa:	4650      	mov	r0, sl
 80134fc:	4659      	mov	r1, fp
 80134fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013502:	f7f5 f8db 	bl	80086bc <__aeabi_ddiv>
 8013506:	4682      	mov	sl, r0
 8013508:	468b      	mov	fp, r1
 801350a:	ea5f 1828 	movs.w	r8, r8, asr #4
 801350e:	d0da      	beq.n	80134c6 <_strtod_l+0x516>
 8013510:	f1b8 0f1f 	cmp.w	r8, #31
 8013514:	dd20      	ble.n	8013558 <_strtod_l+0x5a8>
 8013516:	2400      	movs	r4, #0
 8013518:	46a0      	mov	r8, r4
 801351a:	9407      	str	r4, [sp, #28]
 801351c:	9405      	str	r4, [sp, #20]
 801351e:	2322      	movs	r3, #34	; 0x22
 8013520:	f04f 0a00 	mov.w	sl, #0
 8013524:	f04f 0b00 	mov.w	fp, #0
 8013528:	f8c9 3000 	str.w	r3, [r9]
 801352c:	e765      	b.n	80133fa <_strtod_l+0x44a>
 801352e:	bf00      	nop
 8013530:	08016596 	.word	0x08016596
 8013534:	0801663b 	.word	0x0801663b
 8013538:	0801659e 	.word	0x0801659e
 801353c:	080165f8 	.word	0x080165f8
 8013540:	08016678 	.word	0x08016678
 8013544:	08016650 	.word	0x08016650
 8013548:	7ff00000 	.word	0x7ff00000
 801354c:	7ca00000 	.word	0x7ca00000
 8013550:	fff80000 	.word	0xfff80000
 8013554:	7fefffff 	.word	0x7fefffff
 8013558:	f018 0310 	ands.w	r3, r8, #16
 801355c:	bf18      	it	ne
 801355e:	236a      	movne	r3, #106	; 0x6a
 8013560:	4da0      	ldr	r5, [pc, #640]	; (80137e4 <_strtod_l+0x834>)
 8013562:	9304      	str	r3, [sp, #16]
 8013564:	4650      	mov	r0, sl
 8013566:	4659      	mov	r1, fp
 8013568:	2300      	movs	r3, #0
 801356a:	f1b8 0f00 	cmp.w	r8, #0
 801356e:	f300 810a 	bgt.w	8013786 <_strtod_l+0x7d6>
 8013572:	b10b      	cbz	r3, 8013578 <_strtod_l+0x5c8>
 8013574:	4682      	mov	sl, r0
 8013576:	468b      	mov	fp, r1
 8013578:	9b04      	ldr	r3, [sp, #16]
 801357a:	b1bb      	cbz	r3, 80135ac <_strtod_l+0x5fc>
 801357c:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8013580:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8013584:	2b00      	cmp	r3, #0
 8013586:	4659      	mov	r1, fp
 8013588:	dd10      	ble.n	80135ac <_strtod_l+0x5fc>
 801358a:	2b1f      	cmp	r3, #31
 801358c:	f340 8107 	ble.w	801379e <_strtod_l+0x7ee>
 8013590:	2b34      	cmp	r3, #52	; 0x34
 8013592:	bfde      	ittt	le
 8013594:	3b20      	suble	r3, #32
 8013596:	f04f 32ff 	movle.w	r2, #4294967295
 801359a:	fa02 f303 	lslle.w	r3, r2, r3
 801359e:	f04f 0a00 	mov.w	sl, #0
 80135a2:	bfcc      	ite	gt
 80135a4:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80135a8:	ea03 0b01 	andle.w	fp, r3, r1
 80135ac:	2200      	movs	r2, #0
 80135ae:	2300      	movs	r3, #0
 80135b0:	4650      	mov	r0, sl
 80135b2:	4659      	mov	r1, fp
 80135b4:	f7f5 f9c0 	bl	8008938 <__aeabi_dcmpeq>
 80135b8:	2800      	cmp	r0, #0
 80135ba:	d1ac      	bne.n	8013516 <_strtod_l+0x566>
 80135bc:	9b07      	ldr	r3, [sp, #28]
 80135be:	9300      	str	r3, [sp, #0]
 80135c0:	9a05      	ldr	r2, [sp, #20]
 80135c2:	9908      	ldr	r1, [sp, #32]
 80135c4:	4623      	mov	r3, r4
 80135c6:	4648      	mov	r0, r9
 80135c8:	f002 f819 	bl	80155fe <__s2b>
 80135cc:	9007      	str	r0, [sp, #28]
 80135ce:	2800      	cmp	r0, #0
 80135d0:	f43f af08 	beq.w	80133e4 <_strtod_l+0x434>
 80135d4:	9a06      	ldr	r2, [sp, #24]
 80135d6:	9b06      	ldr	r3, [sp, #24]
 80135d8:	2a00      	cmp	r2, #0
 80135da:	f1c3 0300 	rsb	r3, r3, #0
 80135de:	bfa8      	it	ge
 80135e0:	2300      	movge	r3, #0
 80135e2:	930e      	str	r3, [sp, #56]	; 0x38
 80135e4:	2400      	movs	r4, #0
 80135e6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80135ea:	9316      	str	r3, [sp, #88]	; 0x58
 80135ec:	46a0      	mov	r8, r4
 80135ee:	9b07      	ldr	r3, [sp, #28]
 80135f0:	4648      	mov	r0, r9
 80135f2:	6859      	ldr	r1, [r3, #4]
 80135f4:	f001 ff7d 	bl	80154f2 <_Balloc>
 80135f8:	9005      	str	r0, [sp, #20]
 80135fa:	2800      	cmp	r0, #0
 80135fc:	f43f aef6 	beq.w	80133ec <_strtod_l+0x43c>
 8013600:	9b07      	ldr	r3, [sp, #28]
 8013602:	691a      	ldr	r2, [r3, #16]
 8013604:	3202      	adds	r2, #2
 8013606:	f103 010c 	add.w	r1, r3, #12
 801360a:	0092      	lsls	r2, r2, #2
 801360c:	300c      	adds	r0, #12
 801360e:	f7fd ff09 	bl	8011424 <memcpy>
 8013612:	aa1e      	add	r2, sp, #120	; 0x78
 8013614:	a91d      	add	r1, sp, #116	; 0x74
 8013616:	ec4b ab10 	vmov	d0, sl, fp
 801361a:	4648      	mov	r0, r9
 801361c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8013620:	f002 faa8 	bl	8015b74 <__d2b>
 8013624:	901c      	str	r0, [sp, #112]	; 0x70
 8013626:	2800      	cmp	r0, #0
 8013628:	f43f aee0 	beq.w	80133ec <_strtod_l+0x43c>
 801362c:	2101      	movs	r1, #1
 801362e:	4648      	mov	r0, r9
 8013630:	f002 f871 	bl	8015716 <__i2b>
 8013634:	4680      	mov	r8, r0
 8013636:	2800      	cmp	r0, #0
 8013638:	f43f aed8 	beq.w	80133ec <_strtod_l+0x43c>
 801363c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 801363e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8013640:	2e00      	cmp	r6, #0
 8013642:	bfab      	itete	ge
 8013644:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8013646:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8013648:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 801364a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 801364c:	bfac      	ite	ge
 801364e:	18f7      	addge	r7, r6, r3
 8013650:	1b9d      	sublt	r5, r3, r6
 8013652:	9b04      	ldr	r3, [sp, #16]
 8013654:	1af6      	subs	r6, r6, r3
 8013656:	4416      	add	r6, r2
 8013658:	4b63      	ldr	r3, [pc, #396]	; (80137e8 <_strtod_l+0x838>)
 801365a:	3e01      	subs	r6, #1
 801365c:	429e      	cmp	r6, r3
 801365e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8013662:	f280 80af 	bge.w	80137c4 <_strtod_l+0x814>
 8013666:	1b9b      	subs	r3, r3, r6
 8013668:	2b1f      	cmp	r3, #31
 801366a:	eba2 0203 	sub.w	r2, r2, r3
 801366e:	f04f 0101 	mov.w	r1, #1
 8013672:	f300 809b 	bgt.w	80137ac <_strtod_l+0x7fc>
 8013676:	fa01 f303 	lsl.w	r3, r1, r3
 801367a:	930f      	str	r3, [sp, #60]	; 0x3c
 801367c:	2300      	movs	r3, #0
 801367e:	930a      	str	r3, [sp, #40]	; 0x28
 8013680:	18be      	adds	r6, r7, r2
 8013682:	9b04      	ldr	r3, [sp, #16]
 8013684:	42b7      	cmp	r7, r6
 8013686:	4415      	add	r5, r2
 8013688:	441d      	add	r5, r3
 801368a:	463b      	mov	r3, r7
 801368c:	bfa8      	it	ge
 801368e:	4633      	movge	r3, r6
 8013690:	42ab      	cmp	r3, r5
 8013692:	bfa8      	it	ge
 8013694:	462b      	movge	r3, r5
 8013696:	2b00      	cmp	r3, #0
 8013698:	bfc2      	ittt	gt
 801369a:	1af6      	subgt	r6, r6, r3
 801369c:	1aed      	subgt	r5, r5, r3
 801369e:	1aff      	subgt	r7, r7, r3
 80136a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80136a2:	b1bb      	cbz	r3, 80136d4 <_strtod_l+0x724>
 80136a4:	4641      	mov	r1, r8
 80136a6:	461a      	mov	r2, r3
 80136a8:	4648      	mov	r0, r9
 80136aa:	f002 f8d3 	bl	8015854 <__pow5mult>
 80136ae:	4680      	mov	r8, r0
 80136b0:	2800      	cmp	r0, #0
 80136b2:	f43f ae9b 	beq.w	80133ec <_strtod_l+0x43c>
 80136b6:	4601      	mov	r1, r0
 80136b8:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80136ba:	4648      	mov	r0, r9
 80136bc:	f002 f834 	bl	8015728 <__multiply>
 80136c0:	900c      	str	r0, [sp, #48]	; 0x30
 80136c2:	2800      	cmp	r0, #0
 80136c4:	f43f ae92 	beq.w	80133ec <_strtod_l+0x43c>
 80136c8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80136ca:	4648      	mov	r0, r9
 80136cc:	f001 ff45 	bl	801555a <_Bfree>
 80136d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80136d2:	931c      	str	r3, [sp, #112]	; 0x70
 80136d4:	2e00      	cmp	r6, #0
 80136d6:	dc7a      	bgt.n	80137ce <_strtod_l+0x81e>
 80136d8:	9b06      	ldr	r3, [sp, #24]
 80136da:	2b00      	cmp	r3, #0
 80136dc:	dd08      	ble.n	80136f0 <_strtod_l+0x740>
 80136de:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80136e0:	9905      	ldr	r1, [sp, #20]
 80136e2:	4648      	mov	r0, r9
 80136e4:	f002 f8b6 	bl	8015854 <__pow5mult>
 80136e8:	9005      	str	r0, [sp, #20]
 80136ea:	2800      	cmp	r0, #0
 80136ec:	f43f ae7e 	beq.w	80133ec <_strtod_l+0x43c>
 80136f0:	2d00      	cmp	r5, #0
 80136f2:	dd08      	ble.n	8013706 <_strtod_l+0x756>
 80136f4:	462a      	mov	r2, r5
 80136f6:	9905      	ldr	r1, [sp, #20]
 80136f8:	4648      	mov	r0, r9
 80136fa:	f002 f8f9 	bl	80158f0 <__lshift>
 80136fe:	9005      	str	r0, [sp, #20]
 8013700:	2800      	cmp	r0, #0
 8013702:	f43f ae73 	beq.w	80133ec <_strtod_l+0x43c>
 8013706:	2f00      	cmp	r7, #0
 8013708:	dd08      	ble.n	801371c <_strtod_l+0x76c>
 801370a:	4641      	mov	r1, r8
 801370c:	463a      	mov	r2, r7
 801370e:	4648      	mov	r0, r9
 8013710:	f002 f8ee 	bl	80158f0 <__lshift>
 8013714:	4680      	mov	r8, r0
 8013716:	2800      	cmp	r0, #0
 8013718:	f43f ae68 	beq.w	80133ec <_strtod_l+0x43c>
 801371c:	9a05      	ldr	r2, [sp, #20]
 801371e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013720:	4648      	mov	r0, r9
 8013722:	f002 f953 	bl	80159cc <__mdiff>
 8013726:	4604      	mov	r4, r0
 8013728:	2800      	cmp	r0, #0
 801372a:	f43f ae5f 	beq.w	80133ec <_strtod_l+0x43c>
 801372e:	68c3      	ldr	r3, [r0, #12]
 8013730:	930c      	str	r3, [sp, #48]	; 0x30
 8013732:	2300      	movs	r3, #0
 8013734:	60c3      	str	r3, [r0, #12]
 8013736:	4641      	mov	r1, r8
 8013738:	f002 f92e 	bl	8015998 <__mcmp>
 801373c:	2800      	cmp	r0, #0
 801373e:	da55      	bge.n	80137ec <_strtod_l+0x83c>
 8013740:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013742:	b9e3      	cbnz	r3, 801377e <_strtod_l+0x7ce>
 8013744:	f1ba 0f00 	cmp.w	sl, #0
 8013748:	d119      	bne.n	801377e <_strtod_l+0x7ce>
 801374a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801374e:	b9b3      	cbnz	r3, 801377e <_strtod_l+0x7ce>
 8013750:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8013754:	0d1b      	lsrs	r3, r3, #20
 8013756:	051b      	lsls	r3, r3, #20
 8013758:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801375c:	d90f      	bls.n	801377e <_strtod_l+0x7ce>
 801375e:	6963      	ldr	r3, [r4, #20]
 8013760:	b913      	cbnz	r3, 8013768 <_strtod_l+0x7b8>
 8013762:	6923      	ldr	r3, [r4, #16]
 8013764:	2b01      	cmp	r3, #1
 8013766:	dd0a      	ble.n	801377e <_strtod_l+0x7ce>
 8013768:	4621      	mov	r1, r4
 801376a:	2201      	movs	r2, #1
 801376c:	4648      	mov	r0, r9
 801376e:	f002 f8bf 	bl	80158f0 <__lshift>
 8013772:	4641      	mov	r1, r8
 8013774:	4604      	mov	r4, r0
 8013776:	f002 f90f 	bl	8015998 <__mcmp>
 801377a:	2800      	cmp	r0, #0
 801377c:	dc67      	bgt.n	801384e <_strtod_l+0x89e>
 801377e:	9b04      	ldr	r3, [sp, #16]
 8013780:	2b00      	cmp	r3, #0
 8013782:	d171      	bne.n	8013868 <_strtod_l+0x8b8>
 8013784:	e63d      	b.n	8013402 <_strtod_l+0x452>
 8013786:	f018 0f01 	tst.w	r8, #1
 801378a:	d004      	beq.n	8013796 <_strtod_l+0x7e6>
 801378c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013790:	f7f4 fe6a 	bl	8008468 <__aeabi_dmul>
 8013794:	2301      	movs	r3, #1
 8013796:	ea4f 0868 	mov.w	r8, r8, asr #1
 801379a:	3508      	adds	r5, #8
 801379c:	e6e5      	b.n	801356a <_strtod_l+0x5ba>
 801379e:	f04f 32ff 	mov.w	r2, #4294967295
 80137a2:	fa02 f303 	lsl.w	r3, r2, r3
 80137a6:	ea03 0a0a 	and.w	sl, r3, sl
 80137aa:	e6ff      	b.n	80135ac <_strtod_l+0x5fc>
 80137ac:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80137b0:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80137b4:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80137b8:	36e2      	adds	r6, #226	; 0xe2
 80137ba:	fa01 f306 	lsl.w	r3, r1, r6
 80137be:	930a      	str	r3, [sp, #40]	; 0x28
 80137c0:	910f      	str	r1, [sp, #60]	; 0x3c
 80137c2:	e75d      	b.n	8013680 <_strtod_l+0x6d0>
 80137c4:	2300      	movs	r3, #0
 80137c6:	930a      	str	r3, [sp, #40]	; 0x28
 80137c8:	2301      	movs	r3, #1
 80137ca:	930f      	str	r3, [sp, #60]	; 0x3c
 80137cc:	e758      	b.n	8013680 <_strtod_l+0x6d0>
 80137ce:	4632      	mov	r2, r6
 80137d0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80137d2:	4648      	mov	r0, r9
 80137d4:	f002 f88c 	bl	80158f0 <__lshift>
 80137d8:	901c      	str	r0, [sp, #112]	; 0x70
 80137da:	2800      	cmp	r0, #0
 80137dc:	f47f af7c 	bne.w	80136d8 <_strtod_l+0x728>
 80137e0:	e604      	b.n	80133ec <_strtod_l+0x43c>
 80137e2:	bf00      	nop
 80137e4:	08016610 	.word	0x08016610
 80137e8:	fffffc02 	.word	0xfffffc02
 80137ec:	465d      	mov	r5, fp
 80137ee:	f040 8086 	bne.w	80138fe <_strtod_l+0x94e>
 80137f2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80137f4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80137f8:	b32a      	cbz	r2, 8013846 <_strtod_l+0x896>
 80137fa:	4aaf      	ldr	r2, [pc, #700]	; (8013ab8 <_strtod_l+0xb08>)
 80137fc:	4293      	cmp	r3, r2
 80137fe:	d153      	bne.n	80138a8 <_strtod_l+0x8f8>
 8013800:	9b04      	ldr	r3, [sp, #16]
 8013802:	4650      	mov	r0, sl
 8013804:	b1d3      	cbz	r3, 801383c <_strtod_l+0x88c>
 8013806:	4aad      	ldr	r2, [pc, #692]	; (8013abc <_strtod_l+0xb0c>)
 8013808:	402a      	ands	r2, r5
 801380a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 801380e:	f04f 31ff 	mov.w	r1, #4294967295
 8013812:	d816      	bhi.n	8013842 <_strtod_l+0x892>
 8013814:	0d12      	lsrs	r2, r2, #20
 8013816:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 801381a:	fa01 f303 	lsl.w	r3, r1, r3
 801381e:	4298      	cmp	r0, r3
 8013820:	d142      	bne.n	80138a8 <_strtod_l+0x8f8>
 8013822:	4ba7      	ldr	r3, [pc, #668]	; (8013ac0 <_strtod_l+0xb10>)
 8013824:	429d      	cmp	r5, r3
 8013826:	d102      	bne.n	801382e <_strtod_l+0x87e>
 8013828:	3001      	adds	r0, #1
 801382a:	f43f addf 	beq.w	80133ec <_strtod_l+0x43c>
 801382e:	4ba3      	ldr	r3, [pc, #652]	; (8013abc <_strtod_l+0xb0c>)
 8013830:	402b      	ands	r3, r5
 8013832:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8013836:	f04f 0a00 	mov.w	sl, #0
 801383a:	e7a0      	b.n	801377e <_strtod_l+0x7ce>
 801383c:	f04f 33ff 	mov.w	r3, #4294967295
 8013840:	e7ed      	b.n	801381e <_strtod_l+0x86e>
 8013842:	460b      	mov	r3, r1
 8013844:	e7eb      	b.n	801381e <_strtod_l+0x86e>
 8013846:	bb7b      	cbnz	r3, 80138a8 <_strtod_l+0x8f8>
 8013848:	f1ba 0f00 	cmp.w	sl, #0
 801384c:	d12c      	bne.n	80138a8 <_strtod_l+0x8f8>
 801384e:	9904      	ldr	r1, [sp, #16]
 8013850:	4a9a      	ldr	r2, [pc, #616]	; (8013abc <_strtod_l+0xb0c>)
 8013852:	465b      	mov	r3, fp
 8013854:	b1f1      	cbz	r1, 8013894 <_strtod_l+0x8e4>
 8013856:	ea02 010b 	and.w	r1, r2, fp
 801385a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801385e:	dc19      	bgt.n	8013894 <_strtod_l+0x8e4>
 8013860:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8013864:	f77f ae5b 	ble.w	801351e <_strtod_l+0x56e>
 8013868:	4a96      	ldr	r2, [pc, #600]	; (8013ac4 <_strtod_l+0xb14>)
 801386a:	2300      	movs	r3, #0
 801386c:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8013870:	4650      	mov	r0, sl
 8013872:	4659      	mov	r1, fp
 8013874:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8013878:	f7f4 fdf6 	bl	8008468 <__aeabi_dmul>
 801387c:	4682      	mov	sl, r0
 801387e:	468b      	mov	fp, r1
 8013880:	2900      	cmp	r1, #0
 8013882:	f47f adbe 	bne.w	8013402 <_strtod_l+0x452>
 8013886:	2800      	cmp	r0, #0
 8013888:	f47f adbb 	bne.w	8013402 <_strtod_l+0x452>
 801388c:	2322      	movs	r3, #34	; 0x22
 801388e:	f8c9 3000 	str.w	r3, [r9]
 8013892:	e5b6      	b.n	8013402 <_strtod_l+0x452>
 8013894:	4013      	ands	r3, r2
 8013896:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801389a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801389e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80138a2:	f04f 3aff 	mov.w	sl, #4294967295
 80138a6:	e76a      	b.n	801377e <_strtod_l+0x7ce>
 80138a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80138aa:	b193      	cbz	r3, 80138d2 <_strtod_l+0x922>
 80138ac:	422b      	tst	r3, r5
 80138ae:	f43f af66 	beq.w	801377e <_strtod_l+0x7ce>
 80138b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80138b4:	9a04      	ldr	r2, [sp, #16]
 80138b6:	4650      	mov	r0, sl
 80138b8:	4659      	mov	r1, fp
 80138ba:	b173      	cbz	r3, 80138da <_strtod_l+0x92a>
 80138bc:	f7ff fb5b 	bl	8012f76 <sulp>
 80138c0:	4602      	mov	r2, r0
 80138c2:	460b      	mov	r3, r1
 80138c4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80138c8:	f7f4 fc18 	bl	80080fc <__adddf3>
 80138cc:	4682      	mov	sl, r0
 80138ce:	468b      	mov	fp, r1
 80138d0:	e755      	b.n	801377e <_strtod_l+0x7ce>
 80138d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80138d4:	ea13 0f0a 	tst.w	r3, sl
 80138d8:	e7e9      	b.n	80138ae <_strtod_l+0x8fe>
 80138da:	f7ff fb4c 	bl	8012f76 <sulp>
 80138de:	4602      	mov	r2, r0
 80138e0:	460b      	mov	r3, r1
 80138e2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80138e6:	f7f4 fc07 	bl	80080f8 <__aeabi_dsub>
 80138ea:	2200      	movs	r2, #0
 80138ec:	2300      	movs	r3, #0
 80138ee:	4682      	mov	sl, r0
 80138f0:	468b      	mov	fp, r1
 80138f2:	f7f5 f821 	bl	8008938 <__aeabi_dcmpeq>
 80138f6:	2800      	cmp	r0, #0
 80138f8:	f47f ae11 	bne.w	801351e <_strtod_l+0x56e>
 80138fc:	e73f      	b.n	801377e <_strtod_l+0x7ce>
 80138fe:	4641      	mov	r1, r8
 8013900:	4620      	mov	r0, r4
 8013902:	f002 f986 	bl	8015c12 <__ratio>
 8013906:	ec57 6b10 	vmov	r6, r7, d0
 801390a:	2200      	movs	r2, #0
 801390c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8013910:	ee10 0a10 	vmov	r0, s0
 8013914:	4639      	mov	r1, r7
 8013916:	f7f5 f823 	bl	8008960 <__aeabi_dcmple>
 801391a:	2800      	cmp	r0, #0
 801391c:	d077      	beq.n	8013a0e <_strtod_l+0xa5e>
 801391e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013920:	2b00      	cmp	r3, #0
 8013922:	d04a      	beq.n	80139ba <_strtod_l+0xa0a>
 8013924:	4b68      	ldr	r3, [pc, #416]	; (8013ac8 <_strtod_l+0xb18>)
 8013926:	2200      	movs	r2, #0
 8013928:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801392c:	4f66      	ldr	r7, [pc, #408]	; (8013ac8 <_strtod_l+0xb18>)
 801392e:	2600      	movs	r6, #0
 8013930:	4b62      	ldr	r3, [pc, #392]	; (8013abc <_strtod_l+0xb0c>)
 8013932:	402b      	ands	r3, r5
 8013934:	930f      	str	r3, [sp, #60]	; 0x3c
 8013936:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013938:	4b64      	ldr	r3, [pc, #400]	; (8013acc <_strtod_l+0xb1c>)
 801393a:	429a      	cmp	r2, r3
 801393c:	f040 80ce 	bne.w	8013adc <_strtod_l+0xb2c>
 8013940:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8013944:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013948:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 801394c:	ec4b ab10 	vmov	d0, sl, fp
 8013950:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8013954:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8013958:	f002 f896 	bl	8015a88 <__ulp>
 801395c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013960:	ec53 2b10 	vmov	r2, r3, d0
 8013964:	f7f4 fd80 	bl	8008468 <__aeabi_dmul>
 8013968:	4652      	mov	r2, sl
 801396a:	465b      	mov	r3, fp
 801396c:	f7f4 fbc6 	bl	80080fc <__adddf3>
 8013970:	460b      	mov	r3, r1
 8013972:	4952      	ldr	r1, [pc, #328]	; (8013abc <_strtod_l+0xb0c>)
 8013974:	4a56      	ldr	r2, [pc, #344]	; (8013ad0 <_strtod_l+0xb20>)
 8013976:	4019      	ands	r1, r3
 8013978:	4291      	cmp	r1, r2
 801397a:	4682      	mov	sl, r0
 801397c:	d95b      	bls.n	8013a36 <_strtod_l+0xa86>
 801397e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013980:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8013984:	4293      	cmp	r3, r2
 8013986:	d103      	bne.n	8013990 <_strtod_l+0x9e0>
 8013988:	9b08      	ldr	r3, [sp, #32]
 801398a:	3301      	adds	r3, #1
 801398c:	f43f ad2e 	beq.w	80133ec <_strtod_l+0x43c>
 8013990:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8013ac0 <_strtod_l+0xb10>
 8013994:	f04f 3aff 	mov.w	sl, #4294967295
 8013998:	991c      	ldr	r1, [sp, #112]	; 0x70
 801399a:	4648      	mov	r0, r9
 801399c:	f001 fddd 	bl	801555a <_Bfree>
 80139a0:	9905      	ldr	r1, [sp, #20]
 80139a2:	4648      	mov	r0, r9
 80139a4:	f001 fdd9 	bl	801555a <_Bfree>
 80139a8:	4641      	mov	r1, r8
 80139aa:	4648      	mov	r0, r9
 80139ac:	f001 fdd5 	bl	801555a <_Bfree>
 80139b0:	4621      	mov	r1, r4
 80139b2:	4648      	mov	r0, r9
 80139b4:	f001 fdd1 	bl	801555a <_Bfree>
 80139b8:	e619      	b.n	80135ee <_strtod_l+0x63e>
 80139ba:	f1ba 0f00 	cmp.w	sl, #0
 80139be:	d11a      	bne.n	80139f6 <_strtod_l+0xa46>
 80139c0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80139c4:	b9eb      	cbnz	r3, 8013a02 <_strtod_l+0xa52>
 80139c6:	2200      	movs	r2, #0
 80139c8:	4b3f      	ldr	r3, [pc, #252]	; (8013ac8 <_strtod_l+0xb18>)
 80139ca:	4630      	mov	r0, r6
 80139cc:	4639      	mov	r1, r7
 80139ce:	f7f4 ffbd 	bl	800894c <__aeabi_dcmplt>
 80139d2:	b9c8      	cbnz	r0, 8013a08 <_strtod_l+0xa58>
 80139d4:	4630      	mov	r0, r6
 80139d6:	4639      	mov	r1, r7
 80139d8:	2200      	movs	r2, #0
 80139da:	4b3e      	ldr	r3, [pc, #248]	; (8013ad4 <_strtod_l+0xb24>)
 80139dc:	f7f4 fd44 	bl	8008468 <__aeabi_dmul>
 80139e0:	4606      	mov	r6, r0
 80139e2:	460f      	mov	r7, r1
 80139e4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80139e8:	9618      	str	r6, [sp, #96]	; 0x60
 80139ea:	9319      	str	r3, [sp, #100]	; 0x64
 80139ec:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 80139f0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80139f4:	e79c      	b.n	8013930 <_strtod_l+0x980>
 80139f6:	f1ba 0f01 	cmp.w	sl, #1
 80139fa:	d102      	bne.n	8013a02 <_strtod_l+0xa52>
 80139fc:	2d00      	cmp	r5, #0
 80139fe:	f43f ad8e 	beq.w	801351e <_strtod_l+0x56e>
 8013a02:	2200      	movs	r2, #0
 8013a04:	4b34      	ldr	r3, [pc, #208]	; (8013ad8 <_strtod_l+0xb28>)
 8013a06:	e78f      	b.n	8013928 <_strtod_l+0x978>
 8013a08:	2600      	movs	r6, #0
 8013a0a:	4f32      	ldr	r7, [pc, #200]	; (8013ad4 <_strtod_l+0xb24>)
 8013a0c:	e7ea      	b.n	80139e4 <_strtod_l+0xa34>
 8013a0e:	4b31      	ldr	r3, [pc, #196]	; (8013ad4 <_strtod_l+0xb24>)
 8013a10:	4630      	mov	r0, r6
 8013a12:	4639      	mov	r1, r7
 8013a14:	2200      	movs	r2, #0
 8013a16:	f7f4 fd27 	bl	8008468 <__aeabi_dmul>
 8013a1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013a1c:	4606      	mov	r6, r0
 8013a1e:	460f      	mov	r7, r1
 8013a20:	b933      	cbnz	r3, 8013a30 <_strtod_l+0xa80>
 8013a22:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013a26:	9010      	str	r0, [sp, #64]	; 0x40
 8013a28:	9311      	str	r3, [sp, #68]	; 0x44
 8013a2a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8013a2e:	e7df      	b.n	80139f0 <_strtod_l+0xa40>
 8013a30:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8013a34:	e7f9      	b.n	8013a2a <_strtod_l+0xa7a>
 8013a36:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8013a3a:	9b04      	ldr	r3, [sp, #16]
 8013a3c:	2b00      	cmp	r3, #0
 8013a3e:	d1ab      	bne.n	8013998 <_strtod_l+0x9e8>
 8013a40:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8013a44:	0d1b      	lsrs	r3, r3, #20
 8013a46:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013a48:	051b      	lsls	r3, r3, #20
 8013a4a:	429a      	cmp	r2, r3
 8013a4c:	465d      	mov	r5, fp
 8013a4e:	d1a3      	bne.n	8013998 <_strtod_l+0x9e8>
 8013a50:	4639      	mov	r1, r7
 8013a52:	4630      	mov	r0, r6
 8013a54:	f7f4 ffb8 	bl	80089c8 <__aeabi_d2iz>
 8013a58:	f7f4 fc9c 	bl	8008394 <__aeabi_i2d>
 8013a5c:	460b      	mov	r3, r1
 8013a5e:	4602      	mov	r2, r0
 8013a60:	4639      	mov	r1, r7
 8013a62:	4630      	mov	r0, r6
 8013a64:	f7f4 fb48 	bl	80080f8 <__aeabi_dsub>
 8013a68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013a6a:	4606      	mov	r6, r0
 8013a6c:	460f      	mov	r7, r1
 8013a6e:	b933      	cbnz	r3, 8013a7e <_strtod_l+0xace>
 8013a70:	f1ba 0f00 	cmp.w	sl, #0
 8013a74:	d103      	bne.n	8013a7e <_strtod_l+0xace>
 8013a76:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8013a7a:	2d00      	cmp	r5, #0
 8013a7c:	d06d      	beq.n	8013b5a <_strtod_l+0xbaa>
 8013a7e:	a30a      	add	r3, pc, #40	; (adr r3, 8013aa8 <_strtod_l+0xaf8>)
 8013a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a84:	4630      	mov	r0, r6
 8013a86:	4639      	mov	r1, r7
 8013a88:	f7f4 ff60 	bl	800894c <__aeabi_dcmplt>
 8013a8c:	2800      	cmp	r0, #0
 8013a8e:	f47f acb8 	bne.w	8013402 <_strtod_l+0x452>
 8013a92:	a307      	add	r3, pc, #28	; (adr r3, 8013ab0 <_strtod_l+0xb00>)
 8013a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a98:	4630      	mov	r0, r6
 8013a9a:	4639      	mov	r1, r7
 8013a9c:	f7f4 ff74 	bl	8008988 <__aeabi_dcmpgt>
 8013aa0:	2800      	cmp	r0, #0
 8013aa2:	f43f af79 	beq.w	8013998 <_strtod_l+0x9e8>
 8013aa6:	e4ac      	b.n	8013402 <_strtod_l+0x452>
 8013aa8:	94a03595 	.word	0x94a03595
 8013aac:	3fdfffff 	.word	0x3fdfffff
 8013ab0:	35afe535 	.word	0x35afe535
 8013ab4:	3fe00000 	.word	0x3fe00000
 8013ab8:	000fffff 	.word	0x000fffff
 8013abc:	7ff00000 	.word	0x7ff00000
 8013ac0:	7fefffff 	.word	0x7fefffff
 8013ac4:	39500000 	.word	0x39500000
 8013ac8:	3ff00000 	.word	0x3ff00000
 8013acc:	7fe00000 	.word	0x7fe00000
 8013ad0:	7c9fffff 	.word	0x7c9fffff
 8013ad4:	3fe00000 	.word	0x3fe00000
 8013ad8:	bff00000 	.word	0xbff00000
 8013adc:	9b04      	ldr	r3, [sp, #16]
 8013ade:	b333      	cbz	r3, 8013b2e <_strtod_l+0xb7e>
 8013ae0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013ae2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8013ae6:	d822      	bhi.n	8013b2e <_strtod_l+0xb7e>
 8013ae8:	a327      	add	r3, pc, #156	; (adr r3, 8013b88 <_strtod_l+0xbd8>)
 8013aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013aee:	4630      	mov	r0, r6
 8013af0:	4639      	mov	r1, r7
 8013af2:	f7f4 ff35 	bl	8008960 <__aeabi_dcmple>
 8013af6:	b1a0      	cbz	r0, 8013b22 <_strtod_l+0xb72>
 8013af8:	4639      	mov	r1, r7
 8013afa:	4630      	mov	r0, r6
 8013afc:	f7f4 ff8c 	bl	8008a18 <__aeabi_d2uiz>
 8013b00:	2800      	cmp	r0, #0
 8013b02:	bf08      	it	eq
 8013b04:	2001      	moveq	r0, #1
 8013b06:	f7f4 fc35 	bl	8008374 <__aeabi_ui2d>
 8013b0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013b0c:	4606      	mov	r6, r0
 8013b0e:	460f      	mov	r7, r1
 8013b10:	bb03      	cbnz	r3, 8013b54 <_strtod_l+0xba4>
 8013b12:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013b16:	9012      	str	r0, [sp, #72]	; 0x48
 8013b18:	9313      	str	r3, [sp, #76]	; 0x4c
 8013b1a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8013b1e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8013b22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013b24:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013b26:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8013b2a:	1a9b      	subs	r3, r3, r2
 8013b2c:	930b      	str	r3, [sp, #44]	; 0x2c
 8013b2e:	ed9d 0b08 	vldr	d0, [sp, #32]
 8013b32:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8013b36:	f001 ffa7 	bl	8015a88 <__ulp>
 8013b3a:	4650      	mov	r0, sl
 8013b3c:	ec53 2b10 	vmov	r2, r3, d0
 8013b40:	4659      	mov	r1, fp
 8013b42:	f7f4 fc91 	bl	8008468 <__aeabi_dmul>
 8013b46:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8013b4a:	f7f4 fad7 	bl	80080fc <__adddf3>
 8013b4e:	4682      	mov	sl, r0
 8013b50:	468b      	mov	fp, r1
 8013b52:	e772      	b.n	8013a3a <_strtod_l+0xa8a>
 8013b54:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8013b58:	e7df      	b.n	8013b1a <_strtod_l+0xb6a>
 8013b5a:	a30d      	add	r3, pc, #52	; (adr r3, 8013b90 <_strtod_l+0xbe0>)
 8013b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b60:	f7f4 fef4 	bl	800894c <__aeabi_dcmplt>
 8013b64:	e79c      	b.n	8013aa0 <_strtod_l+0xaf0>
 8013b66:	2300      	movs	r3, #0
 8013b68:	930d      	str	r3, [sp, #52]	; 0x34
 8013b6a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8013b6c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013b6e:	6013      	str	r3, [r2, #0]
 8013b70:	f7ff ba61 	b.w	8013036 <_strtod_l+0x86>
 8013b74:	2b65      	cmp	r3, #101	; 0x65
 8013b76:	f04f 0200 	mov.w	r2, #0
 8013b7a:	f43f ab4e 	beq.w	801321a <_strtod_l+0x26a>
 8013b7e:	2101      	movs	r1, #1
 8013b80:	4614      	mov	r4, r2
 8013b82:	9104      	str	r1, [sp, #16]
 8013b84:	f7ff bacb 	b.w	801311e <_strtod_l+0x16e>
 8013b88:	ffc00000 	.word	0xffc00000
 8013b8c:	41dfffff 	.word	0x41dfffff
 8013b90:	94a03595 	.word	0x94a03595
 8013b94:	3fcfffff 	.word	0x3fcfffff

08013b98 <_strtod_r>:
 8013b98:	4b05      	ldr	r3, [pc, #20]	; (8013bb0 <_strtod_r+0x18>)
 8013b9a:	681b      	ldr	r3, [r3, #0]
 8013b9c:	b410      	push	{r4}
 8013b9e:	6a1b      	ldr	r3, [r3, #32]
 8013ba0:	4c04      	ldr	r4, [pc, #16]	; (8013bb4 <_strtod_r+0x1c>)
 8013ba2:	2b00      	cmp	r3, #0
 8013ba4:	bf08      	it	eq
 8013ba6:	4623      	moveq	r3, r4
 8013ba8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013bac:	f7ff ba00 	b.w	8012fb0 <_strtod_l>
 8013bb0:	20000034 	.word	0x20000034
 8013bb4:	20000098 	.word	0x20000098

08013bb8 <_strtol_l.isra.0>:
 8013bb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013bbc:	4680      	mov	r8, r0
 8013bbe:	4689      	mov	r9, r1
 8013bc0:	4692      	mov	sl, r2
 8013bc2:	461e      	mov	r6, r3
 8013bc4:	460f      	mov	r7, r1
 8013bc6:	463d      	mov	r5, r7
 8013bc8:	9808      	ldr	r0, [sp, #32]
 8013bca:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013bce:	f001 fc27 	bl	8015420 <__locale_ctype_ptr_l>
 8013bd2:	4420      	add	r0, r4
 8013bd4:	7843      	ldrb	r3, [r0, #1]
 8013bd6:	f013 0308 	ands.w	r3, r3, #8
 8013bda:	d132      	bne.n	8013c42 <_strtol_l.isra.0+0x8a>
 8013bdc:	2c2d      	cmp	r4, #45	; 0x2d
 8013bde:	d132      	bne.n	8013c46 <_strtol_l.isra.0+0x8e>
 8013be0:	787c      	ldrb	r4, [r7, #1]
 8013be2:	1cbd      	adds	r5, r7, #2
 8013be4:	2201      	movs	r2, #1
 8013be6:	2e00      	cmp	r6, #0
 8013be8:	d05d      	beq.n	8013ca6 <_strtol_l.isra.0+0xee>
 8013bea:	2e10      	cmp	r6, #16
 8013bec:	d109      	bne.n	8013c02 <_strtol_l.isra.0+0x4a>
 8013bee:	2c30      	cmp	r4, #48	; 0x30
 8013bf0:	d107      	bne.n	8013c02 <_strtol_l.isra.0+0x4a>
 8013bf2:	782b      	ldrb	r3, [r5, #0]
 8013bf4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8013bf8:	2b58      	cmp	r3, #88	; 0x58
 8013bfa:	d14f      	bne.n	8013c9c <_strtol_l.isra.0+0xe4>
 8013bfc:	786c      	ldrb	r4, [r5, #1]
 8013bfe:	2610      	movs	r6, #16
 8013c00:	3502      	adds	r5, #2
 8013c02:	2a00      	cmp	r2, #0
 8013c04:	bf14      	ite	ne
 8013c06:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8013c0a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8013c0e:	2700      	movs	r7, #0
 8013c10:	fbb1 fcf6 	udiv	ip, r1, r6
 8013c14:	4638      	mov	r0, r7
 8013c16:	fb06 1e1c 	mls	lr, r6, ip, r1
 8013c1a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8013c1e:	2b09      	cmp	r3, #9
 8013c20:	d817      	bhi.n	8013c52 <_strtol_l.isra.0+0x9a>
 8013c22:	461c      	mov	r4, r3
 8013c24:	42a6      	cmp	r6, r4
 8013c26:	dd23      	ble.n	8013c70 <_strtol_l.isra.0+0xb8>
 8013c28:	1c7b      	adds	r3, r7, #1
 8013c2a:	d007      	beq.n	8013c3c <_strtol_l.isra.0+0x84>
 8013c2c:	4584      	cmp	ip, r0
 8013c2e:	d31c      	bcc.n	8013c6a <_strtol_l.isra.0+0xb2>
 8013c30:	d101      	bne.n	8013c36 <_strtol_l.isra.0+0x7e>
 8013c32:	45a6      	cmp	lr, r4
 8013c34:	db19      	blt.n	8013c6a <_strtol_l.isra.0+0xb2>
 8013c36:	fb00 4006 	mla	r0, r0, r6, r4
 8013c3a:	2701      	movs	r7, #1
 8013c3c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013c40:	e7eb      	b.n	8013c1a <_strtol_l.isra.0+0x62>
 8013c42:	462f      	mov	r7, r5
 8013c44:	e7bf      	b.n	8013bc6 <_strtol_l.isra.0+0xe>
 8013c46:	2c2b      	cmp	r4, #43	; 0x2b
 8013c48:	bf04      	itt	eq
 8013c4a:	1cbd      	addeq	r5, r7, #2
 8013c4c:	787c      	ldrbeq	r4, [r7, #1]
 8013c4e:	461a      	mov	r2, r3
 8013c50:	e7c9      	b.n	8013be6 <_strtol_l.isra.0+0x2e>
 8013c52:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8013c56:	2b19      	cmp	r3, #25
 8013c58:	d801      	bhi.n	8013c5e <_strtol_l.isra.0+0xa6>
 8013c5a:	3c37      	subs	r4, #55	; 0x37
 8013c5c:	e7e2      	b.n	8013c24 <_strtol_l.isra.0+0x6c>
 8013c5e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8013c62:	2b19      	cmp	r3, #25
 8013c64:	d804      	bhi.n	8013c70 <_strtol_l.isra.0+0xb8>
 8013c66:	3c57      	subs	r4, #87	; 0x57
 8013c68:	e7dc      	b.n	8013c24 <_strtol_l.isra.0+0x6c>
 8013c6a:	f04f 37ff 	mov.w	r7, #4294967295
 8013c6e:	e7e5      	b.n	8013c3c <_strtol_l.isra.0+0x84>
 8013c70:	1c7b      	adds	r3, r7, #1
 8013c72:	d108      	bne.n	8013c86 <_strtol_l.isra.0+0xce>
 8013c74:	2322      	movs	r3, #34	; 0x22
 8013c76:	f8c8 3000 	str.w	r3, [r8]
 8013c7a:	4608      	mov	r0, r1
 8013c7c:	f1ba 0f00 	cmp.w	sl, #0
 8013c80:	d107      	bne.n	8013c92 <_strtol_l.isra.0+0xda>
 8013c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013c86:	b102      	cbz	r2, 8013c8a <_strtol_l.isra.0+0xd2>
 8013c88:	4240      	negs	r0, r0
 8013c8a:	f1ba 0f00 	cmp.w	sl, #0
 8013c8e:	d0f8      	beq.n	8013c82 <_strtol_l.isra.0+0xca>
 8013c90:	b10f      	cbz	r7, 8013c96 <_strtol_l.isra.0+0xde>
 8013c92:	f105 39ff 	add.w	r9, r5, #4294967295
 8013c96:	f8ca 9000 	str.w	r9, [sl]
 8013c9a:	e7f2      	b.n	8013c82 <_strtol_l.isra.0+0xca>
 8013c9c:	2430      	movs	r4, #48	; 0x30
 8013c9e:	2e00      	cmp	r6, #0
 8013ca0:	d1af      	bne.n	8013c02 <_strtol_l.isra.0+0x4a>
 8013ca2:	2608      	movs	r6, #8
 8013ca4:	e7ad      	b.n	8013c02 <_strtol_l.isra.0+0x4a>
 8013ca6:	2c30      	cmp	r4, #48	; 0x30
 8013ca8:	d0a3      	beq.n	8013bf2 <_strtol_l.isra.0+0x3a>
 8013caa:	260a      	movs	r6, #10
 8013cac:	e7a9      	b.n	8013c02 <_strtol_l.isra.0+0x4a>
	...

08013cb0 <_strtol_r>:
 8013cb0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013cb2:	4c06      	ldr	r4, [pc, #24]	; (8013ccc <_strtol_r+0x1c>)
 8013cb4:	4d06      	ldr	r5, [pc, #24]	; (8013cd0 <_strtol_r+0x20>)
 8013cb6:	6824      	ldr	r4, [r4, #0]
 8013cb8:	6a24      	ldr	r4, [r4, #32]
 8013cba:	2c00      	cmp	r4, #0
 8013cbc:	bf08      	it	eq
 8013cbe:	462c      	moveq	r4, r5
 8013cc0:	9400      	str	r4, [sp, #0]
 8013cc2:	f7ff ff79 	bl	8013bb8 <_strtol_l.isra.0>
 8013cc6:	b003      	add	sp, #12
 8013cc8:	bd30      	pop	{r4, r5, pc}
 8013cca:	bf00      	nop
 8013ccc:	20000034 	.word	0x20000034
 8013cd0:	20000098 	.word	0x20000098

08013cd4 <_strtoul_l.isra.0>:
 8013cd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013cd8:	4680      	mov	r8, r0
 8013cda:	4689      	mov	r9, r1
 8013cdc:	4692      	mov	sl, r2
 8013cde:	461e      	mov	r6, r3
 8013ce0:	460f      	mov	r7, r1
 8013ce2:	463d      	mov	r5, r7
 8013ce4:	9808      	ldr	r0, [sp, #32]
 8013ce6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013cea:	f001 fb99 	bl	8015420 <__locale_ctype_ptr_l>
 8013cee:	4420      	add	r0, r4
 8013cf0:	7843      	ldrb	r3, [r0, #1]
 8013cf2:	f013 0308 	ands.w	r3, r3, #8
 8013cf6:	d130      	bne.n	8013d5a <_strtoul_l.isra.0+0x86>
 8013cf8:	2c2d      	cmp	r4, #45	; 0x2d
 8013cfa:	d130      	bne.n	8013d5e <_strtoul_l.isra.0+0x8a>
 8013cfc:	787c      	ldrb	r4, [r7, #1]
 8013cfe:	1cbd      	adds	r5, r7, #2
 8013d00:	2101      	movs	r1, #1
 8013d02:	2e00      	cmp	r6, #0
 8013d04:	d05c      	beq.n	8013dc0 <_strtoul_l.isra.0+0xec>
 8013d06:	2e10      	cmp	r6, #16
 8013d08:	d109      	bne.n	8013d1e <_strtoul_l.isra.0+0x4a>
 8013d0a:	2c30      	cmp	r4, #48	; 0x30
 8013d0c:	d107      	bne.n	8013d1e <_strtoul_l.isra.0+0x4a>
 8013d0e:	782b      	ldrb	r3, [r5, #0]
 8013d10:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8013d14:	2b58      	cmp	r3, #88	; 0x58
 8013d16:	d14e      	bne.n	8013db6 <_strtoul_l.isra.0+0xe2>
 8013d18:	786c      	ldrb	r4, [r5, #1]
 8013d1a:	2610      	movs	r6, #16
 8013d1c:	3502      	adds	r5, #2
 8013d1e:	f04f 32ff 	mov.w	r2, #4294967295
 8013d22:	2300      	movs	r3, #0
 8013d24:	fbb2 f2f6 	udiv	r2, r2, r6
 8013d28:	fb06 fc02 	mul.w	ip, r6, r2
 8013d2c:	ea6f 0c0c 	mvn.w	ip, ip
 8013d30:	4618      	mov	r0, r3
 8013d32:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8013d36:	2f09      	cmp	r7, #9
 8013d38:	d817      	bhi.n	8013d6a <_strtoul_l.isra.0+0x96>
 8013d3a:	463c      	mov	r4, r7
 8013d3c:	42a6      	cmp	r6, r4
 8013d3e:	dd23      	ble.n	8013d88 <_strtoul_l.isra.0+0xb4>
 8013d40:	2b00      	cmp	r3, #0
 8013d42:	db1e      	blt.n	8013d82 <_strtoul_l.isra.0+0xae>
 8013d44:	4282      	cmp	r2, r0
 8013d46:	d31c      	bcc.n	8013d82 <_strtoul_l.isra.0+0xae>
 8013d48:	d101      	bne.n	8013d4e <_strtoul_l.isra.0+0x7a>
 8013d4a:	45a4      	cmp	ip, r4
 8013d4c:	db19      	blt.n	8013d82 <_strtoul_l.isra.0+0xae>
 8013d4e:	fb00 4006 	mla	r0, r0, r6, r4
 8013d52:	2301      	movs	r3, #1
 8013d54:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013d58:	e7eb      	b.n	8013d32 <_strtoul_l.isra.0+0x5e>
 8013d5a:	462f      	mov	r7, r5
 8013d5c:	e7c1      	b.n	8013ce2 <_strtoul_l.isra.0+0xe>
 8013d5e:	2c2b      	cmp	r4, #43	; 0x2b
 8013d60:	bf04      	itt	eq
 8013d62:	1cbd      	addeq	r5, r7, #2
 8013d64:	787c      	ldrbeq	r4, [r7, #1]
 8013d66:	4619      	mov	r1, r3
 8013d68:	e7cb      	b.n	8013d02 <_strtoul_l.isra.0+0x2e>
 8013d6a:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8013d6e:	2f19      	cmp	r7, #25
 8013d70:	d801      	bhi.n	8013d76 <_strtoul_l.isra.0+0xa2>
 8013d72:	3c37      	subs	r4, #55	; 0x37
 8013d74:	e7e2      	b.n	8013d3c <_strtoul_l.isra.0+0x68>
 8013d76:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8013d7a:	2f19      	cmp	r7, #25
 8013d7c:	d804      	bhi.n	8013d88 <_strtoul_l.isra.0+0xb4>
 8013d7e:	3c57      	subs	r4, #87	; 0x57
 8013d80:	e7dc      	b.n	8013d3c <_strtoul_l.isra.0+0x68>
 8013d82:	f04f 33ff 	mov.w	r3, #4294967295
 8013d86:	e7e5      	b.n	8013d54 <_strtoul_l.isra.0+0x80>
 8013d88:	2b00      	cmp	r3, #0
 8013d8a:	da09      	bge.n	8013da0 <_strtoul_l.isra.0+0xcc>
 8013d8c:	2322      	movs	r3, #34	; 0x22
 8013d8e:	f8c8 3000 	str.w	r3, [r8]
 8013d92:	f04f 30ff 	mov.w	r0, #4294967295
 8013d96:	f1ba 0f00 	cmp.w	sl, #0
 8013d9a:	d107      	bne.n	8013dac <_strtoul_l.isra.0+0xd8>
 8013d9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013da0:	b101      	cbz	r1, 8013da4 <_strtoul_l.isra.0+0xd0>
 8013da2:	4240      	negs	r0, r0
 8013da4:	f1ba 0f00 	cmp.w	sl, #0
 8013da8:	d0f8      	beq.n	8013d9c <_strtoul_l.isra.0+0xc8>
 8013daa:	b10b      	cbz	r3, 8013db0 <_strtoul_l.isra.0+0xdc>
 8013dac:	f105 39ff 	add.w	r9, r5, #4294967295
 8013db0:	f8ca 9000 	str.w	r9, [sl]
 8013db4:	e7f2      	b.n	8013d9c <_strtoul_l.isra.0+0xc8>
 8013db6:	2430      	movs	r4, #48	; 0x30
 8013db8:	2e00      	cmp	r6, #0
 8013dba:	d1b0      	bne.n	8013d1e <_strtoul_l.isra.0+0x4a>
 8013dbc:	2608      	movs	r6, #8
 8013dbe:	e7ae      	b.n	8013d1e <_strtoul_l.isra.0+0x4a>
 8013dc0:	2c30      	cmp	r4, #48	; 0x30
 8013dc2:	d0a4      	beq.n	8013d0e <_strtoul_l.isra.0+0x3a>
 8013dc4:	260a      	movs	r6, #10
 8013dc6:	e7aa      	b.n	8013d1e <_strtoul_l.isra.0+0x4a>

08013dc8 <_strtoul_r>:
 8013dc8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013dca:	4c06      	ldr	r4, [pc, #24]	; (8013de4 <_strtoul_r+0x1c>)
 8013dcc:	4d06      	ldr	r5, [pc, #24]	; (8013de8 <_strtoul_r+0x20>)
 8013dce:	6824      	ldr	r4, [r4, #0]
 8013dd0:	6a24      	ldr	r4, [r4, #32]
 8013dd2:	2c00      	cmp	r4, #0
 8013dd4:	bf08      	it	eq
 8013dd6:	462c      	moveq	r4, r5
 8013dd8:	9400      	str	r4, [sp, #0]
 8013dda:	f7ff ff7b 	bl	8013cd4 <_strtoul_l.isra.0>
 8013dde:	b003      	add	sp, #12
 8013de0:	bd30      	pop	{r4, r5, pc}
 8013de2:	bf00      	nop
 8013de4:	20000034 	.word	0x20000034
 8013de8:	20000098 	.word	0x20000098

08013dec <__submore>:
 8013dec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013df0:	460c      	mov	r4, r1
 8013df2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8013df4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013df8:	4299      	cmp	r1, r3
 8013dfa:	d11d      	bne.n	8013e38 <__submore+0x4c>
 8013dfc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8013e00:	f7fd fb72 	bl	80114e8 <_malloc_r>
 8013e04:	b918      	cbnz	r0, 8013e0e <__submore+0x22>
 8013e06:	f04f 30ff 	mov.w	r0, #4294967295
 8013e0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013e0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013e12:	63a3      	str	r3, [r4, #56]	; 0x38
 8013e14:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8013e18:	6360      	str	r0, [r4, #52]	; 0x34
 8013e1a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8013e1e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8013e22:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8013e26:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8013e2a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8013e2e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8013e32:	6020      	str	r0, [r4, #0]
 8013e34:	2000      	movs	r0, #0
 8013e36:	e7e8      	b.n	8013e0a <__submore+0x1e>
 8013e38:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8013e3a:	0077      	lsls	r7, r6, #1
 8013e3c:	463a      	mov	r2, r7
 8013e3e:	f001 ff64 	bl	8015d0a <_realloc_r>
 8013e42:	4605      	mov	r5, r0
 8013e44:	2800      	cmp	r0, #0
 8013e46:	d0de      	beq.n	8013e06 <__submore+0x1a>
 8013e48:	eb00 0806 	add.w	r8, r0, r6
 8013e4c:	4601      	mov	r1, r0
 8013e4e:	4632      	mov	r2, r6
 8013e50:	4640      	mov	r0, r8
 8013e52:	f7fd fae7 	bl	8011424 <memcpy>
 8013e56:	f8c4 8000 	str.w	r8, [r4]
 8013e5a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8013e5e:	e7e9      	b.n	8013e34 <__submore+0x48>

08013e60 <_ungetc_r>:
 8013e60:	1c4b      	adds	r3, r1, #1
 8013e62:	b570      	push	{r4, r5, r6, lr}
 8013e64:	4606      	mov	r6, r0
 8013e66:	460d      	mov	r5, r1
 8013e68:	4614      	mov	r4, r2
 8013e6a:	d103      	bne.n	8013e74 <_ungetc_r+0x14>
 8013e6c:	f04f 35ff 	mov.w	r5, #4294967295
 8013e70:	4628      	mov	r0, r5
 8013e72:	bd70      	pop	{r4, r5, r6, pc}
 8013e74:	b118      	cbz	r0, 8013e7e <_ungetc_r+0x1e>
 8013e76:	6983      	ldr	r3, [r0, #24]
 8013e78:	b90b      	cbnz	r3, 8013e7e <_ungetc_r+0x1e>
 8013e7a:	f7fd f9a5 	bl	80111c8 <__sinit>
 8013e7e:	4b2e      	ldr	r3, [pc, #184]	; (8013f38 <_ungetc_r+0xd8>)
 8013e80:	429c      	cmp	r4, r3
 8013e82:	d12c      	bne.n	8013ede <_ungetc_r+0x7e>
 8013e84:	6874      	ldr	r4, [r6, #4]
 8013e86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013e8a:	f023 0320 	bic.w	r3, r3, #32
 8013e8e:	81a3      	strh	r3, [r4, #12]
 8013e90:	b29b      	uxth	r3, r3
 8013e92:	0759      	lsls	r1, r3, #29
 8013e94:	d413      	bmi.n	8013ebe <_ungetc_r+0x5e>
 8013e96:	06da      	lsls	r2, r3, #27
 8013e98:	d5e8      	bpl.n	8013e6c <_ungetc_r+0xc>
 8013e9a:	071b      	lsls	r3, r3, #28
 8013e9c:	d50b      	bpl.n	8013eb6 <_ungetc_r+0x56>
 8013e9e:	4621      	mov	r1, r4
 8013ea0:	4630      	mov	r0, r6
 8013ea2:	f7fd f915 	bl	80110d0 <_fflush_r>
 8013ea6:	2800      	cmp	r0, #0
 8013ea8:	d1e0      	bne.n	8013e6c <_ungetc_r+0xc>
 8013eaa:	89a3      	ldrh	r3, [r4, #12]
 8013eac:	60a0      	str	r0, [r4, #8]
 8013eae:	f023 0308 	bic.w	r3, r3, #8
 8013eb2:	81a3      	strh	r3, [r4, #12]
 8013eb4:	61a0      	str	r0, [r4, #24]
 8013eb6:	89a3      	ldrh	r3, [r4, #12]
 8013eb8:	f043 0304 	orr.w	r3, r3, #4
 8013ebc:	81a3      	strh	r3, [r4, #12]
 8013ebe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013ec0:	6862      	ldr	r2, [r4, #4]
 8013ec2:	b2ed      	uxtb	r5, r5
 8013ec4:	b1e3      	cbz	r3, 8013f00 <_ungetc_r+0xa0>
 8013ec6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8013ec8:	4293      	cmp	r3, r2
 8013eca:	dd12      	ble.n	8013ef2 <_ungetc_r+0x92>
 8013ecc:	6823      	ldr	r3, [r4, #0]
 8013ece:	1e5a      	subs	r2, r3, #1
 8013ed0:	6022      	str	r2, [r4, #0]
 8013ed2:	f803 5c01 	strb.w	r5, [r3, #-1]
 8013ed6:	6863      	ldr	r3, [r4, #4]
 8013ed8:	3301      	adds	r3, #1
 8013eda:	6063      	str	r3, [r4, #4]
 8013edc:	e7c8      	b.n	8013e70 <_ungetc_r+0x10>
 8013ede:	4b17      	ldr	r3, [pc, #92]	; (8013f3c <_ungetc_r+0xdc>)
 8013ee0:	429c      	cmp	r4, r3
 8013ee2:	d101      	bne.n	8013ee8 <_ungetc_r+0x88>
 8013ee4:	68b4      	ldr	r4, [r6, #8]
 8013ee6:	e7ce      	b.n	8013e86 <_ungetc_r+0x26>
 8013ee8:	4b15      	ldr	r3, [pc, #84]	; (8013f40 <_ungetc_r+0xe0>)
 8013eea:	429c      	cmp	r4, r3
 8013eec:	bf08      	it	eq
 8013eee:	68f4      	ldreq	r4, [r6, #12]
 8013ef0:	e7c9      	b.n	8013e86 <_ungetc_r+0x26>
 8013ef2:	4621      	mov	r1, r4
 8013ef4:	4630      	mov	r0, r6
 8013ef6:	f7ff ff79 	bl	8013dec <__submore>
 8013efa:	2800      	cmp	r0, #0
 8013efc:	d0e6      	beq.n	8013ecc <_ungetc_r+0x6c>
 8013efe:	e7b5      	b.n	8013e6c <_ungetc_r+0xc>
 8013f00:	6921      	ldr	r1, [r4, #16]
 8013f02:	6823      	ldr	r3, [r4, #0]
 8013f04:	b151      	cbz	r1, 8013f1c <_ungetc_r+0xbc>
 8013f06:	4299      	cmp	r1, r3
 8013f08:	d208      	bcs.n	8013f1c <_ungetc_r+0xbc>
 8013f0a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8013f0e:	42a9      	cmp	r1, r5
 8013f10:	d104      	bne.n	8013f1c <_ungetc_r+0xbc>
 8013f12:	3b01      	subs	r3, #1
 8013f14:	3201      	adds	r2, #1
 8013f16:	6023      	str	r3, [r4, #0]
 8013f18:	6062      	str	r2, [r4, #4]
 8013f1a:	e7a9      	b.n	8013e70 <_ungetc_r+0x10>
 8013f1c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8013f20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013f24:	6363      	str	r3, [r4, #52]	; 0x34
 8013f26:	2303      	movs	r3, #3
 8013f28:	63a3      	str	r3, [r4, #56]	; 0x38
 8013f2a:	4623      	mov	r3, r4
 8013f2c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8013f30:	6023      	str	r3, [r4, #0]
 8013f32:	2301      	movs	r3, #1
 8013f34:	e7d1      	b.n	8013eda <_ungetc_r+0x7a>
 8013f36:	bf00      	nop
 8013f38:	0801653c 	.word	0x0801653c
 8013f3c:	0801655c 	.word	0x0801655c
 8013f40:	0801651c 	.word	0x0801651c

08013f44 <__swbuf_r>:
 8013f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013f46:	460e      	mov	r6, r1
 8013f48:	4614      	mov	r4, r2
 8013f4a:	4605      	mov	r5, r0
 8013f4c:	b118      	cbz	r0, 8013f56 <__swbuf_r+0x12>
 8013f4e:	6983      	ldr	r3, [r0, #24]
 8013f50:	b90b      	cbnz	r3, 8013f56 <__swbuf_r+0x12>
 8013f52:	f7fd f939 	bl	80111c8 <__sinit>
 8013f56:	4b21      	ldr	r3, [pc, #132]	; (8013fdc <__swbuf_r+0x98>)
 8013f58:	429c      	cmp	r4, r3
 8013f5a:	d12a      	bne.n	8013fb2 <__swbuf_r+0x6e>
 8013f5c:	686c      	ldr	r4, [r5, #4]
 8013f5e:	69a3      	ldr	r3, [r4, #24]
 8013f60:	60a3      	str	r3, [r4, #8]
 8013f62:	89a3      	ldrh	r3, [r4, #12]
 8013f64:	071a      	lsls	r2, r3, #28
 8013f66:	d52e      	bpl.n	8013fc6 <__swbuf_r+0x82>
 8013f68:	6923      	ldr	r3, [r4, #16]
 8013f6a:	b363      	cbz	r3, 8013fc6 <__swbuf_r+0x82>
 8013f6c:	6923      	ldr	r3, [r4, #16]
 8013f6e:	6820      	ldr	r0, [r4, #0]
 8013f70:	1ac0      	subs	r0, r0, r3
 8013f72:	6963      	ldr	r3, [r4, #20]
 8013f74:	b2f6      	uxtb	r6, r6
 8013f76:	4283      	cmp	r3, r0
 8013f78:	4637      	mov	r7, r6
 8013f7a:	dc04      	bgt.n	8013f86 <__swbuf_r+0x42>
 8013f7c:	4621      	mov	r1, r4
 8013f7e:	4628      	mov	r0, r5
 8013f80:	f7fd f8a6 	bl	80110d0 <_fflush_r>
 8013f84:	bb28      	cbnz	r0, 8013fd2 <__swbuf_r+0x8e>
 8013f86:	68a3      	ldr	r3, [r4, #8]
 8013f88:	3b01      	subs	r3, #1
 8013f8a:	60a3      	str	r3, [r4, #8]
 8013f8c:	6823      	ldr	r3, [r4, #0]
 8013f8e:	1c5a      	adds	r2, r3, #1
 8013f90:	6022      	str	r2, [r4, #0]
 8013f92:	701e      	strb	r6, [r3, #0]
 8013f94:	6963      	ldr	r3, [r4, #20]
 8013f96:	3001      	adds	r0, #1
 8013f98:	4283      	cmp	r3, r0
 8013f9a:	d004      	beq.n	8013fa6 <__swbuf_r+0x62>
 8013f9c:	89a3      	ldrh	r3, [r4, #12]
 8013f9e:	07db      	lsls	r3, r3, #31
 8013fa0:	d519      	bpl.n	8013fd6 <__swbuf_r+0x92>
 8013fa2:	2e0a      	cmp	r6, #10
 8013fa4:	d117      	bne.n	8013fd6 <__swbuf_r+0x92>
 8013fa6:	4621      	mov	r1, r4
 8013fa8:	4628      	mov	r0, r5
 8013faa:	f7fd f891 	bl	80110d0 <_fflush_r>
 8013fae:	b190      	cbz	r0, 8013fd6 <__swbuf_r+0x92>
 8013fb0:	e00f      	b.n	8013fd2 <__swbuf_r+0x8e>
 8013fb2:	4b0b      	ldr	r3, [pc, #44]	; (8013fe0 <__swbuf_r+0x9c>)
 8013fb4:	429c      	cmp	r4, r3
 8013fb6:	d101      	bne.n	8013fbc <__swbuf_r+0x78>
 8013fb8:	68ac      	ldr	r4, [r5, #8]
 8013fba:	e7d0      	b.n	8013f5e <__swbuf_r+0x1a>
 8013fbc:	4b09      	ldr	r3, [pc, #36]	; (8013fe4 <__swbuf_r+0xa0>)
 8013fbe:	429c      	cmp	r4, r3
 8013fc0:	bf08      	it	eq
 8013fc2:	68ec      	ldreq	r4, [r5, #12]
 8013fc4:	e7cb      	b.n	8013f5e <__swbuf_r+0x1a>
 8013fc6:	4621      	mov	r1, r4
 8013fc8:	4628      	mov	r0, r5
 8013fca:	f000 f81f 	bl	801400c <__swsetup_r>
 8013fce:	2800      	cmp	r0, #0
 8013fd0:	d0cc      	beq.n	8013f6c <__swbuf_r+0x28>
 8013fd2:	f04f 37ff 	mov.w	r7, #4294967295
 8013fd6:	4638      	mov	r0, r7
 8013fd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013fda:	bf00      	nop
 8013fdc:	0801653c 	.word	0x0801653c
 8013fe0:	0801655c 	.word	0x0801655c
 8013fe4:	0801651c 	.word	0x0801651c

08013fe8 <_write_r>:
 8013fe8:	b538      	push	{r3, r4, r5, lr}
 8013fea:	4c07      	ldr	r4, [pc, #28]	; (8014008 <_write_r+0x20>)
 8013fec:	4605      	mov	r5, r0
 8013fee:	4608      	mov	r0, r1
 8013ff0:	4611      	mov	r1, r2
 8013ff2:	2200      	movs	r2, #0
 8013ff4:	6022      	str	r2, [r4, #0]
 8013ff6:	461a      	mov	r2, r3
 8013ff8:	f7f9 fa1a 	bl	800d430 <_write>
 8013ffc:	1c43      	adds	r3, r0, #1
 8013ffe:	d102      	bne.n	8014006 <_write_r+0x1e>
 8014000:	6823      	ldr	r3, [r4, #0]
 8014002:	b103      	cbz	r3, 8014006 <_write_r+0x1e>
 8014004:	602b      	str	r3, [r5, #0]
 8014006:	bd38      	pop	{r3, r4, r5, pc}
 8014008:	200011f8 	.word	0x200011f8

0801400c <__swsetup_r>:
 801400c:	4b32      	ldr	r3, [pc, #200]	; (80140d8 <__swsetup_r+0xcc>)
 801400e:	b570      	push	{r4, r5, r6, lr}
 8014010:	681d      	ldr	r5, [r3, #0]
 8014012:	4606      	mov	r6, r0
 8014014:	460c      	mov	r4, r1
 8014016:	b125      	cbz	r5, 8014022 <__swsetup_r+0x16>
 8014018:	69ab      	ldr	r3, [r5, #24]
 801401a:	b913      	cbnz	r3, 8014022 <__swsetup_r+0x16>
 801401c:	4628      	mov	r0, r5
 801401e:	f7fd f8d3 	bl	80111c8 <__sinit>
 8014022:	4b2e      	ldr	r3, [pc, #184]	; (80140dc <__swsetup_r+0xd0>)
 8014024:	429c      	cmp	r4, r3
 8014026:	d10f      	bne.n	8014048 <__swsetup_r+0x3c>
 8014028:	686c      	ldr	r4, [r5, #4]
 801402a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801402e:	b29a      	uxth	r2, r3
 8014030:	0715      	lsls	r5, r2, #28
 8014032:	d42c      	bmi.n	801408e <__swsetup_r+0x82>
 8014034:	06d0      	lsls	r0, r2, #27
 8014036:	d411      	bmi.n	801405c <__swsetup_r+0x50>
 8014038:	2209      	movs	r2, #9
 801403a:	6032      	str	r2, [r6, #0]
 801403c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014040:	81a3      	strh	r3, [r4, #12]
 8014042:	f04f 30ff 	mov.w	r0, #4294967295
 8014046:	e03e      	b.n	80140c6 <__swsetup_r+0xba>
 8014048:	4b25      	ldr	r3, [pc, #148]	; (80140e0 <__swsetup_r+0xd4>)
 801404a:	429c      	cmp	r4, r3
 801404c:	d101      	bne.n	8014052 <__swsetup_r+0x46>
 801404e:	68ac      	ldr	r4, [r5, #8]
 8014050:	e7eb      	b.n	801402a <__swsetup_r+0x1e>
 8014052:	4b24      	ldr	r3, [pc, #144]	; (80140e4 <__swsetup_r+0xd8>)
 8014054:	429c      	cmp	r4, r3
 8014056:	bf08      	it	eq
 8014058:	68ec      	ldreq	r4, [r5, #12]
 801405a:	e7e6      	b.n	801402a <__swsetup_r+0x1e>
 801405c:	0751      	lsls	r1, r2, #29
 801405e:	d512      	bpl.n	8014086 <__swsetup_r+0x7a>
 8014060:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014062:	b141      	cbz	r1, 8014076 <__swsetup_r+0x6a>
 8014064:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014068:	4299      	cmp	r1, r3
 801406a:	d002      	beq.n	8014072 <__swsetup_r+0x66>
 801406c:	4630      	mov	r0, r6
 801406e:	f7fd f9ed 	bl	801144c <_free_r>
 8014072:	2300      	movs	r3, #0
 8014074:	6363      	str	r3, [r4, #52]	; 0x34
 8014076:	89a3      	ldrh	r3, [r4, #12]
 8014078:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801407c:	81a3      	strh	r3, [r4, #12]
 801407e:	2300      	movs	r3, #0
 8014080:	6063      	str	r3, [r4, #4]
 8014082:	6923      	ldr	r3, [r4, #16]
 8014084:	6023      	str	r3, [r4, #0]
 8014086:	89a3      	ldrh	r3, [r4, #12]
 8014088:	f043 0308 	orr.w	r3, r3, #8
 801408c:	81a3      	strh	r3, [r4, #12]
 801408e:	6923      	ldr	r3, [r4, #16]
 8014090:	b94b      	cbnz	r3, 80140a6 <__swsetup_r+0x9a>
 8014092:	89a3      	ldrh	r3, [r4, #12]
 8014094:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8014098:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801409c:	d003      	beq.n	80140a6 <__swsetup_r+0x9a>
 801409e:	4621      	mov	r1, r4
 80140a0:	4630      	mov	r0, r6
 80140a2:	f7fd f97f 	bl	80113a4 <__smakebuf_r>
 80140a6:	89a2      	ldrh	r2, [r4, #12]
 80140a8:	f012 0301 	ands.w	r3, r2, #1
 80140ac:	d00c      	beq.n	80140c8 <__swsetup_r+0xbc>
 80140ae:	2300      	movs	r3, #0
 80140b0:	60a3      	str	r3, [r4, #8]
 80140b2:	6963      	ldr	r3, [r4, #20]
 80140b4:	425b      	negs	r3, r3
 80140b6:	61a3      	str	r3, [r4, #24]
 80140b8:	6923      	ldr	r3, [r4, #16]
 80140ba:	b953      	cbnz	r3, 80140d2 <__swsetup_r+0xc6>
 80140bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80140c0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80140c4:	d1ba      	bne.n	801403c <__swsetup_r+0x30>
 80140c6:	bd70      	pop	{r4, r5, r6, pc}
 80140c8:	0792      	lsls	r2, r2, #30
 80140ca:	bf58      	it	pl
 80140cc:	6963      	ldrpl	r3, [r4, #20]
 80140ce:	60a3      	str	r3, [r4, #8]
 80140d0:	e7f2      	b.n	80140b8 <__swsetup_r+0xac>
 80140d2:	2000      	movs	r0, #0
 80140d4:	e7f7      	b.n	80140c6 <__swsetup_r+0xba>
 80140d6:	bf00      	nop
 80140d8:	20000034 	.word	0x20000034
 80140dc:	0801653c 	.word	0x0801653c
 80140e0:	0801655c 	.word	0x0801655c
 80140e4:	0801651c 	.word	0x0801651c

080140e8 <_close_r>:
 80140e8:	b538      	push	{r3, r4, r5, lr}
 80140ea:	4c06      	ldr	r4, [pc, #24]	; (8014104 <_close_r+0x1c>)
 80140ec:	2300      	movs	r3, #0
 80140ee:	4605      	mov	r5, r0
 80140f0:	4608      	mov	r0, r1
 80140f2:	6023      	str	r3, [r4, #0]
 80140f4:	f7f9 f9aa 	bl	800d44c <_close>
 80140f8:	1c43      	adds	r3, r0, #1
 80140fa:	d102      	bne.n	8014102 <_close_r+0x1a>
 80140fc:	6823      	ldr	r3, [r4, #0]
 80140fe:	b103      	cbz	r3, 8014102 <_close_r+0x1a>
 8014100:	602b      	str	r3, [r5, #0]
 8014102:	bd38      	pop	{r3, r4, r5, pc}
 8014104:	200011f8 	.word	0x200011f8

08014108 <quorem>:
 8014108:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801410c:	6903      	ldr	r3, [r0, #16]
 801410e:	690c      	ldr	r4, [r1, #16]
 8014110:	42a3      	cmp	r3, r4
 8014112:	4680      	mov	r8, r0
 8014114:	f2c0 8082 	blt.w	801421c <quorem+0x114>
 8014118:	3c01      	subs	r4, #1
 801411a:	f101 0714 	add.w	r7, r1, #20
 801411e:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8014122:	f100 0614 	add.w	r6, r0, #20
 8014126:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801412a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801412e:	eb06 030c 	add.w	r3, r6, ip
 8014132:	3501      	adds	r5, #1
 8014134:	eb07 090c 	add.w	r9, r7, ip
 8014138:	9301      	str	r3, [sp, #4]
 801413a:	fbb0 f5f5 	udiv	r5, r0, r5
 801413e:	b395      	cbz	r5, 80141a6 <quorem+0x9e>
 8014140:	f04f 0a00 	mov.w	sl, #0
 8014144:	4638      	mov	r0, r7
 8014146:	46b6      	mov	lr, r6
 8014148:	46d3      	mov	fp, sl
 801414a:	f850 2b04 	ldr.w	r2, [r0], #4
 801414e:	b293      	uxth	r3, r2
 8014150:	fb05 a303 	mla	r3, r5, r3, sl
 8014154:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014158:	b29b      	uxth	r3, r3
 801415a:	ebab 0303 	sub.w	r3, fp, r3
 801415e:	0c12      	lsrs	r2, r2, #16
 8014160:	f8de b000 	ldr.w	fp, [lr]
 8014164:	fb05 a202 	mla	r2, r5, r2, sl
 8014168:	fa13 f38b 	uxtah	r3, r3, fp
 801416c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8014170:	fa1f fb82 	uxth.w	fp, r2
 8014174:	f8de 2000 	ldr.w	r2, [lr]
 8014178:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 801417c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014180:	b29b      	uxth	r3, r3
 8014182:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014186:	4581      	cmp	r9, r0
 8014188:	ea4f 4b22 	mov.w	fp, r2, asr #16
 801418c:	f84e 3b04 	str.w	r3, [lr], #4
 8014190:	d2db      	bcs.n	801414a <quorem+0x42>
 8014192:	f856 300c 	ldr.w	r3, [r6, ip]
 8014196:	b933      	cbnz	r3, 80141a6 <quorem+0x9e>
 8014198:	9b01      	ldr	r3, [sp, #4]
 801419a:	3b04      	subs	r3, #4
 801419c:	429e      	cmp	r6, r3
 801419e:	461a      	mov	r2, r3
 80141a0:	d330      	bcc.n	8014204 <quorem+0xfc>
 80141a2:	f8c8 4010 	str.w	r4, [r8, #16]
 80141a6:	4640      	mov	r0, r8
 80141a8:	f001 fbf6 	bl	8015998 <__mcmp>
 80141ac:	2800      	cmp	r0, #0
 80141ae:	db25      	blt.n	80141fc <quorem+0xf4>
 80141b0:	3501      	adds	r5, #1
 80141b2:	4630      	mov	r0, r6
 80141b4:	f04f 0c00 	mov.w	ip, #0
 80141b8:	f857 2b04 	ldr.w	r2, [r7], #4
 80141bc:	f8d0 e000 	ldr.w	lr, [r0]
 80141c0:	b293      	uxth	r3, r2
 80141c2:	ebac 0303 	sub.w	r3, ip, r3
 80141c6:	0c12      	lsrs	r2, r2, #16
 80141c8:	fa13 f38e 	uxtah	r3, r3, lr
 80141cc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80141d0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80141d4:	b29b      	uxth	r3, r3
 80141d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80141da:	45b9      	cmp	r9, r7
 80141dc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80141e0:	f840 3b04 	str.w	r3, [r0], #4
 80141e4:	d2e8      	bcs.n	80141b8 <quorem+0xb0>
 80141e6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80141ea:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80141ee:	b92a      	cbnz	r2, 80141fc <quorem+0xf4>
 80141f0:	3b04      	subs	r3, #4
 80141f2:	429e      	cmp	r6, r3
 80141f4:	461a      	mov	r2, r3
 80141f6:	d30b      	bcc.n	8014210 <quorem+0x108>
 80141f8:	f8c8 4010 	str.w	r4, [r8, #16]
 80141fc:	4628      	mov	r0, r5
 80141fe:	b003      	add	sp, #12
 8014200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014204:	6812      	ldr	r2, [r2, #0]
 8014206:	3b04      	subs	r3, #4
 8014208:	2a00      	cmp	r2, #0
 801420a:	d1ca      	bne.n	80141a2 <quorem+0x9a>
 801420c:	3c01      	subs	r4, #1
 801420e:	e7c5      	b.n	801419c <quorem+0x94>
 8014210:	6812      	ldr	r2, [r2, #0]
 8014212:	3b04      	subs	r3, #4
 8014214:	2a00      	cmp	r2, #0
 8014216:	d1ef      	bne.n	80141f8 <quorem+0xf0>
 8014218:	3c01      	subs	r4, #1
 801421a:	e7ea      	b.n	80141f2 <quorem+0xea>
 801421c:	2000      	movs	r0, #0
 801421e:	e7ee      	b.n	80141fe <quorem+0xf6>

08014220 <_dtoa_r>:
 8014220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014224:	ec57 6b10 	vmov	r6, r7, d0
 8014228:	b097      	sub	sp, #92	; 0x5c
 801422a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801422c:	9106      	str	r1, [sp, #24]
 801422e:	4604      	mov	r4, r0
 8014230:	920b      	str	r2, [sp, #44]	; 0x2c
 8014232:	9312      	str	r3, [sp, #72]	; 0x48
 8014234:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8014238:	e9cd 6700 	strd	r6, r7, [sp]
 801423c:	b93d      	cbnz	r5, 801424e <_dtoa_r+0x2e>
 801423e:	2010      	movs	r0, #16
 8014240:	f001 f922 	bl	8015488 <malloc>
 8014244:	6260      	str	r0, [r4, #36]	; 0x24
 8014246:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801424a:	6005      	str	r5, [r0, #0]
 801424c:	60c5      	str	r5, [r0, #12]
 801424e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014250:	6819      	ldr	r1, [r3, #0]
 8014252:	b151      	cbz	r1, 801426a <_dtoa_r+0x4a>
 8014254:	685a      	ldr	r2, [r3, #4]
 8014256:	604a      	str	r2, [r1, #4]
 8014258:	2301      	movs	r3, #1
 801425a:	4093      	lsls	r3, r2
 801425c:	608b      	str	r3, [r1, #8]
 801425e:	4620      	mov	r0, r4
 8014260:	f001 f97b 	bl	801555a <_Bfree>
 8014264:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014266:	2200      	movs	r2, #0
 8014268:	601a      	str	r2, [r3, #0]
 801426a:	1e3b      	subs	r3, r7, #0
 801426c:	bfbb      	ittet	lt
 801426e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8014272:	9301      	strlt	r3, [sp, #4]
 8014274:	2300      	movge	r3, #0
 8014276:	2201      	movlt	r2, #1
 8014278:	bfac      	ite	ge
 801427a:	f8c8 3000 	strge.w	r3, [r8]
 801427e:	f8c8 2000 	strlt.w	r2, [r8]
 8014282:	4baf      	ldr	r3, [pc, #700]	; (8014540 <_dtoa_r+0x320>)
 8014284:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8014288:	ea33 0308 	bics.w	r3, r3, r8
 801428c:	d114      	bne.n	80142b8 <_dtoa_r+0x98>
 801428e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014290:	f242 730f 	movw	r3, #9999	; 0x270f
 8014294:	6013      	str	r3, [r2, #0]
 8014296:	9b00      	ldr	r3, [sp, #0]
 8014298:	b923      	cbnz	r3, 80142a4 <_dtoa_r+0x84>
 801429a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 801429e:	2800      	cmp	r0, #0
 80142a0:	f000 8542 	beq.w	8014d28 <_dtoa_r+0xb08>
 80142a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80142a6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8014554 <_dtoa_r+0x334>
 80142aa:	2b00      	cmp	r3, #0
 80142ac:	f000 8544 	beq.w	8014d38 <_dtoa_r+0xb18>
 80142b0:	f10b 0303 	add.w	r3, fp, #3
 80142b4:	f000 bd3e 	b.w	8014d34 <_dtoa_r+0xb14>
 80142b8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80142bc:	2200      	movs	r2, #0
 80142be:	2300      	movs	r3, #0
 80142c0:	4630      	mov	r0, r6
 80142c2:	4639      	mov	r1, r7
 80142c4:	f7f4 fb38 	bl	8008938 <__aeabi_dcmpeq>
 80142c8:	4681      	mov	r9, r0
 80142ca:	b168      	cbz	r0, 80142e8 <_dtoa_r+0xc8>
 80142cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80142ce:	2301      	movs	r3, #1
 80142d0:	6013      	str	r3, [r2, #0]
 80142d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80142d4:	2b00      	cmp	r3, #0
 80142d6:	f000 8524 	beq.w	8014d22 <_dtoa_r+0xb02>
 80142da:	4b9a      	ldr	r3, [pc, #616]	; (8014544 <_dtoa_r+0x324>)
 80142dc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80142de:	f103 3bff 	add.w	fp, r3, #4294967295
 80142e2:	6013      	str	r3, [r2, #0]
 80142e4:	f000 bd28 	b.w	8014d38 <_dtoa_r+0xb18>
 80142e8:	aa14      	add	r2, sp, #80	; 0x50
 80142ea:	a915      	add	r1, sp, #84	; 0x54
 80142ec:	ec47 6b10 	vmov	d0, r6, r7
 80142f0:	4620      	mov	r0, r4
 80142f2:	f001 fc3f 	bl	8015b74 <__d2b>
 80142f6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80142fa:	9004      	str	r0, [sp, #16]
 80142fc:	2d00      	cmp	r5, #0
 80142fe:	d07c      	beq.n	80143fa <_dtoa_r+0x1da>
 8014300:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8014304:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8014308:	46b2      	mov	sl, r6
 801430a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 801430e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8014312:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8014316:	2200      	movs	r2, #0
 8014318:	4b8b      	ldr	r3, [pc, #556]	; (8014548 <_dtoa_r+0x328>)
 801431a:	4650      	mov	r0, sl
 801431c:	4659      	mov	r1, fp
 801431e:	f7f3 feeb 	bl	80080f8 <__aeabi_dsub>
 8014322:	a381      	add	r3, pc, #516	; (adr r3, 8014528 <_dtoa_r+0x308>)
 8014324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014328:	f7f4 f89e 	bl	8008468 <__aeabi_dmul>
 801432c:	a380      	add	r3, pc, #512	; (adr r3, 8014530 <_dtoa_r+0x310>)
 801432e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014332:	f7f3 fee3 	bl	80080fc <__adddf3>
 8014336:	4606      	mov	r6, r0
 8014338:	4628      	mov	r0, r5
 801433a:	460f      	mov	r7, r1
 801433c:	f7f4 f82a 	bl	8008394 <__aeabi_i2d>
 8014340:	a37d      	add	r3, pc, #500	; (adr r3, 8014538 <_dtoa_r+0x318>)
 8014342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014346:	f7f4 f88f 	bl	8008468 <__aeabi_dmul>
 801434a:	4602      	mov	r2, r0
 801434c:	460b      	mov	r3, r1
 801434e:	4630      	mov	r0, r6
 8014350:	4639      	mov	r1, r7
 8014352:	f7f3 fed3 	bl	80080fc <__adddf3>
 8014356:	4606      	mov	r6, r0
 8014358:	460f      	mov	r7, r1
 801435a:	f7f4 fb35 	bl	80089c8 <__aeabi_d2iz>
 801435e:	2200      	movs	r2, #0
 8014360:	4682      	mov	sl, r0
 8014362:	2300      	movs	r3, #0
 8014364:	4630      	mov	r0, r6
 8014366:	4639      	mov	r1, r7
 8014368:	f7f4 faf0 	bl	800894c <__aeabi_dcmplt>
 801436c:	b148      	cbz	r0, 8014382 <_dtoa_r+0x162>
 801436e:	4650      	mov	r0, sl
 8014370:	f7f4 f810 	bl	8008394 <__aeabi_i2d>
 8014374:	4632      	mov	r2, r6
 8014376:	463b      	mov	r3, r7
 8014378:	f7f4 fade 	bl	8008938 <__aeabi_dcmpeq>
 801437c:	b908      	cbnz	r0, 8014382 <_dtoa_r+0x162>
 801437e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014382:	f1ba 0f16 	cmp.w	sl, #22
 8014386:	d859      	bhi.n	801443c <_dtoa_r+0x21c>
 8014388:	4970      	ldr	r1, [pc, #448]	; (801454c <_dtoa_r+0x32c>)
 801438a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 801438e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014392:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014396:	f7f4 faf7 	bl	8008988 <__aeabi_dcmpgt>
 801439a:	2800      	cmp	r0, #0
 801439c:	d050      	beq.n	8014440 <_dtoa_r+0x220>
 801439e:	f10a 3aff 	add.w	sl, sl, #4294967295
 80143a2:	2300      	movs	r3, #0
 80143a4:	930f      	str	r3, [sp, #60]	; 0x3c
 80143a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80143a8:	1b5d      	subs	r5, r3, r5
 80143aa:	f1b5 0801 	subs.w	r8, r5, #1
 80143ae:	bf49      	itett	mi
 80143b0:	f1c5 0301 	rsbmi	r3, r5, #1
 80143b4:	2300      	movpl	r3, #0
 80143b6:	9305      	strmi	r3, [sp, #20]
 80143b8:	f04f 0800 	movmi.w	r8, #0
 80143bc:	bf58      	it	pl
 80143be:	9305      	strpl	r3, [sp, #20]
 80143c0:	f1ba 0f00 	cmp.w	sl, #0
 80143c4:	db3e      	blt.n	8014444 <_dtoa_r+0x224>
 80143c6:	2300      	movs	r3, #0
 80143c8:	44d0      	add	r8, sl
 80143ca:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80143ce:	9307      	str	r3, [sp, #28]
 80143d0:	9b06      	ldr	r3, [sp, #24]
 80143d2:	2b09      	cmp	r3, #9
 80143d4:	f200 8090 	bhi.w	80144f8 <_dtoa_r+0x2d8>
 80143d8:	2b05      	cmp	r3, #5
 80143da:	bfc4      	itt	gt
 80143dc:	3b04      	subgt	r3, #4
 80143de:	9306      	strgt	r3, [sp, #24]
 80143e0:	9b06      	ldr	r3, [sp, #24]
 80143e2:	f1a3 0302 	sub.w	r3, r3, #2
 80143e6:	bfcc      	ite	gt
 80143e8:	2500      	movgt	r5, #0
 80143ea:	2501      	movle	r5, #1
 80143ec:	2b03      	cmp	r3, #3
 80143ee:	f200 808f 	bhi.w	8014510 <_dtoa_r+0x2f0>
 80143f2:	e8df f003 	tbb	[pc, r3]
 80143f6:	7f7d      	.short	0x7f7d
 80143f8:	7131      	.short	0x7131
 80143fa:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80143fe:	441d      	add	r5, r3
 8014400:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8014404:	2820      	cmp	r0, #32
 8014406:	dd13      	ble.n	8014430 <_dtoa_r+0x210>
 8014408:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 801440c:	9b00      	ldr	r3, [sp, #0]
 801440e:	fa08 f800 	lsl.w	r8, r8, r0
 8014412:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8014416:	fa23 f000 	lsr.w	r0, r3, r0
 801441a:	ea48 0000 	orr.w	r0, r8, r0
 801441e:	f7f3 ffa9 	bl	8008374 <__aeabi_ui2d>
 8014422:	2301      	movs	r3, #1
 8014424:	4682      	mov	sl, r0
 8014426:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 801442a:	3d01      	subs	r5, #1
 801442c:	9313      	str	r3, [sp, #76]	; 0x4c
 801442e:	e772      	b.n	8014316 <_dtoa_r+0xf6>
 8014430:	9b00      	ldr	r3, [sp, #0]
 8014432:	f1c0 0020 	rsb	r0, r0, #32
 8014436:	fa03 f000 	lsl.w	r0, r3, r0
 801443a:	e7f0      	b.n	801441e <_dtoa_r+0x1fe>
 801443c:	2301      	movs	r3, #1
 801443e:	e7b1      	b.n	80143a4 <_dtoa_r+0x184>
 8014440:	900f      	str	r0, [sp, #60]	; 0x3c
 8014442:	e7b0      	b.n	80143a6 <_dtoa_r+0x186>
 8014444:	9b05      	ldr	r3, [sp, #20]
 8014446:	eba3 030a 	sub.w	r3, r3, sl
 801444a:	9305      	str	r3, [sp, #20]
 801444c:	f1ca 0300 	rsb	r3, sl, #0
 8014450:	9307      	str	r3, [sp, #28]
 8014452:	2300      	movs	r3, #0
 8014454:	930e      	str	r3, [sp, #56]	; 0x38
 8014456:	e7bb      	b.n	80143d0 <_dtoa_r+0x1b0>
 8014458:	2301      	movs	r3, #1
 801445a:	930a      	str	r3, [sp, #40]	; 0x28
 801445c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801445e:	2b00      	cmp	r3, #0
 8014460:	dd59      	ble.n	8014516 <_dtoa_r+0x2f6>
 8014462:	9302      	str	r3, [sp, #8]
 8014464:	4699      	mov	r9, r3
 8014466:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8014468:	2200      	movs	r2, #0
 801446a:	6072      	str	r2, [r6, #4]
 801446c:	2204      	movs	r2, #4
 801446e:	f102 0014 	add.w	r0, r2, #20
 8014472:	4298      	cmp	r0, r3
 8014474:	6871      	ldr	r1, [r6, #4]
 8014476:	d953      	bls.n	8014520 <_dtoa_r+0x300>
 8014478:	4620      	mov	r0, r4
 801447a:	f001 f83a 	bl	80154f2 <_Balloc>
 801447e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014480:	6030      	str	r0, [r6, #0]
 8014482:	f1b9 0f0e 	cmp.w	r9, #14
 8014486:	f8d3 b000 	ldr.w	fp, [r3]
 801448a:	f200 80e6 	bhi.w	801465a <_dtoa_r+0x43a>
 801448e:	2d00      	cmp	r5, #0
 8014490:	f000 80e3 	beq.w	801465a <_dtoa_r+0x43a>
 8014494:	ed9d 7b00 	vldr	d7, [sp]
 8014498:	f1ba 0f00 	cmp.w	sl, #0
 801449c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80144a0:	dd74      	ble.n	801458c <_dtoa_r+0x36c>
 80144a2:	4a2a      	ldr	r2, [pc, #168]	; (801454c <_dtoa_r+0x32c>)
 80144a4:	f00a 030f 	and.w	r3, sl, #15
 80144a8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80144ac:	ed93 7b00 	vldr	d7, [r3]
 80144b0:	ea4f 162a 	mov.w	r6, sl, asr #4
 80144b4:	06f0      	lsls	r0, r6, #27
 80144b6:	ed8d 7b08 	vstr	d7, [sp, #32]
 80144ba:	d565      	bpl.n	8014588 <_dtoa_r+0x368>
 80144bc:	4b24      	ldr	r3, [pc, #144]	; (8014550 <_dtoa_r+0x330>)
 80144be:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80144c2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80144c6:	f7f4 f8f9 	bl	80086bc <__aeabi_ddiv>
 80144ca:	e9cd 0100 	strd	r0, r1, [sp]
 80144ce:	f006 060f 	and.w	r6, r6, #15
 80144d2:	2503      	movs	r5, #3
 80144d4:	4f1e      	ldr	r7, [pc, #120]	; (8014550 <_dtoa_r+0x330>)
 80144d6:	e04c      	b.n	8014572 <_dtoa_r+0x352>
 80144d8:	2301      	movs	r3, #1
 80144da:	930a      	str	r3, [sp, #40]	; 0x28
 80144dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80144de:	4453      	add	r3, sl
 80144e0:	f103 0901 	add.w	r9, r3, #1
 80144e4:	9302      	str	r3, [sp, #8]
 80144e6:	464b      	mov	r3, r9
 80144e8:	2b01      	cmp	r3, #1
 80144ea:	bfb8      	it	lt
 80144ec:	2301      	movlt	r3, #1
 80144ee:	e7ba      	b.n	8014466 <_dtoa_r+0x246>
 80144f0:	2300      	movs	r3, #0
 80144f2:	e7b2      	b.n	801445a <_dtoa_r+0x23a>
 80144f4:	2300      	movs	r3, #0
 80144f6:	e7f0      	b.n	80144da <_dtoa_r+0x2ba>
 80144f8:	2501      	movs	r5, #1
 80144fa:	2300      	movs	r3, #0
 80144fc:	9306      	str	r3, [sp, #24]
 80144fe:	950a      	str	r5, [sp, #40]	; 0x28
 8014500:	f04f 33ff 	mov.w	r3, #4294967295
 8014504:	9302      	str	r3, [sp, #8]
 8014506:	4699      	mov	r9, r3
 8014508:	2200      	movs	r2, #0
 801450a:	2312      	movs	r3, #18
 801450c:	920b      	str	r2, [sp, #44]	; 0x2c
 801450e:	e7aa      	b.n	8014466 <_dtoa_r+0x246>
 8014510:	2301      	movs	r3, #1
 8014512:	930a      	str	r3, [sp, #40]	; 0x28
 8014514:	e7f4      	b.n	8014500 <_dtoa_r+0x2e0>
 8014516:	2301      	movs	r3, #1
 8014518:	9302      	str	r3, [sp, #8]
 801451a:	4699      	mov	r9, r3
 801451c:	461a      	mov	r2, r3
 801451e:	e7f5      	b.n	801450c <_dtoa_r+0x2ec>
 8014520:	3101      	adds	r1, #1
 8014522:	6071      	str	r1, [r6, #4]
 8014524:	0052      	lsls	r2, r2, #1
 8014526:	e7a2      	b.n	801446e <_dtoa_r+0x24e>
 8014528:	636f4361 	.word	0x636f4361
 801452c:	3fd287a7 	.word	0x3fd287a7
 8014530:	8b60c8b3 	.word	0x8b60c8b3
 8014534:	3fc68a28 	.word	0x3fc68a28
 8014538:	509f79fb 	.word	0x509f79fb
 801453c:	3fd34413 	.word	0x3fd34413
 8014540:	7ff00000 	.word	0x7ff00000
 8014544:	080165df 	.word	0x080165df
 8014548:	3ff80000 	.word	0x3ff80000
 801454c:	08016678 	.word	0x08016678
 8014550:	08016650 	.word	0x08016650
 8014554:	08016641 	.word	0x08016641
 8014558:	07f1      	lsls	r1, r6, #31
 801455a:	d508      	bpl.n	801456e <_dtoa_r+0x34e>
 801455c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014560:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014564:	f7f3 ff80 	bl	8008468 <__aeabi_dmul>
 8014568:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801456c:	3501      	adds	r5, #1
 801456e:	1076      	asrs	r6, r6, #1
 8014570:	3708      	adds	r7, #8
 8014572:	2e00      	cmp	r6, #0
 8014574:	d1f0      	bne.n	8014558 <_dtoa_r+0x338>
 8014576:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801457a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801457e:	f7f4 f89d 	bl	80086bc <__aeabi_ddiv>
 8014582:	e9cd 0100 	strd	r0, r1, [sp]
 8014586:	e01a      	b.n	80145be <_dtoa_r+0x39e>
 8014588:	2502      	movs	r5, #2
 801458a:	e7a3      	b.n	80144d4 <_dtoa_r+0x2b4>
 801458c:	f000 80a0 	beq.w	80146d0 <_dtoa_r+0x4b0>
 8014590:	f1ca 0600 	rsb	r6, sl, #0
 8014594:	4b9f      	ldr	r3, [pc, #636]	; (8014814 <_dtoa_r+0x5f4>)
 8014596:	4fa0      	ldr	r7, [pc, #640]	; (8014818 <_dtoa_r+0x5f8>)
 8014598:	f006 020f 	and.w	r2, r6, #15
 801459c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80145a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145a4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80145a8:	f7f3 ff5e 	bl	8008468 <__aeabi_dmul>
 80145ac:	e9cd 0100 	strd	r0, r1, [sp]
 80145b0:	1136      	asrs	r6, r6, #4
 80145b2:	2300      	movs	r3, #0
 80145b4:	2502      	movs	r5, #2
 80145b6:	2e00      	cmp	r6, #0
 80145b8:	d17f      	bne.n	80146ba <_dtoa_r+0x49a>
 80145ba:	2b00      	cmp	r3, #0
 80145bc:	d1e1      	bne.n	8014582 <_dtoa_r+0x362>
 80145be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80145c0:	2b00      	cmp	r3, #0
 80145c2:	f000 8087 	beq.w	80146d4 <_dtoa_r+0x4b4>
 80145c6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80145ca:	2200      	movs	r2, #0
 80145cc:	4b93      	ldr	r3, [pc, #588]	; (801481c <_dtoa_r+0x5fc>)
 80145ce:	4630      	mov	r0, r6
 80145d0:	4639      	mov	r1, r7
 80145d2:	f7f4 f9bb 	bl	800894c <__aeabi_dcmplt>
 80145d6:	2800      	cmp	r0, #0
 80145d8:	d07c      	beq.n	80146d4 <_dtoa_r+0x4b4>
 80145da:	f1b9 0f00 	cmp.w	r9, #0
 80145de:	d079      	beq.n	80146d4 <_dtoa_r+0x4b4>
 80145e0:	9b02      	ldr	r3, [sp, #8]
 80145e2:	2b00      	cmp	r3, #0
 80145e4:	dd35      	ble.n	8014652 <_dtoa_r+0x432>
 80145e6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80145ea:	9308      	str	r3, [sp, #32]
 80145ec:	4639      	mov	r1, r7
 80145ee:	2200      	movs	r2, #0
 80145f0:	4b8b      	ldr	r3, [pc, #556]	; (8014820 <_dtoa_r+0x600>)
 80145f2:	4630      	mov	r0, r6
 80145f4:	f7f3 ff38 	bl	8008468 <__aeabi_dmul>
 80145f8:	e9cd 0100 	strd	r0, r1, [sp]
 80145fc:	9f02      	ldr	r7, [sp, #8]
 80145fe:	3501      	adds	r5, #1
 8014600:	4628      	mov	r0, r5
 8014602:	f7f3 fec7 	bl	8008394 <__aeabi_i2d>
 8014606:	e9dd 2300 	ldrd	r2, r3, [sp]
 801460a:	f7f3 ff2d 	bl	8008468 <__aeabi_dmul>
 801460e:	2200      	movs	r2, #0
 8014610:	4b84      	ldr	r3, [pc, #528]	; (8014824 <_dtoa_r+0x604>)
 8014612:	f7f3 fd73 	bl	80080fc <__adddf3>
 8014616:	4605      	mov	r5, r0
 8014618:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 801461c:	2f00      	cmp	r7, #0
 801461e:	d15d      	bne.n	80146dc <_dtoa_r+0x4bc>
 8014620:	2200      	movs	r2, #0
 8014622:	4b81      	ldr	r3, [pc, #516]	; (8014828 <_dtoa_r+0x608>)
 8014624:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014628:	f7f3 fd66 	bl	80080f8 <__aeabi_dsub>
 801462c:	462a      	mov	r2, r5
 801462e:	4633      	mov	r3, r6
 8014630:	e9cd 0100 	strd	r0, r1, [sp]
 8014634:	f7f4 f9a8 	bl	8008988 <__aeabi_dcmpgt>
 8014638:	2800      	cmp	r0, #0
 801463a:	f040 8288 	bne.w	8014b4e <_dtoa_r+0x92e>
 801463e:	462a      	mov	r2, r5
 8014640:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8014644:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014648:	f7f4 f980 	bl	800894c <__aeabi_dcmplt>
 801464c:	2800      	cmp	r0, #0
 801464e:	f040 827c 	bne.w	8014b4a <_dtoa_r+0x92a>
 8014652:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8014656:	e9cd 2300 	strd	r2, r3, [sp]
 801465a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801465c:	2b00      	cmp	r3, #0
 801465e:	f2c0 8150 	blt.w	8014902 <_dtoa_r+0x6e2>
 8014662:	f1ba 0f0e 	cmp.w	sl, #14
 8014666:	f300 814c 	bgt.w	8014902 <_dtoa_r+0x6e2>
 801466a:	4b6a      	ldr	r3, [pc, #424]	; (8014814 <_dtoa_r+0x5f4>)
 801466c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8014670:	ed93 7b00 	vldr	d7, [r3]
 8014674:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014676:	2b00      	cmp	r3, #0
 8014678:	ed8d 7b02 	vstr	d7, [sp, #8]
 801467c:	f280 80d8 	bge.w	8014830 <_dtoa_r+0x610>
 8014680:	f1b9 0f00 	cmp.w	r9, #0
 8014684:	f300 80d4 	bgt.w	8014830 <_dtoa_r+0x610>
 8014688:	f040 825e 	bne.w	8014b48 <_dtoa_r+0x928>
 801468c:	2200      	movs	r2, #0
 801468e:	4b66      	ldr	r3, [pc, #408]	; (8014828 <_dtoa_r+0x608>)
 8014690:	ec51 0b17 	vmov	r0, r1, d7
 8014694:	f7f3 fee8 	bl	8008468 <__aeabi_dmul>
 8014698:	e9dd 2300 	ldrd	r2, r3, [sp]
 801469c:	f7f4 f96a 	bl	8008974 <__aeabi_dcmpge>
 80146a0:	464f      	mov	r7, r9
 80146a2:	464e      	mov	r6, r9
 80146a4:	2800      	cmp	r0, #0
 80146a6:	f040 8234 	bne.w	8014b12 <_dtoa_r+0x8f2>
 80146aa:	2331      	movs	r3, #49	; 0x31
 80146ac:	f10b 0501 	add.w	r5, fp, #1
 80146b0:	f88b 3000 	strb.w	r3, [fp]
 80146b4:	f10a 0a01 	add.w	sl, sl, #1
 80146b8:	e22f      	b.n	8014b1a <_dtoa_r+0x8fa>
 80146ba:	07f2      	lsls	r2, r6, #31
 80146bc:	d505      	bpl.n	80146ca <_dtoa_r+0x4aa>
 80146be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80146c2:	f7f3 fed1 	bl	8008468 <__aeabi_dmul>
 80146c6:	3501      	adds	r5, #1
 80146c8:	2301      	movs	r3, #1
 80146ca:	1076      	asrs	r6, r6, #1
 80146cc:	3708      	adds	r7, #8
 80146ce:	e772      	b.n	80145b6 <_dtoa_r+0x396>
 80146d0:	2502      	movs	r5, #2
 80146d2:	e774      	b.n	80145be <_dtoa_r+0x39e>
 80146d4:	f8cd a020 	str.w	sl, [sp, #32]
 80146d8:	464f      	mov	r7, r9
 80146da:	e791      	b.n	8014600 <_dtoa_r+0x3e0>
 80146dc:	4b4d      	ldr	r3, [pc, #308]	; (8014814 <_dtoa_r+0x5f4>)
 80146de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80146e2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80146e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80146e8:	2b00      	cmp	r3, #0
 80146ea:	d047      	beq.n	801477c <_dtoa_r+0x55c>
 80146ec:	4602      	mov	r2, r0
 80146ee:	460b      	mov	r3, r1
 80146f0:	2000      	movs	r0, #0
 80146f2:	494e      	ldr	r1, [pc, #312]	; (801482c <_dtoa_r+0x60c>)
 80146f4:	f7f3 ffe2 	bl	80086bc <__aeabi_ddiv>
 80146f8:	462a      	mov	r2, r5
 80146fa:	4633      	mov	r3, r6
 80146fc:	f7f3 fcfc 	bl	80080f8 <__aeabi_dsub>
 8014700:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8014704:	465d      	mov	r5, fp
 8014706:	e9dd 0100 	ldrd	r0, r1, [sp]
 801470a:	f7f4 f95d 	bl	80089c8 <__aeabi_d2iz>
 801470e:	4606      	mov	r6, r0
 8014710:	f7f3 fe40 	bl	8008394 <__aeabi_i2d>
 8014714:	4602      	mov	r2, r0
 8014716:	460b      	mov	r3, r1
 8014718:	e9dd 0100 	ldrd	r0, r1, [sp]
 801471c:	f7f3 fcec 	bl	80080f8 <__aeabi_dsub>
 8014720:	3630      	adds	r6, #48	; 0x30
 8014722:	f805 6b01 	strb.w	r6, [r5], #1
 8014726:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801472a:	e9cd 0100 	strd	r0, r1, [sp]
 801472e:	f7f4 f90d 	bl	800894c <__aeabi_dcmplt>
 8014732:	2800      	cmp	r0, #0
 8014734:	d163      	bne.n	80147fe <_dtoa_r+0x5de>
 8014736:	e9dd 2300 	ldrd	r2, r3, [sp]
 801473a:	2000      	movs	r0, #0
 801473c:	4937      	ldr	r1, [pc, #220]	; (801481c <_dtoa_r+0x5fc>)
 801473e:	f7f3 fcdb 	bl	80080f8 <__aeabi_dsub>
 8014742:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8014746:	f7f4 f901 	bl	800894c <__aeabi_dcmplt>
 801474a:	2800      	cmp	r0, #0
 801474c:	f040 80b7 	bne.w	80148be <_dtoa_r+0x69e>
 8014750:	eba5 030b 	sub.w	r3, r5, fp
 8014754:	429f      	cmp	r7, r3
 8014756:	f77f af7c 	ble.w	8014652 <_dtoa_r+0x432>
 801475a:	2200      	movs	r2, #0
 801475c:	4b30      	ldr	r3, [pc, #192]	; (8014820 <_dtoa_r+0x600>)
 801475e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8014762:	f7f3 fe81 	bl	8008468 <__aeabi_dmul>
 8014766:	2200      	movs	r2, #0
 8014768:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801476c:	4b2c      	ldr	r3, [pc, #176]	; (8014820 <_dtoa_r+0x600>)
 801476e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014772:	f7f3 fe79 	bl	8008468 <__aeabi_dmul>
 8014776:	e9cd 0100 	strd	r0, r1, [sp]
 801477a:	e7c4      	b.n	8014706 <_dtoa_r+0x4e6>
 801477c:	462a      	mov	r2, r5
 801477e:	4633      	mov	r3, r6
 8014780:	f7f3 fe72 	bl	8008468 <__aeabi_dmul>
 8014784:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8014788:	eb0b 0507 	add.w	r5, fp, r7
 801478c:	465e      	mov	r6, fp
 801478e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014792:	f7f4 f919 	bl	80089c8 <__aeabi_d2iz>
 8014796:	4607      	mov	r7, r0
 8014798:	f7f3 fdfc 	bl	8008394 <__aeabi_i2d>
 801479c:	3730      	adds	r7, #48	; 0x30
 801479e:	4602      	mov	r2, r0
 80147a0:	460b      	mov	r3, r1
 80147a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80147a6:	f7f3 fca7 	bl	80080f8 <__aeabi_dsub>
 80147aa:	f806 7b01 	strb.w	r7, [r6], #1
 80147ae:	42ae      	cmp	r6, r5
 80147b0:	e9cd 0100 	strd	r0, r1, [sp]
 80147b4:	f04f 0200 	mov.w	r2, #0
 80147b8:	d126      	bne.n	8014808 <_dtoa_r+0x5e8>
 80147ba:	4b1c      	ldr	r3, [pc, #112]	; (801482c <_dtoa_r+0x60c>)
 80147bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80147c0:	f7f3 fc9c 	bl	80080fc <__adddf3>
 80147c4:	4602      	mov	r2, r0
 80147c6:	460b      	mov	r3, r1
 80147c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80147cc:	f7f4 f8dc 	bl	8008988 <__aeabi_dcmpgt>
 80147d0:	2800      	cmp	r0, #0
 80147d2:	d174      	bne.n	80148be <_dtoa_r+0x69e>
 80147d4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80147d8:	2000      	movs	r0, #0
 80147da:	4914      	ldr	r1, [pc, #80]	; (801482c <_dtoa_r+0x60c>)
 80147dc:	f7f3 fc8c 	bl	80080f8 <__aeabi_dsub>
 80147e0:	4602      	mov	r2, r0
 80147e2:	460b      	mov	r3, r1
 80147e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80147e8:	f7f4 f8b0 	bl	800894c <__aeabi_dcmplt>
 80147ec:	2800      	cmp	r0, #0
 80147ee:	f43f af30 	beq.w	8014652 <_dtoa_r+0x432>
 80147f2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80147f6:	2b30      	cmp	r3, #48	; 0x30
 80147f8:	f105 32ff 	add.w	r2, r5, #4294967295
 80147fc:	d002      	beq.n	8014804 <_dtoa_r+0x5e4>
 80147fe:	f8dd a020 	ldr.w	sl, [sp, #32]
 8014802:	e04a      	b.n	801489a <_dtoa_r+0x67a>
 8014804:	4615      	mov	r5, r2
 8014806:	e7f4      	b.n	80147f2 <_dtoa_r+0x5d2>
 8014808:	4b05      	ldr	r3, [pc, #20]	; (8014820 <_dtoa_r+0x600>)
 801480a:	f7f3 fe2d 	bl	8008468 <__aeabi_dmul>
 801480e:	e9cd 0100 	strd	r0, r1, [sp]
 8014812:	e7bc      	b.n	801478e <_dtoa_r+0x56e>
 8014814:	08016678 	.word	0x08016678
 8014818:	08016650 	.word	0x08016650
 801481c:	3ff00000 	.word	0x3ff00000
 8014820:	40240000 	.word	0x40240000
 8014824:	401c0000 	.word	0x401c0000
 8014828:	40140000 	.word	0x40140000
 801482c:	3fe00000 	.word	0x3fe00000
 8014830:	e9dd 6700 	ldrd	r6, r7, [sp]
 8014834:	465d      	mov	r5, fp
 8014836:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801483a:	4630      	mov	r0, r6
 801483c:	4639      	mov	r1, r7
 801483e:	f7f3 ff3d 	bl	80086bc <__aeabi_ddiv>
 8014842:	f7f4 f8c1 	bl	80089c8 <__aeabi_d2iz>
 8014846:	4680      	mov	r8, r0
 8014848:	f7f3 fda4 	bl	8008394 <__aeabi_i2d>
 801484c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014850:	f7f3 fe0a 	bl	8008468 <__aeabi_dmul>
 8014854:	4602      	mov	r2, r0
 8014856:	460b      	mov	r3, r1
 8014858:	4630      	mov	r0, r6
 801485a:	4639      	mov	r1, r7
 801485c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8014860:	f7f3 fc4a 	bl	80080f8 <__aeabi_dsub>
 8014864:	f805 6b01 	strb.w	r6, [r5], #1
 8014868:	eba5 060b 	sub.w	r6, r5, fp
 801486c:	45b1      	cmp	r9, r6
 801486e:	4602      	mov	r2, r0
 8014870:	460b      	mov	r3, r1
 8014872:	d139      	bne.n	80148e8 <_dtoa_r+0x6c8>
 8014874:	f7f3 fc42 	bl	80080fc <__adddf3>
 8014878:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801487c:	4606      	mov	r6, r0
 801487e:	460f      	mov	r7, r1
 8014880:	f7f4 f882 	bl	8008988 <__aeabi_dcmpgt>
 8014884:	b9c8      	cbnz	r0, 80148ba <_dtoa_r+0x69a>
 8014886:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801488a:	4630      	mov	r0, r6
 801488c:	4639      	mov	r1, r7
 801488e:	f7f4 f853 	bl	8008938 <__aeabi_dcmpeq>
 8014892:	b110      	cbz	r0, 801489a <_dtoa_r+0x67a>
 8014894:	f018 0f01 	tst.w	r8, #1
 8014898:	d10f      	bne.n	80148ba <_dtoa_r+0x69a>
 801489a:	9904      	ldr	r1, [sp, #16]
 801489c:	4620      	mov	r0, r4
 801489e:	f000 fe5c 	bl	801555a <_Bfree>
 80148a2:	2300      	movs	r3, #0
 80148a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80148a6:	702b      	strb	r3, [r5, #0]
 80148a8:	f10a 0301 	add.w	r3, sl, #1
 80148ac:	6013      	str	r3, [r2, #0]
 80148ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80148b0:	2b00      	cmp	r3, #0
 80148b2:	f000 8241 	beq.w	8014d38 <_dtoa_r+0xb18>
 80148b6:	601d      	str	r5, [r3, #0]
 80148b8:	e23e      	b.n	8014d38 <_dtoa_r+0xb18>
 80148ba:	f8cd a020 	str.w	sl, [sp, #32]
 80148be:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80148c2:	2a39      	cmp	r2, #57	; 0x39
 80148c4:	f105 33ff 	add.w	r3, r5, #4294967295
 80148c8:	d108      	bne.n	80148dc <_dtoa_r+0x6bc>
 80148ca:	459b      	cmp	fp, r3
 80148cc:	d10a      	bne.n	80148e4 <_dtoa_r+0x6c4>
 80148ce:	9b08      	ldr	r3, [sp, #32]
 80148d0:	3301      	adds	r3, #1
 80148d2:	9308      	str	r3, [sp, #32]
 80148d4:	2330      	movs	r3, #48	; 0x30
 80148d6:	f88b 3000 	strb.w	r3, [fp]
 80148da:	465b      	mov	r3, fp
 80148dc:	781a      	ldrb	r2, [r3, #0]
 80148de:	3201      	adds	r2, #1
 80148e0:	701a      	strb	r2, [r3, #0]
 80148e2:	e78c      	b.n	80147fe <_dtoa_r+0x5de>
 80148e4:	461d      	mov	r5, r3
 80148e6:	e7ea      	b.n	80148be <_dtoa_r+0x69e>
 80148e8:	2200      	movs	r2, #0
 80148ea:	4b9b      	ldr	r3, [pc, #620]	; (8014b58 <_dtoa_r+0x938>)
 80148ec:	f7f3 fdbc 	bl	8008468 <__aeabi_dmul>
 80148f0:	2200      	movs	r2, #0
 80148f2:	2300      	movs	r3, #0
 80148f4:	4606      	mov	r6, r0
 80148f6:	460f      	mov	r7, r1
 80148f8:	f7f4 f81e 	bl	8008938 <__aeabi_dcmpeq>
 80148fc:	2800      	cmp	r0, #0
 80148fe:	d09a      	beq.n	8014836 <_dtoa_r+0x616>
 8014900:	e7cb      	b.n	801489a <_dtoa_r+0x67a>
 8014902:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014904:	2a00      	cmp	r2, #0
 8014906:	f000 808b 	beq.w	8014a20 <_dtoa_r+0x800>
 801490a:	9a06      	ldr	r2, [sp, #24]
 801490c:	2a01      	cmp	r2, #1
 801490e:	dc6e      	bgt.n	80149ee <_dtoa_r+0x7ce>
 8014910:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8014912:	2a00      	cmp	r2, #0
 8014914:	d067      	beq.n	80149e6 <_dtoa_r+0x7c6>
 8014916:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801491a:	9f07      	ldr	r7, [sp, #28]
 801491c:	9d05      	ldr	r5, [sp, #20]
 801491e:	9a05      	ldr	r2, [sp, #20]
 8014920:	2101      	movs	r1, #1
 8014922:	441a      	add	r2, r3
 8014924:	4620      	mov	r0, r4
 8014926:	9205      	str	r2, [sp, #20]
 8014928:	4498      	add	r8, r3
 801492a:	f000 fef4 	bl	8015716 <__i2b>
 801492e:	4606      	mov	r6, r0
 8014930:	2d00      	cmp	r5, #0
 8014932:	dd0c      	ble.n	801494e <_dtoa_r+0x72e>
 8014934:	f1b8 0f00 	cmp.w	r8, #0
 8014938:	dd09      	ble.n	801494e <_dtoa_r+0x72e>
 801493a:	4545      	cmp	r5, r8
 801493c:	9a05      	ldr	r2, [sp, #20]
 801493e:	462b      	mov	r3, r5
 8014940:	bfa8      	it	ge
 8014942:	4643      	movge	r3, r8
 8014944:	1ad2      	subs	r2, r2, r3
 8014946:	9205      	str	r2, [sp, #20]
 8014948:	1aed      	subs	r5, r5, r3
 801494a:	eba8 0803 	sub.w	r8, r8, r3
 801494e:	9b07      	ldr	r3, [sp, #28]
 8014950:	b1eb      	cbz	r3, 801498e <_dtoa_r+0x76e>
 8014952:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014954:	2b00      	cmp	r3, #0
 8014956:	d067      	beq.n	8014a28 <_dtoa_r+0x808>
 8014958:	b18f      	cbz	r7, 801497e <_dtoa_r+0x75e>
 801495a:	4631      	mov	r1, r6
 801495c:	463a      	mov	r2, r7
 801495e:	4620      	mov	r0, r4
 8014960:	f000 ff78 	bl	8015854 <__pow5mult>
 8014964:	9a04      	ldr	r2, [sp, #16]
 8014966:	4601      	mov	r1, r0
 8014968:	4606      	mov	r6, r0
 801496a:	4620      	mov	r0, r4
 801496c:	f000 fedc 	bl	8015728 <__multiply>
 8014970:	9904      	ldr	r1, [sp, #16]
 8014972:	9008      	str	r0, [sp, #32]
 8014974:	4620      	mov	r0, r4
 8014976:	f000 fdf0 	bl	801555a <_Bfree>
 801497a:	9b08      	ldr	r3, [sp, #32]
 801497c:	9304      	str	r3, [sp, #16]
 801497e:	9b07      	ldr	r3, [sp, #28]
 8014980:	1bda      	subs	r2, r3, r7
 8014982:	d004      	beq.n	801498e <_dtoa_r+0x76e>
 8014984:	9904      	ldr	r1, [sp, #16]
 8014986:	4620      	mov	r0, r4
 8014988:	f000 ff64 	bl	8015854 <__pow5mult>
 801498c:	9004      	str	r0, [sp, #16]
 801498e:	2101      	movs	r1, #1
 8014990:	4620      	mov	r0, r4
 8014992:	f000 fec0 	bl	8015716 <__i2b>
 8014996:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014998:	4607      	mov	r7, r0
 801499a:	2b00      	cmp	r3, #0
 801499c:	f000 81d0 	beq.w	8014d40 <_dtoa_r+0xb20>
 80149a0:	461a      	mov	r2, r3
 80149a2:	4601      	mov	r1, r0
 80149a4:	4620      	mov	r0, r4
 80149a6:	f000 ff55 	bl	8015854 <__pow5mult>
 80149aa:	9b06      	ldr	r3, [sp, #24]
 80149ac:	2b01      	cmp	r3, #1
 80149ae:	4607      	mov	r7, r0
 80149b0:	dc40      	bgt.n	8014a34 <_dtoa_r+0x814>
 80149b2:	9b00      	ldr	r3, [sp, #0]
 80149b4:	2b00      	cmp	r3, #0
 80149b6:	d139      	bne.n	8014a2c <_dtoa_r+0x80c>
 80149b8:	9b01      	ldr	r3, [sp, #4]
 80149ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80149be:	2b00      	cmp	r3, #0
 80149c0:	d136      	bne.n	8014a30 <_dtoa_r+0x810>
 80149c2:	9b01      	ldr	r3, [sp, #4]
 80149c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80149c8:	0d1b      	lsrs	r3, r3, #20
 80149ca:	051b      	lsls	r3, r3, #20
 80149cc:	b12b      	cbz	r3, 80149da <_dtoa_r+0x7ba>
 80149ce:	9b05      	ldr	r3, [sp, #20]
 80149d0:	3301      	adds	r3, #1
 80149d2:	9305      	str	r3, [sp, #20]
 80149d4:	f108 0801 	add.w	r8, r8, #1
 80149d8:	2301      	movs	r3, #1
 80149da:	9307      	str	r3, [sp, #28]
 80149dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80149de:	2b00      	cmp	r3, #0
 80149e0:	d12a      	bne.n	8014a38 <_dtoa_r+0x818>
 80149e2:	2001      	movs	r0, #1
 80149e4:	e030      	b.n	8014a48 <_dtoa_r+0x828>
 80149e6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80149e8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80149ec:	e795      	b.n	801491a <_dtoa_r+0x6fa>
 80149ee:	9b07      	ldr	r3, [sp, #28]
 80149f0:	f109 37ff 	add.w	r7, r9, #4294967295
 80149f4:	42bb      	cmp	r3, r7
 80149f6:	bfbf      	itttt	lt
 80149f8:	9b07      	ldrlt	r3, [sp, #28]
 80149fa:	9707      	strlt	r7, [sp, #28]
 80149fc:	1afa      	sublt	r2, r7, r3
 80149fe:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8014a00:	bfbb      	ittet	lt
 8014a02:	189b      	addlt	r3, r3, r2
 8014a04:	930e      	strlt	r3, [sp, #56]	; 0x38
 8014a06:	1bdf      	subge	r7, r3, r7
 8014a08:	2700      	movlt	r7, #0
 8014a0a:	f1b9 0f00 	cmp.w	r9, #0
 8014a0e:	bfb5      	itete	lt
 8014a10:	9b05      	ldrlt	r3, [sp, #20]
 8014a12:	9d05      	ldrge	r5, [sp, #20]
 8014a14:	eba3 0509 	sublt.w	r5, r3, r9
 8014a18:	464b      	movge	r3, r9
 8014a1a:	bfb8      	it	lt
 8014a1c:	2300      	movlt	r3, #0
 8014a1e:	e77e      	b.n	801491e <_dtoa_r+0x6fe>
 8014a20:	9f07      	ldr	r7, [sp, #28]
 8014a22:	9d05      	ldr	r5, [sp, #20]
 8014a24:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8014a26:	e783      	b.n	8014930 <_dtoa_r+0x710>
 8014a28:	9a07      	ldr	r2, [sp, #28]
 8014a2a:	e7ab      	b.n	8014984 <_dtoa_r+0x764>
 8014a2c:	2300      	movs	r3, #0
 8014a2e:	e7d4      	b.n	80149da <_dtoa_r+0x7ba>
 8014a30:	9b00      	ldr	r3, [sp, #0]
 8014a32:	e7d2      	b.n	80149da <_dtoa_r+0x7ba>
 8014a34:	2300      	movs	r3, #0
 8014a36:	9307      	str	r3, [sp, #28]
 8014a38:	693b      	ldr	r3, [r7, #16]
 8014a3a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8014a3e:	6918      	ldr	r0, [r3, #16]
 8014a40:	f000 fe1b 	bl	801567a <__hi0bits>
 8014a44:	f1c0 0020 	rsb	r0, r0, #32
 8014a48:	4440      	add	r0, r8
 8014a4a:	f010 001f 	ands.w	r0, r0, #31
 8014a4e:	d047      	beq.n	8014ae0 <_dtoa_r+0x8c0>
 8014a50:	f1c0 0320 	rsb	r3, r0, #32
 8014a54:	2b04      	cmp	r3, #4
 8014a56:	dd3b      	ble.n	8014ad0 <_dtoa_r+0x8b0>
 8014a58:	9b05      	ldr	r3, [sp, #20]
 8014a5a:	f1c0 001c 	rsb	r0, r0, #28
 8014a5e:	4403      	add	r3, r0
 8014a60:	9305      	str	r3, [sp, #20]
 8014a62:	4405      	add	r5, r0
 8014a64:	4480      	add	r8, r0
 8014a66:	9b05      	ldr	r3, [sp, #20]
 8014a68:	2b00      	cmp	r3, #0
 8014a6a:	dd05      	ble.n	8014a78 <_dtoa_r+0x858>
 8014a6c:	461a      	mov	r2, r3
 8014a6e:	9904      	ldr	r1, [sp, #16]
 8014a70:	4620      	mov	r0, r4
 8014a72:	f000 ff3d 	bl	80158f0 <__lshift>
 8014a76:	9004      	str	r0, [sp, #16]
 8014a78:	f1b8 0f00 	cmp.w	r8, #0
 8014a7c:	dd05      	ble.n	8014a8a <_dtoa_r+0x86a>
 8014a7e:	4639      	mov	r1, r7
 8014a80:	4642      	mov	r2, r8
 8014a82:	4620      	mov	r0, r4
 8014a84:	f000 ff34 	bl	80158f0 <__lshift>
 8014a88:	4607      	mov	r7, r0
 8014a8a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014a8c:	b353      	cbz	r3, 8014ae4 <_dtoa_r+0x8c4>
 8014a8e:	4639      	mov	r1, r7
 8014a90:	9804      	ldr	r0, [sp, #16]
 8014a92:	f000 ff81 	bl	8015998 <__mcmp>
 8014a96:	2800      	cmp	r0, #0
 8014a98:	da24      	bge.n	8014ae4 <_dtoa_r+0x8c4>
 8014a9a:	2300      	movs	r3, #0
 8014a9c:	220a      	movs	r2, #10
 8014a9e:	9904      	ldr	r1, [sp, #16]
 8014aa0:	4620      	mov	r0, r4
 8014aa2:	f000 fd71 	bl	8015588 <__multadd>
 8014aa6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014aa8:	9004      	str	r0, [sp, #16]
 8014aaa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014aae:	2b00      	cmp	r3, #0
 8014ab0:	f000 814d 	beq.w	8014d4e <_dtoa_r+0xb2e>
 8014ab4:	2300      	movs	r3, #0
 8014ab6:	4631      	mov	r1, r6
 8014ab8:	220a      	movs	r2, #10
 8014aba:	4620      	mov	r0, r4
 8014abc:	f000 fd64 	bl	8015588 <__multadd>
 8014ac0:	9b02      	ldr	r3, [sp, #8]
 8014ac2:	2b00      	cmp	r3, #0
 8014ac4:	4606      	mov	r6, r0
 8014ac6:	dc4f      	bgt.n	8014b68 <_dtoa_r+0x948>
 8014ac8:	9b06      	ldr	r3, [sp, #24]
 8014aca:	2b02      	cmp	r3, #2
 8014acc:	dd4c      	ble.n	8014b68 <_dtoa_r+0x948>
 8014ace:	e011      	b.n	8014af4 <_dtoa_r+0x8d4>
 8014ad0:	d0c9      	beq.n	8014a66 <_dtoa_r+0x846>
 8014ad2:	9a05      	ldr	r2, [sp, #20]
 8014ad4:	331c      	adds	r3, #28
 8014ad6:	441a      	add	r2, r3
 8014ad8:	9205      	str	r2, [sp, #20]
 8014ada:	441d      	add	r5, r3
 8014adc:	4498      	add	r8, r3
 8014ade:	e7c2      	b.n	8014a66 <_dtoa_r+0x846>
 8014ae0:	4603      	mov	r3, r0
 8014ae2:	e7f6      	b.n	8014ad2 <_dtoa_r+0x8b2>
 8014ae4:	f1b9 0f00 	cmp.w	r9, #0
 8014ae8:	dc38      	bgt.n	8014b5c <_dtoa_r+0x93c>
 8014aea:	9b06      	ldr	r3, [sp, #24]
 8014aec:	2b02      	cmp	r3, #2
 8014aee:	dd35      	ble.n	8014b5c <_dtoa_r+0x93c>
 8014af0:	f8cd 9008 	str.w	r9, [sp, #8]
 8014af4:	9b02      	ldr	r3, [sp, #8]
 8014af6:	b963      	cbnz	r3, 8014b12 <_dtoa_r+0x8f2>
 8014af8:	4639      	mov	r1, r7
 8014afa:	2205      	movs	r2, #5
 8014afc:	4620      	mov	r0, r4
 8014afe:	f000 fd43 	bl	8015588 <__multadd>
 8014b02:	4601      	mov	r1, r0
 8014b04:	4607      	mov	r7, r0
 8014b06:	9804      	ldr	r0, [sp, #16]
 8014b08:	f000 ff46 	bl	8015998 <__mcmp>
 8014b0c:	2800      	cmp	r0, #0
 8014b0e:	f73f adcc 	bgt.w	80146aa <_dtoa_r+0x48a>
 8014b12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014b14:	465d      	mov	r5, fp
 8014b16:	ea6f 0a03 	mvn.w	sl, r3
 8014b1a:	f04f 0900 	mov.w	r9, #0
 8014b1e:	4639      	mov	r1, r7
 8014b20:	4620      	mov	r0, r4
 8014b22:	f000 fd1a 	bl	801555a <_Bfree>
 8014b26:	2e00      	cmp	r6, #0
 8014b28:	f43f aeb7 	beq.w	801489a <_dtoa_r+0x67a>
 8014b2c:	f1b9 0f00 	cmp.w	r9, #0
 8014b30:	d005      	beq.n	8014b3e <_dtoa_r+0x91e>
 8014b32:	45b1      	cmp	r9, r6
 8014b34:	d003      	beq.n	8014b3e <_dtoa_r+0x91e>
 8014b36:	4649      	mov	r1, r9
 8014b38:	4620      	mov	r0, r4
 8014b3a:	f000 fd0e 	bl	801555a <_Bfree>
 8014b3e:	4631      	mov	r1, r6
 8014b40:	4620      	mov	r0, r4
 8014b42:	f000 fd0a 	bl	801555a <_Bfree>
 8014b46:	e6a8      	b.n	801489a <_dtoa_r+0x67a>
 8014b48:	2700      	movs	r7, #0
 8014b4a:	463e      	mov	r6, r7
 8014b4c:	e7e1      	b.n	8014b12 <_dtoa_r+0x8f2>
 8014b4e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8014b52:	463e      	mov	r6, r7
 8014b54:	e5a9      	b.n	80146aa <_dtoa_r+0x48a>
 8014b56:	bf00      	nop
 8014b58:	40240000 	.word	0x40240000
 8014b5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014b5e:	f8cd 9008 	str.w	r9, [sp, #8]
 8014b62:	2b00      	cmp	r3, #0
 8014b64:	f000 80fa 	beq.w	8014d5c <_dtoa_r+0xb3c>
 8014b68:	2d00      	cmp	r5, #0
 8014b6a:	dd05      	ble.n	8014b78 <_dtoa_r+0x958>
 8014b6c:	4631      	mov	r1, r6
 8014b6e:	462a      	mov	r2, r5
 8014b70:	4620      	mov	r0, r4
 8014b72:	f000 febd 	bl	80158f0 <__lshift>
 8014b76:	4606      	mov	r6, r0
 8014b78:	9b07      	ldr	r3, [sp, #28]
 8014b7a:	2b00      	cmp	r3, #0
 8014b7c:	d04c      	beq.n	8014c18 <_dtoa_r+0x9f8>
 8014b7e:	6871      	ldr	r1, [r6, #4]
 8014b80:	4620      	mov	r0, r4
 8014b82:	f000 fcb6 	bl	80154f2 <_Balloc>
 8014b86:	6932      	ldr	r2, [r6, #16]
 8014b88:	3202      	adds	r2, #2
 8014b8a:	4605      	mov	r5, r0
 8014b8c:	0092      	lsls	r2, r2, #2
 8014b8e:	f106 010c 	add.w	r1, r6, #12
 8014b92:	300c      	adds	r0, #12
 8014b94:	f7fc fc46 	bl	8011424 <memcpy>
 8014b98:	2201      	movs	r2, #1
 8014b9a:	4629      	mov	r1, r5
 8014b9c:	4620      	mov	r0, r4
 8014b9e:	f000 fea7 	bl	80158f0 <__lshift>
 8014ba2:	9b00      	ldr	r3, [sp, #0]
 8014ba4:	f8cd b014 	str.w	fp, [sp, #20]
 8014ba8:	f003 0301 	and.w	r3, r3, #1
 8014bac:	46b1      	mov	r9, r6
 8014bae:	9307      	str	r3, [sp, #28]
 8014bb0:	4606      	mov	r6, r0
 8014bb2:	4639      	mov	r1, r7
 8014bb4:	9804      	ldr	r0, [sp, #16]
 8014bb6:	f7ff faa7 	bl	8014108 <quorem>
 8014bba:	4649      	mov	r1, r9
 8014bbc:	4605      	mov	r5, r0
 8014bbe:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8014bc2:	9804      	ldr	r0, [sp, #16]
 8014bc4:	f000 fee8 	bl	8015998 <__mcmp>
 8014bc8:	4632      	mov	r2, r6
 8014bca:	9000      	str	r0, [sp, #0]
 8014bcc:	4639      	mov	r1, r7
 8014bce:	4620      	mov	r0, r4
 8014bd0:	f000 fefc 	bl	80159cc <__mdiff>
 8014bd4:	68c3      	ldr	r3, [r0, #12]
 8014bd6:	4602      	mov	r2, r0
 8014bd8:	bb03      	cbnz	r3, 8014c1c <_dtoa_r+0x9fc>
 8014bda:	4601      	mov	r1, r0
 8014bdc:	9008      	str	r0, [sp, #32]
 8014bde:	9804      	ldr	r0, [sp, #16]
 8014be0:	f000 feda 	bl	8015998 <__mcmp>
 8014be4:	9a08      	ldr	r2, [sp, #32]
 8014be6:	4603      	mov	r3, r0
 8014be8:	4611      	mov	r1, r2
 8014bea:	4620      	mov	r0, r4
 8014bec:	9308      	str	r3, [sp, #32]
 8014bee:	f000 fcb4 	bl	801555a <_Bfree>
 8014bf2:	9b08      	ldr	r3, [sp, #32]
 8014bf4:	b9a3      	cbnz	r3, 8014c20 <_dtoa_r+0xa00>
 8014bf6:	9a06      	ldr	r2, [sp, #24]
 8014bf8:	b992      	cbnz	r2, 8014c20 <_dtoa_r+0xa00>
 8014bfa:	9a07      	ldr	r2, [sp, #28]
 8014bfc:	b982      	cbnz	r2, 8014c20 <_dtoa_r+0xa00>
 8014bfe:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8014c02:	d029      	beq.n	8014c58 <_dtoa_r+0xa38>
 8014c04:	9b00      	ldr	r3, [sp, #0]
 8014c06:	2b00      	cmp	r3, #0
 8014c08:	dd01      	ble.n	8014c0e <_dtoa_r+0x9ee>
 8014c0a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8014c0e:	9b05      	ldr	r3, [sp, #20]
 8014c10:	1c5d      	adds	r5, r3, #1
 8014c12:	f883 8000 	strb.w	r8, [r3]
 8014c16:	e782      	b.n	8014b1e <_dtoa_r+0x8fe>
 8014c18:	4630      	mov	r0, r6
 8014c1a:	e7c2      	b.n	8014ba2 <_dtoa_r+0x982>
 8014c1c:	2301      	movs	r3, #1
 8014c1e:	e7e3      	b.n	8014be8 <_dtoa_r+0x9c8>
 8014c20:	9a00      	ldr	r2, [sp, #0]
 8014c22:	2a00      	cmp	r2, #0
 8014c24:	db04      	blt.n	8014c30 <_dtoa_r+0xa10>
 8014c26:	d125      	bne.n	8014c74 <_dtoa_r+0xa54>
 8014c28:	9a06      	ldr	r2, [sp, #24]
 8014c2a:	bb1a      	cbnz	r2, 8014c74 <_dtoa_r+0xa54>
 8014c2c:	9a07      	ldr	r2, [sp, #28]
 8014c2e:	bb0a      	cbnz	r2, 8014c74 <_dtoa_r+0xa54>
 8014c30:	2b00      	cmp	r3, #0
 8014c32:	ddec      	ble.n	8014c0e <_dtoa_r+0x9ee>
 8014c34:	2201      	movs	r2, #1
 8014c36:	9904      	ldr	r1, [sp, #16]
 8014c38:	4620      	mov	r0, r4
 8014c3a:	f000 fe59 	bl	80158f0 <__lshift>
 8014c3e:	4639      	mov	r1, r7
 8014c40:	9004      	str	r0, [sp, #16]
 8014c42:	f000 fea9 	bl	8015998 <__mcmp>
 8014c46:	2800      	cmp	r0, #0
 8014c48:	dc03      	bgt.n	8014c52 <_dtoa_r+0xa32>
 8014c4a:	d1e0      	bne.n	8014c0e <_dtoa_r+0x9ee>
 8014c4c:	f018 0f01 	tst.w	r8, #1
 8014c50:	d0dd      	beq.n	8014c0e <_dtoa_r+0x9ee>
 8014c52:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8014c56:	d1d8      	bne.n	8014c0a <_dtoa_r+0x9ea>
 8014c58:	9b05      	ldr	r3, [sp, #20]
 8014c5a:	9a05      	ldr	r2, [sp, #20]
 8014c5c:	1c5d      	adds	r5, r3, #1
 8014c5e:	2339      	movs	r3, #57	; 0x39
 8014c60:	7013      	strb	r3, [r2, #0]
 8014c62:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014c66:	2b39      	cmp	r3, #57	; 0x39
 8014c68:	f105 32ff 	add.w	r2, r5, #4294967295
 8014c6c:	d04f      	beq.n	8014d0e <_dtoa_r+0xaee>
 8014c6e:	3301      	adds	r3, #1
 8014c70:	7013      	strb	r3, [r2, #0]
 8014c72:	e754      	b.n	8014b1e <_dtoa_r+0x8fe>
 8014c74:	9a05      	ldr	r2, [sp, #20]
 8014c76:	2b00      	cmp	r3, #0
 8014c78:	f102 0501 	add.w	r5, r2, #1
 8014c7c:	dd06      	ble.n	8014c8c <_dtoa_r+0xa6c>
 8014c7e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8014c82:	d0e9      	beq.n	8014c58 <_dtoa_r+0xa38>
 8014c84:	f108 0801 	add.w	r8, r8, #1
 8014c88:	9b05      	ldr	r3, [sp, #20]
 8014c8a:	e7c2      	b.n	8014c12 <_dtoa_r+0x9f2>
 8014c8c:	9a02      	ldr	r2, [sp, #8]
 8014c8e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8014c92:	eba5 030b 	sub.w	r3, r5, fp
 8014c96:	4293      	cmp	r3, r2
 8014c98:	d021      	beq.n	8014cde <_dtoa_r+0xabe>
 8014c9a:	2300      	movs	r3, #0
 8014c9c:	220a      	movs	r2, #10
 8014c9e:	9904      	ldr	r1, [sp, #16]
 8014ca0:	4620      	mov	r0, r4
 8014ca2:	f000 fc71 	bl	8015588 <__multadd>
 8014ca6:	45b1      	cmp	r9, r6
 8014ca8:	9004      	str	r0, [sp, #16]
 8014caa:	f04f 0300 	mov.w	r3, #0
 8014cae:	f04f 020a 	mov.w	r2, #10
 8014cb2:	4649      	mov	r1, r9
 8014cb4:	4620      	mov	r0, r4
 8014cb6:	d105      	bne.n	8014cc4 <_dtoa_r+0xaa4>
 8014cb8:	f000 fc66 	bl	8015588 <__multadd>
 8014cbc:	4681      	mov	r9, r0
 8014cbe:	4606      	mov	r6, r0
 8014cc0:	9505      	str	r5, [sp, #20]
 8014cc2:	e776      	b.n	8014bb2 <_dtoa_r+0x992>
 8014cc4:	f000 fc60 	bl	8015588 <__multadd>
 8014cc8:	4631      	mov	r1, r6
 8014cca:	4681      	mov	r9, r0
 8014ccc:	2300      	movs	r3, #0
 8014cce:	220a      	movs	r2, #10
 8014cd0:	4620      	mov	r0, r4
 8014cd2:	f000 fc59 	bl	8015588 <__multadd>
 8014cd6:	4606      	mov	r6, r0
 8014cd8:	e7f2      	b.n	8014cc0 <_dtoa_r+0xaa0>
 8014cda:	f04f 0900 	mov.w	r9, #0
 8014cde:	2201      	movs	r2, #1
 8014ce0:	9904      	ldr	r1, [sp, #16]
 8014ce2:	4620      	mov	r0, r4
 8014ce4:	f000 fe04 	bl	80158f0 <__lshift>
 8014ce8:	4639      	mov	r1, r7
 8014cea:	9004      	str	r0, [sp, #16]
 8014cec:	f000 fe54 	bl	8015998 <__mcmp>
 8014cf0:	2800      	cmp	r0, #0
 8014cf2:	dcb6      	bgt.n	8014c62 <_dtoa_r+0xa42>
 8014cf4:	d102      	bne.n	8014cfc <_dtoa_r+0xadc>
 8014cf6:	f018 0f01 	tst.w	r8, #1
 8014cfa:	d1b2      	bne.n	8014c62 <_dtoa_r+0xa42>
 8014cfc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014d00:	2b30      	cmp	r3, #48	; 0x30
 8014d02:	f105 32ff 	add.w	r2, r5, #4294967295
 8014d06:	f47f af0a 	bne.w	8014b1e <_dtoa_r+0x8fe>
 8014d0a:	4615      	mov	r5, r2
 8014d0c:	e7f6      	b.n	8014cfc <_dtoa_r+0xadc>
 8014d0e:	4593      	cmp	fp, r2
 8014d10:	d105      	bne.n	8014d1e <_dtoa_r+0xafe>
 8014d12:	2331      	movs	r3, #49	; 0x31
 8014d14:	f10a 0a01 	add.w	sl, sl, #1
 8014d18:	f88b 3000 	strb.w	r3, [fp]
 8014d1c:	e6ff      	b.n	8014b1e <_dtoa_r+0x8fe>
 8014d1e:	4615      	mov	r5, r2
 8014d20:	e79f      	b.n	8014c62 <_dtoa_r+0xa42>
 8014d22:	f8df b064 	ldr.w	fp, [pc, #100]	; 8014d88 <_dtoa_r+0xb68>
 8014d26:	e007      	b.n	8014d38 <_dtoa_r+0xb18>
 8014d28:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014d2a:	f8df b060 	ldr.w	fp, [pc, #96]	; 8014d8c <_dtoa_r+0xb6c>
 8014d2e:	b11b      	cbz	r3, 8014d38 <_dtoa_r+0xb18>
 8014d30:	f10b 0308 	add.w	r3, fp, #8
 8014d34:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8014d36:	6013      	str	r3, [r2, #0]
 8014d38:	4658      	mov	r0, fp
 8014d3a:	b017      	add	sp, #92	; 0x5c
 8014d3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014d40:	9b06      	ldr	r3, [sp, #24]
 8014d42:	2b01      	cmp	r3, #1
 8014d44:	f77f ae35 	ble.w	80149b2 <_dtoa_r+0x792>
 8014d48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014d4a:	9307      	str	r3, [sp, #28]
 8014d4c:	e649      	b.n	80149e2 <_dtoa_r+0x7c2>
 8014d4e:	9b02      	ldr	r3, [sp, #8]
 8014d50:	2b00      	cmp	r3, #0
 8014d52:	dc03      	bgt.n	8014d5c <_dtoa_r+0xb3c>
 8014d54:	9b06      	ldr	r3, [sp, #24]
 8014d56:	2b02      	cmp	r3, #2
 8014d58:	f73f aecc 	bgt.w	8014af4 <_dtoa_r+0x8d4>
 8014d5c:	465d      	mov	r5, fp
 8014d5e:	4639      	mov	r1, r7
 8014d60:	9804      	ldr	r0, [sp, #16]
 8014d62:	f7ff f9d1 	bl	8014108 <quorem>
 8014d66:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8014d6a:	f805 8b01 	strb.w	r8, [r5], #1
 8014d6e:	9a02      	ldr	r2, [sp, #8]
 8014d70:	eba5 030b 	sub.w	r3, r5, fp
 8014d74:	429a      	cmp	r2, r3
 8014d76:	ddb0      	ble.n	8014cda <_dtoa_r+0xaba>
 8014d78:	2300      	movs	r3, #0
 8014d7a:	220a      	movs	r2, #10
 8014d7c:	9904      	ldr	r1, [sp, #16]
 8014d7e:	4620      	mov	r0, r4
 8014d80:	f000 fc02 	bl	8015588 <__multadd>
 8014d84:	9004      	str	r0, [sp, #16]
 8014d86:	e7ea      	b.n	8014d5e <_dtoa_r+0xb3e>
 8014d88:	080165de 	.word	0x080165de
 8014d8c:	08016638 	.word	0x08016638

08014d90 <_fstat_r>:
 8014d90:	b538      	push	{r3, r4, r5, lr}
 8014d92:	4c07      	ldr	r4, [pc, #28]	; (8014db0 <_fstat_r+0x20>)
 8014d94:	2300      	movs	r3, #0
 8014d96:	4605      	mov	r5, r0
 8014d98:	4608      	mov	r0, r1
 8014d9a:	4611      	mov	r1, r2
 8014d9c:	6023      	str	r3, [r4, #0]
 8014d9e:	f7f8 fb59 	bl	800d454 <_fstat>
 8014da2:	1c43      	adds	r3, r0, #1
 8014da4:	d102      	bne.n	8014dac <_fstat_r+0x1c>
 8014da6:	6823      	ldr	r3, [r4, #0]
 8014da8:	b103      	cbz	r3, 8014dac <_fstat_r+0x1c>
 8014daa:	602b      	str	r3, [r5, #0]
 8014dac:	bd38      	pop	{r3, r4, r5, pc}
 8014dae:	bf00      	nop
 8014db0:	200011f8 	.word	0x200011f8

08014db4 <rshift>:
 8014db4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014db6:	6906      	ldr	r6, [r0, #16]
 8014db8:	114b      	asrs	r3, r1, #5
 8014dba:	429e      	cmp	r6, r3
 8014dbc:	f100 0414 	add.w	r4, r0, #20
 8014dc0:	dd30      	ble.n	8014e24 <rshift+0x70>
 8014dc2:	f011 011f 	ands.w	r1, r1, #31
 8014dc6:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8014dca:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8014dce:	d108      	bne.n	8014de2 <rshift+0x2e>
 8014dd0:	4621      	mov	r1, r4
 8014dd2:	42b2      	cmp	r2, r6
 8014dd4:	460b      	mov	r3, r1
 8014dd6:	d211      	bcs.n	8014dfc <rshift+0x48>
 8014dd8:	f852 3b04 	ldr.w	r3, [r2], #4
 8014ddc:	f841 3b04 	str.w	r3, [r1], #4
 8014de0:	e7f7      	b.n	8014dd2 <rshift+0x1e>
 8014de2:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8014de6:	f1c1 0c20 	rsb	ip, r1, #32
 8014dea:	40cd      	lsrs	r5, r1
 8014dec:	3204      	adds	r2, #4
 8014dee:	4623      	mov	r3, r4
 8014df0:	42b2      	cmp	r2, r6
 8014df2:	4617      	mov	r7, r2
 8014df4:	d30c      	bcc.n	8014e10 <rshift+0x5c>
 8014df6:	601d      	str	r5, [r3, #0]
 8014df8:	b105      	cbz	r5, 8014dfc <rshift+0x48>
 8014dfa:	3304      	adds	r3, #4
 8014dfc:	1b1a      	subs	r2, r3, r4
 8014dfe:	42a3      	cmp	r3, r4
 8014e00:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8014e04:	bf08      	it	eq
 8014e06:	2300      	moveq	r3, #0
 8014e08:	6102      	str	r2, [r0, #16]
 8014e0a:	bf08      	it	eq
 8014e0c:	6143      	streq	r3, [r0, #20]
 8014e0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014e10:	683f      	ldr	r7, [r7, #0]
 8014e12:	fa07 f70c 	lsl.w	r7, r7, ip
 8014e16:	433d      	orrs	r5, r7
 8014e18:	f843 5b04 	str.w	r5, [r3], #4
 8014e1c:	f852 5b04 	ldr.w	r5, [r2], #4
 8014e20:	40cd      	lsrs	r5, r1
 8014e22:	e7e5      	b.n	8014df0 <rshift+0x3c>
 8014e24:	4623      	mov	r3, r4
 8014e26:	e7e9      	b.n	8014dfc <rshift+0x48>

08014e28 <__hexdig_fun>:
 8014e28:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8014e2c:	2b09      	cmp	r3, #9
 8014e2e:	d802      	bhi.n	8014e36 <__hexdig_fun+0xe>
 8014e30:	3820      	subs	r0, #32
 8014e32:	b2c0      	uxtb	r0, r0
 8014e34:	4770      	bx	lr
 8014e36:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8014e3a:	2b05      	cmp	r3, #5
 8014e3c:	d801      	bhi.n	8014e42 <__hexdig_fun+0x1a>
 8014e3e:	3847      	subs	r0, #71	; 0x47
 8014e40:	e7f7      	b.n	8014e32 <__hexdig_fun+0xa>
 8014e42:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8014e46:	2b05      	cmp	r3, #5
 8014e48:	d801      	bhi.n	8014e4e <__hexdig_fun+0x26>
 8014e4a:	3827      	subs	r0, #39	; 0x27
 8014e4c:	e7f1      	b.n	8014e32 <__hexdig_fun+0xa>
 8014e4e:	2000      	movs	r0, #0
 8014e50:	4770      	bx	lr

08014e52 <__gethex>:
 8014e52:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e56:	b08b      	sub	sp, #44	; 0x2c
 8014e58:	468a      	mov	sl, r1
 8014e5a:	9002      	str	r0, [sp, #8]
 8014e5c:	9816      	ldr	r0, [sp, #88]	; 0x58
 8014e5e:	9306      	str	r3, [sp, #24]
 8014e60:	4690      	mov	r8, r2
 8014e62:	f000 faef 	bl	8015444 <__localeconv_l>
 8014e66:	6803      	ldr	r3, [r0, #0]
 8014e68:	9303      	str	r3, [sp, #12]
 8014e6a:	4618      	mov	r0, r3
 8014e6c:	f7f3 f8e8 	bl	8008040 <strlen>
 8014e70:	9b03      	ldr	r3, [sp, #12]
 8014e72:	9001      	str	r0, [sp, #4]
 8014e74:	4403      	add	r3, r0
 8014e76:	f04f 0b00 	mov.w	fp, #0
 8014e7a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8014e7e:	9307      	str	r3, [sp, #28]
 8014e80:	f8da 3000 	ldr.w	r3, [sl]
 8014e84:	3302      	adds	r3, #2
 8014e86:	461f      	mov	r7, r3
 8014e88:	f813 0b01 	ldrb.w	r0, [r3], #1
 8014e8c:	2830      	cmp	r0, #48	; 0x30
 8014e8e:	d06c      	beq.n	8014f6a <__gethex+0x118>
 8014e90:	f7ff ffca 	bl	8014e28 <__hexdig_fun>
 8014e94:	4604      	mov	r4, r0
 8014e96:	2800      	cmp	r0, #0
 8014e98:	d16a      	bne.n	8014f70 <__gethex+0x11e>
 8014e9a:	9a01      	ldr	r2, [sp, #4]
 8014e9c:	9903      	ldr	r1, [sp, #12]
 8014e9e:	4638      	mov	r0, r7
 8014ea0:	f001 f8f4 	bl	801608c <strncmp>
 8014ea4:	2800      	cmp	r0, #0
 8014ea6:	d166      	bne.n	8014f76 <__gethex+0x124>
 8014ea8:	9b01      	ldr	r3, [sp, #4]
 8014eaa:	5cf8      	ldrb	r0, [r7, r3]
 8014eac:	18fe      	adds	r6, r7, r3
 8014eae:	f7ff ffbb 	bl	8014e28 <__hexdig_fun>
 8014eb2:	2800      	cmp	r0, #0
 8014eb4:	d062      	beq.n	8014f7c <__gethex+0x12a>
 8014eb6:	4633      	mov	r3, r6
 8014eb8:	7818      	ldrb	r0, [r3, #0]
 8014eba:	2830      	cmp	r0, #48	; 0x30
 8014ebc:	461f      	mov	r7, r3
 8014ebe:	f103 0301 	add.w	r3, r3, #1
 8014ec2:	d0f9      	beq.n	8014eb8 <__gethex+0x66>
 8014ec4:	f7ff ffb0 	bl	8014e28 <__hexdig_fun>
 8014ec8:	fab0 f580 	clz	r5, r0
 8014ecc:	096d      	lsrs	r5, r5, #5
 8014ece:	4634      	mov	r4, r6
 8014ed0:	f04f 0b01 	mov.w	fp, #1
 8014ed4:	463a      	mov	r2, r7
 8014ed6:	4616      	mov	r6, r2
 8014ed8:	3201      	adds	r2, #1
 8014eda:	7830      	ldrb	r0, [r6, #0]
 8014edc:	f7ff ffa4 	bl	8014e28 <__hexdig_fun>
 8014ee0:	2800      	cmp	r0, #0
 8014ee2:	d1f8      	bne.n	8014ed6 <__gethex+0x84>
 8014ee4:	9a01      	ldr	r2, [sp, #4]
 8014ee6:	9903      	ldr	r1, [sp, #12]
 8014ee8:	4630      	mov	r0, r6
 8014eea:	f001 f8cf 	bl	801608c <strncmp>
 8014eee:	b950      	cbnz	r0, 8014f06 <__gethex+0xb4>
 8014ef0:	b954      	cbnz	r4, 8014f08 <__gethex+0xb6>
 8014ef2:	9b01      	ldr	r3, [sp, #4]
 8014ef4:	18f4      	adds	r4, r6, r3
 8014ef6:	4622      	mov	r2, r4
 8014ef8:	4616      	mov	r6, r2
 8014efa:	3201      	adds	r2, #1
 8014efc:	7830      	ldrb	r0, [r6, #0]
 8014efe:	f7ff ff93 	bl	8014e28 <__hexdig_fun>
 8014f02:	2800      	cmp	r0, #0
 8014f04:	d1f8      	bne.n	8014ef8 <__gethex+0xa6>
 8014f06:	b10c      	cbz	r4, 8014f0c <__gethex+0xba>
 8014f08:	1ba4      	subs	r4, r4, r6
 8014f0a:	00a4      	lsls	r4, r4, #2
 8014f0c:	7833      	ldrb	r3, [r6, #0]
 8014f0e:	2b50      	cmp	r3, #80	; 0x50
 8014f10:	d001      	beq.n	8014f16 <__gethex+0xc4>
 8014f12:	2b70      	cmp	r3, #112	; 0x70
 8014f14:	d140      	bne.n	8014f98 <__gethex+0x146>
 8014f16:	7873      	ldrb	r3, [r6, #1]
 8014f18:	2b2b      	cmp	r3, #43	; 0x2b
 8014f1a:	d031      	beq.n	8014f80 <__gethex+0x12e>
 8014f1c:	2b2d      	cmp	r3, #45	; 0x2d
 8014f1e:	d033      	beq.n	8014f88 <__gethex+0x136>
 8014f20:	1c71      	adds	r1, r6, #1
 8014f22:	f04f 0900 	mov.w	r9, #0
 8014f26:	7808      	ldrb	r0, [r1, #0]
 8014f28:	f7ff ff7e 	bl	8014e28 <__hexdig_fun>
 8014f2c:	1e43      	subs	r3, r0, #1
 8014f2e:	b2db      	uxtb	r3, r3
 8014f30:	2b18      	cmp	r3, #24
 8014f32:	d831      	bhi.n	8014f98 <__gethex+0x146>
 8014f34:	f1a0 0210 	sub.w	r2, r0, #16
 8014f38:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8014f3c:	f7ff ff74 	bl	8014e28 <__hexdig_fun>
 8014f40:	1e43      	subs	r3, r0, #1
 8014f42:	b2db      	uxtb	r3, r3
 8014f44:	2b18      	cmp	r3, #24
 8014f46:	d922      	bls.n	8014f8e <__gethex+0x13c>
 8014f48:	f1b9 0f00 	cmp.w	r9, #0
 8014f4c:	d000      	beq.n	8014f50 <__gethex+0xfe>
 8014f4e:	4252      	negs	r2, r2
 8014f50:	4414      	add	r4, r2
 8014f52:	f8ca 1000 	str.w	r1, [sl]
 8014f56:	b30d      	cbz	r5, 8014f9c <__gethex+0x14a>
 8014f58:	f1bb 0f00 	cmp.w	fp, #0
 8014f5c:	bf0c      	ite	eq
 8014f5e:	2706      	moveq	r7, #6
 8014f60:	2700      	movne	r7, #0
 8014f62:	4638      	mov	r0, r7
 8014f64:	b00b      	add	sp, #44	; 0x2c
 8014f66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014f6a:	f10b 0b01 	add.w	fp, fp, #1
 8014f6e:	e78a      	b.n	8014e86 <__gethex+0x34>
 8014f70:	2500      	movs	r5, #0
 8014f72:	462c      	mov	r4, r5
 8014f74:	e7ae      	b.n	8014ed4 <__gethex+0x82>
 8014f76:	463e      	mov	r6, r7
 8014f78:	2501      	movs	r5, #1
 8014f7a:	e7c7      	b.n	8014f0c <__gethex+0xba>
 8014f7c:	4604      	mov	r4, r0
 8014f7e:	e7fb      	b.n	8014f78 <__gethex+0x126>
 8014f80:	f04f 0900 	mov.w	r9, #0
 8014f84:	1cb1      	adds	r1, r6, #2
 8014f86:	e7ce      	b.n	8014f26 <__gethex+0xd4>
 8014f88:	f04f 0901 	mov.w	r9, #1
 8014f8c:	e7fa      	b.n	8014f84 <__gethex+0x132>
 8014f8e:	230a      	movs	r3, #10
 8014f90:	fb03 0202 	mla	r2, r3, r2, r0
 8014f94:	3a10      	subs	r2, #16
 8014f96:	e7cf      	b.n	8014f38 <__gethex+0xe6>
 8014f98:	4631      	mov	r1, r6
 8014f9a:	e7da      	b.n	8014f52 <__gethex+0x100>
 8014f9c:	1bf3      	subs	r3, r6, r7
 8014f9e:	3b01      	subs	r3, #1
 8014fa0:	4629      	mov	r1, r5
 8014fa2:	2b07      	cmp	r3, #7
 8014fa4:	dc49      	bgt.n	801503a <__gethex+0x1e8>
 8014fa6:	9802      	ldr	r0, [sp, #8]
 8014fa8:	f000 faa3 	bl	80154f2 <_Balloc>
 8014fac:	9b01      	ldr	r3, [sp, #4]
 8014fae:	f100 0914 	add.w	r9, r0, #20
 8014fb2:	f04f 0b00 	mov.w	fp, #0
 8014fb6:	f1c3 0301 	rsb	r3, r3, #1
 8014fba:	4605      	mov	r5, r0
 8014fbc:	f8cd 9010 	str.w	r9, [sp, #16]
 8014fc0:	46da      	mov	sl, fp
 8014fc2:	9308      	str	r3, [sp, #32]
 8014fc4:	42b7      	cmp	r7, r6
 8014fc6:	d33b      	bcc.n	8015040 <__gethex+0x1ee>
 8014fc8:	9804      	ldr	r0, [sp, #16]
 8014fca:	f840 ab04 	str.w	sl, [r0], #4
 8014fce:	eba0 0009 	sub.w	r0, r0, r9
 8014fd2:	1080      	asrs	r0, r0, #2
 8014fd4:	6128      	str	r0, [r5, #16]
 8014fd6:	0147      	lsls	r7, r0, #5
 8014fd8:	4650      	mov	r0, sl
 8014fda:	f000 fb4e 	bl	801567a <__hi0bits>
 8014fde:	f8d8 6000 	ldr.w	r6, [r8]
 8014fe2:	1a3f      	subs	r7, r7, r0
 8014fe4:	42b7      	cmp	r7, r6
 8014fe6:	dd64      	ble.n	80150b2 <__gethex+0x260>
 8014fe8:	1bbf      	subs	r7, r7, r6
 8014fea:	4639      	mov	r1, r7
 8014fec:	4628      	mov	r0, r5
 8014fee:	f000 fe5d 	bl	8015cac <__any_on>
 8014ff2:	4682      	mov	sl, r0
 8014ff4:	b178      	cbz	r0, 8015016 <__gethex+0x1c4>
 8014ff6:	1e7b      	subs	r3, r7, #1
 8014ff8:	1159      	asrs	r1, r3, #5
 8014ffa:	f003 021f 	and.w	r2, r3, #31
 8014ffe:	f04f 0a01 	mov.w	sl, #1
 8015002:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8015006:	fa0a f202 	lsl.w	r2, sl, r2
 801500a:	420a      	tst	r2, r1
 801500c:	d003      	beq.n	8015016 <__gethex+0x1c4>
 801500e:	4553      	cmp	r3, sl
 8015010:	dc46      	bgt.n	80150a0 <__gethex+0x24e>
 8015012:	f04f 0a02 	mov.w	sl, #2
 8015016:	4639      	mov	r1, r7
 8015018:	4628      	mov	r0, r5
 801501a:	f7ff fecb 	bl	8014db4 <rshift>
 801501e:	443c      	add	r4, r7
 8015020:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015024:	42a3      	cmp	r3, r4
 8015026:	da52      	bge.n	80150ce <__gethex+0x27c>
 8015028:	4629      	mov	r1, r5
 801502a:	9802      	ldr	r0, [sp, #8]
 801502c:	f000 fa95 	bl	801555a <_Bfree>
 8015030:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015032:	2300      	movs	r3, #0
 8015034:	6013      	str	r3, [r2, #0]
 8015036:	27a3      	movs	r7, #163	; 0xa3
 8015038:	e793      	b.n	8014f62 <__gethex+0x110>
 801503a:	3101      	adds	r1, #1
 801503c:	105b      	asrs	r3, r3, #1
 801503e:	e7b0      	b.n	8014fa2 <__gethex+0x150>
 8015040:	1e73      	subs	r3, r6, #1
 8015042:	9305      	str	r3, [sp, #20]
 8015044:	9a07      	ldr	r2, [sp, #28]
 8015046:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801504a:	4293      	cmp	r3, r2
 801504c:	d018      	beq.n	8015080 <__gethex+0x22e>
 801504e:	f1bb 0f20 	cmp.w	fp, #32
 8015052:	d107      	bne.n	8015064 <__gethex+0x212>
 8015054:	9b04      	ldr	r3, [sp, #16]
 8015056:	f8c3 a000 	str.w	sl, [r3]
 801505a:	3304      	adds	r3, #4
 801505c:	f04f 0a00 	mov.w	sl, #0
 8015060:	9304      	str	r3, [sp, #16]
 8015062:	46d3      	mov	fp, sl
 8015064:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8015068:	f7ff fede 	bl	8014e28 <__hexdig_fun>
 801506c:	f000 000f 	and.w	r0, r0, #15
 8015070:	fa00 f00b 	lsl.w	r0, r0, fp
 8015074:	ea4a 0a00 	orr.w	sl, sl, r0
 8015078:	f10b 0b04 	add.w	fp, fp, #4
 801507c:	9b05      	ldr	r3, [sp, #20]
 801507e:	e00d      	b.n	801509c <__gethex+0x24a>
 8015080:	9b05      	ldr	r3, [sp, #20]
 8015082:	9a08      	ldr	r2, [sp, #32]
 8015084:	4413      	add	r3, r2
 8015086:	42bb      	cmp	r3, r7
 8015088:	d3e1      	bcc.n	801504e <__gethex+0x1fc>
 801508a:	4618      	mov	r0, r3
 801508c:	9a01      	ldr	r2, [sp, #4]
 801508e:	9903      	ldr	r1, [sp, #12]
 8015090:	9309      	str	r3, [sp, #36]	; 0x24
 8015092:	f000 fffb 	bl	801608c <strncmp>
 8015096:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015098:	2800      	cmp	r0, #0
 801509a:	d1d8      	bne.n	801504e <__gethex+0x1fc>
 801509c:	461e      	mov	r6, r3
 801509e:	e791      	b.n	8014fc4 <__gethex+0x172>
 80150a0:	1eb9      	subs	r1, r7, #2
 80150a2:	4628      	mov	r0, r5
 80150a4:	f000 fe02 	bl	8015cac <__any_on>
 80150a8:	2800      	cmp	r0, #0
 80150aa:	d0b2      	beq.n	8015012 <__gethex+0x1c0>
 80150ac:	f04f 0a03 	mov.w	sl, #3
 80150b0:	e7b1      	b.n	8015016 <__gethex+0x1c4>
 80150b2:	da09      	bge.n	80150c8 <__gethex+0x276>
 80150b4:	1bf7      	subs	r7, r6, r7
 80150b6:	4629      	mov	r1, r5
 80150b8:	463a      	mov	r2, r7
 80150ba:	9802      	ldr	r0, [sp, #8]
 80150bc:	f000 fc18 	bl	80158f0 <__lshift>
 80150c0:	1be4      	subs	r4, r4, r7
 80150c2:	4605      	mov	r5, r0
 80150c4:	f100 0914 	add.w	r9, r0, #20
 80150c8:	f04f 0a00 	mov.w	sl, #0
 80150cc:	e7a8      	b.n	8015020 <__gethex+0x1ce>
 80150ce:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80150d2:	42a0      	cmp	r0, r4
 80150d4:	dd6a      	ble.n	80151ac <__gethex+0x35a>
 80150d6:	1b04      	subs	r4, r0, r4
 80150d8:	42a6      	cmp	r6, r4
 80150da:	dc2e      	bgt.n	801513a <__gethex+0x2e8>
 80150dc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80150e0:	2b02      	cmp	r3, #2
 80150e2:	d022      	beq.n	801512a <__gethex+0x2d8>
 80150e4:	2b03      	cmp	r3, #3
 80150e6:	d024      	beq.n	8015132 <__gethex+0x2e0>
 80150e8:	2b01      	cmp	r3, #1
 80150ea:	d115      	bne.n	8015118 <__gethex+0x2c6>
 80150ec:	42a6      	cmp	r6, r4
 80150ee:	d113      	bne.n	8015118 <__gethex+0x2c6>
 80150f0:	2e01      	cmp	r6, #1
 80150f2:	dc0b      	bgt.n	801510c <__gethex+0x2ba>
 80150f4:	9a06      	ldr	r2, [sp, #24]
 80150f6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80150fa:	6013      	str	r3, [r2, #0]
 80150fc:	2301      	movs	r3, #1
 80150fe:	612b      	str	r3, [r5, #16]
 8015100:	f8c9 3000 	str.w	r3, [r9]
 8015104:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015106:	2762      	movs	r7, #98	; 0x62
 8015108:	601d      	str	r5, [r3, #0]
 801510a:	e72a      	b.n	8014f62 <__gethex+0x110>
 801510c:	1e71      	subs	r1, r6, #1
 801510e:	4628      	mov	r0, r5
 8015110:	f000 fdcc 	bl	8015cac <__any_on>
 8015114:	2800      	cmp	r0, #0
 8015116:	d1ed      	bne.n	80150f4 <__gethex+0x2a2>
 8015118:	4629      	mov	r1, r5
 801511a:	9802      	ldr	r0, [sp, #8]
 801511c:	f000 fa1d 	bl	801555a <_Bfree>
 8015120:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015122:	2300      	movs	r3, #0
 8015124:	6013      	str	r3, [r2, #0]
 8015126:	2750      	movs	r7, #80	; 0x50
 8015128:	e71b      	b.n	8014f62 <__gethex+0x110>
 801512a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801512c:	2b00      	cmp	r3, #0
 801512e:	d0e1      	beq.n	80150f4 <__gethex+0x2a2>
 8015130:	e7f2      	b.n	8015118 <__gethex+0x2c6>
 8015132:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015134:	2b00      	cmp	r3, #0
 8015136:	d1dd      	bne.n	80150f4 <__gethex+0x2a2>
 8015138:	e7ee      	b.n	8015118 <__gethex+0x2c6>
 801513a:	1e67      	subs	r7, r4, #1
 801513c:	f1ba 0f00 	cmp.w	sl, #0
 8015140:	d131      	bne.n	80151a6 <__gethex+0x354>
 8015142:	b127      	cbz	r7, 801514e <__gethex+0x2fc>
 8015144:	4639      	mov	r1, r7
 8015146:	4628      	mov	r0, r5
 8015148:	f000 fdb0 	bl	8015cac <__any_on>
 801514c:	4682      	mov	sl, r0
 801514e:	117a      	asrs	r2, r7, #5
 8015150:	2301      	movs	r3, #1
 8015152:	f007 071f 	and.w	r7, r7, #31
 8015156:	fa03 f707 	lsl.w	r7, r3, r7
 801515a:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 801515e:	4621      	mov	r1, r4
 8015160:	421f      	tst	r7, r3
 8015162:	4628      	mov	r0, r5
 8015164:	bf18      	it	ne
 8015166:	f04a 0a02 	orrne.w	sl, sl, #2
 801516a:	1b36      	subs	r6, r6, r4
 801516c:	f7ff fe22 	bl	8014db4 <rshift>
 8015170:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8015174:	2702      	movs	r7, #2
 8015176:	f1ba 0f00 	cmp.w	sl, #0
 801517a:	d048      	beq.n	801520e <__gethex+0x3bc>
 801517c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015180:	2b02      	cmp	r3, #2
 8015182:	d015      	beq.n	80151b0 <__gethex+0x35e>
 8015184:	2b03      	cmp	r3, #3
 8015186:	d017      	beq.n	80151b8 <__gethex+0x366>
 8015188:	2b01      	cmp	r3, #1
 801518a:	d109      	bne.n	80151a0 <__gethex+0x34e>
 801518c:	f01a 0f02 	tst.w	sl, #2
 8015190:	d006      	beq.n	80151a0 <__gethex+0x34e>
 8015192:	f8d9 3000 	ldr.w	r3, [r9]
 8015196:	ea4a 0a03 	orr.w	sl, sl, r3
 801519a:	f01a 0f01 	tst.w	sl, #1
 801519e:	d10e      	bne.n	80151be <__gethex+0x36c>
 80151a0:	f047 0710 	orr.w	r7, r7, #16
 80151a4:	e033      	b.n	801520e <__gethex+0x3bc>
 80151a6:	f04f 0a01 	mov.w	sl, #1
 80151aa:	e7d0      	b.n	801514e <__gethex+0x2fc>
 80151ac:	2701      	movs	r7, #1
 80151ae:	e7e2      	b.n	8015176 <__gethex+0x324>
 80151b0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80151b2:	f1c3 0301 	rsb	r3, r3, #1
 80151b6:	9315      	str	r3, [sp, #84]	; 0x54
 80151b8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80151ba:	2b00      	cmp	r3, #0
 80151bc:	d0f0      	beq.n	80151a0 <__gethex+0x34e>
 80151be:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80151c2:	f105 0314 	add.w	r3, r5, #20
 80151c6:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 80151ca:	eb03 010a 	add.w	r1, r3, sl
 80151ce:	f04f 0c00 	mov.w	ip, #0
 80151d2:	4618      	mov	r0, r3
 80151d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80151d8:	f1b2 3fff 	cmp.w	r2, #4294967295
 80151dc:	d01c      	beq.n	8015218 <__gethex+0x3c6>
 80151de:	3201      	adds	r2, #1
 80151e0:	6002      	str	r2, [r0, #0]
 80151e2:	2f02      	cmp	r7, #2
 80151e4:	f105 0314 	add.w	r3, r5, #20
 80151e8:	d138      	bne.n	801525c <__gethex+0x40a>
 80151ea:	f8d8 2000 	ldr.w	r2, [r8]
 80151ee:	3a01      	subs	r2, #1
 80151f0:	42b2      	cmp	r2, r6
 80151f2:	d10a      	bne.n	801520a <__gethex+0x3b8>
 80151f4:	1171      	asrs	r1, r6, #5
 80151f6:	2201      	movs	r2, #1
 80151f8:	f006 061f 	and.w	r6, r6, #31
 80151fc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015200:	fa02 f606 	lsl.w	r6, r2, r6
 8015204:	421e      	tst	r6, r3
 8015206:	bf18      	it	ne
 8015208:	4617      	movne	r7, r2
 801520a:	f047 0720 	orr.w	r7, r7, #32
 801520e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015210:	601d      	str	r5, [r3, #0]
 8015212:	9b06      	ldr	r3, [sp, #24]
 8015214:	601c      	str	r4, [r3, #0]
 8015216:	e6a4      	b.n	8014f62 <__gethex+0x110>
 8015218:	4299      	cmp	r1, r3
 801521a:	f843 cc04 	str.w	ip, [r3, #-4]
 801521e:	d8d8      	bhi.n	80151d2 <__gethex+0x380>
 8015220:	68ab      	ldr	r3, [r5, #8]
 8015222:	4599      	cmp	r9, r3
 8015224:	db12      	blt.n	801524c <__gethex+0x3fa>
 8015226:	6869      	ldr	r1, [r5, #4]
 8015228:	9802      	ldr	r0, [sp, #8]
 801522a:	3101      	adds	r1, #1
 801522c:	f000 f961 	bl	80154f2 <_Balloc>
 8015230:	692a      	ldr	r2, [r5, #16]
 8015232:	3202      	adds	r2, #2
 8015234:	f105 010c 	add.w	r1, r5, #12
 8015238:	4683      	mov	fp, r0
 801523a:	0092      	lsls	r2, r2, #2
 801523c:	300c      	adds	r0, #12
 801523e:	f7fc f8f1 	bl	8011424 <memcpy>
 8015242:	4629      	mov	r1, r5
 8015244:	9802      	ldr	r0, [sp, #8]
 8015246:	f000 f988 	bl	801555a <_Bfree>
 801524a:	465d      	mov	r5, fp
 801524c:	692b      	ldr	r3, [r5, #16]
 801524e:	1c5a      	adds	r2, r3, #1
 8015250:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8015254:	612a      	str	r2, [r5, #16]
 8015256:	2201      	movs	r2, #1
 8015258:	615a      	str	r2, [r3, #20]
 801525a:	e7c2      	b.n	80151e2 <__gethex+0x390>
 801525c:	692a      	ldr	r2, [r5, #16]
 801525e:	454a      	cmp	r2, r9
 8015260:	dd0b      	ble.n	801527a <__gethex+0x428>
 8015262:	2101      	movs	r1, #1
 8015264:	4628      	mov	r0, r5
 8015266:	f7ff fda5 	bl	8014db4 <rshift>
 801526a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801526e:	3401      	adds	r4, #1
 8015270:	42a3      	cmp	r3, r4
 8015272:	f6ff aed9 	blt.w	8015028 <__gethex+0x1d6>
 8015276:	2701      	movs	r7, #1
 8015278:	e7c7      	b.n	801520a <__gethex+0x3b8>
 801527a:	f016 061f 	ands.w	r6, r6, #31
 801527e:	d0fa      	beq.n	8015276 <__gethex+0x424>
 8015280:	449a      	add	sl, r3
 8015282:	f1c6 0620 	rsb	r6, r6, #32
 8015286:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 801528a:	f000 f9f6 	bl	801567a <__hi0bits>
 801528e:	42b0      	cmp	r0, r6
 8015290:	dbe7      	blt.n	8015262 <__gethex+0x410>
 8015292:	e7f0      	b.n	8015276 <__gethex+0x424>

08015294 <L_shift>:
 8015294:	f1c2 0208 	rsb	r2, r2, #8
 8015298:	0092      	lsls	r2, r2, #2
 801529a:	b570      	push	{r4, r5, r6, lr}
 801529c:	f1c2 0620 	rsb	r6, r2, #32
 80152a0:	6843      	ldr	r3, [r0, #4]
 80152a2:	6804      	ldr	r4, [r0, #0]
 80152a4:	fa03 f506 	lsl.w	r5, r3, r6
 80152a8:	432c      	orrs	r4, r5
 80152aa:	40d3      	lsrs	r3, r2
 80152ac:	6004      	str	r4, [r0, #0]
 80152ae:	f840 3f04 	str.w	r3, [r0, #4]!
 80152b2:	4288      	cmp	r0, r1
 80152b4:	d3f4      	bcc.n	80152a0 <L_shift+0xc>
 80152b6:	bd70      	pop	{r4, r5, r6, pc}

080152b8 <__match>:
 80152b8:	b530      	push	{r4, r5, lr}
 80152ba:	6803      	ldr	r3, [r0, #0]
 80152bc:	3301      	adds	r3, #1
 80152be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80152c2:	b914      	cbnz	r4, 80152ca <__match+0x12>
 80152c4:	6003      	str	r3, [r0, #0]
 80152c6:	2001      	movs	r0, #1
 80152c8:	bd30      	pop	{r4, r5, pc}
 80152ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80152ce:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80152d2:	2d19      	cmp	r5, #25
 80152d4:	bf98      	it	ls
 80152d6:	3220      	addls	r2, #32
 80152d8:	42a2      	cmp	r2, r4
 80152da:	d0f0      	beq.n	80152be <__match+0x6>
 80152dc:	2000      	movs	r0, #0
 80152de:	e7f3      	b.n	80152c8 <__match+0x10>

080152e0 <__hexnan>:
 80152e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80152e4:	680b      	ldr	r3, [r1, #0]
 80152e6:	6801      	ldr	r1, [r0, #0]
 80152e8:	115f      	asrs	r7, r3, #5
 80152ea:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80152ee:	f013 031f 	ands.w	r3, r3, #31
 80152f2:	b087      	sub	sp, #28
 80152f4:	bf18      	it	ne
 80152f6:	3704      	addne	r7, #4
 80152f8:	2500      	movs	r5, #0
 80152fa:	1f3e      	subs	r6, r7, #4
 80152fc:	4682      	mov	sl, r0
 80152fe:	4690      	mov	r8, r2
 8015300:	9301      	str	r3, [sp, #4]
 8015302:	f847 5c04 	str.w	r5, [r7, #-4]
 8015306:	46b1      	mov	r9, r6
 8015308:	4634      	mov	r4, r6
 801530a:	9502      	str	r5, [sp, #8]
 801530c:	46ab      	mov	fp, r5
 801530e:	784a      	ldrb	r2, [r1, #1]
 8015310:	1c4b      	adds	r3, r1, #1
 8015312:	9303      	str	r3, [sp, #12]
 8015314:	b342      	cbz	r2, 8015368 <__hexnan+0x88>
 8015316:	4610      	mov	r0, r2
 8015318:	9105      	str	r1, [sp, #20]
 801531a:	9204      	str	r2, [sp, #16]
 801531c:	f7ff fd84 	bl	8014e28 <__hexdig_fun>
 8015320:	2800      	cmp	r0, #0
 8015322:	d143      	bne.n	80153ac <__hexnan+0xcc>
 8015324:	9a04      	ldr	r2, [sp, #16]
 8015326:	9905      	ldr	r1, [sp, #20]
 8015328:	2a20      	cmp	r2, #32
 801532a:	d818      	bhi.n	801535e <__hexnan+0x7e>
 801532c:	9b02      	ldr	r3, [sp, #8]
 801532e:	459b      	cmp	fp, r3
 8015330:	dd13      	ble.n	801535a <__hexnan+0x7a>
 8015332:	454c      	cmp	r4, r9
 8015334:	d206      	bcs.n	8015344 <__hexnan+0x64>
 8015336:	2d07      	cmp	r5, #7
 8015338:	dc04      	bgt.n	8015344 <__hexnan+0x64>
 801533a:	462a      	mov	r2, r5
 801533c:	4649      	mov	r1, r9
 801533e:	4620      	mov	r0, r4
 8015340:	f7ff ffa8 	bl	8015294 <L_shift>
 8015344:	4544      	cmp	r4, r8
 8015346:	d944      	bls.n	80153d2 <__hexnan+0xf2>
 8015348:	2300      	movs	r3, #0
 801534a:	f1a4 0904 	sub.w	r9, r4, #4
 801534e:	f844 3c04 	str.w	r3, [r4, #-4]
 8015352:	f8cd b008 	str.w	fp, [sp, #8]
 8015356:	464c      	mov	r4, r9
 8015358:	461d      	mov	r5, r3
 801535a:	9903      	ldr	r1, [sp, #12]
 801535c:	e7d7      	b.n	801530e <__hexnan+0x2e>
 801535e:	2a29      	cmp	r2, #41	; 0x29
 8015360:	d14a      	bne.n	80153f8 <__hexnan+0x118>
 8015362:	3102      	adds	r1, #2
 8015364:	f8ca 1000 	str.w	r1, [sl]
 8015368:	f1bb 0f00 	cmp.w	fp, #0
 801536c:	d044      	beq.n	80153f8 <__hexnan+0x118>
 801536e:	454c      	cmp	r4, r9
 8015370:	d206      	bcs.n	8015380 <__hexnan+0xa0>
 8015372:	2d07      	cmp	r5, #7
 8015374:	dc04      	bgt.n	8015380 <__hexnan+0xa0>
 8015376:	462a      	mov	r2, r5
 8015378:	4649      	mov	r1, r9
 801537a:	4620      	mov	r0, r4
 801537c:	f7ff ff8a 	bl	8015294 <L_shift>
 8015380:	4544      	cmp	r4, r8
 8015382:	d928      	bls.n	80153d6 <__hexnan+0xf6>
 8015384:	4643      	mov	r3, r8
 8015386:	f854 2b04 	ldr.w	r2, [r4], #4
 801538a:	f843 2b04 	str.w	r2, [r3], #4
 801538e:	42a6      	cmp	r6, r4
 8015390:	d2f9      	bcs.n	8015386 <__hexnan+0xa6>
 8015392:	2200      	movs	r2, #0
 8015394:	f843 2b04 	str.w	r2, [r3], #4
 8015398:	429e      	cmp	r6, r3
 801539a:	d2fb      	bcs.n	8015394 <__hexnan+0xb4>
 801539c:	6833      	ldr	r3, [r6, #0]
 801539e:	b91b      	cbnz	r3, 80153a8 <__hexnan+0xc8>
 80153a0:	4546      	cmp	r6, r8
 80153a2:	d127      	bne.n	80153f4 <__hexnan+0x114>
 80153a4:	2301      	movs	r3, #1
 80153a6:	6033      	str	r3, [r6, #0]
 80153a8:	2005      	movs	r0, #5
 80153aa:	e026      	b.n	80153fa <__hexnan+0x11a>
 80153ac:	3501      	adds	r5, #1
 80153ae:	2d08      	cmp	r5, #8
 80153b0:	f10b 0b01 	add.w	fp, fp, #1
 80153b4:	dd06      	ble.n	80153c4 <__hexnan+0xe4>
 80153b6:	4544      	cmp	r4, r8
 80153b8:	d9cf      	bls.n	801535a <__hexnan+0x7a>
 80153ba:	2300      	movs	r3, #0
 80153bc:	f844 3c04 	str.w	r3, [r4, #-4]
 80153c0:	2501      	movs	r5, #1
 80153c2:	3c04      	subs	r4, #4
 80153c4:	6822      	ldr	r2, [r4, #0]
 80153c6:	f000 000f 	and.w	r0, r0, #15
 80153ca:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80153ce:	6020      	str	r0, [r4, #0]
 80153d0:	e7c3      	b.n	801535a <__hexnan+0x7a>
 80153d2:	2508      	movs	r5, #8
 80153d4:	e7c1      	b.n	801535a <__hexnan+0x7a>
 80153d6:	9b01      	ldr	r3, [sp, #4]
 80153d8:	2b00      	cmp	r3, #0
 80153da:	d0df      	beq.n	801539c <__hexnan+0xbc>
 80153dc:	f04f 32ff 	mov.w	r2, #4294967295
 80153e0:	f1c3 0320 	rsb	r3, r3, #32
 80153e4:	fa22 f303 	lsr.w	r3, r2, r3
 80153e8:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80153ec:	401a      	ands	r2, r3
 80153ee:	f847 2c04 	str.w	r2, [r7, #-4]
 80153f2:	e7d3      	b.n	801539c <__hexnan+0xbc>
 80153f4:	3e04      	subs	r6, #4
 80153f6:	e7d1      	b.n	801539c <__hexnan+0xbc>
 80153f8:	2004      	movs	r0, #4
 80153fa:	b007      	add	sp, #28
 80153fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015400 <_isatty_r>:
 8015400:	b538      	push	{r3, r4, r5, lr}
 8015402:	4c06      	ldr	r4, [pc, #24]	; (801541c <_isatty_r+0x1c>)
 8015404:	2300      	movs	r3, #0
 8015406:	4605      	mov	r5, r0
 8015408:	4608      	mov	r0, r1
 801540a:	6023      	str	r3, [r4, #0]
 801540c:	f7f8 f828 	bl	800d460 <_isatty>
 8015410:	1c43      	adds	r3, r0, #1
 8015412:	d102      	bne.n	801541a <_isatty_r+0x1a>
 8015414:	6823      	ldr	r3, [r4, #0]
 8015416:	b103      	cbz	r3, 801541a <_isatty_r+0x1a>
 8015418:	602b      	str	r3, [r5, #0]
 801541a:	bd38      	pop	{r3, r4, r5, pc}
 801541c:	200011f8 	.word	0x200011f8

08015420 <__locale_ctype_ptr_l>:
 8015420:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8015424:	4770      	bx	lr
	...

08015428 <__locale_ctype_ptr>:
 8015428:	4b04      	ldr	r3, [pc, #16]	; (801543c <__locale_ctype_ptr+0x14>)
 801542a:	4a05      	ldr	r2, [pc, #20]	; (8015440 <__locale_ctype_ptr+0x18>)
 801542c:	681b      	ldr	r3, [r3, #0]
 801542e:	6a1b      	ldr	r3, [r3, #32]
 8015430:	2b00      	cmp	r3, #0
 8015432:	bf08      	it	eq
 8015434:	4613      	moveq	r3, r2
 8015436:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 801543a:	4770      	bx	lr
 801543c:	20000034 	.word	0x20000034
 8015440:	20000098 	.word	0x20000098

08015444 <__localeconv_l>:
 8015444:	30f0      	adds	r0, #240	; 0xf0
 8015446:	4770      	bx	lr

08015448 <_localeconv_r>:
 8015448:	4b04      	ldr	r3, [pc, #16]	; (801545c <_localeconv_r+0x14>)
 801544a:	681b      	ldr	r3, [r3, #0]
 801544c:	6a18      	ldr	r0, [r3, #32]
 801544e:	4b04      	ldr	r3, [pc, #16]	; (8015460 <_localeconv_r+0x18>)
 8015450:	2800      	cmp	r0, #0
 8015452:	bf08      	it	eq
 8015454:	4618      	moveq	r0, r3
 8015456:	30f0      	adds	r0, #240	; 0xf0
 8015458:	4770      	bx	lr
 801545a:	bf00      	nop
 801545c:	20000034 	.word	0x20000034
 8015460:	20000098 	.word	0x20000098

08015464 <_lseek_r>:
 8015464:	b538      	push	{r3, r4, r5, lr}
 8015466:	4c07      	ldr	r4, [pc, #28]	; (8015484 <_lseek_r+0x20>)
 8015468:	4605      	mov	r5, r0
 801546a:	4608      	mov	r0, r1
 801546c:	4611      	mov	r1, r2
 801546e:	2200      	movs	r2, #0
 8015470:	6022      	str	r2, [r4, #0]
 8015472:	461a      	mov	r2, r3
 8015474:	f7f7 fff6 	bl	800d464 <_lseek>
 8015478:	1c43      	adds	r3, r0, #1
 801547a:	d102      	bne.n	8015482 <_lseek_r+0x1e>
 801547c:	6823      	ldr	r3, [r4, #0]
 801547e:	b103      	cbz	r3, 8015482 <_lseek_r+0x1e>
 8015480:	602b      	str	r3, [r5, #0]
 8015482:	bd38      	pop	{r3, r4, r5, pc}
 8015484:	200011f8 	.word	0x200011f8

08015488 <malloc>:
 8015488:	4b02      	ldr	r3, [pc, #8]	; (8015494 <malloc+0xc>)
 801548a:	4601      	mov	r1, r0
 801548c:	6818      	ldr	r0, [r3, #0]
 801548e:	f7fc b82b 	b.w	80114e8 <_malloc_r>
 8015492:	bf00      	nop
 8015494:	20000034 	.word	0x20000034

08015498 <__ascii_mbtowc>:
 8015498:	b082      	sub	sp, #8
 801549a:	b901      	cbnz	r1, 801549e <__ascii_mbtowc+0x6>
 801549c:	a901      	add	r1, sp, #4
 801549e:	b142      	cbz	r2, 80154b2 <__ascii_mbtowc+0x1a>
 80154a0:	b14b      	cbz	r3, 80154b6 <__ascii_mbtowc+0x1e>
 80154a2:	7813      	ldrb	r3, [r2, #0]
 80154a4:	600b      	str	r3, [r1, #0]
 80154a6:	7812      	ldrb	r2, [r2, #0]
 80154a8:	1c10      	adds	r0, r2, #0
 80154aa:	bf18      	it	ne
 80154ac:	2001      	movne	r0, #1
 80154ae:	b002      	add	sp, #8
 80154b0:	4770      	bx	lr
 80154b2:	4610      	mov	r0, r2
 80154b4:	e7fb      	b.n	80154ae <__ascii_mbtowc+0x16>
 80154b6:	f06f 0001 	mvn.w	r0, #1
 80154ba:	e7f8      	b.n	80154ae <__ascii_mbtowc+0x16>

080154bc <memmove>:
 80154bc:	4288      	cmp	r0, r1
 80154be:	b510      	push	{r4, lr}
 80154c0:	eb01 0302 	add.w	r3, r1, r2
 80154c4:	d807      	bhi.n	80154d6 <memmove+0x1a>
 80154c6:	1e42      	subs	r2, r0, #1
 80154c8:	4299      	cmp	r1, r3
 80154ca:	d00a      	beq.n	80154e2 <memmove+0x26>
 80154cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80154d0:	f802 4f01 	strb.w	r4, [r2, #1]!
 80154d4:	e7f8      	b.n	80154c8 <memmove+0xc>
 80154d6:	4283      	cmp	r3, r0
 80154d8:	d9f5      	bls.n	80154c6 <memmove+0xa>
 80154da:	1881      	adds	r1, r0, r2
 80154dc:	1ad2      	subs	r2, r2, r3
 80154de:	42d3      	cmn	r3, r2
 80154e0:	d100      	bne.n	80154e4 <memmove+0x28>
 80154e2:	bd10      	pop	{r4, pc}
 80154e4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80154e8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80154ec:	e7f7      	b.n	80154de <memmove+0x22>

080154ee <__malloc_lock>:
 80154ee:	4770      	bx	lr

080154f0 <__malloc_unlock>:
 80154f0:	4770      	bx	lr

080154f2 <_Balloc>:
 80154f2:	b570      	push	{r4, r5, r6, lr}
 80154f4:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80154f6:	4604      	mov	r4, r0
 80154f8:	460e      	mov	r6, r1
 80154fa:	b93d      	cbnz	r5, 801550c <_Balloc+0x1a>
 80154fc:	2010      	movs	r0, #16
 80154fe:	f7ff ffc3 	bl	8015488 <malloc>
 8015502:	6260      	str	r0, [r4, #36]	; 0x24
 8015504:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8015508:	6005      	str	r5, [r0, #0]
 801550a:	60c5      	str	r5, [r0, #12]
 801550c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801550e:	68eb      	ldr	r3, [r5, #12]
 8015510:	b183      	cbz	r3, 8015534 <_Balloc+0x42>
 8015512:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015514:	68db      	ldr	r3, [r3, #12]
 8015516:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801551a:	b9b8      	cbnz	r0, 801554c <_Balloc+0x5a>
 801551c:	2101      	movs	r1, #1
 801551e:	fa01 f506 	lsl.w	r5, r1, r6
 8015522:	1d6a      	adds	r2, r5, #5
 8015524:	0092      	lsls	r2, r2, #2
 8015526:	4620      	mov	r0, r4
 8015528:	f000 fbe1 	bl	8015cee <_calloc_r>
 801552c:	b160      	cbz	r0, 8015548 <_Balloc+0x56>
 801552e:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8015532:	e00e      	b.n	8015552 <_Balloc+0x60>
 8015534:	2221      	movs	r2, #33	; 0x21
 8015536:	2104      	movs	r1, #4
 8015538:	4620      	mov	r0, r4
 801553a:	f000 fbd8 	bl	8015cee <_calloc_r>
 801553e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015540:	60e8      	str	r0, [r5, #12]
 8015542:	68db      	ldr	r3, [r3, #12]
 8015544:	2b00      	cmp	r3, #0
 8015546:	d1e4      	bne.n	8015512 <_Balloc+0x20>
 8015548:	2000      	movs	r0, #0
 801554a:	bd70      	pop	{r4, r5, r6, pc}
 801554c:	6802      	ldr	r2, [r0, #0]
 801554e:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8015552:	2300      	movs	r3, #0
 8015554:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015558:	e7f7      	b.n	801554a <_Balloc+0x58>

0801555a <_Bfree>:
 801555a:	b570      	push	{r4, r5, r6, lr}
 801555c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801555e:	4606      	mov	r6, r0
 8015560:	460d      	mov	r5, r1
 8015562:	b93c      	cbnz	r4, 8015574 <_Bfree+0x1a>
 8015564:	2010      	movs	r0, #16
 8015566:	f7ff ff8f 	bl	8015488 <malloc>
 801556a:	6270      	str	r0, [r6, #36]	; 0x24
 801556c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015570:	6004      	str	r4, [r0, #0]
 8015572:	60c4      	str	r4, [r0, #12]
 8015574:	b13d      	cbz	r5, 8015586 <_Bfree+0x2c>
 8015576:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8015578:	686a      	ldr	r2, [r5, #4]
 801557a:	68db      	ldr	r3, [r3, #12]
 801557c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015580:	6029      	str	r1, [r5, #0]
 8015582:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8015586:	bd70      	pop	{r4, r5, r6, pc}

08015588 <__multadd>:
 8015588:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801558c:	690d      	ldr	r5, [r1, #16]
 801558e:	461f      	mov	r7, r3
 8015590:	4606      	mov	r6, r0
 8015592:	460c      	mov	r4, r1
 8015594:	f101 0c14 	add.w	ip, r1, #20
 8015598:	2300      	movs	r3, #0
 801559a:	f8dc 0000 	ldr.w	r0, [ip]
 801559e:	b281      	uxth	r1, r0
 80155a0:	fb02 7101 	mla	r1, r2, r1, r7
 80155a4:	0c0f      	lsrs	r7, r1, #16
 80155a6:	0c00      	lsrs	r0, r0, #16
 80155a8:	fb02 7000 	mla	r0, r2, r0, r7
 80155ac:	b289      	uxth	r1, r1
 80155ae:	3301      	adds	r3, #1
 80155b0:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80155b4:	429d      	cmp	r5, r3
 80155b6:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80155ba:	f84c 1b04 	str.w	r1, [ip], #4
 80155be:	dcec      	bgt.n	801559a <__multadd+0x12>
 80155c0:	b1d7      	cbz	r7, 80155f8 <__multadd+0x70>
 80155c2:	68a3      	ldr	r3, [r4, #8]
 80155c4:	42ab      	cmp	r3, r5
 80155c6:	dc12      	bgt.n	80155ee <__multadd+0x66>
 80155c8:	6861      	ldr	r1, [r4, #4]
 80155ca:	4630      	mov	r0, r6
 80155cc:	3101      	adds	r1, #1
 80155ce:	f7ff ff90 	bl	80154f2 <_Balloc>
 80155d2:	6922      	ldr	r2, [r4, #16]
 80155d4:	3202      	adds	r2, #2
 80155d6:	f104 010c 	add.w	r1, r4, #12
 80155da:	4680      	mov	r8, r0
 80155dc:	0092      	lsls	r2, r2, #2
 80155de:	300c      	adds	r0, #12
 80155e0:	f7fb ff20 	bl	8011424 <memcpy>
 80155e4:	4621      	mov	r1, r4
 80155e6:	4630      	mov	r0, r6
 80155e8:	f7ff ffb7 	bl	801555a <_Bfree>
 80155ec:	4644      	mov	r4, r8
 80155ee:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80155f2:	3501      	adds	r5, #1
 80155f4:	615f      	str	r7, [r3, #20]
 80155f6:	6125      	str	r5, [r4, #16]
 80155f8:	4620      	mov	r0, r4
 80155fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080155fe <__s2b>:
 80155fe:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015602:	460c      	mov	r4, r1
 8015604:	4615      	mov	r5, r2
 8015606:	461f      	mov	r7, r3
 8015608:	2209      	movs	r2, #9
 801560a:	3308      	adds	r3, #8
 801560c:	4606      	mov	r6, r0
 801560e:	fb93 f3f2 	sdiv	r3, r3, r2
 8015612:	2100      	movs	r1, #0
 8015614:	2201      	movs	r2, #1
 8015616:	429a      	cmp	r2, r3
 8015618:	db20      	blt.n	801565c <__s2b+0x5e>
 801561a:	4630      	mov	r0, r6
 801561c:	f7ff ff69 	bl	80154f2 <_Balloc>
 8015620:	9b08      	ldr	r3, [sp, #32]
 8015622:	6143      	str	r3, [r0, #20]
 8015624:	2d09      	cmp	r5, #9
 8015626:	f04f 0301 	mov.w	r3, #1
 801562a:	6103      	str	r3, [r0, #16]
 801562c:	dd19      	ble.n	8015662 <__s2b+0x64>
 801562e:	f104 0809 	add.w	r8, r4, #9
 8015632:	46c1      	mov	r9, r8
 8015634:	442c      	add	r4, r5
 8015636:	f819 3b01 	ldrb.w	r3, [r9], #1
 801563a:	4601      	mov	r1, r0
 801563c:	3b30      	subs	r3, #48	; 0x30
 801563e:	220a      	movs	r2, #10
 8015640:	4630      	mov	r0, r6
 8015642:	f7ff ffa1 	bl	8015588 <__multadd>
 8015646:	45a1      	cmp	r9, r4
 8015648:	d1f5      	bne.n	8015636 <__s2b+0x38>
 801564a:	eb08 0405 	add.w	r4, r8, r5
 801564e:	3c08      	subs	r4, #8
 8015650:	1b2d      	subs	r5, r5, r4
 8015652:	1963      	adds	r3, r4, r5
 8015654:	42bb      	cmp	r3, r7
 8015656:	db07      	blt.n	8015668 <__s2b+0x6a>
 8015658:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801565c:	0052      	lsls	r2, r2, #1
 801565e:	3101      	adds	r1, #1
 8015660:	e7d9      	b.n	8015616 <__s2b+0x18>
 8015662:	340a      	adds	r4, #10
 8015664:	2509      	movs	r5, #9
 8015666:	e7f3      	b.n	8015650 <__s2b+0x52>
 8015668:	f814 3b01 	ldrb.w	r3, [r4], #1
 801566c:	4601      	mov	r1, r0
 801566e:	3b30      	subs	r3, #48	; 0x30
 8015670:	220a      	movs	r2, #10
 8015672:	4630      	mov	r0, r6
 8015674:	f7ff ff88 	bl	8015588 <__multadd>
 8015678:	e7eb      	b.n	8015652 <__s2b+0x54>

0801567a <__hi0bits>:
 801567a:	0c02      	lsrs	r2, r0, #16
 801567c:	0412      	lsls	r2, r2, #16
 801567e:	4603      	mov	r3, r0
 8015680:	b9b2      	cbnz	r2, 80156b0 <__hi0bits+0x36>
 8015682:	0403      	lsls	r3, r0, #16
 8015684:	2010      	movs	r0, #16
 8015686:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801568a:	bf04      	itt	eq
 801568c:	021b      	lsleq	r3, r3, #8
 801568e:	3008      	addeq	r0, #8
 8015690:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8015694:	bf04      	itt	eq
 8015696:	011b      	lsleq	r3, r3, #4
 8015698:	3004      	addeq	r0, #4
 801569a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 801569e:	bf04      	itt	eq
 80156a0:	009b      	lsleq	r3, r3, #2
 80156a2:	3002      	addeq	r0, #2
 80156a4:	2b00      	cmp	r3, #0
 80156a6:	db06      	blt.n	80156b6 <__hi0bits+0x3c>
 80156a8:	005b      	lsls	r3, r3, #1
 80156aa:	d503      	bpl.n	80156b4 <__hi0bits+0x3a>
 80156ac:	3001      	adds	r0, #1
 80156ae:	4770      	bx	lr
 80156b0:	2000      	movs	r0, #0
 80156b2:	e7e8      	b.n	8015686 <__hi0bits+0xc>
 80156b4:	2020      	movs	r0, #32
 80156b6:	4770      	bx	lr

080156b8 <__lo0bits>:
 80156b8:	6803      	ldr	r3, [r0, #0]
 80156ba:	f013 0207 	ands.w	r2, r3, #7
 80156be:	4601      	mov	r1, r0
 80156c0:	d00b      	beq.n	80156da <__lo0bits+0x22>
 80156c2:	07da      	lsls	r2, r3, #31
 80156c4:	d423      	bmi.n	801570e <__lo0bits+0x56>
 80156c6:	0798      	lsls	r0, r3, #30
 80156c8:	bf49      	itett	mi
 80156ca:	085b      	lsrmi	r3, r3, #1
 80156cc:	089b      	lsrpl	r3, r3, #2
 80156ce:	2001      	movmi	r0, #1
 80156d0:	600b      	strmi	r3, [r1, #0]
 80156d2:	bf5c      	itt	pl
 80156d4:	600b      	strpl	r3, [r1, #0]
 80156d6:	2002      	movpl	r0, #2
 80156d8:	4770      	bx	lr
 80156da:	b298      	uxth	r0, r3
 80156dc:	b9a8      	cbnz	r0, 801570a <__lo0bits+0x52>
 80156de:	0c1b      	lsrs	r3, r3, #16
 80156e0:	2010      	movs	r0, #16
 80156e2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80156e6:	bf04      	itt	eq
 80156e8:	0a1b      	lsreq	r3, r3, #8
 80156ea:	3008      	addeq	r0, #8
 80156ec:	071a      	lsls	r2, r3, #28
 80156ee:	bf04      	itt	eq
 80156f0:	091b      	lsreq	r3, r3, #4
 80156f2:	3004      	addeq	r0, #4
 80156f4:	079a      	lsls	r2, r3, #30
 80156f6:	bf04      	itt	eq
 80156f8:	089b      	lsreq	r3, r3, #2
 80156fa:	3002      	addeq	r0, #2
 80156fc:	07da      	lsls	r2, r3, #31
 80156fe:	d402      	bmi.n	8015706 <__lo0bits+0x4e>
 8015700:	085b      	lsrs	r3, r3, #1
 8015702:	d006      	beq.n	8015712 <__lo0bits+0x5a>
 8015704:	3001      	adds	r0, #1
 8015706:	600b      	str	r3, [r1, #0]
 8015708:	4770      	bx	lr
 801570a:	4610      	mov	r0, r2
 801570c:	e7e9      	b.n	80156e2 <__lo0bits+0x2a>
 801570e:	2000      	movs	r0, #0
 8015710:	4770      	bx	lr
 8015712:	2020      	movs	r0, #32
 8015714:	4770      	bx	lr

08015716 <__i2b>:
 8015716:	b510      	push	{r4, lr}
 8015718:	460c      	mov	r4, r1
 801571a:	2101      	movs	r1, #1
 801571c:	f7ff fee9 	bl	80154f2 <_Balloc>
 8015720:	2201      	movs	r2, #1
 8015722:	6144      	str	r4, [r0, #20]
 8015724:	6102      	str	r2, [r0, #16]
 8015726:	bd10      	pop	{r4, pc}

08015728 <__multiply>:
 8015728:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801572c:	4614      	mov	r4, r2
 801572e:	690a      	ldr	r2, [r1, #16]
 8015730:	6923      	ldr	r3, [r4, #16]
 8015732:	429a      	cmp	r2, r3
 8015734:	bfb8      	it	lt
 8015736:	460b      	movlt	r3, r1
 8015738:	4688      	mov	r8, r1
 801573a:	bfbc      	itt	lt
 801573c:	46a0      	movlt	r8, r4
 801573e:	461c      	movlt	r4, r3
 8015740:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8015744:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8015748:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801574c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8015750:	eb07 0609 	add.w	r6, r7, r9
 8015754:	42b3      	cmp	r3, r6
 8015756:	bfb8      	it	lt
 8015758:	3101      	addlt	r1, #1
 801575a:	f7ff feca 	bl	80154f2 <_Balloc>
 801575e:	f100 0514 	add.w	r5, r0, #20
 8015762:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8015766:	462b      	mov	r3, r5
 8015768:	2200      	movs	r2, #0
 801576a:	4573      	cmp	r3, lr
 801576c:	d316      	bcc.n	801579c <__multiply+0x74>
 801576e:	f104 0214 	add.w	r2, r4, #20
 8015772:	f108 0114 	add.w	r1, r8, #20
 8015776:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 801577a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 801577e:	9300      	str	r3, [sp, #0]
 8015780:	9b00      	ldr	r3, [sp, #0]
 8015782:	9201      	str	r2, [sp, #4]
 8015784:	4293      	cmp	r3, r2
 8015786:	d80c      	bhi.n	80157a2 <__multiply+0x7a>
 8015788:	2e00      	cmp	r6, #0
 801578a:	dd03      	ble.n	8015794 <__multiply+0x6c>
 801578c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8015790:	2b00      	cmp	r3, #0
 8015792:	d05d      	beq.n	8015850 <__multiply+0x128>
 8015794:	6106      	str	r6, [r0, #16]
 8015796:	b003      	add	sp, #12
 8015798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801579c:	f843 2b04 	str.w	r2, [r3], #4
 80157a0:	e7e3      	b.n	801576a <__multiply+0x42>
 80157a2:	f8b2 b000 	ldrh.w	fp, [r2]
 80157a6:	f1bb 0f00 	cmp.w	fp, #0
 80157aa:	d023      	beq.n	80157f4 <__multiply+0xcc>
 80157ac:	4689      	mov	r9, r1
 80157ae:	46ac      	mov	ip, r5
 80157b0:	f04f 0800 	mov.w	r8, #0
 80157b4:	f859 4b04 	ldr.w	r4, [r9], #4
 80157b8:	f8dc a000 	ldr.w	sl, [ip]
 80157bc:	b2a3      	uxth	r3, r4
 80157be:	fa1f fa8a 	uxth.w	sl, sl
 80157c2:	fb0b a303 	mla	r3, fp, r3, sl
 80157c6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80157ca:	f8dc 4000 	ldr.w	r4, [ip]
 80157ce:	4443      	add	r3, r8
 80157d0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80157d4:	fb0b 840a 	mla	r4, fp, sl, r8
 80157d8:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80157dc:	46e2      	mov	sl, ip
 80157de:	b29b      	uxth	r3, r3
 80157e0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80157e4:	454f      	cmp	r7, r9
 80157e6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80157ea:	f84a 3b04 	str.w	r3, [sl], #4
 80157ee:	d82b      	bhi.n	8015848 <__multiply+0x120>
 80157f0:	f8cc 8004 	str.w	r8, [ip, #4]
 80157f4:	9b01      	ldr	r3, [sp, #4]
 80157f6:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80157fa:	3204      	adds	r2, #4
 80157fc:	f1ba 0f00 	cmp.w	sl, #0
 8015800:	d020      	beq.n	8015844 <__multiply+0x11c>
 8015802:	682b      	ldr	r3, [r5, #0]
 8015804:	4689      	mov	r9, r1
 8015806:	46a8      	mov	r8, r5
 8015808:	f04f 0b00 	mov.w	fp, #0
 801580c:	f8b9 c000 	ldrh.w	ip, [r9]
 8015810:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8015814:	fb0a 440c 	mla	r4, sl, ip, r4
 8015818:	445c      	add	r4, fp
 801581a:	46c4      	mov	ip, r8
 801581c:	b29b      	uxth	r3, r3
 801581e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8015822:	f84c 3b04 	str.w	r3, [ip], #4
 8015826:	f859 3b04 	ldr.w	r3, [r9], #4
 801582a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 801582e:	0c1b      	lsrs	r3, r3, #16
 8015830:	fb0a b303 	mla	r3, sl, r3, fp
 8015834:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8015838:	454f      	cmp	r7, r9
 801583a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 801583e:	d805      	bhi.n	801584c <__multiply+0x124>
 8015840:	f8c8 3004 	str.w	r3, [r8, #4]
 8015844:	3504      	adds	r5, #4
 8015846:	e79b      	b.n	8015780 <__multiply+0x58>
 8015848:	46d4      	mov	ip, sl
 801584a:	e7b3      	b.n	80157b4 <__multiply+0x8c>
 801584c:	46e0      	mov	r8, ip
 801584e:	e7dd      	b.n	801580c <__multiply+0xe4>
 8015850:	3e01      	subs	r6, #1
 8015852:	e799      	b.n	8015788 <__multiply+0x60>

08015854 <__pow5mult>:
 8015854:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015858:	4615      	mov	r5, r2
 801585a:	f012 0203 	ands.w	r2, r2, #3
 801585e:	4606      	mov	r6, r0
 8015860:	460f      	mov	r7, r1
 8015862:	d007      	beq.n	8015874 <__pow5mult+0x20>
 8015864:	3a01      	subs	r2, #1
 8015866:	4c21      	ldr	r4, [pc, #132]	; (80158ec <__pow5mult+0x98>)
 8015868:	2300      	movs	r3, #0
 801586a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801586e:	f7ff fe8b 	bl	8015588 <__multadd>
 8015872:	4607      	mov	r7, r0
 8015874:	10ad      	asrs	r5, r5, #2
 8015876:	d035      	beq.n	80158e4 <__pow5mult+0x90>
 8015878:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801587a:	b93c      	cbnz	r4, 801588c <__pow5mult+0x38>
 801587c:	2010      	movs	r0, #16
 801587e:	f7ff fe03 	bl	8015488 <malloc>
 8015882:	6270      	str	r0, [r6, #36]	; 0x24
 8015884:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015888:	6004      	str	r4, [r0, #0]
 801588a:	60c4      	str	r4, [r0, #12]
 801588c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8015890:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015894:	b94c      	cbnz	r4, 80158aa <__pow5mult+0x56>
 8015896:	f240 2171 	movw	r1, #625	; 0x271
 801589a:	4630      	mov	r0, r6
 801589c:	f7ff ff3b 	bl	8015716 <__i2b>
 80158a0:	2300      	movs	r3, #0
 80158a2:	f8c8 0008 	str.w	r0, [r8, #8]
 80158a6:	4604      	mov	r4, r0
 80158a8:	6003      	str	r3, [r0, #0]
 80158aa:	f04f 0800 	mov.w	r8, #0
 80158ae:	07eb      	lsls	r3, r5, #31
 80158b0:	d50a      	bpl.n	80158c8 <__pow5mult+0x74>
 80158b2:	4639      	mov	r1, r7
 80158b4:	4622      	mov	r2, r4
 80158b6:	4630      	mov	r0, r6
 80158b8:	f7ff ff36 	bl	8015728 <__multiply>
 80158bc:	4639      	mov	r1, r7
 80158be:	4681      	mov	r9, r0
 80158c0:	4630      	mov	r0, r6
 80158c2:	f7ff fe4a 	bl	801555a <_Bfree>
 80158c6:	464f      	mov	r7, r9
 80158c8:	106d      	asrs	r5, r5, #1
 80158ca:	d00b      	beq.n	80158e4 <__pow5mult+0x90>
 80158cc:	6820      	ldr	r0, [r4, #0]
 80158ce:	b938      	cbnz	r0, 80158e0 <__pow5mult+0x8c>
 80158d0:	4622      	mov	r2, r4
 80158d2:	4621      	mov	r1, r4
 80158d4:	4630      	mov	r0, r6
 80158d6:	f7ff ff27 	bl	8015728 <__multiply>
 80158da:	6020      	str	r0, [r4, #0]
 80158dc:	f8c0 8000 	str.w	r8, [r0]
 80158e0:	4604      	mov	r4, r0
 80158e2:	e7e4      	b.n	80158ae <__pow5mult+0x5a>
 80158e4:	4638      	mov	r0, r7
 80158e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80158ea:	bf00      	nop
 80158ec:	08016740 	.word	0x08016740

080158f0 <__lshift>:
 80158f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80158f4:	460c      	mov	r4, r1
 80158f6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80158fa:	6923      	ldr	r3, [r4, #16]
 80158fc:	6849      	ldr	r1, [r1, #4]
 80158fe:	eb0a 0903 	add.w	r9, sl, r3
 8015902:	68a3      	ldr	r3, [r4, #8]
 8015904:	4607      	mov	r7, r0
 8015906:	4616      	mov	r6, r2
 8015908:	f109 0501 	add.w	r5, r9, #1
 801590c:	42ab      	cmp	r3, r5
 801590e:	db32      	blt.n	8015976 <__lshift+0x86>
 8015910:	4638      	mov	r0, r7
 8015912:	f7ff fdee 	bl	80154f2 <_Balloc>
 8015916:	2300      	movs	r3, #0
 8015918:	4680      	mov	r8, r0
 801591a:	f100 0114 	add.w	r1, r0, #20
 801591e:	461a      	mov	r2, r3
 8015920:	4553      	cmp	r3, sl
 8015922:	db2b      	blt.n	801597c <__lshift+0x8c>
 8015924:	6920      	ldr	r0, [r4, #16]
 8015926:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801592a:	f104 0314 	add.w	r3, r4, #20
 801592e:	f016 021f 	ands.w	r2, r6, #31
 8015932:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015936:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801593a:	d025      	beq.n	8015988 <__lshift+0x98>
 801593c:	f1c2 0e20 	rsb	lr, r2, #32
 8015940:	2000      	movs	r0, #0
 8015942:	681e      	ldr	r6, [r3, #0]
 8015944:	468a      	mov	sl, r1
 8015946:	4096      	lsls	r6, r2
 8015948:	4330      	orrs	r0, r6
 801594a:	f84a 0b04 	str.w	r0, [sl], #4
 801594e:	f853 0b04 	ldr.w	r0, [r3], #4
 8015952:	459c      	cmp	ip, r3
 8015954:	fa20 f00e 	lsr.w	r0, r0, lr
 8015958:	d814      	bhi.n	8015984 <__lshift+0x94>
 801595a:	6048      	str	r0, [r1, #4]
 801595c:	b108      	cbz	r0, 8015962 <__lshift+0x72>
 801595e:	f109 0502 	add.w	r5, r9, #2
 8015962:	3d01      	subs	r5, #1
 8015964:	4638      	mov	r0, r7
 8015966:	f8c8 5010 	str.w	r5, [r8, #16]
 801596a:	4621      	mov	r1, r4
 801596c:	f7ff fdf5 	bl	801555a <_Bfree>
 8015970:	4640      	mov	r0, r8
 8015972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015976:	3101      	adds	r1, #1
 8015978:	005b      	lsls	r3, r3, #1
 801597a:	e7c7      	b.n	801590c <__lshift+0x1c>
 801597c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8015980:	3301      	adds	r3, #1
 8015982:	e7cd      	b.n	8015920 <__lshift+0x30>
 8015984:	4651      	mov	r1, sl
 8015986:	e7dc      	b.n	8015942 <__lshift+0x52>
 8015988:	3904      	subs	r1, #4
 801598a:	f853 2b04 	ldr.w	r2, [r3], #4
 801598e:	f841 2f04 	str.w	r2, [r1, #4]!
 8015992:	459c      	cmp	ip, r3
 8015994:	d8f9      	bhi.n	801598a <__lshift+0x9a>
 8015996:	e7e4      	b.n	8015962 <__lshift+0x72>

08015998 <__mcmp>:
 8015998:	6903      	ldr	r3, [r0, #16]
 801599a:	690a      	ldr	r2, [r1, #16]
 801599c:	1a9b      	subs	r3, r3, r2
 801599e:	b530      	push	{r4, r5, lr}
 80159a0:	d10c      	bne.n	80159bc <__mcmp+0x24>
 80159a2:	0092      	lsls	r2, r2, #2
 80159a4:	3014      	adds	r0, #20
 80159a6:	3114      	adds	r1, #20
 80159a8:	1884      	adds	r4, r0, r2
 80159aa:	4411      	add	r1, r2
 80159ac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80159b0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80159b4:	4295      	cmp	r5, r2
 80159b6:	d003      	beq.n	80159c0 <__mcmp+0x28>
 80159b8:	d305      	bcc.n	80159c6 <__mcmp+0x2e>
 80159ba:	2301      	movs	r3, #1
 80159bc:	4618      	mov	r0, r3
 80159be:	bd30      	pop	{r4, r5, pc}
 80159c0:	42a0      	cmp	r0, r4
 80159c2:	d3f3      	bcc.n	80159ac <__mcmp+0x14>
 80159c4:	e7fa      	b.n	80159bc <__mcmp+0x24>
 80159c6:	f04f 33ff 	mov.w	r3, #4294967295
 80159ca:	e7f7      	b.n	80159bc <__mcmp+0x24>

080159cc <__mdiff>:
 80159cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80159d0:	460d      	mov	r5, r1
 80159d2:	4607      	mov	r7, r0
 80159d4:	4611      	mov	r1, r2
 80159d6:	4628      	mov	r0, r5
 80159d8:	4614      	mov	r4, r2
 80159da:	f7ff ffdd 	bl	8015998 <__mcmp>
 80159de:	1e06      	subs	r6, r0, #0
 80159e0:	d108      	bne.n	80159f4 <__mdiff+0x28>
 80159e2:	4631      	mov	r1, r6
 80159e4:	4638      	mov	r0, r7
 80159e6:	f7ff fd84 	bl	80154f2 <_Balloc>
 80159ea:	2301      	movs	r3, #1
 80159ec:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80159f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80159f4:	bfa4      	itt	ge
 80159f6:	4623      	movge	r3, r4
 80159f8:	462c      	movge	r4, r5
 80159fa:	4638      	mov	r0, r7
 80159fc:	6861      	ldr	r1, [r4, #4]
 80159fe:	bfa6      	itte	ge
 8015a00:	461d      	movge	r5, r3
 8015a02:	2600      	movge	r6, #0
 8015a04:	2601      	movlt	r6, #1
 8015a06:	f7ff fd74 	bl	80154f2 <_Balloc>
 8015a0a:	692b      	ldr	r3, [r5, #16]
 8015a0c:	60c6      	str	r6, [r0, #12]
 8015a0e:	6926      	ldr	r6, [r4, #16]
 8015a10:	f105 0914 	add.w	r9, r5, #20
 8015a14:	f104 0214 	add.w	r2, r4, #20
 8015a18:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8015a1c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8015a20:	f100 0514 	add.w	r5, r0, #20
 8015a24:	f04f 0e00 	mov.w	lr, #0
 8015a28:	f852 ab04 	ldr.w	sl, [r2], #4
 8015a2c:	f859 4b04 	ldr.w	r4, [r9], #4
 8015a30:	fa1e f18a 	uxtah	r1, lr, sl
 8015a34:	b2a3      	uxth	r3, r4
 8015a36:	1ac9      	subs	r1, r1, r3
 8015a38:	0c23      	lsrs	r3, r4, #16
 8015a3a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8015a3e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8015a42:	b289      	uxth	r1, r1
 8015a44:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8015a48:	45c8      	cmp	r8, r9
 8015a4a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8015a4e:	4694      	mov	ip, r2
 8015a50:	f845 3b04 	str.w	r3, [r5], #4
 8015a54:	d8e8      	bhi.n	8015a28 <__mdiff+0x5c>
 8015a56:	45bc      	cmp	ip, r7
 8015a58:	d304      	bcc.n	8015a64 <__mdiff+0x98>
 8015a5a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8015a5e:	b183      	cbz	r3, 8015a82 <__mdiff+0xb6>
 8015a60:	6106      	str	r6, [r0, #16]
 8015a62:	e7c5      	b.n	80159f0 <__mdiff+0x24>
 8015a64:	f85c 1b04 	ldr.w	r1, [ip], #4
 8015a68:	fa1e f381 	uxtah	r3, lr, r1
 8015a6c:	141a      	asrs	r2, r3, #16
 8015a6e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8015a72:	b29b      	uxth	r3, r3
 8015a74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015a78:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8015a7c:	f845 3b04 	str.w	r3, [r5], #4
 8015a80:	e7e9      	b.n	8015a56 <__mdiff+0x8a>
 8015a82:	3e01      	subs	r6, #1
 8015a84:	e7e9      	b.n	8015a5a <__mdiff+0x8e>
	...

08015a88 <__ulp>:
 8015a88:	4b12      	ldr	r3, [pc, #72]	; (8015ad4 <__ulp+0x4c>)
 8015a8a:	ee10 2a90 	vmov	r2, s1
 8015a8e:	401a      	ands	r2, r3
 8015a90:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8015a94:	2b00      	cmp	r3, #0
 8015a96:	dd04      	ble.n	8015aa2 <__ulp+0x1a>
 8015a98:	2000      	movs	r0, #0
 8015a9a:	4619      	mov	r1, r3
 8015a9c:	ec41 0b10 	vmov	d0, r0, r1
 8015aa0:	4770      	bx	lr
 8015aa2:	425b      	negs	r3, r3
 8015aa4:	151b      	asrs	r3, r3, #20
 8015aa6:	2b13      	cmp	r3, #19
 8015aa8:	f04f 0000 	mov.w	r0, #0
 8015aac:	f04f 0100 	mov.w	r1, #0
 8015ab0:	dc04      	bgt.n	8015abc <__ulp+0x34>
 8015ab2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8015ab6:	fa42 f103 	asr.w	r1, r2, r3
 8015aba:	e7ef      	b.n	8015a9c <__ulp+0x14>
 8015abc:	3b14      	subs	r3, #20
 8015abe:	2b1e      	cmp	r3, #30
 8015ac0:	f04f 0201 	mov.w	r2, #1
 8015ac4:	bfda      	itte	le
 8015ac6:	f1c3 031f 	rsble	r3, r3, #31
 8015aca:	fa02 f303 	lslle.w	r3, r2, r3
 8015ace:	4613      	movgt	r3, r2
 8015ad0:	4618      	mov	r0, r3
 8015ad2:	e7e3      	b.n	8015a9c <__ulp+0x14>
 8015ad4:	7ff00000 	.word	0x7ff00000

08015ad8 <__b2d>:
 8015ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015ada:	6905      	ldr	r5, [r0, #16]
 8015adc:	f100 0714 	add.w	r7, r0, #20
 8015ae0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8015ae4:	1f2e      	subs	r6, r5, #4
 8015ae6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8015aea:	4620      	mov	r0, r4
 8015aec:	f7ff fdc5 	bl	801567a <__hi0bits>
 8015af0:	f1c0 0320 	rsb	r3, r0, #32
 8015af4:	280a      	cmp	r0, #10
 8015af6:	600b      	str	r3, [r1, #0]
 8015af8:	f8df c074 	ldr.w	ip, [pc, #116]	; 8015b70 <__b2d+0x98>
 8015afc:	dc14      	bgt.n	8015b28 <__b2d+0x50>
 8015afe:	f1c0 0e0b 	rsb	lr, r0, #11
 8015b02:	fa24 f10e 	lsr.w	r1, r4, lr
 8015b06:	42b7      	cmp	r7, r6
 8015b08:	ea41 030c 	orr.w	r3, r1, ip
 8015b0c:	bf34      	ite	cc
 8015b0e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8015b12:	2100      	movcs	r1, #0
 8015b14:	3015      	adds	r0, #21
 8015b16:	fa04 f000 	lsl.w	r0, r4, r0
 8015b1a:	fa21 f10e 	lsr.w	r1, r1, lr
 8015b1e:	ea40 0201 	orr.w	r2, r0, r1
 8015b22:	ec43 2b10 	vmov	d0, r2, r3
 8015b26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015b28:	42b7      	cmp	r7, r6
 8015b2a:	bf3a      	itte	cc
 8015b2c:	f1a5 0608 	subcc.w	r6, r5, #8
 8015b30:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8015b34:	2100      	movcs	r1, #0
 8015b36:	380b      	subs	r0, #11
 8015b38:	d015      	beq.n	8015b66 <__b2d+0x8e>
 8015b3a:	4084      	lsls	r4, r0
 8015b3c:	f1c0 0520 	rsb	r5, r0, #32
 8015b40:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8015b44:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8015b48:	42be      	cmp	r6, r7
 8015b4a:	fa21 fc05 	lsr.w	ip, r1, r5
 8015b4e:	ea44 030c 	orr.w	r3, r4, ip
 8015b52:	bf8c      	ite	hi
 8015b54:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8015b58:	2400      	movls	r4, #0
 8015b5a:	fa01 f000 	lsl.w	r0, r1, r0
 8015b5e:	40ec      	lsrs	r4, r5
 8015b60:	ea40 0204 	orr.w	r2, r0, r4
 8015b64:	e7dd      	b.n	8015b22 <__b2d+0x4a>
 8015b66:	ea44 030c 	orr.w	r3, r4, ip
 8015b6a:	460a      	mov	r2, r1
 8015b6c:	e7d9      	b.n	8015b22 <__b2d+0x4a>
 8015b6e:	bf00      	nop
 8015b70:	3ff00000 	.word	0x3ff00000

08015b74 <__d2b>:
 8015b74:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015b78:	460e      	mov	r6, r1
 8015b7a:	2101      	movs	r1, #1
 8015b7c:	ec59 8b10 	vmov	r8, r9, d0
 8015b80:	4615      	mov	r5, r2
 8015b82:	f7ff fcb6 	bl	80154f2 <_Balloc>
 8015b86:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8015b8a:	4607      	mov	r7, r0
 8015b8c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015b90:	bb34      	cbnz	r4, 8015be0 <__d2b+0x6c>
 8015b92:	9301      	str	r3, [sp, #4]
 8015b94:	f1b8 0300 	subs.w	r3, r8, #0
 8015b98:	d027      	beq.n	8015bea <__d2b+0x76>
 8015b9a:	a802      	add	r0, sp, #8
 8015b9c:	f840 3d08 	str.w	r3, [r0, #-8]!
 8015ba0:	f7ff fd8a 	bl	80156b8 <__lo0bits>
 8015ba4:	9900      	ldr	r1, [sp, #0]
 8015ba6:	b1f0      	cbz	r0, 8015be6 <__d2b+0x72>
 8015ba8:	9a01      	ldr	r2, [sp, #4]
 8015baa:	f1c0 0320 	rsb	r3, r0, #32
 8015bae:	fa02 f303 	lsl.w	r3, r2, r3
 8015bb2:	430b      	orrs	r3, r1
 8015bb4:	40c2      	lsrs	r2, r0
 8015bb6:	617b      	str	r3, [r7, #20]
 8015bb8:	9201      	str	r2, [sp, #4]
 8015bba:	9b01      	ldr	r3, [sp, #4]
 8015bbc:	61bb      	str	r3, [r7, #24]
 8015bbe:	2b00      	cmp	r3, #0
 8015bc0:	bf14      	ite	ne
 8015bc2:	2102      	movne	r1, #2
 8015bc4:	2101      	moveq	r1, #1
 8015bc6:	6139      	str	r1, [r7, #16]
 8015bc8:	b1c4      	cbz	r4, 8015bfc <__d2b+0x88>
 8015bca:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8015bce:	4404      	add	r4, r0
 8015bd0:	6034      	str	r4, [r6, #0]
 8015bd2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8015bd6:	6028      	str	r0, [r5, #0]
 8015bd8:	4638      	mov	r0, r7
 8015bda:	b003      	add	sp, #12
 8015bdc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015be0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8015be4:	e7d5      	b.n	8015b92 <__d2b+0x1e>
 8015be6:	6179      	str	r1, [r7, #20]
 8015be8:	e7e7      	b.n	8015bba <__d2b+0x46>
 8015bea:	a801      	add	r0, sp, #4
 8015bec:	f7ff fd64 	bl	80156b8 <__lo0bits>
 8015bf0:	9b01      	ldr	r3, [sp, #4]
 8015bf2:	617b      	str	r3, [r7, #20]
 8015bf4:	2101      	movs	r1, #1
 8015bf6:	6139      	str	r1, [r7, #16]
 8015bf8:	3020      	adds	r0, #32
 8015bfa:	e7e5      	b.n	8015bc8 <__d2b+0x54>
 8015bfc:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8015c00:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8015c04:	6030      	str	r0, [r6, #0]
 8015c06:	6918      	ldr	r0, [r3, #16]
 8015c08:	f7ff fd37 	bl	801567a <__hi0bits>
 8015c0c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8015c10:	e7e1      	b.n	8015bd6 <__d2b+0x62>

08015c12 <__ratio>:
 8015c12:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015c16:	4688      	mov	r8, r1
 8015c18:	4669      	mov	r1, sp
 8015c1a:	4681      	mov	r9, r0
 8015c1c:	f7ff ff5c 	bl	8015ad8 <__b2d>
 8015c20:	a901      	add	r1, sp, #4
 8015c22:	4640      	mov	r0, r8
 8015c24:	ec57 6b10 	vmov	r6, r7, d0
 8015c28:	f7ff ff56 	bl	8015ad8 <__b2d>
 8015c2c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8015c30:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8015c34:	eba3 0c02 	sub.w	ip, r3, r2
 8015c38:	e9dd 3200 	ldrd	r3, r2, [sp]
 8015c3c:	1a9b      	subs	r3, r3, r2
 8015c3e:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8015c42:	ec5b ab10 	vmov	sl, fp, d0
 8015c46:	2b00      	cmp	r3, #0
 8015c48:	bfce      	itee	gt
 8015c4a:	463a      	movgt	r2, r7
 8015c4c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8015c50:	465a      	movle	r2, fp
 8015c52:	4659      	mov	r1, fp
 8015c54:	463d      	mov	r5, r7
 8015c56:	bfd4      	ite	le
 8015c58:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8015c5c:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8015c60:	4630      	mov	r0, r6
 8015c62:	ee10 2a10 	vmov	r2, s0
 8015c66:	460b      	mov	r3, r1
 8015c68:	4629      	mov	r1, r5
 8015c6a:	f7f2 fd27 	bl	80086bc <__aeabi_ddiv>
 8015c6e:	ec41 0b10 	vmov	d0, r0, r1
 8015c72:	b003      	add	sp, #12
 8015c74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015c78 <__copybits>:
 8015c78:	3901      	subs	r1, #1
 8015c7a:	b510      	push	{r4, lr}
 8015c7c:	1149      	asrs	r1, r1, #5
 8015c7e:	6914      	ldr	r4, [r2, #16]
 8015c80:	3101      	adds	r1, #1
 8015c82:	f102 0314 	add.w	r3, r2, #20
 8015c86:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8015c8a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8015c8e:	42a3      	cmp	r3, r4
 8015c90:	4602      	mov	r2, r0
 8015c92:	d303      	bcc.n	8015c9c <__copybits+0x24>
 8015c94:	2300      	movs	r3, #0
 8015c96:	428a      	cmp	r2, r1
 8015c98:	d305      	bcc.n	8015ca6 <__copybits+0x2e>
 8015c9a:	bd10      	pop	{r4, pc}
 8015c9c:	f853 2b04 	ldr.w	r2, [r3], #4
 8015ca0:	f840 2b04 	str.w	r2, [r0], #4
 8015ca4:	e7f3      	b.n	8015c8e <__copybits+0x16>
 8015ca6:	f842 3b04 	str.w	r3, [r2], #4
 8015caa:	e7f4      	b.n	8015c96 <__copybits+0x1e>

08015cac <__any_on>:
 8015cac:	f100 0214 	add.w	r2, r0, #20
 8015cb0:	6900      	ldr	r0, [r0, #16]
 8015cb2:	114b      	asrs	r3, r1, #5
 8015cb4:	4298      	cmp	r0, r3
 8015cb6:	b510      	push	{r4, lr}
 8015cb8:	db11      	blt.n	8015cde <__any_on+0x32>
 8015cba:	dd0a      	ble.n	8015cd2 <__any_on+0x26>
 8015cbc:	f011 011f 	ands.w	r1, r1, #31
 8015cc0:	d007      	beq.n	8015cd2 <__any_on+0x26>
 8015cc2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8015cc6:	fa24 f001 	lsr.w	r0, r4, r1
 8015cca:	fa00 f101 	lsl.w	r1, r0, r1
 8015cce:	428c      	cmp	r4, r1
 8015cd0:	d10b      	bne.n	8015cea <__any_on+0x3e>
 8015cd2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8015cd6:	4293      	cmp	r3, r2
 8015cd8:	d803      	bhi.n	8015ce2 <__any_on+0x36>
 8015cda:	2000      	movs	r0, #0
 8015cdc:	bd10      	pop	{r4, pc}
 8015cde:	4603      	mov	r3, r0
 8015ce0:	e7f7      	b.n	8015cd2 <__any_on+0x26>
 8015ce2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015ce6:	2900      	cmp	r1, #0
 8015ce8:	d0f5      	beq.n	8015cd6 <__any_on+0x2a>
 8015cea:	2001      	movs	r0, #1
 8015cec:	e7f6      	b.n	8015cdc <__any_on+0x30>

08015cee <_calloc_r>:
 8015cee:	b538      	push	{r3, r4, r5, lr}
 8015cf0:	fb02 f401 	mul.w	r4, r2, r1
 8015cf4:	4621      	mov	r1, r4
 8015cf6:	f7fb fbf7 	bl	80114e8 <_malloc_r>
 8015cfa:	4605      	mov	r5, r0
 8015cfc:	b118      	cbz	r0, 8015d06 <_calloc_r+0x18>
 8015cfe:	4622      	mov	r2, r4
 8015d00:	2100      	movs	r1, #0
 8015d02:	f7fb fb9a 	bl	801143a <memset>
 8015d06:	4628      	mov	r0, r5
 8015d08:	bd38      	pop	{r3, r4, r5, pc}

08015d0a <_realloc_r>:
 8015d0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015d0c:	4607      	mov	r7, r0
 8015d0e:	4614      	mov	r4, r2
 8015d10:	460e      	mov	r6, r1
 8015d12:	b921      	cbnz	r1, 8015d1e <_realloc_r+0x14>
 8015d14:	4611      	mov	r1, r2
 8015d16:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8015d1a:	f7fb bbe5 	b.w	80114e8 <_malloc_r>
 8015d1e:	b922      	cbnz	r2, 8015d2a <_realloc_r+0x20>
 8015d20:	f7fb fb94 	bl	801144c <_free_r>
 8015d24:	4625      	mov	r5, r4
 8015d26:	4628      	mov	r0, r5
 8015d28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015d2a:	f000 f9ce 	bl	80160ca <_malloc_usable_size_r>
 8015d2e:	42a0      	cmp	r0, r4
 8015d30:	d20f      	bcs.n	8015d52 <_realloc_r+0x48>
 8015d32:	4621      	mov	r1, r4
 8015d34:	4638      	mov	r0, r7
 8015d36:	f7fb fbd7 	bl	80114e8 <_malloc_r>
 8015d3a:	4605      	mov	r5, r0
 8015d3c:	2800      	cmp	r0, #0
 8015d3e:	d0f2      	beq.n	8015d26 <_realloc_r+0x1c>
 8015d40:	4631      	mov	r1, r6
 8015d42:	4622      	mov	r2, r4
 8015d44:	f7fb fb6e 	bl	8011424 <memcpy>
 8015d48:	4631      	mov	r1, r6
 8015d4a:	4638      	mov	r0, r7
 8015d4c:	f7fb fb7e 	bl	801144c <_free_r>
 8015d50:	e7e9      	b.n	8015d26 <_realloc_r+0x1c>
 8015d52:	4635      	mov	r5, r6
 8015d54:	e7e7      	b.n	8015d26 <_realloc_r+0x1c>

08015d56 <__ssputs_r>:
 8015d56:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015d5a:	688e      	ldr	r6, [r1, #8]
 8015d5c:	429e      	cmp	r6, r3
 8015d5e:	4682      	mov	sl, r0
 8015d60:	460c      	mov	r4, r1
 8015d62:	4690      	mov	r8, r2
 8015d64:	4699      	mov	r9, r3
 8015d66:	d837      	bhi.n	8015dd8 <__ssputs_r+0x82>
 8015d68:	898a      	ldrh	r2, [r1, #12]
 8015d6a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8015d6e:	d031      	beq.n	8015dd4 <__ssputs_r+0x7e>
 8015d70:	6825      	ldr	r5, [r4, #0]
 8015d72:	6909      	ldr	r1, [r1, #16]
 8015d74:	1a6f      	subs	r7, r5, r1
 8015d76:	6965      	ldr	r5, [r4, #20]
 8015d78:	2302      	movs	r3, #2
 8015d7a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015d7e:	fb95 f5f3 	sdiv	r5, r5, r3
 8015d82:	f109 0301 	add.w	r3, r9, #1
 8015d86:	443b      	add	r3, r7
 8015d88:	429d      	cmp	r5, r3
 8015d8a:	bf38      	it	cc
 8015d8c:	461d      	movcc	r5, r3
 8015d8e:	0553      	lsls	r3, r2, #21
 8015d90:	d530      	bpl.n	8015df4 <__ssputs_r+0x9e>
 8015d92:	4629      	mov	r1, r5
 8015d94:	f7fb fba8 	bl	80114e8 <_malloc_r>
 8015d98:	4606      	mov	r6, r0
 8015d9a:	b950      	cbnz	r0, 8015db2 <__ssputs_r+0x5c>
 8015d9c:	230c      	movs	r3, #12
 8015d9e:	f8ca 3000 	str.w	r3, [sl]
 8015da2:	89a3      	ldrh	r3, [r4, #12]
 8015da4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015da8:	81a3      	strh	r3, [r4, #12]
 8015daa:	f04f 30ff 	mov.w	r0, #4294967295
 8015dae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015db2:	463a      	mov	r2, r7
 8015db4:	6921      	ldr	r1, [r4, #16]
 8015db6:	f7fb fb35 	bl	8011424 <memcpy>
 8015dba:	89a3      	ldrh	r3, [r4, #12]
 8015dbc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8015dc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015dc4:	81a3      	strh	r3, [r4, #12]
 8015dc6:	6126      	str	r6, [r4, #16]
 8015dc8:	6165      	str	r5, [r4, #20]
 8015dca:	443e      	add	r6, r7
 8015dcc:	1bed      	subs	r5, r5, r7
 8015dce:	6026      	str	r6, [r4, #0]
 8015dd0:	60a5      	str	r5, [r4, #8]
 8015dd2:	464e      	mov	r6, r9
 8015dd4:	454e      	cmp	r6, r9
 8015dd6:	d900      	bls.n	8015dda <__ssputs_r+0x84>
 8015dd8:	464e      	mov	r6, r9
 8015dda:	4632      	mov	r2, r6
 8015ddc:	4641      	mov	r1, r8
 8015dde:	6820      	ldr	r0, [r4, #0]
 8015de0:	f7ff fb6c 	bl	80154bc <memmove>
 8015de4:	68a3      	ldr	r3, [r4, #8]
 8015de6:	1b9b      	subs	r3, r3, r6
 8015de8:	60a3      	str	r3, [r4, #8]
 8015dea:	6823      	ldr	r3, [r4, #0]
 8015dec:	441e      	add	r6, r3
 8015dee:	6026      	str	r6, [r4, #0]
 8015df0:	2000      	movs	r0, #0
 8015df2:	e7dc      	b.n	8015dae <__ssputs_r+0x58>
 8015df4:	462a      	mov	r2, r5
 8015df6:	f7ff ff88 	bl	8015d0a <_realloc_r>
 8015dfa:	4606      	mov	r6, r0
 8015dfc:	2800      	cmp	r0, #0
 8015dfe:	d1e2      	bne.n	8015dc6 <__ssputs_r+0x70>
 8015e00:	6921      	ldr	r1, [r4, #16]
 8015e02:	4650      	mov	r0, sl
 8015e04:	f7fb fb22 	bl	801144c <_free_r>
 8015e08:	e7c8      	b.n	8015d9c <__ssputs_r+0x46>
	...

08015e0c <_svfiprintf_r>:
 8015e0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015e10:	461d      	mov	r5, r3
 8015e12:	898b      	ldrh	r3, [r1, #12]
 8015e14:	061f      	lsls	r7, r3, #24
 8015e16:	b09d      	sub	sp, #116	; 0x74
 8015e18:	4680      	mov	r8, r0
 8015e1a:	460c      	mov	r4, r1
 8015e1c:	4616      	mov	r6, r2
 8015e1e:	d50f      	bpl.n	8015e40 <_svfiprintf_r+0x34>
 8015e20:	690b      	ldr	r3, [r1, #16]
 8015e22:	b96b      	cbnz	r3, 8015e40 <_svfiprintf_r+0x34>
 8015e24:	2140      	movs	r1, #64	; 0x40
 8015e26:	f7fb fb5f 	bl	80114e8 <_malloc_r>
 8015e2a:	6020      	str	r0, [r4, #0]
 8015e2c:	6120      	str	r0, [r4, #16]
 8015e2e:	b928      	cbnz	r0, 8015e3c <_svfiprintf_r+0x30>
 8015e30:	230c      	movs	r3, #12
 8015e32:	f8c8 3000 	str.w	r3, [r8]
 8015e36:	f04f 30ff 	mov.w	r0, #4294967295
 8015e3a:	e0c8      	b.n	8015fce <_svfiprintf_r+0x1c2>
 8015e3c:	2340      	movs	r3, #64	; 0x40
 8015e3e:	6163      	str	r3, [r4, #20]
 8015e40:	2300      	movs	r3, #0
 8015e42:	9309      	str	r3, [sp, #36]	; 0x24
 8015e44:	2320      	movs	r3, #32
 8015e46:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8015e4a:	2330      	movs	r3, #48	; 0x30
 8015e4c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015e50:	9503      	str	r5, [sp, #12]
 8015e52:	f04f 0b01 	mov.w	fp, #1
 8015e56:	4637      	mov	r7, r6
 8015e58:	463d      	mov	r5, r7
 8015e5a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8015e5e:	b10b      	cbz	r3, 8015e64 <_svfiprintf_r+0x58>
 8015e60:	2b25      	cmp	r3, #37	; 0x25
 8015e62:	d13e      	bne.n	8015ee2 <_svfiprintf_r+0xd6>
 8015e64:	ebb7 0a06 	subs.w	sl, r7, r6
 8015e68:	d00b      	beq.n	8015e82 <_svfiprintf_r+0x76>
 8015e6a:	4653      	mov	r3, sl
 8015e6c:	4632      	mov	r2, r6
 8015e6e:	4621      	mov	r1, r4
 8015e70:	4640      	mov	r0, r8
 8015e72:	f7ff ff70 	bl	8015d56 <__ssputs_r>
 8015e76:	3001      	adds	r0, #1
 8015e78:	f000 80a4 	beq.w	8015fc4 <_svfiprintf_r+0x1b8>
 8015e7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015e7e:	4453      	add	r3, sl
 8015e80:	9309      	str	r3, [sp, #36]	; 0x24
 8015e82:	783b      	ldrb	r3, [r7, #0]
 8015e84:	2b00      	cmp	r3, #0
 8015e86:	f000 809d 	beq.w	8015fc4 <_svfiprintf_r+0x1b8>
 8015e8a:	2300      	movs	r3, #0
 8015e8c:	f04f 32ff 	mov.w	r2, #4294967295
 8015e90:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015e94:	9304      	str	r3, [sp, #16]
 8015e96:	9307      	str	r3, [sp, #28]
 8015e98:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8015e9c:	931a      	str	r3, [sp, #104]	; 0x68
 8015e9e:	462f      	mov	r7, r5
 8015ea0:	2205      	movs	r2, #5
 8015ea2:	f817 1b01 	ldrb.w	r1, [r7], #1
 8015ea6:	4850      	ldr	r0, [pc, #320]	; (8015fe8 <_svfiprintf_r+0x1dc>)
 8015ea8:	f7f2 f8d2 	bl	8008050 <memchr>
 8015eac:	9b04      	ldr	r3, [sp, #16]
 8015eae:	b9d0      	cbnz	r0, 8015ee6 <_svfiprintf_r+0xda>
 8015eb0:	06d9      	lsls	r1, r3, #27
 8015eb2:	bf44      	itt	mi
 8015eb4:	2220      	movmi	r2, #32
 8015eb6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8015eba:	071a      	lsls	r2, r3, #28
 8015ebc:	bf44      	itt	mi
 8015ebe:	222b      	movmi	r2, #43	; 0x2b
 8015ec0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8015ec4:	782a      	ldrb	r2, [r5, #0]
 8015ec6:	2a2a      	cmp	r2, #42	; 0x2a
 8015ec8:	d015      	beq.n	8015ef6 <_svfiprintf_r+0xea>
 8015eca:	9a07      	ldr	r2, [sp, #28]
 8015ecc:	462f      	mov	r7, r5
 8015ece:	2000      	movs	r0, #0
 8015ed0:	250a      	movs	r5, #10
 8015ed2:	4639      	mov	r1, r7
 8015ed4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015ed8:	3b30      	subs	r3, #48	; 0x30
 8015eda:	2b09      	cmp	r3, #9
 8015edc:	d94d      	bls.n	8015f7a <_svfiprintf_r+0x16e>
 8015ede:	b1b8      	cbz	r0, 8015f10 <_svfiprintf_r+0x104>
 8015ee0:	e00f      	b.n	8015f02 <_svfiprintf_r+0xf6>
 8015ee2:	462f      	mov	r7, r5
 8015ee4:	e7b8      	b.n	8015e58 <_svfiprintf_r+0x4c>
 8015ee6:	4a40      	ldr	r2, [pc, #256]	; (8015fe8 <_svfiprintf_r+0x1dc>)
 8015ee8:	1a80      	subs	r0, r0, r2
 8015eea:	fa0b f000 	lsl.w	r0, fp, r0
 8015eee:	4318      	orrs	r0, r3
 8015ef0:	9004      	str	r0, [sp, #16]
 8015ef2:	463d      	mov	r5, r7
 8015ef4:	e7d3      	b.n	8015e9e <_svfiprintf_r+0x92>
 8015ef6:	9a03      	ldr	r2, [sp, #12]
 8015ef8:	1d11      	adds	r1, r2, #4
 8015efa:	6812      	ldr	r2, [r2, #0]
 8015efc:	9103      	str	r1, [sp, #12]
 8015efe:	2a00      	cmp	r2, #0
 8015f00:	db01      	blt.n	8015f06 <_svfiprintf_r+0xfa>
 8015f02:	9207      	str	r2, [sp, #28]
 8015f04:	e004      	b.n	8015f10 <_svfiprintf_r+0x104>
 8015f06:	4252      	negs	r2, r2
 8015f08:	f043 0302 	orr.w	r3, r3, #2
 8015f0c:	9207      	str	r2, [sp, #28]
 8015f0e:	9304      	str	r3, [sp, #16]
 8015f10:	783b      	ldrb	r3, [r7, #0]
 8015f12:	2b2e      	cmp	r3, #46	; 0x2e
 8015f14:	d10c      	bne.n	8015f30 <_svfiprintf_r+0x124>
 8015f16:	787b      	ldrb	r3, [r7, #1]
 8015f18:	2b2a      	cmp	r3, #42	; 0x2a
 8015f1a:	d133      	bne.n	8015f84 <_svfiprintf_r+0x178>
 8015f1c:	9b03      	ldr	r3, [sp, #12]
 8015f1e:	1d1a      	adds	r2, r3, #4
 8015f20:	681b      	ldr	r3, [r3, #0]
 8015f22:	9203      	str	r2, [sp, #12]
 8015f24:	2b00      	cmp	r3, #0
 8015f26:	bfb8      	it	lt
 8015f28:	f04f 33ff 	movlt.w	r3, #4294967295
 8015f2c:	3702      	adds	r7, #2
 8015f2e:	9305      	str	r3, [sp, #20]
 8015f30:	4d2e      	ldr	r5, [pc, #184]	; (8015fec <_svfiprintf_r+0x1e0>)
 8015f32:	7839      	ldrb	r1, [r7, #0]
 8015f34:	2203      	movs	r2, #3
 8015f36:	4628      	mov	r0, r5
 8015f38:	f7f2 f88a 	bl	8008050 <memchr>
 8015f3c:	b138      	cbz	r0, 8015f4e <_svfiprintf_r+0x142>
 8015f3e:	2340      	movs	r3, #64	; 0x40
 8015f40:	1b40      	subs	r0, r0, r5
 8015f42:	fa03 f000 	lsl.w	r0, r3, r0
 8015f46:	9b04      	ldr	r3, [sp, #16]
 8015f48:	4303      	orrs	r3, r0
 8015f4a:	3701      	adds	r7, #1
 8015f4c:	9304      	str	r3, [sp, #16]
 8015f4e:	7839      	ldrb	r1, [r7, #0]
 8015f50:	4827      	ldr	r0, [pc, #156]	; (8015ff0 <_svfiprintf_r+0x1e4>)
 8015f52:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8015f56:	2206      	movs	r2, #6
 8015f58:	1c7e      	adds	r6, r7, #1
 8015f5a:	f7f2 f879 	bl	8008050 <memchr>
 8015f5e:	2800      	cmp	r0, #0
 8015f60:	d038      	beq.n	8015fd4 <_svfiprintf_r+0x1c8>
 8015f62:	4b24      	ldr	r3, [pc, #144]	; (8015ff4 <_svfiprintf_r+0x1e8>)
 8015f64:	bb13      	cbnz	r3, 8015fac <_svfiprintf_r+0x1a0>
 8015f66:	9b03      	ldr	r3, [sp, #12]
 8015f68:	3307      	adds	r3, #7
 8015f6a:	f023 0307 	bic.w	r3, r3, #7
 8015f6e:	3308      	adds	r3, #8
 8015f70:	9303      	str	r3, [sp, #12]
 8015f72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015f74:	444b      	add	r3, r9
 8015f76:	9309      	str	r3, [sp, #36]	; 0x24
 8015f78:	e76d      	b.n	8015e56 <_svfiprintf_r+0x4a>
 8015f7a:	fb05 3202 	mla	r2, r5, r2, r3
 8015f7e:	2001      	movs	r0, #1
 8015f80:	460f      	mov	r7, r1
 8015f82:	e7a6      	b.n	8015ed2 <_svfiprintf_r+0xc6>
 8015f84:	2300      	movs	r3, #0
 8015f86:	3701      	adds	r7, #1
 8015f88:	9305      	str	r3, [sp, #20]
 8015f8a:	4619      	mov	r1, r3
 8015f8c:	250a      	movs	r5, #10
 8015f8e:	4638      	mov	r0, r7
 8015f90:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015f94:	3a30      	subs	r2, #48	; 0x30
 8015f96:	2a09      	cmp	r2, #9
 8015f98:	d903      	bls.n	8015fa2 <_svfiprintf_r+0x196>
 8015f9a:	2b00      	cmp	r3, #0
 8015f9c:	d0c8      	beq.n	8015f30 <_svfiprintf_r+0x124>
 8015f9e:	9105      	str	r1, [sp, #20]
 8015fa0:	e7c6      	b.n	8015f30 <_svfiprintf_r+0x124>
 8015fa2:	fb05 2101 	mla	r1, r5, r1, r2
 8015fa6:	2301      	movs	r3, #1
 8015fa8:	4607      	mov	r7, r0
 8015faa:	e7f0      	b.n	8015f8e <_svfiprintf_r+0x182>
 8015fac:	ab03      	add	r3, sp, #12
 8015fae:	9300      	str	r3, [sp, #0]
 8015fb0:	4622      	mov	r2, r4
 8015fb2:	4b11      	ldr	r3, [pc, #68]	; (8015ff8 <_svfiprintf_r+0x1ec>)
 8015fb4:	a904      	add	r1, sp, #16
 8015fb6:	4640      	mov	r0, r8
 8015fb8:	f7fb fcc4 	bl	8011944 <_printf_float>
 8015fbc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8015fc0:	4681      	mov	r9, r0
 8015fc2:	d1d6      	bne.n	8015f72 <_svfiprintf_r+0x166>
 8015fc4:	89a3      	ldrh	r3, [r4, #12]
 8015fc6:	065b      	lsls	r3, r3, #25
 8015fc8:	f53f af35 	bmi.w	8015e36 <_svfiprintf_r+0x2a>
 8015fcc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015fce:	b01d      	add	sp, #116	; 0x74
 8015fd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015fd4:	ab03      	add	r3, sp, #12
 8015fd6:	9300      	str	r3, [sp, #0]
 8015fd8:	4622      	mov	r2, r4
 8015fda:	4b07      	ldr	r3, [pc, #28]	; (8015ff8 <_svfiprintf_r+0x1ec>)
 8015fdc:	a904      	add	r1, sp, #16
 8015fde:	4640      	mov	r0, r8
 8015fe0:	f7fb ff66 	bl	8011eb0 <_printf_i>
 8015fe4:	e7ea      	b.n	8015fbc <_svfiprintf_r+0x1b0>
 8015fe6:	bf00      	nop
 8015fe8:	08016580 	.word	0x08016580
 8015fec:	08016586 	.word	0x08016586
 8015ff0:	0801658a 	.word	0x0801658a
 8015ff4:	08011945 	.word	0x08011945
 8015ff8:	08015d57 	.word	0x08015d57

08015ffc <_putc_r>:
 8015ffc:	b570      	push	{r4, r5, r6, lr}
 8015ffe:	460d      	mov	r5, r1
 8016000:	4614      	mov	r4, r2
 8016002:	4606      	mov	r6, r0
 8016004:	b118      	cbz	r0, 801600e <_putc_r+0x12>
 8016006:	6983      	ldr	r3, [r0, #24]
 8016008:	b90b      	cbnz	r3, 801600e <_putc_r+0x12>
 801600a:	f7fb f8dd 	bl	80111c8 <__sinit>
 801600e:	4b13      	ldr	r3, [pc, #76]	; (801605c <_putc_r+0x60>)
 8016010:	429c      	cmp	r4, r3
 8016012:	d112      	bne.n	801603a <_putc_r+0x3e>
 8016014:	6874      	ldr	r4, [r6, #4]
 8016016:	68a3      	ldr	r3, [r4, #8]
 8016018:	3b01      	subs	r3, #1
 801601a:	2b00      	cmp	r3, #0
 801601c:	60a3      	str	r3, [r4, #8]
 801601e:	da16      	bge.n	801604e <_putc_r+0x52>
 8016020:	69a2      	ldr	r2, [r4, #24]
 8016022:	4293      	cmp	r3, r2
 8016024:	db02      	blt.n	801602c <_putc_r+0x30>
 8016026:	b2eb      	uxtb	r3, r5
 8016028:	2b0a      	cmp	r3, #10
 801602a:	d110      	bne.n	801604e <_putc_r+0x52>
 801602c:	4622      	mov	r2, r4
 801602e:	4629      	mov	r1, r5
 8016030:	4630      	mov	r0, r6
 8016032:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016036:	f7fd bf85 	b.w	8013f44 <__swbuf_r>
 801603a:	4b09      	ldr	r3, [pc, #36]	; (8016060 <_putc_r+0x64>)
 801603c:	429c      	cmp	r4, r3
 801603e:	d101      	bne.n	8016044 <_putc_r+0x48>
 8016040:	68b4      	ldr	r4, [r6, #8]
 8016042:	e7e8      	b.n	8016016 <_putc_r+0x1a>
 8016044:	4b07      	ldr	r3, [pc, #28]	; (8016064 <_putc_r+0x68>)
 8016046:	429c      	cmp	r4, r3
 8016048:	bf08      	it	eq
 801604a:	68f4      	ldreq	r4, [r6, #12]
 801604c:	e7e3      	b.n	8016016 <_putc_r+0x1a>
 801604e:	6823      	ldr	r3, [r4, #0]
 8016050:	1c5a      	adds	r2, r3, #1
 8016052:	6022      	str	r2, [r4, #0]
 8016054:	701d      	strb	r5, [r3, #0]
 8016056:	b2e8      	uxtb	r0, r5
 8016058:	bd70      	pop	{r4, r5, r6, pc}
 801605a:	bf00      	nop
 801605c:	0801653c 	.word	0x0801653c
 8016060:	0801655c 	.word	0x0801655c
 8016064:	0801651c 	.word	0x0801651c

08016068 <_read_r>:
 8016068:	b538      	push	{r3, r4, r5, lr}
 801606a:	4c07      	ldr	r4, [pc, #28]	; (8016088 <_read_r+0x20>)
 801606c:	4605      	mov	r5, r0
 801606e:	4608      	mov	r0, r1
 8016070:	4611      	mov	r1, r2
 8016072:	2200      	movs	r2, #0
 8016074:	6022      	str	r2, [r4, #0]
 8016076:	461a      	mov	r2, r3
 8016078:	f7f7 f9cc 	bl	800d414 <_read>
 801607c:	1c43      	adds	r3, r0, #1
 801607e:	d102      	bne.n	8016086 <_read_r+0x1e>
 8016080:	6823      	ldr	r3, [r4, #0]
 8016082:	b103      	cbz	r3, 8016086 <_read_r+0x1e>
 8016084:	602b      	str	r3, [r5, #0]
 8016086:	bd38      	pop	{r3, r4, r5, pc}
 8016088:	200011f8 	.word	0x200011f8

0801608c <strncmp>:
 801608c:	b510      	push	{r4, lr}
 801608e:	b16a      	cbz	r2, 80160ac <strncmp+0x20>
 8016090:	3901      	subs	r1, #1
 8016092:	1884      	adds	r4, r0, r2
 8016094:	f810 3b01 	ldrb.w	r3, [r0], #1
 8016098:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801609c:	4293      	cmp	r3, r2
 801609e:	d103      	bne.n	80160a8 <strncmp+0x1c>
 80160a0:	42a0      	cmp	r0, r4
 80160a2:	d001      	beq.n	80160a8 <strncmp+0x1c>
 80160a4:	2b00      	cmp	r3, #0
 80160a6:	d1f5      	bne.n	8016094 <strncmp+0x8>
 80160a8:	1a98      	subs	r0, r3, r2
 80160aa:	bd10      	pop	{r4, pc}
 80160ac:	4610      	mov	r0, r2
 80160ae:	e7fc      	b.n	80160aa <strncmp+0x1e>

080160b0 <__ascii_wctomb>:
 80160b0:	b149      	cbz	r1, 80160c6 <__ascii_wctomb+0x16>
 80160b2:	2aff      	cmp	r2, #255	; 0xff
 80160b4:	bf85      	ittet	hi
 80160b6:	238a      	movhi	r3, #138	; 0x8a
 80160b8:	6003      	strhi	r3, [r0, #0]
 80160ba:	700a      	strbls	r2, [r1, #0]
 80160bc:	f04f 30ff 	movhi.w	r0, #4294967295
 80160c0:	bf98      	it	ls
 80160c2:	2001      	movls	r0, #1
 80160c4:	4770      	bx	lr
 80160c6:	4608      	mov	r0, r1
 80160c8:	4770      	bx	lr

080160ca <_malloc_usable_size_r>:
 80160ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80160ce:	1f18      	subs	r0, r3, #4
 80160d0:	2b00      	cmp	r3, #0
 80160d2:	bfbc      	itt	lt
 80160d4:	580b      	ldrlt	r3, [r1, r0]
 80160d6:	18c0      	addlt	r0, r0, r3
 80160d8:	4770      	bx	lr
	...

080160dc <_init>:
 80160dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80160de:	bf00      	nop
 80160e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80160e2:	bc08      	pop	{r3}
 80160e4:	469e      	mov	lr, r3
 80160e6:	4770      	bx	lr

080160e8 <_fini>:
 80160e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80160ea:	bf00      	nop
 80160ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80160ee:	bc08      	pop	{r3}
 80160f0:	469e      	mov	lr, r3
 80160f2:	4770      	bx	lr
