Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tongjie/ChampSim-master/ipc1_public/server_024.champsimtrace.xz
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3508469 heartbeat IPC: 2.85025 cumulative IPC: 2.85025 (Simulation time: 0 hr 0 min 27 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 7009774 heartbeat IPC: 2.85608 cumulative IPC: 2.85316 (Simulation time: 0 hr 0 min 53 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 10522403 heartbeat IPC: 2.84687 cumulative IPC: 2.85106 (Simulation time: 0 hr 1 min 19 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 14031430 heartbeat IPC: 2.84979 cumulative IPC: 2.85074 (Simulation time: 0 hr 1 min 46 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 17530060 heartbeat IPC: 2.85826 cumulative IPC: 2.85224 (Simulation time: 0 hr 2 min 12 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 17530060 (Simulation time: 0 hr 2 min 12 sec) 

Heartbeat CPU 0 instructions: 60000003 cycles: 25053734 heartbeat IPC: 1.32914 cumulative IPC: 1.32914 (Simulation time: 0 hr 2 min 38 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 32656991 heartbeat IPC: 1.31523 cumulative IPC: 1.32215 (Simulation time: 0 hr 3 min 4 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/tongjie/ChampSim-master/ipc1_public/server_024.champsimtrace.xz
Heartbeat CPU 0 instructions: 80000003 cycles: 40168378 heartbeat IPC: 1.33131 cumulative IPC: 1.32519 (Simulation time: 0 hr 3 min 30 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 47808872 heartbeat IPC: 1.30882 cumulative IPC: 1.32106 (Simulation time: 0 hr 3 min 56 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 55451949 heartbeat IPC: 1.30837 cumulative IPC: 1.3185 (Simulation time: 0 hr 4 min 23 sec) 
Finished CPU 0 instructions: 50000001 cycles: 37921889 cumulative IPC: 1.3185 (Simulation time: 0 hr 4 min 23 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.3185 instructions: 50000001 cycles: 37921889
L1D TOTAL     ACCESS:   20356031  HIT:   18837843  MISS:    1518188
L1D LOAD      ACCESS:    7255244  HIT:    6576851  MISS:     678393
L1D RFO       ACCESS:    6168204  HIT:    5893969  MISS:     274235
L1D PREFETCH  ACCESS:    6932583  HIT:    6367023  MISS:     565560
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:   16770139  ISSUED:   16482475  USEFUL:     303102  USELESS:     856997
L1D AVERAGE MISS LATENCY: 25.2224 cycles
L1I TOTAL     ACCESS:   13710800  HIT:    9966694  MISS:    3744106
L1I LOAD      ACCESS:    9300231  HIT:    8681353  MISS:     618878
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    4410569  HIT:    1285341  MISS:    3125228
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:  109730440  ISSUED:   24279315  USEFUL:    3899682  USELESS:    2069645
L1I AVERAGE MISS LATENCY: 17.4235 cycles
L2C TOTAL     ACCESS:    7162699  HIT:    6469218  MISS:     693481
L2C LOAD      ACCESS:    1146784  HIT:     909483  MISS:     237301
L2C RFO       ACCESS:     272582  HIT:     183228  MISS:      89354
L2C PREFETCH  ACCESS:    5223106  HIT:    4860184  MISS:     362922
L2C WRITEBACK ACCESS:     520227  HIT:     516323  MISS:       3904
L2C PREFETCH  REQUESTED:    9805119  ISSUED:    9405131  USEFUL:      79425  USELESS:     640828
L2C AVERAGE MISS LATENCY: 42.9775 cycles
LLC TOTAL     ACCESS:    2162160  HIT:    2111892  MISS:      50268
LLC LOAD      ACCESS:     237051  HIT:     231148  MISS:       5903
LLC RFO       ACCESS:      89354  HIT:      67152  MISS:      22202
LLC PREFETCH  ACCESS:    1690804  HIT:    1668892  MISS:      21912
LLC WRITEBACK ACCESS:     144951  HIT:     144700  MISS:        251
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       6199  USELESS:      32615
LLC AVERAGE MISS LATENCY: 196.817 cycles
Major fault: 0 Minor fault: 2363
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      17432  ROW_BUFFER_MISS:      32579
 DBUS_CONGESTED:      36668
 WQ ROW_BUFFER_HIT:       2714  ROW_BUFFER_MISS:      22464  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.7477% MPKI: 0.46156 Average ROB Occupancy at Mispredict: 138.746

Branch types
NOT_BRANCH: 40853575 81.7071%
BRANCH_DIRECT_JUMP: 566813 1.13363%
BRANCH_INDIRECT: 197171 0.394342%
BRANCH_CONDITIONAL: 6308399 12.6168%
BRANCH_DIRECT_CALL: 876399 1.7528%
BRANCH_INDIRECT_CALL: 160491 0.320982%
BRANCH_RETURN: 1036885 2.07377%
BRANCH_OTHER: 0 0%

