
---------- Begin Simulation Statistics ----------
final_tick                               534579608000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  86314                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739252                       # Number of bytes of host memory used
host_op_rate                                    86601                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7106.42                       # Real time elapsed on the host
host_tick_rate                               75224893                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613385710                       # Number of instructions simulated
sim_ops                                     615424483                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.534580                       # Number of seconds simulated
sim_ticks                                534579608000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.231502                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               76131000                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            87274664                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7160028                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        118031465                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10302581                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10400509                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           97928                       # Number of indirect misses.
system.cpu0.branchPred.lookups              151533713                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1053076                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509391                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4943872                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138972427                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18551649                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532379                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       44995578                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561782111                       # Number of instructions committed
system.cpu0.commit.committedOps             562292792                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    962703007                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.584077                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.374603                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    691663013     71.85%     71.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    165328986     17.17%     89.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     37031020      3.85%     92.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34868494      3.62%     96.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9774903      1.02%     97.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3344884      0.35%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       921346      0.10%     97.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1218712      0.13%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18551649      1.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    962703007                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672245                       # Number of function calls committed.
system.cpu0.commit.int_insts                543422227                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174755975                       # Number of loads committed
system.cpu0.commit.membars                    1019970                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019976      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311046171     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135910      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175265358     31.17%     87.59% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69807558     12.41%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562292792                       # Class of committed instruction
system.cpu0.commit.refs                     245072940                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561782111                       # Number of Instructions Simulated
system.cpu0.committedOps                    562292792                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.880192                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.880192                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             90547868                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2222846                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            75329636                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             620545445                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               437695086                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                436387547                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4950962                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4190720                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1843428                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  151533713                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                108652060                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    532308379                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3099551                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          118                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     632791231                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               14334236                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.143463                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         431949263                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          86433581                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.599087                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         971424891                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.653130                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.910065                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               520574057     53.59%     53.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               334185766     34.40%     87.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                70534110      7.26%     95.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                36441784      3.75%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4193489      0.43%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2925195      0.30%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  527449      0.05%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021729      0.11%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1021312      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           971424891                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      25                       # number of floating regfile writes
system.cpu0.idleCycles                       84833619                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4996724                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               143359494                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.559576                       # Inst execution rate
system.cpu0.iew.exec_refs                   261163425                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  73256555                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               74128919                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            191622225                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1143726                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2257714                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76109272                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          607273350                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            187906870                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4738250                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            591056832                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                590974                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2301931                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4950962                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3401864                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        66748                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        10180759                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        26906                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7447                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2386769                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     16866250                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5792307                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7447                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       888234                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4108490                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                239486171                       # num instructions consuming a value
system.cpu0.iew.wb_count                    585367778                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.879291                       # average fanout of values written-back
system.cpu0.iew.wb_producers                210578129                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.554190                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     585405777                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               720839978                       # number of integer regfile reads
system.cpu0.int_regfile_writes              373745843                       # number of integer regfile writes
system.cpu0.ipc                              0.531860                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.531860                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020998      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            325733434     54.67%     54.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4138841      0.69%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018049      0.17%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           190163568     31.92%     87.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73720137     12.37%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             18      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             595795083                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     58                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                114                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           49                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               144                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     679300                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001140                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 118950     17.51%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                509044     74.94%     92.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                51304      7.55%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             595453327                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2163738003                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    585367729                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        652260562                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 603849828                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                595795083                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3423522                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       44980554                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            43761                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1891143                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     23111056                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    971424891                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.613321                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.813285                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          537343365     55.31%     55.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          303990222     31.29%     86.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          106785138     10.99%     97.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           17908328      1.84%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3789646      0.39%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             453433      0.05%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1039187      0.11%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              75846      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              39726      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      971424891                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.564062                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10101987                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2216231                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           191622225                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76109272                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1037                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1056258510                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12900809                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               80388537                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357812056                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2326013                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               443415676                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3654967                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10848                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            750180956                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             614700952                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          393559397                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                432018593                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4262107                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4950962                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10549498                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                35747333                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               42                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       750180914                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        101625                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3183                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5510408                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3171                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1551426819                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1223304623                       # The number of ROB writes
system.cpu0.timesIdled                       15819088                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1004                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            79.711558                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2899150                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3637051                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           390016                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4812715                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            137114                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         140077                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2963                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5429150                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8663                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509161                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           288415                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4418730                       # Number of branches committed
system.cpu1.commit.bw_lim_events               461048                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528166                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2352819                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19240362                       # Number of instructions committed
system.cpu1.commit.committedOps              19749720                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    109558543                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.180266                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.829935                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    101258176     92.42%     92.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4127782      3.77%     96.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1393568      1.27%     97.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1319700      1.20%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       371593      0.34%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        99682      0.09%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       486422      0.44%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        40572      0.04%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       461048      0.42%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    109558543                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227306                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18549320                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5319659                       # Number of loads committed
system.cpu1.commit.membars                    1018403                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018403      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11643237     58.95%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5828820     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259122      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19749720                       # Class of committed instruction
system.cpu1.commit.refs                       7087954                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19240362                       # Number of Instructions Simulated
system.cpu1.committedOps                     19749720                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.745139                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.745139                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             96755906                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               109827                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2767189                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23131814                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3197842                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8638668                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                288800                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               264187                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1157593                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5429150                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3167313                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    106167864                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                35884                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      23694649                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                 780802                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.049115                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3480489                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3036264                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.214356                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         110038809                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.219967                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.649055                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                95188268     86.50%     86.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8867058      8.06%     94.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3493180      3.17%     97.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1726416      1.57%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  660544      0.60%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   91453      0.08%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   10998      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     336      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     556      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           110038809                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         499749                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              306152                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4751711                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.193864                       # Inst execution rate
system.cpu1.iew.exec_refs                     7733544                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1864151                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               83774330                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5955491                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            510004                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           282811                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1934043                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22095254                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5869393                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           280381                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21429457                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                378300                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1250913                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                288800                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2240461                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        13306                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          119812                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4052                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          360                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          980                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       635832                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       165748                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           360                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        90743                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        215409                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 11851366                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21190544                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.867452                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10280496                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.191703                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21197213                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26732753                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14197405                       # number of integer regfile writes
system.cpu1.ipc                              0.174060                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.174060                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018606      4.69%      4.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             12876230     59.31%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  49      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   85      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6443926     29.68%     93.69% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1370930      6.31%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21709838                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     564600                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.026007                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  98306     17.41%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                     11      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                419612     74.32%     91.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                46669      8.27%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21255818                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         154045712                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21190532                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24440991                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20566664                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21709838                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528590                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2345533                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            22653                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           424                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       937813                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    110038809                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.197293                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.651265                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           96816409     87.98%     87.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8302196      7.54%     95.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2954456      2.68%     98.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             943210      0.86%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             721087      0.66%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             114366      0.10%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             116608      0.11%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              50542      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              19935      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      110038809                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.196401                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3208213                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          307646                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5955491                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1934043                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    202                       # number of misc regfile reads
system.cpu1.numCycles                       110538558                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   958614439                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               89876767                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13163031                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3405838                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 3780210                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1004339                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 9775                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28498792                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              22767075                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15247694                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8866362                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2633363                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                288800                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7197376                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2084663                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28498780                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29294                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               805                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7067864                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           786                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   131198955                       # The number of ROB reads
system.cpu1.rob.rob_writes                   44686194                       # The number of ROB writes
system.cpu1.timesIdled                           4970                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            73.603107                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2401163                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3262312                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           390289                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4572060                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             95928                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         134254                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           38326                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5017357                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2603                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509168                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           244217                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3646995                       # Number of branches committed
system.cpu2.commit.bw_lim_events               423264                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528195                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3278802                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16503925                       # Number of instructions committed
system.cpu2.commit.committedOps              17013291                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    108495708                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.156811                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.784114                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    101437188     93.49%     93.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3502403      3.23%     96.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1153232      1.06%     97.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1157378      1.07%     98.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       272932      0.25%     99.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        75203      0.07%     99.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       440321      0.41%     99.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        33787      0.03%     99.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       423264      0.39%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    108495708                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174033                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15891728                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4696992                       # Number of loads committed
system.cpu2.commit.membars                    1018411                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018411      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9795782     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206160     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992800      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17013291                       # Class of committed instruction
system.cpu2.commit.refs                       6198972                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16503925                       # Number of Instructions Simulated
system.cpu2.committedOps                     17013291                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.618547                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.618547                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             97248932                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               151326                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2222159                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21378585                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2754427                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  7762410                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                244521                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               267712                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1054161                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5017357                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2832419                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    105548786                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                17453                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      23148692                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                 781186                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.045933                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3125062                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2497091                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.211922                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         109064451                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.219048                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.671395                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                94978632     87.08%     87.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 7980766      7.32%     94.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3715037      3.41%     97.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1427106      1.31%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  708447      0.65%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  162765      0.15%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   91454      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      59      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     185      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           109064451                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         167552                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              258635                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4066630                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.168878                       # Inst execution rate
system.cpu2.iew.exec_refs                     6605838                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1526675                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               85697132                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5586418                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            621935                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           251226                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1732194                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           20286189                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5079163                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           173498                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18446880                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                489493                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1251199                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                244521                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2234199                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        11206                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           80654                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         2656                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          158                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          412                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       889426                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       230214                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           158                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        98278                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        160357                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10422208                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18301649                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.880926                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9181193                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.167548                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18306004                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22892599                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12302246                       # number of integer regfile writes
system.cpu2.ipc                              0.151091                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.151091                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018618      5.47%      5.47% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10959771     58.86%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  44      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   84      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5619508     30.18%     94.51% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1022341      5.49%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18620378                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     542166                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.029117                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  92412     17.04%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     17.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                409466     75.52%     92.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                40286      7.43%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18143912                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         146871223                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18301637                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         23559184                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18432498                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18620378                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1853691                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3272897                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            23876                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        325496                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      1918832                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    109064451                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.170728                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.614406                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           97757820     89.63%     89.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7224605      6.62%     96.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2345587      2.15%     98.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             756400      0.69%     99.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             694686      0.64%     99.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             123340      0.11%     99.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             105328      0.10%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              45493      0.04%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              11192      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      109064451                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.170466                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3638395                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          416719                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5586418                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1732194                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    206                       # number of misc regfile reads
system.cpu2.numCycles                       109232003                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   959921069                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               91122365                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11441131                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2791241                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3292616                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               1000680                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 6807                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             25827122                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              20919758                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           14122356                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  8032649                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               2531160                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                244521                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              6340074                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2681225                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        25827110                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         32226                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               804                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  5871624                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           793                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   128363432                       # The number of ROB reads
system.cpu2.rob.rob_writes                   41153168                       # The number of ROB writes
system.cpu2.timesIdled                           1964                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            70.076178                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2579207                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3680576                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           622892                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          5013916                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             98887                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         238111                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          139224                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5561855                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1252                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509165                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           382903                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470365                       # Number of branches committed
system.cpu3.commit.bw_lim_events               384113                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528214                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        5023585                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15859312                       # Number of instructions committed
system.cpu3.commit.committedOps              16368680                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    100292049                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.163210                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.792908                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     93368666     93.10%     93.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3496507      3.49%     96.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1187189      1.18%     97.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1050816      1.05%     98.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       260235      0.26%     99.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        68138      0.07%     99.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       443882      0.44%     99.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        32503      0.03%     99.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       384113      0.38%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    100292049                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151186                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15253611                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568514                       # Number of loads committed
system.cpu3.commit.membars                    1018408                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018408      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9352907     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077679     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919548      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16368680                       # Class of committed instruction
system.cpu3.commit.refs                       5997239                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15859312                       # Number of Instructions Simulated
system.cpu3.committedOps                     16368680                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.384730                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.384730                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             87349324                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               241014                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2275664                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              23108837                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3539784                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  8847784                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                383192                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               361216                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1012951                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5561855                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3396069                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     96733783                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                51234                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      27452200                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1246362                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.054928                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3776041                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2678094                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.271113                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         101133035                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.281148                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.764328                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                84746022     83.80%     83.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 9054360      8.95%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 4438413      4.39%     97.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1673215      1.65%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  765393      0.76%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  313324      0.31%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  142054      0.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      60      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     194      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           101133035                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         124390                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              395060                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 4013095                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.180194                       # Inst execution rate
system.cpu3.iew.exec_refs                     6368156                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1441208                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               76459486                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5863455                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            688203                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           359311                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1780879                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           21388057                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4926948                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           315753                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             18246005                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                464772                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1177290                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                383192                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2180837                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        10244                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           66680                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         1699                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          118                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          125                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      1294941                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       352154                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           118                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       106581                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        288479                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10317586                       # num instructions consuming a value
system.cpu3.iew.wb_count                     18112246                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.878116                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9060036                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.178873                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      18115969                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                22522899                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12242613                       # number of integer regfile writes
system.cpu3.ipc                              0.156624                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.156624                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018620      5.49%      5.49% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             11144633     60.04%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.53% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5463356     29.43%     94.96% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             935008      5.04%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18561758                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     541550                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.029176                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  92422     17.07%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     17.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                407902     75.32%     92.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                41224      7.61%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              18084674                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         138829438                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     18112234                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         26407507                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  19330404                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18561758                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            2057653                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        5019376                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            31363                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        529439                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3156557                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    101133035                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.183538                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.633072                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           89693811     88.69%     88.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7557788      7.47%     96.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2136787      2.11%     98.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             769549      0.76%     99.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             681119      0.67%     99.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             133289      0.13%     99.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             107116      0.11%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              40476      0.04%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              13100      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      101133035                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.183313                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3924978                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          455034                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5863455                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1780879                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    212                       # number of misc regfile reads
system.cpu3.numCycles                       101257425                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   967895586                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               81375085                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11035998                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2813397                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 4281832                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                948176                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 3643                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             27333786                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              22323525                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           15362424                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  8828075                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               2424353                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                383192                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6236882                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 4326426                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        27333774                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         27969                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               838                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  5734332                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           823                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   121299031                       # The number of ROB reads
system.cpu3.rob.rob_writes                   43625977                       # The number of ROB writes
system.cpu3.timesIdled                           1526                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3434998                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1750172                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5715789                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             215452                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                293220                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4544983                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9037094                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       201092                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        81866                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     34475603                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2668425                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     69070936                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2750291                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 534579608000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3242260                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1651697                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2840299                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              980                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            562                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1300063                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1300022                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3242260                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1225                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13579368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13579368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    396414656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               396414656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1450                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4545090                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4545090    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4545090                       # Request fanout histogram
system.membus.respLayer1.occupancy        23483765047                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         16772998893                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                241                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          121                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3964098929.752066                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   23211345675.999393                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          118     97.52%     97.52% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     98.35% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 221004256500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            121                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    54923637500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 479655970500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 534579608000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2829851                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2829851                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2829851                       # number of overall hits
system.cpu2.icache.overall_hits::total        2829851                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         2568                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2568                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         2568                       # number of overall misses
system.cpu2.icache.overall_misses::total         2568                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    174955000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    174955000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    174955000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    174955000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2832419                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2832419                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2832419                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2832419                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000907                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000907                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000907                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000907                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 68128.894081                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 68128.894081                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 68128.894081                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 68128.894081                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          238                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    39.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         2244                       # number of writebacks
system.cpu2.icache.writebacks::total             2244                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          292                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          292                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          292                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          292                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         2276                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2276                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         2276                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2276                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    155186500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    155186500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    155186500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    155186500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000804                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000804                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000804                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000804                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 68183.875220                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 68183.875220                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 68183.875220                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 68183.875220                       # average overall mshr miss latency
system.cpu2.icache.replacements                  2244                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2829851                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2829851                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         2568                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2568                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    174955000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    174955000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2832419                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2832419                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000907                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000907                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 68128.894081                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 68128.894081                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          292                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          292                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         2276                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2276                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    155186500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    155186500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000804                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000804                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 68183.875220                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 68183.875220                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 534579608000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.981473                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2786069                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2244                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1241.563725                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        307711000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.981473                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999421                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999421                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5667114                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5667114                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 534579608000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4781264                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4781264                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4781264                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4781264                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1164974                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1164974                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1164974                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1164974                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 111117685734                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 111117685734                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 111117685734                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 111117685734                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5946238                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5946238                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5946238                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5946238                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.195918                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.195918                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.195918                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.195918                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 95382.116454                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 95382.116454                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 95382.116454                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 95382.116454                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       891817                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        39952                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            12499                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            321                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    71.351068                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   124.461059                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       532949                       # number of writebacks
system.cpu2.dcache.writebacks::total           532949                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       837920                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       837920                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       837920                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       837920                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       327054                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       327054                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       327054                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       327054                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  31883360153                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  31883360153                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  31883360153                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  31883360153                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.055002                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055002                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.055002                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055002                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 97486.531744                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 97486.531744                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 97486.531744                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 97486.531744                       # average overall mshr miss latency
system.cpu2.dcache.replacements                532949                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4294273                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4294273                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       659563                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       659563                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  56542453500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  56542453500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4953836                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4953836                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.133142                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.133142                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 85727.145853                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 85727.145853                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       503440                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       503440                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       156123                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       156123                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  12575449000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  12575449000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031516                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031516                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 80548.343293                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 80548.343293                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       486991                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        486991                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       505411                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       505411                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  54575232234                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  54575232234                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992402                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992402                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.509281                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.509281                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 107981.884514                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 107981.884514                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       334480                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       334480                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170931                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170931                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  19307911153                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  19307911153                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.172240                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.172240                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 112957.340406                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 112957.340406                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          331                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          331                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          187                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          187                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4773000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4773000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.361004                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.361004                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25524.064171                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25524.064171                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          128                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          128                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           59                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           59                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       381500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       381500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.113900                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.113900                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6466.101695                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6466.101695                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          212                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          212                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          158                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          158                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       859500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       859500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          370                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          370                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.427027                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.427027                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5439.873418                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5439.873418                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          155                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          155                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       731500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       731500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.418919                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.418919                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4719.354839                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4719.354839                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       339000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       339000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       312000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       312000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284951                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284951                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224217                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224217                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  21201497500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  21201497500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509168                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509168                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440360                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440360                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 94557.939407                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 94557.939407                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224217                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224217                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20977280500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20977280500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440360                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440360                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 93557.939407                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 93557.939407                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 534579608000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.541660                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5614700                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           551079                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            10.188557                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        307722500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.541660                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.891927                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.891927                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13463696                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13463696                       # Number of data accesses
system.cpu3.numPwrStateTransitions                243                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          122                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3964242856.557377                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   23114644011.080902                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          119     97.54%     97.54% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.82%     98.36% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.82%     99.18% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.82%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        33500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 221004242000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            122                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    50941979500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 483637628500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 534579608000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3393828                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3393828                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3393828                       # number of overall hits
system.cpu3.icache.overall_hits::total        3393828                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2241                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2241                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2241                       # number of overall misses
system.cpu3.icache.overall_misses::total         2241                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    136502499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    136502499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    136502499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    136502499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3396069                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3396069                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3396069                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3396069                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000660                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000660                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000660                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000660                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 60911.423025                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 60911.423025                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 60911.423025                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 60911.423025                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          841                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    76.454545                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         1912                       # number of writebacks
system.cpu3.icache.writebacks::total             1912                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          297                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          297                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          297                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          297                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         1944                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1944                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         1944                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1944                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    115863999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    115863999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    115863999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    115863999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000572                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000572                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000572                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000572                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 59600.822531                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 59600.822531                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 59600.822531                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 59600.822531                       # average overall mshr miss latency
system.cpu3.icache.replacements                  1912                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3393828                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3393828                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2241                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2241                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    136502499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    136502499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3396069                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3396069                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000660                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000660                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 60911.423025                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 60911.423025                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          297                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          297                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         1944                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1944                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    115863999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    115863999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000572                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000572                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 59600.822531                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 59600.822531                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 534579608000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.981177                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3393409                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1912                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1774.795502                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        313342000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.981177                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999412                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999412                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          6794082                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         6794082                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 534579608000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4601570                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4601570                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4601570                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4601570                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1138243                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1138243                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1138243                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1138243                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 106057713499                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 106057713499                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 106057713499                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 106057713499                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5739813                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5739813                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5739813                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5739813                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.198307                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.198307                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.198307                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.198307                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 93176.688545                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 93176.688545                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 93176.688545                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 93176.688545                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       854637                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        29818                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            11506                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            243                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    74.277507                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   122.707819                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       497640                       # number of writebacks
system.cpu3.dcache.writebacks::total           497640                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       831121                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       831121                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       831121                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       831121                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       307122                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       307122                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       307122                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       307122                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  28847104193                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  28847104193                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  28847104193                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  28847104193                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053507                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053507                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053507                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053507                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 93927.182660                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93927.182660                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 93927.182660                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93927.182660                       # average overall mshr miss latency
system.cpu3.dcache.replacements                497640                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4165222                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4165222                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       655460                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       655460                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  55672641000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  55672641000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4820682                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4820682                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.135968                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.135968                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 84936.748238                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 84936.748238                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       504346                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       504346                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       151114                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       151114                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  12073409000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  12073409000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031347                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031347                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 79896.032135                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 79896.032135                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       436348                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        436348                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       482783                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       482783                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  50385072499                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  50385072499                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919131                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919131                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.525260                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.525260                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 104363.808376                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 104363.808376                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       326775                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       326775                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       156008                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       156008                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  16773695193                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  16773695193                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169734                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169734                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 107518.173382                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 107518.173382                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          364                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          364                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          193                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          193                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5367500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5367500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.346499                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.346499                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27810.880829                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27810.880829                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          124                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          124                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           69                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           69                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       474000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       474000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.123878                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.123878                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6869.565217                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6869.565217                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          211                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          211                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          174                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          174                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       915000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       915000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          385                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          385                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.451948                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.451948                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5258.620690                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5258.620690                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          167                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          167                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       775000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       775000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.433766                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.433766                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  4640.718563                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4640.718563                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       408500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       408500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       381500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       381500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305481                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305481                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203684                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203684                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19123341500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19123341500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509165                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509165                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.400035                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.400035                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 93887.303372                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 93887.303372                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203684                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203684                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18919657500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18919657500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.400035                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.400035                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 92887.303372                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 92887.303372                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 534579608000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.518686                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5414720                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           510608                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.604456                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        313353500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.518686                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.859959                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.859959                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13010474                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13010474                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    537534208.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   819560388.399489                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        75000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2153577500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   528129197500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6450410500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 534579608000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     90901356                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        90901356                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     90901356                       # number of overall hits
system.cpu0.icache.overall_hits::total       90901356                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17750704                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17750704                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17750704                       # number of overall misses
system.cpu0.icache.overall_misses::total     17750704                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 230999143995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 230999143995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 230999143995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 230999143995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    108652060                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    108652060                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    108652060                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    108652060                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.163372                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.163372                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.163372                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.163372                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13013.520140                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13013.520140                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13013.520140                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13013.520140                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3853                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    63.163934                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16737705                       # number of writebacks
system.cpu0.icache.writebacks::total         16737705                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1012963                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1012963                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1012963                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1012963                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16737741                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16737741                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16737741                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16737741                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 204796726499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 204796726499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 204796726499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 204796726499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.154049                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.154049                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.154049                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.154049                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12235.625255                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12235.625255                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12235.625255                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12235.625255                       # average overall mshr miss latency
system.cpu0.icache.replacements              16737705                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     90901356                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       90901356                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17750704                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17750704                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 230999143995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 230999143995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    108652060                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    108652060                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.163372                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.163372                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13013.520140                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13013.520140                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1012963                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1012963                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16737741                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16737741                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 204796726499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 204796726499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.154049                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.154049                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12235.625255                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12235.625255                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 534579608000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999913                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          107638725                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16737708                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.430912                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999913                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        234041860                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       234041860                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 534579608000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    217016933                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       217016933                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    217016933                       # number of overall hits
system.cpu0.dcache.overall_hits::total      217016933                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     27825216                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      27825216                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     27825216                       # number of overall misses
system.cpu0.dcache.overall_misses::total     27825216                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 570111523710                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 570111523710                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 570111523710                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 570111523710                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    244842149                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    244842149                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    244842149                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    244842149                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.113646                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.113646                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.113646                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.113646                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 20489.024190                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20489.024190                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 20489.024190                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20489.024190                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3657201                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        87524                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            73577                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            920                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.705764                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    95.134783                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     16163327                       # number of writebacks
system.cpu0.dcache.writebacks::total         16163327                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     11833048                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     11833048                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     11833048                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     11833048                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15992168                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15992168                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15992168                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15992168                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 263499743612                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 263499743612                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 263499743612                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 263499743612                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.065316                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.065316                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.065316                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.065316                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16476.799369                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16476.799369                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16476.799369                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16476.799369                       # average overall mshr miss latency
system.cpu0.dcache.replacements              16163327                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    156459877                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      156459877                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18576706                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18576706                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 355933800500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 355933800500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    175036583                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    175036583                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.106130                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.106130                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19160.221435                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19160.221435                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5349139                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5349139                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13227567                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13227567                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 203069058500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 203069058500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.075570                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.075570                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15351.958414                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15351.958414                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     60557056                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      60557056                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      9248510                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9248510                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 214177723210                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 214177723210                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69805566                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69805566                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.132490                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.132490                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 23158.078784                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 23158.078784                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6483909                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6483909                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2764601                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2764601                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  60430685112                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  60430685112                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039604                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039604                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 21858.736618                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21858.736618                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1539                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1539                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          567                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          567                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8544500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8544500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.269231                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.269231                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 15069.664903                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 15069.664903                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          531                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          531                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           36                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           36                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1607000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1607000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.017094                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.017094                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 44638.888889                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44638.888889                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1739                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1739                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          269                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          269                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1985000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1985000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2008                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2008                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.133964                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.133964                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7379.182156                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7379.182156                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          262                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          262                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1723000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1723000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.130478                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.130478                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6576.335878                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6576.335878                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318247                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318247                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191144                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191144                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  16219070500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  16219070500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509391                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509391                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375240                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375240                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 84852.626815                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 84852.626815                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191144                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191144                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  16027926500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  16027926500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375240                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375240                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 83852.626815                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 83852.626815                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 534579608000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.866231                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          233521636                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         16183021                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.430040                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.866231                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995820                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995820                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        506894361                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       506894361                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 534579608000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16712895                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            15485326                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1326                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              139035                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 945                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              121126                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 905                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              129330                       # number of demand (read+write) hits
system.l2.demand_hits::total                 32590888                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16712895                       # number of overall hits
system.l2.overall_hits::.cpu0.data           15485326                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1326                       # number of overall hits
system.l2.overall_hits::.cpu1.data             139035                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                945                       # number of overall hits
system.l2.overall_hits::.cpu2.data             121126                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                905                       # number of overall hits
system.l2.overall_hits::.cpu3.data             129330                       # number of overall hits
system.l2.overall_hits::total                32590888                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             24842                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            675797                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3373                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            407249                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1331                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            411833                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1039                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            368458                       # number of demand (read+write) misses
system.l2.demand_misses::total                1893922                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            24842                       # number of overall misses
system.l2.overall_misses::.cpu0.data           675797                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3373                       # number of overall misses
system.l2.overall_misses::.cpu1.data           407249                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1331                       # number of overall misses
system.l2.overall_misses::.cpu2.data           411833                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1039                       # number of overall misses
system.l2.overall_misses::.cpu3.data           368458                       # number of overall misses
system.l2.overall_misses::total               1893922                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2226476490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  70809791686                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    354490981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  50126269399                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    139579484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  50242256084                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    101837497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  45141692566                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     219142394187                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2226476490                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  70809791686                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    354490981                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  50126269399                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    139579484                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  50242256084                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    101837497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  45141692566                       # number of overall miss cycles
system.l2.overall_miss_latency::total    219142394187                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16737737                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        16161123                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4699                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          546284                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            2276                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          532959                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            1944                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          497788                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             34484810                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16737737                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       16161123                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4699                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         546284                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           2276                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         532959                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           1944                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         497788                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            34484810                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001484                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.041816                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.717812                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.745490                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.584798                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.772729                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.534465                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.740191                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.054920                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001484                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.041816                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.717812                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.745490                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.584798                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.772729                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.534465                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.740191                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.054920                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89625.492714                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104779.677456                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 105096.644234                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 123085.064418                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 104868.132231                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 121996.673613                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 98014.915303                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 122515.164730                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115708.246795                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89625.492714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104779.677456                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 105096.644234                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 123085.064418                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 104868.132231                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 121996.673613                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 98014.915303                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 122515.164730                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115708.246795                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1303922                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     41263                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.600271                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2163466                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1651698                       # number of writebacks
system.l2.writebacks::total                   1651698                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             98                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          64794                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            271                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          15503                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            285                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          14287                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            269                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          13348                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              108855                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            98                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         64794                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           271                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         15503                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           285                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         14287                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           269                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         13348                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             108855                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        24744                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       611003                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       391746                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1046                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       397546                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          770                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       355110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1785067                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        24744                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       611003                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       391746                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1046                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       397546                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          770                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       355110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2832602                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4617669                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1973718992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  60050746706                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    304910482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  44576470287                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    107041985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  44743158910                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     74145497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  40162389426                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 191992582285                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1973718992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  60050746706                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    304910482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  44576470287                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    107041985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  44743158910                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     74145497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  40162389426                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 279750075620                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 471742657905                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.037807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.660140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.717111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.459578                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.745922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.396091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.713376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.051764                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.037807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.660140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.717111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.459578                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.745922                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.396091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.713376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.133904                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79765.559004                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98282.245269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 98294.803997                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113789.216194                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 102334.593690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 112548.381596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 96292.853247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 113098.446752                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107554.832555                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79765.559004                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98282.245269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 98294.803997                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113789.216194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 102334.593690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 112548.381596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 96292.853247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 113098.446752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 98760.812716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102160.344950                       # average overall mshr miss latency
system.l2.replacements                        7156713                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4241277                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4241277                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4241277                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4241277                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30143070                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30143070                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30143070                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30143070                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2832602                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2832602                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 279750075620                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 279750075620                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 98760.812716                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 98760.812716                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              35                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   92                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            89                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                103                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1566000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1566000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           95                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              195                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.936842                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.176471                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.102564                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.148148                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.528205                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 17595.505618                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15203.883495                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           89                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           103                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1789000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       122500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        81000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        82000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2074500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.936842                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.176471                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.102564                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.148148                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.528205                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20101.123596                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20416.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20140.776699                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            46                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                103                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           62                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            132                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.258065                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.136364                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.160000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.260870                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.219697                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       323000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        62500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        79500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       122000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       587000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.258065                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.136364                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.160000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.260870                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.219697                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20187.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        19875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20241.379310                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2514246                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            58001                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            50379                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            60686                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2683312                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         419855                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         315813                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         326938                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         286548                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1349154                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  44498257402                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  37986400771                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  38870152328                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  34232671801                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  155587482302                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2934101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373814                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       377317                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       347234                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4032466                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.143095                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.844840                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.866481                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.825230                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.334573                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 105984.821908                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 120281.308151                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 118891.509485                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119465.750244                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115322.255504                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        29928                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         7069                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         6559                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         6467                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            50023                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       389927                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       308744                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       320379                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       280081                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1299131                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  38176809605                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  34092418403                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  34925701454                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  30733159920                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 137928089382                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.132895                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.825929                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.849098                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.806606                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.322168                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 97907.581688                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 110422.934221                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109013.703938                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109729.542240                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106169.500522                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16712895                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1326                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           945                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           905                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16716071                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        24842                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3373                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1331                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1039                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            30585                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2226476490                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    354490981                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    139579484                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    101837497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2822384452                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16737737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4699                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         2276                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         1944                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16746656                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001484                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.717812                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.584798                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.534465                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001826                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89625.492714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 105096.644234                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 104868.132231                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 98014.915303                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92280.021318                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           98                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          271                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          285                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          269                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           923                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        24744                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3102                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1046                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          770                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        29662                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1973718992                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    304910482                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    107041985                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     74145497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2459816956                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001478                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.660140                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.459578                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.396091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001771                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79765.559004                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 98294.803997                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 102334.593690                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 96292.853247                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82928.223181                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12971080                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        81034                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        70747                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        68644                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          13191505                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       255942                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        91436                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        84895                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        81910                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          514183                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  26311534284                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  12139868628                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  11372103756                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  10909020765                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  60732527433                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13227022                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       172470                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       155642                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       150554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13705688                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.019350                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.530156                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.545450                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.544057                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.037516                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102802.722039                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 132769.025635                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 133954.929690                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 133183.015078                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118114.615678                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        34866                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         8434                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         7728                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         6881                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        57909                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       221076                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        83002                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        77167                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        75029                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       456274                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  21873937101                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  10484051884                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   9817457456                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   9429229506                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  51604675947                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.016714                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.481255                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.495798                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.498353                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.033291                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98943.065285                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 126310.834486                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 127223.521142                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 125674.465953                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 113100.189682                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          422                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          150                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          157                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          203                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               932                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          619                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          317                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          314                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          379                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1629                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     13075943                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      7066956                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      8580434                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      9692417                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     38415750                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1041                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          467                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          471                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          582                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2561                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.594621                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.678801                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.666667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.651203                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.636080                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21124.302100                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 22293.236593                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 27326.222930                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 25573.659631                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 23582.412523                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          137                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           67                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           86                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          115                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          405                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          482                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          250                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          228                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          264                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1224                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      9848431                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      5183436                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      4701957                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      5483943                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     25217767                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.463016                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.535332                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.484076                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.453608                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.477938                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20432.429461                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20733.744000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20622.618421                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20772.511364                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20602.750817                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 534579608000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 534579608000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999832                       # Cycle average of tags in use
system.l2.tags.total_refs                    71518552                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7158049                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.991347                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.089360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.611886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.872774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.456853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.001695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.472343                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.001351                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.448180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.038418                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.485771                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.040811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.138637                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.007138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.007380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.007003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.313100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 558134489                       # Number of tag accesses
system.l2.tags.data_accesses                558134489                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 534579608000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1583552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      39171264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        198528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      25084928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         66944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      25453248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         49280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      22739008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    176359296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          290706048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1583552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       198528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        66944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        49280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1898304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    105708608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       105708608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          24743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         612051                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         391952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         397707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            770                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         355297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2755614                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4542282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1651697                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1651697                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2962238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         73274894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           371372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         46924588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           125227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         47613578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            92185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         42536243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    329902775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             543803100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2962238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       371372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       125227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        92185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3551022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      197741564                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            197741564                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      197741564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2962238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        73274894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          371372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        46924588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          125227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        47613578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           92185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        42536243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    329902775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            741544664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1592631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     24741.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    543175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    386718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1046.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    391440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    348491.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2744410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001851571250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97938                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97938                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7424541                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1503308                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4542282                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1651697                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4542282                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1651697                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  98389                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 59066                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            218048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            210393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            228728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            319776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            289238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            330560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            301631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            269504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            461226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            320585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           290378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           257595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           265880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           233110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           222947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           224294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             72518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             68141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            116553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            132973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            118491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            102725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            177330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            135926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           111943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            95792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            91372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74084                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 227218983035                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22219465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            310541976785                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51130.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                69880.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         8                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3274155                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  993254                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4542282                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1651697                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  486475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  549744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  535930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  490102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  394405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  311349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  230305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  178827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  140814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  135437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 182317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 313753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 209825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  87456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  67775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  53228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  38306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  24669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   8620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  35067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  56997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  75854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  88384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  96356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 100664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 103752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 106033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 109367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 105736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 104054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  98584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  97609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  12840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     16                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1769075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    218.381461                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.304365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.171022                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       597542     33.78%     33.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       682810     38.60%     72.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       172313      9.74%     82.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        91313      5.16%     87.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        95678      5.41%     92.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        29117      1.65%     94.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17112      0.97%     95.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12184      0.69%     95.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        71006      4.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1769075                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97938                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.373604                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    208.343294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97933     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97938                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97938                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.261369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.241012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.867820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            87997     89.85%     89.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              694      0.71%     90.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5605      5.72%     96.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2137      2.18%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              839      0.86%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              362      0.37%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              169      0.17%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               78      0.08%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               14      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               21      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               11      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97938                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              284409152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6296896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               101926784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               290706048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            105708608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       532.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       190.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    543.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    197.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  534579591500                       # Total gap between requests
system.mem_ctrls.avgGap                      86306.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1583424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     34763200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       198528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     24749952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        66944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     25052160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        49280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     22303424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    175642240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    101926784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2961998.505562149920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 65029042.409713461995                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 371372.190463351901                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 46297972.518248394132                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 125227.373057597055                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 46863291.500636510551                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 92184.586285229190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 41721426.830033510923                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 328561429.152007579803                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 190667175.617368459702                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        24743                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       612051                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3102                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       391952                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1046                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       397707                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          770                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       355297                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2755614                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1651697                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    944544290                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  35236573632                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    173343569                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  28196401076                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     62810817                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  28133810724                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     41632567                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  25342420998                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 192410439112                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12943144522536                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38174.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57571.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     55881.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71938.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     60048.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     70740.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     54068.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     71327.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     69824.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7836270.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6867873180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3650330805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16250747100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4421407860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42198723840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      97178896440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     123443709600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       294011688825                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.986727                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 319888107298                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17850560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 196840940702                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5763429420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3063308820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15478648920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3891995460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42198723840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     120051049320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     104182949280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       294630105060                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        551.143554                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 269557217427                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17850560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 247171830573                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                237                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          119                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4025285844.537815                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   23395250864.987247                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          116     97.48%     97.48% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.84%     98.32% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.84%     99.16% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.84%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 221004300500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            119                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    55570592500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 479009015500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 534579608000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3161624                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3161624                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3161624                       # number of overall hits
system.cpu1.icache.overall_hits::total        3161624                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5689                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5689                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5689                       # number of overall misses
system.cpu1.icache.overall_misses::total         5689                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    455846499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    455846499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    455846499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    455846499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3167313                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3167313                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3167313                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3167313                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001796                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001796                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001796                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001796                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 80127.702408                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 80127.702408                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 80127.702408                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 80127.702408                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          390                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    48.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4667                       # number of writebacks
system.cpu1.icache.writebacks::total             4667                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          990                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          990                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          990                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          990                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4699                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4699                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4699                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4699                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    378894500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    378894500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    378894500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    378894500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001484                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001484                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001484                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001484                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 80633.007023                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 80633.007023                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 80633.007023                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 80633.007023                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4667                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3161624                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3161624                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5689                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5689                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    455846499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    455846499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3167313                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3167313                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001796                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001796                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 80127.702408                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 80127.702408                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          990                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          990                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4699                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4699                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    378894500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    378894500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001484                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001484                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 80633.007023                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 80633.007023                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 534579608000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.981863                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3046883                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4667                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           652.856867                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        301474500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.981863                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999433                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999433                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          6339325                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         6339325                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 534579608000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5674363                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5674363                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5674363                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5674363                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1274984                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1274984                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1274984                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1274984                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 120002584801                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 120002584801                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 120002584801                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 120002584801                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6949347                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6949347                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6949347                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6949347                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.183468                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.183468                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.183468                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.183468                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 94120.855478                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 94120.855478                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 94120.855478                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 94120.855478                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1006698                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        61550                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            14681                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            549                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    68.571487                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   112.112933                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       546584                       # number of writebacks
system.cpu1.dcache.writebacks::total           546584                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       924451                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       924451                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       924451                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       924451                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       350533                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       350533                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       350533                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       350533                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  33564670225                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  33564670225                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  33564670225                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  33564670225                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050441                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050441                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050441                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050441                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95753.239281                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95753.239281                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95753.239281                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95753.239281                       # average overall mshr miss latency
system.cpu1.dcache.replacements                546584                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4952814                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4952814                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       737799                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       737799                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  61706637500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  61706637500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5690613                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5690613                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.129652                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.129652                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 83636.108886                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83636.108886                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       564829                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       564829                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       172970                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       172970                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  13500898500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  13500898500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030396                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030396                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 78053.410996                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 78053.410996                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       721549                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        721549                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       537185                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       537185                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  58295947301                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  58295947301                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1258734                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1258734                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.426766                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.426766                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 108521.174830                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 108521.174830                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       359622                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       359622                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       177563                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       177563                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  20063771725                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  20063771725                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.141065                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.141065                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 112995.228313                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 112995.228313                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          320                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          320                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          203                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          203                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5231000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5231000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          523                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          523                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.388145                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.388145                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25768.472906                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25768.472906                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          129                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          129                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           74                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           74                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       405500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       405500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.141491                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.141491                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5479.729730                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5479.729730                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          197                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          197                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          155                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          155                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       837500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       837500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          352                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          352                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.440341                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.440341                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5403.225806                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5403.225806                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          151                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          151                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       702500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       702500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.428977                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.428977                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4652.317881                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4652.317881                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       253500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       253500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       237500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       237500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292304                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292304                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216857                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216857                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19663547500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19663547500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509161                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509161                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425910                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425910                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 90675.179957                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 90675.179957                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216857                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216857                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19446690500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19446690500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425910                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425910                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 89675.179957                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 89675.179957                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 534579608000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.068467                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6533140                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           567217                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.517885                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        301486000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.068467                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.939640                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.939640                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15486011                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15486011                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 534579608000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30454665                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5892975                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30245727                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5505015                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4480087                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1071                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           665                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1736                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           70                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           70                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4101400                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4101400                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16746660                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13708009                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2561                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2561                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50213182                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     48509255                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1661008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         6796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1617933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         5800                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1507110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             103535149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2142428224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2068764608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       599424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69943104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       289280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68218048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       246784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63707328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4414196800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11709550                       # Total snoops (count)
system.tol2bus.snoopTraffic                 110274496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         46208874                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.071657                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.307283                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               43280863     93.66%     93.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2750386      5.95%     99.62% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  26170      0.06%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  99192      0.21%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  50437      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1826      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           46208874                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        69033695400                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         827465747                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3565120                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         766553976                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3050147                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       24275832904                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25129678764                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         851861869                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7193627                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            18008                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               12441758485000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  45629                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741300                       # Number of bytes of host memory used
host_op_rate                                    45742                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18041.73                       # Real time elapsed on the host
host_tick_rate                              659979837                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   823229982                       # Number of instructions simulated
sim_ops                                     825271793                       # Number of ops (including micro ops) simulated
sim_seconds                                 11.907179                       # Number of seconds simulated
sim_ticks                                11907178877000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.866798                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               49235971                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            49301642                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2545340                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         55086806                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              8643                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          14205                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            5562                       # Number of indirect misses.
system.cpu0.branchPred.lookups               55821127                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1758                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           679                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2543521                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  30154641                       # Number of branches committed
system.cpu0.commit.bw_lim_events              7287776                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           3034                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       73945061                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           131841000                       # Number of instructions committed
system.cpu0.commit.committedOps             131841561                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    496758803                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.265404                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.238202                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    463356479     93.28%     93.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8047063      1.62%     94.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     10294858      2.07%     96.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1578248      0.32%     97.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       566840      0.11%     97.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       663588      0.13%     97.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       165127      0.03%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4798824      0.97%     98.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      7287776      1.47%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    496758803                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       259                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls                9936                       # Number of function calls committed.
system.cpu0.commit.int_insts                131288468                       # Number of committed integer instructions.
system.cpu0.commit.loads                     40587619                       # Number of loads committed
system.cpu0.commit.membars                        876                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass          918      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        90547010     68.68%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            844      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             215      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            14      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            28      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            85      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            14      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           43      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       40588255     30.79%     99.47% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        704060      0.53%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           43      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           32      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        131841561                       # Class of committed instruction
system.cpu0.commit.refs                      41292390                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  131841000                       # Number of Instructions Simulated
system.cpu0.committedOps                    131841561                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.863487                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.863487                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            377179634                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1858                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            43096199                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             218858197                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                30559194                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 89451215                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2544535                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 5406                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              8528390                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   55821127                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 50217743                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    454286038                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               757463                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     247705997                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                5092708                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.109589                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          51430534                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          49244614                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.486303                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         508262968                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.487360                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.760437                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               326461641     64.23%     64.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               125441132     24.68%     88.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                51623997     10.16%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2057712      0.40%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1612620      0.32%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    5852      0.00%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1057348      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     453      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2213      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           508262968                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      260                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     180                       # number of floating regfile writes
system.cpu0.idleCycles                        1103070                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2666144                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                38733287                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.488391                       # Inst execution rate
system.cpu0.iew.exec_refs                   127935790                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    751868                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               47840424                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             63156691                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2281                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1752502                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1093172                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          204200824                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            127183922                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2155624                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            248769925                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                388248                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            226074969                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2544535                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            226533139                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      7809047                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           80893                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          717                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          548                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           63                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22569072                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       388401                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           548                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       627195                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2038949                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                143256100                       # num instructions consuming a value
system.cpu0.iew.wb_count                    170942207                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.754968                       # average fanout of values written-back
system.cpu0.iew.wb_producers                108153767                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.335598                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     171527739                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               306441049                       # number of integer regfile reads
system.cpu0.int_regfile_writes              132049180                       # number of integer regfile writes
system.cpu0.ipc                              0.258834                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.258834                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1424      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            121632395     48.47%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1111      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  236      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 14      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 28      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 88      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 16      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                44      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     48.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           128451922     51.19%     99.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             838190      0.33%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             48      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            32      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             250925548                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    270                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                540                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          268                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               281                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   14959121                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.059616                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 876012      5.86%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      5.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              14081489     94.13%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1620      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             265882975                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1027873325                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    170941939                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        276560331                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 204197625                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                250925548                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3199                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       72359266                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2800679                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           165                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     44468018                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    508262968                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.493692                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.180424                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          394604465     77.64%     77.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           57020433     11.22%     88.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           20865654      4.11%     92.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            9394384      1.85%     94.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           14364165      2.83%     97.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            7825571      1.54%     99.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2523945      0.50%     99.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1052338      0.21%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             612013      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      508262968                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.492623                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2284460                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          209597                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            63156691                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1093172                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    778                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   184                       # number of misc regfile writes
system.cpu0.numCycles                       509366038                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7657933                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              278328947                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            100988031                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               9189782                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                35848476                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              95958990                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               141339                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            284085955                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             211556065                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          162860650                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 90911661                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                680448                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2544535                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            100547796                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                61872627                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              264                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       284085691                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         81553                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1551                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 48908095                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1532                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   695251396                       # The number of ROB reads
system.cpu0.rob.rob_writes                  423090792                       # The number of ROB writes
system.cpu0.timesIdled                          14176                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  506                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.568008                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13058860                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13115518                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1792240                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19673607                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2565                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          15707                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13142                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20522751                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          341                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           549                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1791479                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7801529                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1720100                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2718                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       36407289                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            33646051                       # Number of instructions committed
system.cpu1.commit.committedOps              33646889                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    131976279                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.254946                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.121123                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    120524205     91.32%     91.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4939810      3.74%     95.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2775409      2.10%     97.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       644927      0.49%     97.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       357113      0.27%     97.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       507260      0.38%     98.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        56257      0.04%     98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       451198      0.34%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1720100      1.30%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    131976279                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                3895                       # Number of function calls committed.
system.cpu1.commit.int_insts                 33094487                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8720754                       # Number of loads committed
system.cpu1.commit.membars                       1202                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1202      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24280804     72.16%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             74      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             148      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        8721303     25.92%     98.09% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        643358      1.91%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33646889                       # Class of committed instruction
system.cpu1.commit.refs                       9364661                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   33646051                       # Number of Instructions Simulated
system.cpu1.committedOps                     33646889                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.115990                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.115990                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             84046478                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  851                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            10980550                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              79280027                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12287526                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 38448366                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1795337                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1963                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1734864                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20522751                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14267053                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    121690444                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               563699                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      93163354                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                3592196                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.148193                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14826029                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13061425                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.672724                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         138312571                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.673588                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.019289                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                79276404     57.32%     57.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36975932     26.73%     84.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16239922     11.74%     95.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2373720      1.72%     97.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2037421      1.47%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   16827      0.01%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1391867      1.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      82      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     396      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           138312571                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         174223                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1897503                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11837394                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.421310                       # Inst execution rate
system.cpu1.iew.exec_refs                    19003247                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    741435                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               33495816                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             18271794                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1836                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2185619                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1292003                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           69701531                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             18261812                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1528122                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             58345882                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                192332                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             30914949                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1795337                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             31205094                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       672554                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          182828                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1359                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3577                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      9551040                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       648096                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3577                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       843893                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1053610                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 41941571                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51958493                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.738358                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30967908                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.375187                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      52213098                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                75021927                       # number of integer regfile reads
system.cpu1.int_regfile_writes               39637139                       # number of integer regfile writes
system.cpu1.ipc                              0.242955                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.242955                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1512      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             40090140     66.96%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1503      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  148      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            18946797     31.64%     98.61% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             833904      1.39%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              59874004                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1002450                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.016743                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 108610     10.83%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     10.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                893705     89.15%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  135      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              60874942                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         259415707                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51958493                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        105759734                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  69698402                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 59874004                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               3129                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       36054642                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           352678                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           411                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     24046386                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    138312571                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.432889                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.977103                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          105563863     76.32%     76.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           18067592     13.06%     89.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8134679      5.88%     95.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2893441      2.09%     97.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2320743      1.68%     99.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             747844      0.54%     99.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             351845      0.25%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             137043      0.10%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              95521      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      138312571                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.432345                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3348580                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          363588                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            18271794                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1292003                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    310                       # number of misc regfile reads
system.cpu1.numCycles                       138486794                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   378535308                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               69440684                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             25203435                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               1683689                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14206868                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              13187578                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               178767                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            101822567                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              75659631                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           57679911                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 37631329                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                660284                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1795337                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15204663                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                32476476                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       101822567                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         33690                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1419                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6813960                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1396                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   200308966                       # The number of ROB reads
system.cpu1.rob.rob_writes                  146456009                       # The number of ROB writes
system.cpu1.timesIdled                           2606                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.404971                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                6261535                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             6299016                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           981135                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         11301245                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              2756                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           9068                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            6312                       # Number of indirect misses.
system.cpu2.branchPred.lookups               12236600                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          351                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           542                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           980383                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5297619                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1072025                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls           2678                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       20541513                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            22883531                       # Number of instructions committed
system.cpu2.commit.committedOps              22884368                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     75421764                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.303419                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.179501                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     66945655     88.76%     88.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      4043153      5.36%     94.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1936287      2.57%     96.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       473428      0.63%     97.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       294273      0.39%     97.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       380344      0.50%     98.21% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        42848      0.06%     98.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       233751      0.31%     98.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1072025      1.42%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     75421764                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                3870                       # Number of function calls committed.
system.cpu2.commit.int_insts                 22331960                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5314338                       # Number of loads committed
system.cpu2.commit.membars                       1212                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         1212      0.01%      0.01% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        16897829     73.84%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             74      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             148      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     73.85% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5314880     23.22%     97.07% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        670225      2.93%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         22884368                       # Class of committed instruction
system.cpu2.commit.refs                       5985105                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   22883531                       # Number of Instructions Simulated
system.cpu2.committedOps                     22884368                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                           1021.537989                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                     1021.537989                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             47521058                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                  781                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             5481995                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              48832573                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6698137                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 22529372                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                985183                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 1963                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1127010                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   12236600                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  7039671                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     70549849                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               254074                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      56256988                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles  23297337053                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.SquashCycles                1971870                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.000523                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           7324966                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           6264291                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.002407                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples       23376197813                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.002407                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.077151                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0             23343433432     99.86%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                18985651      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 8827537      0.04%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2546210      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1217531      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   15883      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1171161      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      40      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     368      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total         23376197813                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         198417                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1060110                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 7516633                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.001504                       # Inst execution rate
system.cpu2.iew.exec_refs                     9192956                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    768369                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               25264953                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             10280979                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              1710                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1323148                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1146254                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           43303129                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              8424587                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           874436                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             35155973                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                123545                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             10680334                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                985183                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             10878418                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        93330                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           53910                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          213                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         4516                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4966641                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       475487                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          4516                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       619585                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        440525                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 26212999                       # num instructions consuming a value
system.cpu2.iew.wb_count                     33704875                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.747951                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19606033                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.001442                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      33891033                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                46038054                       # number of integer regfile reads
system.cpu2.int_regfile_writes               25608969                       # number of integer regfile writes
system.cpu2.ipc                              0.000979                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.000979                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             1504      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             26447539     73.40%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                1084      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  148      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     73.41% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             8774569     24.35%     97.76% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             805565      2.24%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              36030409                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     156871                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.004354                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  42187     26.89%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     26.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                114667     73.10%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   17      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              36185776                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads       23448463434                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     33704875                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         63726406                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  43300065                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 36030409                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded               3064                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       20418762                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            47932                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           386                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     13097937                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples  23376197813                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.001541                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.062685                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0        23356516825     99.92%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           10173144      0.04%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5642582      0.02%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1985785      0.01%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1229674      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             377167      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             152165      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              66543      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              53928      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total    23376197813                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.001541                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          2047821                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          414503                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            10280979                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1146254                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    292                       # number of misc regfile reads
system.cpu2.numCycles                     23376396230                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   437967671                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               39990967                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             16917896                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               1243521                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7740146                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               5958934                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               161484                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             63329307                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              46914373                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           35449364                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 22282921                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                672742                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                985183                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              7828247                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                18531468                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        63329307                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         33296                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              1252                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  3679744                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          1226                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   117774359                       # The number of ROB reads
system.cpu2.rob.rob_writes                   90295850                       # The number of ROB writes
system.cpu2.timesIdled                           2537                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.742338                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4428102                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4439541                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           499626                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          8280939                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              2691                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups           5680                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2989                       # Number of indirect misses.
system.cpu3.branchPred.lookups                9145550                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          268                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           528                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           498746                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4946009                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1088878                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls           2677                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       12956055                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            21473690                       # Number of instructions committed
system.cpu3.commit.committedOps              21474492                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     61662299                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.348260                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.285105                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     54033631     87.63%     87.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3551123      5.76%     93.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1727311      2.80%     96.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       438303      0.71%     96.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       252238      0.41%     97.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       259310      0.42%     97.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        43223      0.07%     97.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       268282      0.44%     98.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1088878      1.77%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     61662299                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                3948                       # Number of function calls committed.
system.cpu3.commit.int_insts                 20922143                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4853335                       # Number of loads committed
system.cpu3.commit.membars                       1136                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         1136      0.01%      0.01% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15910405     74.09%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             74      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             148      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.10% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4853863     22.60%     96.70% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        708866      3.30%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         21474492                       # Class of committed instruction
system.cpu3.commit.refs                       5562729                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   21473690                       # Number of Instructions Simulated
system.cpu3.committedOps                     21474492                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.975568                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.975568                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             41905813                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                  894                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3979369                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              37294455                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 4397085                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 15788756                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                504731                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 2693                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1101576                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    9145550                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  4908639                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     58109288                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               116074                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      41818132                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1011222                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.143131                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           5083050                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4430793                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.654468                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          63697961                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.656545                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.097835                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                39659348     62.26%     62.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                13626424     21.39%     83.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 6399133     10.05%     93.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2455695      3.86%     97.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  652604      1.02%     98.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   11171      0.02%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  893039      1.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      64      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     483      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            63697961                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         198459                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              554224                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 6292185                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.458987                       # Inst execution rate
system.cpu3.iew.exec_refs                     7784136                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    787509                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               21298239                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              7948750                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              1784                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           521628                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1069811                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           34358318                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              6996627                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           436311                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             29327603                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                115122                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              9714900                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                504731                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              9924065                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        74751                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           25159                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         5612                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3095415                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       360417                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          5612                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       374073                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        180151                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 22328119                       # num instructions consuming a value
system.cpu3.iew.wb_count                     28192966                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.738945                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 16499241                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.441229                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      28331814                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                38975633                       # number of integer regfile reads
system.cpu3.int_regfile_writes               21255060                       # number of integer regfile writes
system.cpu3.ipc                              0.336070                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.336070                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             1491      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             21798305     73.24%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 710      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  148      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             7165667     24.08%     97.32% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             797593      2.68%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              29763914                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     151895                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005103                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  38477     25.33%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     25.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                113404     74.66%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   14      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              29914318                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         123399114                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     28192966                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         47247753                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  34355311                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 29763914                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               3007                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       12883826                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            21430                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           330                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      8506402                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     63697961                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.467266                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.011895                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           48071292     75.47%     75.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7691572     12.08%     87.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4449048      6.98%     94.53% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1775148      2.79%     97.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1114781      1.75%     99.06% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             348583      0.55%     99.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             137725      0.22%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              58083      0.09%     99.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              51729      0.08%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       63697961                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.465815                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1405049                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          487283                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             7948750                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1069811                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    355                       # number of misc regfile reads
system.cpu3.numCycles                        63896420                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   453125612                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               34214083                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             15821138                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               1699604                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 5078024                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               5646118                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               109173                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             49226405                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              36185812                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           27113089                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 15955373                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                679969                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                504731                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              7893402                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                11291951                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        49226405                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         52348                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              1360                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  4337203                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          1335                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    95001511                       # The number of ROB reads
system.cpu3.rob.rob_writes                   70899241                       # The number of ROB writes
system.cpu3.timesIdled                           2393                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         13045392                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1631476                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            15661419                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             513684                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                468171                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     21557985                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      42404722                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1140020                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       647692                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     12886349                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      9135869                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     26247515                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9783561                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 11907178877000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           21530929                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       497070                       # Transaction distribution
system.membus.trans_dist::CleanEvict         20352586                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7469                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1026                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15545                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15429                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      21530929                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            74                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     63951057                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               63951057                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1410779392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1410779392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3896                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          21555043                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                21555043    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            21555043                       # Request fanout histogram
system.membus.respLayer1.occupancy       111291767366                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         50985600380                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                391                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          196                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    1117249290.816327                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   2605889168.392037                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          196    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   7757592000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            196                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   11688198016000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 218980861000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 11907178877000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      7036473                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7036473                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      7036473                       # number of overall hits
system.cpu2.icache.overall_hits::total        7036473                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         3198                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3198                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         3198                       # number of overall misses
system.cpu2.icache.overall_misses::total         3198                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    199113498                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    199113498                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    199113498                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    199113498                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      7039671                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7039671                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      7039671                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7039671                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000454                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000454                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000454                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000454                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 62261.881801                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 62261.881801                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 62261.881801                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 62261.881801                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          612                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    32.210526                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         2920                       # number of writebacks
system.cpu2.icache.writebacks::total             2920                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          278                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          278                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          278                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          278                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         2920                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2920                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         2920                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2920                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    180716498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    180716498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    180716498                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    180716498                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000415                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000415                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000415                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000415                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 61889.211644                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61889.211644                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 61889.211644                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61889.211644                       # average overall mshr miss latency
system.cpu2.icache.replacements                  2920                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      7036473                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7036473                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3198                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3198                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    199113498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    199113498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      7039671                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7039671                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000454                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000454                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 62261.881801                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 62261.881801                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          278                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          278                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         2920                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2920                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    180716498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    180716498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000415                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000415                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 61889.211644                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61889.211644                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 11907178877000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            7085451                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2952                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2400.220528                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         14082262                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        14082262                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 11907178877000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      6799204                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6799204                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      6799204                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6799204                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1629481                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1629481                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1629481                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1629481                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 140586545496                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 140586545496                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 140586545496                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 140586545496                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      8428685                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8428685                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      8428685                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8428685                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.193326                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.193326                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.193326                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.193326                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 86276.885398                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 86276.885398                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 86276.885398                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 86276.885398                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      7576065                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        31064                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           100259                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            326                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    75.564937                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    95.288344                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       581321                       # number of writebacks
system.cpu2.dcache.writebacks::total           581321                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1044415                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1044415                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1044415                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1044415                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       585066                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       585066                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       585066                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       585066                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  61222887497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  61222887497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  61222887497                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  61222887497                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.069414                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.069414                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.069414                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.069414                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 104642.702698                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 104642.702698                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 104642.702698                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 104642.702698                       # average overall mshr miss latency
system.cpu2.dcache.replacements                581312                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      6310360                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        6310360                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1448732                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1448732                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 126219013500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 126219013500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      7759092                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      7759092                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.186714                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.186714                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 87123.783764                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 87123.783764                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       883393                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       883393                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       565339                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       565339                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  59840816000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  59840816000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.072861                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.072861                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 105849.439009                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105849.439009                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       488844                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        488844                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       180749                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       180749                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  14367531996                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  14367531996                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       669593                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       669593                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.269939                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.269939                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 79488.860221                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 79488.860221                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       161022                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       161022                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        19727                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        19727                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1382071497                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1382071497                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.029461                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029461                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 70059.892381                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 70059.892381                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          605                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          605                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          218                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          218                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      8341500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      8341500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          823                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          823                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.264885                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.264885                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 38263.761468                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 38263.761468                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           90                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           90                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          128                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          128                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1008500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1008500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.155529                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.155529                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  7878.906250                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7878.906250                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          336                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          336                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          277                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          277                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1491500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1491500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          613                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          613                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.451876                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.451876                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5384.476534                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5384.476534                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          274                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          274                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1251500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1251500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.446982                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.446982                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4567.518248                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4567.518248                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       546500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       546500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       512500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       512500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          160                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            160                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          382                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          382                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      2004500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      2004500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          542                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          542                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.704797                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.704797                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  5247.382199                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  5247.382199                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          382                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          382                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      1622500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      1622500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.704797                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.704797                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  4247.382199                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  4247.382199                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 11907178877000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.008722                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7390325                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           584280                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.648602                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.008722                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.844023                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.844023                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         17445577                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        17445577                       # Number of data accesses
system.cpu3.numPwrStateTransitions                390                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          196                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    60587912063.775513                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   831969407745.366455                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          195     99.49%     99.49% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::overflows            1      0.51%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 11648670963500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            196                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    31948112500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 11875230764500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 11907178877000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      4905699                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         4905699                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      4905699                       # number of overall hits
system.cpu3.icache.overall_hits::total        4905699                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2940                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2940                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2940                       # number of overall misses
system.cpu3.icache.overall_misses::total         2940                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    186191999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    186191999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    186191999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    186191999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      4908639                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      4908639                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      4908639                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      4908639                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000599                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000599                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000599                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000599                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 63330.611905                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 63330.611905                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 63330.611905                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 63330.611905                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          392                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    65.333333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2663                       # number of writebacks
system.cpu3.icache.writebacks::total             2663                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          277                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          277                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          277                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          277                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2663                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2663                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2663                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2663                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    169969499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    169969499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    169969499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    169969499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000543                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000543                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000543                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000543                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 63826.323320                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 63826.323320                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 63826.323320                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 63826.323320                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2663                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      4905699                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        4905699                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2940                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2940                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    186191999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    186191999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      4908639                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      4908639                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000599                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000599                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 63330.611905                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 63330.611905                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          277                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          277                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2663                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2663                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    169969499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    169969499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000543                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000543                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 63826.323320                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 63826.323320                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 11907178877000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            4910725                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2695                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1822.161410                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          9819941                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         9819941                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 11907178877000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      5566921                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5566921                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      5566921                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5566921                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1529365                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1529365                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1529365                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1529365                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 127121643986                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 127121643986                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 127121643986                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 127121643986                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      7096286                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      7096286                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      7096286                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      7096286                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.215516                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.215516                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.215516                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.215516                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 83120.539561                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 83120.539561                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 83120.539561                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 83120.539561                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5325931                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        36951                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            78741                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            356                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    67.638600                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   103.794944                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496921                       # number of writebacks
system.cpu3.dcache.writebacks::total           496921                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1023491                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1023491                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1023491                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1023491                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       505874                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       505874                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       505874                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       505874                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  47083251486                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  47083251486                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  47083251486                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  47083251486                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.071287                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.071287                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.071287                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.071287                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 93073.080423                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93073.080423                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 93073.080423                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93073.080423                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496920                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      5039022                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5039022                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1349056                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1349056                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 112613003000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 112613003000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      6388078                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      6388078                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.211183                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.211183                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 83475.410213                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 83475.410213                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       862076                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       862076                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       486980                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       486980                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  45706377000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  45706377000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.076233                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.076233                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 93856.784673                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93856.784673                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       527899                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        527899                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       180309                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       180309                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  14508640986                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  14508640986                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       708208                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       708208                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.254599                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.254599                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 80465.428714                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 80465.428714                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       161415                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       161415                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        18894                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        18894                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1376874486                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1376874486                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.026679                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.026679                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 72873.636393                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 72873.636393                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          632                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          632                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          228                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          228                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     10651500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     10651500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.265116                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.265116                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 46717.105263                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 46717.105263                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          118                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          118                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          110                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          110                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      1356000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1356000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.127907                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.127907                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 12327.272727                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12327.272727                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          379                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          379                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          273                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          273                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1728000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1728000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          652                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          652                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.418712                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.418712                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6329.670330                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6329.670330                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          270                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          270                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1492000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1492000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.414110                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.414110                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5525.925926                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5525.925926                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       578000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       578000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       544000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       544000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          198                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            198                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          330                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          330                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      1592000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      1592000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          528                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          528                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.625000                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.625000                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  4824.242424                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  4824.242424                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          329                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          329                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      1258500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      1258500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.623106                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.623106                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  3825.227964                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  3825.227964                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 11907178877000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           24.054572                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6079112                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           505660                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.022133                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    24.054572                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.751705                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.751705                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         14702286                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        14702286                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 49                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           25                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    466099834820                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   2329701473521.382324                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           24     96.00%     96.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::overflows            1      4.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value 11648666892000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             25                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   254683006500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 11652495870500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 11907178877000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     50202620                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        50202620                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     50202620                       # number of overall hits
system.cpu0.icache.overall_hits::total       50202620                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        15123                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         15123                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        15123                       # number of overall misses
system.cpu0.icache.overall_misses::total        15123                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    958423998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    958423998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    958423998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    958423998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     50217743                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     50217743                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     50217743                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     50217743                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000301                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000301                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000301                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000301                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 63375.256100                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 63375.256100                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 63375.256100                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 63375.256100                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1667                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               26                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    64.115385                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13652                       # number of writebacks
system.cpu0.icache.writebacks::total            13652                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1472                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1472                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1472                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1472                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13651                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13651                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13651                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13651                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    863347498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    863347498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    863347498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    863347498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000272                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000272                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000272                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000272                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 63244.267673                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63244.267673                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 63244.267673                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63244.267673                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13652                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     50202620                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       50202620                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        15123                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        15123                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    958423998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    958423998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     50217743                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     50217743                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000301                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000301                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 63375.256100                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 63375.256100                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1472                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1472                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13651                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13651                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    863347498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    863347498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000272                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000272                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 63244.267673                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63244.267673                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 11907178877000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           50216643                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13684                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3669.734215                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        100449138                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       100449138                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 11907178877000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     36705013                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        36705013                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     36705013                       # number of overall hits
system.cpu0.dcache.overall_hits::total       36705013                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     17216650                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      17216650                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     17216650                       # number of overall misses
system.cpu0.dcache.overall_misses::total     17216650                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1225820551240                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1225820551240                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1225820551240                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1225820551240                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     53921663                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     53921663                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     53921663                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     53921663                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.319290                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.319290                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.319290                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.319290                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 71199.713721                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 71199.713721                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 71199.713721                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 71199.713721                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    337084382                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        88484                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          7974279                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1545                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.271456                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    57.271197                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     10310046                       # number of writebacks
system.cpu0.dcache.writebacks::total         10310046                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6902500                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6902500                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6902500                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6902500                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     10314150                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     10314150                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     10314150                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     10314150                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 840715491875                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 840715491875                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 840715491875                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 840715491875                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.191280                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.191280                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.191280                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.191280                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 81510.884743                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81510.884743                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 81510.884743                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81510.884743                       # average overall mshr miss latency
system.cpu0.dcache.replacements              10310041                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     36194901                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       36194901                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17023601                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17023601                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1211043222000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1211043222000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     53218502                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     53218502                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.319881                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.319881                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 71139.074629                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 71139.074629                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6735189                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6735189                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     10288412                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     10288412                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 839067287500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 839067287500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.193324                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.193324                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 81554.596326                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 81554.596326                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       510112                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        510112                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       193049                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       193049                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  14777329240                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  14777329240                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       703161                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       703161                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.274545                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.274545                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 76547.038524                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76547.038524                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       167311                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       167311                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        25738                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        25738                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1648204375                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1648204375                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036603                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036603                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 64037.779742                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64037.779742                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          629                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          629                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          416                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          416                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10223500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10223500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1045                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1045                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.398086                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.398086                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 24575.721154                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 24575.721154                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          389                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          389                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           27                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           27                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       135500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       135500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.025837                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.025837                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  5018.518519                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5018.518519                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          446                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          446                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          473                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          473                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      4189500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      4189500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          919                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          919                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.514690                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.514690                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8857.293869                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8857.293869                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          464                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          464                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      3725500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      3725500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.504897                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.504897                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8029.094828                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8029.094828                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          584                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            584                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           95                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           95                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       437500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       437500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          679                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          679                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.139912                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.139912                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4605.263158                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4605.263158                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           95                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           95                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       342500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       342500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.139912                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.139912                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3605.263158                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3605.263158                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 11907178877000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999135                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           47026203                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         10311450                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.560581                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999135                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999973                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        118160030                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       118160030                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 11907178877000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                4617                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1554868                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1334                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              254003                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1248                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              119454                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1262                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              133219                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2070005                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               4617                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1554868                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1334                       # number of overall hits
system.l2.overall_hits::.cpu1.data             254003                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1248                       # number of overall hits
system.l2.overall_hits::.cpu2.data             119454                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1262                       # number of overall hits
system.l2.overall_hits::.cpu3.data             133219                       # number of overall hits
system.l2.overall_hits::total                 2070005                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              9034                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           8752094                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1467                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1299705                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1672                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            461631                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1401                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            363734                       # number of demand (read+write) misses
system.l2.demand_misses::total               10890738                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             9034                       # number of overall misses
system.l2.overall_misses::.cpu0.data          8752094                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1467                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1299705                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1672                       # number of overall misses
system.l2.overall_misses::.cpu2.data           461631                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1401                       # number of overall misses
system.l2.overall_misses::.cpu3.data           363734                       # number of overall misses
system.l2.overall_misses::total              10890738                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    791769495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 802397698999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    137891999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 155665037383                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    160915490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  58037249819                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    149478949                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  44068474290                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1061408516424                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    791769495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 802397698999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    137891999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 155665037383                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    160915490                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  58037249819                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    149478949                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  44068474290                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1061408516424                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13651                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        10306962                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2801                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1553708                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            2920                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          581085                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2663                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496953                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             12960743                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13651                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       10306962                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2801                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1553708                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           2920                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         581085                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2663                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496953                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            12960743                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.661783                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.849144                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.523742                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.836518                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.572603                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.794429                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.526098                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.731928                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.840287                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.661783                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.849144                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.523742                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.836518                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.572603                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.794429                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.526098                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.731928                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.840287                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87643.291455                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 91680.653681                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93995.909339                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119769.514915                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 96241.321770                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 125722.167313                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 106694.467523                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 121155.773972                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97459.742069                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87643.291455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 91680.653681                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93995.909339                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119769.514915                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 96241.321770                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 125722.167313                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 106694.467523                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 121155.773972                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97459.742069                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            5873331                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    476395                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      12.328700                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  10398402                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              497069                       # number of writebacks
system.l2.writebacks::total                    497069                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             75                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         808288                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            361                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          27937                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            408                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          17656                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            269                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          30481                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              885475                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            75                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        808288                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           361                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         27937                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           408                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         17656                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           269                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         30481                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             885475                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         8959                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      7943806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1271768                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       443975                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       333253                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10005263                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         8959                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      7943806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1271768                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       443975                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       333253                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     11960717                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         21965980                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    697580996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 677222765245                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    101626999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 140843109061                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    119780490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  52169074861                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    119174450                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  38350227893                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 909623339995                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    697580996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 677222765245                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    101626999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 140843109061                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    119780490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  52169074861                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    119174450                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  38350227893                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 923217761093                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1832841101088                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.656289                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.770722                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.394859                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.818537                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.432877                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.764045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.425084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.670593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.771967                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.656289                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.770722                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.394859                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.818537                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.432877                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.764045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.425084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.670593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.694809                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77863.712021                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85251.674732                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91886.979204                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 110745.913611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 94763.045886                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 117504.532600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 105277.782686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 115078.417578                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90914.485706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77863.712021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85251.674732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91886.979204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 110745.913611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 94763.045886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 117504.532600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 105277.782686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 115078.417578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77187.493115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83439.987703                       # average overall mshr miss latency
system.l2.replacements                       30011306                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       558343                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           558343                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       558343                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       558343                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     11537080                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         11537080                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     11537080                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     11537080                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     11960717                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       11960717                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 923217761093                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 923217761093                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77187.493115                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77187.493115                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             444                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            5777                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             127                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              93                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6441                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1564                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2414                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           516                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           136                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4630                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     38845496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     59934994                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      9206496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      2829000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    110815986                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2008                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         8191                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          643                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          229                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11071                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.778884                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.294714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.802488                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.593886                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.418210                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 24837.273657                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 24828.083679                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 17842.046512                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 20801.470588                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 23934.338229                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data           10                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              15                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1564                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2404                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          514                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          133                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4615                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     31393499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     48628498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     10428999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      2876500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     93327496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.778884                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.293493                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.799378                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.580786                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.416855                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20072.569693                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20228.160566                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20289.881323                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 21627.819549                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20222.642687                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            74                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            28                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            28                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                152                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           53                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               81                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          127                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            233                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.417323                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.096774                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.450000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.347639                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           53                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           81                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1075499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        60500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       143999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       375500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1655498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.417323                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.096774                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.200000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.450000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.347639                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20292.433962                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20571.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20861.111111                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20438.246914                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            10337                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             9336                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             8795                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             8428                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 36896                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          12497                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           9922                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data           9840                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data           9923                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               42182                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1414154396                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1211738923                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1224669922                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1234422406                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5084985647                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        22834                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        19258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        18635                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        18351                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             79078                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.547298                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.515214                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.528039                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.540733                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.533423                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113159.509962                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 122126.478835                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 124458.325407                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 124400.121536                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 120548.709094                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         6993                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6646                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         6586                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         6667                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            26892                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data         5504                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         3276                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data         3254                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data         3256                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15290                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    669929451                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    496551457                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data    505589457                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data    500669945                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2172740310                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.241044                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.170111                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.174618                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.177429                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.193353                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 121716.833394                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 151572.483822                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 155374.756300                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 153768.410627                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 142102.047744                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          4617                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1334                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1248                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1262                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8461                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         9034                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1467                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1672                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1401                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            13574                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    791769495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    137891999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    160915490                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    149478949                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1240055933                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13651                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2801                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         2920                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2663                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22035                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.661783                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.523742                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.572603                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.526098                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.616020                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87643.291455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93995.909339                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 96241.321770                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 106694.467523                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91355.233019                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           75                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          361                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          408                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          269                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1113                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         8959                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1106                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1264                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1132                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12461                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    697580996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    101626999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    119780490                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    119174450                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1038162935                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.656289                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.394859                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.432877                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.425084                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.565509                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77863.712021                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91886.979204                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 94763.045886                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 105277.782686                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83312.971270                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1544531                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       244667                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       110659                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       124791                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2024648                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      8739597                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1289783                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       451791                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       353811                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10834982                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 800983544603                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 154453298460                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  56812579897                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  42834051884                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1055083474844                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     10284128                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1534450                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       562450                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       478602                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12859630                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.849814                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.840551                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.803255                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.739259                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.842558                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91649.940450                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 119751.383341                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 125749.693768                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 121064.782847                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97377.501397                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       801295                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        21291                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        11070                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        23814                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       857470                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      7938302                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1268492                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       440721                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       329997                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9977512                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 676552835794                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 140346557604                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  51663485404                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  37849557948                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 906412436750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.771898                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.826675                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.783574                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.689502                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.775879                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85226.391714                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 110640.475150                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 117224.923260                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 114696.672842                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90845.537119                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           27                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           21                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           16                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           18                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                82                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           31                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           33                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           30                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           38                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             132                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       906493                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1033991                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      1139988                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      1057989                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4138461                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data           58                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           54                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           46                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           56                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           214                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.534483                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.611111                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.652174                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.678571                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.616822                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 29241.709677                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 31333.060606                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 37999.600000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 27841.815789                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 31351.977273                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           18                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           15                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           15                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           58                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           74                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       430499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       314996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       313497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       478245                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1537237                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.362069                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.277778                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.326087                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.410714                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.345794                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20499.952381                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20999.733333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20899.800000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20793.260870                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20773.472973                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 11907178877000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 11907178877000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                    35722265                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  30011510                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.190285                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.741571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       19.566662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.279965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.000074                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.037177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.000088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.012472                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.000077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.012831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     8.349085                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.449087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.305729                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.113749                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.000195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.000200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.130454                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.125000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 230555014                       # Number of tag accesses
system.l2.tags.data_accesses                230555014                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 11907178877000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        573440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     509502336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         70784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      81417600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         80960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      28420736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         72448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      21340608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    737488000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1378966912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       573440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        70784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        80960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        72448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        797632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     31812480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        31812480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           8960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        7960974                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1272150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         444074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         333447                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     11523250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            21546358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       497070                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             497070                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            48159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         42789509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst             5945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          6837690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst             6799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data          2386857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst             6084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data          1792247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     61936417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             115809708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        48159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst         5945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst         6799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst         6084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            66987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2671706                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2671706                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2671706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           48159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        42789509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst            5945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         6837690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst            6799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data         2386857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst            6084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data         1792247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     61936417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            118481414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    480417.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      8960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   7917118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1259874.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    440190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    330581.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  11489387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015155155500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        29773                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        29773                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            37321320                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             453852                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    21546358                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     497070                       # Number of write requests accepted
system.mem_ctrls.readBursts                  21546358                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   497070                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  96745                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16653                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            450431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            385080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            377126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            360891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3244065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4390475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3259102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2555271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1780048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1406466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           878224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           581274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           499564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           461924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           406485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           413187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             21570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             20161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             27928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             39127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             56893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             41188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            22361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            22152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            21623                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 653708992274                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               107248065000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1055889236024                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30476.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49226.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        23                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 17826897                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  407268                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              21546358                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               497070                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1932738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2822615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3090952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2927022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2220407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1530283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  995701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  693124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  521437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  482518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 724452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1432749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1134765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 355455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 252188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 169757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  98277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  46575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  12965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  26072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  26106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  26258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  26502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     36                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3695887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    379.753255                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   248.608075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   339.040384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       613704     16.61%     16.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1156456     31.29%     47.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       502850     13.61%     61.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       335679      9.08%     70.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       222577      6.02%     76.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       128066      3.47%     80.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        95147      2.57%     82.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        77147      2.09%     84.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       564261     15.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3695887                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        29773                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     720.441440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    148.467857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  14766.381251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        29758     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::622592-655359            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::655360-688127           13      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29773                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29773                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.136231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.123262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.711167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            28238     94.84%     94.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              288      0.97%     95.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              703      2.36%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              261      0.88%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              117      0.39%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               65      0.22%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               37      0.12%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               30      0.10%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               12      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29773                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1372775232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6191680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                30747136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1378966912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             31812480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       115.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         2.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    115.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  258511997500                       # Total gap between requests
system.mem_ctrls.avgGap                      11727.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       573440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    506695552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        70784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     80631936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        80960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     28172160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        72448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     21157184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    735320768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     30747136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 48159.182449812797                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 42553786.856997430325                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 5944.649083648766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 6771707.793501723558                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 6799.259575782721                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 2365981.085109720472                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 6084.396711293312                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1776842.711321603041                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 61754406.782311081886                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2582235.163980899844                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         8960                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      7960974                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1106                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1272150                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       444074                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1132                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       333447                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     11523250                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       497070                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    325215531                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 346810139045                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     54944763                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  87775886821                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     66473546                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  33622343373                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     71342321                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  24423347756                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 562739542868                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6539451125499                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36296.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     43563.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49678.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     68998.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     52548.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     75713.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     63023.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     73245.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48835.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13155996.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10828845300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5755698135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         45890008080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1117121760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     939943137120.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     282955496070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     4334078376000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       5620568682465                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        472.031935                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 11265072359704                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 397607080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 244499437296                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          15559680780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           8270193030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        107260228740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1390691520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     939943137120.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     285158010840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     4332223626720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5689805568750                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        477.846653                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 11260277710261                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 397607080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 249294086739                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                412                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          207                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    57188094618.357491                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   809577663023.840820                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          206     99.52%     99.52% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::overflows            1      0.48%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 11648670938500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            207                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    69243291000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 11837935586000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 11907178877000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14263910                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14263910                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14263910                       # number of overall hits
system.cpu1.icache.overall_hits::total       14263910                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3143                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3143                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3143                       # number of overall misses
system.cpu1.icache.overall_misses::total         3143                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    179039000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    179039000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    179039000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    179039000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14267053                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14267053                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14267053                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14267053                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000220                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000220                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000220                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000220                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 56964.365256                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56964.365256                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 56964.365256                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56964.365256                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          523                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    87.166667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2801                       # number of writebacks
system.cpu1.icache.writebacks::total             2801                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          342                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          342                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          342                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          342                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2801                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2801                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2801                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2801                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    158327500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    158327500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    158327500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    158327500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000196                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000196                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000196                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000196                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 56525.348090                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56525.348090                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 56525.348090                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56525.348090                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2801                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14263910                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14263910                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3143                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3143                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    179039000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    179039000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14267053                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14267053                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000220                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000220                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 56964.365256                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56964.365256                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          342                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          342                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2801                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2801                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    158327500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    158327500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000196                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000196                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 56525.348090                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56525.348090                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 11907178877000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14386151                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2833                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5078.062478                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28536907                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28536907                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 11907178877000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     10719650                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        10719650                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     10719650                       # number of overall hits
system.cpu1.dcache.overall_hits::total       10719650                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3040552                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3040552                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3040552                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3040552                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 263698907290                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 263698907290                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 263698907290                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 263698907290                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     13760202                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     13760202                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     13760202                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     13760202                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.220967                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.220967                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.220967                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.220967                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86727.313754                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86727.313754                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86727.313754                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86727.313754                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     45197759                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        25050                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           706901                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            353                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.937891                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.963173                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1554089                       # number of writebacks
system.cpu1.dcache.writebacks::total          1554089                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1474819                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1474819                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1474819                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1474819                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1565733                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1565733                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1565733                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1565733                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 162594754819                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 162594754819                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 162594754819                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 162594754819                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.113787                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.113787                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.113787                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.113787                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 103845.773717                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103845.773717                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 103845.773717                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103845.773717                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1554070                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     10266656                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10266656                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2850845                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2850845                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 249283197000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 249283197000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     13117501                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     13117501                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.217331                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.217331                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 87441.862676                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87441.862676                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1313036                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1313036                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1537809                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1537809                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 161075973000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 161075973000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.117233                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.117233                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 104743.809537                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104743.809537                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       452994                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        452994                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       189707                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       189707                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  14415710290                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  14415710290                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       642701                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       642701                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.295171                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.295171                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 75989.342987                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 75989.342987                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       161783                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       161783                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        27924                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        27924                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1518781819                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1518781819                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.043448                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.043448                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 54389.837380                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 54389.837380                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          661                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          661                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          222                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          222                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      9415000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      9415000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.251416                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.251416                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42409.909910                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42409.909910                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          107                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          107                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          115                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          115                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1097500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1097500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.130238                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.130238                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9543.478261                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9543.478261                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          360                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          360                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          285                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          285                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1342500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1342500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          645                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          645                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.441860                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.441860                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4710.526316                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4710.526316                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          281                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          281                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1104500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1104500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.435659                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.435659                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3930.604982                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3930.604982                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       723500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       723500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       680500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       680500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          178                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            178                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          371                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          371                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      1701000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      1701000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          549                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          549                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.675774                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.675774                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4584.905660                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4584.905660                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          371                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          371                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      1330000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      1330000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.675774                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.675774                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3584.905660                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3584.905660                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 11907178877000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           26.074644                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12312047                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1557416                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.905432                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    26.074644                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.814833                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.814833                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         29081946                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        29081946                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 11907178877000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          12900660                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1055412                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     12406060                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        29514237                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         16578730                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           13906                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1178                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15084                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          111                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          111                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            79774                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           79774                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22035                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12878626                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          214                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          214                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        40955                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     30933941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4682690                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         8760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1748989                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         7989                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1500783                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              38932510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1747456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1319488512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       358528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    198898944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       373760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     74393920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       340864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63607488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1659209472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        46613620                       # Total snoops (count)
system.tol2bus.snoopTraffic                  33079872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         59737001                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.201540                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.473430                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               49034730     82.08%     82.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9814707     16.43%     98.51% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 539480      0.90%     99.42% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 246619      0.41%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 101465      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           59737001                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        26226795902                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         879417347                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4575031                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         761091499                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4123181                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15475359169                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20521402                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2346581047                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4379546                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
