# (C) 2001-2013 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions and other 
# software and tools, and its AMPP partner logic functions, and any output 
# files any of the foregoing (including device programming or simulation 
# files), and any associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License Subscription 
# Agreement, Altera MegaCore Function License Agreement, or other applicable 
# license agreement, including, without limitation, that your use is for the 
# sole purpose of programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the applicable 
# agreement for further details.


# TCL File Generated by Component Editor 12.0
# Mon Mar 05 18:44:49 MYT 2012
# DO NOT MODIFY


# 
# altera_eth_rs_demux "altera_eth_rs_demux" v1.0
# null 2012.03.05.18:44:49
# 
# 

# 
# request TCL package from ACDS 9.1
# 
package require -exact sopc 9.1


# 
# module altera_eth_rs_demux
# 
set_module_property NAME altera_eth_rs_demux
set_module_property VERSION 13.1
set_module_property INTERNAL true
set_module_property GROUP "Interface Protocols/Ethernet/Submodules"
set_module_property AUTHOR "Altera Corporation"
set_module_property DISPLAY_NAME altera_eth_rs_demux
set_module_property TOP_LEVEL_HDL_FILE altera_eth_rs_demux.v
set_module_property TOP_LEVEL_HDL_MODULE altera_eth_rs_demux
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL false



set HDL_LIB_DIR "../lib"

add_fileset simulation_verilog SIM_VERILOG sim_ver
add_fileset simulation_vhdl SIM_VHDL sim_vhd
set_fileset_property simulation_verilog TOP_LEVEL altera_eth_rs_demux

proc sim_ver {name} {
    if {1} {
        add_fileset_file mentor/altera_eth_rs_demux.v VERILOG_ENCRYPT PATH "mentor/altera_eth_rs_demux.v" {MENTOR_SPECIFIC}
    }
    if {1} {
        add_fileset_file aldec/altera_eth_rs_demux.v VERILOG_ENCRYPT PATH "aldec/altera_eth_rs_demux.v" {ALDEC_SPECIFIC}
    }
    if {0} {
        add_fileset_file cadence/altera_eth_rs_demux.v VERILOG_ENCRYPT PATH "cadence/altera_eth_rs_demux.v" {CADENCE_SPECIFIC}
    }
    if {0} {
        add_fileset_file synopsys/altera_eth_rs_demux.v VERILOG_ENCRYPT PATH "synopsys/altera_eth_rs_demux.v" {SYNOPSYS_SPECIFIC}
    }

}

proc sim_vhd {name} {
   if {1} {
      add_fileset_file mentor/altera_eth_rs_demux.v VERILOG_ENCRYPT PATH "mentor/altera_eth_rs_demux.v" {MENTOR_SPECIFIC}
   }
   if {1} {
      add_fileset_file aldec/altera_eth_rs_demux.v VERILOG_ENCRYPT PATH "aldec/altera_eth_rs_demux.v" {ALDEC_SPECIFIC}
   }
   if {0} {
      add_fileset_file cadence/altera_eth_rs_demux.v VERILOG_ENCRYPT PATH "cadence/altera_eth_rs_demux.v" {CADENCE_SPECIFIC}
   }
   if {0} {
      add_fileset_file synopsys/altera_eth_rs_demux.v VERILOG_ENCRYPT PATH "synopsys/altera_eth_rs_demux.v" {SYNOPSYS_SPECIFIC}
   }

}





# +-----------------------------------
# | files
# | 
add_file altera_eth_rs_demux.v {SYNTHESIS}
add_file altera_eth_rs_demux.ocp {SYNTHESIS}

# | 
# +-----------------------------------

# 
# parameters
# 


# 
# display items
# 




# 
# connection point clock_sink
# 
add_interface clock_reset clock end
#set_interface_property clock_reset_gmii clockRate 156250
set_interface_property clock_reset ENABLED true

add_interface_port clock_reset clk clk Input 1
add_interface_port clock_reset reset reset Input 1

# 
# connection point out0
# 
add_interface out0 avalon_streaming start
set_interface_property out0 associatedClock clock_reset
set_interface_property out0 dataBitsPerSymbol 8
set_interface_property out0 errorDescriptor ""
set_interface_property out0 firstSymbolInHighOrderBits true
set_interface_property out0 maxChannel 0
set_interface_property out0 readyLatency 0
set_interface_property out0 ENABLED true

add_interface_port out0 out_valid_0 valid Output 1
add_interface_port out0 out_ready_0 ready Input 1
add_interface_port out0 out_data_0 data Output 64
add_interface_port out0 out_error_0 error Output 3
add_interface_port out0 out_startofpacket_0 startofpacket Output 1
add_interface_port out0 out_endofpacket_0 endofpacket Output 1
add_interface_port out0 out_empty_0 empty Output 3


# 
# connection point out1
# 
add_interface out1 avalon_streaming start
set_interface_property out1 associatedClock clock_reset
set_interface_property out1 dataBitsPerSymbol 8
set_interface_property out1 errorDescriptor ""
set_interface_property out1 firstSymbolInHighOrderBits true
set_interface_property out1 maxChannel 0
set_interface_property out1 readyLatency 0
set_interface_property out1 ENABLED true

add_interface_port out1 out_valid_1 valid Output 1
add_interface_port out1 out_ready_1 ready Input 1
add_interface_port out1 out_data_1 data Output 64
add_interface_port out1 out_error_1 error Output 3
add_interface_port out1 out_startofpacket_1 startofpacket Output 1
add_interface_port out1 out_endofpacket_1 endofpacket Output 1
add_interface_port out1 out_empty_1 empty Output 3


# 
# connection point avalon_streaming_sink
# 
add_interface avalon_streaming_sink avalon_streaming end
set_interface_property avalon_streaming_sink associatedClock clock_reset
set_interface_property avalon_streaming_sink dataBitsPerSymbol 8
set_interface_property avalon_streaming_sink symbolsPerBeat 8
set_interface_property avalon_streaming_sink errorDescriptor ""
set_interface_property avalon_streaming_sink firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_sink maxChannel 0
set_interface_property avalon_streaming_sink readyLatency 0
set_interface_property avalon_streaming_sink ENABLED true

#add_interface_port avalon_streaming_sink in_channel channel Input 1
add_interface_port avalon_streaming_sink in_valid valid Input 1
add_interface_port avalon_streaming_sink in_ready ready Output 1
add_interface_port avalon_streaming_sink in_data data Input 64
add_interface_port avalon_streaming_sink in_error error Input 3
add_interface_port avalon_streaming_sink in_startofpacket startofpacket Input 1
add_interface_port avalon_streaming_sink in_endofpacket endofpacket Input 1
add_interface_port avalon_streaming_sink in_empty empty Input 3


# 
# connection point sel
# 
add_interface "sel" conduit end
set_interface_property "sel" ENABLED true
add_interface_port "sel" sel export Input 2
# 

