// Seed: 4129895231
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    output wor id_2,
    input wand id_3,
    input wor id_4,
    input wor id_5,
    output supply0 id_6,
    input wand id_7,
    output tri id_8,
    output wand id_9,
    input tri1 id_10,
    input tri1 id_11,
    input tri id_12
);
  integer id_14 (
      .id_0(id_5 - -1),
      .id_1(id_11),
      .id_2(1 == -1)
  );
  assign module_1.type_1 = 0;
  wire id_15, id_16, id_17;
  id_18 :
  assert property (@(posedge ~1) id_18) id_2 = id_17 - 1'h0;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    input tri id_2,
    input tri id_3,
    input supply0 id_4
);
  assign id_1 = id_0 & 1;
  assign id_1.id_2 = id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_1,
      id_4,
      id_1,
      id_1,
      id_2,
      id_4,
      id_3
  );
  uwire id_6, id_7;
  assign id_6 = 1;
endmodule
