#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000255f75387c0 .scope module, "TOP_tb" "TOP_tb" 2 4;
 .timescale -9 -12;
v00000255f75922f0_0 .var "clk", 0 0;
v00000255f7591d50_0 .var "data", 0 0;
v00000255f7590d10_0 .net "result", 0 0, L_00000255f751d860;  1 drivers
v00000255f7592430_0 .var "rst", 0 0;
v00000255f7591530_0 .net "write", 0 0, L_00000255f751db00;  1 drivers
S_00000255f7538950 .scope module, "uut" "top" 2 15, 3 5 0, S_00000255f75387c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "data";
    .port_info 3 /OUTPUT 1 "write";
    .port_info 4 /OUTPUT 1 "result";
v00000255f7591490_0 .net "addr", 1 0, v00000255f7591850_0;  1 drivers
v00000255f7591710_0 .net "clk", 0 0, v00000255f75922f0_0;  1 drivers
v00000255f75915d0_0 .net "data", 0 0, v00000255f7591d50_0;  1 drivers
v00000255f7592610_0 .net "instruction", 7 0, L_00000255f751de10;  1 drivers
v00000255f75918f0_0 .net "result", 0 0, L_00000255f751d860;  alias, 1 drivers
v00000255f7591f30_0 .net "rst", 0 0, v00000255f7592430_0;  1 drivers
v00000255f75926b0_0 .net "write", 0 0, L_00000255f751db00;  alias, 1 drivers
L_00000255f7591ad0 .part L_00000255f751de10, 4, 4;
S_00000255f75320c0 .scope module, "controlUnit" "ICU" 3 15, 4 4 0, S_00000255f7538950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "I";
    .port_info 3 /INPUT 1 "data";
    .port_info 4 /OUTPUT 1 "write";
    .port_info 5 /OUTPUT 1 "result";
L_00000255f751e040 .functor AND 1, v00000255f7590340_0, v00000255f7518670_0, C4<1>, C4<1>;
L_00000255f751dda0 .functor AND 1, v00000255f7532480_0, v00000255f7590340_0, C4<1>, C4<1>;
L_00000255f751d7f0 .functor OR 1, v00000255f7591d50_0, L_00000255f751dda0, C4<0>, C4<0>;
L_00000255f751d860 .functor BUFZ 1, v00000255f7590340_0, C4<0>, C4<0>, C4<0>;
L_00000255f751db00 .functor AND 1, v00000255f75323e0_0, v00000255f7532480_0, C4<1>, C4<1>;
v00000255f75903e0_0 .net "I", 3 0, L_00000255f7591ad0;  1 drivers
v00000255f7590480_0 .net "IEN", 0 0, v00000255f7518670_0;  1 drivers
v00000255f758fee0_0 .net "LUOP", 2 0, v00000255f751d140_0;  1 drivers
v00000255f7590700_0 .net "OEN", 0 0, v00000255f75323e0_0;  1 drivers
v00000255f758f940_0 .net "RR", 0 0, v00000255f7590340_0;  1 drivers
v00000255f7590520_0 .net "STO", 0 0, v00000255f7532480_0;  1 drivers
v00000255f758ff80_0 .net *"_ivl_2", 0 0, L_00000255f751dda0;  1 drivers
v00000255f7590020_0 .net "clk", 0 0, v00000255f75922f0_0;  alias, 1 drivers
v00000255f75900c0_0 .net "data", 0 0, v00000255f7591d50_0;  alias, 1 drivers
v00000255f75907a0_0 .net "dataBus", 0 0, L_00000255f751d7f0;  1 drivers
v00000255f758fda0_0 .var "instReg", 3 0;
v00000255f758fd00_0 .net "result", 0 0, L_00000255f751d860;  alias, 1 drivers
v00000255f75905c0_0 .net "rst", 0 0, v00000255f7592430_0;  alias, 1 drivers
v00000255f7590660_0 .net "write", 0 0, L_00000255f751db00;  alias, 1 drivers
E_00000255f751a880 .event negedge, v00000255f7538ae0_0;
S_00000255f7532250 .scope module, "controller" "CTRL" 4 14, 5 1 0, S_00000255f75320c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 4 "instruction";
    .port_info 3 /INPUT 1 "data";
    .port_info 4 /OUTPUT 3 "LUOP";
    .port_info 5 /OUTPUT 1 "IEN";
    .port_info 6 /OUTPUT 1 "OEN";
    .port_info 7 /OUTPUT 1 "STO";
v00000255f7518670_0 .var "IEN", 0 0;
v00000255f751d140_0 .var "LUOP", 2 0;
v00000255f75323e0_0 .var "OEN", 0 0;
v00000255f7532480_0 .var "STO", 0 0;
v00000255f7538ae0_0 .net "clk", 0 0, v00000255f75922f0_0;  alias, 1 drivers
v00000255f7538b80_0 .net "data", 0 0, L_00000255f751d7f0;  alias, 1 drivers
v00000255f753c070_0 .net "instruction", 3 0, v00000255f758fda0_0;  1 drivers
v00000255f753c110_0 .net "rst", 0 0, v00000255f7592430_0;  alias, 1 drivers
E_00000255f751aac0 .event posedge, v00000255f7538ae0_0;
S_00000255f753c1b0 .scope module, "operator" "LU" 4 15, 6 1 0, S_00000255f75320c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 3 "LUOP";
    .port_info 5 /OUTPUT 1 "Y";
v00000255f7590200_0 .net "A", 0 0, L_00000255f751d7f0;  alias, 1 drivers
v00000255f758f8a0_0 .net "B", 0 0, L_00000255f751e040;  1 drivers
v00000255f7590160_0 .net "LUOP", 2 0, v00000255f751d140_0;  alias, 1 drivers
v00000255f7590340_0 .var "Y", 0 0;
v00000255f75902a0_0 .net "clk", 0 0, v00000255f75922f0_0;  alias, 1 drivers
v00000255f758fa80_0 .net "rst", 0 0, v00000255f7592430_0;  alias, 1 drivers
S_00000255f753c340 .scope module, "program" "ROM" 3 14, 7 1 0, S_00000255f7538950;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "address";
    .port_info 1 /OUTPUT 8 "data";
P_00000255f751a180 .param/l "N" 0 7 1, +C4<00000000000000000000000000000010>;
L_00000255f751de10 .functor BUFZ 8, L_00000255f7592750, C4<00000000>, C4<00000000>, C4<00000000>;
v00000255f758fb20_0 .net *"_ivl_0", 7 0, L_00000255f7592750;  1 drivers
v00000255f758f9e0_0 .net *"_ivl_2", 3 0, L_00000255f7590ef0;  1 drivers
L_00000255f7592878 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000255f758fe40_0 .net *"_ivl_5", 1 0, L_00000255f7592878;  1 drivers
v00000255f758fbc0_0 .net "address", 1 0, v00000255f7591850_0;  alias, 1 drivers
v00000255f758fc60_0 .net "data", 7 0, L_00000255f751de10;  alias, 1 drivers
v00000255f7591670 .array "store", 3 0, 7 0;
L_00000255f7592750 .array/port v00000255f7591670, L_00000255f7590ef0;
L_00000255f7590ef0 .concat [ 2 2 0 0], v00000255f7591850_0, L_00000255f7592878;
S_00000255f752d040 .scope module, "programCounter" "counter" 3 13, 8 1 0, S_00000255f7538950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 2 "count";
P_00000255f751af40 .param/l "N" 0 8 1, +C4<00000000000000000000000000000010>;
v00000255f7592390_0 .net "clk", 0 0, v00000255f75922f0_0;  alias, 1 drivers
v00000255f7591850_0 .var "count", 1 0;
v00000255f7590db0_0 .net "rst", 0 0, v00000255f7592430_0;  alias, 1 drivers
    .scope S_00000255f752d040;
T_0 ;
    %wait E_00000255f751aac0;
    %load/vec4 v00000255f7590db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000255f7591850_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000255f7591850_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000255f7591850_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000255f753c340;
T_1 ;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000255f7591670, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000255f7591670, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000255f7591670, 4, 0;
    %pushi/vec4 128, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000255f7591670, 4, 0;
    %end;
    .thread T_1;
    .scope S_00000255f7532250;
T_2 ;
    %wait E_00000255f751aac0;
    %load/vec4 v00000255f753c110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000255f751d140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000255f7518670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000255f75323e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000255f7532480_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000255f753c070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %jmp T_2.15;
T_2.2 ;
    %jmp T_2.15;
T_2.3 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000255f751d140_0, 0;
    %load/vec4 v00000255f7538b80_0;
    %assign/vec4 v00000255f7518670_0, 0;
    %jmp T_2.15;
T_2.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000255f751d140_0, 0;
    %load/vec4 v00000255f7538b80_0;
    %assign/vec4 v00000255f7518670_0, 0;
    %jmp T_2.15;
T_2.5 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000255f751d140_0, 0;
    %load/vec4 v00000255f7538b80_0;
    %assign/vec4 v00000255f7518670_0, 0;
    %jmp T_2.15;
T_2.6 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000255f751d140_0, 0;
    %load/vec4 v00000255f7538b80_0;
    %assign/vec4 v00000255f7518670_0, 0;
    %jmp T_2.15;
T_2.7 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000255f751d140_0, 0;
    %load/vec4 v00000255f7538b80_0;
    %assign/vec4 v00000255f7518670_0, 0;
    %jmp T_2.15;
T_2.8 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000255f751d140_0, 0;
    %load/vec4 v00000255f7538b80_0;
    %assign/vec4 v00000255f7518670_0, 0;
    %jmp T_2.15;
T_2.9 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000255f751d140_0, 0;
    %load/vec4 v00000255f7538b80_0;
    %assign/vec4 v00000255f7518670_0, 0;
    %jmp T_2.15;
T_2.10 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000255f751d140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255f7532480_0, 0;
    %jmp T_2.15;
T_2.11 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000255f751d140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255f7532480_0, 0;
    %jmp T_2.15;
T_2.12 ;
    %load/vec4 v00000255f7538b80_0;
    %assign/vec4 v00000255f7518670_0, 0;
    %jmp T_2.15;
T_2.13 ;
    %load/vec4 v00000255f7538b80_0;
    %assign/vec4 v00000255f75323e0_0, 0;
    %jmp T_2.15;
T_2.15 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000255f753c1b0;
T_3 ;
    %wait E_00000255f751aac0;
    %load/vec4 v00000255f758fa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000255f7590340_0, 0;
T_3.0 ;
    %load/vec4 v00000255f7590160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %jmp T_3.10;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000255f7590340_0, 0;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v00000255f7590200_0;
    %assign/vec4 v00000255f7590340_0, 0;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v00000255f7590200_0;
    %inv;
    %assign/vec4 v00000255f7590340_0, 0;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v00000255f7590200_0;
    %load/vec4 v00000255f758f8a0_0;
    %and;
    %assign/vec4 v00000255f7590340_0, 0;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v00000255f7590200_0;
    %inv;
    %load/vec4 v00000255f758f8a0_0;
    %and;
    %assign/vec4 v00000255f7590340_0, 0;
    %jmp T_3.10;
T_3.7 ;
    %load/vec4 v00000255f7590200_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_3.11, 8;
    %load/vec4 v00000255f758f8a0_0;
    %or;
T_3.11;
    %assign/vec4 v00000255f7590340_0, 0;
    %jmp T_3.10;
T_3.8 ;
    %load/vec4 v00000255f7590200_0;
    %inv;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_3.12, 8;
    %load/vec4 v00000255f758f8a0_0;
    %or;
T_3.12;
    %assign/vec4 v00000255f7590340_0, 0;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v00000255f7590200_0;
    %load/vec4 v00000255f758f8a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000255f7590340_0, 0;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000255f75320c0;
T_4 ;
    %wait E_00000255f751a880;
    %load/vec4 v00000255f75905c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v00000255f75903e0_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v00000255f758fda0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_00000255f75387c0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000255f75922f0_0, 0, 1;
T_5.0 ;
    %delay 1000, 0;
    %load/vec4 v00000255f75922f0_0;
    %inv;
    %store/vec4 v00000255f75922f0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_00000255f75387c0;
T_6 ;
    %vpi_call 2 31 "$dumpfile", "TOP_SIM.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000255f75387c0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000255f7592430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000255f7591d50_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000255f7592430_0, 0, 1;
    %delay 7500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000255f7591d50_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "TOP_tb.v";
    "./TOP.v";
    "./Control Unit/ICU.v";
    "./Control Unit/CTRL.v";
    "./Control Unit/LU.v";
    "./Program Hardware/ROM.v";
    "./Program Hardware/COUNTER.v";
