// Generated by CIRCT firtool-1.74.0
// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS
// Standard header to adapt well known macros for register randomization.
// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM
// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM
// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY
// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module MMIOBridge(
  input          clock,
  input          reset,
  output         auto_mmio_in_a_ready,
  input          auto_mmio_in_a_valid,
  input  [2:0]   auto_mmio_in_a_bits_opcode,
  input  [2:0]   auto_mmio_in_a_bits_param,
  input  [1:0]   auto_mmio_in_a_bits_size,
  input  [2:0]   auto_mmio_in_a_bits_source,
  input  [30:0]  auto_mmio_in_a_bits_address,
  input  [7:0]   auto_mmio_in_a_bits_mask,
  input  [63:0]  auto_mmio_in_a_bits_data,
  input          auto_mmio_in_a_bits_corrupt,
  input          auto_mmio_in_d_ready,
  output         auto_mmio_in_d_valid,
  output [2:0]   auto_mmio_in_d_bits_opcode,
  output [1:0]   auto_mmio_in_d_bits_param,
  output [1:0]   auto_mmio_in_d_bits_size,
  output [2:0]   auto_mmio_in_d_bits_source,
  output         auto_mmio_in_d_bits_sink,
  output         auto_mmio_in_d_bits_denied,
  output [63:0]  auto_mmio_in_d_bits_data,
  output         auto_mmio_in_d_bits_corrupt,
  input          io_tx_req_ready,
  output         io_tx_req_valid,
  output [3:0]   io_tx_req_bits_qos,
  output [6:0]   io_tx_req_bits_tgtID,
  output [6:0]   io_tx_req_bits_srcID,
  output [7:0]   io_tx_req_bits_txnID,
  output [6:0]   io_tx_req_bits_returnNID,
  output         io_tx_req_bits_stashNIDValid,
  output [7:0]   io_tx_req_bits_returnTxnID,
  output [5:0]   io_tx_req_bits_opcode,
  output [2:0]   io_tx_req_bits_size,
  output [47:0]  io_tx_req_bits_addr,
  output         io_tx_req_bits_ns,
  output         io_tx_req_bits_likelyshared,
  output         io_tx_req_bits_allowRetry,
  output [1:0]   io_tx_req_bits_order,
  output [3:0]   io_tx_req_bits_pCrdType,
  output         io_tx_req_bits_memAttr_allocate,
  output         io_tx_req_bits_memAttr_cacheable,
  output         io_tx_req_bits_memAttr_device,
  output         io_tx_req_bits_memAttr_ewa,
  output         io_tx_req_bits_snpAttr,
  output [4:0]   io_tx_req_bits_lpID,
  output         io_tx_req_bits_snoopMe,
  output         io_tx_req_bits_expCompAck,
  output         io_tx_req_bits_traceTag,
  output [3:0]   io_tx_req_bits_rsvdc,
  input          io_tx_dat_ready,
  output         io_tx_dat_valid,
  output [3:0]   io_tx_dat_bits_qos,
  output [6:0]   io_tx_dat_bits_tgtID,
  output [6:0]   io_tx_dat_bits_srcID,
  output [7:0]   io_tx_dat_bits_txnID,
  output [6:0]   io_tx_dat_bits_homeNID,
  output [2:0]   io_tx_dat_bits_opcode,
  output [1:0]   io_tx_dat_bits_respErr,
  output [2:0]   io_tx_dat_bits_resp,
  output [2:0]   io_tx_dat_bits_fwdState,
  output [7:0]   io_tx_dat_bits_dbID,
  output [1:0]   io_tx_dat_bits_ccID,
  output [1:0]   io_tx_dat_bits_dataID,
  output         io_tx_dat_bits_traceTag,
  output [3:0]   io_tx_dat_bits_rsvdc,
  output [31:0]  io_tx_dat_bits_be,
  output [255:0] io_tx_dat_bits_data,
  output         io_rx_rsp_ready,
  input          io_rx_rsp_valid,
  input  [3:0]   io_rx_rsp_bits_qos,
  input  [6:0]   io_rx_rsp_bits_tgtID,
  input  [6:0]   io_rx_rsp_bits_srcID,
  input  [7:0]   io_rx_rsp_bits_txnID,
  input  [3:0]   io_rx_rsp_bits_opcode,
  input  [1:0]   io_rx_rsp_bits_respErr,
  input  [2:0]   io_rx_rsp_bits_resp,
  input  [2:0]   io_rx_rsp_bits_fwdState,
  input  [7:0]   io_rx_rsp_bits_dbID,
  input  [3:0]   io_rx_rsp_bits_pCrdType,
  input          io_rx_rsp_bits_traceTag,
  output         io_rx_dat_ready,
  input          io_rx_dat_valid,
  input  [3:0]   io_rx_dat_bits_qos,
  input  [6:0]   io_rx_dat_bits_tgtID,
  input  [6:0]   io_rx_dat_bits_srcID,
  input  [7:0]   io_rx_dat_bits_txnID,
  input  [6:0]   io_rx_dat_bits_homeNID,
  input  [2:0]   io_rx_dat_bits_opcode,
  input  [1:0]   io_rx_dat_bits_respErr,
  input  [2:0]   io_rx_dat_bits_resp,
  input  [2:0]   io_rx_dat_bits_fwdState,
  input  [7:0]   io_rx_dat_bits_dbID,
  input  [1:0]   io_rx_dat_bits_ccID,
  input  [1:0]   io_rx_dat_bits_dataID,
  input          io_rx_dat_bits_traceTag,
  input  [3:0]   io_rx_dat_bits_rsvdc,
  input  [31:0]  io_rx_dat_bits_be,
  input  [255:0] io_rx_dat_bits_data
);

  wire         mmioNodeIn_d_bits_corrupt;
  wire [63:0]  mmioNodeIn_d_bits_data;
  wire         mmioNodeIn_d_bits_denied;
  wire [2:0]   mmioNodeIn_d_bits_source;
  wire [1:0]   mmioNodeIn_d_bits_size;
  wire [2:0]   mmioNodeIn_d_bits_opcode;
  wire         mmioNodeIn_d_valid;
  wire         pCrdMatch_7_7;
  wire         pCrdMatch_7_6;
  wire         pCrdMatch_7_5;
  wire         pCrdMatch_7_4;
  wire         pCrdMatch_7_3;
  wire         pCrdMatch_7_2;
  wire         pCrdMatch_7_1;
  wire         pCrdMatch_7_0;
  wire         pCrdMatch_6_7;
  wire         pCrdMatch_6_6;
  wire         pCrdMatch_6_5;
  wire         pCrdMatch_6_4;
  wire         pCrdMatch_6_3;
  wire         pCrdMatch_6_2;
  wire         pCrdMatch_6_1;
  wire         pCrdMatch_6_0;
  wire         pCrdMatch_5_7;
  wire         pCrdMatch_5_6;
  wire         pCrdMatch_5_5;
  wire         pCrdMatch_5_4;
  wire         pCrdMatch_5_3;
  wire         pCrdMatch_5_2;
  wire         pCrdMatch_5_1;
  wire         pCrdMatch_5_0;
  wire         pCrdMatch_4_7;
  wire         pCrdMatch_4_6;
  wire         pCrdMatch_4_5;
  wire         pCrdMatch_4_4;
  wire         pCrdMatch_4_3;
  wire         pCrdMatch_4_2;
  wire         pCrdMatch_4_1;
  wire         pCrdMatch_4_0;
  wire         pCrdMatch_3_7;
  wire         pCrdMatch_3_6;
  wire         pCrdMatch_3_5;
  wire         pCrdMatch_3_4;
  wire         pCrdMatch_3_3;
  wire         pCrdMatch_3_2;
  wire         pCrdMatch_3_1;
  wire         pCrdMatch_3_0;
  wire         pCrdMatch_2_7;
  wire         pCrdMatch_2_6;
  wire         pCrdMatch_2_5;
  wire         pCrdMatch_2_4;
  wire         pCrdMatch_2_3;
  wire         pCrdMatch_2_2;
  wire         pCrdMatch_2_1;
  wire         pCrdMatch_2_0;
  wire         pCrdMatch_1_7;
  wire         pCrdMatch_1_6;
  wire         pCrdMatch_1_5;
  wire         pCrdMatch_1_4;
  wire         pCrdMatch_1_3;
  wire         pCrdMatch_1_2;
  wire         pCrdMatch_1_1;
  wire         pCrdMatch_1_0;
  wire         pCrdMatch_0_7;
  wire         pCrdMatch_0_6;
  wire         pCrdMatch_0_5;
  wire         pCrdMatch_0_4;
  wire         pCrdMatch_0_3;
  wire         pCrdMatch_0_2;
  wire         pCrdMatch_0_1;
  wire         pCrdMatch_0_0;
  wire         _mmio_channel_D_arb_io_in_0_ready;
  wire         _mmio_channel_D_arb_io_in_1_ready;
  wire         _mmio_channel_D_arb_io_in_2_ready;
  wire         _mmio_channel_D_arb_io_in_3_ready;
  wire         _mmio_channel_D_arb_io_in_4_ready;
  wire         _mmio_channel_D_arb_io_in_5_ready;
  wire         _mmio_channel_D_arb_io_in_6_ready;
  wire         _mmio_channel_D_arb_io_in_7_ready;
  wire         _mmio_txdat_arb_io_in_0_ready;
  wire         _mmio_txdat_arb_io_in_1_ready;
  wire         _mmio_txdat_arb_io_in_2_ready;
  wire         _mmio_txdat_arb_io_in_3_ready;
  wire         _mmio_txdat_arb_io_in_4_ready;
  wire         _mmio_txdat_arb_io_in_5_ready;
  wire         _mmio_txdat_arb_io_in_6_ready;
  wire         _mmio_txdat_arb_io_in_7_ready;
  wire         _txreqArb_io_in_0_ready;
  wire         _txreqArb_io_in_1_ready;
  wire         _txreqArb_io_in_2_ready;
  wire         _txreqArb_io_in_3_ready;
  wire         _txreqArb_io_in_4_ready;
  wire         _txreqArb_io_in_5_ready;
  wire         _txreqArb_io_in_6_ready;
  wire         _txreqArb_io_in_7_ready;
  wire         _entries_7_io_req_ready;
  wire         _entries_7_io_resp_valid;
  wire [2:0]   _entries_7_io_resp_bits_opcode;
  wire [1:0]   _entries_7_io_resp_bits_size;
  wire [2:0]   _entries_7_io_resp_bits_source;
  wire         _entries_7_io_resp_bits_denied;
  wire [63:0]  _entries_7_io_resp_bits_data;
  wire         _entries_7_io_resp_bits_corrupt;
  wire         _entries_7_io_chi_tx_req_valid;
  wire [7:0]   _entries_7_io_chi_tx_req_bits_txnID;
  wire [5:0]   _entries_7_io_chi_tx_req_bits_opcode;
  wire [2:0]   _entries_7_io_chi_tx_req_bits_size;
  wire [47:0]  _entries_7_io_chi_tx_req_bits_addr;
  wire         _entries_7_io_chi_tx_req_bits_allowRetry;
  wire [3:0]   _entries_7_io_chi_tx_req_bits_pCrdType;
  wire         _entries_7_io_chi_tx_dat_valid;
  wire [6:0]   _entries_7_io_chi_tx_dat_bits_tgtID;
  wire [7:0]   _entries_7_io_chi_tx_dat_bits_txnID;
  wire [1:0]   _entries_7_io_chi_tx_dat_bits_ccID;
  wire [1:0]   _entries_7_io_chi_tx_dat_bits_dataID;
  wire [31:0]  _entries_7_io_chi_tx_dat_bits_be;
  wire [255:0] _entries_7_io_chi_tx_dat_bits_data;
  wire         _entries_7_io_chi_rx_rsp_ready;
  wire         _entries_7_io_chi_rx_dat_ready;
  wire         _entries_7_io_pCrdQuery_valid;
  wire [3:0]   _entries_7_io_pCrdQuery_bits_pCrdType;
  wire         _entries_7_io_waitOnReadReceipt;
  wire         _entries_6_io_req_ready;
  wire         _entries_6_io_resp_valid;
  wire [2:0]   _entries_6_io_resp_bits_opcode;
  wire [1:0]   _entries_6_io_resp_bits_size;
  wire [2:0]   _entries_6_io_resp_bits_source;
  wire         _entries_6_io_resp_bits_denied;
  wire [63:0]  _entries_6_io_resp_bits_data;
  wire         _entries_6_io_resp_bits_corrupt;
  wire         _entries_6_io_chi_tx_req_valid;
  wire [7:0]   _entries_6_io_chi_tx_req_bits_txnID;
  wire [5:0]   _entries_6_io_chi_tx_req_bits_opcode;
  wire [2:0]   _entries_6_io_chi_tx_req_bits_size;
  wire [47:0]  _entries_6_io_chi_tx_req_bits_addr;
  wire         _entries_6_io_chi_tx_req_bits_allowRetry;
  wire [3:0]   _entries_6_io_chi_tx_req_bits_pCrdType;
  wire         _entries_6_io_chi_tx_dat_valid;
  wire [6:0]   _entries_6_io_chi_tx_dat_bits_tgtID;
  wire [7:0]   _entries_6_io_chi_tx_dat_bits_txnID;
  wire [1:0]   _entries_6_io_chi_tx_dat_bits_ccID;
  wire [1:0]   _entries_6_io_chi_tx_dat_bits_dataID;
  wire [31:0]  _entries_6_io_chi_tx_dat_bits_be;
  wire [255:0] _entries_6_io_chi_tx_dat_bits_data;
  wire         _entries_6_io_chi_rx_rsp_ready;
  wire         _entries_6_io_chi_rx_dat_ready;
  wire         _entries_6_io_pCrdQuery_valid;
  wire [3:0]   _entries_6_io_pCrdQuery_bits_pCrdType;
  wire         _entries_6_io_waitOnReadReceipt;
  wire         _entries_5_io_req_ready;
  wire         _entries_5_io_resp_valid;
  wire [2:0]   _entries_5_io_resp_bits_opcode;
  wire [1:0]   _entries_5_io_resp_bits_size;
  wire [2:0]   _entries_5_io_resp_bits_source;
  wire         _entries_5_io_resp_bits_denied;
  wire [63:0]  _entries_5_io_resp_bits_data;
  wire         _entries_5_io_resp_bits_corrupt;
  wire         _entries_5_io_chi_tx_req_valid;
  wire [7:0]   _entries_5_io_chi_tx_req_bits_txnID;
  wire [5:0]   _entries_5_io_chi_tx_req_bits_opcode;
  wire [2:0]   _entries_5_io_chi_tx_req_bits_size;
  wire [47:0]  _entries_5_io_chi_tx_req_bits_addr;
  wire         _entries_5_io_chi_tx_req_bits_allowRetry;
  wire [3:0]   _entries_5_io_chi_tx_req_bits_pCrdType;
  wire         _entries_5_io_chi_tx_dat_valid;
  wire [6:0]   _entries_5_io_chi_tx_dat_bits_tgtID;
  wire [7:0]   _entries_5_io_chi_tx_dat_bits_txnID;
  wire [1:0]   _entries_5_io_chi_tx_dat_bits_ccID;
  wire [1:0]   _entries_5_io_chi_tx_dat_bits_dataID;
  wire [31:0]  _entries_5_io_chi_tx_dat_bits_be;
  wire [255:0] _entries_5_io_chi_tx_dat_bits_data;
  wire         _entries_5_io_chi_rx_rsp_ready;
  wire         _entries_5_io_chi_rx_dat_ready;
  wire         _entries_5_io_pCrdQuery_valid;
  wire [3:0]   _entries_5_io_pCrdQuery_bits_pCrdType;
  wire         _entries_5_io_waitOnReadReceipt;
  wire         _entries_4_io_req_ready;
  wire         _entries_4_io_resp_valid;
  wire [2:0]   _entries_4_io_resp_bits_opcode;
  wire [1:0]   _entries_4_io_resp_bits_size;
  wire [2:0]   _entries_4_io_resp_bits_source;
  wire         _entries_4_io_resp_bits_denied;
  wire [63:0]  _entries_4_io_resp_bits_data;
  wire         _entries_4_io_resp_bits_corrupt;
  wire         _entries_4_io_chi_tx_req_valid;
  wire [7:0]   _entries_4_io_chi_tx_req_bits_txnID;
  wire [5:0]   _entries_4_io_chi_tx_req_bits_opcode;
  wire [2:0]   _entries_4_io_chi_tx_req_bits_size;
  wire [47:0]  _entries_4_io_chi_tx_req_bits_addr;
  wire         _entries_4_io_chi_tx_req_bits_allowRetry;
  wire [3:0]   _entries_4_io_chi_tx_req_bits_pCrdType;
  wire         _entries_4_io_chi_tx_dat_valid;
  wire [6:0]   _entries_4_io_chi_tx_dat_bits_tgtID;
  wire [7:0]   _entries_4_io_chi_tx_dat_bits_txnID;
  wire [1:0]   _entries_4_io_chi_tx_dat_bits_ccID;
  wire [1:0]   _entries_4_io_chi_tx_dat_bits_dataID;
  wire [31:0]  _entries_4_io_chi_tx_dat_bits_be;
  wire [255:0] _entries_4_io_chi_tx_dat_bits_data;
  wire         _entries_4_io_chi_rx_rsp_ready;
  wire         _entries_4_io_chi_rx_dat_ready;
  wire         _entries_4_io_pCrdQuery_valid;
  wire [3:0]   _entries_4_io_pCrdQuery_bits_pCrdType;
  wire         _entries_4_io_waitOnReadReceipt;
  wire         _entries_3_io_req_ready;
  wire         _entries_3_io_resp_valid;
  wire [2:0]   _entries_3_io_resp_bits_opcode;
  wire [1:0]   _entries_3_io_resp_bits_size;
  wire [2:0]   _entries_3_io_resp_bits_source;
  wire         _entries_3_io_resp_bits_denied;
  wire [63:0]  _entries_3_io_resp_bits_data;
  wire         _entries_3_io_resp_bits_corrupt;
  wire         _entries_3_io_chi_tx_req_valid;
  wire [7:0]   _entries_3_io_chi_tx_req_bits_txnID;
  wire [5:0]   _entries_3_io_chi_tx_req_bits_opcode;
  wire [2:0]   _entries_3_io_chi_tx_req_bits_size;
  wire [47:0]  _entries_3_io_chi_tx_req_bits_addr;
  wire         _entries_3_io_chi_tx_req_bits_allowRetry;
  wire [3:0]   _entries_3_io_chi_tx_req_bits_pCrdType;
  wire         _entries_3_io_chi_tx_dat_valid;
  wire [6:0]   _entries_3_io_chi_tx_dat_bits_tgtID;
  wire [7:0]   _entries_3_io_chi_tx_dat_bits_txnID;
  wire [1:0]   _entries_3_io_chi_tx_dat_bits_ccID;
  wire [1:0]   _entries_3_io_chi_tx_dat_bits_dataID;
  wire [31:0]  _entries_3_io_chi_tx_dat_bits_be;
  wire [255:0] _entries_3_io_chi_tx_dat_bits_data;
  wire         _entries_3_io_chi_rx_rsp_ready;
  wire         _entries_3_io_chi_rx_dat_ready;
  wire         _entries_3_io_pCrdQuery_valid;
  wire [3:0]   _entries_3_io_pCrdQuery_bits_pCrdType;
  wire         _entries_3_io_waitOnReadReceipt;
  wire         _entries_2_io_req_ready;
  wire         _entries_2_io_resp_valid;
  wire [2:0]   _entries_2_io_resp_bits_opcode;
  wire [1:0]   _entries_2_io_resp_bits_size;
  wire [2:0]   _entries_2_io_resp_bits_source;
  wire         _entries_2_io_resp_bits_denied;
  wire [63:0]  _entries_2_io_resp_bits_data;
  wire         _entries_2_io_resp_bits_corrupt;
  wire         _entries_2_io_chi_tx_req_valid;
  wire [7:0]   _entries_2_io_chi_tx_req_bits_txnID;
  wire [5:0]   _entries_2_io_chi_tx_req_bits_opcode;
  wire [2:0]   _entries_2_io_chi_tx_req_bits_size;
  wire [47:0]  _entries_2_io_chi_tx_req_bits_addr;
  wire         _entries_2_io_chi_tx_req_bits_allowRetry;
  wire [3:0]   _entries_2_io_chi_tx_req_bits_pCrdType;
  wire         _entries_2_io_chi_tx_dat_valid;
  wire [6:0]   _entries_2_io_chi_tx_dat_bits_tgtID;
  wire [7:0]   _entries_2_io_chi_tx_dat_bits_txnID;
  wire [1:0]   _entries_2_io_chi_tx_dat_bits_ccID;
  wire [1:0]   _entries_2_io_chi_tx_dat_bits_dataID;
  wire [31:0]  _entries_2_io_chi_tx_dat_bits_be;
  wire [255:0] _entries_2_io_chi_tx_dat_bits_data;
  wire         _entries_2_io_chi_rx_rsp_ready;
  wire         _entries_2_io_chi_rx_dat_ready;
  wire         _entries_2_io_pCrdQuery_valid;
  wire [3:0]   _entries_2_io_pCrdQuery_bits_pCrdType;
  wire         _entries_2_io_waitOnReadReceipt;
  wire         _entries_1_io_req_ready;
  wire         _entries_1_io_resp_valid;
  wire [2:0]   _entries_1_io_resp_bits_opcode;
  wire [1:0]   _entries_1_io_resp_bits_size;
  wire [2:0]   _entries_1_io_resp_bits_source;
  wire         _entries_1_io_resp_bits_denied;
  wire [63:0]  _entries_1_io_resp_bits_data;
  wire         _entries_1_io_resp_bits_corrupt;
  wire         _entries_1_io_chi_tx_req_valid;
  wire [7:0]   _entries_1_io_chi_tx_req_bits_txnID;
  wire [5:0]   _entries_1_io_chi_tx_req_bits_opcode;
  wire [2:0]   _entries_1_io_chi_tx_req_bits_size;
  wire [47:0]  _entries_1_io_chi_tx_req_bits_addr;
  wire         _entries_1_io_chi_tx_req_bits_allowRetry;
  wire [3:0]   _entries_1_io_chi_tx_req_bits_pCrdType;
  wire         _entries_1_io_chi_tx_dat_valid;
  wire [6:0]   _entries_1_io_chi_tx_dat_bits_tgtID;
  wire [7:0]   _entries_1_io_chi_tx_dat_bits_txnID;
  wire [1:0]   _entries_1_io_chi_tx_dat_bits_ccID;
  wire [1:0]   _entries_1_io_chi_tx_dat_bits_dataID;
  wire [31:0]  _entries_1_io_chi_tx_dat_bits_be;
  wire [255:0] _entries_1_io_chi_tx_dat_bits_data;
  wire         _entries_1_io_chi_rx_rsp_ready;
  wire         _entries_1_io_chi_rx_dat_ready;
  wire         _entries_1_io_pCrdQuery_valid;
  wire [3:0]   _entries_1_io_pCrdQuery_bits_pCrdType;
  wire         _entries_1_io_waitOnReadReceipt;
  wire         _entries_0_io_req_ready;
  wire         _entries_0_io_resp_valid;
  wire [2:0]   _entries_0_io_resp_bits_opcode;
  wire [1:0]   _entries_0_io_resp_bits_size;
  wire [2:0]   _entries_0_io_resp_bits_source;
  wire         _entries_0_io_resp_bits_denied;
  wire [63:0]  _entries_0_io_resp_bits_data;
  wire         _entries_0_io_resp_bits_corrupt;
  wire         _entries_0_io_chi_tx_req_valid;
  wire [7:0]   _entries_0_io_chi_tx_req_bits_txnID;
  wire [5:0]   _entries_0_io_chi_tx_req_bits_opcode;
  wire [2:0]   _entries_0_io_chi_tx_req_bits_size;
  wire [47:0]  _entries_0_io_chi_tx_req_bits_addr;
  wire         _entries_0_io_chi_tx_req_bits_allowRetry;
  wire [3:0]   _entries_0_io_chi_tx_req_bits_pCrdType;
  wire         _entries_0_io_chi_tx_dat_valid;
  wire [6:0]   _entries_0_io_chi_tx_dat_bits_tgtID;
  wire [7:0]   _entries_0_io_chi_tx_dat_bits_txnID;
  wire [1:0]   _entries_0_io_chi_tx_dat_bits_ccID;
  wire [1:0]   _entries_0_io_chi_tx_dat_bits_dataID;
  wire [31:0]  _entries_0_io_chi_tx_dat_bits_be;
  wire [255:0] _entries_0_io_chi_tx_dat_bits_data;
  wire         _entries_0_io_chi_rx_rsp_ready;
  wire         _entries_0_io_chi_rx_dat_ready;
  wire         _entries_0_io_pCrdQuery_valid;
  wire [3:0]   _entries_0_io_pCrdQuery_bits_pCrdType;
  wire         _entries_0_io_waitOnReadReceipt;
  wire         mmioNodeIn_a_valid = auto_mmio_in_a_valid;
  wire [2:0]   mmioNodeIn_a_bits_opcode = auto_mmio_in_a_bits_opcode;
  wire [2:0]   mmioNodeIn_a_bits_param = auto_mmio_in_a_bits_param;
  wire [1:0]   mmioNodeIn_a_bits_size = auto_mmio_in_a_bits_size;
  wire [2:0]   mmioNodeIn_a_bits_source = auto_mmio_in_a_bits_source;
  wire [30:0]  mmioNodeIn_a_bits_address = auto_mmio_in_a_bits_address;
  wire [7:0]   mmioNodeIn_a_bits_mask = auto_mmio_in_a_bits_mask;
  wire [63:0]  mmioNodeIn_a_bits_data = auto_mmio_in_a_bits_data;
  wire         mmioNodeIn_a_bits_corrupt = auto_mmio_in_a_bits_corrupt;
  wire         mmioNodeIn_d_ready = auto_mmio_in_d_ready;
  wire         mmioNodeIn_d_bits_sink = 1'h0;
  wire [1:0]   mmioNodeIn_d_bits_param = 2'h0;
  wire         _selectOH_T = _entries_0_io_req_ready | _entries_1_io_req_ready;
  wire [7:0]   _selectOH_T_13 =
    _selectOH_T | _entries_2_io_req_ready | _entries_3_io_req_ready
      ? {4'h0,
         _selectOH_T
           ? {2'h0, _entries_0_io_req_ready ? 2'h1 : 2'h2}
           : _entries_2_io_req_ready ? 4'h4 : 4'h8}
      : _entries_4_io_req_ready | _entries_5_io_req_ready
          ? {2'h0, _entries_4_io_req_ready ? 6'h10 : 6'h20}
          : _entries_6_io_req_ready ? 8'h40 : 8'h80;
  wire [7:0]   _waitOnReadReceipt_T =
    {_entries_0_io_waitOnReadReceipt,
     _entries_1_io_waitOnReadReceipt,
     _entries_2_io_waitOnReadReceipt,
     _entries_3_io_waitOnReadReceipt,
     _entries_4_io_waitOnReadReceipt,
     _entries_5_io_waitOnReadReceipt,
     _entries_6_io_waitOnReadReceipt,
     _entries_7_io_waitOnReadReceipt};
  reg          pCrdValids_0;
  reg          pCrdValids_1;
  reg          pCrdValids_2;
  reg          pCrdValids_3;
  reg          pCrdValids_4;
  reg          pCrdValids_5;
  reg          pCrdValids_6;
  reg          pCrdValids_7;
  reg  [3:0]   pCrdTypes_0;
  reg  [3:0]   pCrdTypes_1;
  reg  [3:0]   pCrdTypes_2;
  reg  [3:0]   pCrdTypes_3;
  reg  [3:0]   pCrdTypes_4;
  reg  [3:0]   pCrdTypes_5;
  reg  [3:0]   pCrdTypes_6;
  reg  [3:0]   pCrdTypes_7;
  wire [7:0]   pCrdInsertOH_enc =
    pCrdValids_0
      ? (pCrdValids_1
           ? (pCrdValids_2
                ? (pCrdValids_3
                     ? (pCrdValids_4
                          ? (pCrdValids_5
                               ? (pCrdValids_6 ? {~pCrdValids_7, 7'h0} : 8'h40)
                               : 8'h20)
                          : 8'h10)
                     : 8'h8)
                : 8'h4)
           : 8'h2)
      : 8'h1;
  wire         isPCrdGrant = io_rx_rsp_bits_opcode == 4'h7;
  wire [7:0]   _pCrdMatchEntryVec_T =
    {pCrdMatch_0_7,
     pCrdMatch_0_6,
     pCrdMatch_0_5,
     pCrdMatch_0_4,
     pCrdMatch_0_3,
     pCrdMatch_0_2,
     pCrdMatch_0_1,
     pCrdMatch_0_0};
  wire [7:0]   _pCrdMatchEntryVec_T_1 =
    {pCrdMatch_1_7,
     pCrdMatch_1_6,
     pCrdMatch_1_5,
     pCrdMatch_1_4,
     pCrdMatch_1_3,
     pCrdMatch_1_2,
     pCrdMatch_1_1,
     pCrdMatch_1_0};
  wire [7:0]   _pCrdMatchEntryVec_T_2 =
    {pCrdMatch_2_7,
     pCrdMatch_2_6,
     pCrdMatch_2_5,
     pCrdMatch_2_4,
     pCrdMatch_2_3,
     pCrdMatch_2_2,
     pCrdMatch_2_1,
     pCrdMatch_2_0};
  wire [7:0]   _pCrdMatchEntryVec_T_3 =
    {pCrdMatch_3_7,
     pCrdMatch_3_6,
     pCrdMatch_3_5,
     pCrdMatch_3_4,
     pCrdMatch_3_3,
     pCrdMatch_3_2,
     pCrdMatch_3_1,
     pCrdMatch_3_0};
  wire [7:0]   _pCrdMatchEntryVec_T_4 =
    {pCrdMatch_4_7,
     pCrdMatch_4_6,
     pCrdMatch_4_5,
     pCrdMatch_4_4,
     pCrdMatch_4_3,
     pCrdMatch_4_2,
     pCrdMatch_4_1,
     pCrdMatch_4_0};
  wire [7:0]   _pCrdMatchEntryVec_T_5 =
    {pCrdMatch_5_7,
     pCrdMatch_5_6,
     pCrdMatch_5_5,
     pCrdMatch_5_4,
     pCrdMatch_5_3,
     pCrdMatch_5_2,
     pCrdMatch_5_1,
     pCrdMatch_5_0};
  wire [7:0]   _pCrdMatchEntryVec_T_6 =
    {pCrdMatch_6_7,
     pCrdMatch_6_6,
     pCrdMatch_6_5,
     pCrdMatch_6_4,
     pCrdMatch_6_3,
     pCrdMatch_6_2,
     pCrdMatch_6_1,
     pCrdMatch_6_0};
  wire [7:0]   pCrdMatchEntryOH_enc =
    (|_pCrdMatchEntryVec_T)
      ? 8'h1
      : (|_pCrdMatchEntryVec_T_1)
          ? 8'h2
          : (|_pCrdMatchEntryVec_T_2)
              ? 8'h4
              : (|_pCrdMatchEntryVec_T_3)
                  ? 8'h8
                  : (|_pCrdMatchEntryVec_T_4)
                      ? 8'h10
                      : (|_pCrdMatchEntryVec_T_5)
                          ? 8'h20
                          : (|_pCrdMatchEntryVec_T_6)
                              ? 8'h40
                              : {|{pCrdMatch_7_7,
                                   pCrdMatch_7_6,
                                   pCrdMatch_7_5,
                                   pCrdMatch_7_4,
                                   pCrdMatch_7_3,
                                   pCrdMatch_7_2,
                                   pCrdMatch_7_1,
                                   pCrdMatch_7_0},
                                 7'h0};
  wire         _GEN = io_rx_rsp_valid & isPCrdGrant;
  wire         _GEN_0 = _GEN & pCrdInsertOH_enc[0];
  wire         _GEN_1 = _GEN & pCrdInsertOH_enc[1];
  wire         _GEN_2 = _GEN & pCrdInsertOH_enc[2];
  wire         _GEN_3 = _GEN & pCrdInsertOH_enc[3];
  wire         _GEN_4 = _GEN & pCrdInsertOH_enc[4];
  wire         _GEN_5 = _GEN & pCrdInsertOH_enc[5];
  wire         _GEN_6 = _GEN & pCrdInsertOH_enc[6];
  wire         _GEN_7 = _GEN & pCrdInsertOH_enc[7];
  wire         _io_rx_dat_ready_T = io_rx_dat_bits_txnID == 8'h0;
  wire         _io_rx_rsp_ready_T = io_rx_rsp_bits_txnID == 8'h0;
  assign pCrdMatch_0_0 =
    _entries_0_io_pCrdQuery_valid & pCrdValids_0
    & _entries_0_io_pCrdQuery_bits_pCrdType == pCrdTypes_0;
  assign pCrdMatch_0_1 =
    _entries_0_io_pCrdQuery_valid & pCrdValids_1
    & _entries_0_io_pCrdQuery_bits_pCrdType == pCrdTypes_1;
  assign pCrdMatch_0_2 =
    _entries_0_io_pCrdQuery_valid & pCrdValids_2
    & _entries_0_io_pCrdQuery_bits_pCrdType == pCrdTypes_2;
  assign pCrdMatch_0_3 =
    _entries_0_io_pCrdQuery_valid & pCrdValids_3
    & _entries_0_io_pCrdQuery_bits_pCrdType == pCrdTypes_3;
  assign pCrdMatch_0_4 =
    _entries_0_io_pCrdQuery_valid & pCrdValids_4
    & _entries_0_io_pCrdQuery_bits_pCrdType == pCrdTypes_4;
  assign pCrdMatch_0_5 =
    _entries_0_io_pCrdQuery_valid & pCrdValids_5
    & _entries_0_io_pCrdQuery_bits_pCrdType == pCrdTypes_5;
  assign pCrdMatch_0_6 =
    _entries_0_io_pCrdQuery_valid & pCrdValids_6
    & _entries_0_io_pCrdQuery_bits_pCrdType == pCrdTypes_6;
  assign pCrdMatch_0_7 =
    _entries_0_io_pCrdQuery_valid & pCrdValids_7
    & _entries_0_io_pCrdQuery_bits_pCrdType == pCrdTypes_7;
  wire         _io_rx_dat_ready_T_2 = io_rx_dat_bits_txnID == 8'h1;
  wire         _io_rx_rsp_ready_T_2 = io_rx_rsp_bits_txnID == 8'h1;
  assign pCrdMatch_1_0 =
    _entries_1_io_pCrdQuery_valid & pCrdValids_0
    & _entries_1_io_pCrdQuery_bits_pCrdType == pCrdTypes_0;
  assign pCrdMatch_1_1 =
    _entries_1_io_pCrdQuery_valid & pCrdValids_1
    & _entries_1_io_pCrdQuery_bits_pCrdType == pCrdTypes_1;
  assign pCrdMatch_1_2 =
    _entries_1_io_pCrdQuery_valid & pCrdValids_2
    & _entries_1_io_pCrdQuery_bits_pCrdType == pCrdTypes_2;
  assign pCrdMatch_1_3 =
    _entries_1_io_pCrdQuery_valid & pCrdValids_3
    & _entries_1_io_pCrdQuery_bits_pCrdType == pCrdTypes_3;
  assign pCrdMatch_1_4 =
    _entries_1_io_pCrdQuery_valid & pCrdValids_4
    & _entries_1_io_pCrdQuery_bits_pCrdType == pCrdTypes_4;
  assign pCrdMatch_1_5 =
    _entries_1_io_pCrdQuery_valid & pCrdValids_5
    & _entries_1_io_pCrdQuery_bits_pCrdType == pCrdTypes_5;
  assign pCrdMatch_1_6 =
    _entries_1_io_pCrdQuery_valid & pCrdValids_6
    & _entries_1_io_pCrdQuery_bits_pCrdType == pCrdTypes_6;
  assign pCrdMatch_1_7 =
    _entries_1_io_pCrdQuery_valid & pCrdValids_7
    & _entries_1_io_pCrdQuery_bits_pCrdType == pCrdTypes_7;
  wire         _io_rx_dat_ready_T_4 = io_rx_dat_bits_txnID == 8'h2;
  wire         _io_rx_rsp_ready_T_4 = io_rx_rsp_bits_txnID == 8'h2;
  assign pCrdMatch_2_0 =
    _entries_2_io_pCrdQuery_valid & pCrdValids_0
    & _entries_2_io_pCrdQuery_bits_pCrdType == pCrdTypes_0;
  assign pCrdMatch_2_1 =
    _entries_2_io_pCrdQuery_valid & pCrdValids_1
    & _entries_2_io_pCrdQuery_bits_pCrdType == pCrdTypes_1;
  assign pCrdMatch_2_2 =
    _entries_2_io_pCrdQuery_valid & pCrdValids_2
    & _entries_2_io_pCrdQuery_bits_pCrdType == pCrdTypes_2;
  assign pCrdMatch_2_3 =
    _entries_2_io_pCrdQuery_valid & pCrdValids_3
    & _entries_2_io_pCrdQuery_bits_pCrdType == pCrdTypes_3;
  assign pCrdMatch_2_4 =
    _entries_2_io_pCrdQuery_valid & pCrdValids_4
    & _entries_2_io_pCrdQuery_bits_pCrdType == pCrdTypes_4;
  assign pCrdMatch_2_5 =
    _entries_2_io_pCrdQuery_valid & pCrdValids_5
    & _entries_2_io_pCrdQuery_bits_pCrdType == pCrdTypes_5;
  assign pCrdMatch_2_6 =
    _entries_2_io_pCrdQuery_valid & pCrdValids_6
    & _entries_2_io_pCrdQuery_bits_pCrdType == pCrdTypes_6;
  assign pCrdMatch_2_7 =
    _entries_2_io_pCrdQuery_valid & pCrdValids_7
    & _entries_2_io_pCrdQuery_bits_pCrdType == pCrdTypes_7;
  wire         _io_rx_dat_ready_T_6 = io_rx_dat_bits_txnID == 8'h3;
  wire         _io_rx_rsp_ready_T_6 = io_rx_rsp_bits_txnID == 8'h3;
  assign pCrdMatch_3_0 =
    _entries_3_io_pCrdQuery_valid & pCrdValids_0
    & _entries_3_io_pCrdQuery_bits_pCrdType == pCrdTypes_0;
  assign pCrdMatch_3_1 =
    _entries_3_io_pCrdQuery_valid & pCrdValids_1
    & _entries_3_io_pCrdQuery_bits_pCrdType == pCrdTypes_1;
  assign pCrdMatch_3_2 =
    _entries_3_io_pCrdQuery_valid & pCrdValids_2
    & _entries_3_io_pCrdQuery_bits_pCrdType == pCrdTypes_2;
  assign pCrdMatch_3_3 =
    _entries_3_io_pCrdQuery_valid & pCrdValids_3
    & _entries_3_io_pCrdQuery_bits_pCrdType == pCrdTypes_3;
  assign pCrdMatch_3_4 =
    _entries_3_io_pCrdQuery_valid & pCrdValids_4
    & _entries_3_io_pCrdQuery_bits_pCrdType == pCrdTypes_4;
  assign pCrdMatch_3_5 =
    _entries_3_io_pCrdQuery_valid & pCrdValids_5
    & _entries_3_io_pCrdQuery_bits_pCrdType == pCrdTypes_5;
  assign pCrdMatch_3_6 =
    _entries_3_io_pCrdQuery_valid & pCrdValids_6
    & _entries_3_io_pCrdQuery_bits_pCrdType == pCrdTypes_6;
  assign pCrdMatch_3_7 =
    _entries_3_io_pCrdQuery_valid & pCrdValids_7
    & _entries_3_io_pCrdQuery_bits_pCrdType == pCrdTypes_7;
  wire         _io_rx_dat_ready_T_8 = io_rx_dat_bits_txnID == 8'h4;
  wire         _io_rx_rsp_ready_T_8 = io_rx_rsp_bits_txnID == 8'h4;
  assign pCrdMatch_4_0 =
    _entries_4_io_pCrdQuery_valid & pCrdValids_0
    & _entries_4_io_pCrdQuery_bits_pCrdType == pCrdTypes_0;
  assign pCrdMatch_4_1 =
    _entries_4_io_pCrdQuery_valid & pCrdValids_1
    & _entries_4_io_pCrdQuery_bits_pCrdType == pCrdTypes_1;
  assign pCrdMatch_4_2 =
    _entries_4_io_pCrdQuery_valid & pCrdValids_2
    & _entries_4_io_pCrdQuery_bits_pCrdType == pCrdTypes_2;
  assign pCrdMatch_4_3 =
    _entries_4_io_pCrdQuery_valid & pCrdValids_3
    & _entries_4_io_pCrdQuery_bits_pCrdType == pCrdTypes_3;
  assign pCrdMatch_4_4 =
    _entries_4_io_pCrdQuery_valid & pCrdValids_4
    & _entries_4_io_pCrdQuery_bits_pCrdType == pCrdTypes_4;
  assign pCrdMatch_4_5 =
    _entries_4_io_pCrdQuery_valid & pCrdValids_5
    & _entries_4_io_pCrdQuery_bits_pCrdType == pCrdTypes_5;
  assign pCrdMatch_4_6 =
    _entries_4_io_pCrdQuery_valid & pCrdValids_6
    & _entries_4_io_pCrdQuery_bits_pCrdType == pCrdTypes_6;
  assign pCrdMatch_4_7 =
    _entries_4_io_pCrdQuery_valid & pCrdValids_7
    & _entries_4_io_pCrdQuery_bits_pCrdType == pCrdTypes_7;
  wire         _io_rx_dat_ready_T_10 = io_rx_dat_bits_txnID == 8'h5;
  wire         _io_rx_rsp_ready_T_10 = io_rx_rsp_bits_txnID == 8'h5;
  assign pCrdMatch_5_0 =
    _entries_5_io_pCrdQuery_valid & pCrdValids_0
    & _entries_5_io_pCrdQuery_bits_pCrdType == pCrdTypes_0;
  assign pCrdMatch_5_1 =
    _entries_5_io_pCrdQuery_valid & pCrdValids_1
    & _entries_5_io_pCrdQuery_bits_pCrdType == pCrdTypes_1;
  assign pCrdMatch_5_2 =
    _entries_5_io_pCrdQuery_valid & pCrdValids_2
    & _entries_5_io_pCrdQuery_bits_pCrdType == pCrdTypes_2;
  assign pCrdMatch_5_3 =
    _entries_5_io_pCrdQuery_valid & pCrdValids_3
    & _entries_5_io_pCrdQuery_bits_pCrdType == pCrdTypes_3;
  assign pCrdMatch_5_4 =
    _entries_5_io_pCrdQuery_valid & pCrdValids_4
    & _entries_5_io_pCrdQuery_bits_pCrdType == pCrdTypes_4;
  assign pCrdMatch_5_5 =
    _entries_5_io_pCrdQuery_valid & pCrdValids_5
    & _entries_5_io_pCrdQuery_bits_pCrdType == pCrdTypes_5;
  assign pCrdMatch_5_6 =
    _entries_5_io_pCrdQuery_valid & pCrdValids_6
    & _entries_5_io_pCrdQuery_bits_pCrdType == pCrdTypes_6;
  assign pCrdMatch_5_7 =
    _entries_5_io_pCrdQuery_valid & pCrdValids_7
    & _entries_5_io_pCrdQuery_bits_pCrdType == pCrdTypes_7;
  wire         _io_rx_dat_ready_T_12 = io_rx_dat_bits_txnID == 8'h6;
  wire         _io_rx_rsp_ready_T_12 = io_rx_rsp_bits_txnID == 8'h6;
  assign pCrdMatch_6_0 =
    _entries_6_io_pCrdQuery_valid & pCrdValids_0
    & _entries_6_io_pCrdQuery_bits_pCrdType == pCrdTypes_0;
  assign pCrdMatch_6_1 =
    _entries_6_io_pCrdQuery_valid & pCrdValids_1
    & _entries_6_io_pCrdQuery_bits_pCrdType == pCrdTypes_1;
  assign pCrdMatch_6_2 =
    _entries_6_io_pCrdQuery_valid & pCrdValids_2
    & _entries_6_io_pCrdQuery_bits_pCrdType == pCrdTypes_2;
  assign pCrdMatch_6_3 =
    _entries_6_io_pCrdQuery_valid & pCrdValids_3
    & _entries_6_io_pCrdQuery_bits_pCrdType == pCrdTypes_3;
  assign pCrdMatch_6_4 =
    _entries_6_io_pCrdQuery_valid & pCrdValids_4
    & _entries_6_io_pCrdQuery_bits_pCrdType == pCrdTypes_4;
  assign pCrdMatch_6_5 =
    _entries_6_io_pCrdQuery_valid & pCrdValids_5
    & _entries_6_io_pCrdQuery_bits_pCrdType == pCrdTypes_5;
  assign pCrdMatch_6_6 =
    _entries_6_io_pCrdQuery_valid & pCrdValids_6
    & _entries_6_io_pCrdQuery_bits_pCrdType == pCrdTypes_6;
  assign pCrdMatch_6_7 =
    _entries_6_io_pCrdQuery_valid & pCrdValids_7
    & _entries_6_io_pCrdQuery_bits_pCrdType == pCrdTypes_7;
  wire         _io_rx_dat_ready_T_14 = io_rx_dat_bits_txnID == 8'h7;
  wire         _io_rx_rsp_ready_T_14 = io_rx_rsp_bits_txnID == 8'h7;
  assign pCrdMatch_7_0 =
    _entries_7_io_pCrdQuery_valid & pCrdValids_0
    & _entries_7_io_pCrdQuery_bits_pCrdType == pCrdTypes_0;
  assign pCrdMatch_7_1 =
    _entries_7_io_pCrdQuery_valid & pCrdValids_1
    & _entries_7_io_pCrdQuery_bits_pCrdType == pCrdTypes_1;
  assign pCrdMatch_7_2 =
    _entries_7_io_pCrdQuery_valid & pCrdValids_2
    & _entries_7_io_pCrdQuery_bits_pCrdType == pCrdTypes_2;
  assign pCrdMatch_7_3 =
    _entries_7_io_pCrdQuery_valid & pCrdValids_3
    & _entries_7_io_pCrdQuery_bits_pCrdType == pCrdTypes_3;
  assign pCrdMatch_7_4 =
    _entries_7_io_pCrdQuery_valid & pCrdValids_4
    & _entries_7_io_pCrdQuery_bits_pCrdType == pCrdTypes_4;
  assign pCrdMatch_7_5 =
    _entries_7_io_pCrdQuery_valid & pCrdValids_5
    & _entries_7_io_pCrdQuery_bits_pCrdType == pCrdTypes_5;
  assign pCrdMatch_7_6 =
    _entries_7_io_pCrdQuery_valid & pCrdValids_6
    & _entries_7_io_pCrdQuery_bits_pCrdType == pCrdTypes_6;
  assign pCrdMatch_7_7 =
    _entries_7_io_pCrdQuery_valid & pCrdValids_7
    & _entries_7_io_pCrdQuery_bits_pCrdType == pCrdTypes_7;
  wire         block =
    _entries_0_io_chi_tx_req_bits_opcode == 6'h4 & (|_waitOnReadReceipt_T);
  wire         block_1 =
    _entries_1_io_chi_tx_req_bits_opcode == 6'h4 & (|_waitOnReadReceipt_T);
  wire         block_2 =
    _entries_2_io_chi_tx_req_bits_opcode == 6'h4 & (|_waitOnReadReceipt_T);
  wire         block_3 =
    _entries_3_io_chi_tx_req_bits_opcode == 6'h4 & (|_waitOnReadReceipt_T);
  wire         block_4 =
    _entries_4_io_chi_tx_req_bits_opcode == 6'h4 & (|_waitOnReadReceipt_T);
  wire         block_5 =
    _entries_5_io_chi_tx_req_bits_opcode == 6'h4 & (|_waitOnReadReceipt_T);
  wire         block_6 =
    _entries_6_io_chi_tx_req_bits_opcode == 6'h4 & (|_waitOnReadReceipt_T);
  wire         block_7 =
    _entries_7_io_chi_tx_req_bits_opcode == 6'h4 & (|_waitOnReadReceipt_T);
  wire         mmioNodeIn_a_ready =
    |{_entries_0_io_req_ready,
      _entries_1_io_req_ready,
      _entries_2_io_req_ready,
      _entries_3_io_req_ready,
      _entries_4_io_req_ready,
      _entries_5_io_req_ready,
      _entries_6_io_req_ready,
      _entries_7_io_req_ready};
  wire [7:0]   pCrdFreeOH_enc =
    pCrdMatch_0_0
      ? 8'h1
      : pCrdMatch_0_1
          ? 8'h2
          : pCrdMatch_0_2
              ? 8'h4
              : pCrdMatch_0_3
                  ? 8'h8
                  : pCrdMatch_0_4
                      ? 8'h10
                      : pCrdMatch_0_5
                          ? 8'h20
                          : pCrdMatch_0_6 ? 8'h40 : {pCrdMatch_0_7, 7'h0};
  wire [7:0]   pCrdFreeOH_enc_1 =
    pCrdMatch_1_0
      ? 8'h1
      : pCrdMatch_1_1
          ? 8'h2
          : pCrdMatch_1_2
              ? 8'h4
              : pCrdMatch_1_3
                  ? 8'h8
                  : pCrdMatch_1_4
                      ? 8'h10
                      : pCrdMatch_1_5
                          ? 8'h20
                          : pCrdMatch_1_6 ? 8'h40 : {pCrdMatch_1_7, 7'h0};
  wire [7:0]   pCrdFreeOH_enc_2 =
    pCrdMatch_2_0
      ? 8'h1
      : pCrdMatch_2_1
          ? 8'h2
          : pCrdMatch_2_2
              ? 8'h4
              : pCrdMatch_2_3
                  ? 8'h8
                  : pCrdMatch_2_4
                      ? 8'h10
                      : pCrdMatch_2_5
                          ? 8'h20
                          : pCrdMatch_2_6 ? 8'h40 : {pCrdMatch_2_7, 7'h0};
  wire [7:0]   pCrdFreeOH_enc_3 =
    pCrdMatch_3_0
      ? 8'h1
      : pCrdMatch_3_1
          ? 8'h2
          : pCrdMatch_3_2
              ? 8'h4
              : pCrdMatch_3_3
                  ? 8'h8
                  : pCrdMatch_3_4
                      ? 8'h10
                      : pCrdMatch_3_5
                          ? 8'h20
                          : pCrdMatch_3_6 ? 8'h40 : {pCrdMatch_3_7, 7'h0};
  wire [7:0]   pCrdFreeOH_enc_4 =
    pCrdMatch_4_0
      ? 8'h1
      : pCrdMatch_4_1
          ? 8'h2
          : pCrdMatch_4_2
              ? 8'h4
              : pCrdMatch_4_3
                  ? 8'h8
                  : pCrdMatch_4_4
                      ? 8'h10
                      : pCrdMatch_4_5
                          ? 8'h20
                          : pCrdMatch_4_6 ? 8'h40 : {pCrdMatch_4_7, 7'h0};
  wire [7:0]   pCrdFreeOH_enc_5 =
    pCrdMatch_5_0
      ? 8'h1
      : pCrdMatch_5_1
          ? 8'h2
          : pCrdMatch_5_2
              ? 8'h4
              : pCrdMatch_5_3
                  ? 8'h8
                  : pCrdMatch_5_4
                      ? 8'h10
                      : pCrdMatch_5_5
                          ? 8'h20
                          : pCrdMatch_5_6 ? 8'h40 : {pCrdMatch_5_7, 7'h0};
  wire [7:0]   pCrdFreeOH_enc_6 =
    pCrdMatch_6_0
      ? 8'h1
      : pCrdMatch_6_1
          ? 8'h2
          : pCrdMatch_6_2
              ? 8'h4
              : pCrdMatch_6_3
                  ? 8'h8
                  : pCrdMatch_6_4
                      ? 8'h10
                      : pCrdMatch_6_5
                          ? 8'h20
                          : pCrdMatch_6_6 ? 8'h40 : {pCrdMatch_6_7, 7'h0};
  wire [7:0]   pCrdFreeOH_enc_7 =
    pCrdMatch_7_0
      ? 8'h1
      : pCrdMatch_7_1
          ? 8'h2
          : pCrdMatch_7_2
              ? 8'h4
              : pCrdMatch_7_3
                  ? 8'h8
                  : pCrdMatch_7_4
                      ? 8'h10
                      : pCrdMatch_7_5
                          ? 8'h20
                          : pCrdMatch_7_6 ? 8'h40 : {pCrdMatch_7_7, 7'h0};
  wire         _pCrdFreeOH_T_64 = (|_pCrdMatchEntryVec_T) | (|_pCrdMatchEntryVec_T_1);
  wire         _pCrdFreeOH_T_68 =
    _pCrdFreeOH_T_64 | (|_pCrdMatchEntryVec_T_2) | (|_pCrdMatchEntryVec_T_3);
  wire         _pCrdFreeOH_T_70 = (|_pCrdMatchEntryVec_T_4) | (|_pCrdMatchEntryVec_T_5);
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      pCrdValids_0 <= 1'h0;
      pCrdValids_1 <= 1'h0;
      pCrdValids_2 <= 1'h0;
      pCrdValids_3 <= 1'h0;
      pCrdValids_4 <= 1'h0;
      pCrdValids_5 <= 1'h0;
      pCrdValids_6 <= 1'h0;
      pCrdValids_7 <= 1'h0;
    end
    else begin
      pCrdValids_0 <=
        ~(_pCrdFreeOH_T_68
            ? (_pCrdFreeOH_T_64
                 ? ((|_pCrdMatchEntryVec_T) ? pCrdFreeOH_enc[0] : pCrdFreeOH_enc_1[0])
                 : (|_pCrdMatchEntryVec_T_2) ? pCrdFreeOH_enc_2[0] : pCrdFreeOH_enc_3[0])
            : _pCrdFreeOH_T_70
                ? ((|_pCrdMatchEntryVec_T_4) ? pCrdFreeOH_enc_4[0] : pCrdFreeOH_enc_5[0])
                : (|_pCrdMatchEntryVec_T_6) ? pCrdFreeOH_enc_6[0] : pCrdFreeOH_enc_7[0])
        & (_GEN_0 | pCrdValids_0);
      pCrdValids_1 <=
        ~(_pCrdFreeOH_T_68
            ? (_pCrdFreeOH_T_64
                 ? ((|_pCrdMatchEntryVec_T) ? pCrdFreeOH_enc[1] : pCrdFreeOH_enc_1[1])
                 : (|_pCrdMatchEntryVec_T_2) ? pCrdFreeOH_enc_2[1] : pCrdFreeOH_enc_3[1])
            : _pCrdFreeOH_T_70
                ? ((|_pCrdMatchEntryVec_T_4) ? pCrdFreeOH_enc_4[1] : pCrdFreeOH_enc_5[1])
                : (|_pCrdMatchEntryVec_T_6) ? pCrdFreeOH_enc_6[1] : pCrdFreeOH_enc_7[1])
        & (_GEN_1 | pCrdValids_1);
      pCrdValids_2 <=
        ~(_pCrdFreeOH_T_68
            ? (_pCrdFreeOH_T_64
                 ? ((|_pCrdMatchEntryVec_T) ? pCrdFreeOH_enc[2] : pCrdFreeOH_enc_1[2])
                 : (|_pCrdMatchEntryVec_T_2) ? pCrdFreeOH_enc_2[2] : pCrdFreeOH_enc_3[2])
            : _pCrdFreeOH_T_70
                ? ((|_pCrdMatchEntryVec_T_4) ? pCrdFreeOH_enc_4[2] : pCrdFreeOH_enc_5[2])
                : (|_pCrdMatchEntryVec_T_6) ? pCrdFreeOH_enc_6[2] : pCrdFreeOH_enc_7[2])
        & (_GEN_2 | pCrdValids_2);
      pCrdValids_3 <=
        ~(_pCrdFreeOH_T_68
            ? (_pCrdFreeOH_T_64
                 ? ((|_pCrdMatchEntryVec_T) ? pCrdFreeOH_enc[3] : pCrdFreeOH_enc_1[3])
                 : (|_pCrdMatchEntryVec_T_2) ? pCrdFreeOH_enc_2[3] : pCrdFreeOH_enc_3[3])
            : _pCrdFreeOH_T_70
                ? ((|_pCrdMatchEntryVec_T_4) ? pCrdFreeOH_enc_4[3] : pCrdFreeOH_enc_5[3])
                : (|_pCrdMatchEntryVec_T_6) ? pCrdFreeOH_enc_6[3] : pCrdFreeOH_enc_7[3])
        & (_GEN_3 | pCrdValids_3);
      pCrdValids_4 <=
        ~(_pCrdFreeOH_T_68
            ? (_pCrdFreeOH_T_64
                 ? ((|_pCrdMatchEntryVec_T) ? pCrdFreeOH_enc[4] : pCrdFreeOH_enc_1[4])
                 : (|_pCrdMatchEntryVec_T_2) ? pCrdFreeOH_enc_2[4] : pCrdFreeOH_enc_3[4])
            : _pCrdFreeOH_T_70
                ? ((|_pCrdMatchEntryVec_T_4) ? pCrdFreeOH_enc_4[4] : pCrdFreeOH_enc_5[4])
                : (|_pCrdMatchEntryVec_T_6) ? pCrdFreeOH_enc_6[4] : pCrdFreeOH_enc_7[4])
        & (_GEN_4 | pCrdValids_4);
      pCrdValids_5 <=
        ~(_pCrdFreeOH_T_68
            ? (_pCrdFreeOH_T_64
                 ? ((|_pCrdMatchEntryVec_T) ? pCrdFreeOH_enc[5] : pCrdFreeOH_enc_1[5])
                 : (|_pCrdMatchEntryVec_T_2) ? pCrdFreeOH_enc_2[5] : pCrdFreeOH_enc_3[5])
            : _pCrdFreeOH_T_70
                ? ((|_pCrdMatchEntryVec_T_4) ? pCrdFreeOH_enc_4[5] : pCrdFreeOH_enc_5[5])
                : (|_pCrdMatchEntryVec_T_6) ? pCrdFreeOH_enc_6[5] : pCrdFreeOH_enc_7[5])
        & (_GEN_5 | pCrdValids_5);
      pCrdValids_6 <=
        ~(_pCrdFreeOH_T_68
            ? (_pCrdFreeOH_T_64
                 ? ((|_pCrdMatchEntryVec_T) ? pCrdFreeOH_enc[6] : pCrdFreeOH_enc_1[6])
                 : (|_pCrdMatchEntryVec_T_2) ? pCrdFreeOH_enc_2[6] : pCrdFreeOH_enc_3[6])
            : _pCrdFreeOH_T_70
                ? ((|_pCrdMatchEntryVec_T_4) ? pCrdFreeOH_enc_4[6] : pCrdFreeOH_enc_5[6])
                : (|_pCrdMatchEntryVec_T_6) ? pCrdFreeOH_enc_6[6] : pCrdFreeOH_enc_7[6])
        & (_GEN_6 | pCrdValids_6);
      pCrdValids_7 <=
        ~(_pCrdFreeOH_T_68
            ? (_pCrdFreeOH_T_64
                 ? ((|_pCrdMatchEntryVec_T) ? pCrdFreeOH_enc[7] : pCrdFreeOH_enc_1[7])
                 : (|_pCrdMatchEntryVec_T_2) ? pCrdFreeOH_enc_2[7] : pCrdFreeOH_enc_3[7])
            : _pCrdFreeOH_T_70
                ? ((|_pCrdMatchEntryVec_T_4) ? pCrdFreeOH_enc_4[7] : pCrdFreeOH_enc_5[7])
                : (|_pCrdMatchEntryVec_T_6) ? pCrdFreeOH_enc_6[7] : pCrdFreeOH_enc_7[7])
        & (_GEN_7 | pCrdValids_7);
    end
  end // always @(posedge, posedge)
  always @(posedge clock) begin
    if (_GEN_0)
      pCrdTypes_0 <= io_rx_rsp_bits_pCrdType;
    if (_GEN_1)
      pCrdTypes_1 <= io_rx_rsp_bits_pCrdType;
    if (_GEN_2)
      pCrdTypes_2 <= io_rx_rsp_bits_pCrdType;
    if (_GEN_3)
      pCrdTypes_3 <= io_rx_rsp_bits_pCrdType;
    if (_GEN_4)
      pCrdTypes_4 <= io_rx_rsp_bits_pCrdType;
    if (_GEN_5)
      pCrdTypes_5 <= io_rx_rsp_bits_pCrdType;
    if (_GEN_6)
      pCrdTypes_6 <= io_rx_rsp_bits_pCrdType;
    if (_GEN_7)
      pCrdTypes_7 <= io_rx_rsp_bits_pCrdType;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;
        end
        pCrdValids_0 = _RANDOM[1'h0][0];
        pCrdValids_1 = _RANDOM[1'h0][1];
        pCrdValids_2 = _RANDOM[1'h0][2];
        pCrdValids_3 = _RANDOM[1'h0][3];
        pCrdValids_4 = _RANDOM[1'h0][4];
        pCrdValids_5 = _RANDOM[1'h0][5];
        pCrdValids_6 = _RANDOM[1'h0][6];
        pCrdValids_7 = _RANDOM[1'h0][7];
        pCrdTypes_0 = _RANDOM[1'h0][11:8];
        pCrdTypes_1 = _RANDOM[1'h0][15:12];
        pCrdTypes_2 = _RANDOM[1'h0][19:16];
        pCrdTypes_3 = _RANDOM[1'h0][23:20];
        pCrdTypes_4 = _RANDOM[1'h0][27:24];
        pCrdTypes_5 = _RANDOM[1'h0][31:28];
        pCrdTypes_6 = _RANDOM[1'h1][3:0];
        pCrdTypes_7 = _RANDOM[1'h1][7:4];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        pCrdValids_0 = 1'h0;
        pCrdValids_1 = 1'h0;
        pCrdValids_2 = 1'h0;
        pCrdValids_3 = 1'h0;
        pCrdValids_4 = 1'h0;
        pCrdValids_5 = 1'h0;
        pCrdValids_6 = 1'h0;
        pCrdValids_7 = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  MMIOBridgeEntry entries_0 (
    .clock                         (clock),
    .reset                         (reset),
    .io_req_ready                  (_entries_0_io_req_ready),
    .io_req_valid                  (mmioNodeIn_a_valid & _selectOH_T_13[0]),
    .io_req_bits_opcode            (mmioNodeIn_a_bits_opcode),
    .io_req_bits_size              (mmioNodeIn_a_bits_size),
    .io_req_bits_source            (mmioNodeIn_a_bits_source),
    .io_req_bits_address           (mmioNodeIn_a_bits_address),
    .io_req_bits_mask              (mmioNodeIn_a_bits_mask),
    .io_req_bits_data              (mmioNodeIn_a_bits_data),
    .io_resp_ready                 (_mmio_channel_D_arb_io_in_0_ready),
    .io_resp_valid                 (_entries_0_io_resp_valid),
    .io_resp_bits_opcode           (_entries_0_io_resp_bits_opcode),
    .io_resp_bits_size             (_entries_0_io_resp_bits_size),
    .io_resp_bits_source           (_entries_0_io_resp_bits_source),
    .io_resp_bits_denied           (_entries_0_io_resp_bits_denied),
    .io_resp_bits_data             (_entries_0_io_resp_bits_data),
    .io_resp_bits_corrupt          (_entries_0_io_resp_bits_corrupt),
    .io_chi_tx_req_ready           (_txreqArb_io_in_0_ready & ~block),
    .io_chi_tx_req_valid           (_entries_0_io_chi_tx_req_valid),
    .io_chi_tx_req_bits_txnID      (_entries_0_io_chi_tx_req_bits_txnID),
    .io_chi_tx_req_bits_opcode     (_entries_0_io_chi_tx_req_bits_opcode),
    .io_chi_tx_req_bits_size       (_entries_0_io_chi_tx_req_bits_size),
    .io_chi_tx_req_bits_addr       (_entries_0_io_chi_tx_req_bits_addr),
    .io_chi_tx_req_bits_allowRetry (_entries_0_io_chi_tx_req_bits_allowRetry),
    .io_chi_tx_req_bits_pCrdType   (_entries_0_io_chi_tx_req_bits_pCrdType),
    .io_chi_tx_dat_ready           (_mmio_txdat_arb_io_in_0_ready),
    .io_chi_tx_dat_valid           (_entries_0_io_chi_tx_dat_valid),
    .io_chi_tx_dat_bits_tgtID      (_entries_0_io_chi_tx_dat_bits_tgtID),
    .io_chi_tx_dat_bits_txnID      (_entries_0_io_chi_tx_dat_bits_txnID),
    .io_chi_tx_dat_bits_ccID       (_entries_0_io_chi_tx_dat_bits_ccID),
    .io_chi_tx_dat_bits_dataID     (_entries_0_io_chi_tx_dat_bits_dataID),
    .io_chi_tx_dat_bits_be         (_entries_0_io_chi_tx_dat_bits_be),
    .io_chi_tx_dat_bits_data       (_entries_0_io_chi_tx_dat_bits_data),
    .io_chi_rx_rsp_ready           (_entries_0_io_chi_rx_rsp_ready),
    .io_chi_rx_rsp_valid           (io_rx_rsp_valid & _io_rx_rsp_ready_T),
    .io_chi_rx_rsp_bits_srcID      (io_rx_rsp_bits_srcID),
    .io_chi_rx_rsp_bits_opcode     (io_rx_rsp_bits_opcode),
    .io_chi_rx_rsp_bits_respErr    (io_rx_rsp_bits_respErr),
    .io_chi_rx_rsp_bits_dbID       (io_rx_rsp_bits_dbID),
    .io_chi_rx_rsp_bits_pCrdType   (io_rx_rsp_bits_pCrdType),
    .io_chi_rx_dat_ready           (_entries_0_io_chi_rx_dat_ready),
    .io_chi_rx_dat_valid           (io_rx_dat_valid & _io_rx_dat_ready_T),
    .io_chi_rx_dat_bits_respErr    (io_rx_dat_bits_respErr),
    .io_chi_rx_dat_bits_data       (io_rx_dat_bits_data),
    .io_id                         (1'h0),
    .io_pCrdQuery_valid            (_entries_0_io_pCrdQuery_valid),
    .io_pCrdQuery_bits_pCrdType    (_entries_0_io_pCrdQuery_bits_pCrdType),
    .io_pCrdGrant                  (pCrdMatchEntryOH_enc[0]),
    .io_waitOnReadReceipt          (_entries_0_io_waitOnReadReceipt)
  );
  MMIOBridgeEntry entries_1 (
    .clock                         (clock),
    .reset                         (reset),
    .io_req_ready                  (_entries_1_io_req_ready),
    .io_req_valid                  (mmioNodeIn_a_valid & _selectOH_T_13[1]),
    .io_req_bits_opcode            (mmioNodeIn_a_bits_opcode),
    .io_req_bits_size              (mmioNodeIn_a_bits_size),
    .io_req_bits_source            (mmioNodeIn_a_bits_source),
    .io_req_bits_address           (mmioNodeIn_a_bits_address),
    .io_req_bits_mask              (mmioNodeIn_a_bits_mask),
    .io_req_bits_data              (mmioNodeIn_a_bits_data),
    .io_resp_ready                 (_mmio_channel_D_arb_io_in_1_ready),
    .io_resp_valid                 (_entries_1_io_resp_valid),
    .io_resp_bits_opcode           (_entries_1_io_resp_bits_opcode),
    .io_resp_bits_size             (_entries_1_io_resp_bits_size),
    .io_resp_bits_source           (_entries_1_io_resp_bits_source),
    .io_resp_bits_denied           (_entries_1_io_resp_bits_denied),
    .io_resp_bits_data             (_entries_1_io_resp_bits_data),
    .io_resp_bits_corrupt          (_entries_1_io_resp_bits_corrupt),
    .io_chi_tx_req_ready           (_txreqArb_io_in_1_ready & ~block_1),
    .io_chi_tx_req_valid           (_entries_1_io_chi_tx_req_valid),
    .io_chi_tx_req_bits_txnID      (_entries_1_io_chi_tx_req_bits_txnID),
    .io_chi_tx_req_bits_opcode     (_entries_1_io_chi_tx_req_bits_opcode),
    .io_chi_tx_req_bits_size       (_entries_1_io_chi_tx_req_bits_size),
    .io_chi_tx_req_bits_addr       (_entries_1_io_chi_tx_req_bits_addr),
    .io_chi_tx_req_bits_allowRetry (_entries_1_io_chi_tx_req_bits_allowRetry),
    .io_chi_tx_req_bits_pCrdType   (_entries_1_io_chi_tx_req_bits_pCrdType),
    .io_chi_tx_dat_ready           (_mmio_txdat_arb_io_in_1_ready),
    .io_chi_tx_dat_valid           (_entries_1_io_chi_tx_dat_valid),
    .io_chi_tx_dat_bits_tgtID      (_entries_1_io_chi_tx_dat_bits_tgtID),
    .io_chi_tx_dat_bits_txnID      (_entries_1_io_chi_tx_dat_bits_txnID),
    .io_chi_tx_dat_bits_ccID       (_entries_1_io_chi_tx_dat_bits_ccID),
    .io_chi_tx_dat_bits_dataID     (_entries_1_io_chi_tx_dat_bits_dataID),
    .io_chi_tx_dat_bits_be         (_entries_1_io_chi_tx_dat_bits_be),
    .io_chi_tx_dat_bits_data       (_entries_1_io_chi_tx_dat_bits_data),
    .io_chi_rx_rsp_ready           (_entries_1_io_chi_rx_rsp_ready),
    .io_chi_rx_rsp_valid           (io_rx_rsp_valid & _io_rx_rsp_ready_T_2),
    .io_chi_rx_rsp_bits_srcID      (io_rx_rsp_bits_srcID),
    .io_chi_rx_rsp_bits_opcode     (io_rx_rsp_bits_opcode),
    .io_chi_rx_rsp_bits_respErr    (io_rx_rsp_bits_respErr),
    .io_chi_rx_rsp_bits_dbID       (io_rx_rsp_bits_dbID),
    .io_chi_rx_rsp_bits_pCrdType   (io_rx_rsp_bits_pCrdType),
    .io_chi_rx_dat_ready           (_entries_1_io_chi_rx_dat_ready),
    .io_chi_rx_dat_valid           (io_rx_dat_valid & _io_rx_dat_ready_T_2),
    .io_chi_rx_dat_bits_respErr    (io_rx_dat_bits_respErr),
    .io_chi_rx_dat_bits_data       (io_rx_dat_bits_data),
    .io_id                         (1'h1),
    .io_pCrdQuery_valid            (_entries_1_io_pCrdQuery_valid),
    .io_pCrdQuery_bits_pCrdType    (_entries_1_io_pCrdQuery_bits_pCrdType),
    .io_pCrdGrant                  (pCrdMatchEntryOH_enc[1]),
    .io_waitOnReadReceipt          (_entries_1_io_waitOnReadReceipt)
  );
  MMIOBridgeEntry_2 entries_2 (
    .clock                         (clock),
    .reset                         (reset),
    .io_req_ready                  (_entries_2_io_req_ready),
    .io_req_valid                  (mmioNodeIn_a_valid & _selectOH_T_13[2]),
    .io_req_bits_opcode            (mmioNodeIn_a_bits_opcode),
    .io_req_bits_size              (mmioNodeIn_a_bits_size),
    .io_req_bits_source            (mmioNodeIn_a_bits_source),
    .io_req_bits_address           (mmioNodeIn_a_bits_address),
    .io_req_bits_mask              (mmioNodeIn_a_bits_mask),
    .io_req_bits_data              (mmioNodeIn_a_bits_data),
    .io_resp_ready                 (_mmio_channel_D_arb_io_in_2_ready),
    .io_resp_valid                 (_entries_2_io_resp_valid),
    .io_resp_bits_opcode           (_entries_2_io_resp_bits_opcode),
    .io_resp_bits_size             (_entries_2_io_resp_bits_size),
    .io_resp_bits_source           (_entries_2_io_resp_bits_source),
    .io_resp_bits_denied           (_entries_2_io_resp_bits_denied),
    .io_resp_bits_data             (_entries_2_io_resp_bits_data),
    .io_resp_bits_corrupt          (_entries_2_io_resp_bits_corrupt),
    .io_chi_tx_req_ready           (_txreqArb_io_in_2_ready & ~block_2),
    .io_chi_tx_req_valid           (_entries_2_io_chi_tx_req_valid),
    .io_chi_tx_req_bits_txnID      (_entries_2_io_chi_tx_req_bits_txnID),
    .io_chi_tx_req_bits_opcode     (_entries_2_io_chi_tx_req_bits_opcode),
    .io_chi_tx_req_bits_size       (_entries_2_io_chi_tx_req_bits_size),
    .io_chi_tx_req_bits_addr       (_entries_2_io_chi_tx_req_bits_addr),
    .io_chi_tx_req_bits_allowRetry (_entries_2_io_chi_tx_req_bits_allowRetry),
    .io_chi_tx_req_bits_pCrdType   (_entries_2_io_chi_tx_req_bits_pCrdType),
    .io_chi_tx_dat_ready           (_mmio_txdat_arb_io_in_2_ready),
    .io_chi_tx_dat_valid           (_entries_2_io_chi_tx_dat_valid),
    .io_chi_tx_dat_bits_tgtID      (_entries_2_io_chi_tx_dat_bits_tgtID),
    .io_chi_tx_dat_bits_txnID      (_entries_2_io_chi_tx_dat_bits_txnID),
    .io_chi_tx_dat_bits_ccID       (_entries_2_io_chi_tx_dat_bits_ccID),
    .io_chi_tx_dat_bits_dataID     (_entries_2_io_chi_tx_dat_bits_dataID),
    .io_chi_tx_dat_bits_be         (_entries_2_io_chi_tx_dat_bits_be),
    .io_chi_tx_dat_bits_data       (_entries_2_io_chi_tx_dat_bits_data),
    .io_chi_rx_rsp_ready           (_entries_2_io_chi_rx_rsp_ready),
    .io_chi_rx_rsp_valid           (io_rx_rsp_valid & _io_rx_rsp_ready_T_4),
    .io_chi_rx_rsp_bits_srcID      (io_rx_rsp_bits_srcID),
    .io_chi_rx_rsp_bits_opcode     (io_rx_rsp_bits_opcode),
    .io_chi_rx_rsp_bits_respErr    (io_rx_rsp_bits_respErr),
    .io_chi_rx_rsp_bits_dbID       (io_rx_rsp_bits_dbID),
    .io_chi_rx_rsp_bits_pCrdType   (io_rx_rsp_bits_pCrdType),
    .io_chi_rx_dat_ready           (_entries_2_io_chi_rx_dat_ready),
    .io_chi_rx_dat_valid           (io_rx_dat_valid & _io_rx_dat_ready_T_4),
    .io_chi_rx_dat_bits_respErr    (io_rx_dat_bits_respErr),
    .io_chi_rx_dat_bits_data       (io_rx_dat_bits_data),
    .io_id                         (2'h2),
    .io_pCrdQuery_valid            (_entries_2_io_pCrdQuery_valid),
    .io_pCrdQuery_bits_pCrdType    (_entries_2_io_pCrdQuery_bits_pCrdType),
    .io_pCrdGrant                  (pCrdMatchEntryOH_enc[2]),
    .io_waitOnReadReceipt          (_entries_2_io_waitOnReadReceipt)
  );
  MMIOBridgeEntry_2 entries_3 (
    .clock                         (clock),
    .reset                         (reset),
    .io_req_ready                  (_entries_3_io_req_ready),
    .io_req_valid                  (mmioNodeIn_a_valid & _selectOH_T_13[3]),
    .io_req_bits_opcode            (mmioNodeIn_a_bits_opcode),
    .io_req_bits_size              (mmioNodeIn_a_bits_size),
    .io_req_bits_source            (mmioNodeIn_a_bits_source),
    .io_req_bits_address           (mmioNodeIn_a_bits_address),
    .io_req_bits_mask              (mmioNodeIn_a_bits_mask),
    .io_req_bits_data              (mmioNodeIn_a_bits_data),
    .io_resp_ready                 (_mmio_channel_D_arb_io_in_3_ready),
    .io_resp_valid                 (_entries_3_io_resp_valid),
    .io_resp_bits_opcode           (_entries_3_io_resp_bits_opcode),
    .io_resp_bits_size             (_entries_3_io_resp_bits_size),
    .io_resp_bits_source           (_entries_3_io_resp_bits_source),
    .io_resp_bits_denied           (_entries_3_io_resp_bits_denied),
    .io_resp_bits_data             (_entries_3_io_resp_bits_data),
    .io_resp_bits_corrupt          (_entries_3_io_resp_bits_corrupt),
    .io_chi_tx_req_ready           (_txreqArb_io_in_3_ready & ~block_3),
    .io_chi_tx_req_valid           (_entries_3_io_chi_tx_req_valid),
    .io_chi_tx_req_bits_txnID      (_entries_3_io_chi_tx_req_bits_txnID),
    .io_chi_tx_req_bits_opcode     (_entries_3_io_chi_tx_req_bits_opcode),
    .io_chi_tx_req_bits_size       (_entries_3_io_chi_tx_req_bits_size),
    .io_chi_tx_req_bits_addr       (_entries_3_io_chi_tx_req_bits_addr),
    .io_chi_tx_req_bits_allowRetry (_entries_3_io_chi_tx_req_bits_allowRetry),
    .io_chi_tx_req_bits_pCrdType   (_entries_3_io_chi_tx_req_bits_pCrdType),
    .io_chi_tx_dat_ready           (_mmio_txdat_arb_io_in_3_ready),
    .io_chi_tx_dat_valid           (_entries_3_io_chi_tx_dat_valid),
    .io_chi_tx_dat_bits_tgtID      (_entries_3_io_chi_tx_dat_bits_tgtID),
    .io_chi_tx_dat_bits_txnID      (_entries_3_io_chi_tx_dat_bits_txnID),
    .io_chi_tx_dat_bits_ccID       (_entries_3_io_chi_tx_dat_bits_ccID),
    .io_chi_tx_dat_bits_dataID     (_entries_3_io_chi_tx_dat_bits_dataID),
    .io_chi_tx_dat_bits_be         (_entries_3_io_chi_tx_dat_bits_be),
    .io_chi_tx_dat_bits_data       (_entries_3_io_chi_tx_dat_bits_data),
    .io_chi_rx_rsp_ready           (_entries_3_io_chi_rx_rsp_ready),
    .io_chi_rx_rsp_valid           (io_rx_rsp_valid & _io_rx_rsp_ready_T_6),
    .io_chi_rx_rsp_bits_srcID      (io_rx_rsp_bits_srcID),
    .io_chi_rx_rsp_bits_opcode     (io_rx_rsp_bits_opcode),
    .io_chi_rx_rsp_bits_respErr    (io_rx_rsp_bits_respErr),
    .io_chi_rx_rsp_bits_dbID       (io_rx_rsp_bits_dbID),
    .io_chi_rx_rsp_bits_pCrdType   (io_rx_rsp_bits_pCrdType),
    .io_chi_rx_dat_ready           (_entries_3_io_chi_rx_dat_ready),
    .io_chi_rx_dat_valid           (io_rx_dat_valid & _io_rx_dat_ready_T_6),
    .io_chi_rx_dat_bits_respErr    (io_rx_dat_bits_respErr),
    .io_chi_rx_dat_bits_data       (io_rx_dat_bits_data),
    .io_id                         (2'h3),
    .io_pCrdQuery_valid            (_entries_3_io_pCrdQuery_valid),
    .io_pCrdQuery_bits_pCrdType    (_entries_3_io_pCrdQuery_bits_pCrdType),
    .io_pCrdGrant                  (pCrdMatchEntryOH_enc[3]),
    .io_waitOnReadReceipt          (_entries_3_io_waitOnReadReceipt)
  );
  MMIOBridgeEntry_4 entries_4 (
    .clock                         (clock),
    .reset                         (reset),
    .io_req_ready                  (_entries_4_io_req_ready),
    .io_req_valid                  (mmioNodeIn_a_valid & _selectOH_T_13[4]),
    .io_req_bits_opcode            (mmioNodeIn_a_bits_opcode),
    .io_req_bits_size              (mmioNodeIn_a_bits_size),
    .io_req_bits_source            (mmioNodeIn_a_bits_source),
    .io_req_bits_address           (mmioNodeIn_a_bits_address),
    .io_req_bits_mask              (mmioNodeIn_a_bits_mask),
    .io_req_bits_data              (mmioNodeIn_a_bits_data),
    .io_resp_ready                 (_mmio_channel_D_arb_io_in_4_ready),
    .io_resp_valid                 (_entries_4_io_resp_valid),
    .io_resp_bits_opcode           (_entries_4_io_resp_bits_opcode),
    .io_resp_bits_size             (_entries_4_io_resp_bits_size),
    .io_resp_bits_source           (_entries_4_io_resp_bits_source),
    .io_resp_bits_denied           (_entries_4_io_resp_bits_denied),
    .io_resp_bits_data             (_entries_4_io_resp_bits_data),
    .io_resp_bits_corrupt          (_entries_4_io_resp_bits_corrupt),
    .io_chi_tx_req_ready           (_txreqArb_io_in_4_ready & ~block_4),
    .io_chi_tx_req_valid           (_entries_4_io_chi_tx_req_valid),
    .io_chi_tx_req_bits_txnID      (_entries_4_io_chi_tx_req_bits_txnID),
    .io_chi_tx_req_bits_opcode     (_entries_4_io_chi_tx_req_bits_opcode),
    .io_chi_tx_req_bits_size       (_entries_4_io_chi_tx_req_bits_size),
    .io_chi_tx_req_bits_addr       (_entries_4_io_chi_tx_req_bits_addr),
    .io_chi_tx_req_bits_allowRetry (_entries_4_io_chi_tx_req_bits_allowRetry),
    .io_chi_tx_req_bits_pCrdType   (_entries_4_io_chi_tx_req_bits_pCrdType),
    .io_chi_tx_dat_ready           (_mmio_txdat_arb_io_in_4_ready),
    .io_chi_tx_dat_valid           (_entries_4_io_chi_tx_dat_valid),
    .io_chi_tx_dat_bits_tgtID      (_entries_4_io_chi_tx_dat_bits_tgtID),
    .io_chi_tx_dat_bits_txnID      (_entries_4_io_chi_tx_dat_bits_txnID),
    .io_chi_tx_dat_bits_ccID       (_entries_4_io_chi_tx_dat_bits_ccID),
    .io_chi_tx_dat_bits_dataID     (_entries_4_io_chi_tx_dat_bits_dataID),
    .io_chi_tx_dat_bits_be         (_entries_4_io_chi_tx_dat_bits_be),
    .io_chi_tx_dat_bits_data       (_entries_4_io_chi_tx_dat_bits_data),
    .io_chi_rx_rsp_ready           (_entries_4_io_chi_rx_rsp_ready),
    .io_chi_rx_rsp_valid           (io_rx_rsp_valid & _io_rx_rsp_ready_T_8),
    .io_chi_rx_rsp_bits_srcID      (io_rx_rsp_bits_srcID),
    .io_chi_rx_rsp_bits_opcode     (io_rx_rsp_bits_opcode),
    .io_chi_rx_rsp_bits_respErr    (io_rx_rsp_bits_respErr),
    .io_chi_rx_rsp_bits_dbID       (io_rx_rsp_bits_dbID),
    .io_chi_rx_rsp_bits_pCrdType   (io_rx_rsp_bits_pCrdType),
    .io_chi_rx_dat_ready           (_entries_4_io_chi_rx_dat_ready),
    .io_chi_rx_dat_valid           (io_rx_dat_valid & _io_rx_dat_ready_T_8),
    .io_chi_rx_dat_bits_respErr    (io_rx_dat_bits_respErr),
    .io_chi_rx_dat_bits_data       (io_rx_dat_bits_data),
    .io_id                         (3'h4),
    .io_pCrdQuery_valid            (_entries_4_io_pCrdQuery_valid),
    .io_pCrdQuery_bits_pCrdType    (_entries_4_io_pCrdQuery_bits_pCrdType),
    .io_pCrdGrant                  (pCrdMatchEntryOH_enc[4]),
    .io_waitOnReadReceipt          (_entries_4_io_waitOnReadReceipt)
  );
  MMIOBridgeEntry_4 entries_5 (
    .clock                         (clock),
    .reset                         (reset),
    .io_req_ready                  (_entries_5_io_req_ready),
    .io_req_valid                  (mmioNodeIn_a_valid & _selectOH_T_13[5]),
    .io_req_bits_opcode            (mmioNodeIn_a_bits_opcode),
    .io_req_bits_size              (mmioNodeIn_a_bits_size),
    .io_req_bits_source            (mmioNodeIn_a_bits_source),
    .io_req_bits_address           (mmioNodeIn_a_bits_address),
    .io_req_bits_mask              (mmioNodeIn_a_bits_mask),
    .io_req_bits_data              (mmioNodeIn_a_bits_data),
    .io_resp_ready                 (_mmio_channel_D_arb_io_in_5_ready),
    .io_resp_valid                 (_entries_5_io_resp_valid),
    .io_resp_bits_opcode           (_entries_5_io_resp_bits_opcode),
    .io_resp_bits_size             (_entries_5_io_resp_bits_size),
    .io_resp_bits_source           (_entries_5_io_resp_bits_source),
    .io_resp_bits_denied           (_entries_5_io_resp_bits_denied),
    .io_resp_bits_data             (_entries_5_io_resp_bits_data),
    .io_resp_bits_corrupt          (_entries_5_io_resp_bits_corrupt),
    .io_chi_tx_req_ready           (_txreqArb_io_in_5_ready & ~block_5),
    .io_chi_tx_req_valid           (_entries_5_io_chi_tx_req_valid),
    .io_chi_tx_req_bits_txnID      (_entries_5_io_chi_tx_req_bits_txnID),
    .io_chi_tx_req_bits_opcode     (_entries_5_io_chi_tx_req_bits_opcode),
    .io_chi_tx_req_bits_size       (_entries_5_io_chi_tx_req_bits_size),
    .io_chi_tx_req_bits_addr       (_entries_5_io_chi_tx_req_bits_addr),
    .io_chi_tx_req_bits_allowRetry (_entries_5_io_chi_tx_req_bits_allowRetry),
    .io_chi_tx_req_bits_pCrdType   (_entries_5_io_chi_tx_req_bits_pCrdType),
    .io_chi_tx_dat_ready           (_mmio_txdat_arb_io_in_5_ready),
    .io_chi_tx_dat_valid           (_entries_5_io_chi_tx_dat_valid),
    .io_chi_tx_dat_bits_tgtID      (_entries_5_io_chi_tx_dat_bits_tgtID),
    .io_chi_tx_dat_bits_txnID      (_entries_5_io_chi_tx_dat_bits_txnID),
    .io_chi_tx_dat_bits_ccID       (_entries_5_io_chi_tx_dat_bits_ccID),
    .io_chi_tx_dat_bits_dataID     (_entries_5_io_chi_tx_dat_bits_dataID),
    .io_chi_tx_dat_bits_be         (_entries_5_io_chi_tx_dat_bits_be),
    .io_chi_tx_dat_bits_data       (_entries_5_io_chi_tx_dat_bits_data),
    .io_chi_rx_rsp_ready           (_entries_5_io_chi_rx_rsp_ready),
    .io_chi_rx_rsp_valid           (io_rx_rsp_valid & _io_rx_rsp_ready_T_10),
    .io_chi_rx_rsp_bits_srcID      (io_rx_rsp_bits_srcID),
    .io_chi_rx_rsp_bits_opcode     (io_rx_rsp_bits_opcode),
    .io_chi_rx_rsp_bits_respErr    (io_rx_rsp_bits_respErr),
    .io_chi_rx_rsp_bits_dbID       (io_rx_rsp_bits_dbID),
    .io_chi_rx_rsp_bits_pCrdType   (io_rx_rsp_bits_pCrdType),
    .io_chi_rx_dat_ready           (_entries_5_io_chi_rx_dat_ready),
    .io_chi_rx_dat_valid           (io_rx_dat_valid & _io_rx_dat_ready_T_10),
    .io_chi_rx_dat_bits_respErr    (io_rx_dat_bits_respErr),
    .io_chi_rx_dat_bits_data       (io_rx_dat_bits_data),
    .io_id                         (3'h5),
    .io_pCrdQuery_valid            (_entries_5_io_pCrdQuery_valid),
    .io_pCrdQuery_bits_pCrdType    (_entries_5_io_pCrdQuery_bits_pCrdType),
    .io_pCrdGrant                  (pCrdMatchEntryOH_enc[5]),
    .io_waitOnReadReceipt          (_entries_5_io_waitOnReadReceipt)
  );
  MMIOBridgeEntry_4 entries_6 (
    .clock                         (clock),
    .reset                         (reset),
    .io_req_ready                  (_entries_6_io_req_ready),
    .io_req_valid                  (mmioNodeIn_a_valid & _selectOH_T_13[6]),
    .io_req_bits_opcode            (mmioNodeIn_a_bits_opcode),
    .io_req_bits_size              (mmioNodeIn_a_bits_size),
    .io_req_bits_source            (mmioNodeIn_a_bits_source),
    .io_req_bits_address           (mmioNodeIn_a_bits_address),
    .io_req_bits_mask              (mmioNodeIn_a_bits_mask),
    .io_req_bits_data              (mmioNodeIn_a_bits_data),
    .io_resp_ready                 (_mmio_channel_D_arb_io_in_6_ready),
    .io_resp_valid                 (_entries_6_io_resp_valid),
    .io_resp_bits_opcode           (_entries_6_io_resp_bits_opcode),
    .io_resp_bits_size             (_entries_6_io_resp_bits_size),
    .io_resp_bits_source           (_entries_6_io_resp_bits_source),
    .io_resp_bits_denied           (_entries_6_io_resp_bits_denied),
    .io_resp_bits_data             (_entries_6_io_resp_bits_data),
    .io_resp_bits_corrupt          (_entries_6_io_resp_bits_corrupt),
    .io_chi_tx_req_ready           (_txreqArb_io_in_6_ready & ~block_6),
    .io_chi_tx_req_valid           (_entries_6_io_chi_tx_req_valid),
    .io_chi_tx_req_bits_txnID      (_entries_6_io_chi_tx_req_bits_txnID),
    .io_chi_tx_req_bits_opcode     (_entries_6_io_chi_tx_req_bits_opcode),
    .io_chi_tx_req_bits_size       (_entries_6_io_chi_tx_req_bits_size),
    .io_chi_tx_req_bits_addr       (_entries_6_io_chi_tx_req_bits_addr),
    .io_chi_tx_req_bits_allowRetry (_entries_6_io_chi_tx_req_bits_allowRetry),
    .io_chi_tx_req_bits_pCrdType   (_entries_6_io_chi_tx_req_bits_pCrdType),
    .io_chi_tx_dat_ready           (_mmio_txdat_arb_io_in_6_ready),
    .io_chi_tx_dat_valid           (_entries_6_io_chi_tx_dat_valid),
    .io_chi_tx_dat_bits_tgtID      (_entries_6_io_chi_tx_dat_bits_tgtID),
    .io_chi_tx_dat_bits_txnID      (_entries_6_io_chi_tx_dat_bits_txnID),
    .io_chi_tx_dat_bits_ccID       (_entries_6_io_chi_tx_dat_bits_ccID),
    .io_chi_tx_dat_bits_dataID     (_entries_6_io_chi_tx_dat_bits_dataID),
    .io_chi_tx_dat_bits_be         (_entries_6_io_chi_tx_dat_bits_be),
    .io_chi_tx_dat_bits_data       (_entries_6_io_chi_tx_dat_bits_data),
    .io_chi_rx_rsp_ready           (_entries_6_io_chi_rx_rsp_ready),
    .io_chi_rx_rsp_valid           (io_rx_rsp_valid & _io_rx_rsp_ready_T_12),
    .io_chi_rx_rsp_bits_srcID      (io_rx_rsp_bits_srcID),
    .io_chi_rx_rsp_bits_opcode     (io_rx_rsp_bits_opcode),
    .io_chi_rx_rsp_bits_respErr    (io_rx_rsp_bits_respErr),
    .io_chi_rx_rsp_bits_dbID       (io_rx_rsp_bits_dbID),
    .io_chi_rx_rsp_bits_pCrdType   (io_rx_rsp_bits_pCrdType),
    .io_chi_rx_dat_ready           (_entries_6_io_chi_rx_dat_ready),
    .io_chi_rx_dat_valid           (io_rx_dat_valid & _io_rx_dat_ready_T_12),
    .io_chi_rx_dat_bits_respErr    (io_rx_dat_bits_respErr),
    .io_chi_rx_dat_bits_data       (io_rx_dat_bits_data),
    .io_id                         (3'h6),
    .io_pCrdQuery_valid            (_entries_6_io_pCrdQuery_valid),
    .io_pCrdQuery_bits_pCrdType    (_entries_6_io_pCrdQuery_bits_pCrdType),
    .io_pCrdGrant                  (pCrdMatchEntryOH_enc[6]),
    .io_waitOnReadReceipt          (_entries_6_io_waitOnReadReceipt)
  );
  MMIOBridgeEntry_4 entries_7 (
    .clock                         (clock),
    .reset                         (reset),
    .io_req_ready                  (_entries_7_io_req_ready),
    .io_req_valid                  (mmioNodeIn_a_valid & _selectOH_T_13[7]),
    .io_req_bits_opcode            (mmioNodeIn_a_bits_opcode),
    .io_req_bits_size              (mmioNodeIn_a_bits_size),
    .io_req_bits_source            (mmioNodeIn_a_bits_source),
    .io_req_bits_address           (mmioNodeIn_a_bits_address),
    .io_req_bits_mask              (mmioNodeIn_a_bits_mask),
    .io_req_bits_data              (mmioNodeIn_a_bits_data),
    .io_resp_ready                 (_mmio_channel_D_arb_io_in_7_ready),
    .io_resp_valid                 (_entries_7_io_resp_valid),
    .io_resp_bits_opcode           (_entries_7_io_resp_bits_opcode),
    .io_resp_bits_size             (_entries_7_io_resp_bits_size),
    .io_resp_bits_source           (_entries_7_io_resp_bits_source),
    .io_resp_bits_denied           (_entries_7_io_resp_bits_denied),
    .io_resp_bits_data             (_entries_7_io_resp_bits_data),
    .io_resp_bits_corrupt          (_entries_7_io_resp_bits_corrupt),
    .io_chi_tx_req_ready           (_txreqArb_io_in_7_ready & ~block_7),
    .io_chi_tx_req_valid           (_entries_7_io_chi_tx_req_valid),
    .io_chi_tx_req_bits_txnID      (_entries_7_io_chi_tx_req_bits_txnID),
    .io_chi_tx_req_bits_opcode     (_entries_7_io_chi_tx_req_bits_opcode),
    .io_chi_tx_req_bits_size       (_entries_7_io_chi_tx_req_bits_size),
    .io_chi_tx_req_bits_addr       (_entries_7_io_chi_tx_req_bits_addr),
    .io_chi_tx_req_bits_allowRetry (_entries_7_io_chi_tx_req_bits_allowRetry),
    .io_chi_tx_req_bits_pCrdType   (_entries_7_io_chi_tx_req_bits_pCrdType),
    .io_chi_tx_dat_ready           (_mmio_txdat_arb_io_in_7_ready),
    .io_chi_tx_dat_valid           (_entries_7_io_chi_tx_dat_valid),
    .io_chi_tx_dat_bits_tgtID      (_entries_7_io_chi_tx_dat_bits_tgtID),
    .io_chi_tx_dat_bits_txnID      (_entries_7_io_chi_tx_dat_bits_txnID),
    .io_chi_tx_dat_bits_ccID       (_entries_7_io_chi_tx_dat_bits_ccID),
    .io_chi_tx_dat_bits_dataID     (_entries_7_io_chi_tx_dat_bits_dataID),
    .io_chi_tx_dat_bits_be         (_entries_7_io_chi_tx_dat_bits_be),
    .io_chi_tx_dat_bits_data       (_entries_7_io_chi_tx_dat_bits_data),
    .io_chi_rx_rsp_ready           (_entries_7_io_chi_rx_rsp_ready),
    .io_chi_rx_rsp_valid           (io_rx_rsp_valid & _io_rx_rsp_ready_T_14),
    .io_chi_rx_rsp_bits_srcID      (io_rx_rsp_bits_srcID),
    .io_chi_rx_rsp_bits_opcode     (io_rx_rsp_bits_opcode),
    .io_chi_rx_rsp_bits_respErr    (io_rx_rsp_bits_respErr),
    .io_chi_rx_rsp_bits_dbID       (io_rx_rsp_bits_dbID),
    .io_chi_rx_rsp_bits_pCrdType   (io_rx_rsp_bits_pCrdType),
    .io_chi_rx_dat_ready           (_entries_7_io_chi_rx_dat_ready),
    .io_chi_rx_dat_valid           (io_rx_dat_valid & _io_rx_dat_ready_T_14),
    .io_chi_rx_dat_bits_respErr    (io_rx_dat_bits_respErr),
    .io_chi_rx_dat_bits_data       (io_rx_dat_bits_data),
    .io_id                         (3'h7),
    .io_pCrdQuery_valid            (_entries_7_io_pCrdQuery_valid),
    .io_pCrdQuery_bits_pCrdType    (_entries_7_io_pCrdQuery_bits_pCrdType),
    .io_pCrdGrant                  (pCrdMatchEntryOH_enc[7]),
    .io_waitOnReadReceipt          (_entries_7_io_waitOnReadReceipt)
  );
  Arbiter8_CHIREQ txreqArb (
    .io_in_0_ready           (_txreqArb_io_in_0_ready),
    .io_in_0_valid           (_entries_0_io_chi_tx_req_valid & ~block),
    .io_in_0_bits_txnID      (_entries_0_io_chi_tx_req_bits_txnID),
    .io_in_0_bits_opcode     (_entries_0_io_chi_tx_req_bits_opcode),
    .io_in_0_bits_size       (_entries_0_io_chi_tx_req_bits_size),
    .io_in_0_bits_addr       (_entries_0_io_chi_tx_req_bits_addr),
    .io_in_0_bits_allowRetry (_entries_0_io_chi_tx_req_bits_allowRetry),
    .io_in_0_bits_pCrdType   (_entries_0_io_chi_tx_req_bits_pCrdType),
    .io_in_1_ready           (_txreqArb_io_in_1_ready),
    .io_in_1_valid           (_entries_1_io_chi_tx_req_valid & ~block_1),
    .io_in_1_bits_txnID      (_entries_1_io_chi_tx_req_bits_txnID),
    .io_in_1_bits_opcode     (_entries_1_io_chi_tx_req_bits_opcode),
    .io_in_1_bits_size       (_entries_1_io_chi_tx_req_bits_size),
    .io_in_1_bits_addr       (_entries_1_io_chi_tx_req_bits_addr),
    .io_in_1_bits_allowRetry (_entries_1_io_chi_tx_req_bits_allowRetry),
    .io_in_1_bits_pCrdType   (_entries_1_io_chi_tx_req_bits_pCrdType),
    .io_in_2_ready           (_txreqArb_io_in_2_ready),
    .io_in_2_valid           (_entries_2_io_chi_tx_req_valid & ~block_2),
    .io_in_2_bits_txnID      (_entries_2_io_chi_tx_req_bits_txnID),
    .io_in_2_bits_opcode     (_entries_2_io_chi_tx_req_bits_opcode),
    .io_in_2_bits_size       (_entries_2_io_chi_tx_req_bits_size),
    .io_in_2_bits_addr       (_entries_2_io_chi_tx_req_bits_addr),
    .io_in_2_bits_allowRetry (_entries_2_io_chi_tx_req_bits_allowRetry),
    .io_in_2_bits_pCrdType   (_entries_2_io_chi_tx_req_bits_pCrdType),
    .io_in_3_ready           (_txreqArb_io_in_3_ready),
    .io_in_3_valid           (_entries_3_io_chi_tx_req_valid & ~block_3),
    .io_in_3_bits_txnID      (_entries_3_io_chi_tx_req_bits_txnID),
    .io_in_3_bits_opcode     (_entries_3_io_chi_tx_req_bits_opcode),
    .io_in_3_bits_size       (_entries_3_io_chi_tx_req_bits_size),
    .io_in_3_bits_addr       (_entries_3_io_chi_tx_req_bits_addr),
    .io_in_3_bits_allowRetry (_entries_3_io_chi_tx_req_bits_allowRetry),
    .io_in_3_bits_pCrdType   (_entries_3_io_chi_tx_req_bits_pCrdType),
    .io_in_4_ready           (_txreqArb_io_in_4_ready),
    .io_in_4_valid           (_entries_4_io_chi_tx_req_valid & ~block_4),
    .io_in_4_bits_txnID      (_entries_4_io_chi_tx_req_bits_txnID),
    .io_in_4_bits_opcode     (_entries_4_io_chi_tx_req_bits_opcode),
    .io_in_4_bits_size       (_entries_4_io_chi_tx_req_bits_size),
    .io_in_4_bits_addr       (_entries_4_io_chi_tx_req_bits_addr),
    .io_in_4_bits_allowRetry (_entries_4_io_chi_tx_req_bits_allowRetry),
    .io_in_4_bits_pCrdType   (_entries_4_io_chi_tx_req_bits_pCrdType),
    .io_in_5_ready           (_txreqArb_io_in_5_ready),
    .io_in_5_valid           (_entries_5_io_chi_tx_req_valid & ~block_5),
    .io_in_5_bits_txnID      (_entries_5_io_chi_tx_req_bits_txnID),
    .io_in_5_bits_opcode     (_entries_5_io_chi_tx_req_bits_opcode),
    .io_in_5_bits_size       (_entries_5_io_chi_tx_req_bits_size),
    .io_in_5_bits_addr       (_entries_5_io_chi_tx_req_bits_addr),
    .io_in_5_bits_allowRetry (_entries_5_io_chi_tx_req_bits_allowRetry),
    .io_in_5_bits_pCrdType   (_entries_5_io_chi_tx_req_bits_pCrdType),
    .io_in_6_ready           (_txreqArb_io_in_6_ready),
    .io_in_6_valid           (_entries_6_io_chi_tx_req_valid & ~block_6),
    .io_in_6_bits_txnID      (_entries_6_io_chi_tx_req_bits_txnID),
    .io_in_6_bits_opcode     (_entries_6_io_chi_tx_req_bits_opcode),
    .io_in_6_bits_size       (_entries_6_io_chi_tx_req_bits_size),
    .io_in_6_bits_addr       (_entries_6_io_chi_tx_req_bits_addr),
    .io_in_6_bits_allowRetry (_entries_6_io_chi_tx_req_bits_allowRetry),
    .io_in_6_bits_pCrdType   (_entries_6_io_chi_tx_req_bits_pCrdType),
    .io_in_7_ready           (_txreqArb_io_in_7_ready),
    .io_in_7_valid           (_entries_7_io_chi_tx_req_valid & ~block_7),
    .io_in_7_bits_txnID      (_entries_7_io_chi_tx_req_bits_txnID),
    .io_in_7_bits_opcode     (_entries_7_io_chi_tx_req_bits_opcode),
    .io_in_7_bits_size       (_entries_7_io_chi_tx_req_bits_size),
    .io_in_7_bits_addr       (_entries_7_io_chi_tx_req_bits_addr),
    .io_in_7_bits_allowRetry (_entries_7_io_chi_tx_req_bits_allowRetry),
    .io_in_7_bits_pCrdType   (_entries_7_io_chi_tx_req_bits_pCrdType),
    .io_out_ready            (io_tx_req_ready),
    .io_out_valid            (io_tx_req_valid),
    .io_out_bits_txnID       (io_tx_req_bits_txnID),
    .io_out_bits_opcode      (io_tx_req_bits_opcode),
    .io_out_bits_size        (io_tx_req_bits_size),
    .io_out_bits_addr        (io_tx_req_bits_addr),
    .io_out_bits_allowRetry  (io_tx_req_bits_allowRetry),
    .io_out_bits_pCrdType    (io_tx_req_bits_pCrdType)
  );
  Arbiter8_CHIDAT mmio_txdat_arb (
    .io_in_0_ready       (_mmio_txdat_arb_io_in_0_ready),
    .io_in_0_valid       (_entries_0_io_chi_tx_dat_valid),
    .io_in_0_bits_tgtID  (_entries_0_io_chi_tx_dat_bits_tgtID),
    .io_in_0_bits_txnID  (_entries_0_io_chi_tx_dat_bits_txnID),
    .io_in_0_bits_ccID   (_entries_0_io_chi_tx_dat_bits_ccID),
    .io_in_0_bits_dataID (_entries_0_io_chi_tx_dat_bits_dataID),
    .io_in_0_bits_be     (_entries_0_io_chi_tx_dat_bits_be),
    .io_in_0_bits_data   (_entries_0_io_chi_tx_dat_bits_data),
    .io_in_1_ready       (_mmio_txdat_arb_io_in_1_ready),
    .io_in_1_valid       (_entries_1_io_chi_tx_dat_valid),
    .io_in_1_bits_tgtID  (_entries_1_io_chi_tx_dat_bits_tgtID),
    .io_in_1_bits_txnID  (_entries_1_io_chi_tx_dat_bits_txnID),
    .io_in_1_bits_ccID   (_entries_1_io_chi_tx_dat_bits_ccID),
    .io_in_1_bits_dataID (_entries_1_io_chi_tx_dat_bits_dataID),
    .io_in_1_bits_be     (_entries_1_io_chi_tx_dat_bits_be),
    .io_in_1_bits_data   (_entries_1_io_chi_tx_dat_bits_data),
    .io_in_2_ready       (_mmio_txdat_arb_io_in_2_ready),
    .io_in_2_valid       (_entries_2_io_chi_tx_dat_valid),
    .io_in_2_bits_tgtID  (_entries_2_io_chi_tx_dat_bits_tgtID),
    .io_in_2_bits_txnID  (_entries_2_io_chi_tx_dat_bits_txnID),
    .io_in_2_bits_ccID   (_entries_2_io_chi_tx_dat_bits_ccID),
    .io_in_2_bits_dataID (_entries_2_io_chi_tx_dat_bits_dataID),
    .io_in_2_bits_be     (_entries_2_io_chi_tx_dat_bits_be),
    .io_in_2_bits_data   (_entries_2_io_chi_tx_dat_bits_data),
    .io_in_3_ready       (_mmio_txdat_arb_io_in_3_ready),
    .io_in_3_valid       (_entries_3_io_chi_tx_dat_valid),
    .io_in_3_bits_tgtID  (_entries_3_io_chi_tx_dat_bits_tgtID),
    .io_in_3_bits_txnID  (_entries_3_io_chi_tx_dat_bits_txnID),
    .io_in_3_bits_ccID   (_entries_3_io_chi_tx_dat_bits_ccID),
    .io_in_3_bits_dataID (_entries_3_io_chi_tx_dat_bits_dataID),
    .io_in_3_bits_be     (_entries_3_io_chi_tx_dat_bits_be),
    .io_in_3_bits_data   (_entries_3_io_chi_tx_dat_bits_data),
    .io_in_4_ready       (_mmio_txdat_arb_io_in_4_ready),
    .io_in_4_valid       (_entries_4_io_chi_tx_dat_valid),
    .io_in_4_bits_tgtID  (_entries_4_io_chi_tx_dat_bits_tgtID),
    .io_in_4_bits_txnID  (_entries_4_io_chi_tx_dat_bits_txnID),
    .io_in_4_bits_ccID   (_entries_4_io_chi_tx_dat_bits_ccID),
    .io_in_4_bits_dataID (_entries_4_io_chi_tx_dat_bits_dataID),
    .io_in_4_bits_be     (_entries_4_io_chi_tx_dat_bits_be),
    .io_in_4_bits_data   (_entries_4_io_chi_tx_dat_bits_data),
    .io_in_5_ready       (_mmio_txdat_arb_io_in_5_ready),
    .io_in_5_valid       (_entries_5_io_chi_tx_dat_valid),
    .io_in_5_bits_tgtID  (_entries_5_io_chi_tx_dat_bits_tgtID),
    .io_in_5_bits_txnID  (_entries_5_io_chi_tx_dat_bits_txnID),
    .io_in_5_bits_ccID   (_entries_5_io_chi_tx_dat_bits_ccID),
    .io_in_5_bits_dataID (_entries_5_io_chi_tx_dat_bits_dataID),
    .io_in_5_bits_be     (_entries_5_io_chi_tx_dat_bits_be),
    .io_in_5_bits_data   (_entries_5_io_chi_tx_dat_bits_data),
    .io_in_6_ready       (_mmio_txdat_arb_io_in_6_ready),
    .io_in_6_valid       (_entries_6_io_chi_tx_dat_valid),
    .io_in_6_bits_tgtID  (_entries_6_io_chi_tx_dat_bits_tgtID),
    .io_in_6_bits_txnID  (_entries_6_io_chi_tx_dat_bits_txnID),
    .io_in_6_bits_ccID   (_entries_6_io_chi_tx_dat_bits_ccID),
    .io_in_6_bits_dataID (_entries_6_io_chi_tx_dat_bits_dataID),
    .io_in_6_bits_be     (_entries_6_io_chi_tx_dat_bits_be),
    .io_in_6_bits_data   (_entries_6_io_chi_tx_dat_bits_data),
    .io_in_7_ready       (_mmio_txdat_arb_io_in_7_ready),
    .io_in_7_valid       (_entries_7_io_chi_tx_dat_valid),
    .io_in_7_bits_tgtID  (_entries_7_io_chi_tx_dat_bits_tgtID),
    .io_in_7_bits_txnID  (_entries_7_io_chi_tx_dat_bits_txnID),
    .io_in_7_bits_ccID   (_entries_7_io_chi_tx_dat_bits_ccID),
    .io_in_7_bits_dataID (_entries_7_io_chi_tx_dat_bits_dataID),
    .io_in_7_bits_be     (_entries_7_io_chi_tx_dat_bits_be),
    .io_in_7_bits_data   (_entries_7_io_chi_tx_dat_bits_data),
    .io_out_ready        (io_tx_dat_ready),
    .io_out_valid        (io_tx_dat_valid),
    .io_out_bits_tgtID   (io_tx_dat_bits_tgtID),
    .io_out_bits_txnID   (io_tx_dat_bits_txnID),
    .io_out_bits_ccID    (io_tx_dat_bits_ccID),
    .io_out_bits_dataID  (io_tx_dat_bits_dataID),
    .io_out_bits_be      (io_tx_dat_bits_be),
    .io_out_bits_data    (io_tx_dat_bits_data)
  );
  Arbiter8_TLBundleD mmio_channel_D_arb (
    .io_in_0_ready        (_mmio_channel_D_arb_io_in_0_ready),
    .io_in_0_valid        (_entries_0_io_resp_valid),
    .io_in_0_bits_opcode  (_entries_0_io_resp_bits_opcode),
    .io_in_0_bits_size    (_entries_0_io_resp_bits_size),
    .io_in_0_bits_source  (_entries_0_io_resp_bits_source),
    .io_in_0_bits_denied  (_entries_0_io_resp_bits_denied),
    .io_in_0_bits_data    (_entries_0_io_resp_bits_data),
    .io_in_0_bits_corrupt (_entries_0_io_resp_bits_corrupt),
    .io_in_1_ready        (_mmio_channel_D_arb_io_in_1_ready),
    .io_in_1_valid        (_entries_1_io_resp_valid),
    .io_in_1_bits_opcode  (_entries_1_io_resp_bits_opcode),
    .io_in_1_bits_size    (_entries_1_io_resp_bits_size),
    .io_in_1_bits_source  (_entries_1_io_resp_bits_source),
    .io_in_1_bits_denied  (_entries_1_io_resp_bits_denied),
    .io_in_1_bits_data    (_entries_1_io_resp_bits_data),
    .io_in_1_bits_corrupt (_entries_1_io_resp_bits_corrupt),
    .io_in_2_ready        (_mmio_channel_D_arb_io_in_2_ready),
    .io_in_2_valid        (_entries_2_io_resp_valid),
    .io_in_2_bits_opcode  (_entries_2_io_resp_bits_opcode),
    .io_in_2_bits_size    (_entries_2_io_resp_bits_size),
    .io_in_2_bits_source  (_entries_2_io_resp_bits_source),
    .io_in_2_bits_denied  (_entries_2_io_resp_bits_denied),
    .io_in_2_bits_data    (_entries_2_io_resp_bits_data),
    .io_in_2_bits_corrupt (_entries_2_io_resp_bits_corrupt),
    .io_in_3_ready        (_mmio_channel_D_arb_io_in_3_ready),
    .io_in_3_valid        (_entries_3_io_resp_valid),
    .io_in_3_bits_opcode  (_entries_3_io_resp_bits_opcode),
    .io_in_3_bits_size    (_entries_3_io_resp_bits_size),
    .io_in_3_bits_source  (_entries_3_io_resp_bits_source),
    .io_in_3_bits_denied  (_entries_3_io_resp_bits_denied),
    .io_in_3_bits_data    (_entries_3_io_resp_bits_data),
    .io_in_3_bits_corrupt (_entries_3_io_resp_bits_corrupt),
    .io_in_4_ready        (_mmio_channel_D_arb_io_in_4_ready),
    .io_in_4_valid        (_entries_4_io_resp_valid),
    .io_in_4_bits_opcode  (_entries_4_io_resp_bits_opcode),
    .io_in_4_bits_size    (_entries_4_io_resp_bits_size),
    .io_in_4_bits_source  (_entries_4_io_resp_bits_source),
    .io_in_4_bits_denied  (_entries_4_io_resp_bits_denied),
    .io_in_4_bits_data    (_entries_4_io_resp_bits_data),
    .io_in_4_bits_corrupt (_entries_4_io_resp_bits_corrupt),
    .io_in_5_ready        (_mmio_channel_D_arb_io_in_5_ready),
    .io_in_5_valid        (_entries_5_io_resp_valid),
    .io_in_5_bits_opcode  (_entries_5_io_resp_bits_opcode),
    .io_in_5_bits_size    (_entries_5_io_resp_bits_size),
    .io_in_5_bits_source  (_entries_5_io_resp_bits_source),
    .io_in_5_bits_denied  (_entries_5_io_resp_bits_denied),
    .io_in_5_bits_data    (_entries_5_io_resp_bits_data),
    .io_in_5_bits_corrupt (_entries_5_io_resp_bits_corrupt),
    .io_in_6_ready        (_mmio_channel_D_arb_io_in_6_ready),
    .io_in_6_valid        (_entries_6_io_resp_valid),
    .io_in_6_bits_opcode  (_entries_6_io_resp_bits_opcode),
    .io_in_6_bits_size    (_entries_6_io_resp_bits_size),
    .io_in_6_bits_source  (_entries_6_io_resp_bits_source),
    .io_in_6_bits_denied  (_entries_6_io_resp_bits_denied),
    .io_in_6_bits_data    (_entries_6_io_resp_bits_data),
    .io_in_6_bits_corrupt (_entries_6_io_resp_bits_corrupt),
    .io_in_7_ready        (_mmio_channel_D_arb_io_in_7_ready),
    .io_in_7_valid        (_entries_7_io_resp_valid),
    .io_in_7_bits_opcode  (_entries_7_io_resp_bits_opcode),
    .io_in_7_bits_size    (_entries_7_io_resp_bits_size),
    .io_in_7_bits_source  (_entries_7_io_resp_bits_source),
    .io_in_7_bits_denied  (_entries_7_io_resp_bits_denied),
    .io_in_7_bits_data    (_entries_7_io_resp_bits_data),
    .io_in_7_bits_corrupt (_entries_7_io_resp_bits_corrupt),
    .io_out_ready         (mmioNodeIn_d_ready),
    .io_out_valid         (mmioNodeIn_d_valid),
    .io_out_bits_opcode   (mmioNodeIn_d_bits_opcode),
    .io_out_bits_size     (mmioNodeIn_d_bits_size),
    .io_out_bits_source   (mmioNodeIn_d_bits_source),
    .io_out_bits_denied   (mmioNodeIn_d_bits_denied),
    .io_out_bits_data     (mmioNodeIn_d_bits_data),
    .io_out_bits_corrupt  (mmioNodeIn_d_bits_corrupt)
  );
  assign auto_mmio_in_a_ready = mmioNodeIn_a_ready;
  assign auto_mmio_in_d_valid = mmioNodeIn_d_valid;
  assign auto_mmio_in_d_bits_opcode = mmioNodeIn_d_bits_opcode;
  assign auto_mmio_in_d_bits_param = mmioNodeIn_d_bits_param;
  assign auto_mmio_in_d_bits_size = mmioNodeIn_d_bits_size;
  assign auto_mmio_in_d_bits_source = mmioNodeIn_d_bits_source;
  assign auto_mmio_in_d_bits_sink = mmioNodeIn_d_bits_sink;
  assign auto_mmio_in_d_bits_denied = mmioNodeIn_d_bits_denied;
  assign auto_mmio_in_d_bits_data = mmioNodeIn_d_bits_data;
  assign auto_mmio_in_d_bits_corrupt = mmioNodeIn_d_bits_corrupt;
  assign io_tx_req_bits_qos = 4'h0;
  assign io_tx_req_bits_tgtID = 7'h0;
  assign io_tx_req_bits_srcID = 7'h0;
  assign io_tx_req_bits_returnNID = 7'h0;
  assign io_tx_req_bits_stashNIDValid = 1'h0;
  assign io_tx_req_bits_returnTxnID = 8'h0;
  assign io_tx_req_bits_ns = 1'h0;
  assign io_tx_req_bits_likelyshared = 1'h0;
  assign io_tx_req_bits_order = 2'h3;
  assign io_tx_req_bits_memAttr_allocate = 1'h0;
  assign io_tx_req_bits_memAttr_cacheable = 1'h0;
  assign io_tx_req_bits_memAttr_device = 1'h1;
  assign io_tx_req_bits_memAttr_ewa = 1'h0;
  assign io_tx_req_bits_snpAttr = 1'h0;
  assign io_tx_req_bits_lpID = 5'h0;
  assign io_tx_req_bits_snoopMe = 1'h0;
  assign io_tx_req_bits_expCompAck = 1'h0;
  assign io_tx_req_bits_traceTag = 1'h0;
  assign io_tx_req_bits_rsvdc = 4'h0;
  assign io_tx_dat_bits_qos = 4'h0;
  assign io_tx_dat_bits_srcID = 7'h0;
  assign io_tx_dat_bits_homeNID = 7'h0;
  assign io_tx_dat_bits_opcode = 3'h3;
  assign io_tx_dat_bits_respErr = 2'h0;
  assign io_tx_dat_bits_resp = 3'h0;
  assign io_tx_dat_bits_fwdState = 3'h0;
  assign io_tx_dat_bits_dbID = 8'h0;
  assign io_tx_dat_bits_traceTag = 1'h0;
  assign io_tx_dat_bits_rsvdc = 4'h0;
  assign io_rx_rsp_ready =
    (|{_entries_0_io_chi_rx_rsp_ready & _io_rx_rsp_ready_T,
       _entries_1_io_chi_rx_rsp_ready & _io_rx_rsp_ready_T_2,
       _entries_2_io_chi_rx_rsp_ready & _io_rx_rsp_ready_T_4,
       _entries_3_io_chi_rx_rsp_ready & _io_rx_rsp_ready_T_6,
       _entries_4_io_chi_rx_rsp_ready & _io_rx_rsp_ready_T_8,
       _entries_5_io_chi_rx_rsp_ready & _io_rx_rsp_ready_T_10,
       _entries_6_io_chi_rx_rsp_ready & _io_rx_rsp_ready_T_12,
       _entries_7_io_chi_rx_rsp_ready & _io_rx_rsp_ready_T_14}) | isPCrdGrant;
  assign io_rx_dat_ready =
    |{_entries_0_io_chi_rx_dat_ready & _io_rx_dat_ready_T,
      _entries_1_io_chi_rx_dat_ready & _io_rx_dat_ready_T_2,
      _entries_2_io_chi_rx_dat_ready & _io_rx_dat_ready_T_4,
      _entries_3_io_chi_rx_dat_ready & _io_rx_dat_ready_T_6,
      _entries_4_io_chi_rx_dat_ready & _io_rx_dat_ready_T_8,
      _entries_5_io_chi_rx_dat_ready & _io_rx_dat_ready_T_10,
      _entries_6_io_chi_rx_dat_ready & _io_rx_dat_ready_T_12,
      _entries_7_io_chi_rx_dat_ready & _io_rx_dat_ready_T_14};
endmodule

