

================================================================
== Vitis HLS Report for 'Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15'
================================================================
* Date:           Sat Nov  9 05:57:21 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        ImageProcessing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.287 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2094|     2094|  20.940 us|  20.940 us|  2094|  2094|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                   |                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_p_hls_fptosi_float_i32_fu_113  |p_hls_fptosi_float_i32  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        +-----------------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_216_14_VITIS_LOOP_217_15  |     2092|     2092|        26|          3|          1|   690|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    441|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|      0|     42|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    268|    -|
|Register         |        -|   -|    859|    128|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    859|    879|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      2|      4|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_5ns_8ns_12_1_1_U43  |mul_5ns_8ns_12_1_1  |        0|   0|  0|  42|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   0|  0|  42|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln216_1_fu_176_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln216_fu_185_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln217_fu_312_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln220_fu_251_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln221_fu_288_p2       |         +|   0|  0|  15|           8|           2|
    |add_ln223_1_fu_265_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln223_fu_306_p2       |         +|   0|  0|  39|          32|           9|
    |add_ln224_1_fu_278_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln225_1_fu_297_p2     |         +|   0|  0|  19|          12|          12|
    |grp_fu_146_p2             |         +|   0|  0|  39|          32|           9|
    |sub_ln219_fu_245_p2       |         -|   0|  0|  15|           8|           8|
    |grp_fu_130_p2             |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln200_1_fu_372_p2    |      icmp|   0|  0|  17|          31|           8|
    |icmp_ln200_2_fu_402_p2    |      icmp|   0|  0|  17|          31|           8|
    |icmp_ln200_fu_340_p2      |      icmp|   0|  0|  17|          31|           8|
    |icmp_ln216_fu_170_p2      |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln217_fu_199_p2      |      icmp|   0|  0|   9|           5|           3|
    |select_ln200_1_fu_362_p3  |    select|   0|  0|  31|           1|          31|
    |select_ln200_2_fu_386_p3  |    select|   0|  0|  31|           1|          31|
    |select_ln200_fu_330_p3    |    select|   0|  0|  31|           1|          31|
    |select_ln216_1_fu_213_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln216_fu_205_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln227_fu_346_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln228_fu_378_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln229_fu_407_p3    |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 441|         293|         231|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  17|          4|    1|          4|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten27_load  |   9|          2|   10|         20|
    |grp_fu_118_p0                           |  17|          4|   32|        128|
    |grp_fu_123_p0                           |  17|          4|   32|        128|
    |grp_fu_127_p0                           |  17|          4|   32|        128|
    |i_fu_66                                 |   9|          2|    5|         10|
    |image_r_address0                        |  17|          4|   12|         48|
    |image_r_address1                        |  17|          4|   12|         48|
    |image_r_d0                              |  13|          3|   32|         96|
    |indvar_flatten27_fu_70                  |   9|          2|   10|         20|
    |j_fu_62                                 |   9|          2|    5|         10|
    |reg_136                                 |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 268|         61|  231|        736|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln216_reg_454                 |   5|   0|    5|          0|
    |add_ln220_reg_477                 |   8|   0|    8|          0|
    |add_ln223_reg_505                 |  32|   0|   32|          0|
    |add_ln224_reg_510                 |  32|   0|   32|          0|
    |add_ln225_1_reg_494               |  12|   0|   12|          0|
    |add_ln225_reg_515                 |  32|   0|   32|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |conv1_reg_525                     |  32|   0|   32|          0|
    |conv2_reg_530                     |  32|   0|   32|          0|
    |conv_reg_520                      |  32|   0|   32|          0|
    |i_fu_66                           |   5|   0|    5|          0|
    |i_load_reg_449                    |   5|   0|    5|          0|
    |icmp_ln216_reg_445                |   1|   0|    1|          0|
    |icmp_ln224_1_reg_570              |   1|   0|    1|          0|
    |icmp_ln224_reg_555                |   1|   0|    1|          0|
    |image_addr_3_reg_488              |  12|   0|   12|          0|
    |image_addr_4_reg_499              |  12|   0|   12|          0|
    |image_addr_reg_482                |  12|   0|   12|          0|
    |indvar_flatten27_fu_70            |  10|   0|   10|          0|
    |j_fu_62                           |   5|   0|    5|          0|
    |mul1_reg_540                      |  32|   0|   32|          0|
    |mul2_reg_545                      |  32|   0|   32|          0|
    |mul_ln223_reg_464                 |  12|   0|   12|          0|
    |mul_reg_535                       |  32|   0|   32|          0|
    |reg_136                           |  32|   0|   32|          0|
    |reg_141                           |  32|   0|   32|          0|
    |select_ln200_2_reg_580            |  31|   0|   31|          0|
    |select_ln216_reg_459              |   5|   0|    5|          0|
    |select_ln227_reg_565              |   8|   0|    8|          0|
    |select_ln228_reg_575              |   8|   0|    8|          0|
    |sub_ln219_reg_471                 |   8|   0|    8|          0|
    |trunc_ln200_2_reg_585             |   8|   0|    8|          0|
    |trunc_ln224_reg_550               |  31|   0|   31|          0|
    |trunc_ln225_reg_560               |  31|   0|   31|          0|
    |icmp_ln216_reg_445                |  64|  32|    1|          0|
    |image_addr_3_reg_488              |  64|  32|   12|          0|
    |image_addr_4_reg_499              |  64|  32|   12|          0|
    |image_addr_reg_482                |  64|  32|   12|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 859| 128|  640|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                 RTL Ports                 | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                     |   in|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15|  return value|
|ap_rst                                     |   in|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15|  return value|
|ap_start                                   |   in|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15|  return value|
|ap_done                                    |  out|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15|  return value|
|ap_idle                                    |  out|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15|  return value|
|ap_ready                                   |  out|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15|  return value|
|grp_fu_232_p_din0                          |  out|   32|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15|  return value|
|grp_fu_232_p_din1                          |  out|   32|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15|  return value|
|grp_fu_232_p_opcode                        |  out|    2|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15|  return value|
|grp_fu_232_p_dout0                         |   in|   32|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15|  return value|
|grp_fu_232_p_ce                            |  out|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15|  return value|
|grp_fu_238_p_din0                          |  out|   32|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15|  return value|
|grp_fu_238_p_din1                          |  out|   32|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15|  return value|
|grp_fu_238_p_dout0                         |   in|   32|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15|  return value|
|grp_fu_238_p_ce                            |  out|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15|  return value|
|grp_fu_566_p_din0                          |  out|   32|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15|  return value|
|grp_fu_566_p_dout0                         |   in|   32|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15|  return value|
|grp_fu_566_p_ce                            |  out|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15|  return value|
|grp_p_hls_fptosi_float_i32_fu_180_p_din1   |  out|   32|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15|  return value|
|grp_p_hls_fptosi_float_i32_fu_180_p_dout0  |   in|   32|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15|  return value|
|grp_p_hls_fptosi_float_i32_fu_180_p_ce     |  out|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15|  return value|
|image_r_address0                           |  out|   12|   ap_memory|                                                   image_r|         array|
|image_r_ce0                                |  out|    1|   ap_memory|                                                   image_r|         array|
|image_r_we0                                |  out|    1|   ap_memory|                                                   image_r|         array|
|image_r_d0                                 |  out|   32|   ap_memory|                                                   image_r|         array|
|image_r_q0                                 |   in|   32|   ap_memory|                                                   image_r|         array|
|image_r_address1                           |  out|   12|   ap_memory|                                                   image_r|         array|
|image_r_ce1                                |  out|    1|   ap_memory|                                                   image_r|         array|
|image_r_we1                                |  out|    1|   ap_memory|                                                   image_r|         array|
|image_r_d1                                 |  out|   32|   ap_memory|                                                   image_r|         array|
|image_r_q1                                 |   in|   32|   ap_memory|                                                   image_r|         array|
|factor                                     |   in|   32|     ap_none|                                                    factor|        scalar|
+-------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

