-- Ex 2: Sequence generator
-- Author: Zhengyang Lv
-- Student ID: PB17061238
-- Last edit: Oct. 18, 2020

library ieee;
use ieee.std_logic_1164.all;

entity SeqGenerator1 is 
port (clk, rst : IN std_logic;	-- Clock, Reset
		output	: OUT std_logic
		);
end SeqGenerator;

architecture arcSeqGen1 of SeqGenerator1 is

type ST_type is (S0, S1, S2, S3, S4, S5, S6, S7, S8, S9);
signal CrST, NxST: ST_type;	-- Current State and Next State

end arcSeqGen1;