
---------- Begin Simulation Statistics ----------
final_tick                                38582605000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 172777                       # Simulator instruction rate (inst/s)
host_mem_usage                                4481056                       # Number of bytes of host memory used
host_op_rate                                   350694                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    79.66                       # Real time elapsed on the host
host_tick_rate                              484352017                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13763091                       # Number of instructions simulated
sim_ops                                      27935635                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.038583                       # Number of seconds simulated
sim_ticks                                 38582605000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     68                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    3763091                       # Number of instructions committed
system.cpu0.committedOps                      6958093                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             20.505805                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2235209                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     612408                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2022                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    3362062                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        12702                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       65679994                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.048767                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1434799                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          191                       # TLB misses on write requests
system.cpu0.numCycles                        77165210                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.03%      0.03% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                3388688     48.70%     48.73% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.01%     48.74% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.02%     48.76% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  189      0.00%     48.76% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     48.76% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     48.76% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     48.76% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     48.76% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     48.76% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     48.76% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     48.76% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.01%     48.78% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     48.78% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.01%     48.79% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     48.79% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.02%     48.81% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  843      0.01%     48.82% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     48.82% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     48.82% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.01%     48.83% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     48.83% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     48.83% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     48.83% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     48.83% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     48.83% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     48.83% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     48.83% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     48.83% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     48.83% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     48.83% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     48.83% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     48.83% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     48.83% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     48.83% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     48.83% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     48.83% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     48.83% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     48.83% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     48.83% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     48.83% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     48.83% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     48.83% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     48.83% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     48.83% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     48.83% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     48.83% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199681      2.87%     51.70% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133412      1.92%     53.61% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.02%     53.64% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         3226041     46.36%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 6958093                       # Class of committed instruction
system.cpu0.tickCycles                       11485216                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              286                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             57                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              57                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    286                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              7.716521                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5692190                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2460185                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        35066                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1493540                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          535                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       36634088                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.129592                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    5354244                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          605                       # TLB misses on write requests
system.cpu1.numCycles                        77165210                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                20977542                       # Class of committed instruction
system.cpu1.tickCycles                       40531122                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   92                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       523668                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1048377                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1962733                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          301                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3925531                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            301                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              98959                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       430752                       # Transaction distribution
system.membus.trans_dist::CleanEvict            92916                       # Transaction distribution
system.membus.trans_dist::ReadExReq            425750                       # Transaction distribution
system.membus.trans_dist::ReadExResp           425750                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         98959                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1573086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1573086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1573086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     61149504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     61149504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                61149504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            524709                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  524709    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              524709                       # Request fanout histogram
system.membus.reqLayer4.occupancy          2985457000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2786254250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  38582605000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1425871                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1425871                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1425871                       # number of overall hits
system.cpu0.icache.overall_hits::total        1425871                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8885                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8885                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8885                       # number of overall misses
system.cpu0.icache.overall_misses::total         8885                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    233342500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    233342500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    233342500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    233342500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1434756                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1434756                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1434756                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1434756                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006193                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006193                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006193                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006193                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 26262.521103                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 26262.521103                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 26262.521103                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 26262.521103                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8869                       # number of writebacks
system.cpu0.icache.writebacks::total             8869                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8885                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8885                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8885                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8885                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    224457500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    224457500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    224457500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    224457500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.006193                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006193                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.006193                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006193                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25262.521103                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25262.521103                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25262.521103                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25262.521103                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8869                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1425871                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1425871                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8885                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8885                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    233342500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    233342500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1434756                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1434756                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006193                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006193                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 26262.521103                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 26262.521103                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8885                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8885                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    224457500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    224457500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.006193                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006193                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25262.521103                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25262.521103                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  38582605000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999646                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1434756                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8885                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           161.480698                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999646                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999978                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         11486933                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        11486933                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38582605000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  38582605000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  38582605000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38582605000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  38582605000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38582605000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3127791                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3127791                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3127791                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3127791                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       835229                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        835229                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       835229                       # number of overall misses
system.cpu0.dcache.overall_misses::total       835229                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  68334578000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  68334578000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  68334578000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  68334578000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3963020                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3963020                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3963020                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3963020                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.210756                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.210756                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.210756                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.210756                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 81815.379974                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81815.379974                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 81815.379974                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81815.379974                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       412624                       # number of writebacks
system.cpu0.dcache.writebacks::total           412624                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       408383                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       408383                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       408383                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       408383                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       426846                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       426846                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       426846                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       426846                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  33976158500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  33976158500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  33976158500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  33976158500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.107707                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.107707                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.107707                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.107707                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 79598.165380                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79598.165380                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 79598.165380                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79598.165380                       # average overall mshr miss latency
system.cpu0.dcache.replacements                426830                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       593472                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         593472                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16399                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16399                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    417395500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    417395500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       609871                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       609871                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.026889                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.026889                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25452.497103                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25452.497103                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          302                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          302                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16097                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16097                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    388488500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    388488500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.026394                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.026394                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 24134.217556                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24134.217556                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2534319                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2534319                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       818830                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       818830                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  67917182500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  67917182500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3353149                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3353149                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.244197                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.244197                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 82944.179500                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82944.179500                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       408081                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       408081                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       410749                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       410749                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  33587670000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  33587670000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.122496                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.122496                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 81771.763291                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 81771.763291                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  38582605000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999668                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3554637                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           426846                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.327680                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999668                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         32131006                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        32131006                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38582605000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  38582605000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  38582605000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4213802                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4213802                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4213802                       # number of overall hits
system.cpu1.icache.overall_hits::total        4213802                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1140283                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1140283                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1140283                       # number of overall misses
system.cpu1.icache.overall_misses::total      1140283                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  19535367000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  19535367000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  19535367000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  19535367000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5354085                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5354085                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5354085                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5354085                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.212974                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.212974                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.212974                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.212974                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17132.033890                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17132.033890                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17132.033890                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17132.033890                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1140266                       # number of writebacks
system.cpu1.icache.writebacks::total          1140266                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1140283                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1140283                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1140283                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1140283                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  18395085000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  18395085000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  18395085000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  18395085000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.212974                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.212974                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.212974                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.212974                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16132.034767                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16132.034767                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16132.034767                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16132.034767                       # average overall mshr miss latency
system.cpu1.icache.replacements               1140266                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4213802                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4213802                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1140283                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1140283                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  19535367000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  19535367000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5354085                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5354085                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.212974                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.212974                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17132.033890                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17132.033890                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1140283                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1140283                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  18395085000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  18395085000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.212974                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.212974                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16132.034767                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16132.034767                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  38582605000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999631                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5354084                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1140282                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.695403                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999631                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999977                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         43972962                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        43972962                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38582605000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  38582605000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  38582605000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38582605000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  38582605000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38582605000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3325829                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3325829                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3326786                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3326786                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       462867                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        462867                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       463964                       # number of overall misses
system.cpu1.dcache.overall_misses::total       463964                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  12049400000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12049400000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  12049400000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12049400000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3788696                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3788696                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3790750                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3790750                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.122171                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.122171                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.122394                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.122394                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 26032.099934                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26032.099934                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 25970.549439                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 25970.549439                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          425                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   212.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       178562                       # number of writebacks
system.cpu1.dcache.writebacks::total           178562                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        77121                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        77121                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        77121                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        77121                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       385746                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       385746                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       386784                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       386784                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   9319787500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9319787500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   9378744000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9378744000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.101815                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.101815                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.102034                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.102034                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 24160.425513                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24160.425513                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 24248.014396                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24248.014396                       # average overall mshr miss latency
system.cpu1.dcache.replacements                386768                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2073965                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2073965                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       297630                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       297630                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   7208079500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7208079500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2371595                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2371595                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.125498                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.125498                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 24218.255888                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24218.255888                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        12950                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12950                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       284680                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       284680                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   6570555000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6570555000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.120037                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.120037                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 23080.493888                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23080.493888                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1251864                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1251864                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       165237                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       165237                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4841320500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4841320500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.116602                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.116602                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 29299.251984                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 29299.251984                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        64171                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        64171                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       101066                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       101066                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2749232500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2749232500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.071319                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.071319                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 27202.347971                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27202.347971                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          957                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          957                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         1097                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1097                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.534080                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.534080                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     58956500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     58956500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 56798.169557                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 56798.169557                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  38582605000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999654                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3713570                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           386784                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.601147                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999654                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999978                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         30712784                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        30712784                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38582605000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  38582605000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  38582605000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7273                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18513                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1083453                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              328850                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1438089                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7273                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18513                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1083453                       # number of overall hits
system.l2.overall_hits::.cpu1.data             328850                       # number of overall hits
system.l2.overall_hits::total                 1438089                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1612                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            408333                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             56830                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             57934                       # number of demand (read+write) misses
system.l2.demand_misses::total                 524709                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1612                       # number of overall misses
system.l2.overall_misses::.cpu0.data           408333                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            56830                       # number of overall misses
system.l2.overall_misses::.cpu1.data            57934                       # number of overall misses
system.l2.overall_misses::total                524709                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    130716500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  33054074500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   5081212000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   5280318000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      43546321000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    130716500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  33054074500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   5081212000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   5280318000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     43546321000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8885                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          426846                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1140283                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          386784                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1962798                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8885                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         426846                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1140283                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         386784                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1962798                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.181429                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.956628                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.049839                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.149784                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.267327                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.181429                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.956628                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.049839                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.149784                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.267327                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81089.640199                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 80948.819958                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89410.733767                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 91143.680740                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82991.374266                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81089.640199                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 80948.819958                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89410.733767                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 91143.680740                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82991.374266                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              430752                       # number of writebacks
system.l2.writebacks::total                    430752                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1612                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       408333                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        56830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        57934                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            524709                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1612                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       408333                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        56830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        57934                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           524709                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    114596500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  28970744500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   4512912000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   4700978000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  38299231000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    114596500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  28970744500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   4512912000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   4700978000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  38299231000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.181429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.956628                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.049839                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.149784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.267327                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.181429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.956628                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.049839                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.149784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.267327                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71089.640199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 70948.819958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79410.733767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 81143.680740                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72991.374266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71089.640199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 70948.819958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79410.733767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 81143.680740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72991.374266                       # average overall mshr miss latency
system.l2.replacements                         523906                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       591186                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           591186                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       591186                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       591186                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1149135                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1149135                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1149135                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1149135                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           63                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            63                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5131                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            80965                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 86096                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         405618                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          20132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              425750                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  32831455000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1718669500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   34550124500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       410749                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       101097                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            511846                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.987508                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.199135                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.831793                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 80941.809782                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85370.032784                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81151.202584                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       405618                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        20132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         425750                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  28775275000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1517349500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  30292624500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.987508                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.199135                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.831793                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 70941.809782                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 75370.032784                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71151.202584                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7273                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1083453                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1090726                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1612                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        56830                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            58442                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    130716500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   5081212000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5211928500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8885                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1140283                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1149168                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.181429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.049839                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.050856                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81089.640199                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89410.733767                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89181.213853                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1612                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        56830                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        58442                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    114596500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   4512912000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4627508500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.181429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.049839                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.050856                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71089.640199                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79410.733767                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79181.213853                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        13382                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       247885                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            261267                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2715                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        37802                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           40517                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    222619500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   3561648500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3784268000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16097                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       285687                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        301784                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.168665                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.132320                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.134258                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81996.132597                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 94218.520184                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93399.511316                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2715                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        37802                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        40517                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    195469500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   3183628500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3379098000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.168665                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.132320                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.134258                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71996.132597                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 84218.520184                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83399.511316                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  38582605000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.428107                       # Cycle average of tags in use
system.l2.tags.total_refs                     3925468                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    524930                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.478079                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.776162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.064611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      504.026461                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      266.769267                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      244.791607                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.492213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.260517                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.239054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999442                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          465                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          111                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31929178                       # Number of tag accesses
system.l2.tags.data_accesses                 31929178                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38582605000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        103168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      26133312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       3637120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       3707776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           33581376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       103168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      3637120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3740288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     27568128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        27568128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1612                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         408333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          56830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          57934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              524709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       430752                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             430752                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2673951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        677334047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         94268389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         96099680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             870376067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2673951                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     94268389                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         96942340                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      714522205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            714522205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      714522205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2673951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       677334047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        94268389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        96099680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1584898272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    430744.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    408304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     56830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     56569.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000235002750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        26851                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        26851                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1444769                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             404608                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      524709                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     430752                       # Number of write requests accepted
system.mem_ctrls.readBursts                    524709                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   430752                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1394                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             30177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             33808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             34059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             36073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             37794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             31435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             33011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            32918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            36888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            31831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            32715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            30844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             26974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             26801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             26731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             27371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             26017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             26749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             27336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             26554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            26536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            26542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26237                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6843843250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2616575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16655999500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13077.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31827.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   425819                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  387223                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                524709                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               430752                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  446725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   72756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  25009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  26973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  27020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  26944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  26881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  26858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  26851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       140988                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    433.065396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   227.346802                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   420.260949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        55709     39.51%     39.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19318     13.70%     53.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9386      6.66%     59.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4201      2.98%     62.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3118      2.21%     65.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2964      2.10%     67.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2682      1.90%     69.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2927      2.08%     71.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        40683     28.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       140988                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        26851                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.489293                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.006361                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.180527                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          26546     98.86%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           250      0.93%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            28      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            7      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           10      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            5      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         26851                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        26851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.041079                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.037968                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.333688                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            26415     98.38%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               40      0.15%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              153      0.57%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              215      0.80%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               28      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         26851                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33492160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   89216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                27566016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                33581376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             27568128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       868.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       714.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    870.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    714.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   38582590000                       # Total gap between requests
system.mem_ctrls.avgGap                      40381.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       103168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     26131456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      3637120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      3620416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     27566016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2673951.123828989919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 677285942.719523549080                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 94268388.565261468291                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 93835447.347321420908                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 714467465.325371384621                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1612                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       408333                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        56830                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        57934                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       430752                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     48501500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  12122061500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   2169475000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   2315961500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 957161116500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30087.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     29686.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38174.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     39975.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2222070.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            476452200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            253232760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1819479060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1117497600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3045541200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      16362035250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1037164320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        24111402390                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        624.929353                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2528802250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1288300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  34765502750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            530230680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            281816700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1916990040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1130855580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3045541200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16347493980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1049409600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        24302337780                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        629.878096                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2558550250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1288300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34735754750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  38582605000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1450951                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1021938                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1149135                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          315566                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           511846                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          511846                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1149168                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       301784                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1280522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3420831                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1160336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5888328                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1136256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     53726080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    145955072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     36182144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              236999552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          523906                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27568128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2486704                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000121                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011001                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2486403     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    301      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2486704                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3703086500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         580271807                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1710468908                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         644455111                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13341472                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  38582605000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
