\hypertarget{group___bit_io_ldd12__module}{}\section{Bit\+Io\+Ldd12 module documentation}
\label{group___bit_io_ldd12__module}\index{Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_bit_io_ldd12___t_device_data}{Bit\+Io\+Ldd12\+\_\+\+T\+Device\+Data}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___bit_io_ldd12__module_gafc84dd93ada12ffaddc6cc06b73ad4b3}{Bit\+Io\+Ldd12\+\_\+\+P\+R\+P\+H\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}~0x400\+F\+F080U
\item 
\#define \hyperlink{group___bit_io_ldd12__module_ga7332a1a453879ccef57a59ed20d8fee5}{Bit\+Io\+Ldd12\+\_\+\+Device\+Data}~((\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$)\hyperlink{group___p_e___types__module_gaa1c23d559daef5bcd3327ca83fb56f5a}{P\+E\+\_\+\+L\+D\+D\+\_\+\+Get\+Device\+Structure}(\hyperlink{group___p_e___types__module_ga684cd2cf91703cafad2f233a5cd8bb67}{P\+E\+\_\+\+L\+D\+D\+\_\+\+C\+O\+M\+P\+O\+N\+E\+N\+T\+\_\+\+Bit\+Io\+Ldd12\+\_\+\+ID}))
\item 
\#define \hyperlink{group___bit_io_ldd12__module_gae6c27383ad5362778c04e6aecd40fc70}{Bit\+Io\+Ldd12\+\_\+\+Init\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{group___bit_io_ldd12__module_ga7f6fc5e3fc6b86ec753652883e78ce75}{Bit\+Io\+Ldd12\+\_\+\+Set\+Dir\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{group___bit_io_ldd12__module_gaf8538faeefa861177760874be57d0232}{Bit\+Io\+Ldd12\+\_\+\+Set\+Input\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{group___bit_io_ldd12__module_gad4c95c9a3ea0ac3bcdbe81ac86b090a5}{Bit\+Io\+Ldd12\+\_\+\+Set\+Output\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{group___bit_io_ldd12__module_ga23de04ad97c041655874315db9a72e5d}{Bit\+Io\+Ldd12\+\_\+\+Get\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{group___bit_io_ldd12__module_ga512f07f24fff455b43372f4b05f6146a}{Bit\+Io\+Ldd12\+\_\+\+Put\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{group___bit_io_ldd12__module_ga0a4a7aeecfe45d8cf4d4a61b44747fda}{Bit\+Io\+Ldd12\+\_\+\+Clr\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{group___bit_io_ldd12__module_gab88f37f9852842ee8bd32bc9f7c44946}{Bit\+Io\+Ldd12\+\_\+\+Set\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{group___bit_io_ldd12__module_ga6170dd543f9cd3c2b62d8856c1778680}{Bit\+Io\+Ldd12\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}~\hyperlink{group___backward___compatibility___symbols_gaed3b8398ebed63795f9ce57eb9a59097}{F\+P\+T\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}
\item 
\#define \hyperlink{group___bit_io_ldd12__module_ga614ce455cfc960509cf0efab9d0de6c6}{Bit\+Io\+Ldd12\+\_\+\+P\+O\+R\+T\+C\+O\+N\+T\+R\+O\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}~\hyperlink{group___p_o_r_t___peripheral_ga03c740cdda17711afafc932723871474}{P\+O\+R\+T\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}
\item 
\#define \hyperlink{group___bit_io_ldd12__module_ga2f54135255fdce31bf38b46ec3cdd066}{Bit\+Io\+Ldd12\+\_\+\+P\+O\+R\+T\+\_\+\+M\+A\+SK}~0x20U
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef \hyperlink{struct_bit_io_ldd12___t_device_data}{Bit\+Io\+Ldd12\+\_\+\+T\+Device\+Data} $\ast$ \hyperlink{group___bit_io_ldd12__module_gaf89bedffb46e6db2cef354573301a268}{Bit\+Io\+Ldd12\+\_\+\+T\+Device\+Data\+Ptr}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$ \hyperlink{group___bit_io_ldd12__module_ga504f7c338d40c89bfbb418cd2c1c3a8b}{Bit\+Io\+Ldd12\+\_\+\+Init} (\hyperlink{group___p_e___types__module_ga0b66a73f87238a782318aa0be7578e35}{L\+D\+D\+\_\+\+T\+User\+Data} $\ast$User\+Data\+Ptr)
\begin{DoxyCompactList}\small\item\em Initializes the device. Allocates memory for the device data structure, allocates interrupt vectors and sets interrupt priority, sets pin routing, sets timing, etc. If the \char`\"{}\+Enable
    in init. code\char`\"{} is set to \char`\"{}yes\char`\"{} value then the device is also enabled(see the description of the Enable() method). In this case the Enable() method is not necessary and needn\textquotesingle{}t to be generated. \end{DoxyCompactList}\item 
void \hyperlink{group___bit_io_ldd12__module_ga540c0e8c513ca036a0066aab8833f0ad}{Bit\+Io\+Ldd12\+\_\+\+Set\+Dir} (\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$Device\+Data\+Ptr, \hyperlink{group___p_e___types__module_ga97a80ca1602ebf2303258971a2c938e2}{bool} Dir)
\begin{DoxyCompactList}\small\item\em Sets a pin direction (available only if the direction = {\itshape \mbox{[}input/output\mbox{]}}). \end{DoxyCompactList}\item 
void \hyperlink{group___bit_io_ldd12__module_gaf2e24cfdf7dd3071178d0061abb29c56}{Bit\+Io\+Ldd12\+\_\+\+Set\+Input} (\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$Device\+Data\+Ptr)
\begin{DoxyCompactList}\small\item\em Sets a pin direction to input (available only if the direction = {\itshape \mbox{[}input/output\mbox{]}}). \end{DoxyCompactList}\item 
void \hyperlink{group___bit_io_ldd12__module_gab9c2b2a95e81ed484e4328f795f0e827}{Bit\+Io\+Ldd12\+\_\+\+Set\+Output} (\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$Device\+Data\+Ptr)
\begin{DoxyCompactList}\small\item\em Sets a pin direction to output (available only if the direction = {\itshape \mbox{[}input/output\mbox{]}}). \end{DoxyCompactList}\item 
\hyperlink{group___p_e___types__module_ga97a80ca1602ebf2303258971a2c938e2}{bool} \hyperlink{group___bit_io_ldd12__module_gab808ab6ca05818b3bfaba89eee1397b0}{Bit\+Io\+Ldd12\+\_\+\+Get\+Val} (\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$Device\+Data\+Ptr)
\begin{DoxyCompactList}\small\item\em Returns the input/output value. If the direction is \mbox{[}input\mbox{]} then the input value of the pin is read and returned. If the direction is \mbox{[}output\mbox{]} then the last written value is read and returned (see $<$\+Safe mode$>$=\char`\"{}\char`\"{}$>$ property for limitations). This method cannot be disabled if direction is \mbox{[}input\mbox{]}. \end{DoxyCompactList}\item 
void \hyperlink{group___bit_io_ldd12__module_ga9db76c4359c6a7420209b0a4c6c4b940}{Bit\+Io\+Ldd12\+\_\+\+Put\+Val} (\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$Device\+Data\+Ptr, \hyperlink{group___p_e___types__module_ga97a80ca1602ebf2303258971a2c938e2}{bool} Val)
\begin{DoxyCompactList}\small\item\em The specified output value is set. If the direction is {\bfseries  input}, the component saves the value to a memory or a register and this value will be written to the pin after switching to the output mode (using {\ttfamily Set\+Dir(\+T\+R\+U\+E)}; see \href{BitIOProperties.html#SafeMode}{\tt Safe mode} property for limitations). If the direction is {\bfseries output}, it writes the value to the pin. (Method is available only if the direction = $<$u$>${\ttfamily output}$<$/u$>$ or $<$u$>${\ttfamily  input/output}$<$/u$>$). \end{DoxyCompactList}\item 
void \hyperlink{group___bit_io_ldd12__module_ga8a874582bd5c8203b3dfb47ea504ae12}{Bit\+Io\+Ldd12\+\_\+\+Clr\+Val} (\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$Device\+Data\+Ptr)
\begin{DoxyCompactList}\small\item\em Clears (set to zero) the output value. It is equivalent to the \mbox{[}Put\+Val(\+F\+A\+L\+S\+E)\mbox{]}. This method is available only if the direction = {\itshape \mbox{[}output\mbox{]}} or {\itshape \mbox{[}input/output\mbox{]}}. \end{DoxyCompactList}\item 
void \hyperlink{group___bit_io_ldd12__module_ga2cdd9908f20433ebead9d031e6abe07c}{Bit\+Io\+Ldd12\+\_\+\+Set\+Val} (\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$Device\+Data\+Ptr)
\begin{DoxyCompactList}\small\item\em Sets (to one) the output value. It is equivalent to the \mbox{[}Put\+Val(\+T\+R\+U\+E)\mbox{]}. This method is available only if the direction = {\itshape \mbox{[}output\mbox{]}} or {\itshape \mbox{[}input/output\mbox{]}}. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___bit_io_ldd12__module_ga0a4a7aeecfe45d8cf4d4a61b44747fda}\label{group___bit_io_ldd12__module_ga0a4a7aeecfe45d8cf4d4a61b44747fda}} 
\index{Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}!Bit\+Io\+Ldd12\+\_\+\+Clr\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED@{Bit\+Io\+Ldd12\+\_\+\+Clr\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{Bit\+Io\+Ldd12\+\_\+\+Clr\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED@{Bit\+Io\+Ldd12\+\_\+\+Clr\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}!Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd12\+\_\+\+Clr\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}{BitIoLdd12\_ClrVal\_METHOD\_ENABLED}}
{\footnotesize\ttfamily \#define Bit\+Io\+Ldd12\+\_\+\+Clr\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}

Clr\+Val method of the component Bit\+Io\+Ldd12 is enabled (generated) \mbox{\Hypertarget{group___bit_io_ldd12__module_ga7332a1a453879ccef57a59ed20d8fee5}\label{group___bit_io_ldd12__module_ga7332a1a453879ccef57a59ed20d8fee5}} 
\index{Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}!Bit\+Io\+Ldd12\+\_\+\+Device\+Data@{Bit\+Io\+Ldd12\+\_\+\+Device\+Data}}
\index{Bit\+Io\+Ldd12\+\_\+\+Device\+Data@{Bit\+Io\+Ldd12\+\_\+\+Device\+Data}!Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd12\+\_\+\+Device\+Data}{BitIoLdd12\_DeviceData}}
{\footnotesize\ttfamily \#define Bit\+Io\+Ldd12\+\_\+\+Device\+Data~((\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$)\hyperlink{group___p_e___types__module_gaa1c23d559daef5bcd3327ca83fb56f5a}{P\+E\+\_\+\+L\+D\+D\+\_\+\+Get\+Device\+Structure}(\hyperlink{group___p_e___types__module_ga684cd2cf91703cafad2f233a5cd8bb67}{P\+E\+\_\+\+L\+D\+D\+\_\+\+C\+O\+M\+P\+O\+N\+E\+N\+T\+\_\+\+Bit\+Io\+Ldd12\+\_\+\+ID}))}

Device data structure pointer used when auto initialization property is enabled. This constant can be passed as a first parameter to all component\textquotesingle{}s methods. \mbox{\Hypertarget{group___bit_io_ldd12__module_ga23de04ad97c041655874315db9a72e5d}\label{group___bit_io_ldd12__module_ga23de04ad97c041655874315db9a72e5d}} 
\index{Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}!Bit\+Io\+Ldd12\+\_\+\+Get\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED@{Bit\+Io\+Ldd12\+\_\+\+Get\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{Bit\+Io\+Ldd12\+\_\+\+Get\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED@{Bit\+Io\+Ldd12\+\_\+\+Get\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}!Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd12\+\_\+\+Get\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}{BitIoLdd12\_GetVal\_METHOD\_ENABLED}}
{\footnotesize\ttfamily \#define Bit\+Io\+Ldd12\+\_\+\+Get\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}

Get\+Val method of the component Bit\+Io\+Ldd12 is enabled (generated) \mbox{\Hypertarget{group___bit_io_ldd12__module_gae6c27383ad5362778c04e6aecd40fc70}\label{group___bit_io_ldd12__module_gae6c27383ad5362778c04e6aecd40fc70}} 
\index{Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}!Bit\+Io\+Ldd12\+\_\+\+Init\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED@{Bit\+Io\+Ldd12\+\_\+\+Init\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{Bit\+Io\+Ldd12\+\_\+\+Init\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED@{Bit\+Io\+Ldd12\+\_\+\+Init\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}!Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd12\+\_\+\+Init\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}{BitIoLdd12\_Init\_METHOD\_ENABLED}}
{\footnotesize\ttfamily \#define Bit\+Io\+Ldd12\+\_\+\+Init\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}

Init method of the component Bit\+Io\+Ldd12 is enabled (generated) \mbox{\Hypertarget{group___bit_io_ldd12__module_ga6170dd543f9cd3c2b62d8856c1778680}\label{group___bit_io_ldd12__module_ga6170dd543f9cd3c2b62d8856c1778680}} 
\index{Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}!Bit\+Io\+Ldd12\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS@{Bit\+Io\+Ldd12\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}}
\index{Bit\+Io\+Ldd12\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS@{Bit\+Io\+Ldd12\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}!Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd12\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}{BitIoLdd12\_MODULE\_BASE\_ADDRESS}}
{\footnotesize\ttfamily \#define Bit\+Io\+Ldd12\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS~\hyperlink{group___backward___compatibility___symbols_gaed3b8398ebed63795f9ce57eb9a59097}{F\+P\+T\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}

Name of macro used as the base address \mbox{\Hypertarget{group___bit_io_ldd12__module_ga2f54135255fdce31bf38b46ec3cdd066}\label{group___bit_io_ldd12__module_ga2f54135255fdce31bf38b46ec3cdd066}} 
\index{Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}!Bit\+Io\+Ldd12\+\_\+\+P\+O\+R\+T\+\_\+\+M\+A\+SK@{Bit\+Io\+Ldd12\+\_\+\+P\+O\+R\+T\+\_\+\+M\+A\+SK}}
\index{Bit\+Io\+Ldd12\+\_\+\+P\+O\+R\+T\+\_\+\+M\+A\+SK@{Bit\+Io\+Ldd12\+\_\+\+P\+O\+R\+T\+\_\+\+M\+A\+SK}!Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd12\+\_\+\+P\+O\+R\+T\+\_\+\+M\+A\+SK}{BitIoLdd12\_PORT\_MASK}}
{\footnotesize\ttfamily \#define Bit\+Io\+Ldd12\+\_\+\+P\+O\+R\+T\+\_\+\+M\+A\+SK~0x20U}

Mask of the allocated pin from the port \mbox{\Hypertarget{group___bit_io_ldd12__module_ga614ce455cfc960509cf0efab9d0de6c6}\label{group___bit_io_ldd12__module_ga614ce455cfc960509cf0efab9d0de6c6}} 
\index{Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}!Bit\+Io\+Ldd12\+\_\+\+P\+O\+R\+T\+C\+O\+N\+T\+R\+O\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS@{Bit\+Io\+Ldd12\+\_\+\+P\+O\+R\+T\+C\+O\+N\+T\+R\+O\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}}
\index{Bit\+Io\+Ldd12\+\_\+\+P\+O\+R\+T\+C\+O\+N\+T\+R\+O\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS@{Bit\+Io\+Ldd12\+\_\+\+P\+O\+R\+T\+C\+O\+N\+T\+R\+O\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}!Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd12\+\_\+\+P\+O\+R\+T\+C\+O\+N\+T\+R\+O\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}{BitIoLdd12\_PORTCONTROL\_BASE\_ADDRESS}}
{\footnotesize\ttfamily \#define Bit\+Io\+Ldd12\+\_\+\+P\+O\+R\+T\+C\+O\+N\+T\+R\+O\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS~\hyperlink{group___p_o_r_t___peripheral_ga03c740cdda17711afafc932723871474}{P\+O\+R\+T\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}

Name of macro used as the base address \mbox{\Hypertarget{group___bit_io_ldd12__module_gafc84dd93ada12ffaddc6cc06b73ad4b3}\label{group___bit_io_ldd12__module_gafc84dd93ada12ffaddc6cc06b73ad4b3}} 
\index{Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}!Bit\+Io\+Ldd12\+\_\+\+P\+R\+P\+H\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS@{Bit\+Io\+Ldd12\+\_\+\+P\+R\+P\+H\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}}
\index{Bit\+Io\+Ldd12\+\_\+\+P\+R\+P\+H\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS@{Bit\+Io\+Ldd12\+\_\+\+P\+R\+P\+H\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}!Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd12\+\_\+\+P\+R\+P\+H\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}{BitIoLdd12\_PRPH\_BASE\_ADDRESS}}
{\footnotesize\ttfamily \#define Bit\+Io\+Ldd12\+\_\+\+P\+R\+P\+H\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS~0x400\+F\+F080U}

Peripheral base address of a device allocated by the component. This constant can be used directly in P\+DD macros. \mbox{\Hypertarget{group___bit_io_ldd12__module_ga512f07f24fff455b43372f4b05f6146a}\label{group___bit_io_ldd12__module_ga512f07f24fff455b43372f4b05f6146a}} 
\index{Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}!Bit\+Io\+Ldd12\+\_\+\+Put\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED@{Bit\+Io\+Ldd12\+\_\+\+Put\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{Bit\+Io\+Ldd12\+\_\+\+Put\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED@{Bit\+Io\+Ldd12\+\_\+\+Put\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}!Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd12\+\_\+\+Put\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}{BitIoLdd12\_PutVal\_METHOD\_ENABLED}}
{\footnotesize\ttfamily \#define Bit\+Io\+Ldd12\+\_\+\+Put\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}

Put\+Val method of the component Bit\+Io\+Ldd12 is enabled (generated) \mbox{\Hypertarget{group___bit_io_ldd12__module_ga7f6fc5e3fc6b86ec753652883e78ce75}\label{group___bit_io_ldd12__module_ga7f6fc5e3fc6b86ec753652883e78ce75}} 
\index{Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}!Bit\+Io\+Ldd12\+\_\+\+Set\+Dir\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED@{Bit\+Io\+Ldd12\+\_\+\+Set\+Dir\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{Bit\+Io\+Ldd12\+\_\+\+Set\+Dir\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED@{Bit\+Io\+Ldd12\+\_\+\+Set\+Dir\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}!Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd12\+\_\+\+Set\+Dir\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}{BitIoLdd12\_SetDir\_METHOD\_ENABLED}}
{\footnotesize\ttfamily \#define Bit\+Io\+Ldd12\+\_\+\+Set\+Dir\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}

Set\+Dir method of the component Bit\+Io\+Ldd12 is enabled (generated) \mbox{\Hypertarget{group___bit_io_ldd12__module_gaf8538faeefa861177760874be57d0232}\label{group___bit_io_ldd12__module_gaf8538faeefa861177760874be57d0232}} 
\index{Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}!Bit\+Io\+Ldd12\+\_\+\+Set\+Input\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED@{Bit\+Io\+Ldd12\+\_\+\+Set\+Input\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{Bit\+Io\+Ldd12\+\_\+\+Set\+Input\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED@{Bit\+Io\+Ldd12\+\_\+\+Set\+Input\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}!Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd12\+\_\+\+Set\+Input\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}{BitIoLdd12\_SetInput\_METHOD\_ENABLED}}
{\footnotesize\ttfamily \#define Bit\+Io\+Ldd12\+\_\+\+Set\+Input\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}

Set\+Input method of the component Bit\+Io\+Ldd12 is enabled (generated) \mbox{\Hypertarget{group___bit_io_ldd12__module_gad4c95c9a3ea0ac3bcdbe81ac86b090a5}\label{group___bit_io_ldd12__module_gad4c95c9a3ea0ac3bcdbe81ac86b090a5}} 
\index{Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}!Bit\+Io\+Ldd12\+\_\+\+Set\+Output\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED@{Bit\+Io\+Ldd12\+\_\+\+Set\+Output\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{Bit\+Io\+Ldd12\+\_\+\+Set\+Output\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED@{Bit\+Io\+Ldd12\+\_\+\+Set\+Output\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}!Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd12\+\_\+\+Set\+Output\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}{BitIoLdd12\_SetOutput\_METHOD\_ENABLED}}
{\footnotesize\ttfamily \#define Bit\+Io\+Ldd12\+\_\+\+Set\+Output\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}

Set\+Output method of the component Bit\+Io\+Ldd12 is enabled (generated) \mbox{\Hypertarget{group___bit_io_ldd12__module_gab88f37f9852842ee8bd32bc9f7c44946}\label{group___bit_io_ldd12__module_gab88f37f9852842ee8bd32bc9f7c44946}} 
\index{Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}!Bit\+Io\+Ldd12\+\_\+\+Set\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED@{Bit\+Io\+Ldd12\+\_\+\+Set\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{Bit\+Io\+Ldd12\+\_\+\+Set\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED@{Bit\+Io\+Ldd12\+\_\+\+Set\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}!Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd12\+\_\+\+Set\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}{BitIoLdd12\_SetVal\_METHOD\_ENABLED}}
{\footnotesize\ttfamily \#define Bit\+Io\+Ldd12\+\_\+\+Set\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}

Set\+Val method of the component Bit\+Io\+Ldd12 is enabled (generated) 

\subsection{Typedef Documentation}
\mbox{\Hypertarget{group___bit_io_ldd12__module_gaf89bedffb46e6db2cef354573301a268}\label{group___bit_io_ldd12__module_gaf89bedffb46e6db2cef354573301a268}} 
\index{Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}!Bit\+Io\+Ldd12\+\_\+\+T\+Device\+Data\+Ptr@{Bit\+Io\+Ldd12\+\_\+\+T\+Device\+Data\+Ptr}}
\index{Bit\+Io\+Ldd12\+\_\+\+T\+Device\+Data\+Ptr@{Bit\+Io\+Ldd12\+\_\+\+T\+Device\+Data\+Ptr}!Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd12\+\_\+\+T\+Device\+Data\+Ptr}{BitIoLdd12\_TDeviceDataPtr}}
{\footnotesize\ttfamily typedef \hyperlink{struct_bit_io_ldd12___t_device_data}{Bit\+Io\+Ldd12\+\_\+\+T\+Device\+Data}$\ast$ \hyperlink{group___bit_io_ldd12__module_gaf89bedffb46e6db2cef354573301a268}{Bit\+Io\+Ldd12\+\_\+\+T\+Device\+Data\+Ptr}}



\subsection{Function Documentation}
\mbox{\Hypertarget{group___bit_io_ldd12__module_ga8a874582bd5c8203b3dfb47ea504ae12}\label{group___bit_io_ldd12__module_ga8a874582bd5c8203b3dfb47ea504ae12}} 
\index{Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}!Bit\+Io\+Ldd12\+\_\+\+Clr\+Val@{Bit\+Io\+Ldd12\+\_\+\+Clr\+Val}}
\index{Bit\+Io\+Ldd12\+\_\+\+Clr\+Val@{Bit\+Io\+Ldd12\+\_\+\+Clr\+Val}!Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd12\+\_\+\+Clr\+Val()}{BitIoLdd12\_ClrVal()}}
{\footnotesize\ttfamily void Bit\+Io\+Ldd12\+\_\+\+Clr\+Val (\begin{DoxyParamCaption}\item[{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$}]{Device\+Data\+Ptr }\end{DoxyParamCaption})}



Clears (set to zero) the output value. It is equivalent to the \mbox{[}Put\+Val(\+F\+A\+L\+S\+E)\mbox{]}. This method is available only if the direction = {\itshape \mbox{[}output\mbox{]}} or {\itshape \mbox{[}input/output\mbox{]}}. 


\begin{DoxyParams}{Parameters}
{\em Device\+Data\+Ptr} & -\/ Pointer to device data structure returned by $<$\+Init$>$ method. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group___bit_io_ldd12__module_gab808ab6ca05818b3bfaba89eee1397b0}\label{group___bit_io_ldd12__module_gab808ab6ca05818b3bfaba89eee1397b0}} 
\index{Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}!Bit\+Io\+Ldd12\+\_\+\+Get\+Val@{Bit\+Io\+Ldd12\+\_\+\+Get\+Val}}
\index{Bit\+Io\+Ldd12\+\_\+\+Get\+Val@{Bit\+Io\+Ldd12\+\_\+\+Get\+Val}!Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd12\+\_\+\+Get\+Val()}{BitIoLdd12\_GetVal()}}
{\footnotesize\ttfamily \hyperlink{group___p_e___types__module_ga97a80ca1602ebf2303258971a2c938e2}{bool} Bit\+Io\+Ldd12\+\_\+\+Get\+Val (\begin{DoxyParamCaption}\item[{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$}]{Device\+Data\+Ptr }\end{DoxyParamCaption})}



Returns the input/output value. If the direction is \mbox{[}input\mbox{]} then the input value of the pin is read and returned. If the direction is \mbox{[}output\mbox{]} then the last written value is read and returned (see $<$\+Safe mode$>$=\char`\"{}\char`\"{}$>$ property for limitations). This method cannot be disabled if direction is \mbox{[}input\mbox{]}. 


\begin{DoxyParams}{Parameters}
{\em Device\+Data\+Ptr} & -\/ Device data structure pointer returned by $<$\+Init$>$ method. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item Input or output value. Possible values\+: $<$false$>$ -\/ logical \char`\"{}0\char`\"{} (Low level) $<$true$>$ -\/ logical \char`\"{}1\char`\"{} (High level) 
\end{DoxyItemize}
\end{DoxyReturn}
\mbox{\Hypertarget{group___bit_io_ldd12__module_ga504f7c338d40c89bfbb418cd2c1c3a8b}\label{group___bit_io_ldd12__module_ga504f7c338d40c89bfbb418cd2c1c3a8b}} 
\index{Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}!Bit\+Io\+Ldd12\+\_\+\+Init@{Bit\+Io\+Ldd12\+\_\+\+Init}}
\index{Bit\+Io\+Ldd12\+\_\+\+Init@{Bit\+Io\+Ldd12\+\_\+\+Init}!Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd12\+\_\+\+Init()}{BitIoLdd12\_Init()}}
{\footnotesize\ttfamily \hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$ Bit\+Io\+Ldd12\+\_\+\+Init (\begin{DoxyParamCaption}\item[{\hyperlink{group___p_e___types__module_ga0b66a73f87238a782318aa0be7578e35}{L\+D\+D\+\_\+\+T\+User\+Data} $\ast$}]{User\+Data\+Ptr }\end{DoxyParamCaption})}



Initializes the device. Allocates memory for the device data structure, allocates interrupt vectors and sets interrupt priority, sets pin routing, sets timing, etc. If the \char`\"{}\+Enable
    in init. code\char`\"{} is set to \char`\"{}yes\char`\"{} value then the device is also enabled(see the description of the Enable() method). In this case the Enable() method is not necessary and needn\textquotesingle{}t to be generated. 


\begin{DoxyParams}{Parameters}
{\em User\+Data\+Ptr} & -\/ Pointer to the user or R\+T\+OS specific data. This pointer will be passed as an event or callback parameter. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item Pointer to the dynamically allocated private structure or N\+U\+LL if there was an error. 
\end{DoxyItemize}
\end{DoxyReturn}
Here is the caller graph for this function\+:
% FIG 0
\mbox{\Hypertarget{group___bit_io_ldd12__module_ga9db76c4359c6a7420209b0a4c6c4b940}\label{group___bit_io_ldd12__module_ga9db76c4359c6a7420209b0a4c6c4b940}} 
\index{Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}!Bit\+Io\+Ldd12\+\_\+\+Put\+Val@{Bit\+Io\+Ldd12\+\_\+\+Put\+Val}}
\index{Bit\+Io\+Ldd12\+\_\+\+Put\+Val@{Bit\+Io\+Ldd12\+\_\+\+Put\+Val}!Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd12\+\_\+\+Put\+Val()}{BitIoLdd12\_PutVal()}}
{\footnotesize\ttfamily void Bit\+Io\+Ldd12\+\_\+\+Put\+Val (\begin{DoxyParamCaption}\item[{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$}]{Device\+Data\+Ptr,  }\item[{\hyperlink{group___p_e___types__module_ga97a80ca1602ebf2303258971a2c938e2}{bool}}]{Val }\end{DoxyParamCaption})}



The specified output value is set. If the direction is {\bfseries  input}, the component saves the value to a memory or a register and this value will be written to the pin after switching to the output mode (using {\ttfamily Set\+Dir(\+T\+R\+U\+E)}; see \href{BitIOProperties.html#SafeMode}{\tt Safe mode} property for limitations). If the direction is {\bfseries output}, it writes the value to the pin. (Method is available only if the direction = $<$u$>${\ttfamily output}$<$/u$>$ or $<$u$>${\ttfamily  input/output}$<$/u$>$). 


\begin{DoxyParams}{Parameters}
{\em Device\+Data\+Ptr} & -\/ Device data structure pointer returned by $<$\+Init$>$ method. \\
\hline
{\em Val} & -\/ Output value. Possible values\+: $<$false$>$ -\/ logical \char`\"{}0\char`\"{} (Low level) $<$true$>$ -\/ logical \char`\"{}1\char`\"{} (High level) \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group___bit_io_ldd12__module_ga540c0e8c513ca036a0066aab8833f0ad}\label{group___bit_io_ldd12__module_ga540c0e8c513ca036a0066aab8833f0ad}} 
\index{Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}!Bit\+Io\+Ldd12\+\_\+\+Set\+Dir@{Bit\+Io\+Ldd12\+\_\+\+Set\+Dir}}
\index{Bit\+Io\+Ldd12\+\_\+\+Set\+Dir@{Bit\+Io\+Ldd12\+\_\+\+Set\+Dir}!Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd12\+\_\+\+Set\+Dir()}{BitIoLdd12\_SetDir()}}
{\footnotesize\ttfamily void Bit\+Io\+Ldd12\+\_\+\+Set\+Dir (\begin{DoxyParamCaption}\item[{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$}]{Device\+Data\+Ptr,  }\item[{\hyperlink{group___p_e___types__module_ga97a80ca1602ebf2303258971a2c938e2}{bool}}]{Dir }\end{DoxyParamCaption})}



Sets a pin direction (available only if the direction = {\itshape \mbox{[}input/output\mbox{]}}). 


\begin{DoxyParams}{Parameters}
{\em Device\+Data\+Ptr} & -\/ Device data structure pointer returned by $<$\+Init$>$ method. \\
\hline
{\em Dir} & -\/ Direction to set. Possible values\+: $<$false$>$ -\/ Input $<$true$>$ -\/ Output \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group___bit_io_ldd12__module_gaf2e24cfdf7dd3071178d0061abb29c56}\label{group___bit_io_ldd12__module_gaf2e24cfdf7dd3071178d0061abb29c56}} 
\index{Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}!Bit\+Io\+Ldd12\+\_\+\+Set\+Input@{Bit\+Io\+Ldd12\+\_\+\+Set\+Input}}
\index{Bit\+Io\+Ldd12\+\_\+\+Set\+Input@{Bit\+Io\+Ldd12\+\_\+\+Set\+Input}!Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd12\+\_\+\+Set\+Input()}{BitIoLdd12\_SetInput()}}
{\footnotesize\ttfamily void Bit\+Io\+Ldd12\+\_\+\+Set\+Input (\begin{DoxyParamCaption}\item[{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$}]{Device\+Data\+Ptr }\end{DoxyParamCaption})}



Sets a pin direction to input (available only if the direction = {\itshape \mbox{[}input/output\mbox{]}}). 


\begin{DoxyParams}{Parameters}
{\em Device\+Data\+Ptr} & -\/ Device data structure pointer returned by $<$\+Init$>$ method. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group___bit_io_ldd12__module_gab9c2b2a95e81ed484e4328f795f0e827}\label{group___bit_io_ldd12__module_gab9c2b2a95e81ed484e4328f795f0e827}} 
\index{Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}!Bit\+Io\+Ldd12\+\_\+\+Set\+Output@{Bit\+Io\+Ldd12\+\_\+\+Set\+Output}}
\index{Bit\+Io\+Ldd12\+\_\+\+Set\+Output@{Bit\+Io\+Ldd12\+\_\+\+Set\+Output}!Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd12\+\_\+\+Set\+Output()}{BitIoLdd12\_SetOutput()}}
{\footnotesize\ttfamily void Bit\+Io\+Ldd12\+\_\+\+Set\+Output (\begin{DoxyParamCaption}\item[{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$}]{Device\+Data\+Ptr }\end{DoxyParamCaption})}



Sets a pin direction to output (available only if the direction = {\itshape \mbox{[}input/output\mbox{]}}). 


\begin{DoxyParams}{Parameters}
{\em Device\+Data\+Ptr} & -\/ Device data structure pointer returned by $<$\+Init$>$ method. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group___bit_io_ldd12__module_ga2cdd9908f20433ebead9d031e6abe07c}\label{group___bit_io_ldd12__module_ga2cdd9908f20433ebead9d031e6abe07c}} 
\index{Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}!Bit\+Io\+Ldd12\+\_\+\+Set\+Val@{Bit\+Io\+Ldd12\+\_\+\+Set\+Val}}
\index{Bit\+Io\+Ldd12\+\_\+\+Set\+Val@{Bit\+Io\+Ldd12\+\_\+\+Set\+Val}!Bit\+Io\+Ldd12 module documentation@{Bit\+Io\+Ldd12 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd12\+\_\+\+Set\+Val()}{BitIoLdd12\_SetVal()}}
{\footnotesize\ttfamily void Bit\+Io\+Ldd12\+\_\+\+Set\+Val (\begin{DoxyParamCaption}\item[{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$}]{Device\+Data\+Ptr }\end{DoxyParamCaption})}



Sets (to one) the output value. It is equivalent to the \mbox{[}Put\+Val(\+T\+R\+U\+E)\mbox{]}. This method is available only if the direction = {\itshape \mbox{[}output\mbox{]}} or {\itshape \mbox{[}input/output\mbox{]}}. 


\begin{DoxyParams}{Parameters}
{\em Device\+Data\+Ptr} & -\/ Pointer to device data structure returned by $<$\+Init$>$ method. \\
\hline
\end{DoxyParams}
