#ifndef __MSM_RPM_H__
#define __MSM_RPM_H__

enum msm_rpm_resource_id {
	MSM_RPM_APPS_FABRIC_ARB = 1,
	MSM_RPM_APPS_FABRIC_CFG_CLKMOD,
	MSM_RPM_APPS_FABRIC_CFG_HALT,
	MSM_RPM_APPS_FABRIC_CFG_IOCTL,
	MSM_RPM_APPS_FABRIC_CLK,
	MSM_RPM_CFPB_CLK,
	MSM_RPM_CXO_BUFFERS,
	MSM_RPM_CXO_CLK,
	MSM_RPM_DAYTONA_FABRIC_CLK,
	MSM_RPM_DDR_DMM,
	MSM_RPM_EBI1_CLK,
	MSM_RPM_HDMI_SWITCH,
	MSM_RPM_MMFPB_CLK,
	MSM_RPM_MMSS_FABRIC_CFG_CLKMOD,
	MSM_RPM_MMSS_FABRIC_CFG_HALT,
	MSM_RPM_MMSS_FABRIC_CFG_IOCTL,
	MSM_RPM_MM_FABRIC_ARB,
	MSM_RPM_MM_FABRIC_CLK,
	MSM_RPM_NCP,
	MSM_RPM_PM8821_L1,
	MSM_RPM_PM8821_S1,
	MSM_RPM_PM8821_S2,
	MSM_RPM_PM8921_CLK1,
	MSM_RPM_PM8921_CLK2,
	MSM_RPM_PM8921_L1,
	MSM_RPM_PM8921_L2,
	MSM_RPM_PM8921_L3,
	MSM_RPM_PM8921_L4,
	MSM_RPM_PM8921_L5,
	MSM_RPM_PM8921_L6,
	MSM_RPM_PM8921_L7,
	MSM_RPM_PM8921_L8,
	MSM_RPM_PM8921_L9,
	MSM_RPM_PM8921_L10,
	MSM_RPM_PM8921_L11,
	MSM_RPM_PM8921_L12,
	MSM_RPM_PM8921_L13,
	MSM_RPM_PM8921_L14,
	MSM_RPM_PM8921_L15,
	MSM_RPM_PM8921_L16,
	MSM_RPM_PM8921_L17,
	MSM_RPM_PM8921_L18,
	MSM_RPM_PM8921_L19,
	MSM_RPM_PM8921_L20,
	MSM_RPM_PM8921_L21,
	MSM_RPM_PM8921_L22,
	MSM_RPM_PM8921_L23,
	MSM_RPM_PM8921_L24,
	MSM_RPM_PM8921_L25,
	MSM_RPM_PM8921_L26,
	MSM_RPM_PM8921_L27,
	MSM_RPM_PM8921_L28,
	MSM_RPM_PM8921_L29,
	MSM_RPM_PM8921_LVS1,
	MSM_RPM_PM8921_LVS2,
	MSM_RPM_PM8921_LVS3,
	MSM_RPM_PM8921_LVS4,
	MSM_RPM_PM8921_LVS5,
	MSM_RPM_PM8921_LVS6,
	MSM_RPM_PM8921_LVS7,
	MSM_RPM_PM8921_S1,
	MSM_RPM_PM8921_S2,
	MSM_RPM_PM8921_S3,
	MSM_RPM_PM8921_S4,
	MSM_RPM_PM8921_S5,
	MSM_RPM_PM8921_S6,
	MSM_RPM_PM8921_S7,
	MSM_RPM_PM8921_S8,
	MSM_RPM_PXO_CLK,
	MSM_RPM_QDSS_CLK,
	MSM_RPM_SFPB_CLK,
	MSM_RPM_SYSTEM_FABRIC_ARB,
	MSM_RPM_SYSTEM_FABRIC_CLK,
	MSM_RPM_SYS_FABRIC_CFG_CLKMOD,
	MSM_RPM_SYS_FABRIC_CFG_HALT,
	MSM_RPM_SYS_FABRIC_CFG_IOCTL,
	MSM_RPM_USB_OTG_SWITCH,
	MSM_RPM_VDDMIN_GPIO,
};

int msm_rpm_write(const struct device *dev, enum msm_rpm_resource_id resource, u32 *buf, size_t count);

#endif
