
Light-Array-9.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002500  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  080025c0  080025c0  000035c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002608  08002608  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002608  08002608  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002608  08002608  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002608  08002608  00003608  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800260c  0800260c  0000360c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002610  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000790  2000000c  0800261c  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000079c  0800261c  0000479c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000107ed  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a42  00000000  00000000  00014821  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 000076a7  00000000  00000000  00017263  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b90  00000000  00000000  0001e910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cdd  00000000  00000000  0001f4a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00013b79  00000000  00000000  0002017d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011fdb  00000000  00000000  00033cf6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007f350  00000000  00000000  00045cd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000c5021  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001eb8  00000000  00000000  000c5064  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000068  00000000  00000000  000c6f1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080025a8 	.word	0x080025a8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080025a8 	.word	0x080025a8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <clear_frame>:
}


// Fills the pointed to array with zeroes
void clear_frame(struct Colour *frame) {
	for (size_t i = 0; i < NUM_LEDS; i++) {
 8000220:	0002      	movs	r2, r0
		frame[i] = create_colour(0, 0, 0);
 8000222:	2300      	movs	r3, #0
 8000224:	321b      	adds	r2, #27
 8000226:	7003      	strb	r3, [r0, #0]
 8000228:	7043      	strb	r3, [r0, #1]
 800022a:	7083      	strb	r3, [r0, #2]
	for (size_t i = 0; i < NUM_LEDS; i++) {
 800022c:	3003      	adds	r0, #3
 800022e:	4290      	cmp	r0, r2
 8000230:	d1f9      	bne.n	8000226 <clear_frame+0x6>
	}
}
 8000232:	4770      	bx	lr

08000234 <set_colour_whole_frame>:


// Arrays are passed to functions as a pointer to that array.
// Functions modify the the original array, not a copy of it you pass in.
// Therefore there's nothing to return
void set_colour_whole_frame(struct Colour *frame, struct Colour desired_colour) {
 8000234:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000236:	0005      	movs	r5, r0
 8000238:	0004      	movs	r4, r0
 800023a:	9101      	str	r1, [sp, #4]
 800023c:	351b      	adds	r5, #27

	for (size_t i = 0; i < NUM_LEDS; i++){
		frame[i] = desired_colour;
 800023e:	0020      	movs	r0, r4
 8000240:	2203      	movs	r2, #3
 8000242:	a901      	add	r1, sp, #4
	for (size_t i = 0; i < NUM_LEDS; i++){
 8000244:	3403      	adds	r4, #3
		frame[i] = desired_colour;
 8000246:	f002 f9a5 	bl	8002594 <memcpy>
	for (size_t i = 0; i < NUM_LEDS; i++){
 800024a:	42ac      	cmp	r4, r5
 800024c:	d1f7      	bne.n	800023e <set_colour_whole_frame+0xa>
	}
}
 800024e:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

08000250 <send_frame>:

	uint32_t index = 0;    // Keeps track of our current place writing data to pwmData

	// Set first 300 elements of pwmData to 0% duty cycles to keep line low for the latch command (reset LEDs)
	for (uint16_t i = 0; i < 300; i++) {
		pwmData[index] = 0;
 8000250:	2296      	movs	r2, #150	@ 0x96
void send_frame(struct Colour *frame) {
 8000252:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		pwmData[index] = 0;
 8000254:	4c1c      	ldr	r4, [pc, #112]	@ (80002c8 <send_frame+0x78>)
void send_frame(struct Colour *frame) {
 8000256:	0005      	movs	r5, r0
		pwmData[index] = 0;
 8000258:	2100      	movs	r1, #0
 800025a:	0020      	movs	r0, r4
 800025c:	0092      	lsls	r2, r2, #2
 800025e:	f002 f96d 	bl	800253c <memset>
				 ((uint32_t)frame[LED].Red   << 8 ) |
				 ((uint32_t)frame[LED].Blue));

		for (int bit = 23; bit >= 0; bit--) {    // for each bit of color values
			if (color & (1 << bit)) {
				pwmData[index] = 30;   // 50% duty cycle
 8000262:	231e      	movs	r3, #30
		pwmData[index] = 0;
 8000264:	2196      	movs	r1, #150	@ 0x96
 8000266:	0028      	movs	r0, r5
				pwmData[index] = 30;   // 50% duty cycle
 8000268:	469c      	mov	ip, r3
		pwmData[index] = 0;
 800026a:	0049      	lsls	r1, r1, #1
		for (int bit = 23; bit >= 0; bit--) {    // for each bit of color values
 800026c:	2517      	movs	r5, #23
		color = (((uint32_t)frame[LED].Green << 16) |
 800026e:	7843      	ldrb	r3, [r0, #1]
				 ((uint32_t)frame[LED].Red   << 8 ) |
 8000270:	7802      	ldrb	r2, [r0, #0]
		color = (((uint32_t)frame[LED].Green << 16) |
 8000272:	041b      	lsls	r3, r3, #16
				 ((uint32_t)frame[LED].Red   << 8 ) |
 8000274:	0212      	lsls	r2, r2, #8
		color = (((uint32_t)frame[LED].Green << 16) |
 8000276:	4313      	orrs	r3, r2
				 ((uint32_t)frame[LED].Blue));
 8000278:	7882      	ldrb	r2, [r0, #2]
		color = (((uint32_t)frame[LED].Green << 16) |
 800027a:	4313      	orrs	r3, r2
		for (int bit = 23; bit >= 0; bit--) {    // for each bit of color values
 800027c:	004a      	lsls	r2, r1, #1
 800027e:	18a2      	adds	r2, r4, r2
			if (color & (1 << bit)) {
 8000280:	2601      	movs	r6, #1
 8000282:	40ae      	lsls	r6, r5
			} else {
				pwmData[index] = 15;   // 25% duty cycle
 8000284:	270f      	movs	r7, #15
			if (color & (1 << bit)) {
 8000286:	4233      	tst	r3, r6
 8000288:	d000      	beq.n	800028c <send_frame+0x3c>
				pwmData[index] = 30;   // 50% duty cycle
 800028a:	4667      	mov	r7, ip
 800028c:	8017      	strh	r7, [r2, #0]
		for (int bit = 23; bit >= 0; bit--) {    // for each bit of color values
 800028e:	3202      	adds	r2, #2
 8000290:	3d01      	subs	r5, #1
 8000292:	d2f5      	bcs.n	8000280 <send_frame+0x30>
	for (uint32_t LED = 0; LED < NUM_LEDS; LED++) {     // for each LED
 8000294:	2381      	movs	r3, #129	@ 0x81
 8000296:	3118      	adds	r1, #24
 8000298:	3003      	adds	r0, #3
 800029a:	009b      	lsls	r3, r3, #2
 800029c:	4299      	cmp	r1, r3
 800029e:	d1e5      	bne.n	800026c <send_frame+0x1c>
		}
	}

	// send a bunch of 0% duty cycles to keep line low for the latch command
	for (uint16_t i = 0; i < 300; i++) {
		pwmData[index] = 0;
 80002a0:	2296      	movs	r2, #150	@ 0x96
 80002a2:	2100      	movs	r1, #0
 80002a4:	0092      	lsls	r2, r2, #2
 80002a6:	4809      	ldr	r0, [pc, #36]	@ (80002cc <send_frame+0x7c>)
 80002a8:	f002 f948 	bl	800253c <memset>
		index++;
	}

	// Start DMA and wait until it's done
	HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t*) pwmData, index);
 80002ac:	23cc      	movs	r3, #204	@ 0xcc
 80002ae:	0022      	movs	r2, r4
 80002b0:	009b      	lsls	r3, r3, #2
 80002b2:	2100      	movs	r1, #0
 80002b4:	4806      	ldr	r0, [pc, #24]	@ (80002d0 <send_frame+0x80>)
 80002b6:	f002 f8af 	bl	8002418 <HAL_TIM_PWM_Start_DMA>
	while (!FLAG_DataSent) {};
 80002ba:	4b06      	ldr	r3, [pc, #24]	@ (80002d4 <send_frame+0x84>)
 80002bc:	781a      	ldrb	r2, [r3, #0]
 80002be:	2a00      	cmp	r2, #0
 80002c0:	d0fc      	beq.n	80002bc <send_frame+0x6c>
	FLAG_DataSent = 0;
 80002c2:	2200      	movs	r2, #0
 80002c4:	701a      	strb	r2, [r3, #0]

}
 80002c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80002c8:	20000028 	.word	0x20000028
 80002cc:	20000430 	.word	0x20000430
 80002d0:	200006e8 	.word	0x200006e8
 80002d4:	20000688 	.word	0x20000688

080002d8 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
	FLAG_DataSent = 1;
 80002d8:	2201      	movs	r2, #1
 80002da:	4b01      	ldr	r3, [pc, #4]	@ (80002e0 <HAL_TIM_PWM_PulseFinishedCallback+0x8>)
 80002dc:	701a      	strb	r2, [r3, #0]
}
 80002de:	4770      	bx	lr
 80002e0:	20000688 	.word	0x20000688

080002e4 <Read_ADC.0>:
  clear_frame(frame);

  HAL_ADCEx_Calibration_Start(&hadc1);

  uint8_t Read_ADC(void)
  {
 80002e4:	b570      	push	{r4, r5, r6, lr}
      HAL_ADC_Start(&hadc1);
 80002e6:	4d08      	ldr	r5, [pc, #32]	@ (8000308 <Read_ADC.0+0x24>)
 80002e8:	0028      	movs	r0, r5
 80002ea:	f000 fdef 	bl	8000ecc <HAL_ADC_Start>
      HAL_ADC_PollForConversion(&hadc1, 10);
 80002ee:	210a      	movs	r1, #10
 80002f0:	0028      	movs	r0, r5
 80002f2:	f000 fbdf 	bl	8000ab4 <HAL_ADC_PollForConversion>
      uint8_t val = HAL_ADC_GetValue(&hadc1);
 80002f6:	0028      	movs	r0, r5
 80002f8:	f000 fc3c 	bl	8000b74 <HAL_ADC_GetValue>
 80002fc:	0004      	movs	r4, r0
      HAL_ADC_Stop(&hadc1);
 80002fe:	0028      	movs	r0, r5
 8000300:	f000 fe4a 	bl	8000f98 <HAL_ADC_Stop>
      return val;
 8000304:	b2e0      	uxtb	r0, r4
  }
 8000306:	bd70      	pop	{r4, r5, r6, pc}
 8000308:	20000734 	.word	0x20000734

0800030c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800030c:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};

  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 800030e:	2507      	movs	r5, #7
 8000310:	2401      	movs	r4, #1
{
 8000312:	b08d      	sub	sp, #52	@ 0x34
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000314:	2218      	movs	r2, #24
 8000316:	2100      	movs	r1, #0
 8000318:	a806      	add	r0, sp, #24
 800031a:	f002 f90f 	bl	800253c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800031e:	2214      	movs	r2, #20
 8000320:	2100      	movs	r1, #0
 8000322:	4668      	mov	r0, sp
 8000324:	f002 f90a 	bl	800253c <memset>
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 8000328:	4a11      	ldr	r2, [pc, #68]	@ (8000370 <SystemClock_Config+0x64>)
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800032a:	a805      	add	r0, sp, #20
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 800032c:	6813      	ldr	r3, [r2, #0]
 800032e:	43ab      	bics	r3, r5
 8000330:	4323      	orrs	r3, r4
 8000332:	6013      	str	r3, [r2, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000334:	2302      	movs	r3, #2
 8000336:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000338:	33fe      	adds	r3, #254	@ 0xfe
 800033a:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800033c:	2300      	movs	r3, #0
 800033e:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000340:	3340      	adds	r3, #64	@ 0x40
 8000342:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000344:	f001 f942 	bl	80015cc <HAL_RCC_OscConfig>
 8000348:	2800      	cmp	r0, #0
 800034a:	d001      	beq.n	8000350 <SystemClock_Config+0x44>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800034c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800034e:	e7fe      	b.n	800034e <SystemClock_Config+0x42>
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000350:	9001      	str	r0, [sp, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000352:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000354:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000356:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000358:	0021      	movs	r1, r4
 800035a:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800035c:	9500      	str	r5, [sp, #0]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800035e:	f001 fa91 	bl	8001884 <HAL_RCC_ClockConfig>
 8000362:	2800      	cmp	r0, #0
 8000364:	d001      	beq.n	800036a <SystemClock_Config+0x5e>
 8000366:	b672      	cpsid	i
  while (1)
 8000368:	e7fe      	b.n	8000368 <SystemClock_Config+0x5c>
}
 800036a:	b00d      	add	sp, #52	@ 0x34
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	46c0      	nop			@ (mov r8, r8)
 8000370:	40022000 	.word	0x40022000

08000374 <main>:
{
 8000374:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000376:	b09f      	sub	sp, #124	@ 0x7c
  HAL_Init();
 8000378:	f000 fa4e 	bl	8000818 <HAL_Init>
  SystemClock_Config();
 800037c:	f7ff ffc6 	bl	800030c <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000380:	220c      	movs	r2, #12
 8000382:	2100      	movs	r1, #0
 8000384:	a813      	add	r0, sp, #76	@ 0x4c
 8000386:	f002 f8d9 	bl	800253c <memset>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800038a:	2202      	movs	r2, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800038c:	2601      	movs	r6, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800038e:	4c80      	ldr	r4, [pc, #512]	@ (8000590 <main+0x21c>)
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000390:	4880      	ldr	r0, [pc, #512]	@ (8000594 <main+0x220>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000392:	6b63      	ldr	r3, [r4, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000394:	a911      	add	r1, sp, #68	@ 0x44
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000396:	4313      	orrs	r3, r2
 8000398:	6363      	str	r3, [r4, #52]	@ 0x34
 800039a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800039c:	2710      	movs	r7, #16
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800039e:	4013      	ands	r3, r2
 80003a0:	9301      	str	r3, [sp, #4]
 80003a2:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003a4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80003a6:	4333      	orrs	r3, r6
 80003a8:	6363      	str	r3, [r4, #52]	@ 0x34
 80003aa:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80003ac:	4033      	ands	r3, r6
 80003ae:	9302      	str	r3, [sp, #8]
 80003b0:	9b02      	ldr	r3, [sp, #8]
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80003b2:	2380      	movs	r3, #128	@ 0x80
 80003b4:	9311      	str	r3, [sp, #68]	@ 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80003b6:	4b78      	ldr	r3, [pc, #480]	@ (8000598 <main+0x224>)
 80003b8:	9312      	str	r3, [sp, #72]	@ 0x48
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003ba:	f001 f83d 	bl	8001438 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80003be:	2200      	movs	r2, #0
 80003c0:	2007      	movs	r0, #7
 80003c2:	0011      	movs	r1, r2
 80003c4:	f000 feb8 	bl	8001138 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80003c8:	2007      	movs	r0, #7
 80003ca:	f000 fedf 	bl	800118c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80003ce:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 80003d0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80003d2:	0011      	movs	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 80003d4:	4333      	orrs	r3, r6
 80003d6:	63a3      	str	r3, [r4, #56]	@ 0x38
 80003d8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80003da:	2009      	movs	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 80003dc:	4033      	ands	r3, r6
 80003de:	9300      	str	r3, [sp, #0]
 80003e0:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80003e2:	f000 fea9 	bl	8001138 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80003e6:	2009      	movs	r0, #9
 80003e8:	f000 fed0 	bl	800118c <HAL_NVIC_EnableIRQ>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80003ec:	003a      	movs	r2, r7
 80003ee:	2100      	movs	r1, #0
 80003f0:	a806      	add	r0, sp, #24
 80003f2:	f002 f8a3 	bl	800253c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003f6:	220c      	movs	r2, #12
 80003f8:	2100      	movs	r1, #0
 80003fa:	a803      	add	r0, sp, #12
 80003fc:	f002 f89e 	bl	800253c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000400:	221c      	movs	r2, #28
 8000402:	2100      	movs	r1, #0
 8000404:	a80a      	add	r0, sp, #40	@ 0x28
 8000406:	f002 f899 	bl	800253c <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800040a:	2234      	movs	r2, #52	@ 0x34
 800040c:	2100      	movs	r1, #0
 800040e:	a811      	add	r0, sp, #68	@ 0x44
 8000410:	f002 f894 	bl	800253c <memset>
  htim1.Instance = TIM1;
 8000414:	4c61      	ldr	r4, [pc, #388]	@ (800059c <main+0x228>)
 8000416:	4b62      	ldr	r3, [pc, #392]	@ (80005a0 <main+0x22c>)
  htim1.Init.Period = 60-1;
 8000418:	223b      	movs	r2, #59	@ 0x3b
  htim1.Instance = TIM1;
 800041a:	6023      	str	r3, [r4, #0]
  htim1.Init.Prescaler = 0;
 800041c:	2300      	movs	r3, #0
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800041e:	0020      	movs	r0, r4
  htim1.Init.Prescaler = 0;
 8000420:	6063      	str	r3, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000422:	60a3      	str	r3, [r4, #8]
  htim1.Init.Period = 60-1;
 8000424:	60e2      	str	r2, [r4, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000426:	6123      	str	r3, [r4, #16]
  htim1.Init.RepetitionCounter = 0;
 8000428:	6163      	str	r3, [r4, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800042a:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800042c:	f001 fd38 	bl	8001ea0 <HAL_TIM_Base_Init>
 8000430:	2800      	cmp	r0, #0
 8000432:	d001      	beq.n	8000438 <main+0xc4>
 8000434:	b672      	cpsid	i
  while (1)
 8000436:	e7fe      	b.n	8000436 <main+0xc2>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000438:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800043a:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800043c:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800043e:	a906      	add	r1, sp, #24
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000440:	9306      	str	r3, [sp, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000442:	f001 fe4f 	bl	80020e4 <HAL_TIM_ConfigClockSource>
 8000446:	2800      	cmp	r0, #0
 8000448:	d001      	beq.n	800044e <main+0xda>
 800044a:	b672      	cpsid	i
  while (1)
 800044c:	e7fe      	b.n	800044c <main+0xd8>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800044e:	0020      	movs	r0, r4
 8000450:	f001 fd50 	bl	8001ef4 <HAL_TIM_PWM_Init>
 8000454:	2800      	cmp	r0, #0
 8000456:	d001      	beq.n	800045c <main+0xe8>
 8000458:	b672      	cpsid	i
  while (1)
 800045a:	e7fe      	b.n	800045a <main+0xe6>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800045c:	9003      	str	r0, [sp, #12]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800045e:	9004      	str	r0, [sp, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000460:	9005      	str	r0, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000462:	a903      	add	r1, sp, #12
 8000464:	0020      	movs	r0, r4
 8000466:	f001 ffdb 	bl	8002420 <HAL_TIMEx_MasterConfigSynchronization>
 800046a:	1e02      	subs	r2, r0, #0
 800046c:	d001      	beq.n	8000472 <main+0xfe>
 800046e:	b672      	cpsid	i
  while (1)
 8000470:	e7fe      	b.n	8000470 <main+0xfc>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000472:	2360      	movs	r3, #96	@ 0x60
  sConfigOC.Pulse = 0;
 8000474:	900b      	str	r0, [sp, #44]	@ 0x2c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000476:	900c      	str	r0, [sp, #48]	@ 0x30
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000478:	900d      	str	r0, [sp, #52]	@ 0x34
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800047a:	900e      	str	r0, [sp, #56]	@ 0x38
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800047c:	900f      	str	r0, [sp, #60]	@ 0x3c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800047e:	9010      	str	r0, [sp, #64]	@ 0x40
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000480:	a90a      	add	r1, sp, #40	@ 0x28
 8000482:	0020      	movs	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000484:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000486:	f001 fd9b 	bl	8001fc0 <HAL_TIM_PWM_ConfigChannel>
 800048a:	2800      	cmp	r0, #0
 800048c:	d001      	beq.n	8000492 <main+0x11e>
 800048e:	b672      	cpsid	i
  while (1)
 8000490:	e7fe      	b.n	8000490 <main+0x11c>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000492:	2380      	movs	r3, #128	@ 0x80
 8000494:	019b      	lsls	r3, r3, #6
 8000496:	9316      	str	r3, [sp, #88]	@ 0x58
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000498:	2380      	movs	r3, #128	@ 0x80
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800049a:	9011      	str	r0, [sp, #68]	@ 0x44
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800049c:	9012      	str	r0, [sp, #72]	@ 0x48
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800049e:	9013      	str	r0, [sp, #76]	@ 0x4c
  sBreakDeadTimeConfig.DeadTime = 0;
 80004a0:	9014      	str	r0, [sp, #80]	@ 0x50
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80004a2:	9015      	str	r0, [sp, #84]	@ 0x54
  sBreakDeadTimeConfig.BreakFilter = 0;
 80004a4:	9017      	str	r0, [sp, #92]	@ 0x5c
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80004a6:	9018      	str	r0, [sp, #96]	@ 0x60
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80004a8:	9019      	str	r0, [sp, #100]	@ 0x64
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80004aa:	049b      	lsls	r3, r3, #18
  sBreakDeadTimeConfig.Break2Filter = 0;
 80004ac:	901b      	str	r0, [sp, #108]	@ 0x6c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80004ae:	901c      	str	r0, [sp, #112]	@ 0x70
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80004b0:	901d      	str	r0, [sp, #116]	@ 0x74
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80004b2:	a911      	add	r1, sp, #68	@ 0x44
 80004b4:	0020      	movs	r0, r4
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80004b6:	931a      	str	r3, [sp, #104]	@ 0x68
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80004b8:	f001 ffe2 	bl	8002480 <HAL_TIMEx_ConfigBreakDeadTime>
 80004bc:	1e05      	subs	r5, r0, #0
 80004be:	d001      	beq.n	80004c4 <main+0x150>
 80004c0:	b672      	cpsid	i
  while (1)
 80004c2:	e7fe      	b.n	80004c2 <main+0x14e>
  HAL_TIM_MspPostInit(&htim1);
 80004c4:	0020      	movs	r0, r4
 80004c6:	f000 f90d 	bl	80006e4 <HAL_TIM_MspPostInit>
  ADC_ChannelConfTypeDef sConfig = {0};
 80004ca:	220c      	movs	r2, #12
 80004cc:	0029      	movs	r1, r5
 80004ce:	a811      	add	r0, sp, #68	@ 0x44
 80004d0:	f002 f834 	bl	800253c <memset>
  hadc1.Instance = ADC1;
 80004d4:	4c33      	ldr	r4, [pc, #204]	@ (80005a4 <main+0x230>)
 80004d6:	4b34      	ldr	r3, [pc, #208]	@ (80005a8 <main+0x234>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80004d8:	0020      	movs	r0, r4
  hadc1.Instance = ADC1;
 80004da:	6023      	str	r3, [r4, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV16;
 80004dc:	23e0      	movs	r3, #224	@ 0xe0
 80004de:	035b      	lsls	r3, r3, #13
 80004e0:	6063      	str	r3, [r4, #4]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80004e2:	2304      	movs	r3, #4
 80004e4:	6163      	str	r3, [r4, #20]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80004e6:	1c63      	adds	r3, r4, #1
 80004e8:	77dd      	strb	r5, [r3, #31]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80004ea:	0023      	movs	r3, r4
 80004ec:	332c      	adds	r3, #44	@ 0x2c
 80004ee:	701d      	strb	r5, [r3, #0]
  hadc1.Init.OversamplingMode = DISABLE;
 80004f0:	0023      	movs	r3, r4
 80004f2:	333c      	adds	r3, #60	@ 0x3c
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 80004f4:	60a7      	str	r7, [r4, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80004f6:	60e5      	str	r5, [r4, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80004f8:	6125      	str	r5, [r4, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80004fa:	8325      	strh	r5, [r4, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80004fc:	76a5      	strb	r5, [r4, #26]
  hadc1.Init.NbrOfConversion = 1;
 80004fe:	61e6      	str	r6, [r4, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000500:	6265      	str	r5, [r4, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000502:	62a5      	str	r5, [r4, #40]	@ 0x28
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000504:	6325      	str	r5, [r4, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8000506:	6365      	str	r5, [r4, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8000508:	63a5      	str	r5, [r4, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 800050a:	701d      	strb	r5, [r3, #0]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800050c:	64e5      	str	r5, [r4, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800050e:	f000 f9c1 	bl	8000894 <HAL_ADC_Init>
 8000512:	2800      	cmp	r0, #0
 8000514:	d001      	beq.n	800051a <main+0x1a6>
 8000516:	b672      	cpsid	i
  while (1)
 8000518:	e7fe      	b.n	8000518 <main+0x1a4>
  sConfig.Channel = ADC_CHANNEL_12;
 800051a:	4b24      	ldr	r3, [pc, #144]	@ (80005ac <main+0x238>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800051c:	9012      	str	r0, [sp, #72]	@ 0x48
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800051e:	9013      	str	r0, [sp, #76]	@ 0x4c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000520:	a911      	add	r1, sp, #68	@ 0x44
 8000522:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_12;
 8000524:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000526:	f000 fb29 	bl	8000b7c <HAL_ADC_ConfigChannel>
 800052a:	2800      	cmp	r0, #0
 800052c:	d001      	beq.n	8000532 <main+0x1be>
 800052e:	b672      	cpsid	i
  while (1)
 8000530:	e7fe      	b.n	8000530 <main+0x1bc>
  clear_frame(frame);
 8000532:	a811      	add	r0, sp, #68	@ 0x44
 8000534:	f7ff fe74 	bl	8000220 <clear_frame>
  HAL_ADCEx_Calibration_Start(&hadc1);
 8000538:	0020      	movs	r0, r4
 800053a:	f000 fd4b 	bl	8000fd4 <HAL_ADCEx_Calibration_Start>
		set_colour_whole_frame(frame, Cyan);
 800053e:	4a1c      	ldr	r2, [pc, #112]	@ (80005b0 <main+0x23c>)
 8000540:	7853      	ldrb	r3, [r2, #1]
 8000542:	7811      	ldrb	r1, [r2, #0]
 8000544:	7894      	ldrb	r4, [r2, #2]
 8000546:	021b      	lsls	r3, r3, #8
 8000548:	430b      	orrs	r3, r1
 800054a:	0424      	lsls	r4, r4, #16
 800054c:	431c      	orrs	r4, r3
 800054e:	0021      	movs	r1, r4
 8000550:	a811      	add	r0, sp, #68	@ 0x44
 8000552:	f7ff fe6f 	bl	8000234 <set_colour_whole_frame>
		send_frame(frame);
 8000556:	a811      	add	r0, sp, #68	@ 0x44
 8000558:	f7ff fe7a 	bl	8000250 <send_frame>
		HAL_Delay(Read_ADC()*10);
 800055c:	250a      	movs	r5, #10
 800055e:	f7ff fec1 	bl	80002e4 <Read_ADC.0>
 8000562:	4368      	muls	r0, r5
 8000564:	f000 f976 	bl	8000854 <HAL_Delay>
		set_colour_whole_frame(frame, Blue);
 8000568:	4a12      	ldr	r2, [pc, #72]	@ (80005b4 <main+0x240>)
 800056a:	a811      	add	r0, sp, #68	@ 0x44
 800056c:	7853      	ldrb	r3, [r2, #1]
 800056e:	7811      	ldrb	r1, [r2, #0]
 8000570:	021b      	lsls	r3, r3, #8
 8000572:	430b      	orrs	r3, r1
 8000574:	7891      	ldrb	r1, [r2, #2]
 8000576:	0409      	lsls	r1, r1, #16
 8000578:	4319      	orrs	r1, r3
 800057a:	f7ff fe5b 	bl	8000234 <set_colour_whole_frame>
		send_frame(frame);
 800057e:	a811      	add	r0, sp, #68	@ 0x44
 8000580:	f7ff fe66 	bl	8000250 <send_frame>
		HAL_Delay(Read_ADC()*10);
 8000584:	f7ff feae 	bl	80002e4 <Read_ADC.0>
 8000588:	4368      	muls	r0, r5
 800058a:	f000 f963 	bl	8000854 <HAL_Delay>
	while (1) {
 800058e:	e7de      	b.n	800054e <main+0x1da>
 8000590:	40021000 	.word	0x40021000
 8000594:	50000400 	.word	0x50000400
 8000598:	10110000 	.word	0x10110000
 800059c:	200006e8 	.word	0x200006e8
 80005a0:	40012c00 	.word	0x40012c00
 80005a4:	20000734 	.word	0x20000734
 80005a8:	40012400 	.word	0x40012400
 80005ac:	30001000 	.word	0x30001000
 80005b0:	080025c0 	.word	0x080025c0
 80005b4:	080025c3 	.word	0x080025c3

080005b8 <HAL_GPIO_EXTI_Rising_Callback>:
	if (GPIO_Pin == GPIO_PIN_7) {
 80005b8:	2880      	cmp	r0, #128	@ 0x80
 80005ba:	d103      	bne.n	80005c4 <HAL_GPIO_EXTI_Rising_Callback+0xc>
		FLAG_BTN = 1;
 80005bc:	2201      	movs	r2, #1
 80005be:	4b02      	ldr	r3, [pc, #8]	@ (80005c8 <HAL_GPIO_EXTI_Rising_Callback+0x10>)
 80005c0:	701a      	strb	r2, [r3, #0]
}
 80005c2:	4770      	bx	lr
		__NOP();
 80005c4:	46c0      	nop			@ (mov r8, r8)
}
 80005c6:	e7fc      	b.n	80005c2 <HAL_GPIO_EXTI_Rising_Callback+0xa>
 80005c8:	20000689 	.word	0x20000689

080005cc <Error_Handler>:
 80005cc:	b672      	cpsid	i
  while (1)
 80005ce:	e7fe      	b.n	80005ce <Error_Handler+0x2>

080005d0 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005d0:	2101      	movs	r1, #1
 80005d2:	4b0a      	ldr	r3, [pc, #40]	@ (80005fc <HAL_MspInit+0x2c>)
{
 80005d4:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80005d8:	430a      	orrs	r2, r1
 80005da:	641a      	str	r2, [r3, #64]	@ 0x40
 80005dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80005de:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 80005e0:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005e2:	9200      	str	r2, [sp, #0]
 80005e4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80005e8:	0549      	lsls	r1, r1, #21
 80005ea:	430a      	orrs	r2, r1
 80005ec:	63da      	str	r2, [r3, #60]	@ 0x3c
 80005ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80005f0:	400b      	ands	r3, r1
 80005f2:	9301      	str	r3, [sp, #4]
 80005f4:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005f6:	b002      	add	sp, #8
 80005f8:	4770      	bx	lr
 80005fa:	46c0      	nop			@ (mov r8, r8)
 80005fc:	40021000 	.word	0x40021000

08000600 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000600:	b510      	push	{r4, lr}
 8000602:	0004      	movs	r4, r0
 8000604:	b08e      	sub	sp, #56	@ 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000606:	2214      	movs	r2, #20
 8000608:	2100      	movs	r1, #0
 800060a:	a802      	add	r0, sp, #8
 800060c:	f001 ff96 	bl	800253c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000610:	221c      	movs	r2, #28
 8000612:	2100      	movs	r1, #0
 8000614:	a807      	add	r0, sp, #28
 8000616:	f001 ff91 	bl	800253c <memset>
  if(hadc->Instance==ADC1)
 800061a:	4b16      	ldr	r3, [pc, #88]	@ (8000674 <HAL_ADC_MspInit+0x74>)
 800061c:	6822      	ldr	r2, [r4, #0]
 800061e:	429a      	cmp	r2, r3
 8000620:	d126      	bne.n	8000670 <HAL_ADC_MspInit+0x70>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000622:	2320      	movs	r3, #32
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000624:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000626:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000628:	f001 f9d8 	bl	80019dc <HAL_RCCEx_PeriphCLKConfig>
 800062c:	2800      	cmp	r0, #0
 800062e:	d001      	beq.n	8000634 <HAL_ADC_MspInit+0x34>
    {
      Error_Handler();
 8000630:	f7ff ffcc 	bl	80005cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000634:	2180      	movs	r1, #128	@ 0x80
 8000636:	4b10      	ldr	r3, [pc, #64]	@ (8000678 <HAL_ADC_MspInit+0x78>)
 8000638:	0349      	lsls	r1, r1, #13
 800063a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    PA12 [PA10]     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800063c:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_ADC_CLK_ENABLE();
 800063e:	430a      	orrs	r2, r1
 8000640:	641a      	str	r2, [r3, #64]	@ 0x40
 8000642:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000644:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_ADC_CLK_ENABLE();
 8000646:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000648:	2101      	movs	r1, #1
    __HAL_RCC_ADC_CLK_ENABLE();
 800064a:	9200      	str	r2, [sp, #0]
 800064c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800064e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000650:	430a      	orrs	r2, r1
 8000652:	635a      	str	r2, [r3, #52]	@ 0x34
 8000654:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000656:	400b      	ands	r3, r1
 8000658:	9301      	str	r3, [sp, #4]
 800065a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800065c:	2380      	movs	r3, #128	@ 0x80
 800065e:	015b      	lsls	r3, r3, #5
 8000660:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000662:	2303      	movs	r3, #3
 8000664:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000666:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000668:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800066a:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800066c:	f000 fee4 	bl	8001438 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000670:	b00e      	add	sp, #56	@ 0x38
 8000672:	bd10      	pop	{r4, pc}
 8000674:	40012400 	.word	0x40012400
 8000678:	40021000 	.word	0x40021000

0800067c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800067c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if(htim_base->Instance==TIM1)
 800067e:	4b15      	ldr	r3, [pc, #84]	@ (80006d4 <HAL_TIM_Base_MspInit+0x58>)
 8000680:	6802      	ldr	r2, [r0, #0]
{
 8000682:	0005      	movs	r5, r0
  if(htim_base->Instance==TIM1)
 8000684:	429a      	cmp	r2, r3
 8000686:	d124      	bne.n	80006d2 <HAL_TIM_Base_MspInit+0x56>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000688:	2180      	movs	r1, #128	@ 0x80
 800068a:	4b13      	ldr	r3, [pc, #76]	@ (80006d8 <HAL_TIM_Base_MspInit+0x5c>)
 800068c:	0109      	lsls	r1, r1, #4
 800068e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel1;
 8000690:	4c12      	ldr	r4, [pc, #72]	@ (80006dc <HAL_TIM_Base_MspInit+0x60>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000692:	430a      	orrs	r2, r1
 8000694:	641a      	str	r2, [r3, #64]	@ 0x40
 8000696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
    hdma_tim1_ch1.Init.Request = DMA_REQUEST_TIM1_CH1;
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000698:	2280      	movs	r2, #128	@ 0x80
    __HAL_RCC_TIM1_CLK_ENABLE();
 800069a:	400b      	ands	r3, r1
 800069c:	9301      	str	r3, [sp, #4]
 800069e:	9b01      	ldr	r3, [sp, #4]
    hdma_tim1_ch1.Instance = DMA1_Channel1;
 80006a0:	4b0f      	ldr	r3, [pc, #60]	@ (80006e0 <HAL_TIM_Base_MspInit+0x64>)
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80006a2:	6122      	str	r2, [r4, #16]
    hdma_tim1_ch1.Instance = DMA1_Channel1;
 80006a4:	6023      	str	r3, [r4, #0]
    hdma_tim1_ch1.Init.Request = DMA_REQUEST_TIM1_CH1;
 80006a6:	2314      	movs	r3, #20
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80006a8:	1892      	adds	r2, r2, r2
    hdma_tim1_ch1.Init.Request = DMA_REQUEST_TIM1_CH1;
 80006aa:	6063      	str	r3, [r4, #4]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80006ac:	6162      	str	r2, [r4, #20]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80006ae:	3b04      	subs	r3, #4
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80006b0:	2280      	movs	r2, #128	@ 0x80
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80006b2:	60a3      	str	r3, [r4, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80006b4:	2300      	movs	r3, #0
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80006b6:	00d2      	lsls	r2, r2, #3
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 80006b8:	0020      	movs	r0, r4
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80006ba:	60e3      	str	r3, [r4, #12]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80006bc:	61a2      	str	r2, [r4, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 80006be:	61e3      	str	r3, [r4, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80006c0:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 80006c2:	f000 fdc3 	bl	800124c <HAL_DMA_Init>
 80006c6:	2800      	cmp	r0, #0
 80006c8:	d001      	beq.n	80006ce <HAL_TIM_Base_MspInit+0x52>
    {
      Error_Handler();
 80006ca:	f7ff ff7f 	bl	80005cc <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 80006ce:	626c      	str	r4, [r5, #36]	@ 0x24
 80006d0:	62a5      	str	r5, [r4, #40]	@ 0x28

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80006d2:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
 80006d4:	40012c00 	.word	0x40012c00
 80006d8:	40021000 	.word	0x40021000
 80006dc:	2000068c 	.word	0x2000068c
 80006e0:	40020008 	.word	0x40020008

080006e4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80006e4:	b510      	push	{r4, lr}
 80006e6:	0004      	movs	r4, r0
 80006e8:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ea:	2214      	movs	r2, #20
 80006ec:	2100      	movs	r1, #0
 80006ee:	a801      	add	r0, sp, #4
 80006f0:	f001 ff24 	bl	800253c <memset>
  if(htim->Instance==TIM1)
 80006f4:	4b0e      	ldr	r3, [pc, #56]	@ (8000730 <HAL_TIM_MspPostInit+0x4c>)
 80006f6:	6822      	ldr	r2, [r4, #0]
 80006f8:	429a      	cmp	r2, r3
 80006fa:	d117      	bne.n	800072c <HAL_TIM_MspPostInit+0x48>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006fc:	2101      	movs	r1, #1
 80006fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000734 <HAL_TIM_MspPostInit+0x50>)
    GPIO_InitStruct.Pin = GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000700:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000702:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000704:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000706:	430a      	orrs	r2, r1
 8000708:	635a      	str	r2, [r3, #52]	@ 0x34
 800070a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800070c:	400b      	ands	r3, r1
 800070e:	9300      	str	r3, [sp, #0]
 8000710:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000712:	2380      	movs	r3, #128	@ 0x80
 8000714:	005b      	lsls	r3, r3, #1
 8000716:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000718:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800071a:	3bfe      	subs	r3, #254	@ 0xfe
 800071c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800071e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000720:	f000 fe8a 	bl	8001438 <HAL_GPIO_Init>

    HAL_SYSCFG_SetPinBinding(HAL_BIND_SO8_PIN5_PA8);
 8000724:	20c0      	movs	r0, #192	@ 0xc0
 8000726:	0380      	lsls	r0, r0, #14
 8000728:	f000 f8a6 	bl	8000878 <HAL_SYSCFG_SetPinBinding>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800072c:	b006      	add	sp, #24
 800072e:	bd10      	pop	{r4, pc}
 8000730:	40012c00 	.word	0x40012c00
 8000734:	40021000 	.word	0x40021000

08000738 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000738:	e7fe      	b.n	8000738 <NMI_Handler>

0800073a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800073a:	e7fe      	b.n	800073a <HardFault_Handler>

0800073c <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800073c:	4770      	bx	lr

0800073e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 800073e:	4770      	bx	lr

08000740 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000740:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000742:	f000 f875 	bl	8000830 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000746:	bd10      	pop	{r4, pc}

08000748 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000748:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 800074a:	2080      	movs	r0, #128	@ 0x80
 800074c:	f000 ff2a 	bl	80015a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000750:	bd10      	pop	{r4, pc}
	...

08000754 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000754:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8000756:	4802      	ldr	r0, [pc, #8]	@ (8000760 <DMA1_Channel1_IRQHandler+0xc>)
 8000758:	f000 fe1a 	bl	8001390 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800075c:	bd10      	pop	{r4, pc}
 800075e:	46c0      	nop			@ (mov r8, r8)
 8000760:	2000068c 	.word	0x2000068c

08000764 <SystemInit>:
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000764:	2280      	movs	r2, #128	@ 0x80
 8000766:	4b02      	ldr	r3, [pc, #8]	@ (8000770 <SystemInit+0xc>)
 8000768:	0512      	lsls	r2, r2, #20
 800076a:	609a      	str	r2, [r3, #8]
#endif
}
 800076c:	4770      	bx	lr
 800076e:	46c0      	nop			@ (mov r8, r8)
 8000770:	e000ed00 	.word	0xe000ed00

08000774 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000774:	480d      	ldr	r0, [pc, #52]	@ (80007ac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000776:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000778:	f7ff fff4 	bl	8000764 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800077c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800077e:	e003      	b.n	8000788 <LoopCopyDataInit>

08000780 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000780:	4b0b      	ldr	r3, [pc, #44]	@ (80007b0 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8000782:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000784:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000786:	3104      	adds	r1, #4

08000788 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000788:	480a      	ldr	r0, [pc, #40]	@ (80007b4 <LoopForever+0xa>)
  ldr r3, =_edata
 800078a:	4b0b      	ldr	r3, [pc, #44]	@ (80007b8 <LoopForever+0xe>)
  adds r2, r0, r1
 800078c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800078e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000790:	d3f6      	bcc.n	8000780 <CopyDataInit>
  ldr r2, =_sbss
 8000792:	4a0a      	ldr	r2, [pc, #40]	@ (80007bc <LoopForever+0x12>)
  b LoopFillZerobss
 8000794:	e002      	b.n	800079c <LoopFillZerobss>

08000796 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000796:	2300      	movs	r3, #0
  str  r3, [r2]
 8000798:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800079a:	3204      	adds	r2, #4

0800079c <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 800079c:	4b08      	ldr	r3, [pc, #32]	@ (80007c0 <LoopForever+0x16>)
  cmp r2, r3
 800079e:	429a      	cmp	r2, r3
  bcc FillZerobss
 80007a0:	d3f9      	bcc.n	8000796 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80007a2:	f001 fed3 	bl	800254c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007a6:	f7ff fde5 	bl	8000374 <main>

080007aa <LoopForever>:

LoopForever:
    b LoopForever
 80007aa:	e7fe      	b.n	80007aa <LoopForever>
  ldr   r0, =_estack
 80007ac:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 80007b0:	08002610 	.word	0x08002610
  ldr r0, =_sdata
 80007b4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80007b8:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 80007bc:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 80007c0:	2000079c 	.word	0x2000079c

080007c4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007c4:	e7fe      	b.n	80007c4 <ADC1_IRQHandler>
	...

080007c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007c8:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if ((uint32_t)uwTickFreq != 0UL)
 80007ca:	4b10      	ldr	r3, [pc, #64]	@ (800080c <HAL_InitTick+0x44>)
{
 80007cc:	0005      	movs	r5, r0
  if ((uint32_t)uwTickFreq != 0UL)
 80007ce:	7819      	ldrb	r1, [r3, #0]
 80007d0:	2900      	cmp	r1, #0
 80007d2:	d101      	bne.n	80007d8 <HAL_InitTick+0x10>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 80007d4:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 80007d6:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 80007d8:	20fa      	movs	r0, #250	@ 0xfa
 80007da:	0080      	lsls	r0, r0, #2
 80007dc:	f7ff fc94 	bl	8000108 <__udivsi3>
 80007e0:	4c0b      	ldr	r4, [pc, #44]	@ (8000810 <HAL_InitTick+0x48>)
 80007e2:	0001      	movs	r1, r0
 80007e4:	6820      	ldr	r0, [r4, #0]
 80007e6:	f7ff fc8f 	bl	8000108 <__udivsi3>
 80007ea:	f000 fcdb 	bl	80011a4 <HAL_SYSTICK_Config>
 80007ee:	1e04      	subs	r4, r0, #0
 80007f0:	d1f0      	bne.n	80007d4 <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007f2:	2d03      	cmp	r5, #3
 80007f4:	d8ee      	bhi.n	80007d4 <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007f6:	0002      	movs	r2, r0
 80007f8:	2001      	movs	r0, #1
 80007fa:	0029      	movs	r1, r5
 80007fc:	4240      	negs	r0, r0
 80007fe:	f000 fc9b 	bl	8001138 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000802:	4b04      	ldr	r3, [pc, #16]	@ (8000814 <HAL_InitTick+0x4c>)
 8000804:	0020      	movs	r0, r4
 8000806:	601d      	str	r5, [r3, #0]
  return status;
 8000808:	e7e5      	b.n	80007d6 <HAL_InitTick+0xe>
 800080a:	46c0      	nop			@ (mov r8, r8)
 800080c:	20000004 	.word	0x20000004
 8000810:	20000000 	.word	0x20000000
 8000814:	20000008 	.word	0x20000008

08000818 <HAL_Init>:
{
 8000818:	b510      	push	{r4, lr}
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800081a:	2003      	movs	r0, #3
 800081c:	f7ff ffd4 	bl	80007c8 <HAL_InitTick>
 8000820:	1e04      	subs	r4, r0, #0
 8000822:	d103      	bne.n	800082c <HAL_Init+0x14>
    HAL_MspInit();
 8000824:	f7ff fed4 	bl	80005d0 <HAL_MspInit>
}
 8000828:	0020      	movs	r0, r4
 800082a:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 800082c:	2401      	movs	r4, #1
 800082e:	e7fb      	b.n	8000828 <HAL_Init+0x10>

08000830 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000830:	4a03      	ldr	r2, [pc, #12]	@ (8000840 <HAL_IncTick+0x10>)
 8000832:	4b04      	ldr	r3, [pc, #16]	@ (8000844 <HAL_IncTick+0x14>)
 8000834:	6811      	ldr	r1, [r2, #0]
 8000836:	781b      	ldrb	r3, [r3, #0]
 8000838:	185b      	adds	r3, r3, r1
 800083a:	6013      	str	r3, [r2, #0]
}
 800083c:	4770      	bx	lr
 800083e:	46c0      	nop			@ (mov r8, r8)
 8000840:	20000798 	.word	0x20000798
 8000844:	20000004 	.word	0x20000004

08000848 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000848:	4b01      	ldr	r3, [pc, #4]	@ (8000850 <HAL_GetTick+0x8>)
 800084a:	6818      	ldr	r0, [r3, #0]
}
 800084c:	4770      	bx	lr
 800084e:	46c0      	nop			@ (mov r8, r8)
 8000850:	20000798 	.word	0x20000798

08000854 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000858:	f7ff fff6 	bl	8000848 <HAL_GetTick>
 800085c:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800085e:	1c63      	adds	r3, r4, #1
 8000860:	d002      	beq.n	8000868 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8000862:	4b04      	ldr	r3, [pc, #16]	@ (8000874 <HAL_Delay+0x20>)
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000868:	f7ff ffee 	bl	8000848 <HAL_GetTick>
 800086c:	1b40      	subs	r0, r0, r5
 800086e:	42a0      	cmp	r0, r4
 8000870:	d3fa      	bcc.n	8000868 <HAL_Delay+0x14>
  {
  }
}
 8000872:	bd70      	pop	{r4, r5, r6, pc}
 8000874:	20000004 	.word	0x20000004

08000878 <HAL_SYSCFG_SetPinBinding>:
  * @param  mux_cfg This parameter can be a value of @ref SYSTEM_LL_PINMUX_CFG
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_ConfigPinMux(uint32_t mux_cfg)
{
  MODIFY_REG(SYSCFG->CFGR3, (mux_cfg >> 16U), (mux_cfg & 0x0000FFFFU));
 8000878:	4a03      	ldr	r2, [pc, #12]	@ (8000888 <HAL_SYSCFG_SetPinBinding+0x10>)
 800087a:	0c01      	lsrs	r1, r0, #16
 800087c:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 800087e:	b280      	uxth	r0, r0
 8000880:	438b      	bics	r3, r1
 8000882:	4303      	orrs	r3, r0
 8000884:	63d3      	str	r3, [r2, #60]	@ 0x3c
void HAL_SYSCFG_SetPinBinding(uint32_t pin_binding)
{
  /* Check the parameter */
  assert_param(IS_HAL_SYSCFG_PINBINDING(pin_binding));
  LL_SYSCFG_ConfigPinMux(pin_binding);
}
 8000886:	4770      	bx	lr
 8000888:	40010000 	.word	0x40010000

0800088c <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800088c:	6880      	ldr	r0, [r0, #8]
 800088e:	0740      	lsls	r0, r0, #29
 8000890:	0fc0      	lsrs	r0, r0, #31
}
 8000892:	4770      	bx	lr

08000894 <HAL_ADC_Init>:
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR1 = 0UL;
  uint32_t tmpCFGR2 = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8000894:	2300      	movs	r3, #0
{
 8000896:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000898:	b085      	sub	sp, #20
 800089a:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0UL;
 800089c:	9303      	str	r3, [sp, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800089e:	4298      	cmp	r0, r3
 80008a0:	d100      	bne.n	80008a4 <HAL_ADC_Init+0x10>
 80008a2:	e0ef      	b.n	8000a84 <HAL_ADC_Init+0x1f0>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80008a4:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 80008a6:	429d      	cmp	r5, r3
 80008a8:	d105      	bne.n	80008b6 <HAL_ADC_Init+0x22>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80008aa:	f7ff fea9 	bl	8000600 <HAL_ADC_MspInit>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80008ae:	0023      	movs	r3, r4
 80008b0:	3354      	adds	r3, #84	@ 0x54
    ADC_CLEAR_ERRORCODE(hadc);
 80008b2:	65e5      	str	r5, [r4, #92]	@ 0x5c
    hadc->Lock = HAL_UNLOCKED;
 80008b4:	701d      	strb	r5, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80008b6:	2380      	movs	r3, #128	@ 0x80
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80008b8:	6825      	ldr	r5, [r4, #0]
 80008ba:	055b      	lsls	r3, r3, #21
 80008bc:	68aa      	ldr	r2, [r5, #8]
 80008be:	421a      	tst	r2, r3
 80008c0:	d100      	bne.n	80008c4 <HAL_ADC_Init+0x30>
 80008c2:	e0a7      	b.n	8000a14 <HAL_ADC_Init+0x180>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80008c4:	2200      	movs	r2, #0
 80008c6:	68ab      	ldr	r3, [r5, #8]
 80008c8:	9201      	str	r2, [sp, #4]
 80008ca:	00db      	lsls	r3, r3, #3
 80008cc:	d408      	bmi.n	80008e0 <HAL_ADC_Init+0x4c>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80008ce:	2310      	movs	r3, #16

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80008d0:	2601      	movs	r6, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80008d2:	6da2      	ldr	r2, [r4, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80008d4:	9601      	str	r6, [sp, #4]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80008d6:	4313      	orrs	r3, r2
 80008d8:	65a3      	str	r3, [r4, #88]	@ 0x58
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80008da:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80008dc:	4333      	orrs	r3, r6
 80008de:	65e3      	str	r3, [r4, #92]	@ 0x5c

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80008e0:	0028      	movs	r0, r5
 80008e2:	f7ff ffd3 	bl	800088c <LL_ADC_REG_IsConversionOngoing>

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80008e6:	2210      	movs	r2, #16
 80008e8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80008ea:	4013      	ands	r3, r2
 80008ec:	4303      	orrs	r3, r0
 80008ee:	d000      	beq.n	80008f2 <HAL_ADC_Init+0x5e>
 80008f0:	e0cb      	b.n	8000a8a <HAL_ADC_Init+0x1f6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80008f2:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80008f4:	4b67      	ldr	r3, [pc, #412]	@ (8000a94 <HAL_ADC_Init+0x200>)
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
                   hadc->Init.DataAlign                                           |
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80008f6:	6920      	ldr	r0, [r4, #16]
    ADC_STATE_CLR_SET(hadc->State,
 80008f8:	401a      	ands	r2, r3
 80008fa:	3306      	adds	r3, #6
 80008fc:	33ff      	adds	r3, #255	@ 0xff
 80008fe:	4313      	orrs	r3, r2
 8000900:	65a3      	str	r3, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000902:	68ab      	ldr	r3, [r5, #8]
 8000904:	07db      	lsls	r3, r3, #31
 8000906:	d461      	bmi.n	80009cc <HAL_ADC_Init+0x138>
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8000908:	6b27      	ldr	r7, [r4, #48]	@ 0x30
 800090a:	68e1      	ldr	r1, [r4, #12]
 800090c:	1e7b      	subs	r3, r7, #1
 800090e:	419f      	sbcs	r7, r3
 8000910:	68a3      	ldr	r3, [r4, #8]
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8000912:	7ea2      	ldrb	r2, [r4, #26]
 8000914:	430b      	orrs	r3, r1
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000916:	7e21      	ldrb	r1, [r4, #24]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8000918:	033f      	lsls	r7, r7, #12
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800091a:	0389      	lsls	r1, r1, #14
 800091c:	430b      	orrs	r3, r1
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800091e:	7e61      	ldrb	r1, [r4, #25]
 8000920:	03c9      	lsls	r1, r1, #15
 8000922:	430b      	orrs	r3, r1
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8000924:	0351      	lsls	r1, r2, #13
 8000926:	430b      	orrs	r3, r1
 8000928:	469c      	mov	ip, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800092a:	2800      	cmp	r0, #0
 800092c:	db00      	blt.n	8000930 <HAL_ADC_Init+0x9c>
 800092e:	e085      	b.n	8000a3c <HAL_ADC_Init+0x1a8>
 8000930:	0041      	lsls	r1, r0, #1
 8000932:	0849      	lsrs	r1, r1, #1
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000934:	0023      	movs	r3, r4
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000936:	4666      	mov	r6, ip
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000938:	332c      	adds	r3, #44	@ 0x2c
 800093a:	781b      	ldrb	r3, [r3, #0]
 800093c:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800093e:	4333      	orrs	r3, r6
 8000940:	433b      	orrs	r3, r7
 8000942:	430b      	orrs	r3, r1

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000944:	1c61      	adds	r1, r4, #1
 8000946:	7fc9      	ldrb	r1, [r1, #31]
 8000948:	2901      	cmp	r1, #1
 800094a:	d105      	bne.n	8000958 <HAL_ADC_Init+0xc4>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800094c:	2a00      	cmp	r2, #0
 800094e:	d000      	beq.n	8000952 <HAL_ADC_Init+0xbe>
 8000950:	e077      	b.n	8000a42 <HAL_ADC_Init+0x1ae>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000952:	2280      	movs	r2, #128	@ 0x80
 8000954:	0252      	lsls	r2, r2, #9
 8000956:	4313      	orrs	r3, r2
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000958:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800095a:	2a00      	cmp	r2, #0
 800095c:	d005      	beq.n	800096a <HAL_ADC_Init+0xd6>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800095e:	21e0      	movs	r1, #224	@ 0xe0
 8000960:	0049      	lsls	r1, r1, #1
 8000962:	400a      	ands	r2, r1
 8000964:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000966:	430a      	orrs	r2, r1
 8000968:	4313      	orrs	r3, r2
                     hadc->Init.ExternalTrigConvEdge);
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800096a:	68ea      	ldr	r2, [r5, #12]
 800096c:	494a      	ldr	r1, [pc, #296]	@ (8000a98 <HAL_ADC_Init+0x204>)
 800096e:	400a      	ands	r2, r1
 8000970:	4313      	orrs	r3, r2
 8000972:	60eb      	str	r3, [r5, #12]

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
                   hadc->Init.TriggerFrequencyMode
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8000974:	0023      	movs	r3, r4
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000976:	6862      	ldr	r2, [r4, #4]
      if (hadc->Init.OversamplingMode == ENABLE)
 8000978:	333c      	adds	r3, #60	@ 0x3c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800097a:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
      if (hadc->Init.OversamplingMode == ENABLE)
 800097c:	781b      	ldrb	r3, [r3, #0]
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800097e:	0f97      	lsrs	r7, r2, #30
 8000980:	07bf      	lsls	r7, r7, #30
      if (hadc->Init.OversamplingMode == ENABLE)
 8000982:	469c      	mov	ip, r3
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000984:	4339      	orrs	r1, r7
      if (hadc->Init.OversamplingMode == ENABLE)
 8000986:	2b01      	cmp	r3, #1
 8000988:	d108      	bne.n	800099c <HAL_ADC_Init+0x108>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 800098a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800098c:	6c66      	ldr	r6, [r4, #68]	@ 0x44
 800098e:	4333      	orrs	r3, r6
 8000990:	430b      	orrs	r3, r1
 8000992:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8000994:	430b      	orrs	r3, r1
 8000996:	4661      	mov	r1, ip
 8000998:	433b      	orrs	r3, r7
 800099a:	4319      	orrs	r1, r3
                     hadc->Init.Oversampling.RightBitShift |
                     hadc->Init.Oversampling.TriggeredMode
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800099c:	692b      	ldr	r3, [r5, #16]
 800099e:	4f3f      	ldr	r7, [pc, #252]	@ (8000a9c <HAL_ADC_Init+0x208>)
 80009a0:	403b      	ands	r3, r7
 80009a2:	430b      	orrs	r3, r1
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80009a4:	2180      	movs	r1, #128	@ 0x80
      MODIFY_REG(hadc->Instance->CFGR2,
 80009a6:	612b      	str	r3, [r5, #16]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80009a8:	0053      	lsls	r3, r2, #1
 80009aa:	085b      	lsrs	r3, r3, #1
 80009ac:	05c9      	lsls	r1, r1, #23
 80009ae:	428b      	cmp	r3, r1
 80009b0:	d00c      	beq.n	80009cc <HAL_ADC_Init+0x138>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80009b2:	2380      	movs	r3, #128	@ 0x80
 80009b4:	061b      	lsls	r3, r3, #24
 80009b6:	429a      	cmp	r2, r3
 80009b8:	d008      	beq.n	80009cc <HAL_ADC_Init+0x138>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80009ba:	4939      	ldr	r1, [pc, #228]	@ (8000aa0 <HAL_ADC_Init+0x20c>)
 80009bc:	4f39      	ldr	r7, [pc, #228]	@ (8000aa4 <HAL_ADC_Init+0x210>)
 80009be:	680b      	ldr	r3, [r1, #0]
 80009c0:	403b      	ands	r3, r7
 80009c2:	27f0      	movs	r7, #240	@ 0xf0
 80009c4:	03bf      	lsls	r7, r7, #14
 80009c6:	403a      	ands	r2, r7
 80009c8:	4313      	orrs	r3, r2
 80009ca:	600b      	str	r3, [r1, #0]
  MODIFY_REG(ADCx->SMPR,
 80009cc:	2107      	movs	r1, #7
 80009ce:	2770      	movs	r7, #112	@ 0x70
 80009d0:	696b      	ldr	r3, [r5, #20]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80009d2:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80009d4:	438b      	bics	r3, r1
 80009d6:	4313      	orrs	r3, r2
 80009d8:	616b      	str	r3, [r5, #20]
 80009da:	6969      	ldr	r1, [r5, #20]
 80009dc:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80009de:	43b9      	bics	r1, r7
 80009e0:	011b      	lsls	r3, r3, #4
 80009e2:	430b      	orrs	r3, r1
 80009e4:	616b      	str	r3, [r5, #20]
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80009e6:	2800      	cmp	r0, #0
 80009e8:	d133      	bne.n	8000a52 <HAL_ADC_Init+0x1be>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80009ea:	2310      	movs	r3, #16
 80009ec:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 80009ee:	425b      	negs	r3, r3
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80009f0:	430b      	orrs	r3, r1
 80009f2:	62ab      	str	r3, [r5, #40]	@ 0x28
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80009f4:	2107      	movs	r1, #7
 80009f6:	696b      	ldr	r3, [r5, #20]
 80009f8:	400b      	ands	r3, r1
    {
      /* Nothing to do */
    }
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80009fa:	429a      	cmp	r2, r3
 80009fc:	d138      	bne.n	8000a70 <HAL_ADC_Init+0x1dc>
        == hadc->Init.SamplingTimeCommon1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80009fe:	2300      	movs	r3, #0
 8000a00:	65e3      	str	r3, [r4, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000a02:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8000a04:	3303      	adds	r3, #3
 8000a06:	439a      	bics	r2, r3
 8000a08:	3b02      	subs	r3, #2
 8000a0a:	4313      	orrs	r3, r2
 8000a0c:	65a3      	str	r3, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8000a0e:	9801      	ldr	r0, [sp, #4]
 8000a10:	b005      	add	sp, #20
 8000a12:	bdf0      	pop	{r4, r5, r6, r7, pc}
  MODIFY_REG(ADCx->CR,
 8000a14:	68aa      	ldr	r2, [r5, #8]
 8000a16:	4924      	ldr	r1, [pc, #144]	@ (8000aa8 <HAL_ADC_Init+0x214>)
 8000a18:	400a      	ands	r2, r1
 8000a1a:	4313      	orrs	r3, r2
 8000a1c:	60ab      	str	r3, [r5, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8000a1e:	4b23      	ldr	r3, [pc, #140]	@ (8000aac <HAL_ADC_Init+0x218>)
 8000a20:	4923      	ldr	r1, [pc, #140]	@ (8000ab0 <HAL_ADC_Init+0x21c>)
 8000a22:	6818      	ldr	r0, [r3, #0]
 8000a24:	f7ff fb70 	bl	8000108 <__udivsi3>
 8000a28:	0040      	lsls	r0, r0, #1
 8000a2a:	9003      	str	r0, [sp, #12]
    while (wait_loop_index != 0UL)
 8000a2c:	9b03      	ldr	r3, [sp, #12]
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d100      	bne.n	8000a34 <HAL_ADC_Init+0x1a0>
 8000a32:	e747      	b.n	80008c4 <HAL_ADC_Init+0x30>
      wait_loop_index--;
 8000a34:	9b03      	ldr	r3, [sp, #12]
 8000a36:	3b01      	subs	r3, #1
 8000a38:	9303      	str	r3, [sp, #12]
 8000a3a:	e7f7      	b.n	8000a2c <HAL_ADC_Init+0x198>
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000a3c:	2180      	movs	r1, #128	@ 0x80
 8000a3e:	0389      	lsls	r1, r1, #14
 8000a40:	e778      	b.n	8000934 <HAL_ADC_Init+0xa0>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000a42:	2220      	movs	r2, #32
 8000a44:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8000a46:	433a      	orrs	r2, r7
 8000a48:	65a2      	str	r2, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a4a:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8000a4c:	4311      	orrs	r1, r2
 8000a4e:	65e1      	str	r1, [r4, #92]	@ 0x5c
 8000a50:	e782      	b.n	8000958 <HAL_ADC_Init+0xc4>
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000a52:	2380      	movs	r3, #128	@ 0x80
 8000a54:	039b      	lsls	r3, r3, #14
 8000a56:	4298      	cmp	r0, r3
 8000a58:	d1cc      	bne.n	80009f4 <HAL_ADC_Init+0x160>
      MODIFY_REG(hadc->Instance->CHSELR,
 8000a5a:	211c      	movs	r1, #28
 8000a5c:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8000a5e:	69e3      	ldr	r3, [r4, #28]
 8000a60:	3b01      	subs	r3, #1
 8000a62:	009b      	lsls	r3, r3, #2
 8000a64:	400b      	ands	r3, r1
 8000a66:	392c      	subs	r1, #44	@ 0x2c
 8000a68:	4099      	lsls	r1, r3
 8000a6a:	000b      	movs	r3, r1
 8000a6c:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8000a6e:	e7bf      	b.n	80009f0 <HAL_ADC_Init+0x15c>
      ADC_STATE_CLR_SET(hadc->State,
 8000a70:	2312      	movs	r3, #18
 8000a72:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8000a74:	439a      	bics	r2, r3
 8000a76:	3b02      	subs	r3, #2
 8000a78:	4313      	orrs	r3, r2
 8000a7a:	65a3      	str	r3, [r4, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a7c:	2301      	movs	r3, #1
 8000a7e:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8000a80:	4313      	orrs	r3, r2
 8000a82:	65e3      	str	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 8000a84:	2301      	movs	r3, #1
 8000a86:	9301      	str	r3, [sp, #4]
 8000a88:	e7c1      	b.n	8000a0e <HAL_ADC_Init+0x17a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000a8a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000a8c:	431a      	orrs	r2, r3
 8000a8e:	65a2      	str	r2, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 8000a90:	e7f8      	b.n	8000a84 <HAL_ADC_Init+0x1f0>
 8000a92:	46c0      	nop			@ (mov r8, r8)
 8000a94:	fffffefd 	.word	0xfffffefd
 8000a98:	ffde0201 	.word	0xffde0201
 8000a9c:	1ffffc02 	.word	0x1ffffc02
 8000aa0:	40012708 	.word	0x40012708
 8000aa4:	ffc3ffff 	.word	0xffc3ffff
 8000aa8:	6fffffe8 	.word	0x6fffffe8
 8000aac:	20000000 	.word	0x20000000
 8000ab0:	00030d40 	.word	0x00030d40

08000ab4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8000ab4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8000ab6:	6947      	ldr	r7, [r0, #20]
{
 8000ab8:	0004      	movs	r4, r0
 8000aba:	000e      	movs	r6, r1
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8000abc:	2f08      	cmp	r7, #8
 8000abe:	d00a      	beq.n	8000ad6 <HAL_ADC_PollForConversion+0x22>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8000ac0:	6803      	ldr	r3, [r0, #0]
 8000ac2:	2001      	movs	r0, #1
 8000ac4:	68db      	ldr	r3, [r3, #12]

      return HAL_ERROR;
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8000ac6:	2704      	movs	r7, #4
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8000ac8:	4203      	tst	r3, r0
 8000aca:	d004      	beq.n	8000ad6 <HAL_ADC_PollForConversion+0x22>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000acc:	2320      	movs	r3, #32
 8000ace:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8000ad0:	4313      	orrs	r3, r2
 8000ad2:	65a3      	str	r3, [r4, #88]	@ 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
  }

  /* Return function status */
  return HAL_OK;
}
 8000ad4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  tickstart = HAL_GetTick();
 8000ad6:	f7ff feb7 	bl	8000848 <HAL_GetTick>
 8000ada:	9001      	str	r0, [sp, #4]
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8000adc:	6825      	ldr	r5, [r4, #0]
 8000ade:	682b      	ldr	r3, [r5, #0]
 8000ae0:	421f      	tst	r7, r3
 8000ae2:	d024      	beq.n	8000b2e <HAL_ADC_PollForConversion+0x7a>
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000ae4:	2380      	movs	r3, #128	@ 0x80
 8000ae6:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8000ae8:	009b      	lsls	r3, r3, #2
 8000aea:	4313      	orrs	r3, r2
 8000aec:	65a3      	str	r3, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8000aee:	23c0      	movs	r3, #192	@ 0xc0
 8000af0:	68ea      	ldr	r2, [r5, #12]
 8000af2:	011b      	lsls	r3, r3, #4
 8000af4:	421a      	tst	r2, r3
 8000af6:	d115      	bne.n	8000b24 <HAL_ADC_PollForConversion+0x70>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8000af8:	7ea3      	ldrb	r3, [r4, #26]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d112      	bne.n	8000b24 <HAL_ADC_PollForConversion+0x70>
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8000afe:	682b      	ldr	r3, [r5, #0]
 8000b00:	071b      	lsls	r3, r3, #28
 8000b02:	d50f      	bpl.n	8000b24 <HAL_ADC_PollForConversion+0x70>
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000b04:	0028      	movs	r0, r5
 8000b06:	f7ff fec1 	bl	800088c <LL_ADC_REG_IsConversionOngoing>
 8000b0a:	2800      	cmp	r0, #0
 8000b0c:	d123      	bne.n	8000b56 <HAL_ADC_PollForConversion+0xa2>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000b0e:	220c      	movs	r2, #12
 8000b10:	686b      	ldr	r3, [r5, #4]
 8000b12:	4393      	bics	r3, r2
 8000b14:	606b      	str	r3, [r5, #4]
        ADC_STATE_CLR_SET(hadc->State,
 8000b16:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8000b18:	4b15      	ldr	r3, [pc, #84]	@ (8000b70 <HAL_ADC_PollForConversion+0xbc>)
 8000b1a:	401a      	ands	r2, r3
 8000b1c:	3304      	adds	r3, #4
 8000b1e:	33ff      	adds	r3, #255	@ 0xff
 8000b20:	4313      	orrs	r3, r2
 8000b22:	65a3      	str	r3, [r4, #88]	@ 0x58
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8000b24:	7e23      	ldrb	r3, [r4, #24]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d01e      	beq.n	8000b68 <HAL_ADC_PollForConversion+0xb4>
  return HAL_OK;
 8000b2a:	2000      	movs	r0, #0
 8000b2c:	e7d2      	b.n	8000ad4 <HAL_ADC_PollForConversion+0x20>
    if (Timeout != HAL_MAX_DELAY)
 8000b2e:	1c73      	adds	r3, r6, #1
 8000b30:	d0d5      	beq.n	8000ade <HAL_ADC_PollForConversion+0x2a>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8000b32:	f7ff fe89 	bl	8000848 <HAL_GetTick>
 8000b36:	9b01      	ldr	r3, [sp, #4]
 8000b38:	1ac0      	subs	r0, r0, r3
 8000b3a:	42b0      	cmp	r0, r6
 8000b3c:	d908      	bls.n	8000b50 <HAL_ADC_PollForConversion+0x9c>
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000b3e:	2304      	movs	r3, #4
 8000b40:	6da2      	ldr	r2, [r4, #88]	@ 0x58
        __HAL_UNLOCK(hadc);
 8000b42:	3454      	adds	r4, #84	@ 0x54
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000b44:	4313      	orrs	r3, r2
 8000b46:	6063      	str	r3, [r4, #4]
        __HAL_UNLOCK(hadc);
 8000b48:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 8000b4a:	2003      	movs	r0, #3
        __HAL_UNLOCK(hadc);
 8000b4c:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 8000b4e:	e7c1      	b.n	8000ad4 <HAL_ADC_PollForConversion+0x20>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8000b50:	2e00      	cmp	r6, #0
 8000b52:	d1c3      	bne.n	8000adc <HAL_ADC_PollForConversion+0x28>
 8000b54:	e7f3      	b.n	8000b3e <HAL_ADC_PollForConversion+0x8a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000b56:	2320      	movs	r3, #32
 8000b58:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8000b5a:	4313      	orrs	r3, r2
 8000b5c:	65a3      	str	r3, [r4, #88]	@ 0x58
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b5e:	2301      	movs	r3, #1
 8000b60:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8000b62:	4313      	orrs	r3, r2
 8000b64:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8000b66:	e7dd      	b.n	8000b24 <HAL_ADC_PollForConversion+0x70>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8000b68:	230c      	movs	r3, #12
 8000b6a:	602b      	str	r3, [r5, #0]
 8000b6c:	e7dd      	b.n	8000b2a <HAL_ADC_PollForConversion+0x76>
 8000b6e:	46c0      	nop			@ (mov r8, r8)
 8000b70:	fffffefe 	.word	0xfffffefe

08000b74 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8000b74:	6803      	ldr	r3, [r0, #0]
 8000b76:	6c18      	ldr	r0, [r3, #64]	@ 0x40
}
 8000b78:	4770      	bx	lr
	...

08000b7c <HAL_ADC_ConfigChannel>:
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8000b7c:	2300      	movs	r3, #0
{
 8000b7e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b80:	b085      	sub	sp, #20
  __IO uint32_t wait_loop_index = 0UL;
 8000b82:	9303      	str	r3, [sp, #12]

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8000b84:	0003      	movs	r3, r0
{
 8000b86:	9100      	str	r1, [sp, #0]
  __HAL_LOCK(hadc);
 8000b88:	3354      	adds	r3, #84	@ 0x54
 8000b8a:	781a      	ldrb	r2, [r3, #0]
{
 8000b8c:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 8000b8e:	2002      	movs	r0, #2
 8000b90:	2a01      	cmp	r2, #1
 8000b92:	d04d      	beq.n	8000c30 <HAL_ADC_ConfigChannel+0xb4>
 8000b94:	2201      	movs	r2, #1
  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8000b96:	6927      	ldr	r7, [r4, #16]
  __HAL_LOCK(hadc);
 8000b98:	701a      	strb	r2, [r3, #0]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor       */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000b9a:	6825      	ldr	r5, [r4, #0]
 8000b9c:	0028      	movs	r0, r5
 8000b9e:	f7ff fe75 	bl	800088c <LL_ADC_REG_IsConversionOngoing>
 8000ba2:	2800      	cmp	r0, #0
 8000ba4:	d000      	beq.n	8000ba8 <HAL_ADC_ConfigChannel+0x2c>
 8000ba6:	e0f9      	b.n	8000d9c <HAL_ADC_ConfigChannel+0x220>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 8000ba8:	9b00      	ldr	r3, [sp, #0]
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8000baa:	2204      	movs	r2, #4
    if (sConfig->Rank != ADC_RANK_NONE)
 8000bac:	685b      	ldr	r3, [r3, #4]
 8000bae:	2180      	movs	r1, #128	@ 0x80
 8000bb0:	469c      	mov	ip, r3
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8000bb2:	4397      	bics	r7, r2
    if (sConfig->Rank != ADC_RANK_NONE)
 8000bb4:	4662      	mov	r2, ip
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 8000bb6:	9b00      	ldr	r3, [sp, #0]
 8000bb8:	0609      	lsls	r1, r1, #24
 8000bba:	681b      	ldr	r3, [r3, #0]
    if (sConfig->Rank != ADC_RANK_NONE)
 8000bbc:	2a02      	cmp	r2, #2
 8000bbe:	d100      	bne.n	8000bc2 <HAL_ADC_ConfigChannel+0x46>
 8000bc0:	e0c7      	b.n	8000d52 <HAL_ADC_ConfigChannel+0x1d6>
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000bc2:	025a      	lsls	r2, r3, #9
 8000bc4:	0a52      	lsrs	r2, r2, #9
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8000bc6:	428f      	cmp	r7, r1
 8000bc8:	d134      	bne.n	8000c34 <HAL_ADC_ConfigChannel+0xb8>
 8000bca:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
  MODIFY_REG(ADCx->CHSELR,
 8000bcc:	430a      	orrs	r2, r1
 8000bce:	62aa      	str	r2, [r5, #40]	@ 0x28
  MODIFY_REG(ADCx->SMPR,
 8000bd0:	9a00      	ldr	r2, [sp, #0]
 8000bd2:	6968      	ldr	r0, [r5, #20]
 8000bd4:	6892      	ldr	r2, [r2, #8]
 8000bd6:	0219      	lsls	r1, r3, #8
 8000bd8:	4e73      	ldr	r6, [pc, #460]	@ (8000da8 <HAL_ADC_ConfigChannel+0x22c>)
 8000bda:	400a      	ands	r2, r1
 8000bdc:	4032      	ands	r2, r6
 8000bde:	4388      	bics	r0, r1
 8000be0:	4302      	orrs	r2, r0
 8000be2:	616a      	str	r2, [r5, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	da1f      	bge.n	8000c28 <HAL_ADC_ConfigChannel+0xac>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 8000be8:	20c0      	movs	r0, #192	@ 0xc0
 8000bea:	4a70      	ldr	r2, [pc, #448]	@ (8000dac <HAL_ADC_ConfigChannel+0x230>)
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8000bec:	4970      	ldr	r1, [pc, #448]	@ (8000db0 <HAL_ADC_ConfigChannel+0x234>)
 8000bee:	6815      	ldr	r5, [r2, #0]
 8000bf0:	0400      	lsls	r0, r0, #16
 8000bf2:	4028      	ands	r0, r5
 8000bf4:	428b      	cmp	r3, r1
 8000bf6:	d000      	beq.n	8000bfa <HAL_ADC_ConfigChannel+0x7e>
 8000bf8:	e09b      	b.n	8000d32 <HAL_ADC_ConfigChannel+0x1b6>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8000bfa:	2180      	movs	r1, #128	@ 0x80
 8000bfc:	0409      	lsls	r1, r1, #16
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8000bfe:	420d      	tst	r5, r1
 8000c00:	d112      	bne.n	8000c28 <HAL_ADC_ConfigChannel+0xac>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8000c02:	6813      	ldr	r3, [r2, #0]
 8000c04:	4d6b      	ldr	r5, [pc, #428]	@ (8000db4 <HAL_ADC_ConfigChannel+0x238>)
 8000c06:	402b      	ands	r3, r5
 8000c08:	4303      	orrs	r3, r0
 8000c0a:	4319      	orrs	r1, r3
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8000c0c:	4b6a      	ldr	r3, [pc, #424]	@ (8000db8 <HAL_ADC_ConfigChannel+0x23c>)
 8000c0e:	6011      	str	r1, [r2, #0]
 8000c10:	6818      	ldr	r0, [r3, #0]
 8000c12:	496a      	ldr	r1, [pc, #424]	@ (8000dbc <HAL_ADC_ConfigChannel+0x240>)
 8000c14:	f7ff fa78 	bl	8000108 <__udivsi3>
 8000c18:	230c      	movs	r3, #12
 8000c1a:	4343      	muls	r3, r0
 8000c1c:	3301      	adds	r3, #1
          while (wait_loop_index != 0UL)
          {
            wait_loop_index--;
 8000c1e:	9303      	str	r3, [sp, #12]
          while (wait_loop_index != 0UL)
 8000c20:	9b03      	ldr	r3, [sp, #12]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d000      	beq.n	8000c28 <HAL_ADC_ConfigChannel+0xac>
 8000c26:	e081      	b.n	8000d2c <HAL_ADC_ConfigChannel+0x1b0>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c28:	2000      	movs	r0, #0

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	3454      	adds	r4, #84	@ 0x54
 8000c2e:	7023      	strb	r3, [r4, #0]

  /* Return function status */
  return tmp_hal_status;
}
 8000c30:	b005      	add	sp, #20
 8000c32:	bdf0      	pop	{r4, r5, r6, r7, pc}
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8000c34:	211f      	movs	r1, #31
 8000c36:	4667      	mov	r7, ip
 8000c38:	400f      	ands	r7, r1
 8000c3a:	3910      	subs	r1, #16
 8000c3c:	40b9      	lsls	r1, r7
 8000c3e:	43ce      	mvns	r6, r1
 8000c40:	9601      	str	r6, [sp, #4]
 8000c42:	6e26      	ldr	r6, [r4, #96]	@ 0x60
 8000c44:	438e      	bics	r6, r1
 8000c46:	0031      	movs	r1, r6
 8000c48:	2a00      	cmp	r2, #0
 8000c4a:	d112      	bne.n	8000c72 <HAL_ADC_ConfigChannel+0xf6>
 8000c4c:	0e98      	lsrs	r0, r3, #26
 8000c4e:	321f      	adds	r2, #31
 8000c50:	4010      	ands	r0, r2
 8000c52:	40b8      	lsls	r0, r7
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8000c54:	4662      	mov	r2, ip
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8000c56:	4308      	orrs	r0, r1
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8000c58:	0892      	lsrs	r2, r2, #2
 8000c5a:	69e1      	ldr	r1, [r4, #28]
 8000c5c:	3201      	adds	r2, #1
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8000c5e:	6620      	str	r0, [r4, #96]	@ 0x60
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8000c60:	428a      	cmp	r2, r1
 8000c62:	d8b5      	bhi.n	8000bd0 <HAL_ADC_ConfigChannel+0x54>
  MODIFY_REG(ADCx->CHSELR,
 8000c64:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8000c66:	9801      	ldr	r0, [sp, #4]
 8000c68:	009a      	lsls	r2, r3, #2
 8000c6a:	0f12      	lsrs	r2, r2, #28
 8000c6c:	40ba      	lsls	r2, r7
 8000c6e:	4001      	ands	r1, r0
 8000c70:	e7ac      	b.n	8000bcc <HAL_ADC_ConfigChannel+0x50>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8000c72:	2201      	movs	r2, #1
 8000c74:	4213      	tst	r3, r2
 8000c76:	d1ec      	bne.n	8000c52 <HAL_ADC_ConfigChannel+0xd6>
 8000c78:	1892      	adds	r2, r2, r2
 8000c7a:	4213      	tst	r3, r2
 8000c7c:	d12c      	bne.n	8000cd8 <HAL_ADC_ConfigChannel+0x15c>
 8000c7e:	2604      	movs	r6, #4
 8000c80:	4233      	tst	r3, r6
 8000c82:	d12b      	bne.n	8000cdc <HAL_ADC_ConfigChannel+0x160>
 8000c84:	071a      	lsls	r2, r3, #28
 8000c86:	d42b      	bmi.n	8000ce0 <HAL_ADC_ConfigChannel+0x164>
 8000c88:	06da      	lsls	r2, r3, #27
 8000c8a:	d42b      	bmi.n	8000ce4 <HAL_ADC_ConfigChannel+0x168>
 8000c8c:	069a      	lsls	r2, r3, #26
 8000c8e:	d42b      	bmi.n	8000ce8 <HAL_ADC_ConfigChannel+0x16c>
 8000c90:	065a      	lsls	r2, r3, #25
 8000c92:	d42b      	bmi.n	8000cec <HAL_ADC_ConfigChannel+0x170>
 8000c94:	061a      	lsls	r2, r3, #24
 8000c96:	d42b      	bmi.n	8000cf0 <HAL_ADC_ConfigChannel+0x174>
 8000c98:	05da      	lsls	r2, r3, #23
 8000c9a:	d42b      	bmi.n	8000cf4 <HAL_ADC_ConfigChannel+0x178>
 8000c9c:	059a      	lsls	r2, r3, #22
 8000c9e:	d42b      	bmi.n	8000cf8 <HAL_ADC_ConfigChannel+0x17c>
 8000ca0:	055a      	lsls	r2, r3, #21
 8000ca2:	d42b      	bmi.n	8000cfc <HAL_ADC_ConfigChannel+0x180>
 8000ca4:	051a      	lsls	r2, r3, #20
 8000ca6:	d42b      	bmi.n	8000d00 <HAL_ADC_ConfigChannel+0x184>
 8000ca8:	04da      	lsls	r2, r3, #19
 8000caa:	d42b      	bmi.n	8000d04 <HAL_ADC_ConfigChannel+0x188>
 8000cac:	049a      	lsls	r2, r3, #18
 8000cae:	d42b      	bmi.n	8000d08 <HAL_ADC_ConfigChannel+0x18c>
 8000cb0:	045a      	lsls	r2, r3, #17
 8000cb2:	d42b      	bmi.n	8000d0c <HAL_ADC_ConfigChannel+0x190>
 8000cb4:	041a      	lsls	r2, r3, #16
 8000cb6:	d42b      	bmi.n	8000d10 <HAL_ADC_ConfigChannel+0x194>
 8000cb8:	03da      	lsls	r2, r3, #15
 8000cba:	d42b      	bmi.n	8000d14 <HAL_ADC_ConfigChannel+0x198>
 8000cbc:	039a      	lsls	r2, r3, #14
 8000cbe:	d42b      	bmi.n	8000d18 <HAL_ADC_ConfigChannel+0x19c>
 8000cc0:	035a      	lsls	r2, r3, #13
 8000cc2:	d42b      	bmi.n	8000d1c <HAL_ADC_ConfigChannel+0x1a0>
 8000cc4:	031a      	lsls	r2, r3, #12
 8000cc6:	d42b      	bmi.n	8000d20 <HAL_ADC_ConfigChannel+0x1a4>
 8000cc8:	02da      	lsls	r2, r3, #11
 8000cca:	d42b      	bmi.n	8000d24 <HAL_ADC_ConfigChannel+0x1a8>
 8000ccc:	029a      	lsls	r2, r3, #10
 8000cce:	d42b      	bmi.n	8000d28 <HAL_ADC_ConfigChannel+0x1ac>
 8000cd0:	025a      	lsls	r2, r3, #9
 8000cd2:	d5be      	bpl.n	8000c52 <HAL_ADC_ConfigChannel+0xd6>
 8000cd4:	2016      	movs	r0, #22
 8000cd6:	e7bc      	b.n	8000c52 <HAL_ADC_ConfigChannel+0xd6>
 8000cd8:	2001      	movs	r0, #1
 8000cda:	e7ba      	b.n	8000c52 <HAL_ADC_ConfigChannel+0xd6>
 8000cdc:	0010      	movs	r0, r2
 8000cde:	e7b8      	b.n	8000c52 <HAL_ADC_ConfigChannel+0xd6>
 8000ce0:	2003      	movs	r0, #3
 8000ce2:	e7b6      	b.n	8000c52 <HAL_ADC_ConfigChannel+0xd6>
 8000ce4:	2004      	movs	r0, #4
 8000ce6:	e7b4      	b.n	8000c52 <HAL_ADC_ConfigChannel+0xd6>
 8000ce8:	2005      	movs	r0, #5
 8000cea:	e7b2      	b.n	8000c52 <HAL_ADC_ConfigChannel+0xd6>
 8000cec:	2006      	movs	r0, #6
 8000cee:	e7b0      	b.n	8000c52 <HAL_ADC_ConfigChannel+0xd6>
 8000cf0:	2007      	movs	r0, #7
 8000cf2:	e7ae      	b.n	8000c52 <HAL_ADC_ConfigChannel+0xd6>
 8000cf4:	2008      	movs	r0, #8
 8000cf6:	e7ac      	b.n	8000c52 <HAL_ADC_ConfigChannel+0xd6>
 8000cf8:	2009      	movs	r0, #9
 8000cfa:	e7aa      	b.n	8000c52 <HAL_ADC_ConfigChannel+0xd6>
 8000cfc:	200a      	movs	r0, #10
 8000cfe:	e7a8      	b.n	8000c52 <HAL_ADC_ConfigChannel+0xd6>
 8000d00:	200b      	movs	r0, #11
 8000d02:	e7a6      	b.n	8000c52 <HAL_ADC_ConfigChannel+0xd6>
 8000d04:	200c      	movs	r0, #12
 8000d06:	e7a4      	b.n	8000c52 <HAL_ADC_ConfigChannel+0xd6>
 8000d08:	200d      	movs	r0, #13
 8000d0a:	e7a2      	b.n	8000c52 <HAL_ADC_ConfigChannel+0xd6>
 8000d0c:	200e      	movs	r0, #14
 8000d0e:	e7a0      	b.n	8000c52 <HAL_ADC_ConfigChannel+0xd6>
 8000d10:	200f      	movs	r0, #15
 8000d12:	e79e      	b.n	8000c52 <HAL_ADC_ConfigChannel+0xd6>
 8000d14:	2010      	movs	r0, #16
 8000d16:	e79c      	b.n	8000c52 <HAL_ADC_ConfigChannel+0xd6>
 8000d18:	2011      	movs	r0, #17
 8000d1a:	e79a      	b.n	8000c52 <HAL_ADC_ConfigChannel+0xd6>
 8000d1c:	2012      	movs	r0, #18
 8000d1e:	e798      	b.n	8000c52 <HAL_ADC_ConfigChannel+0xd6>
 8000d20:	2013      	movs	r0, #19
 8000d22:	e796      	b.n	8000c52 <HAL_ADC_ConfigChannel+0xd6>
 8000d24:	2014      	movs	r0, #20
 8000d26:	e794      	b.n	8000c52 <HAL_ADC_ConfigChannel+0xd6>
 8000d28:	2015      	movs	r0, #21
 8000d2a:	e792      	b.n	8000c52 <HAL_ADC_ConfigChannel+0xd6>
            wait_loop_index--;
 8000d2c:	9b03      	ldr	r3, [sp, #12]
 8000d2e:	3b01      	subs	r3, #1
 8000d30:	e775      	b.n	8000c1e <HAL_ADC_ConfigChannel+0xa2>
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8000d32:	4923      	ldr	r1, [pc, #140]	@ (8000dc0 <HAL_ADC_ConfigChannel+0x244>)
 8000d34:	428b      	cmp	r3, r1
 8000d36:	d000      	beq.n	8000d3a <HAL_ADC_ConfigChannel+0x1be>
 8000d38:	e776      	b.n	8000c28 <HAL_ADC_ConfigChannel+0xac>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8000d3a:	2180      	movs	r1, #128	@ 0x80
 8000d3c:	03c9      	lsls	r1, r1, #15
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8000d3e:	420d      	tst	r5, r1
 8000d40:	d000      	beq.n	8000d44 <HAL_ADC_ConfigChannel+0x1c8>
 8000d42:	e771      	b.n	8000c28 <HAL_ADC_ConfigChannel+0xac>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8000d44:	6813      	ldr	r3, [r2, #0]
 8000d46:	4d1b      	ldr	r5, [pc, #108]	@ (8000db4 <HAL_ADC_ConfigChannel+0x238>)
 8000d48:	402b      	ands	r3, r5
 8000d4a:	4303      	orrs	r3, r0
 8000d4c:	4319      	orrs	r1, r3
 8000d4e:	6011      	str	r1, [r2, #0]
}
 8000d50:	e76a      	b.n	8000c28 <HAL_ADC_ConfigChannel+0xac>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8000d52:	428f      	cmp	r7, r1
 8000d54:	d104      	bne.n	8000d60 <HAL_ADC_ConfigChannel+0x1e4>
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000d56:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 8000d58:	0259      	lsls	r1, r3, #9
 8000d5a:	0a49      	lsrs	r1, r1, #9
 8000d5c:	438a      	bics	r2, r1
 8000d5e:	62aa      	str	r2, [r5, #40]	@ 0x28
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	db00      	blt.n	8000d66 <HAL_ADC_ConfigChannel+0x1ea>
 8000d64:	e760      	b.n	8000c28 <HAL_ADC_ConfigChannel+0xac>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 8000d66:	4911      	ldr	r1, [pc, #68]	@ (8000dac <HAL_ADC_ConfigChannel+0x230>)
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000d68:	4811      	ldr	r0, [pc, #68]	@ (8000db0 <HAL_ADC_ConfigChannel+0x234>)
 8000d6a:	680a      	ldr	r2, [r1, #0]
 8000d6c:	4283      	cmp	r3, r0
 8000d6e:	d108      	bne.n	8000d82 <HAL_ADC_ConfigChannel+0x206>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8000d70:	2380      	movs	r3, #128	@ 0x80
 8000d72:	03db      	lsls	r3, r3, #15
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8000d74:	6808      	ldr	r0, [r1, #0]
 8000d76:	4013      	ands	r3, r2
 8000d78:	4a0e      	ldr	r2, [pc, #56]	@ (8000db4 <HAL_ADC_ConfigChannel+0x238>)
 8000d7a:	4002      	ands	r2, r0
 8000d7c:	4313      	orrs	r3, r2
 8000d7e:	600b      	str	r3, [r1, #0]
}
 8000d80:	e752      	b.n	8000c28 <HAL_ADC_ConfigChannel+0xac>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8000d82:	480f      	ldr	r0, [pc, #60]	@ (8000dc0 <HAL_ADC_ConfigChannel+0x244>)
 8000d84:	4283      	cmp	r3, r0
 8000d86:	d000      	beq.n	8000d8a <HAL_ADC_ConfigChannel+0x20e>
 8000d88:	e74e      	b.n	8000c28 <HAL_ADC_ConfigChannel+0xac>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8000d8a:	2080      	movs	r0, #128	@ 0x80
 8000d8c:	0400      	lsls	r0, r0, #16
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8000d8e:	680b      	ldr	r3, [r1, #0]
 8000d90:	4002      	ands	r2, r0
 8000d92:	4808      	ldr	r0, [pc, #32]	@ (8000db4 <HAL_ADC_ConfigChannel+0x238>)
 8000d94:	4003      	ands	r3, r0
 8000d96:	431a      	orrs	r2, r3
 8000d98:	600a      	str	r2, [r1, #0]
}
 8000d9a:	e745      	b.n	8000c28 <HAL_ADC_ConfigChannel+0xac>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000d9c:	2320      	movs	r3, #32
 8000d9e:	6da2      	ldr	r2, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 8000da0:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000da2:	4313      	orrs	r3, r2
 8000da4:	65a3      	str	r3, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 8000da6:	e740      	b.n	8000c2a <HAL_ADC_ConfigChannel+0xae>
 8000da8:	7fffff00 	.word	0x7fffff00
 8000dac:	40012708 	.word	0x40012708
 8000db0:	a4000200 	.word	0xa4000200
 8000db4:	ff3fffff 	.word	0xff3fffff
 8000db8:	20000000 	.word	0x20000000
 8000dbc:	00030d40 	.word	0x00030d40
 8000dc0:	a8000400 	.word	0xa8000400

08000dc4 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8000dc4:	b570      	push	{r4, r5, r6, lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8000dc6:	6805      	ldr	r5, [r0, #0]
{
 8000dc8:	0004      	movs	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8000dca:	0028      	movs	r0, r5
 8000dcc:	f7ff fd5e 	bl	800088c <LL_ADC_REG_IsConversionOngoing>
 8000dd0:	2800      	cmp	r0, #0
 8000dd2:	d101      	bne.n	8000dd8 <ADC_ConversionStop+0x14>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8000dd4:	2000      	movs	r0, #0
}
 8000dd6:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8000dd8:	68ab      	ldr	r3, [r5, #8]
 8000dda:	079b      	lsls	r3, r3, #30
 8000ddc:	d405      	bmi.n	8000dea <ADC_ConversionStop+0x26>
  MODIFY_REG(ADCx->CR,
 8000dde:	68aa      	ldr	r2, [r5, #8]
 8000de0:	4b0d      	ldr	r3, [pc, #52]	@ (8000e18 <ADC_ConversionStop+0x54>)
 8000de2:	401a      	ands	r2, r3
 8000de4:	2310      	movs	r3, #16
 8000de6:	4313      	orrs	r3, r2
 8000de8:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 8000dea:	f7ff fd2d 	bl	8000848 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8000dee:	2604      	movs	r6, #4
    tickstart = HAL_GetTick();
 8000df0:	0005      	movs	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8000df2:	6823      	ldr	r3, [r4, #0]
 8000df4:	689b      	ldr	r3, [r3, #8]
 8000df6:	4233      	tst	r3, r6
 8000df8:	d0ec      	beq.n	8000dd4 <ADC_ConversionStop+0x10>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8000dfa:	f7ff fd25 	bl	8000848 <HAL_GetTick>
 8000dfe:	1b40      	subs	r0, r0, r5
 8000e00:	2802      	cmp	r0, #2
 8000e02:	d9f6      	bls.n	8000df2 <ADC_ConversionStop+0x2e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e04:	2310      	movs	r3, #16
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e06:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e08:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8000e0a:	4313      	orrs	r3, r2
 8000e0c:	65a3      	str	r3, [r4, #88]	@ 0x58
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e0e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8000e10:	4303      	orrs	r3, r0
 8000e12:	65e3      	str	r3, [r4, #92]	@ 0x5c
        return HAL_ERROR;
 8000e14:	e7df      	b.n	8000dd6 <ADC_ConversionStop+0x12>
 8000e16:	46c0      	nop			@ (mov r8, r8)
 8000e18:	7fffffe8 	.word	0x7fffffe8

08000e1c <ADC_Enable>:
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8000e1c:	2300      	movs	r3, #0
{
 8000e1e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000e20:	6802      	ldr	r2, [r0, #0]
  __IO uint32_t wait_loop_index = 0UL;
 8000e22:	9301      	str	r3, [sp, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000e24:	6891      	ldr	r1, [r2, #8]
 8000e26:	3301      	adds	r3, #1
{
 8000e28:	0004      	movs	r4, r0
 8000e2a:	4219      	tst	r1, r3
 8000e2c:	d001      	beq.n	8000e32 <ADC_Enable+0x16>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8000e2e:	2000      	movs	r0, #0
}
 8000e30:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8000e32:	6890      	ldr	r0, [r2, #8]
 8000e34:	4920      	ldr	r1, [pc, #128]	@ (8000eb8 <ADC_Enable+0x9c>)
 8000e36:	4208      	tst	r0, r1
 8000e38:	d008      	beq.n	8000e4c <ADC_Enable+0x30>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e3a:	2210      	movs	r2, #16
 8000e3c:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8000e3e:	430a      	orrs	r2, r1
 8000e40:	65a2      	str	r2, [r4, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e42:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e44:	4313      	orrs	r3, r2
      return HAL_ERROR;
 8000e46:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e48:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 8000e4a:	e7f1      	b.n	8000e30 <ADC_Enable+0x14>
  MODIFY_REG(ADCx->CR,
 8000e4c:	6891      	ldr	r1, [r2, #8]
 8000e4e:	4f1b      	ldr	r7, [pc, #108]	@ (8000ebc <ADC_Enable+0xa0>)
 8000e50:	4039      	ands	r1, r7
 8000e52:	430b      	orrs	r3, r1
 8000e54:	6093      	str	r3, [r2, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 8000e56:	4b1a      	ldr	r3, [pc, #104]	@ (8000ec0 <ADC_Enable+0xa4>)
 8000e58:	681b      	ldr	r3, [r3, #0]
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8000e5a:	021b      	lsls	r3, r3, #8
 8000e5c:	d41d      	bmi.n	8000e9a <ADC_Enable+0x7e>
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8000e5e:	7e63      	ldrb	r3, [r4, #25]
 8000e60:	2b01      	cmp	r3, #1
 8000e62:	d0e4      	beq.n	8000e2e <ADC_Enable+0x12>
      tickstart = HAL_GetTick();
 8000e64:	f7ff fcf0 	bl	8000848 <HAL_GetTick>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8000e68:	2501      	movs	r5, #1
      tickstart = HAL_GetTick();
 8000e6a:	0006      	movs	r6, r0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8000e6c:	6822      	ldr	r2, [r4, #0]
 8000e6e:	6813      	ldr	r3, [r2, #0]
 8000e70:	422b      	tst	r3, r5
 8000e72:	d1dc      	bne.n	8000e2e <ADC_Enable+0x12>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000e74:	6893      	ldr	r3, [r2, #8]
 8000e76:	422b      	tst	r3, r5
 8000e78:	d103      	bne.n	8000e82 <ADC_Enable+0x66>
  MODIFY_REG(ADCx->CR,
 8000e7a:	6893      	ldr	r3, [r2, #8]
 8000e7c:	403b      	ands	r3, r7
 8000e7e:	432b      	orrs	r3, r5
 8000e80:	6093      	str	r3, [r2, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000e82:	f7ff fce1 	bl	8000848 <HAL_GetTick>
 8000e86:	1b80      	subs	r0, r0, r6
 8000e88:	2802      	cmp	r0, #2
 8000e8a:	d9ef      	bls.n	8000e6c <ADC_Enable+0x50>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e8c:	2310      	movs	r3, #16
 8000e8e:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8000e90:	4313      	orrs	r3, r2
 8000e92:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e94:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8000e96:	2301      	movs	r3, #1
 8000e98:	e7d4      	b.n	8000e44 <ADC_Enable+0x28>
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000e9a:	4b0a      	ldr	r3, [pc, #40]	@ (8000ec4 <ADC_Enable+0xa8>)
 8000e9c:	490a      	ldr	r1, [pc, #40]	@ (8000ec8 <ADC_Enable+0xac>)
 8000e9e:	6818      	ldr	r0, [r3, #0]
 8000ea0:	f7ff f932 	bl	8000108 <__udivsi3>
 8000ea4:	3001      	adds	r0, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8000ea6:	9001      	str	r0, [sp, #4]
      while (wait_loop_index != 0UL)
 8000ea8:	9b01      	ldr	r3, [sp, #4]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d0d7      	beq.n	8000e5e <ADC_Enable+0x42>
        wait_loop_index--;
 8000eae:	9b01      	ldr	r3, [sp, #4]
 8000eb0:	3b01      	subs	r3, #1
 8000eb2:	9301      	str	r3, [sp, #4]
 8000eb4:	e7f8      	b.n	8000ea8 <ADC_Enable+0x8c>
 8000eb6:	46c0      	nop			@ (mov r8, r8)
 8000eb8:	80000017 	.word	0x80000017
 8000ebc:	7fffffe8 	.word	0x7fffffe8
 8000ec0:	40012708 	.word	0x40012708
 8000ec4:	20000000 	.word	0x20000000
 8000ec8:	00030d40 	.word	0x00030d40

08000ecc <HAL_ADC_Start>:
{
 8000ecc:	b570      	push	{r4, r5, r6, lr}
 8000ece:	0004      	movs	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000ed0:	6800      	ldr	r0, [r0, #0]
 8000ed2:	f7ff fcdb 	bl	800088c <LL_ADC_REG_IsConversionOngoing>
 8000ed6:	0006      	movs	r6, r0
    __HAL_LOCK(hadc);
 8000ed8:	2002      	movs	r0, #2
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000eda:	2e00      	cmp	r6, #0
 8000edc:	d11d      	bne.n	8000f1a <HAL_ADC_Start+0x4e>
    __HAL_LOCK(hadc);
 8000ede:	0025      	movs	r5, r4
 8000ee0:	3554      	adds	r5, #84	@ 0x54
 8000ee2:	782b      	ldrb	r3, [r5, #0]
 8000ee4:	2b01      	cmp	r3, #1
 8000ee6:	d018      	beq.n	8000f1a <HAL_ADC_Start+0x4e>
 8000ee8:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 8000eea:	0020      	movs	r0, r4
    __HAL_LOCK(hadc);
 8000eec:	702b      	strb	r3, [r5, #0]
    tmp_hal_status = ADC_Enable(hadc);
 8000eee:	f7ff ff95 	bl	8000e1c <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8000ef2:	2800      	cmp	r0, #0
 8000ef4:	d112      	bne.n	8000f1c <HAL_ADC_Start+0x50>
      ADC_STATE_CLR_SET(hadc->State,
 8000ef6:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8000ef8:	4b09      	ldr	r3, [pc, #36]	@ (8000f20 <HAL_ADC_Start+0x54>)
 8000efa:	401a      	ands	r2, r3
 8000efc:	2380      	movs	r3, #128	@ 0x80
 8000efe:	005b      	lsls	r3, r3, #1
 8000f00:	4313      	orrs	r3, r2
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000f02:	221c      	movs	r2, #28
      ADC_STATE_CLR_SET(hadc->State,
 8000f04:	65a3      	str	r3, [r4, #88]	@ 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000f06:	6823      	ldr	r3, [r4, #0]
      ADC_CLEAR_ERRORCODE(hadc);
 8000f08:	65e0      	str	r0, [r4, #92]	@ 0x5c
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000f0a:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hadc);
 8000f0c:	7028      	strb	r0, [r5, #0]
  MODIFY_REG(ADCx->CR,
 8000f0e:	6899      	ldr	r1, [r3, #8]
 8000f10:	4a04      	ldr	r2, [pc, #16]	@ (8000f24 <HAL_ADC_Start+0x58>)
 8000f12:	4011      	ands	r1, r2
 8000f14:	2204      	movs	r2, #4
 8000f16:	430a      	orrs	r2, r1
 8000f18:	609a      	str	r2, [r3, #8]
}
 8000f1a:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_UNLOCK(hadc);
 8000f1c:	702e      	strb	r6, [r5, #0]
 8000f1e:	e7fc      	b.n	8000f1a <HAL_ADC_Start+0x4e>
 8000f20:	fffff0fe 	.word	0xfffff0fe
 8000f24:	7fffffe8 	.word	0x7fffffe8

08000f28 <ADC_Disable>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000f28:	2201      	movs	r2, #1
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8000f2a:	6803      	ldr	r3, [r0, #0]
{
 8000f2c:	b570      	push	{r4, r5, r6, lr}
 8000f2e:	0004      	movs	r4, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8000f30:	6898      	ldr	r0, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000f32:	6899      	ldr	r1, [r3, #8]
 8000f34:	4211      	tst	r1, r2
 8000f36:	d101      	bne.n	8000f3c <ADC_Disable+0x14>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8000f38:	2000      	movs	r0, #0
}
 8000f3a:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8000f3c:	2102      	movs	r1, #2
      && (tmp_adc_is_disable_on_going == 0UL)
 8000f3e:	4208      	tst	r0, r1
 8000f40:	d1fa      	bne.n	8000f38 <ADC_Disable+0x10>
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8000f42:	2005      	movs	r0, #5
 8000f44:	689d      	ldr	r5, [r3, #8]
 8000f46:	4005      	ands	r5, r0
 8000f48:	2d01      	cmp	r5, #1
 8000f4a:	d11a      	bne.n	8000f82 <ADC_Disable+0x5a>
  MODIFY_REG(ADCx->CR,
 8000f4c:	689a      	ldr	r2, [r3, #8]
 8000f4e:	4811      	ldr	r0, [pc, #68]	@ (8000f94 <ADC_Disable+0x6c>)
 8000f50:	4002      	ands	r2, r0
 8000f52:	4311      	orrs	r1, r2
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8000f54:	2203      	movs	r2, #3
 8000f56:	6099      	str	r1, [r3, #8]
 8000f58:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8000f5a:	f7ff fc75 	bl	8000848 <HAL_GetTick>
 8000f5e:	0006      	movs	r6, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8000f60:	6823      	ldr	r3, [r4, #0]
 8000f62:	689b      	ldr	r3, [r3, #8]
 8000f64:	422b      	tst	r3, r5
 8000f66:	d0e7      	beq.n	8000f38 <ADC_Disable+0x10>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000f68:	f7ff fc6e 	bl	8000848 <HAL_GetTick>
 8000f6c:	1b80      	subs	r0, r0, r6
 8000f6e:	2802      	cmp	r0, #2
 8000f70:	d9f6      	bls.n	8000f60 <ADC_Disable+0x38>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f72:	2310      	movs	r3, #16
 8000f74:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8000f76:	4313      	orrs	r3, r2
 8000f78:	65a3      	str	r3, [r4, #88]	@ 0x58
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f7a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8000f7c:	432b      	orrs	r3, r5
 8000f7e:	65e3      	str	r3, [r4, #92]	@ 0x5c
        return HAL_ERROR;
 8000f80:	e006      	b.n	8000f90 <ADC_Disable+0x68>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f82:	2310      	movs	r3, #16
 8000f84:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8000f86:	430b      	orrs	r3, r1
 8000f88:	65a3      	str	r3, [r4, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f8a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8000f8c:	431a      	orrs	r2, r3
 8000f8e:	65e2      	str	r2, [r4, #92]	@ 0x5c
      return HAL_ERROR;
 8000f90:	2001      	movs	r0, #1
 8000f92:	e7d2      	b.n	8000f3a <ADC_Disable+0x12>
 8000f94:	7fffffe8 	.word	0x7fffffe8

08000f98 <HAL_ADC_Stop>:
{
 8000f98:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hadc);
 8000f9a:	0006      	movs	r6, r0
 8000f9c:	3654      	adds	r6, #84	@ 0x54
 8000f9e:	7833      	ldrb	r3, [r6, #0]
{
 8000fa0:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 8000fa2:	2002      	movs	r0, #2
 8000fa4:	2b01      	cmp	r3, #1
 8000fa6:	d012      	beq.n	8000fce <HAL_ADC_Stop+0x36>
 8000fa8:	2501      	movs	r5, #1
  tmp_hal_status = ADC_ConversionStop(hadc);
 8000faa:	0020      	movs	r0, r4
  __HAL_LOCK(hadc);
 8000fac:	7035      	strb	r5, [r6, #0]
  tmp_hal_status = ADC_ConversionStop(hadc);
 8000fae:	f7ff ff09 	bl	8000dc4 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 8000fb2:	2800      	cmp	r0, #0
 8000fb4:	d109      	bne.n	8000fca <HAL_ADC_Stop+0x32>
    tmp_hal_status = ADC_Disable(hadc);
 8000fb6:	0020      	movs	r0, r4
 8000fb8:	f7ff ffb6 	bl	8000f28 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8000fbc:	2800      	cmp	r0, #0
 8000fbe:	d104      	bne.n	8000fca <HAL_ADC_Stop+0x32>
      ADC_STATE_CLR_SET(hadc->State,
 8000fc0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000fc2:	4a03      	ldr	r2, [pc, #12]	@ (8000fd0 <HAL_ADC_Stop+0x38>)
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	431d      	orrs	r5, r3
 8000fc8:	65a5      	str	r5, [r4, #88]	@ 0x58
  __HAL_UNLOCK(hadc);
 8000fca:	2300      	movs	r3, #0
 8000fcc:	7033      	strb	r3, [r6, #0]
}
 8000fce:	bd70      	pop	{r4, r5, r6, pc}
 8000fd0:	fffffefe 	.word	0xfffffefe

08000fd4 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8000fd4:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8000fd6:	2300      	movs	r3, #0

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8000fd8:	0005      	movs	r5, r0
 8000fda:	2202      	movs	r2, #2
{
 8000fdc:	b085      	sub	sp, #20
  __IO uint32_t wait_loop_index = 0UL;
 8000fde:	9302      	str	r3, [sp, #8]
  __HAL_LOCK(hadc);
 8000fe0:	3554      	adds	r5, #84	@ 0x54
 8000fe2:	782b      	ldrb	r3, [r5, #0]
{
 8000fe4:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 8000fe6:	9200      	str	r2, [sp, #0]
 8000fe8:	2b01      	cmp	r3, #1
 8000fea:	d03e      	beq.n	800106a <HAL_ADCEx_Calibration_Start+0x96>
 8000fec:	2601      	movs	r6, #1
 8000fee:	702e      	strb	r6, [r5, #0]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8000ff0:	f7ff ff9a 	bl	8000f28 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000ff4:	6823      	ldr	r3, [r4, #0]
  tmp_hal_status = ADC_Disable(hadc);
 8000ff6:	9000      	str	r0, [sp, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000ff8:	6899      	ldr	r1, [r3, #8]
 8000ffa:	000a      	movs	r2, r1
 8000ffc:	4032      	ands	r2, r6
 8000ffe:	4231      	tst	r1, r6
 8001000:	d006      	beq.n	8001010 <HAL_ADCEx_Calibration_Start+0x3c>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001002:	2310      	movs	r3, #16
 8001004:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8001006:	4313      	orrs	r3, r2
    ADC_STATE_CLR_SET(hadc->State,
 8001008:	65a3      	str	r3, [r4, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800100a:	2300      	movs	r3, #0
 800100c:	702b      	strb	r3, [r5, #0]

  /* Return function status */
  return tmp_hal_status;
 800100e:	e02c      	b.n	800106a <HAL_ADCEx_Calibration_Start+0x96>
    ADC_STATE_CLR_SET(hadc->State,
 8001010:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001012:	4944      	ldr	r1, [pc, #272]	@ (8001124 <HAL_ADCEx_Calibration_Start+0x150>)
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8001014:	2608      	movs	r6, #8
    ADC_STATE_CLR_SET(hadc->State,
 8001016:	4008      	ands	r0, r1
 8001018:	3106      	adds	r1, #6
 800101a:	31ff      	adds	r1, #255	@ 0xff
 800101c:	4301      	orrs	r1, r0
 800101e:	65a1      	str	r1, [r4, #88]	@ 0x58
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8001020:	68d8      	ldr	r0, [r3, #12]
 8001022:	4941      	ldr	r1, [pc, #260]	@ (8001128 <HAL_ADCEx_Calibration_Start+0x154>)
 8001024:	4008      	ands	r0, r1
 8001026:	9001      	str	r0, [sp, #4]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8001028:	68d9      	ldr	r1, [r3, #12]
 800102a:	4840      	ldr	r0, [pc, #256]	@ (800112c <HAL_ADCEx_Calibration_Start+0x158>)
 800102c:	4001      	ands	r1, r0
 800102e:	60d9      	str	r1, [r3, #12]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8001030:	21ae      	movs	r1, #174	@ 0xae
 8001032:	0289      	lsls	r1, r1, #10
 8001034:	468c      	mov	ip, r1
  MODIFY_REG(ADCx->CR,
 8001036:	483e      	ldr	r0, [pc, #248]	@ (8001130 <HAL_ADCEx_Calibration_Start+0x15c>)
 8001038:	2780      	movs	r7, #128	@ 0x80
 800103a:	6899      	ldr	r1, [r3, #8]
 800103c:	063f      	lsls	r7, r7, #24
 800103e:	4001      	ands	r1, r0
 8001040:	4339      	orrs	r1, r7
 8001042:	6099      	str	r1, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8001044:	6899      	ldr	r1, [r3, #8]
 8001046:	2900      	cmp	r1, #0
 8001048:	da12      	bge.n	8001070 <HAL_ADCEx_Calibration_Start+0x9c>
        wait_loop_index++;
 800104a:	9902      	ldr	r1, [sp, #8]
 800104c:	3101      	adds	r1, #1
 800104e:	9102      	str	r1, [sp, #8]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8001050:	9902      	ldr	r1, [sp, #8]
 8001052:	4561      	cmp	r1, ip
 8001054:	d3f6      	bcc.n	8001044 <HAL_ADCEx_Calibration_Start+0x70>
          ADC_STATE_CLR_SET(hadc->State,
 8001056:	2312      	movs	r3, #18
 8001058:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800105a:	439a      	bics	r2, r3
 800105c:	3b02      	subs	r3, #2
 800105e:	4313      	orrs	r3, r2
 8001060:	65a3      	str	r3, [r4, #88]	@ 0x58
          __HAL_UNLOCK(hadc);
 8001062:	2300      	movs	r3, #0
 8001064:	702b      	strb	r3, [r5, #0]
          return HAL_ERROR;
 8001066:	2301      	movs	r3, #1
 8001068:	9300      	str	r3, [sp, #0]
}
 800106a:	9800      	ldr	r0, [sp, #0]
 800106c:	b005      	add	sp, #20
 800106e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8001070:	0019      	movs	r1, r3
 8001072:	277f      	movs	r7, #127	@ 0x7f
 8001074:	31b4      	adds	r1, #180	@ 0xb4
 8001076:	6809      	ldr	r1, [r1, #0]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8001078:	3e01      	subs	r6, #1
 800107a:	4039      	ands	r1, r7
      calibration_factor_accumulated += (LL_ADC_GetCalibrationFactor(hadc->Instance) + 1UL);
 800107c:	3101      	adds	r1, #1
 800107e:	1852      	adds	r2, r2, r1
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8001080:	2e00      	cmp	r6, #0
 8001082:	d1d9      	bne.n	8001038 <HAL_ADCEx_Calibration_Start+0x64>
  MODIFY_REG(ADCx->CR,
 8001084:	6899      	ldr	r1, [r3, #8]
 8001086:	3601      	adds	r6, #1
 8001088:	4001      	ands	r1, r0
 800108a:	4331      	orrs	r1, r6
 800108c:	6099      	str	r1, [r3, #8]
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 800108e:	2180      	movs	r1, #128	@ 0x80
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 8001090:	691f      	ldr	r7, [r3, #16]
    calibration_factor_accumulated += (calibration_index / 2UL);
 8001092:	3204      	adds	r2, #4
    calibration_factor_accumulated /= calibration_index;
 8001094:	08d2      	lsrs	r2, r2, #3
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 8001096:	05c9      	lsls	r1, r1, #23
 8001098:	428f      	cmp	r7, r1
 800109a:	d31c      	bcc.n	80010d6 <HAL_ADCEx_Calibration_Start+0x102>
  MODIFY_REG(ADCx->CALFACT,
 800109c:	001e      	movs	r6, r3
 800109e:	277f      	movs	r7, #127	@ 0x7f
 80010a0:	36b4      	adds	r6, #180	@ 0xb4
 80010a2:	6831      	ldr	r1, [r6, #0]
 80010a4:	43b9      	bics	r1, r7
 80010a6:	4311      	orrs	r1, r2
  MODIFY_REG(ADCx->CR,
 80010a8:	2202      	movs	r2, #2
  MODIFY_REG(ADCx->CALFACT,
 80010aa:	6031      	str	r1, [r6, #0]
  MODIFY_REG(ADCx->CR,
 80010ac:	6899      	ldr	r1, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80010ae:	2601      	movs	r6, #1
  MODIFY_REG(ADCx->CR,
 80010b0:	4001      	ands	r1, r0
 80010b2:	430a      	orrs	r2, r1
 80010b4:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80010b6:	f7ff fbc7 	bl	8000848 <HAL_GetTick>
 80010ba:	0007      	movs	r7, r0
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80010bc:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80010be:	689a      	ldr	r2, [r3, #8]
 80010c0:	4232      	tst	r2, r6
 80010c2:	d11e      	bne.n	8001102 <HAL_ADCEx_Calibration_Start+0x12e>
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 80010c4:	68da      	ldr	r2, [r3, #12]
 80010c6:	9901      	ldr	r1, [sp, #4]
 80010c8:	430a      	orrs	r2, r1
 80010ca:	60da      	str	r2, [r3, #12]
    ADC_STATE_CLR_SET(hadc->State,
 80010cc:	2203      	movs	r2, #3
 80010ce:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80010d0:	4393      	bics	r3, r2
 80010d2:	4333      	orrs	r3, r6
 80010d4:	e798      	b.n	8001008 <HAL_ADCEx_Calibration_Start+0x34>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 80010d6:	4917      	ldr	r1, [pc, #92]	@ (8001134 <HAL_ADCEx_Calibration_Start+0x160>)
 80010d8:	680f      	ldr	r7, [r1, #0]
 80010da:	21f0      	movs	r1, #240	@ 0xf0
 80010dc:	0389      	lsls	r1, r1, #14
 80010de:	4039      	ands	r1, r7
      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 80010e0:	27e0      	movs	r7, #224	@ 0xe0
 80010e2:	037f      	lsls	r7, r7, #13
 80010e4:	42b9      	cmp	r1, r7
 80010e6:	d3d9      	bcc.n	800109c <HAL_ADCEx_Calibration_Start+0xc8>
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 80010e8:	0c89      	lsrs	r1, r1, #18
 80010ea:	3903      	subs	r1, #3
 80010ec:	408e      	lsls	r6, r1
 80010ee:	9603      	str	r6, [sp, #12]
        delay_cpu_cycles >>= 1UL;
 80010f0:	9903      	ldr	r1, [sp, #12]
 80010f2:	0849      	lsrs	r1, r1, #1
          delay_cpu_cycles--;
 80010f4:	9103      	str	r1, [sp, #12]
        while (delay_cpu_cycles != 0UL)
 80010f6:	9903      	ldr	r1, [sp, #12]
 80010f8:	2900      	cmp	r1, #0
 80010fa:	d0cf      	beq.n	800109c <HAL_ADCEx_Calibration_Start+0xc8>
          delay_cpu_cycles--;
 80010fc:	9903      	ldr	r1, [sp, #12]
 80010fe:	3901      	subs	r1, #1
 8001100:	e7f8      	b.n	80010f4 <HAL_ADCEx_Calibration_Start+0x120>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001102:	f7ff fba1 	bl	8000848 <HAL_GetTick>
 8001106:	1bc0      	subs	r0, r0, r7
 8001108:	2802      	cmp	r0, #2
 800110a:	d9d7      	bls.n	80010bc <HAL_ADCEx_Calibration_Start+0xe8>
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800110c:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800110e:	689b      	ldr	r3, [r3, #8]
 8001110:	4233      	tst	r3, r6
 8001112:	d0d3      	beq.n	80010bc <HAL_ADCEx_Calibration_Start+0xe8>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001114:	2310      	movs	r3, #16
 8001116:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8001118:	4313      	orrs	r3, r2
 800111a:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800111c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800111e:	4333      	orrs	r3, r6
 8001120:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 8001122:	e7a0      	b.n	8001066 <HAL_ADCEx_Calibration_Start+0x92>
 8001124:	fffffefd 	.word	0xfffffefd
 8001128:	00008003 	.word	0x00008003
 800112c:	ffff7ffc 	.word	0xffff7ffc
 8001130:	7fffffe8 	.word	0x7fffffe8
 8001134:	40012708 	.word	0x40012708

08001138 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001138:	b510      	push	{r4, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800113a:	24ff      	movs	r4, #255	@ 0xff
 800113c:	2203      	movs	r2, #3
 800113e:	000b      	movs	r3, r1
 8001140:	0021      	movs	r1, r4
 8001142:	4002      	ands	r2, r0
 8001144:	00d2      	lsls	r2, r2, #3
 8001146:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001148:	019b      	lsls	r3, r3, #6
 800114a:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800114c:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800114e:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 8001150:	2800      	cmp	r0, #0
 8001152:	db0a      	blt.n	800116a <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001154:	24c0      	movs	r4, #192	@ 0xc0
 8001156:	4a0b      	ldr	r2, [pc, #44]	@ (8001184 <HAL_NVIC_SetPriority+0x4c>)
 8001158:	0880      	lsrs	r0, r0, #2
 800115a:	0080      	lsls	r0, r0, #2
 800115c:	1880      	adds	r0, r0, r2
 800115e:	00a4      	lsls	r4, r4, #2
 8001160:	5902      	ldr	r2, [r0, r4]
 8001162:	400a      	ands	r2, r1
 8001164:	4313      	orrs	r3, r2
 8001166:	5103      	str	r3, [r0, r4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 8001168:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800116a:	220f      	movs	r2, #15
 800116c:	4010      	ands	r0, r2
 800116e:	3808      	subs	r0, #8
 8001170:	4a05      	ldr	r2, [pc, #20]	@ (8001188 <HAL_NVIC_SetPriority+0x50>)
 8001172:	0880      	lsrs	r0, r0, #2
 8001174:	0080      	lsls	r0, r0, #2
 8001176:	1880      	adds	r0, r0, r2
 8001178:	69c2      	ldr	r2, [r0, #28]
 800117a:	4011      	ands	r1, r2
 800117c:	4319      	orrs	r1, r3
 800117e:	61c1      	str	r1, [r0, #28]
 8001180:	e7f2      	b.n	8001168 <HAL_NVIC_SetPriority+0x30>
 8001182:	46c0      	nop			@ (mov r8, r8)
 8001184:	e000e100 	.word	0xe000e100
 8001188:	e000ed00 	.word	0xe000ed00

0800118c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800118c:	2800      	cmp	r0, #0
 800118e:	db05      	blt.n	800119c <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001190:	231f      	movs	r3, #31
 8001192:	4018      	ands	r0, r3
 8001194:	3b1e      	subs	r3, #30
 8001196:	4083      	lsls	r3, r0
 8001198:	4a01      	ldr	r2, [pc, #4]	@ (80011a0 <HAL_NVIC_EnableIRQ+0x14>)
 800119a:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800119c:	4770      	bx	lr
 800119e:	46c0      	nop			@ (mov r8, r8)
 80011a0:	e000e100 	.word	0xe000e100

080011a4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011a4:	2280      	movs	r2, #128	@ 0x80
 80011a6:	1e43      	subs	r3, r0, #1
 80011a8:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 80011aa:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011ac:	4293      	cmp	r3, r2
 80011ae:	d20d      	bcs.n	80011cc <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011b0:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011b2:	4a07      	ldr	r2, [pc, #28]	@ (80011d0 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011b4:	4807      	ldr	r0, [pc, #28]	@ (80011d4 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011b6:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011b8:	6a03      	ldr	r3, [r0, #32]
 80011ba:	0609      	lsls	r1, r1, #24
 80011bc:	021b      	lsls	r3, r3, #8
 80011be:	0a1b      	lsrs	r3, r3, #8
 80011c0:	430b      	orrs	r3, r1
 80011c2:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011c4:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011c6:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011c8:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011ca:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 80011cc:	4770      	bx	lr
 80011ce:	46c0      	nop			@ (mov r8, r8)
 80011d0:	e000e010 	.word	0xe000e010
 80011d4:	e000ed00 	.word	0xe000ed00

080011d8 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80011d8:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80011da:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 80011dc:	6cc5      	ldr	r5, [r0, #76]	@ 0x4c
 80011de:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80011e0:	6d04      	ldr	r4, [r0, #80]	@ 0x50
 80011e2:	2c00      	cmp	r4, #0
 80011e4:	d002      	beq.n	80011ec <DMA_SetConfig+0x14>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80011e6:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 80011e8:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 80011ea:	6065      	str	r5, [r4, #4]
  }

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 80011ec:	241c      	movs	r4, #28
 80011ee:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 80011f0:	4e08      	ldr	r6, [pc, #32]	@ (8001214 <DMA_SetConfig+0x3c>)
 80011f2:	4025      	ands	r5, r4
 80011f4:	3c1b      	subs	r4, #27
 80011f6:	40ac      	lsls	r4, r5
 80011f8:	6877      	ldr	r7, [r6, #4]
 80011fa:	433c      	orrs	r4, r7
 80011fc:	6074      	str	r4, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80011fe:	6804      	ldr	r4, [r0, #0]
 8001200:	6063      	str	r3, [r4, #4]

  /* Peripheral to Memory */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001202:	6883      	ldr	r3, [r0, #8]
 8001204:	2b10      	cmp	r3, #16
 8001206:	d102      	bne.n	800120e <DMA_SetConfig+0x36>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001208:	60a2      	str	r2, [r4, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800120a:	60e1      	str	r1, [r4, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800120c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = SrcAddress;
 800120e:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 8001210:	60e2      	str	r2, [r4, #12]
}
 8001212:	e7fb      	b.n	800120c <DMA_SetConfig+0x34>
 8001214:	40020000 	.word	0x40020000

08001218 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001218:	b510      	push	{r4, lr}
 800121a:	0004      	movs	r4, r0
  uint32_t channel_number;

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800121c:	6800      	ldr	r0, [r0, #0]
 800121e:	2114      	movs	r1, #20
 8001220:	b2c0      	uxtb	r0, r0
 8001222:	3808      	subs	r0, #8
 8001224:	f7fe ff70 	bl	8000108 <__udivsi3>
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
                                                             ((hdma->ChannelIndex >> 2U) * \
 8001228:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 800122a:	4a06      	ldr	r2, [pc, #24]	@ (8001244 <DMA_CalcDMAMUXChannelBaseAndMask+0x2c>)
                                                             ((hdma->ChannelIndex >> 2U) * \
 800122c:	089b      	lsrs	r3, r3, #2
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 800122e:	189b      	adds	r3, r3, r2
 8001230:	009b      	lsls	r3, r3, #2
 8001232:	6463      	str	r3, [r4, #68]	@ 0x44
                                                              ((uint32_t)DMAMUX1_Channel1 - \
                                                               (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001234:	4b04      	ldr	r3, [pc, #16]	@ (8001248 <DMA_CalcDMAMUXChannelBaseAndMask+0x30>)
 8001236:	64a3      	str	r3, [r4, #72]	@ 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 8001238:	231c      	movs	r3, #28
 800123a:	4018      	ands	r0, r3
 800123c:	3b1b      	subs	r3, #27
 800123e:	4083      	lsls	r3, r0
 8001240:	64e3      	str	r3, [r4, #76]	@ 0x4c
}
 8001242:	bd10      	pop	{r4, pc}
 8001244:	10008200 	.word	0x10008200
 8001248:	40020880 	.word	0x40020880

0800124c <HAL_DMA_Init>:
{
 800124c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800124e:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001250:	2001      	movs	r0, #1
  if (hdma == NULL)
 8001252:	2c00      	cmp	r4, #0
 8001254:	d045      	beq.n	80012e2 <HAL_DMA_Init+0x96>
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8001256:	6825      	ldr	r5, [r4, #0]
 8001258:	4b25      	ldr	r3, [pc, #148]	@ (80012f0 <HAL_DMA_Init+0xa4>)
 800125a:	2114      	movs	r1, #20
 800125c:	18e8      	adds	r0, r5, r3
 800125e:	f7fe ff53 	bl	8000108 <__udivsi3>
  hdma->State = HAL_DMA_STATE_BUSY;
 8001262:	2302      	movs	r3, #2
                                                                                (uint32_t)DMA1_Channel1)) << 2U;
 8001264:	0080      	lsls	r0, r0, #2
  hdma->State = HAL_DMA_STATE_BUSY;
 8001266:	1da6      	adds	r6, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8001268:	6420      	str	r0, [r4, #64]	@ 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 800126a:	77f3      	strb	r3, [r6, #31]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800126c:	682b      	ldr	r3, [r5, #0]
 800126e:	4a21      	ldr	r2, [pc, #132]	@ (80012f4 <HAL_DMA_Init+0xa8>)
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001270:	68a7      	ldr	r7, [r4, #8]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001272:	4013      	ands	r3, r2
 8001274:	602b      	str	r3, [r5, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001276:	68e3      	ldr	r3, [r4, #12]
 8001278:	6921      	ldr	r1, [r4, #16]
 800127a:	433b      	orrs	r3, r7
 800127c:	430b      	orrs	r3, r1
 800127e:	6961      	ldr	r1, [r4, #20]
 8001280:	682a      	ldr	r2, [r5, #0]
 8001282:	430b      	orrs	r3, r1
 8001284:	69a1      	ldr	r1, [r4, #24]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001286:	0020      	movs	r0, r4
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001288:	430b      	orrs	r3, r1
 800128a:	69e1      	ldr	r1, [r4, #28]
 800128c:	430b      	orrs	r3, r1
 800128e:	6a21      	ldr	r1, [r4, #32]
 8001290:	430b      	orrs	r3, r1
 8001292:	4313      	orrs	r3, r2
 8001294:	602b      	str	r3, [r5, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001296:	f7ff ffbf 	bl	8001218 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800129a:	2380      	movs	r3, #128	@ 0x80
 800129c:	01db      	lsls	r3, r3, #7
 800129e:	429f      	cmp	r7, r3
 80012a0:	d101      	bne.n	80012a6 <HAL_DMA_Init+0x5a>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80012a2:	2300      	movs	r3, #0
 80012a4:	6063      	str	r3, [r4, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80012a6:	6862      	ldr	r2, [r4, #4]
 80012a8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80012aa:	b2d3      	uxtb	r3, r2
 80012ac:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80012ae:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 80012b0:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
  if (((hdma->Init.Request > 0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80012b2:	3a01      	subs	r2, #1
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80012b4:	6048      	str	r0, [r1, #4]
  if (((hdma->Init.Request > 0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80012b6:	2a03      	cmp	r2, #3
 80012b8:	d814      	bhi.n	80012e4 <HAL_DMA_Init+0x98>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 80012ba:	4a0f      	ldr	r2, [pc, #60]	@ (80012f8 <HAL_DMA_Init+0xac>)
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80012bc:	480f      	ldr	r0, [pc, #60]	@ (80012fc <HAL_DMA_Init+0xb0>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 80012be:	1899      	adds	r1, r3, r2

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to 4, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80012c0:	2201      	movs	r2, #1
 80012c2:	3b01      	subs	r3, #1
 80012c4:	409a      	lsls	r2, r3
 80012c6:	65a2      	str	r2, [r4, #88]	@ 0x58
 80012c8:	0013      	movs	r3, r2
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80012ca:	2200      	movs	r2, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 80012cc:	0089      	lsls	r1, r1, #2
 80012ce:	6521      	str	r1, [r4, #80]	@ 0x50
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80012d0:	6560      	str	r0, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80012d2:	600a      	str	r2, [r1, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80012d4:	6043      	str	r3, [r0, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80012d6:	2000      	movs	r0, #0
  hdma->State  = HAL_DMA_STATE_READY;
 80012d8:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80012da:	63e0      	str	r0, [r4, #60]	@ 0x3c
  __HAL_UNLOCK(hdma);
 80012dc:	3405      	adds	r4, #5
  hdma->State  = HAL_DMA_STATE_READY;
 80012de:	77f3      	strb	r3, [r6, #31]
  __HAL_UNLOCK(hdma);
 80012e0:	77e0      	strb	r0, [r4, #31]
}
 80012e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdma->DMAmuxRequestGen = 0U;
 80012e4:	2300      	movs	r3, #0
 80012e6:	6523      	str	r3, [r4, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 80012e8:	6563      	str	r3, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80012ea:	65a3      	str	r3, [r4, #88]	@ 0x58
 80012ec:	e7f3      	b.n	80012d6 <HAL_DMA_Init+0x8a>
 80012ee:	46c0      	nop			@ (mov r8, r8)
 80012f0:	bffdfff8 	.word	0xbffdfff8
 80012f4:	ffff800f 	.word	0xffff800f
 80012f8:	1000823f 	.word	0x1000823f
 80012fc:	40020940 	.word	0x40020940

08001300 <HAL_DMA_Start_IT>:
{
 8001300:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8001302:	1d46      	adds	r6, r0, #5
{
 8001304:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 8001306:	7ff4      	ldrb	r4, [r6, #31]
{
 8001308:	0005      	movs	r5, r0
  __HAL_LOCK(hdma);
 800130a:	2002      	movs	r0, #2
 800130c:	2c01      	cmp	r4, #1
 800130e:	d036      	beq.n	800137e <HAL_DMA_Start_IT+0x7e>
 8001310:	3801      	subs	r0, #1
 8001312:	77f0      	strb	r0, [r6, #31]
  if (HAL_DMA_STATE_READY == hdma->State)
 8001314:	1dac      	adds	r4, r5, #6
 8001316:	7fe0      	ldrb	r0, [r4, #31]
 8001318:	2702      	movs	r7, #2
 800131a:	4684      	mov	ip, r0
 800131c:	4663      	mov	r3, ip
 800131e:	b2c0      	uxtb	r0, r0
 8001320:	9000      	str	r0, [sp, #0]
    status = HAL_BUSY;
 8001322:	0038      	movs	r0, r7
  if (HAL_DMA_STATE_READY == hdma->State)
 8001324:	2b01      	cmp	r3, #1
 8001326:	d128      	bne.n	800137a <HAL_DMA_Start_IT+0x7a>
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001328:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 800132a:	77e7      	strb	r7, [r4, #31]
    __HAL_DMA_DISABLE(hdma);
 800132c:	682c      	ldr	r4, [r5, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800132e:	63e8      	str	r0, [r5, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 8001330:	6820      	ldr	r0, [r4, #0]
 8001332:	9b00      	ldr	r3, [sp, #0]
 8001334:	4398      	bics	r0, r3
 8001336:	6020      	str	r0, [r4, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001338:	9b01      	ldr	r3, [sp, #4]
 800133a:	0028      	movs	r0, r5
 800133c:	f7ff ff4c 	bl	80011d8 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 8001340:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8001342:	2b00      	cmp	r3, #0
 8001344:	d01c      	beq.n	8001380 <HAL_DMA_Start_IT+0x80>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001346:	230e      	movs	r3, #14
 8001348:	6822      	ldr	r2, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800134a:	4313      	orrs	r3, r2
 800134c:	6023      	str	r3, [r4, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800134e:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	03d2      	lsls	r2, r2, #15
 8001354:	d504      	bpl.n	8001360 <HAL_DMA_Start_IT+0x60>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001356:	2280      	movs	r2, #128	@ 0x80
 8001358:	6819      	ldr	r1, [r3, #0]
 800135a:	0052      	lsls	r2, r2, #1
 800135c:	430a      	orrs	r2, r1
 800135e:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8001360:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 8001362:	2b00      	cmp	r3, #0
 8001364:	d004      	beq.n	8001370 <HAL_DMA_Start_IT+0x70>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001366:	2280      	movs	r2, #128	@ 0x80
 8001368:	6819      	ldr	r1, [r3, #0]
 800136a:	0052      	lsls	r2, r2, #1
 800136c:	430a      	orrs	r2, r1
 800136e:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8001370:	2301      	movs	r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8001372:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8001374:	6822      	ldr	r2, [r4, #0]
 8001376:	4313      	orrs	r3, r2
 8001378:	6023      	str	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 800137a:	2300      	movs	r3, #0
 800137c:	77f3      	strb	r3, [r6, #31]
}
 800137e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001380:	2204      	movs	r2, #4
 8001382:	6823      	ldr	r3, [r4, #0]
 8001384:	4393      	bics	r3, r2
 8001386:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001388:	6822      	ldr	r2, [r4, #0]
 800138a:	230a      	movs	r3, #10
 800138c:	e7dd      	b.n	800134a <HAL_DMA_Start_IT+0x4a>
	...

08001390 <HAL_DMA_IRQHandler>:
{
 8001390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001392:	241c      	movs	r4, #28
 8001394:	2704      	movs	r7, #4
 8001396:	6c01      	ldr	r1, [r0, #64]	@ 0x40
  uint32_t flag_it = DMA1->ISR;
 8001398:	4a26      	ldr	r2, [pc, #152]	@ (8001434 <HAL_DMA_IRQHandler+0xa4>)
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800139a:	4021      	ands	r1, r4
 800139c:	003c      	movs	r4, r7
 800139e:	408c      	lsls	r4, r1
  uint32_t flag_it = DMA1->ISR;
 80013a0:	6816      	ldr	r6, [r2, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80013a2:	6803      	ldr	r3, [r0, #0]
 80013a4:	681d      	ldr	r5, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80013a6:	4226      	tst	r6, r4
 80013a8:	d00f      	beq.n	80013ca <HAL_DMA_IRQHandler+0x3a>
 80013aa:	423d      	tst	r5, r7
 80013ac:	d00d      	beq.n	80013ca <HAL_DMA_IRQHandler+0x3a>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80013ae:	6819      	ldr	r1, [r3, #0]
 80013b0:	0689      	lsls	r1, r1, #26
 80013b2:	d402      	bmi.n	80013ba <HAL_DMA_IRQHandler+0x2a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80013b4:	6819      	ldr	r1, [r3, #0]
 80013b6:	43b9      	bics	r1, r7
 80013b8:	6019      	str	r1, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)));
 80013ba:	6853      	ldr	r3, [r2, #4]
 80013bc:	431c      	orrs	r4, r3
    if (hdma->XferHalfCpltCallback != NULL)
 80013be:	6b03      	ldr	r3, [r0, #48]	@ 0x30
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)));
 80013c0:	6054      	str	r4, [r2, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d01b      	beq.n	80013fe <HAL_DMA_IRQHandler+0x6e>
      hdma->XferErrorCallback(hdma);
 80013c6:	4798      	blx	r3
  return;
 80013c8:	e019      	b.n	80013fe <HAL_DMA_IRQHandler+0x6e>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 80013ca:	2702      	movs	r7, #2
 80013cc:	003c      	movs	r4, r7
 80013ce:	408c      	lsls	r4, r1
 80013d0:	4226      	tst	r6, r4
 80013d2:	d015      	beq.n	8001400 <HAL_DMA_IRQHandler+0x70>
 80013d4:	423d      	tst	r5, r7
 80013d6:	d013      	beq.n	8001400 <HAL_DMA_IRQHandler+0x70>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80013d8:	6819      	ldr	r1, [r3, #0]
 80013da:	0689      	lsls	r1, r1, #26
 80013dc:	d406      	bmi.n	80013ec <HAL_DMA_IRQHandler+0x5c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80013de:	250a      	movs	r5, #10
 80013e0:	6819      	ldr	r1, [r3, #0]
 80013e2:	43a9      	bics	r1, r5
 80013e4:	6019      	str	r1, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80013e6:	2101      	movs	r1, #1
 80013e8:	1d83      	adds	r3, r0, #6
 80013ea:	77d9      	strb	r1, [r3, #31]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)));
 80013ec:	6853      	ldr	r3, [r2, #4]
 80013ee:	431c      	orrs	r4, r3
 80013f0:	6054      	str	r4, [r2, #4]
    __HAL_UNLOCK(hdma);
 80013f2:	2200      	movs	r2, #0
 80013f4:	1d43      	adds	r3, r0, #5
 80013f6:	77da      	strb	r2, [r3, #31]
    if (hdma->XferCpltCallback != NULL)
 80013f8:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    if (hdma->XferErrorCallback != NULL)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d1e3      	bne.n	80013c6 <HAL_DMA_IRQHandler+0x36>
}
 80013fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8001400:	2408      	movs	r4, #8
 8001402:	0027      	movs	r7, r4
 8001404:	408f      	lsls	r7, r1
 8001406:	423e      	tst	r6, r7
 8001408:	d0f9      	beq.n	80013fe <HAL_DMA_IRQHandler+0x6e>
 800140a:	4225      	tst	r5, r4
 800140c:	d0f7      	beq.n	80013fe <HAL_DMA_IRQHandler+0x6e>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800140e:	250e      	movs	r5, #14
 8001410:	681c      	ldr	r4, [r3, #0]
 8001412:	43ac      	bics	r4, r5
 8001414:	601c      	str	r4, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 8001416:	2301      	movs	r3, #1
 8001418:	001d      	movs	r5, r3
 800141a:	408d      	lsls	r5, r1
 800141c:	0029      	movs	r1, r5
 800141e:	6854      	ldr	r4, [r2, #4]
 8001420:	4321      	orrs	r1, r4
 8001422:	6051      	str	r1, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001424:	1d82      	adds	r2, r0, #6
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001426:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8001428:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 800142a:	2200      	movs	r2, #0
 800142c:	1d43      	adds	r3, r0, #5
 800142e:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 8001430:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8001432:	e7e2      	b.n	80013fa <HAL_DMA_IRQHandler+0x6a>
 8001434:	40020000 	.word	0x40020000

08001438 <HAL_GPIO_Init>:
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8001438:	2300      	movs	r3, #0
 800143a:	469c      	mov	ip, r3
{
 800143c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800143e:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001440:	680b      	ldr	r3, [r1, #0]
 8001442:	4664      	mov	r4, ip
 8001444:	001a      	movs	r2, r3
 8001446:	40e2      	lsrs	r2, r4
 8001448:	d101      	bne.n	800144e <HAL_GPIO_Init+0x16>
      }
    }

    position++;
  }
}
 800144a:	b005      	add	sp, #20
 800144c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 800144e:	4662      	mov	r2, ip
 8001450:	2601      	movs	r6, #1
 8001452:	4096      	lsls	r6, r2
 8001454:	001a      	movs	r2, r3
 8001456:	4032      	ands	r2, r6
 8001458:	9201      	str	r2, [sp, #4]
    if (iocurrent != 0U)
 800145a:	4233      	tst	r3, r6
 800145c:	d100      	bne.n	8001460 <HAL_GPIO_Init+0x28>
 800145e:	e080      	b.n	8001562 <HAL_GPIO_Init+0x12a>
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001460:	684f      	ldr	r7, [r1, #4]
 8001462:	2310      	movs	r3, #16
 8001464:	003d      	movs	r5, r7
 8001466:	439d      	bics	r5, r3
 8001468:	9503      	str	r5, [sp, #12]
 800146a:	2d02      	cmp	r5, #2
 800146c:	d114      	bne.n	8001498 <HAL_GPIO_Init+0x60>
        tmp = GPIOx->AFR[position >> 3U];
 800146e:	4663      	mov	r3, ip
 8001470:	08da      	lsrs	r2, r3, #3
 8001472:	0092      	lsls	r2, r2, #2
 8001474:	1882      	adds	r2, r0, r2
 8001476:	6a13      	ldr	r3, [r2, #32]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8001478:	2407      	movs	r4, #7
        tmp = GPIOx->AFR[position >> 3U];
 800147a:	001d      	movs	r5, r3
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 800147c:	4663      	mov	r3, ip
 800147e:	401c      	ands	r4, r3
 8001480:	230f      	movs	r3, #15
 8001482:	00a4      	lsls	r4, r4, #2
 8001484:	40a3      	lsls	r3, r4
 8001486:	439d      	bics	r5, r3
 8001488:	9502      	str	r5, [sp, #8]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800148a:	250f      	movs	r5, #15
 800148c:	690b      	ldr	r3, [r1, #16]
 800148e:	402b      	ands	r3, r5
 8001490:	40a3      	lsls	r3, r4
 8001492:	9c02      	ldr	r4, [sp, #8]
 8001494:	4323      	orrs	r3, r4
        GPIOx->AFR[position >> 3U] = tmp;
 8001496:	6213      	str	r3, [r2, #32]
      tmp = GPIOx->MODER;
 8001498:	4663      	mov	r3, ip
 800149a:	005a      	lsls	r2, r3, #1
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800149c:	2303      	movs	r3, #3
 800149e:	4093      	lsls	r3, r2
      tmp = GPIOx->MODER;
 80014a0:	6804      	ldr	r4, [r0, #0]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80014a2:	43dd      	mvns	r5, r3
 80014a4:	439c      	bics	r4, r3
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80014a6:	2303      	movs	r3, #3
 80014a8:	403b      	ands	r3, r7
 80014aa:	4093      	lsls	r3, r2
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80014ac:	9502      	str	r5, [sp, #8]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80014ae:	9d03      	ldr	r5, [sp, #12]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80014b0:	4323      	orrs	r3, r4
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80014b2:	3d01      	subs	r5, #1
      GPIOx->MODER = tmp;
 80014b4:	6003      	str	r3, [r0, #0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80014b6:	2d01      	cmp	r5, #1
 80014b8:	d956      	bls.n	8001568 <HAL_GPIO_Init+0x130>
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80014ba:	2f03      	cmp	r7, #3
 80014bc:	d051      	beq.n	8001562 <HAL_GPIO_Init+0x12a>
        tmp = GPIOx->PUPDR;
 80014be:	68c4      	ldr	r4, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80014c0:	9b02      	ldr	r3, [sp, #8]
 80014c2:	401c      	ands	r4, r3
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80014c4:	688b      	ldr	r3, [r1, #8]
 80014c6:	4093      	lsls	r3, r2
 80014c8:	4323      	orrs	r3, r4
        GPIOx->PUPDR = tmp;
 80014ca:	60c3      	str	r3, [r0, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80014cc:	2380      	movs	r3, #128	@ 0x80
 80014ce:	055b      	lsls	r3, r3, #21
 80014d0:	421f      	tst	r7, r3
 80014d2:	d046      	beq.n	8001562 <HAL_GPIO_Init+0x12a>
        tmp = EXTI->EXTICR[position >> 2U];
 80014d4:	4663      	mov	r3, ip
 80014d6:	089a      	lsrs	r2, r3, #2
 80014d8:	4b2b      	ldr	r3, [pc, #172]	@ (8001588 <HAL_GPIO_Init+0x150>)
 80014da:	0092      	lsls	r2, r2, #2
 80014dc:	18d2      	adds	r2, r2, r3
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80014de:	2403      	movs	r4, #3
 80014e0:	4663      	mov	r3, ip
 80014e2:	401c      	ands	r4, r3
 80014e4:	230f      	movs	r3, #15
 80014e6:	00e4      	lsls	r4, r4, #3
 80014e8:	40a3      	lsls	r3, r4
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80014ea:	26a0      	movs	r6, #160	@ 0xa0
        tmp = EXTI->EXTICR[position >> 2U];
 80014ec:	6e15      	ldr	r5, [r2, #96]	@ 0x60
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80014ee:	05f6      	lsls	r6, r6, #23
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80014f0:	439d      	bics	r5, r3
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80014f2:	2300      	movs	r3, #0
 80014f4:	42b0      	cmp	r0, r6
 80014f6:	d00c      	beq.n	8001512 <HAL_GPIO_Init+0xda>
 80014f8:	4e24      	ldr	r6, [pc, #144]	@ (800158c <HAL_GPIO_Init+0x154>)
 80014fa:	3301      	adds	r3, #1
 80014fc:	42b0      	cmp	r0, r6
 80014fe:	d008      	beq.n	8001512 <HAL_GPIO_Init+0xda>
 8001500:	4e23      	ldr	r6, [pc, #140]	@ (8001590 <HAL_GPIO_Init+0x158>)
 8001502:	3301      	adds	r3, #1
 8001504:	42b0      	cmp	r0, r6
 8001506:	d004      	beq.n	8001512 <HAL_GPIO_Init+0xda>
 8001508:	4b22      	ldr	r3, [pc, #136]	@ (8001594 <HAL_GPIO_Init+0x15c>)
 800150a:	18c3      	adds	r3, r0, r3
 800150c:	1e5e      	subs	r6, r3, #1
 800150e:	41b3      	sbcs	r3, r6
 8001510:	3305      	adds	r3, #5
 8001512:	40a3      	lsls	r3, r4
 8001514:	432b      	orrs	r3, r5
        EXTI->EXTICR[position >> 2U] = tmp;
 8001516:	6613      	str	r3, [r2, #96]	@ 0x60
        tmp = EXTI->IMR1;
 8001518:	4b1f      	ldr	r3, [pc, #124]	@ (8001598 <HAL_GPIO_Init+0x160>)
        tmp &= ~((uint32_t)iocurrent);
 800151a:	9a01      	ldr	r2, [sp, #4]
        tmp = EXTI->IMR1;
 800151c:	6fdd      	ldr	r5, [r3, #124]	@ 0x7c
          tmp |= iocurrent;
 800151e:	9c01      	ldr	r4, [sp, #4]
        tmp &= ~((uint32_t)iocurrent);
 8001520:	43d2      	mvns	r2, r2
          tmp |= iocurrent;
 8001522:	432c      	orrs	r4, r5
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001524:	03fe      	lsls	r6, r7, #15
 8001526:	d401      	bmi.n	800152c <HAL_GPIO_Init+0xf4>
        tmp &= ~((uint32_t)iocurrent);
 8001528:	002c      	movs	r4, r5
 800152a:	4014      	ands	r4, r2
        EXTI->IMR1 = tmp;
 800152c:	67dc      	str	r4, [r3, #124]	@ 0x7c
        tmp = EXTI->EMR1;
 800152e:	4c1b      	ldr	r4, [pc, #108]	@ (800159c <HAL_GPIO_Init+0x164>)
          tmp |= iocurrent;
 8001530:	9d01      	ldr	r5, [sp, #4]
        tmp = EXTI->EMR1;
 8001532:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
          tmp |= iocurrent;
 8001534:	431d      	orrs	r5, r3
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001536:	03be      	lsls	r6, r7, #14
 8001538:	d401      	bmi.n	800153e <HAL_GPIO_Init+0x106>
        tmp &= ~((uint32_t)iocurrent);
 800153a:	4013      	ands	r3, r2
 800153c:	001d      	movs	r5, r3
        EXTI->EMR1 = tmp;
 800153e:	4b12      	ldr	r3, [pc, #72]	@ (8001588 <HAL_GPIO_Init+0x150>)
 8001540:	67e5      	str	r5, [r4, #124]	@ 0x7c
        tmp = EXTI->RTSR1;
 8001542:	681d      	ldr	r5, [r3, #0]
          tmp |= iocurrent;
 8001544:	9c01      	ldr	r4, [sp, #4]
 8001546:	432c      	orrs	r4, r5
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001548:	02fe      	lsls	r6, r7, #11
 800154a:	d401      	bmi.n	8001550 <HAL_GPIO_Init+0x118>
        tmp &= ~((uint32_t)iocurrent);
 800154c:	002c      	movs	r4, r5
 800154e:	4014      	ands	r4, r2
        EXTI->RTSR1 = tmp;
 8001550:	601c      	str	r4, [r3, #0]
        tmp = EXTI->FTSR1;
 8001552:	685c      	ldr	r4, [r3, #4]
          tmp |= iocurrent;
 8001554:	9d01      	ldr	r5, [sp, #4]
 8001556:	4325      	orrs	r5, r4
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001558:	02bf      	lsls	r7, r7, #10
 800155a:	d401      	bmi.n	8001560 <HAL_GPIO_Init+0x128>
        tmp &= ~((uint32_t)iocurrent);
 800155c:	4014      	ands	r4, r2
 800155e:	0025      	movs	r5, r4
        EXTI->FTSR1 = tmp;
 8001560:	605d      	str	r5, [r3, #4]
    position++;
 8001562:	2301      	movs	r3, #1
 8001564:	449c      	add	ip, r3
 8001566:	e76b      	b.n	8001440 <HAL_GPIO_Init+0x8>
        tmp = GPIOx->OSPEEDR;
 8001568:	6884      	ldr	r4, [r0, #8]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800156a:	9b02      	ldr	r3, [sp, #8]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800156c:	4665      	mov	r5, ip
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800156e:	401c      	ands	r4, r3
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001570:	68cb      	ldr	r3, [r1, #12]
 8001572:	4093      	lsls	r3, r2
 8001574:	4323      	orrs	r3, r4
        GPIOx->OSPEEDR = tmp;
 8001576:	6083      	str	r3, [r0, #8]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001578:	093b      	lsrs	r3, r7, #4
 800157a:	40ab      	lsls	r3, r5
        tmp = GPIOx->OTYPER;
 800157c:	6844      	ldr	r4, [r0, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 800157e:	43b4      	bics	r4, r6
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001580:	4323      	orrs	r3, r4
        GPIOx->OTYPER = tmp;
 8001582:	6043      	str	r3, [r0, #4]
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001584:	e79b      	b.n	80014be <HAL_GPIO_Init+0x86>
 8001586:	46c0      	nop			@ (mov r8, r8)
 8001588:	40021800 	.word	0x40021800
 800158c:	50000400 	.word	0x50000400
 8001590:	50000800 	.word	0x50000800
 8001594:	afffec00 	.word	0xafffec00
 8001598:	40021804 	.word	0x40021804
 800159c:	40021808 	.word	0x40021808

080015a0 <HAL_GPIO_EXTI_Falling_Callback>:
/**
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
 80015a0:	4770      	bx	lr
	...

080015a4 <HAL_GPIO_EXTI_IRQHandler>:
{
 80015a4:	b570      	push	{r4, r5, r6, lr}
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 80015a6:	4d08      	ldr	r5, [pc, #32]	@ (80015c8 <HAL_GPIO_EXTI_IRQHandler+0x24>)
{
 80015a8:	0004      	movs	r4, r0
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 80015aa:	68eb      	ldr	r3, [r5, #12]
 80015ac:	4218      	tst	r0, r3
 80015ae:	d002      	beq.n	80015b6 <HAL_GPIO_EXTI_IRQHandler+0x12>
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80015b0:	60e8      	str	r0, [r5, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80015b2:	f7ff f801 	bl	80005b8 <HAL_GPIO_EXTI_Rising_Callback>
  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 80015b6:	692b      	ldr	r3, [r5, #16]
 80015b8:	4223      	tst	r3, r4
 80015ba:	d003      	beq.n	80015c4 <HAL_GPIO_EXTI_IRQHandler+0x20>
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80015bc:	0020      	movs	r0, r4
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80015be:	612c      	str	r4, [r5, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80015c0:	f7ff ffee 	bl	80015a0 <HAL_GPIO_EXTI_Falling_Callback>
}
 80015c4:	bd70      	pop	{r4, r5, r6, pc}
 80015c6:	46c0      	nop			@ (mov r8, r8)
 80015c8:	40021800 	.word	0x40021800

080015cc <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015ce:	1e05      	subs	r5, r0, #0
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80015d0:	d101      	bne.n	80015d6 <HAL_RCC_OscConfig+0xa>
  {
    return HAL_ERROR;
 80015d2:	2001      	movs	r0, #1
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
}
 80015d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015d6:	6803      	ldr	r3, [r0, #0]
 80015d8:	07db      	lsls	r3, r3, #31
 80015da:	d40d      	bmi.n	80015f8 <HAL_RCC_OscConfig+0x2c>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015dc:	682b      	ldr	r3, [r5, #0]
 80015de:	079b      	lsls	r3, r3, #30
 80015e0:	d44f      	bmi.n	8001682 <HAL_RCC_OscConfig+0xb6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015e2:	682b      	ldr	r3, [r5, #0]
 80015e4:	071b      	lsls	r3, r3, #28
 80015e6:	d500      	bpl.n	80015ea <HAL_RCC_OscConfig+0x1e>
 80015e8:	e0a4      	b.n	8001734 <HAL_RCC_OscConfig+0x168>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015ea:	2204      	movs	r2, #4
 80015ec:	682b      	ldr	r3, [r5, #0]
 80015ee:	4213      	tst	r3, r2
 80015f0:	d000      	beq.n	80015f4 <HAL_RCC_OscConfig+0x28>
 80015f2:	e0cf      	b.n	8001794 <HAL_RCC_OscConfig+0x1c8>
  return HAL_OK;
 80015f4:	2000      	movs	r0, #0
 80015f6:	e7ed      	b.n	80015d4 <HAL_RCC_OscConfig+0x8>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015f8:	2138      	movs	r1, #56	@ 0x38
 80015fa:	4c85      	ldr	r4, [pc, #532]	@ (8001810 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80015fc:	6843      	ldr	r3, [r0, #4]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015fe:	68a2      	ldr	r2, [r4, #8]
 8001600:	400a      	ands	r2, r1
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8001602:	2a08      	cmp	r2, #8
 8001604:	d102      	bne.n	800160c <HAL_RCC_OscConfig+0x40>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001606:	2b00      	cmp	r3, #0
 8001608:	d1e8      	bne.n	80015dc <HAL_RCC_OscConfig+0x10>
 800160a:	e7e2      	b.n	80015d2 <HAL_RCC_OscConfig+0x6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800160c:	2280      	movs	r2, #128	@ 0x80
 800160e:	0252      	lsls	r2, r2, #9
 8001610:	4293      	cmp	r3, r2
 8001612:	d111      	bne.n	8001638 <HAL_RCC_OscConfig+0x6c>
 8001614:	6822      	ldr	r2, [r4, #0]
 8001616:	4313      	orrs	r3, r2
 8001618:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800161a:	f7ff f915 	bl	8000848 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800161e:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8001620:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001622:	02bf      	lsls	r7, r7, #10
 8001624:	6823      	ldr	r3, [r4, #0]
 8001626:	423b      	tst	r3, r7
 8001628:	d1d8      	bne.n	80015dc <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800162a:	f7ff f90d 	bl	8000848 <HAL_GetTick>
 800162e:	1b80      	subs	r0, r0, r6
 8001630:	2864      	cmp	r0, #100	@ 0x64
 8001632:	d9f7      	bls.n	8001624 <HAL_RCC_OscConfig+0x58>
            return HAL_TIMEOUT;
 8001634:	2003      	movs	r0, #3
 8001636:	e7cd      	b.n	80015d4 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001638:	21a0      	movs	r1, #160	@ 0xa0
 800163a:	02c9      	lsls	r1, r1, #11
 800163c:	428b      	cmp	r3, r1
 800163e:	d108      	bne.n	8001652 <HAL_RCC_OscConfig+0x86>
 8001640:	2380      	movs	r3, #128	@ 0x80
 8001642:	6821      	ldr	r1, [r4, #0]
 8001644:	02db      	lsls	r3, r3, #11
 8001646:	430b      	orrs	r3, r1
 8001648:	6023      	str	r3, [r4, #0]
 800164a:	6823      	ldr	r3, [r4, #0]
 800164c:	431a      	orrs	r2, r3
 800164e:	6022      	str	r2, [r4, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001650:	e7e3      	b.n	800161a <HAL_RCC_OscConfig+0x4e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001652:	6822      	ldr	r2, [r4, #0]
 8001654:	496f      	ldr	r1, [pc, #444]	@ (8001814 <HAL_RCC_OscConfig+0x248>)
 8001656:	400a      	ands	r2, r1
 8001658:	6022      	str	r2, [r4, #0]
 800165a:	6822      	ldr	r2, [r4, #0]
 800165c:	496e      	ldr	r1, [pc, #440]	@ (8001818 <HAL_RCC_OscConfig+0x24c>)
 800165e:	400a      	ands	r2, r1
 8001660:	6022      	str	r2, [r4, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001662:	2b00      	cmp	r3, #0
 8001664:	d1d9      	bne.n	800161a <HAL_RCC_OscConfig+0x4e>
        tickstart = HAL_GetTick();
 8001666:	f7ff f8ef 	bl	8000848 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800166a:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 800166c:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800166e:	02bf      	lsls	r7, r7, #10
 8001670:	6823      	ldr	r3, [r4, #0]
 8001672:	423b      	tst	r3, r7
 8001674:	d0b2      	beq.n	80015dc <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001676:	f7ff f8e7 	bl	8000848 <HAL_GetTick>
 800167a:	1b80      	subs	r0, r0, r6
 800167c:	2864      	cmp	r0, #100	@ 0x64
 800167e:	d9f7      	bls.n	8001670 <HAL_RCC_OscConfig+0xa4>
 8001680:	e7d8      	b.n	8001634 <HAL_RCC_OscConfig+0x68>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001682:	2238      	movs	r2, #56	@ 0x38
 8001684:	4c62      	ldr	r4, [pc, #392]	@ (8001810 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001686:	68eb      	ldr	r3, [r5, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001688:	68a1      	ldr	r1, [r4, #8]
    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 800168a:	4211      	tst	r1, r2
 800168c:	d11c      	bne.n	80016c8 <HAL_RCC_OscConfig+0xfc>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800168e:	2b00      	cmp	r3, #0
 8001690:	d09f      	beq.n	80015d2 <HAL_RCC_OscConfig+0x6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001692:	6862      	ldr	r2, [r4, #4]
 8001694:	696b      	ldr	r3, [r5, #20]
 8001696:	4961      	ldr	r1, [pc, #388]	@ (800181c <HAL_RCC_OscConfig+0x250>)
 8001698:	021b      	lsls	r3, r3, #8
 800169a:	400a      	ands	r2, r1
 800169c:	4313      	orrs	r3, r2
 800169e:	6063      	str	r3, [r4, #4]
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80016a0:	6823      	ldr	r3, [r4, #0]
 80016a2:	4a5f      	ldr	r2, [pc, #380]	@ (8001820 <HAL_RCC_OscConfig+0x254>)
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80016a4:	495f      	ldr	r1, [pc, #380]	@ (8001824 <HAL_RCC_OscConfig+0x258>)
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80016a6:	4013      	ands	r3, r2
 80016a8:	692a      	ldr	r2, [r5, #16]
 80016aa:	4313      	orrs	r3, r2
 80016ac:	6023      	str	r3, [r4, #0]
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80016ae:	6823      	ldr	r3, [r4, #0]
 80016b0:	4a5d      	ldr	r2, [pc, #372]	@ (8001828 <HAL_RCC_OscConfig+0x25c>)
 80016b2:	049b      	lsls	r3, r3, #18
 80016b4:	0f5b      	lsrs	r3, r3, #29
 80016b6:	40da      	lsrs	r2, r3
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80016b8:	4b5c      	ldr	r3, [pc, #368]	@ (800182c <HAL_RCC_OscConfig+0x260>)
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80016ba:	600a      	str	r2, [r1, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80016bc:	6818      	ldr	r0, [r3, #0]
 80016be:	f7ff f883 	bl	80007c8 <HAL_InitTick>
 80016c2:	2800      	cmp	r0, #0
 80016c4:	d08d      	beq.n	80015e2 <HAL_RCC_OscConfig+0x16>
 80016c6:	e784      	b.n	80015d2 <HAL_RCC_OscConfig+0x6>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d020      	beq.n	800170e <HAL_RCC_OscConfig+0x142>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80016cc:	6823      	ldr	r3, [r4, #0]
 80016ce:	4a54      	ldr	r2, [pc, #336]	@ (8001820 <HAL_RCC_OscConfig+0x254>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016d0:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80016d2:	4013      	ands	r3, r2
 80016d4:	692a      	ldr	r2, [r5, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016d6:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80016d8:	4313      	orrs	r3, r2
 80016da:	6023      	str	r3, [r4, #0]
        __HAL_RCC_HSI_ENABLE();
 80016dc:	2380      	movs	r3, #128	@ 0x80
 80016de:	6822      	ldr	r2, [r4, #0]
 80016e0:	005b      	lsls	r3, r3, #1
 80016e2:	4313      	orrs	r3, r2
 80016e4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80016e6:	f7ff f8af 	bl	8000848 <HAL_GetTick>
 80016ea:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016ec:	6823      	ldr	r3, [r4, #0]
 80016ee:	423b      	tst	r3, r7
 80016f0:	d007      	beq.n	8001702 <HAL_RCC_OscConfig+0x136>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016f2:	6862      	ldr	r2, [r4, #4]
 80016f4:	696b      	ldr	r3, [r5, #20]
 80016f6:	4949      	ldr	r1, [pc, #292]	@ (800181c <HAL_RCC_OscConfig+0x250>)
 80016f8:	021b      	lsls	r3, r3, #8
 80016fa:	400a      	ands	r2, r1
 80016fc:	4313      	orrs	r3, r2
 80016fe:	6063      	str	r3, [r4, #4]
 8001700:	e76f      	b.n	80015e2 <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001702:	f7ff f8a1 	bl	8000848 <HAL_GetTick>
 8001706:	1b80      	subs	r0, r0, r6
 8001708:	2802      	cmp	r0, #2
 800170a:	d9ef      	bls.n	80016ec <HAL_RCC_OscConfig+0x120>
 800170c:	e792      	b.n	8001634 <HAL_RCC_OscConfig+0x68>
        __HAL_RCC_HSI_DISABLE();
 800170e:	6823      	ldr	r3, [r4, #0]
 8001710:	4a47      	ldr	r2, [pc, #284]	@ (8001830 <HAL_RCC_OscConfig+0x264>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001712:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_DISABLE();
 8001714:	4013      	ands	r3, r2
 8001716:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001718:	f7ff f896 	bl	8000848 <HAL_GetTick>
 800171c:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800171e:	00ff      	lsls	r7, r7, #3
 8001720:	6823      	ldr	r3, [r4, #0]
 8001722:	423b      	tst	r3, r7
 8001724:	d100      	bne.n	8001728 <HAL_RCC_OscConfig+0x15c>
 8001726:	e75c      	b.n	80015e2 <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001728:	f7ff f88e 	bl	8000848 <HAL_GetTick>
 800172c:	1b80      	subs	r0, r0, r6
 800172e:	2802      	cmp	r0, #2
 8001730:	d9f6      	bls.n	8001720 <HAL_RCC_OscConfig+0x154>
 8001732:	e77f      	b.n	8001634 <HAL_RCC_OscConfig+0x68>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001734:	2138      	movs	r1, #56	@ 0x38
 8001736:	4c36      	ldr	r4, [pc, #216]	@ (8001810 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8001738:	69aa      	ldr	r2, [r5, #24]
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800173a:	68a3      	ldr	r3, [r4, #8]
 800173c:	400b      	ands	r3, r1
 800173e:	2b18      	cmp	r3, #24
 8001740:	d103      	bne.n	800174a <HAL_RCC_OscConfig+0x17e>
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8001742:	2a00      	cmp	r2, #0
 8001744:	d000      	beq.n	8001748 <HAL_RCC_OscConfig+0x17c>
 8001746:	e750      	b.n	80015ea <HAL_RCC_OscConfig+0x1e>
 8001748:	e743      	b.n	80015d2 <HAL_RCC_OscConfig+0x6>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800174a:	2301      	movs	r3, #1
 800174c:	2a00      	cmp	r2, #0
 800174e:	d010      	beq.n	8001772 <HAL_RCC_OscConfig+0x1a6>
        __HAL_RCC_LSI_ENABLE();
 8001750:	6e22      	ldr	r2, [r4, #96]	@ 0x60
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001752:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 8001754:	4313      	orrs	r3, r2
 8001756:	6623      	str	r3, [r4, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001758:	f7ff f876 	bl	8000848 <HAL_GetTick>
 800175c:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800175e:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8001760:	423b      	tst	r3, r7
 8001762:	d000      	beq.n	8001766 <HAL_RCC_OscConfig+0x19a>
 8001764:	e741      	b.n	80015ea <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001766:	f7ff f86f 	bl	8000848 <HAL_GetTick>
 800176a:	1b80      	subs	r0, r0, r6
 800176c:	2802      	cmp	r0, #2
 800176e:	d9f6      	bls.n	800175e <HAL_RCC_OscConfig+0x192>
 8001770:	e760      	b.n	8001634 <HAL_RCC_OscConfig+0x68>
        __HAL_RCC_LSI_DISABLE();
 8001772:	6e22      	ldr	r2, [r4, #96]	@ 0x60
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8001774:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 8001776:	439a      	bics	r2, r3
 8001778:	6622      	str	r2, [r4, #96]	@ 0x60
        tickstart = HAL_GetTick();
 800177a:	f7ff f865 	bl	8000848 <HAL_GetTick>
 800177e:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8001780:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8001782:	423b      	tst	r3, r7
 8001784:	d100      	bne.n	8001788 <HAL_RCC_OscConfig+0x1bc>
 8001786:	e730      	b.n	80015ea <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001788:	f7ff f85e 	bl	8000848 <HAL_GetTick>
 800178c:	1b80      	subs	r0, r0, r6
 800178e:	2802      	cmp	r0, #2
 8001790:	d9f6      	bls.n	8001780 <HAL_RCC_OscConfig+0x1b4>
 8001792:	e74f      	b.n	8001634 <HAL_RCC_OscConfig+0x68>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001794:	2138      	movs	r1, #56	@ 0x38
 8001796:	4c1e      	ldr	r4, [pc, #120]	@ (8001810 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8001798:	68a8      	ldr	r0, [r5, #8]
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 800179a:	68a3      	ldr	r3, [r4, #8]
 800179c:	400b      	ands	r3, r1
 800179e:	2b20      	cmp	r3, #32
 80017a0:	d103      	bne.n	80017aa <HAL_RCC_OscConfig+0x1de>
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 80017a2:	4243      	negs	r3, r0
 80017a4:	4158      	adcs	r0, r3
 80017a6:	b2c0      	uxtb	r0, r0
 80017a8:	e714      	b.n	80015d4 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017aa:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80017ac:	2801      	cmp	r0, #1
 80017ae:	d110      	bne.n	80017d2 <HAL_RCC_OscConfig+0x206>
 80017b0:	4303      	orrs	r3, r0
 80017b2:	65e3      	str	r3, [r4, #92]	@ 0x5c
        tickstart = HAL_GetTick();
 80017b4:	f7ff f848 	bl	8000848 <HAL_GetTick>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80017b8:	2602      	movs	r6, #2
        tickstart = HAL_GetTick();
 80017ba:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80017bc:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80017be:	4233      	tst	r3, r6
 80017c0:	d000      	beq.n	80017c4 <HAL_RCC_OscConfig+0x1f8>
 80017c2:	e717      	b.n	80015f4 <HAL_RCC_OscConfig+0x28>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017c4:	f7ff f840 	bl	8000848 <HAL_GetTick>
 80017c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001834 <HAL_RCC_OscConfig+0x268>)
 80017ca:	1b40      	subs	r0, r0, r5
 80017cc:	4298      	cmp	r0, r3
 80017ce:	d9f5      	bls.n	80017bc <HAL_RCC_OscConfig+0x1f0>
 80017d0:	e730      	b.n	8001634 <HAL_RCC_OscConfig+0x68>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017d2:	2805      	cmp	r0, #5
 80017d4:	d105      	bne.n	80017e2 <HAL_RCC_OscConfig+0x216>
 80017d6:	4313      	orrs	r3, r2
 80017d8:	65e3      	str	r3, [r4, #92]	@ 0x5c
 80017da:	2301      	movs	r3, #1
 80017dc:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80017de:	4313      	orrs	r3, r2
 80017e0:	e7e7      	b.n	80017b2 <HAL_RCC_OscConfig+0x1e6>
 80017e2:	2101      	movs	r1, #1
 80017e4:	438b      	bics	r3, r1
 80017e6:	65e3      	str	r3, [r4, #92]	@ 0x5c
 80017e8:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80017ea:	4393      	bics	r3, r2
 80017ec:	65e3      	str	r3, [r4, #92]	@ 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017ee:	2800      	cmp	r0, #0
 80017f0:	d1e0      	bne.n	80017b4 <HAL_RCC_OscConfig+0x1e8>
        tickstart = HAL_GetTick();
 80017f2:	f7ff f829 	bl	8000848 <HAL_GetTick>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80017f6:	2602      	movs	r6, #2
        tickstart = HAL_GetTick();
 80017f8:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80017fa:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80017fc:	4233      	tst	r3, r6
 80017fe:	d100      	bne.n	8001802 <HAL_RCC_OscConfig+0x236>
 8001800:	e6f8      	b.n	80015f4 <HAL_RCC_OscConfig+0x28>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001802:	f7ff f821 	bl	8000848 <HAL_GetTick>
 8001806:	4b0b      	ldr	r3, [pc, #44]	@ (8001834 <HAL_RCC_OscConfig+0x268>)
 8001808:	1b40      	subs	r0, r0, r5
 800180a:	4298      	cmp	r0, r3
 800180c:	d9f5      	bls.n	80017fa <HAL_RCC_OscConfig+0x22e>
 800180e:	e711      	b.n	8001634 <HAL_RCC_OscConfig+0x68>
 8001810:	40021000 	.word	0x40021000
 8001814:	fffeffff 	.word	0xfffeffff
 8001818:	fffbffff 	.word	0xfffbffff
 800181c:	ffff80ff 	.word	0xffff80ff
 8001820:	ffffc7ff 	.word	0xffffc7ff
 8001824:	20000000 	.word	0x20000000
 8001828:	02dc6c00 	.word	0x02dc6c00
 800182c:	20000008 	.word	0x20000008
 8001830:	fffffeff 	.word	0xfffffeff
 8001834:	00001388 	.word	0x00001388

08001838 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001838:	2238      	movs	r2, #56	@ 0x38
 800183a:	4b0f      	ldr	r3, [pc, #60]	@ (8001878 <HAL_RCC_GetSysClockFreq+0x40>)
 800183c:	6899      	ldr	r1, [r3, #8]
 800183e:	4211      	tst	r1, r2
 8001840:	d105      	bne.n	800184e <HAL_RCC_GetSysClockFreq+0x16>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001842:	681b      	ldr	r3, [r3, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001844:	480d      	ldr	r0, [pc, #52]	@ (800187c <HAL_RCC_GetSysClockFreq+0x44>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001846:	049b      	lsls	r3, r3, #18
 8001848:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 800184a:	40d8      	lsrs	r0, r3
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
}
 800184c:	4770      	bx	lr
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800184e:	6899      	ldr	r1, [r3, #8]
 8001850:	4011      	ands	r1, r2
 8001852:	2908      	cmp	r1, #8
 8001854:	d00b      	beq.n	800186e <HAL_RCC_GetSysClockFreq+0x36>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001856:	6899      	ldr	r1, [r3, #8]
 8001858:	4011      	ands	r1, r2
 800185a:	2920      	cmp	r1, #32
 800185c:	d009      	beq.n	8001872 <HAL_RCC_GetSysClockFreq+0x3a>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800185e:	689b      	ldr	r3, [r3, #8]
    sysclockfreq = 0U;
 8001860:	2000      	movs	r0, #0
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001862:	4013      	ands	r3, r2
 8001864:	2b18      	cmp	r3, #24
 8001866:	d1f1      	bne.n	800184c <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = LSI_VALUE;
 8001868:	20fa      	movs	r0, #250	@ 0xfa
 800186a:	01c0      	lsls	r0, r0, #7
 800186c:	e7ee      	b.n	800184c <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = HSE_VALUE;
 800186e:	4804      	ldr	r0, [pc, #16]	@ (8001880 <HAL_RCC_GetSysClockFreq+0x48>)
 8001870:	e7ec      	b.n	800184c <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = LSE_VALUE;
 8001872:	2080      	movs	r0, #128	@ 0x80
 8001874:	0200      	lsls	r0, r0, #8
 8001876:	e7e9      	b.n	800184c <HAL_RCC_GetSysClockFreq+0x14>
 8001878:	40021000 	.word	0x40021000
 800187c:	02dc6c00 	.word	0x02dc6c00
 8001880:	007a1200 	.word	0x007a1200

08001884 <HAL_RCC_ClockConfig>:
{
 8001884:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001886:	0004      	movs	r4, r0
 8001888:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 800188a:	2800      	cmp	r0, #0
 800188c:	d101      	bne.n	8001892 <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 800188e:	2001      	movs	r0, #1
}
 8001890:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001892:	2707      	movs	r7, #7
 8001894:	4e48      	ldr	r6, [pc, #288]	@ (80019b8 <HAL_RCC_ClockConfig+0x134>)
 8001896:	6833      	ldr	r3, [r6, #0]
 8001898:	403b      	ands	r3, r7
 800189a:	428b      	cmp	r3, r1
 800189c:	d32a      	bcc.n	80018f4 <HAL_RCC_ClockConfig+0x70>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800189e:	6822      	ldr	r2, [r4, #0]
 80018a0:	0793      	lsls	r3, r2, #30
 80018a2:	d43b      	bmi.n	800191c <HAL_RCC_ClockConfig+0x98>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018a4:	07d2      	lsls	r2, r2, #31
 80018a6:	d44a      	bmi.n	800193e <HAL_RCC_ClockConfig+0xba>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80018a8:	2707      	movs	r7, #7
 80018aa:	6833      	ldr	r3, [r6, #0]
 80018ac:	403b      	ands	r3, r7
 80018ae:	42ab      	cmp	r3, r5
 80018b0:	d90a      	bls.n	80018c8 <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018b2:	6833      	ldr	r3, [r6, #0]
 80018b4:	43bb      	bics	r3, r7
 80018b6:	432b      	orrs	r3, r5
 80018b8:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80018ba:	f7fe ffc5 	bl	8000848 <HAL_GetTick>
 80018be:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80018c0:	6833      	ldr	r3, [r6, #0]
 80018c2:	403b      	ands	r3, r7
 80018c4:	42ab      	cmp	r3, r5
 80018c6:	d167      	bne.n	8001998 <HAL_RCC_ClockConfig+0x114>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018c8:	6823      	ldr	r3, [r4, #0]
 80018ca:	4d3c      	ldr	r5, [pc, #240]	@ (80019bc <HAL_RCC_ClockConfig+0x138>)
 80018cc:	075b      	lsls	r3, r3, #29
 80018ce:	d46b      	bmi.n	80019a8 <HAL_RCC_ClockConfig+0x124>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80018d0:	f7ff ffb2 	bl	8001838 <HAL_RCC_GetSysClockFreq>
 80018d4:	68ab      	ldr	r3, [r5, #8]
 80018d6:	493a      	ldr	r1, [pc, #232]	@ (80019c0 <HAL_RCC_ClockConfig+0x13c>)
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80018d8:	051b      	lsls	r3, r3, #20
 80018da:	0f1b      	lsrs	r3, r3, #28
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80018dc:	009b      	lsls	r3, r3, #2
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80018de:	585b      	ldr	r3, [r3, r1]
 80018e0:	211f      	movs	r1, #31
 80018e2:	400b      	ands	r3, r1
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80018e4:	40d8      	lsrs	r0, r3
 80018e6:	4a37      	ldr	r2, [pc, #220]	@ (80019c4 <HAL_RCC_ClockConfig+0x140>)
  return HAL_InitTick(uwTickPrio);
 80018e8:	4b37      	ldr	r3, [pc, #220]	@ (80019c8 <HAL_RCC_ClockConfig+0x144>)
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80018ea:	6010      	str	r0, [r2, #0]
  return HAL_InitTick(uwTickPrio);
 80018ec:	6818      	ldr	r0, [r3, #0]
 80018ee:	f7fe ff6b 	bl	80007c8 <HAL_InitTick>
 80018f2:	e7cd      	b.n	8001890 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018f4:	6833      	ldr	r3, [r6, #0]
 80018f6:	43bb      	bics	r3, r7
 80018f8:	430b      	orrs	r3, r1
 80018fa:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80018fc:	f7fe ffa4 	bl	8000848 <HAL_GetTick>
 8001900:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001902:	6833      	ldr	r3, [r6, #0]
 8001904:	403b      	ands	r3, r7
 8001906:	42ab      	cmp	r3, r5
 8001908:	d0c9      	beq.n	800189e <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800190a:	f7fe ff9d 	bl	8000848 <HAL_GetTick>
 800190e:	9b01      	ldr	r3, [sp, #4]
 8001910:	1ac0      	subs	r0, r0, r3
 8001912:	4b2e      	ldr	r3, [pc, #184]	@ (80019cc <HAL_RCC_ClockConfig+0x148>)
 8001914:	4298      	cmp	r0, r3
 8001916:	d9f4      	bls.n	8001902 <HAL_RCC_ClockConfig+0x7e>
        return HAL_TIMEOUT;
 8001918:	2003      	movs	r0, #3
 800191a:	e7b9      	b.n	8001890 <HAL_RCC_ClockConfig+0xc>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800191c:	4927      	ldr	r1, [pc, #156]	@ (80019bc <HAL_RCC_ClockConfig+0x138>)
 800191e:	0753      	lsls	r3, r2, #29
 8001920:	d506      	bpl.n	8001930 <HAL_RCC_ClockConfig+0xac>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001922:	6888      	ldr	r0, [r1, #8]
 8001924:	4b2a      	ldr	r3, [pc, #168]	@ (80019d0 <HAL_RCC_ClockConfig+0x14c>)
 8001926:	4018      	ands	r0, r3
 8001928:	23b0      	movs	r3, #176	@ 0xb0
 800192a:	011b      	lsls	r3, r3, #4
 800192c:	4303      	orrs	r3, r0
 800192e:	608b      	str	r3, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001930:	688b      	ldr	r3, [r1, #8]
 8001932:	4828      	ldr	r0, [pc, #160]	@ (80019d4 <HAL_RCC_ClockConfig+0x150>)
 8001934:	4003      	ands	r3, r0
 8001936:	68e0      	ldr	r0, [r4, #12]
 8001938:	4303      	orrs	r3, r0
 800193a:	608b      	str	r3, [r1, #8]
 800193c:	e7b2      	b.n	80018a4 <HAL_RCC_ClockConfig+0x20>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800193e:	6862      	ldr	r2, [r4, #4]
 8001940:	4f1e      	ldr	r7, [pc, #120]	@ (80019bc <HAL_RCC_ClockConfig+0x138>)
 8001942:	2a01      	cmp	r2, #1
 8001944:	d119      	bne.n	800197a <HAL_RCC_ClockConfig+0xf6>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	039b      	lsls	r3, r3, #14
 800194a:	d5a0      	bpl.n	800188e <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800194c:	2107      	movs	r1, #7
 800194e:	68bb      	ldr	r3, [r7, #8]
 8001950:	438b      	bics	r3, r1
 8001952:	4313      	orrs	r3, r2
 8001954:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 8001956:	f7fe ff77 	bl	8000848 <HAL_GetTick>
 800195a:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800195c:	2338      	movs	r3, #56	@ 0x38
 800195e:	68ba      	ldr	r2, [r7, #8]
 8001960:	401a      	ands	r2, r3
 8001962:	6863      	ldr	r3, [r4, #4]
 8001964:	00db      	lsls	r3, r3, #3
 8001966:	429a      	cmp	r2, r3
 8001968:	d09e      	beq.n	80018a8 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800196a:	f7fe ff6d 	bl	8000848 <HAL_GetTick>
 800196e:	9b01      	ldr	r3, [sp, #4]
 8001970:	1ac0      	subs	r0, r0, r3
 8001972:	4b16      	ldr	r3, [pc, #88]	@ (80019cc <HAL_RCC_ClockConfig+0x148>)
 8001974:	4298      	cmp	r0, r3
 8001976:	d9f1      	bls.n	800195c <HAL_RCC_ClockConfig+0xd8>
 8001978:	e7ce      	b.n	8001918 <HAL_RCC_ClockConfig+0x94>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800197a:	2a00      	cmp	r2, #0
 800197c:	d103      	bne.n	8001986 <HAL_RCC_ClockConfig+0x102>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	055b      	lsls	r3, r3, #21
 8001982:	d4e3      	bmi.n	800194c <HAL_RCC_ClockConfig+0xc8>
 8001984:	e783      	b.n	800188e <HAL_RCC_ClockConfig+0xa>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001986:	2302      	movs	r3, #2
 8001988:	2a03      	cmp	r2, #3
 800198a:	d103      	bne.n	8001994 <HAL_RCC_ClockConfig+0x110>
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800198c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800198e:	4219      	tst	r1, r3
 8001990:	d1dc      	bne.n	800194c <HAL_RCC_ClockConfig+0xc8>
 8001992:	e77c      	b.n	800188e <HAL_RCC_ClockConfig+0xa>
 8001994:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8001996:	e7fa      	b.n	800198e <HAL_RCC_ClockConfig+0x10a>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001998:	f7fe ff56 	bl	8000848 <HAL_GetTick>
 800199c:	9b01      	ldr	r3, [sp, #4]
 800199e:	1ac0      	subs	r0, r0, r3
 80019a0:	4b0a      	ldr	r3, [pc, #40]	@ (80019cc <HAL_RCC_ClockConfig+0x148>)
 80019a2:	4298      	cmp	r0, r3
 80019a4:	d98c      	bls.n	80018c0 <HAL_RCC_ClockConfig+0x3c>
 80019a6:	e7b7      	b.n	8001918 <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80019a8:	68ab      	ldr	r3, [r5, #8]
 80019aa:	4a0b      	ldr	r2, [pc, #44]	@ (80019d8 <HAL_RCC_ClockConfig+0x154>)
 80019ac:	4013      	ands	r3, r2
 80019ae:	6922      	ldr	r2, [r4, #16]
 80019b0:	4313      	orrs	r3, r2
 80019b2:	60ab      	str	r3, [r5, #8]
 80019b4:	e78c      	b.n	80018d0 <HAL_RCC_ClockConfig+0x4c>
 80019b6:	46c0      	nop			@ (mov r8, r8)
 80019b8:	40022000 	.word	0x40022000
 80019bc:	40021000 	.word	0x40021000
 80019c0:	080025c8 	.word	0x080025c8
 80019c4:	20000000 	.word	0x20000000
 80019c8:	20000008 	.word	0x20000008
 80019cc:	00001388 	.word	0x00001388
 80019d0:	ffff84ff 	.word	0xffff84ff
 80019d4:	fffff0ff 	.word	0xfffff0ff
 80019d8:	ffff8fff 	.word	0xffff8fff

080019dc <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80019dc:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80019de:	6803      	ldr	r3, [r0, #0]
{
 80019e0:	0005      	movs	r5, r0
 80019e2:	b085      	sub	sp, #20
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80019e4:	2000      	movs	r0, #0
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80019e6:	065b      	lsls	r3, r3, #25
 80019e8:	d523      	bpl.n	8001a32 <HAL_RCCEx_PeriphCLKConfig+0x56>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019ea:	2280      	movs	r2, #128	@ 0x80
 80019ec:	4c39      	ldr	r4, [pc, #228]	@ (8001ad4 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 80019ee:	0552      	lsls	r2, r2, #21
 80019f0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
    FlagStatus       pwrclkchanged = RESET;
 80019f2:	0006      	movs	r6, r0
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019f4:	4213      	tst	r3, r2
 80019f6:	d107      	bne.n	8001a08 <HAL_RCCEx_PeriphCLKConfig+0x2c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019f8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
      pwrclkchanged = SET;
 80019fa:	3601      	adds	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80019fc:	4313      	orrs	r3, r2
 80019fe:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8001a00:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001a02:	4013      	ands	r3, r2
 8001a04:	9303      	str	r3, [sp, #12]
 8001a06:	9b03      	ldr	r3, [sp, #12]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8001a08:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001a0a:	23c0      	movs	r3, #192	@ 0xc0
 8001a0c:	0011      	movs	r1, r2
 8001a0e:	009b      	lsls	r3, r3, #2

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001a10:	69a8      	ldr	r0, [r5, #24]
 8001a12:	4f31      	ldr	r7, [pc, #196]	@ (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8001a14:	4019      	ands	r1, r3
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001a16:	421a      	tst	r2, r3
 8001a18:	d13b      	bne.n	8001a92 <HAL_RCCEx_PeriphCLKConfig+0xb6>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001a1a:	2000      	movs	r0, #0
    }

    if (ret == HAL_OK)
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001a1c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001a1e:	69aa      	ldr	r2, [r5, #24]
 8001a20:	403b      	ands	r3, r7
 8001a22:	4313      	orrs	r3, r2
 8001a24:	65e3      	str	r3, [r4, #92]	@ 0x5c
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001a26:	2e01      	cmp	r6, #1
 8001a28:	d103      	bne.n	8001a32 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a2a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001a2c:	4a2b      	ldr	r2, [pc, #172]	@ (8001adc <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8001a2e:	4013      	ands	r3, r2
 8001a30:	63e3      	str	r3, [r4, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001a32:	682a      	ldr	r2, [r5, #0]
 8001a34:	07d3      	lsls	r3, r2, #31
 8001a36:	d506      	bpl.n	8001a46 <HAL_RCCEx_PeriphCLKConfig+0x6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001a38:	2403      	movs	r4, #3
 8001a3a:	4926      	ldr	r1, [pc, #152]	@ (8001ad4 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8001a3c:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 8001a3e:	43a3      	bics	r3, r4
 8001a40:	68ac      	ldr	r4, [r5, #8]
 8001a42:	4323      	orrs	r3, r4
 8001a44:	654b      	str	r3, [r1, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001a46:	0793      	lsls	r3, r2, #30
 8001a48:	d506      	bpl.n	8001a58 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001a4a:	4922      	ldr	r1, [pc, #136]	@ (8001ad4 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8001a4c:	4c24      	ldr	r4, [pc, #144]	@ (8001ae0 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8001a4e:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 8001a50:	4023      	ands	r3, r4
 8001a52:	68ec      	ldr	r4, [r5, #12]
 8001a54:	4323      	orrs	r3, r4
 8001a56:	654b      	str	r3, [r1, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001a58:	0693      	lsls	r3, r2, #26
 8001a5a:	d506      	bpl.n	8001a6a <HAL_RCCEx_PeriphCLKConfig+0x8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001a5c:	491d      	ldr	r1, [pc, #116]	@ (8001ad4 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8001a5e:	696c      	ldr	r4, [r5, #20]
 8001a60:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 8001a62:	009b      	lsls	r3, r3, #2
 8001a64:	089b      	lsrs	r3, r3, #2
 8001a66:	4323      	orrs	r3, r4
 8001a68:	654b      	str	r3, [r1, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001a6a:	0753      	lsls	r3, r2, #29
 8001a6c:	d506      	bpl.n	8001a7c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001a6e:	4919      	ldr	r1, [pc, #100]	@ (8001ad4 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8001a70:	4c1c      	ldr	r4, [pc, #112]	@ (8001ae4 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8001a72:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 8001a74:	4023      	ands	r3, r4
 8001a76:	692c      	ldr	r4, [r5, #16]
 8001a78:	4323      	orrs	r3, r4
 8001a7a:	654b      	str	r3, [r1, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8001a7c:	0612      	lsls	r2, r2, #24
 8001a7e:	d506      	bpl.n	8001a8e <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8001a80:	21e0      	movs	r1, #224	@ 0xe0
 8001a82:	4a14      	ldr	r2, [pc, #80]	@ (8001ad4 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8001a84:	6813      	ldr	r3, [r2, #0]
 8001a86:	438b      	bics	r3, r1
 8001a88:	6869      	ldr	r1, [r5, #4]
 8001a8a:	430b      	orrs	r3, r1
 8001a8c:	6013      	str	r3, [r2, #0]
  }
  return status;
}
 8001a8e:	b005      	add	sp, #20
 8001a90:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001a92:	4288      	cmp	r0, r1
 8001a94:	d0c1      	beq.n	8001a1a <HAL_RCCEx_PeriphCLKConfig+0x3e>
      __HAL_RCC_BACKUPRESET_FORCE();
 8001a96:	2280      	movs	r2, #128	@ 0x80
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8001a98:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_FORCE();
 8001a9a:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8001a9c:	0019      	movs	r1, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 8001a9e:	0252      	lsls	r2, r2, #9
 8001aa0:	4302      	orrs	r2, r0
 8001aa2:	65e2      	str	r2, [r4, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001aa4:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001aa6:	4810      	ldr	r0, [pc, #64]	@ (8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8001aa8:	4039      	ands	r1, r7
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001aaa:	4002      	ands	r2, r0
 8001aac:	65e2      	str	r2, [r4, #92]	@ 0x5c
      RCC->CSR1 = tmpregister;
 8001aae:	65e1      	str	r1, [r4, #92]	@ 0x5c
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 8001ab0:	07db      	lsls	r3, r3, #31
 8001ab2:	d5b2      	bpl.n	8001a1a <HAL_RCCEx_PeriphCLKConfig+0x3e>
      tickstart = HAL_GetTick();
 8001ab4:	f7fe fec8 	bl	8000848 <HAL_GetTick>
 8001ab8:	9001      	str	r0, [sp, #4]
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001aba:	2202      	movs	r2, #2
 8001abc:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001abe:	4213      	tst	r3, r2
 8001ac0:	d1ab      	bne.n	8001a1a <HAL_RCCEx_PeriphCLKConfig+0x3e>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ac2:	f7fe fec1 	bl	8000848 <HAL_GetTick>
 8001ac6:	9b01      	ldr	r3, [sp, #4]
 8001ac8:	1ac0      	subs	r0, r0, r3
 8001aca:	4b08      	ldr	r3, [pc, #32]	@ (8001aec <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8001acc:	4298      	cmp	r0, r3
 8001ace:	d9f4      	bls.n	8001aba <HAL_RCCEx_PeriphCLKConfig+0xde>
      status = ret;
 8001ad0:	2003      	movs	r0, #3
 8001ad2:	e7a8      	b.n	8001a26 <HAL_RCCEx_PeriphCLKConfig+0x4a>
 8001ad4:	40021000 	.word	0x40021000
 8001ad8:	fffffcff 	.word	0xfffffcff
 8001adc:	efffffff 	.word	0xefffffff
 8001ae0:	ffffcfff 	.word	0xffffcfff
 8001ae4:	ffff3fff 	.word	0xffff3fff
 8001ae8:	fffeffff 	.word	0xfffeffff
 8001aec:	00001388 	.word	0x00001388

08001af0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001af0:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001af2:	2401      	movs	r4, #1
  tmpccer = TIMx->CCER;
 8001af4:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001af6:	6a02      	ldr	r2, [r0, #32]
 8001af8:	43a2      	bics	r2, r4
 8001afa:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001afc:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001afe:	4a12      	ldr	r2, [pc, #72]	@ (8001b48 <TIM_OC1_SetConfig+0x58>)
  tmpccmrx = TIMx->CCMR1;
 8001b00:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001b02:	4015      	ands	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001b04:	680a      	ldr	r2, [r1, #0]
 8001b06:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001b08:	2202      	movs	r2, #2
 8001b0a:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001b0c:	688a      	ldr	r2, [r1, #8]
 8001b0e:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001b10:	4a0e      	ldr	r2, [pc, #56]	@ (8001b4c <TIM_OC1_SetConfig+0x5c>)
 8001b12:	4290      	cmp	r0, r2
 8001b14:	d005      	beq.n	8001b22 <TIM_OC1_SetConfig+0x32>
 8001b16:	4a0e      	ldr	r2, [pc, #56]	@ (8001b50 <TIM_OC1_SetConfig+0x60>)
 8001b18:	4290      	cmp	r0, r2
 8001b1a:	d002      	beq.n	8001b22 <TIM_OC1_SetConfig+0x32>
 8001b1c:	4a0d      	ldr	r2, [pc, #52]	@ (8001b54 <TIM_OC1_SetConfig+0x64>)
 8001b1e:	4290      	cmp	r0, r2
 8001b20:	d10b      	bne.n	8001b3a <TIM_OC1_SetConfig+0x4a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001b22:	2208      	movs	r2, #8
 8001b24:	4393      	bics	r3, r2
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001b26:	68ca      	ldr	r2, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001b28:	698e      	ldr	r6, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 8001b2a:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC1NE;
 8001b2c:	2204      	movs	r2, #4
 8001b2e:	4393      	bics	r3, r2
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001b30:	4a09      	ldr	r2, [pc, #36]	@ (8001b58 <TIM_OC1_SetConfig+0x68>)
 8001b32:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001b34:	694c      	ldr	r4, [r1, #20]
 8001b36:	4334      	orrs	r4, r6
 8001b38:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001b3a:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8001b3c:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001b3e:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8001b40:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001b42:	6203      	str	r3, [r0, #32]
}
 8001b44:	bd70      	pop	{r4, r5, r6, pc}
 8001b46:	46c0      	nop			@ (mov r8, r8)
 8001b48:	fffeff8c 	.word	0xfffeff8c
 8001b4c:	40012c00 	.word	0x40012c00
 8001b50:	40014400 	.word	0x40014400
 8001b54:	40014800 	.word	0x40014800
 8001b58:	fffffcff 	.word	0xfffffcff

08001b5c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001b5c:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001b5e:	4a17      	ldr	r2, [pc, #92]	@ (8001bbc <TIM_OC3_SetConfig+0x60>)
  tmpccer = TIMx->CCER;
 8001b60:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001b62:	6a03      	ldr	r3, [r0, #32]
 8001b64:	4013      	ands	r3, r2
 8001b66:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001b68:	6842      	ldr	r2, [r0, #4]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001b6a:	4b15      	ldr	r3, [pc, #84]	@ (8001bc0 <TIM_OC3_SetConfig+0x64>)
  tmpccmrx = TIMx->CCMR2;
 8001b6c:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001b6e:	401c      	ands	r4, r3
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001b70:	680b      	ldr	r3, [r1, #0]
 8001b72:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001b74:	4b13      	ldr	r3, [pc, #76]	@ (8001bc4 <TIM_OC3_SetConfig+0x68>)
 8001b76:	401d      	ands	r5, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001b78:	688b      	ldr	r3, [r1, #8]
 8001b7a:	021b      	lsls	r3, r3, #8
 8001b7c:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001b7e:	4d12      	ldr	r5, [pc, #72]	@ (8001bc8 <TIM_OC3_SetConfig+0x6c>)
 8001b80:	42a8      	cmp	r0, r5
 8001b82:	d10e      	bne.n	8001ba2 <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001b84:	4d11      	ldr	r5, [pc, #68]	@ (8001bcc <TIM_OC3_SetConfig+0x70>)
 8001b86:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001b88:	68cb      	ldr	r3, [r1, #12]
 8001b8a:	021b      	lsls	r3, r3, #8
 8001b8c:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001b8e:	4d10      	ldr	r5, [pc, #64]	@ (8001bd0 <TIM_OC3_SetConfig+0x74>)
 8001b90:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001b92:	4d10      	ldr	r5, [pc, #64]	@ (8001bd4 <TIM_OC3_SetConfig+0x78>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001b94:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001b96:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001b98:	694a      	ldr	r2, [r1, #20]
 8001b9a:	4332      	orrs	r2, r6
 8001b9c:	0112      	lsls	r2, r2, #4
 8001b9e:	432a      	orrs	r2, r5
 8001ba0:	e005      	b.n	8001bae <TIM_OC3_SetConfig+0x52>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001ba2:	4d0d      	ldr	r5, [pc, #52]	@ (8001bd8 <TIM_OC3_SetConfig+0x7c>)
 8001ba4:	42a8      	cmp	r0, r5
 8001ba6:	d0f4      	beq.n	8001b92 <TIM_OC3_SetConfig+0x36>
 8001ba8:	4d0c      	ldr	r5, [pc, #48]	@ (8001bdc <TIM_OC3_SetConfig+0x80>)
 8001baa:	42a8      	cmp	r0, r5
 8001bac:	d0f1      	beq.n	8001b92 <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001bae:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001bb0:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001bb2:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8001bb4:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001bb6:	6203      	str	r3, [r0, #32]
}
 8001bb8:	bd70      	pop	{r4, r5, r6, pc}
 8001bba:	46c0      	nop			@ (mov r8, r8)
 8001bbc:	fffffeff 	.word	0xfffffeff
 8001bc0:	fffeff8c 	.word	0xfffeff8c
 8001bc4:	fffffdff 	.word	0xfffffdff
 8001bc8:	40012c00 	.word	0x40012c00
 8001bcc:	fffff7ff 	.word	0xfffff7ff
 8001bd0:	fffffbff 	.word	0xfffffbff
 8001bd4:	ffffcfff 	.word	0xffffcfff
 8001bd8:	40014400 	.word	0x40014400
 8001bdc:	40014800 	.word	0x40014800

08001be0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001be0:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001be2:	4a12      	ldr	r2, [pc, #72]	@ (8001c2c <TIM_OC4_SetConfig+0x4c>)
  tmpccer = TIMx->CCER;
 8001be4:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001be6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001be8:	4d11      	ldr	r5, [pc, #68]	@ (8001c30 <TIM_OC4_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001bea:	4013      	ands	r3, r2
 8001bec:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001bee:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8001bf0:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001bf2:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001bf4:	680d      	ldr	r5, [r1, #0]
 8001bf6:	022d      	lsls	r5, r5, #8
 8001bf8:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8001bfa:	4a0e      	ldr	r2, [pc, #56]	@ (8001c34 <TIM_OC4_SetConfig+0x54>)
 8001bfc:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001bfe:	688a      	ldr	r2, [r1, #8]
 8001c00:	0312      	lsls	r2, r2, #12
 8001c02:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001c04:	4c0c      	ldr	r4, [pc, #48]	@ (8001c38 <TIM_OC4_SetConfig+0x58>)
 8001c06:	42a0      	cmp	r0, r4
 8001c08:	d005      	beq.n	8001c16 <TIM_OC4_SetConfig+0x36>
 8001c0a:	4c0c      	ldr	r4, [pc, #48]	@ (8001c3c <TIM_OC4_SetConfig+0x5c>)
 8001c0c:	42a0      	cmp	r0, r4
 8001c0e:	d002      	beq.n	8001c16 <TIM_OC4_SetConfig+0x36>
 8001c10:	4c0b      	ldr	r4, [pc, #44]	@ (8001c40 <TIM_OC4_SetConfig+0x60>)
 8001c12:	42a0      	cmp	r0, r4
 8001c14:	d104      	bne.n	8001c20 <TIM_OC4_SetConfig+0x40>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001c16:	4c0b      	ldr	r4, [pc, #44]	@ (8001c44 <TIM_OC4_SetConfig+0x64>)
 8001c18:	401c      	ands	r4, r3

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001c1a:	694b      	ldr	r3, [r1, #20]
 8001c1c:	019b      	lsls	r3, r3, #6
 8001c1e:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001c20:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001c22:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001c24:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8001c26:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001c28:	6202      	str	r2, [r0, #32]
}
 8001c2a:	bd30      	pop	{r4, r5, pc}
 8001c2c:	ffffefff 	.word	0xffffefff
 8001c30:	feff8cff 	.word	0xfeff8cff
 8001c34:	ffffdfff 	.word	0xffffdfff
 8001c38:	40012c00 	.word	0x40012c00
 8001c3c:	40014400 	.word	0x40014400
 8001c40:	40014800 	.word	0x40014800
 8001c44:	ffffbfff 	.word	0xffffbfff

08001c48 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8001c48:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001c4a:	6a06      	ldr	r6, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8001c4c:	4c10      	ldr	r4, [pc, #64]	@ (8001c90 <TIM_OC5_SetConfig+0x48>)
 8001c4e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8001c50:	4a10      	ldr	r2, [pc, #64]	@ (8001c94 <TIM_OC5_SetConfig+0x4c>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8001c52:	4023      	ands	r3, r4
 8001c54:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001c56:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 8001c58:	6d45      	ldr	r5, [r0, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8001c5a:	4015      	ands	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001c5c:	680a      	ldr	r2, [r1, #0]
 8001c5e:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8001c60:	4a0d      	ldr	r2, [pc, #52]	@ (8001c98 <TIM_OC5_SetConfig+0x50>)
 8001c62:	4016      	ands	r6, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8001c64:	688a      	ldr	r2, [r1, #8]
 8001c66:	0412      	lsls	r2, r2, #16
 8001c68:	4332      	orrs	r2, r6

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001c6a:	4e0c      	ldr	r6, [pc, #48]	@ (8001c9c <TIM_OC5_SetConfig+0x54>)
 8001c6c:	42b0      	cmp	r0, r6
 8001c6e:	d005      	beq.n	8001c7c <TIM_OC5_SetConfig+0x34>
 8001c70:	4e0b      	ldr	r6, [pc, #44]	@ (8001ca0 <TIM_OC5_SetConfig+0x58>)
 8001c72:	42b0      	cmp	r0, r6
 8001c74:	d002      	beq.n	8001c7c <TIM_OC5_SetConfig+0x34>
 8001c76:	4e0b      	ldr	r6, [pc, #44]	@ (8001ca4 <TIM_OC5_SetConfig+0x5c>)
 8001c78:	42b0      	cmp	r0, r6
 8001c7a:	d103      	bne.n	8001c84 <TIM_OC5_SetConfig+0x3c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8001c7c:	401c      	ands	r4, r3
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8001c7e:	694b      	ldr	r3, [r1, #20]
 8001c80:	021b      	lsls	r3, r3, #8
 8001c82:	4323      	orrs	r3, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001c84:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8001c86:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR3 = tmpccmrx;
 8001c88:	6545      	str	r5, [r0, #84]	@ 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 8001c8a:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001c8c:	6202      	str	r2, [r0, #32]
}
 8001c8e:	bd70      	pop	{r4, r5, r6, pc}
 8001c90:	fffeffff 	.word	0xfffeffff
 8001c94:	fffeff8f 	.word	0xfffeff8f
 8001c98:	fffdffff 	.word	0xfffdffff
 8001c9c:	40012c00 	.word	0x40012c00
 8001ca0:	40014400 	.word	0x40014400
 8001ca4:	40014800 	.word	0x40014800

08001ca8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8001ca8:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8001caa:	4a12      	ldr	r2, [pc, #72]	@ (8001cf4 <TIM_OC6_SetConfig+0x4c>)
  tmpccer = TIMx->CCER;
 8001cac:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8001cae:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8001cb0:	4d11      	ldr	r5, [pc, #68]	@ (8001cf8 <TIM_OC6_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001cb6:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 8001cb8:	6d42      	ldr	r2, [r0, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8001cba:	402a      	ands	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001cbc:	680d      	ldr	r5, [r1, #0]
 8001cbe:	022d      	lsls	r5, r5, #8
 8001cc0:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8001cc2:	4a0e      	ldr	r2, [pc, #56]	@ (8001cfc <TIM_OC6_SetConfig+0x54>)
 8001cc4:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8001cc6:	688a      	ldr	r2, [r1, #8]
 8001cc8:	0512      	lsls	r2, r2, #20
 8001cca:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001ccc:	4c0c      	ldr	r4, [pc, #48]	@ (8001d00 <TIM_OC6_SetConfig+0x58>)
 8001cce:	42a0      	cmp	r0, r4
 8001cd0:	d005      	beq.n	8001cde <TIM_OC6_SetConfig+0x36>
 8001cd2:	4c0c      	ldr	r4, [pc, #48]	@ (8001d04 <TIM_OC6_SetConfig+0x5c>)
 8001cd4:	42a0      	cmp	r0, r4
 8001cd6:	d002      	beq.n	8001cde <TIM_OC6_SetConfig+0x36>
 8001cd8:	4c0b      	ldr	r4, [pc, #44]	@ (8001d08 <TIM_OC6_SetConfig+0x60>)
 8001cda:	42a0      	cmp	r0, r4
 8001cdc:	d104      	bne.n	8001ce8 <TIM_OC6_SetConfig+0x40>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8001cde:	4c0b      	ldr	r4, [pc, #44]	@ (8001d0c <TIM_OC6_SetConfig+0x64>)
 8001ce0:	401c      	ands	r4, r3
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8001ce2:	694b      	ldr	r3, [r1, #20]
 8001ce4:	029b      	lsls	r3, r3, #10
 8001ce6:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001ce8:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8001cea:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR3 = tmpccmrx;
 8001cec:	6545      	str	r5, [r0, #84]	@ 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 8001cee:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001cf0:	6202      	str	r2, [r0, #32]
}
 8001cf2:	bd30      	pop	{r4, r5, pc}
 8001cf4:	ffefffff 	.word	0xffefffff
 8001cf8:	feff8fff 	.word	0xfeff8fff
 8001cfc:	ffdfffff 	.word	0xffdfffff
 8001d00:	40012c00 	.word	0x40012c00
 8001d04:	40014400 	.word	0x40014400
 8001d08:	40014800 	.word	0x40014800
 8001d0c:	fffbffff 	.word	0xfffbffff

08001d10 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8001d10:	4770      	bx	lr

08001d12 <TIM_DMADelayPulseCplt>:
{
 8001d12:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001d14:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8001d16:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001d18:	4282      	cmp	r2, r0
 8001d1a:	d10d      	bne.n	8001d38 <TIM_DMADelayPulseCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8001d20:	69d2      	ldr	r2, [r2, #28]
 8001d22:	2a00      	cmp	r2, #0
 8001d24:	d102      	bne.n	8001d2c <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8001d26:	0022      	movs	r2, r4
 8001d28:	323e      	adds	r2, #62	@ 0x3e
 8001d2a:	7013      	strb	r3, [r2, #0]
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d2c:	0020      	movs	r0, r4
 8001d2e:	f7fe fad3 	bl	80002d8 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d32:	2300      	movs	r3, #0
 8001d34:	7723      	strb	r3, [r4, #28]
}
 8001d36:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8001d38:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001d3a:	4283      	cmp	r3, r0
 8001d3c:	d109      	bne.n	8001d52 <TIM_DMADelayPulseCplt+0x40>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d3e:	2202      	movs	r2, #2
 8001d40:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8001d42:	69db      	ldr	r3, [r3, #28]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d1f1      	bne.n	8001d2c <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8001d48:	0023      	movs	r3, r4
 8001d4a:	3a01      	subs	r2, #1
 8001d4c:	333f      	adds	r3, #63	@ 0x3f
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8001d4e:	701a      	strb	r2, [r3, #0]
 8001d50:	e7ec      	b.n	8001d2c <TIM_DMADelayPulseCplt+0x1a>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8001d52:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001d54:	4283      	cmp	r3, r0
 8001d56:	d108      	bne.n	8001d6a <TIM_DMADelayPulseCplt+0x58>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d58:	2204      	movs	r2, #4
 8001d5a:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8001d5c:	69db      	ldr	r3, [r3, #28]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d1e4      	bne.n	8001d2c <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8001d62:	0023      	movs	r3, r4
 8001d64:	3a03      	subs	r2, #3
 8001d66:	3340      	adds	r3, #64	@ 0x40
 8001d68:	e7f1      	b.n	8001d4e <TIM_DMADelayPulseCplt+0x3c>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8001d6a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001d6c:	4283      	cmp	r3, r0
 8001d6e:	d1dd      	bne.n	8001d2c <TIM_DMADelayPulseCplt+0x1a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d70:	2208      	movs	r2, #8
 8001d72:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8001d74:	69db      	ldr	r3, [r3, #28]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d1d8      	bne.n	8001d2c <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8001d7a:	0023      	movs	r3, r4
 8001d7c:	3a07      	subs	r2, #7
 8001d7e:	3341      	adds	r3, #65	@ 0x41
 8001d80:	e7e5      	b.n	8001d4e <TIM_DMADelayPulseCplt+0x3c>

08001d82 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
 8001d82:	4770      	bx	lr

08001d84 <TIM_DMADelayPulseHalfCplt>:
{
 8001d84:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001d86:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8001d88:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001d8a:	4283      	cmp	r3, r0
 8001d8c:	d107      	bne.n	8001d9e <TIM_DMADelayPulseHalfCplt+0x1a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001d8e:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d90:	7723      	strb	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8001d92:	0020      	movs	r0, r4
 8001d94:	f7ff fff5 	bl	8001d82 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	7723      	strb	r3, [r4, #28]
}
 8001d9c:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8001d9e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001da0:	4283      	cmp	r3, r0
 8001da2:	d101      	bne.n	8001da8 <TIM_DMADelayPulseHalfCplt+0x24>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001da4:	2302      	movs	r3, #2
 8001da6:	e7f3      	b.n	8001d90 <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8001da8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001daa:	4283      	cmp	r3, r0
 8001dac:	d101      	bne.n	8001db2 <TIM_DMADelayPulseHalfCplt+0x2e>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001dae:	2304      	movs	r3, #4
 8001db0:	e7ee      	b.n	8001d90 <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8001db2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001db4:	4283      	cmp	r3, r0
 8001db6:	d1ec      	bne.n	8001d92 <TIM_DMADelayPulseHalfCplt+0xe>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001db8:	2308      	movs	r3, #8
 8001dba:	e7e9      	b.n	8001d90 <TIM_DMADelayPulseHalfCplt+0xc>

08001dbc <HAL_TIM_ErrorCallback>:
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
 8001dbc:	4770      	bx	lr

08001dbe <TIM_DMAError>:
{
 8001dbe:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001dc0:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8001dc2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001dc4:	4283      	cmp	r3, r0
 8001dc6:	d105      	bne.n	8001dd4 <TIM_DMAError+0x16>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001dc8:	2301      	movs	r3, #1
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8001dca:	0022      	movs	r2, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001dcc:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8001dce:	323e      	adds	r2, #62	@ 0x3e
    htim->State = HAL_TIM_STATE_READY;
 8001dd0:	7013      	strb	r3, [r2, #0]
 8001dd2:	e008      	b.n	8001de6 <TIM_DMAError+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8001dd4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001dd6:	4283      	cmp	r3, r0
 8001dd8:	d10b      	bne.n	8001df2 <TIM_DMAError+0x34>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001dda:	2302      	movs	r3, #2
 8001ddc:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8001dde:	0023      	movs	r3, r4
 8001de0:	2201      	movs	r2, #1
 8001de2:	333f      	adds	r3, #63	@ 0x3f
 8001de4:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ErrorCallback(htim);
 8001de6:	0020      	movs	r0, r4
 8001de8:	f7ff ffe8 	bl	8001dbc <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dec:	2300      	movs	r3, #0
 8001dee:	7723      	strb	r3, [r4, #28]
}
 8001df0:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8001df2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8001df4:	2301      	movs	r3, #1
 8001df6:	4282      	cmp	r2, r0
 8001df8:	d104      	bne.n	8001e04 <TIM_DMAError+0x46>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001dfa:	2204      	movs	r2, #4
 8001dfc:	7722      	strb	r2, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8001dfe:	0022      	movs	r2, r4
 8001e00:	3240      	adds	r2, #64	@ 0x40
 8001e02:	e7e5      	b.n	8001dd0 <TIM_DMAError+0x12>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8001e04:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8001e06:	4282      	cmp	r2, r0
 8001e08:	d104      	bne.n	8001e14 <TIM_DMAError+0x56>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001e0a:	2208      	movs	r2, #8
 8001e0c:	7722      	strb	r2, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8001e0e:	0022      	movs	r2, r4
 8001e10:	3241      	adds	r2, #65	@ 0x41
 8001e12:	e7dd      	b.n	8001dd0 <TIM_DMAError+0x12>
    htim->State = HAL_TIM_STATE_READY;
 8001e14:	0022      	movs	r2, r4
 8001e16:	323d      	adds	r2, #61	@ 0x3d
 8001e18:	e7da      	b.n	8001dd0 <TIM_DMAError+0x12>
	...

08001e1c <TIM_Base_SetConfig>:
{
 8001e1c:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e1e:	4c1a      	ldr	r4, [pc, #104]	@ (8001e88 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8001e20:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e22:	42a0      	cmp	r0, r4
 8001e24:	d00a      	beq.n	8001e3c <TIM_Base_SetConfig+0x20>
 8001e26:	4a19      	ldr	r2, [pc, #100]	@ (8001e8c <TIM_Base_SetConfig+0x70>)
 8001e28:	4290      	cmp	r0, r2
 8001e2a:	d007      	beq.n	8001e3c <TIM_Base_SetConfig+0x20>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e2c:	4a18      	ldr	r2, [pc, #96]	@ (8001e90 <TIM_Base_SetConfig+0x74>)
 8001e2e:	4290      	cmp	r0, r2
 8001e30:	d109      	bne.n	8001e46 <TIM_Base_SetConfig+0x2a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8001e32:	4a18      	ldr	r2, [pc, #96]	@ (8001e94 <TIM_Base_SetConfig+0x78>)
 8001e34:	401a      	ands	r2, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e36:	68cb      	ldr	r3, [r1, #12]
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	e00a      	b.n	8001e52 <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e3c:	2270      	movs	r2, #112	@ 0x70
 8001e3e:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8001e40:	684a      	ldr	r2, [r1, #4]
 8001e42:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e44:	e7f5      	b.n	8001e32 <TIM_Base_SetConfig+0x16>
 8001e46:	4a14      	ldr	r2, [pc, #80]	@ (8001e98 <TIM_Base_SetConfig+0x7c>)
 8001e48:	4290      	cmp	r0, r2
 8001e4a:	d0f2      	beq.n	8001e32 <TIM_Base_SetConfig+0x16>
 8001e4c:	4a13      	ldr	r2, [pc, #76]	@ (8001e9c <TIM_Base_SetConfig+0x80>)
 8001e4e:	4290      	cmp	r0, r2
 8001e50:	d0ef      	beq.n	8001e32 <TIM_Base_SetConfig+0x16>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001e52:	2280      	movs	r2, #128	@ 0x80
 8001e54:	4393      	bics	r3, r2
 8001e56:	694a      	ldr	r2, [r1, #20]
 8001e58:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001e5a:	688a      	ldr	r2, [r1, #8]
 8001e5c:	62c2      	str	r2, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001e5e:	680a      	ldr	r2, [r1, #0]
 8001e60:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001e62:	42a0      	cmp	r0, r4
 8001e64:	d005      	beq.n	8001e72 <TIM_Base_SetConfig+0x56>
 8001e66:	4a0c      	ldr	r2, [pc, #48]	@ (8001e98 <TIM_Base_SetConfig+0x7c>)
 8001e68:	4290      	cmp	r0, r2
 8001e6a:	d002      	beq.n	8001e72 <TIM_Base_SetConfig+0x56>
 8001e6c:	4a0b      	ldr	r2, [pc, #44]	@ (8001e9c <TIM_Base_SetConfig+0x80>)
 8001e6e:	4290      	cmp	r0, r2
 8001e70:	d101      	bne.n	8001e76 <TIM_Base_SetConfig+0x5a>
    TIMx->RCR = Structure->RepetitionCounter;
 8001e72:	690a      	ldr	r2, [r1, #16]
 8001e74:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8001e76:	2204      	movs	r2, #4
 8001e78:	6801      	ldr	r1, [r0, #0]
 8001e7a:	430a      	orrs	r2, r1
 8001e7c:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 8001e7e:	2201      	movs	r2, #1
 8001e80:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 8001e82:	6003      	str	r3, [r0, #0]
}
 8001e84:	bd10      	pop	{r4, pc}
 8001e86:	46c0      	nop			@ (mov r8, r8)
 8001e88:	40012c00 	.word	0x40012c00
 8001e8c:	40000400 	.word	0x40000400
 8001e90:	40002000 	.word	0x40002000
 8001e94:	fffffcff 	.word	0xfffffcff
 8001e98:	40014400 	.word	0x40014400
 8001e9c:	40014800 	.word	0x40014800

08001ea0 <HAL_TIM_Base_Init>:
{
 8001ea0:	b570      	push	{r4, r5, r6, lr}
 8001ea2:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001ea4:	2001      	movs	r0, #1
  if (htim == NULL)
 8001ea6:	2c00      	cmp	r4, #0
 8001ea8:	d023      	beq.n	8001ef2 <HAL_TIM_Base_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001eaa:	0025      	movs	r5, r4
 8001eac:	353d      	adds	r5, #61	@ 0x3d
 8001eae:	782b      	ldrb	r3, [r5, #0]
 8001eb0:	b2da      	uxtb	r2, r3
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d105      	bne.n	8001ec2 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8001eb6:	0023      	movs	r3, r4
 8001eb8:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001eba:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8001ebc:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 8001ebe:	f7fe fbdd 	bl	800067c <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001ec2:	2302      	movs	r3, #2
 8001ec4:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ec6:	6820      	ldr	r0, [r4, #0]
 8001ec8:	1d21      	adds	r1, r4, #4
 8001eca:	f7ff ffa7 	bl	8001e1c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ece:	0022      	movs	r2, r4
 8001ed0:	2301      	movs	r3, #1
  return HAL_OK;
 8001ed2:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ed4:	3248      	adds	r2, #72	@ 0x48
 8001ed6:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ed8:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001eda:	3a0a      	subs	r2, #10
 8001edc:	7013      	strb	r3, [r2, #0]
 8001ede:	7053      	strb	r3, [r2, #1]
 8001ee0:	7093      	strb	r3, [r2, #2]
 8001ee2:	70d3      	strb	r3, [r2, #3]
 8001ee4:	7113      	strb	r3, [r2, #4]
 8001ee6:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ee8:	7193      	strb	r3, [r2, #6]
 8001eea:	71d3      	strb	r3, [r2, #7]
 8001eec:	7213      	strb	r3, [r2, #8]
 8001eee:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8001ef0:	702b      	strb	r3, [r5, #0]
}
 8001ef2:	bd70      	pop	{r4, r5, r6, pc}

08001ef4 <HAL_TIM_PWM_Init>:
{
 8001ef4:	b570      	push	{r4, r5, r6, lr}
 8001ef6:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001ef8:	2001      	movs	r0, #1
  if (htim == NULL)
 8001efa:	2c00      	cmp	r4, #0
 8001efc:	d023      	beq.n	8001f46 <HAL_TIM_PWM_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001efe:	0025      	movs	r5, r4
 8001f00:	353d      	adds	r5, #61	@ 0x3d
 8001f02:	782b      	ldrb	r3, [r5, #0]
 8001f04:	b2da      	uxtb	r2, r3
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d105      	bne.n	8001f16 <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8001f0a:	0023      	movs	r3, r4
 8001f0c:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001f0e:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8001f10:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 8001f12:	f7ff fefd 	bl	8001d10 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001f16:	2302      	movs	r3, #2
 8001f18:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f1a:	6820      	ldr	r0, [r4, #0]
 8001f1c:	1d21      	adds	r1, r4, #4
 8001f1e:	f7ff ff7d 	bl	8001e1c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f22:	0022      	movs	r2, r4
 8001f24:	2301      	movs	r3, #1
  return HAL_OK;
 8001f26:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f28:	3248      	adds	r2, #72	@ 0x48
 8001f2a:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f2c:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f2e:	3a0a      	subs	r2, #10
 8001f30:	7013      	strb	r3, [r2, #0]
 8001f32:	7053      	strb	r3, [r2, #1]
 8001f34:	7093      	strb	r3, [r2, #2]
 8001f36:	70d3      	strb	r3, [r2, #3]
 8001f38:	7113      	strb	r3, [r2, #4]
 8001f3a:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f3c:	7193      	strb	r3, [r2, #6]
 8001f3e:	71d3      	strb	r3, [r2, #7]
 8001f40:	7213      	strb	r3, [r2, #8]
 8001f42:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8001f44:	702b      	strb	r3, [r5, #0]
}
 8001f46:	bd70      	pop	{r4, r5, r6, pc}

08001f48 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001f48:	2210      	movs	r2, #16
{
 8001f4a:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
 8001f4c:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001f4e:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001f50:	4c16      	ldr	r4, [pc, #88]	@ (8001fac <TIM_OC2_SetConfig+0x64>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001f52:	4393      	bics	r3, r2
 8001f54:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001f56:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001f58:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001f5a:	4023      	ands	r3, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001f5c:	680c      	ldr	r4, [r1, #0]
 8001f5e:	0224      	lsls	r4, r4, #8
 8001f60:	431c      	orrs	r4, r3
  tmpccer &= ~TIM_CCER_CC2P;
 8001f62:	2320      	movs	r3, #32
 8001f64:	439d      	bics	r5, r3
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001f66:	688b      	ldr	r3, [r1, #8]
 8001f68:	011b      	lsls	r3, r3, #4
 8001f6a:	432b      	orrs	r3, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001f6c:	4d10      	ldr	r5, [pc, #64]	@ (8001fb0 <TIM_OC2_SetConfig+0x68>)
 8001f6e:	42a8      	cmp	r0, r5
 8001f70:	d10f      	bne.n	8001f92 <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 8001f72:	2580      	movs	r5, #128	@ 0x80
 8001f74:	43ab      	bics	r3, r5
 8001f76:	001e      	movs	r6, r3
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001f78:	68cb      	ldr	r3, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NE;
 8001f7a:	3d40      	subs	r5, #64	@ 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001f7c:	011b      	lsls	r3, r3, #4
 8001f7e:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8001f80:	43ab      	bics	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001f82:	4d0c      	ldr	r5, [pc, #48]	@ (8001fb4 <TIM_OC2_SetConfig+0x6c>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001f84:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001f86:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001f88:	694a      	ldr	r2, [r1, #20]
 8001f8a:	4332      	orrs	r2, r6
 8001f8c:	0092      	lsls	r2, r2, #2
 8001f8e:	432a      	orrs	r2, r5
 8001f90:	e005      	b.n	8001f9e <TIM_OC2_SetConfig+0x56>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001f92:	4d09      	ldr	r5, [pc, #36]	@ (8001fb8 <TIM_OC2_SetConfig+0x70>)
 8001f94:	42a8      	cmp	r0, r5
 8001f96:	d0f4      	beq.n	8001f82 <TIM_OC2_SetConfig+0x3a>
 8001f98:	4d08      	ldr	r5, [pc, #32]	@ (8001fbc <TIM_OC2_SetConfig+0x74>)
 8001f9a:	42a8      	cmp	r0, r5
 8001f9c:	d0f1      	beq.n	8001f82 <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 8001f9e:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8001fa0:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001fa2:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001fa4:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8001fa6:	6203      	str	r3, [r0, #32]
}
 8001fa8:	bd70      	pop	{r4, r5, r6, pc}
 8001faa:	46c0      	nop			@ (mov r8, r8)
 8001fac:	feff8cff 	.word	0xfeff8cff
 8001fb0:	40012c00 	.word	0x40012c00
 8001fb4:	fffff3ff 	.word	0xfffff3ff
 8001fb8:	40014400 	.word	0x40014400
 8001fbc:	40014800 	.word	0x40014800

08001fc0 <HAL_TIM_PWM_ConfigChannel>:
{
 8001fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8001fc2:	0007      	movs	r7, r0
 8001fc4:	373c      	adds	r7, #60	@ 0x3c
{
 8001fc6:	0015      	movs	r5, r2
  __HAL_LOCK(htim);
 8001fc8:	783a      	ldrb	r2, [r7, #0]
{
 8001fca:	0003      	movs	r3, r0
 8001fcc:	000c      	movs	r4, r1
  __HAL_LOCK(htim);
 8001fce:	2002      	movs	r0, #2
 8001fd0:	2a01      	cmp	r2, #1
 8001fd2:	d00c      	beq.n	8001fee <HAL_TIM_PWM_ConfigChannel+0x2e>
 8001fd4:	3801      	subs	r0, #1
 8001fd6:	7038      	strb	r0, [r7, #0]
  switch (Channel)
 8001fd8:	2d0c      	cmp	r5, #12
 8001fda:	d051      	beq.n	8002080 <HAL_TIM_PWM_ConfigChannel+0xc0>
 8001fdc:	d808      	bhi.n	8001ff0 <HAL_TIM_PWM_ConfigChannel+0x30>
 8001fde:	2d04      	cmp	r5, #4
 8001fe0:	d02d      	beq.n	800203e <HAL_TIM_PWM_ConfigChannel+0x7e>
 8001fe2:	2d08      	cmp	r5, #8
 8001fe4:	d03c      	beq.n	8002060 <HAL_TIM_PWM_ConfigChannel+0xa0>
 8001fe6:	2d00      	cmp	r5, #0
 8001fe8:	d017      	beq.n	800201a <HAL_TIM_PWM_ConfigChannel+0x5a>
  __HAL_UNLOCK(htim);
 8001fea:	2300      	movs	r3, #0
 8001fec:	703b      	strb	r3, [r7, #0]
}
 8001fee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 8001ff0:	2d10      	cmp	r5, #16
 8001ff2:	d058      	beq.n	80020a6 <HAL_TIM_PWM_ConfigChannel+0xe6>
 8001ff4:	2d14      	cmp	r5, #20
 8001ff6:	d1f8      	bne.n	8001fea <HAL_TIM_PWM_ConfigChannel+0x2a>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8001ff8:	681d      	ldr	r5, [r3, #0]
 8001ffa:	0028      	movs	r0, r5
 8001ffc:	f7ff fe54 	bl	8001ca8 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002000:	2380      	movs	r3, #128	@ 0x80
 8002002:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 8002004:	011b      	lsls	r3, r3, #4
 8002006:	4313      	orrs	r3, r2
 8002008:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800200a:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 800200c:	4a2e      	ldr	r2, [pc, #184]	@ (80020c8 <HAL_TIM_PWM_ConfigChannel+0x108>)
 800200e:	4013      	ands	r3, r2
 8002010:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002012:	6923      	ldr	r3, [r4, #16]
 8002014:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 8002016:	021b      	lsls	r3, r3, #8
 8002018:	e053      	b.n	80020c2 <HAL_TIM_PWM_ConfigChannel+0x102>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800201a:	681d      	ldr	r5, [r3, #0]
 800201c:	0028      	movs	r0, r5
 800201e:	f7ff fd67 	bl	8001af0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002022:	2308      	movs	r3, #8
 8002024:	69aa      	ldr	r2, [r5, #24]
 8002026:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002028:	2204      	movs	r2, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800202a:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800202c:	69ab      	ldr	r3, [r5, #24]
 800202e:	4393      	bics	r3, r2
 8002030:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002032:	69ab      	ldr	r3, [r5, #24]
 8002034:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002036:	4313      	orrs	r3, r2
 8002038:	61ab      	str	r3, [r5, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800203a:	2000      	movs	r0, #0
 800203c:	e7d5      	b.n	8001fea <HAL_TIM_PWM_ConfigChannel+0x2a>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800203e:	681d      	ldr	r5, [r3, #0]
 8002040:	0028      	movs	r0, r5
 8002042:	f7ff ff81 	bl	8001f48 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002046:	2380      	movs	r3, #128	@ 0x80
 8002048:	69aa      	ldr	r2, [r5, #24]
 800204a:	011b      	lsls	r3, r3, #4
 800204c:	4313      	orrs	r3, r2
 800204e:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002050:	69ab      	ldr	r3, [r5, #24]
 8002052:	4a1d      	ldr	r2, [pc, #116]	@ (80020c8 <HAL_TIM_PWM_ConfigChannel+0x108>)
 8002054:	4013      	ands	r3, r2
 8002056:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002058:	6923      	ldr	r3, [r4, #16]
 800205a:	69aa      	ldr	r2, [r5, #24]
 800205c:	021b      	lsls	r3, r3, #8
 800205e:	e7ea      	b.n	8002036 <HAL_TIM_PWM_ConfigChannel+0x76>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002060:	681e      	ldr	r6, [r3, #0]
 8002062:	0030      	movs	r0, r6
 8002064:	f7ff fd7a 	bl	8001b5c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002068:	2204      	movs	r2, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800206a:	69f3      	ldr	r3, [r6, #28]
 800206c:	431d      	orrs	r5, r3
 800206e:	61f5      	str	r5, [r6, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002070:	69f3      	ldr	r3, [r6, #28]
 8002072:	4393      	bics	r3, r2
 8002074:	61f3      	str	r3, [r6, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002076:	69f3      	ldr	r3, [r6, #28]
 8002078:	6922      	ldr	r2, [r4, #16]
 800207a:	4313      	orrs	r3, r2
 800207c:	61f3      	str	r3, [r6, #28]
      break;
 800207e:	e7dc      	b.n	800203a <HAL_TIM_PWM_ConfigChannel+0x7a>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002080:	681d      	ldr	r5, [r3, #0]
 8002082:	0028      	movs	r0, r5
 8002084:	f7ff fdac 	bl	8001be0 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002088:	2380      	movs	r3, #128	@ 0x80
 800208a:	69ea      	ldr	r2, [r5, #28]
 800208c:	011b      	lsls	r3, r3, #4
 800208e:	4313      	orrs	r3, r2
 8002090:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002092:	69eb      	ldr	r3, [r5, #28]
 8002094:	4a0c      	ldr	r2, [pc, #48]	@ (80020c8 <HAL_TIM_PWM_ConfigChannel+0x108>)
 8002096:	4013      	ands	r3, r2
 8002098:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800209a:	6923      	ldr	r3, [r4, #16]
 800209c:	69ea      	ldr	r2, [r5, #28]
 800209e:	021b      	lsls	r3, r3, #8
 80020a0:	4313      	orrs	r3, r2
 80020a2:	61eb      	str	r3, [r5, #28]
      break;
 80020a4:	e7c9      	b.n	800203a <HAL_TIM_PWM_ConfigChannel+0x7a>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80020a6:	681d      	ldr	r5, [r3, #0]
 80020a8:	0028      	movs	r0, r5
 80020aa:	f7ff fdcd 	bl	8001c48 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80020ae:	2308      	movs	r3, #8
 80020b0:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 80020b2:	4313      	orrs	r3, r2
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80020b4:	2204      	movs	r2, #4
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80020b6:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80020b8:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 80020ba:	4393      	bics	r3, r2
 80020bc:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80020be:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 80020c0:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80020c2:	4313      	orrs	r3, r2
 80020c4:	656b      	str	r3, [r5, #84]	@ 0x54
      break;
 80020c6:	e7b8      	b.n	800203a <HAL_TIM_PWM_ConfigChannel+0x7a>
 80020c8:	fffffbff 	.word	0xfffffbff

080020cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80020cc:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80020ce:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80020d0:	4d03      	ldr	r5, [pc, #12]	@ (80020e0 <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80020d2:	430a      	orrs	r2, r1
 80020d4:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80020d6:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80020d8:	4313      	orrs	r3, r2
 80020da:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80020dc:	6083      	str	r3, [r0, #8]
}
 80020de:	bd30      	pop	{r4, r5, pc}
 80020e0:	ffff00ff 	.word	0xffff00ff

080020e4 <HAL_TIM_ConfigClockSource>:
{
 80020e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 80020e6:	0005      	movs	r5, r0
 80020e8:	2202      	movs	r2, #2
 80020ea:	353c      	adds	r5, #60	@ 0x3c
 80020ec:	782c      	ldrb	r4, [r5, #0]
{
 80020ee:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 80020f0:	0010      	movs	r0, r2
 80020f2:	2c01      	cmp	r4, #1
 80020f4:	d01b      	beq.n	800212e <HAL_TIM_ConfigClockSource+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 80020f6:	001e      	movs	r6, r3
  __HAL_LOCK(htim);
 80020f8:	3801      	subs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80020fa:	363d      	adds	r6, #61	@ 0x3d
  __HAL_LOCK(htim);
 80020fc:	7028      	strb	r0, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80020fe:	7032      	strb	r2, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 8002100:	681c      	ldr	r4, [r3, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002102:	4a41      	ldr	r2, [pc, #260]	@ (8002208 <HAL_TIM_ConfigClockSource+0x124>)
  tmpsmcr = htim->Instance->SMCR;
 8002104:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002106:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8002108:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 800210a:	680b      	ldr	r3, [r1, #0]
 800210c:	2b60      	cmp	r3, #96	@ 0x60
 800210e:	d04e      	beq.n	80021ae <HAL_TIM_ConfigClockSource+0xca>
 8002110:	d82d      	bhi.n	800216e <HAL_TIM_ConfigClockSource+0x8a>
 8002112:	2b40      	cmp	r3, #64	@ 0x40
 8002114:	d062      	beq.n	80021dc <HAL_TIM_ConfigClockSource+0xf8>
 8002116:	d813      	bhi.n	8002140 <HAL_TIM_ConfigClockSource+0x5c>
 8002118:	2b20      	cmp	r3, #32
 800211a:	d00b      	beq.n	8002134 <HAL_TIM_ConfigClockSource+0x50>
 800211c:	d808      	bhi.n	8002130 <HAL_TIM_ConfigClockSource+0x4c>
 800211e:	2210      	movs	r2, #16
 8002120:	0019      	movs	r1, r3
 8002122:	4391      	bics	r1, r2
 8002124:	d006      	beq.n	8002134 <HAL_TIM_ConfigClockSource+0x50>
  htim->State = HAL_TIM_STATE_READY;
 8002126:	2301      	movs	r3, #1
 8002128:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 800212a:	2300      	movs	r3, #0
 800212c:	702b      	strb	r3, [r5, #0]
}
 800212e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 8002130:	2b30      	cmp	r3, #48	@ 0x30
 8002132:	d1f8      	bne.n	8002126 <HAL_TIM_ConfigClockSource+0x42>
  tmpsmcr = TIMx->SMCR;
 8002134:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002136:	4935      	ldr	r1, [pc, #212]	@ (800220c <HAL_TIM_ConfigClockSource+0x128>)
 8002138:	400a      	ands	r2, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800213a:	4313      	orrs	r3, r2
 800213c:	2207      	movs	r2, #7
 800213e:	e028      	b.n	8002192 <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 8002140:	2b50      	cmp	r3, #80	@ 0x50
 8002142:	d1f0      	bne.n	8002126 <HAL_TIM_ConfigClockSource+0x42>
                               sClockSourceConfig->ClockPolarity,
 8002144:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8002146:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8002148:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800214a:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800214c:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800214e:	4387      	bics	r7, r0
 8002150:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002152:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8002154:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002156:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002158:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800215a:	200a      	movs	r0, #10
 800215c:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 800215e:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8002160:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8002162:	6222      	str	r2, [r4, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002164:	4b29      	ldr	r3, [pc, #164]	@ (800220c <HAL_TIM_ConfigClockSource+0x128>)
  tmpsmcr = TIMx->SMCR;
 8002166:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002168:	401a      	ands	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800216a:	2357      	movs	r3, #87	@ 0x57
 800216c:	e011      	b.n	8002192 <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 800216e:	2280      	movs	r2, #128	@ 0x80
 8002170:	0152      	lsls	r2, r2, #5
 8002172:	4293      	cmp	r3, r2
 8002174:	d00f      	beq.n	8002196 <HAL_TIM_ConfigClockSource+0xb2>
 8002176:	2280      	movs	r2, #128	@ 0x80
 8002178:	0192      	lsls	r2, r2, #6
 800217a:	4293      	cmp	r3, r2
 800217c:	d00d      	beq.n	800219a <HAL_TIM_ConfigClockSource+0xb6>
 800217e:	2b70      	cmp	r3, #112	@ 0x70
 8002180:	d1d1      	bne.n	8002126 <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 8002182:	68cb      	ldr	r3, [r1, #12]
 8002184:	684a      	ldr	r2, [r1, #4]
 8002186:	0020      	movs	r0, r4
 8002188:	6889      	ldr	r1, [r1, #8]
 800218a:	f7ff ff9f 	bl	80020cc <TIM_ETR_SetConfig>
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800218e:	2377      	movs	r3, #119	@ 0x77
      tmpsmcr = htim->Instance->SMCR;
 8002190:	68a2      	ldr	r2, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002192:	4313      	orrs	r3, r2
      htim->Instance->SMCR = tmpsmcr;
 8002194:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002196:	2000      	movs	r0, #0
 8002198:	e7c5      	b.n	8002126 <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 800219a:	68cb      	ldr	r3, [r1, #12]
 800219c:	684a      	ldr	r2, [r1, #4]
 800219e:	0020      	movs	r0, r4
 80021a0:	6889      	ldr	r1, [r1, #8]
 80021a2:	f7ff ff93 	bl	80020cc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80021a6:	2380      	movs	r3, #128	@ 0x80
 80021a8:	68a2      	ldr	r2, [r4, #8]
 80021aa:	01db      	lsls	r3, r3, #7
 80021ac:	e7f1      	b.n	8002192 <HAL_TIM_ConfigClockSource+0xae>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80021ae:	2710      	movs	r7, #16
                               sClockSourceConfig->ClockPolarity,
 80021b0:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80021b2:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 80021b4:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80021b6:	6a20      	ldr	r0, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80021b8:	0312      	lsls	r2, r2, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80021ba:	43b8      	bics	r0, r7
 80021bc:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80021be:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80021c0:	4f13      	ldr	r7, [pc, #76]	@ (8002210 <HAL_TIM_ConfigClockSource+0x12c>)
  tmpccer |= (TIM_ICPolarity << 4U);
 80021c2:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80021c4:	4038      	ands	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80021c6:	4302      	orrs	r2, r0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80021c8:	20a0      	movs	r0, #160	@ 0xa0
 80021ca:	4381      	bics	r1, r0
  tmpccer |= (TIM_ICPolarity << 4U);
 80021cc:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 80021ce:	61a2      	str	r2, [r4, #24]
  TIMx->CCER = tmpccer;
 80021d0:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 80021d2:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80021d4:	4b0d      	ldr	r3, [pc, #52]	@ (800220c <HAL_TIM_ConfigClockSource+0x128>)
 80021d6:	401a      	ands	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80021d8:	2367      	movs	r3, #103	@ 0x67
 80021da:	e7da      	b.n	8002192 <HAL_TIM_ConfigClockSource+0xae>
                               sClockSourceConfig->ClockPolarity,
 80021dc:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80021de:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 80021e0:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80021e2:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80021e4:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80021e6:	4387      	bics	r7, r0
 80021e8:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80021ea:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 80021ec:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80021ee:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80021f0:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80021f2:	200a      	movs	r0, #10
 80021f4:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 80021f6:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80021f8:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 80021fa:	6222      	str	r2, [r4, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 80021fc:	4b03      	ldr	r3, [pc, #12]	@ (800220c <HAL_TIM_ConfigClockSource+0x128>)
  tmpsmcr = TIMx->SMCR;
 80021fe:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002200:	401a      	ands	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002202:	2347      	movs	r3, #71	@ 0x47
 8002204:	e7c5      	b.n	8002192 <HAL_TIM_ConfigClockSource+0xae>
 8002206:	46c0      	nop			@ (mov r8, r8)
 8002208:	ffce0088 	.word	0xffce0088
 800220c:	ffcfff8f 	.word	0xffcfff8f
 8002210:	ffff0fff 	.word	0xffff0fff

08002214 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002214:	231f      	movs	r3, #31
{
 8002216:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002218:	2401      	movs	r4, #1
 800221a:	4019      	ands	r1, r3
 800221c:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800221e:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 8002220:	6a03      	ldr	r3, [r0, #32]
 8002222:	43a3      	bics	r3, r4
 8002224:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002226:	6a03      	ldr	r3, [r0, #32]
 8002228:	431a      	orrs	r2, r3
 800222a:	6202      	str	r2, [r0, #32]
}
 800222c:	bd10      	pop	{r4, pc}
	...

08002230 <HAL_TIM_OC_Start_DMA>:
{
 8002230:	b570      	push	{r4, r5, r6, lr}
 8002232:	000e      	movs	r6, r1
 8002234:	0005      	movs	r5, r0
 8002236:	0011      	movs	r1, r2
 8002238:	2e08      	cmp	r6, #8
 800223a:	d01c      	beq.n	8002276 <HAL_TIM_OC_Start_DMA+0x46>
 800223c:	d806      	bhi.n	800224c <HAL_TIM_OC_Start_DMA+0x1c>
 800223e:	2e00      	cmp	r6, #0
 8002240:	d00b      	beq.n	800225a <HAL_TIM_OC_Start_DMA+0x2a>
 8002242:	2e04      	cmp	r6, #4
 8002244:	d014      	beq.n	8002270 <HAL_TIM_OC_Start_DMA+0x40>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8002246:	002a      	movs	r2, r5
 8002248:	3243      	adds	r2, #67	@ 0x43
 800224a:	e008      	b.n	800225e <HAL_TIM_OC_Start_DMA+0x2e>
 800224c:	2e0c      	cmp	r6, #12
 800224e:	d015      	beq.n	800227c <HAL_TIM_OC_Start_DMA+0x4c>
 8002250:	2e10      	cmp	r6, #16
 8002252:	d1f8      	bne.n	8002246 <HAL_TIM_OC_Start_DMA+0x16>
 8002254:	0002      	movs	r2, r0
 8002256:	3242      	adds	r2, #66	@ 0x42
 8002258:	e001      	b.n	800225e <HAL_TIM_OC_Start_DMA+0x2e>
 800225a:	0002      	movs	r2, r0
 800225c:	323e      	adds	r2, #62	@ 0x3e
 800225e:	7814      	ldrb	r4, [r2, #0]
    return HAL_BUSY;
 8002260:	2002      	movs	r0, #2
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8002262:	3c02      	subs	r4, #2
 8002264:	4262      	negs	r2, r4
 8002266:	4154      	adcs	r4, r2
 8002268:	b2e4      	uxtb	r4, r4
 800226a:	2c00      	cmp	r4, #0
 800226c:	d009      	beq.n	8002282 <HAL_TIM_OC_Start_DMA+0x52>
}
 800226e:	bd70      	pop	{r4, r5, r6, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8002270:	0002      	movs	r2, r0
 8002272:	323f      	adds	r2, #63	@ 0x3f
 8002274:	e7f3      	b.n	800225e <HAL_TIM_OC_Start_DMA+0x2e>
 8002276:	0002      	movs	r2, r0
 8002278:	3240      	adds	r2, #64	@ 0x40
 800227a:	e7f0      	b.n	800225e <HAL_TIM_OC_Start_DMA+0x2e>
 800227c:	0002      	movs	r2, r0
 800227e:	3241      	adds	r2, #65	@ 0x41
 8002280:	e7ed      	b.n	800225e <HAL_TIM_OC_Start_DMA+0x2e>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8002282:	2e08      	cmp	r6, #8
 8002284:	d024      	beq.n	80022d0 <HAL_TIM_OC_Start_DMA+0xa0>
 8002286:	d806      	bhi.n	8002296 <HAL_TIM_OC_Start_DMA+0x66>
 8002288:	2e00      	cmp	r6, #0
 800228a:	d00b      	beq.n	80022a4 <HAL_TIM_OC_Start_DMA+0x74>
 800228c:	2e04      	cmp	r6, #4
 800228e:	d01c      	beq.n	80022ca <HAL_TIM_OC_Start_DMA+0x9a>
 8002290:	002a      	movs	r2, r5
 8002292:	3243      	adds	r2, #67	@ 0x43
 8002294:	e008      	b.n	80022a8 <HAL_TIM_OC_Start_DMA+0x78>
 8002296:	2e0c      	cmp	r6, #12
 8002298:	d025      	beq.n	80022e6 <HAL_TIM_OC_Start_DMA+0xb6>
 800229a:	2e10      	cmp	r6, #16
 800229c:	d1f8      	bne.n	8002290 <HAL_TIM_OC_Start_DMA+0x60>
 800229e:	002a      	movs	r2, r5
 80022a0:	3242      	adds	r2, #66	@ 0x42
 80022a2:	e017      	b.n	80022d4 <HAL_TIM_OC_Start_DMA+0xa4>
 80022a4:	002a      	movs	r2, r5
 80022a6:	323e      	adds	r2, #62	@ 0x3e
 80022a8:	7812      	ldrb	r2, [r2, #0]
 80022aa:	2a01      	cmp	r2, #1
 80022ac:	d119      	bne.n	80022e2 <HAL_TIM_OC_Start_DMA+0xb2>
    if ((pData == NULL) || (Length == 0U))
 80022ae:	2900      	cmp	r1, #0
 80022b0:	d017      	beq.n	80022e2 <HAL_TIM_OC_Start_DMA+0xb2>
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d015      	beq.n	80022e2 <HAL_TIM_OC_Start_DMA+0xb2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80022b6:	2202      	movs	r2, #2
 80022b8:	2e08      	cmp	r6, #8
 80022ba:	d066      	beq.n	800238a <HAL_TIM_OC_Start_DMA+0x15a>
 80022bc:	d816      	bhi.n	80022ec <HAL_TIM_OC_Start_DMA+0xbc>
 80022be:	2e00      	cmp	r6, #0
 80022c0:	d01b      	beq.n	80022fa <HAL_TIM_OC_Start_DMA+0xca>
 80022c2:	2e04      	cmp	r6, #4
 80022c4:	d04c      	beq.n	8002360 <HAL_TIM_OC_Start_DMA+0x130>
 80022c6:	3543      	adds	r5, #67	@ 0x43
 80022c8:	e015      	b.n	80022f6 <HAL_TIM_OC_Start_DMA+0xc6>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80022ca:	002a      	movs	r2, r5
 80022cc:	323f      	adds	r2, #63	@ 0x3f
 80022ce:	e7eb      	b.n	80022a8 <HAL_TIM_OC_Start_DMA+0x78>
 80022d0:	002a      	movs	r2, r5
 80022d2:	3240      	adds	r2, #64	@ 0x40
 80022d4:	7812      	ldrb	r2, [r2, #0]
 80022d6:	3a01      	subs	r2, #1
 80022d8:	4250      	negs	r0, r2
 80022da:	4142      	adcs	r2, r0
 80022dc:	b2d2      	uxtb	r2, r2
 80022de:	2a00      	cmp	r2, #0
 80022e0:	d1e5      	bne.n	80022ae <HAL_TIM_OC_Start_DMA+0x7e>
      return HAL_ERROR;
 80022e2:	2001      	movs	r0, #1
 80022e4:	e7c3      	b.n	800226e <HAL_TIM_OC_Start_DMA+0x3e>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80022e6:	002a      	movs	r2, r5
 80022e8:	3241      	adds	r2, #65	@ 0x41
 80022ea:	e7f3      	b.n	80022d4 <HAL_TIM_OC_Start_DMA+0xa4>
 80022ec:	2e0c      	cmp	r6, #12
 80022ee:	d061      	beq.n	80023b4 <HAL_TIM_OC_Start_DMA+0x184>
 80022f0:	2e10      	cmp	r6, #16
 80022f2:	d1e8      	bne.n	80022c6 <HAL_TIM_OC_Start_DMA+0x96>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80022f4:	3542      	adds	r5, #66	@ 0x42
 80022f6:	702a      	strb	r2, [r5, #0]
  switch (Channel)
 80022f8:	e7f3      	b.n	80022e2 <HAL_TIM_OC_Start_DMA+0xb2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80022fa:	0028      	movs	r0, r5
 80022fc:	303e      	adds	r0, #62	@ 0x3e
 80022fe:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002300:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002302:	4a3d      	ldr	r2, [pc, #244]	@ (80023f8 <HAL_TIM_OC_Start_DMA+0x1c8>)
 8002304:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002306:	4a3d      	ldr	r2, [pc, #244]	@ (80023fc <HAL_TIM_OC_Start_DMA+0x1cc>)
 8002308:	6302      	str	r2, [r0, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800230a:	4a3d      	ldr	r2, [pc, #244]	@ (8002400 <HAL_TIM_OC_Start_DMA+0x1d0>)
 800230c:	6342      	str	r2, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800230e:	682a      	ldr	r2, [r5, #0]
 8002310:	3234      	adds	r2, #52	@ 0x34
 8002312:	f7fe fff5 	bl	8001300 <HAL_DMA_Start_IT>
 8002316:	2800      	cmp	r0, #0
 8002318:	d1e3      	bne.n	80022e2 <HAL_TIM_OC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800231a:	2380      	movs	r3, #128	@ 0x80
 800231c:	682a      	ldr	r2, [r5, #0]
 800231e:	009b      	lsls	r3, r3, #2
 8002320:	68d1      	ldr	r1, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002322:	682c      	ldr	r4, [r5, #0]
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8002324:	430b      	orrs	r3, r1
 8002326:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002328:	0031      	movs	r1, r6
 800232a:	2201      	movs	r2, #1
 800232c:	0020      	movs	r0, r4
 800232e:	f7ff ff71 	bl	8002214 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002332:	4a34      	ldr	r2, [pc, #208]	@ (8002404 <HAL_TIM_OC_Start_DMA+0x1d4>)
 8002334:	4294      	cmp	r4, r2
 8002336:	d005      	beq.n	8002344 <HAL_TIM_OC_Start_DMA+0x114>
 8002338:	4b33      	ldr	r3, [pc, #204]	@ (8002408 <HAL_TIM_OC_Start_DMA+0x1d8>)
 800233a:	429c      	cmp	r4, r3
 800233c:	d002      	beq.n	8002344 <HAL_TIM_OC_Start_DMA+0x114>
 800233e:	4b33      	ldr	r3, [pc, #204]	@ (800240c <HAL_TIM_OC_Start_DMA+0x1dc>)
 8002340:	429c      	cmp	r4, r3
 8002342:	d14c      	bne.n	80023de <HAL_TIM_OC_Start_DMA+0x1ae>
      __HAL_TIM_MOE_ENABLE(htim);
 8002344:	2380      	movs	r3, #128	@ 0x80
 8002346:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8002348:	021b      	lsls	r3, r3, #8
 800234a:	430b      	orrs	r3, r1
 800234c:	6463      	str	r3, [r4, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800234e:	4294      	cmp	r4, r2
 8002350:	d148      	bne.n	80023e4 <HAL_TIM_OC_Start_DMA+0x1b4>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002352:	68a3      	ldr	r3, [r4, #8]
 8002354:	4a2e      	ldr	r2, [pc, #184]	@ (8002410 <HAL_TIM_OC_Start_DMA+0x1e0>)
 8002356:	4013      	ands	r3, r2
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002358:	2b06      	cmp	r3, #6
 800235a:	d148      	bne.n	80023ee <HAL_TIM_OC_Start_DMA+0x1be>
    return HAL_BUSY;
 800235c:	2000      	movs	r0, #0
 800235e:	e786      	b.n	800226e <HAL_TIM_OC_Start_DMA+0x3e>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002360:	0028      	movs	r0, r5
 8002362:	303f      	adds	r0, #63	@ 0x3f
 8002364:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002366:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8002368:	4a23      	ldr	r2, [pc, #140]	@ (80023f8 <HAL_TIM_OC_Start_DMA+0x1c8>)
 800236a:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800236c:	4a23      	ldr	r2, [pc, #140]	@ (80023fc <HAL_TIM_OC_Start_DMA+0x1cc>)
 800236e:	6302      	str	r2, [r0, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8002370:	4a23      	ldr	r2, [pc, #140]	@ (8002400 <HAL_TIM_OC_Start_DMA+0x1d0>)
 8002372:	6342      	str	r2, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8002374:	682a      	ldr	r2, [r5, #0]
 8002376:	3238      	adds	r2, #56	@ 0x38
 8002378:	f7fe ffc2 	bl	8001300 <HAL_DMA_Start_IT>
 800237c:	2800      	cmp	r0, #0
 800237e:	d1b0      	bne.n	80022e2 <HAL_TIM_OC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8002380:	2380      	movs	r3, #128	@ 0x80
 8002382:	682a      	ldr	r2, [r5, #0]
 8002384:	00db      	lsls	r3, r3, #3
 8002386:	68d1      	ldr	r1, [r2, #12]
 8002388:	e7cb      	b.n	8002322 <HAL_TIM_OC_Start_DMA+0xf2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800238a:	0028      	movs	r0, r5
 800238c:	3040      	adds	r0, #64	@ 0x40
 800238e:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002390:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8002392:	4a19      	ldr	r2, [pc, #100]	@ (80023f8 <HAL_TIM_OC_Start_DMA+0x1c8>)
 8002394:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002396:	4a19      	ldr	r2, [pc, #100]	@ (80023fc <HAL_TIM_OC_Start_DMA+0x1cc>)
 8002398:	6302      	str	r2, [r0, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800239a:	4a19      	ldr	r2, [pc, #100]	@ (8002400 <HAL_TIM_OC_Start_DMA+0x1d0>)
 800239c:	6342      	str	r2, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800239e:	682a      	ldr	r2, [r5, #0]
 80023a0:	323c      	adds	r2, #60	@ 0x3c
 80023a2:	f7fe ffad 	bl	8001300 <HAL_DMA_Start_IT>
 80023a6:	2800      	cmp	r0, #0
 80023a8:	d19b      	bne.n	80022e2 <HAL_TIM_OC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80023aa:	2380      	movs	r3, #128	@ 0x80
 80023ac:	682a      	ldr	r2, [r5, #0]
 80023ae:	011b      	lsls	r3, r3, #4
 80023b0:	68d1      	ldr	r1, [r2, #12]
 80023b2:	e7b6      	b.n	8002322 <HAL_TIM_OC_Start_DMA+0xf2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80023b4:	0028      	movs	r0, r5
 80023b6:	3041      	adds	r0, #65	@ 0x41
 80023b8:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80023ba:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 80023bc:	4a0e      	ldr	r2, [pc, #56]	@ (80023f8 <HAL_TIM_OC_Start_DMA+0x1c8>)
 80023be:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80023c0:	4a0e      	ldr	r2, [pc, #56]	@ (80023fc <HAL_TIM_OC_Start_DMA+0x1cc>)
 80023c2:	6302      	str	r2, [r0, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80023c4:	4a0e      	ldr	r2, [pc, #56]	@ (8002400 <HAL_TIM_OC_Start_DMA+0x1d0>)
 80023c6:	6342      	str	r2, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80023c8:	682a      	ldr	r2, [r5, #0]
 80023ca:	3240      	adds	r2, #64	@ 0x40
 80023cc:	f7fe ff98 	bl	8001300 <HAL_DMA_Start_IT>
 80023d0:	2800      	cmp	r0, #0
 80023d2:	d186      	bne.n	80022e2 <HAL_TIM_OC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80023d4:	2380      	movs	r3, #128	@ 0x80
 80023d6:	682a      	ldr	r2, [r5, #0]
 80023d8:	015b      	lsls	r3, r3, #5
 80023da:	68d1      	ldr	r1, [r2, #12]
 80023dc:	e7a1      	b.n	8002322 <HAL_TIM_OC_Start_DMA+0xf2>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023de:	4b0d      	ldr	r3, [pc, #52]	@ (8002414 <HAL_TIM_OC_Start_DMA+0x1e4>)
 80023e0:	429c      	cmp	r4, r3
 80023e2:	d0b6      	beq.n	8002352 <HAL_TIM_OC_Start_DMA+0x122>
      __HAL_TIM_ENABLE(htim);
 80023e4:	2301      	movs	r3, #1
 80023e6:	6822      	ldr	r2, [r4, #0]
 80023e8:	4313      	orrs	r3, r2
 80023ea:	6023      	str	r3, [r4, #0]
 80023ec:	e7b6      	b.n	800235c <HAL_TIM_OC_Start_DMA+0x12c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023ee:	2280      	movs	r2, #128	@ 0x80
 80023f0:	0252      	lsls	r2, r2, #9
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d1f6      	bne.n	80023e4 <HAL_TIM_OC_Start_DMA+0x1b4>
 80023f6:	e7b1      	b.n	800235c <HAL_TIM_OC_Start_DMA+0x12c>
 80023f8:	08001d13 	.word	0x08001d13
 80023fc:	08001d85 	.word	0x08001d85
 8002400:	08001dbf 	.word	0x08001dbf
 8002404:	40012c00 	.word	0x40012c00
 8002408:	40014400 	.word	0x40014400
 800240c:	40014800 	.word	0x40014800
 8002410:	00010007 	.word	0x00010007
 8002414:	40000400 	.word	0x40000400

08002418 <HAL_TIM_PWM_Start_DMA>:
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
 8002418:	b510      	push	{r4, lr}
 800241a:	f7ff ff09 	bl	8002230 <HAL_TIM_OC_Start_DMA>
 800241e:	bd10      	pop	{r4, pc}

08002420 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002420:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002422:	0004      	movs	r4, r0
 8002424:	2202      	movs	r2, #2
 8002426:	343c      	adds	r4, #60	@ 0x3c
 8002428:	7825      	ldrb	r5, [r4, #0]
{
 800242a:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 800242c:	0010      	movs	r0, r2
 800242e:	2d01      	cmp	r5, #1
 8002430:	d01f      	beq.n	8002472 <HAL_TIMEx_MasterConfigSynchronization+0x52>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002432:	001d      	movs	r5, r3
 8002434:	353d      	adds	r5, #61	@ 0x3d
 8002436:	702a      	strb	r2, [r5, #0]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002438:	681a      	ldr	r2, [r3, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800243a:	4e0e      	ldr	r6, [pc, #56]	@ (8002474 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  tmpcr2 = htim->Instance->CR2;
 800243c:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 800243e:	6890      	ldr	r0, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002440:	42b2      	cmp	r2, r6
 8002442:	d103      	bne.n	800244c <HAL_TIMEx_MasterConfigSynchronization+0x2c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002444:	4f0c      	ldr	r7, [pc, #48]	@ (8002478 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 8002446:	403b      	ands	r3, r7
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002448:	684f      	ldr	r7, [r1, #4]
 800244a:	433b      	orrs	r3, r7
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800244c:	2770      	movs	r7, #112	@ 0x70
 800244e:	43bb      	bics	r3, r7
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002450:	680f      	ldr	r7, [r1, #0]
 8002452:	433b      	orrs	r3, r7

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002454:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002456:	42b2      	cmp	r2, r6
 8002458:	d002      	beq.n	8002460 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 800245a:	4b08      	ldr	r3, [pc, #32]	@ (800247c <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 800245c:	429a      	cmp	r2, r3
 800245e:	d104      	bne.n	800246a <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002460:	2380      	movs	r3, #128	@ 0x80
 8002462:	4398      	bics	r0, r3
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002464:	688b      	ldr	r3, [r1, #8]
 8002466:	4318      	orrs	r0, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002468:	6090      	str	r0, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800246a:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 800246c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800246e:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8002470:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8002472:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002474:	40012c00 	.word	0x40012c00
 8002478:	ff0fffff 	.word	0xff0fffff
 800247c:	40000400 	.word	0x40000400

08002480 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002480:	b510      	push	{r4, lr}
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002482:	0004      	movs	r4, r0
 8002484:	343c      	adds	r4, #60	@ 0x3c
 8002486:	7823      	ldrb	r3, [r4, #0]
{
 8002488:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 800248a:	2002      	movs	r0, #2
 800248c:	2b01      	cmp	r3, #1
 800248e:	d039      	beq.n	8002504 <HAL_TIMEx_ConfigBreakDeadTime+0x84>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002490:	481d      	ldr	r0, [pc, #116]	@ (8002508 <HAL_TIMEx_ConfigBreakDeadTime+0x88>)
 8002492:	68cb      	ldr	r3, [r1, #12]
 8002494:	4003      	ands	r3, r0
 8002496:	6888      	ldr	r0, [r1, #8]
 8002498:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800249a:	481c      	ldr	r0, [pc, #112]	@ (800250c <HAL_TIMEx_ConfigBreakDeadTime+0x8c>)
 800249c:	4003      	ands	r3, r0
 800249e:	6848      	ldr	r0, [r1, #4]
 80024a0:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80024a2:	481b      	ldr	r0, [pc, #108]	@ (8002510 <HAL_TIMEx_ConfigBreakDeadTime+0x90>)
 80024a4:	4003      	ands	r3, r0
 80024a6:	6808      	ldr	r0, [r1, #0]
 80024a8:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80024aa:	481a      	ldr	r0, [pc, #104]	@ (8002514 <HAL_TIMEx_ConfigBreakDeadTime+0x94>)
 80024ac:	4003      	ands	r3, r0
 80024ae:	6908      	ldr	r0, [r1, #16]
 80024b0:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80024b2:	4819      	ldr	r0, [pc, #100]	@ (8002518 <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
 80024b4:	4003      	ands	r3, r0
 80024b6:	6948      	ldr	r0, [r1, #20]
 80024b8:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80024ba:	4818      	ldr	r0, [pc, #96]	@ (800251c <HAL_TIMEx_ConfigBreakDeadTime+0x9c>)
 80024bc:	4003      	ands	r3, r0
 80024be:	6b08      	ldr	r0, [r1, #48]	@ 0x30
 80024c0:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80024c2:	4817      	ldr	r0, [pc, #92]	@ (8002520 <HAL_TIMEx_ConfigBreakDeadTime+0xa0>)
 80024c4:	4003      	ands	r3, r0
 80024c6:	6988      	ldr	r0, [r1, #24]
 80024c8:	0400      	lsls	r0, r0, #16
 80024ca:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80024cc:	4815      	ldr	r0, [pc, #84]	@ (8002524 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 80024ce:	4003      	ands	r3, r0
 80024d0:	69c8      	ldr	r0, [r1, #28]
 80024d2:	4303      	orrs	r3, r0

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80024d4:	6810      	ldr	r0, [r2, #0]
 80024d6:	4a14      	ldr	r2, [pc, #80]	@ (8002528 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 80024d8:	4290      	cmp	r0, r2
 80024da:	d110      	bne.n	80024fe <HAL_TIMEx_ConfigBreakDeadTime+0x7e>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80024dc:	4a13      	ldr	r2, [pc, #76]	@ (800252c <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 80024de:	4013      	ands	r3, r2
 80024e0:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 80024e2:	0512      	lsls	r2, r2, #20
 80024e4:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80024e6:	4b12      	ldr	r3, [pc, #72]	@ (8002530 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 80024e8:	401a      	ands	r2, r3
 80024ea:	6a0b      	ldr	r3, [r1, #32]
 80024ec:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80024ee:	4b11      	ldr	r3, [pc, #68]	@ (8002534 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 80024f0:	401a      	ands	r2, r3
 80024f2:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 80024f4:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80024f6:	4b10      	ldr	r3, [pc, #64]	@ (8002538 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 80024f8:	401a      	ands	r2, r3
 80024fa:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 80024fc:	4313      	orrs	r3, r2
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80024fe:	6443      	str	r3, [r0, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8002500:	2000      	movs	r0, #0
 8002502:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8002504:	bd10      	pop	{r4, pc}
 8002506:	46c0      	nop			@ (mov r8, r8)
 8002508:	fffffcff 	.word	0xfffffcff
 800250c:	fffffbff 	.word	0xfffffbff
 8002510:	fffff7ff 	.word	0xfffff7ff
 8002514:	ffffefff 	.word	0xffffefff
 8002518:	ffffdfff 	.word	0xffffdfff
 800251c:	ffffbfff 	.word	0xffffbfff
 8002520:	fff0ffff 	.word	0xfff0ffff
 8002524:	efffffff 	.word	0xefffffff
 8002528:	40012c00 	.word	0x40012c00
 800252c:	ff0fffff 	.word	0xff0fffff
 8002530:	feffffff 	.word	0xfeffffff
 8002534:	fdffffff 	.word	0xfdffffff
 8002538:	dfffffff 	.word	0xdfffffff

0800253c <memset>:
 800253c:	0003      	movs	r3, r0
 800253e:	1882      	adds	r2, r0, r2
 8002540:	4293      	cmp	r3, r2
 8002542:	d100      	bne.n	8002546 <memset+0xa>
 8002544:	4770      	bx	lr
 8002546:	7019      	strb	r1, [r3, #0]
 8002548:	3301      	adds	r3, #1
 800254a:	e7f9      	b.n	8002540 <memset+0x4>

0800254c <__libc_init_array>:
 800254c:	b570      	push	{r4, r5, r6, lr}
 800254e:	2600      	movs	r6, #0
 8002550:	4c0c      	ldr	r4, [pc, #48]	@ (8002584 <__libc_init_array+0x38>)
 8002552:	4d0d      	ldr	r5, [pc, #52]	@ (8002588 <__libc_init_array+0x3c>)
 8002554:	1b64      	subs	r4, r4, r5
 8002556:	10a4      	asrs	r4, r4, #2
 8002558:	42a6      	cmp	r6, r4
 800255a:	d109      	bne.n	8002570 <__libc_init_array+0x24>
 800255c:	2600      	movs	r6, #0
 800255e:	f000 f823 	bl	80025a8 <_init>
 8002562:	4c0a      	ldr	r4, [pc, #40]	@ (800258c <__libc_init_array+0x40>)
 8002564:	4d0a      	ldr	r5, [pc, #40]	@ (8002590 <__libc_init_array+0x44>)
 8002566:	1b64      	subs	r4, r4, r5
 8002568:	10a4      	asrs	r4, r4, #2
 800256a:	42a6      	cmp	r6, r4
 800256c:	d105      	bne.n	800257a <__libc_init_array+0x2e>
 800256e:	bd70      	pop	{r4, r5, r6, pc}
 8002570:	00b3      	lsls	r3, r6, #2
 8002572:	58eb      	ldr	r3, [r5, r3]
 8002574:	4798      	blx	r3
 8002576:	3601      	adds	r6, #1
 8002578:	e7ee      	b.n	8002558 <__libc_init_array+0xc>
 800257a:	00b3      	lsls	r3, r6, #2
 800257c:	58eb      	ldr	r3, [r5, r3]
 800257e:	4798      	blx	r3
 8002580:	3601      	adds	r6, #1
 8002582:	e7f2      	b.n	800256a <__libc_init_array+0x1e>
 8002584:	08002608 	.word	0x08002608
 8002588:	08002608 	.word	0x08002608
 800258c:	0800260c 	.word	0x0800260c
 8002590:	08002608 	.word	0x08002608

08002594 <memcpy>:
 8002594:	2300      	movs	r3, #0
 8002596:	b510      	push	{r4, lr}
 8002598:	429a      	cmp	r2, r3
 800259a:	d100      	bne.n	800259e <memcpy+0xa>
 800259c:	bd10      	pop	{r4, pc}
 800259e:	5ccc      	ldrb	r4, [r1, r3]
 80025a0:	54c4      	strb	r4, [r0, r3]
 80025a2:	3301      	adds	r3, #1
 80025a4:	e7f8      	b.n	8002598 <memcpy+0x4>
	...

080025a8 <_init>:
 80025a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025aa:	46c0      	nop			@ (mov r8, r8)
 80025ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80025ae:	bc08      	pop	{r3}
 80025b0:	469e      	mov	lr, r3
 80025b2:	4770      	bx	lr

080025b4 <_fini>:
 80025b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025b6:	46c0      	nop			@ (mov r8, r8)
 80025b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80025ba:	bc08      	pop	{r3}
 80025bc:	469e      	mov	lr, r3
 80025be:	4770      	bx	lr
