
---------- Begin Simulation Statistics ----------
host_inst_rate                                 173880                       # Simulator instruction rate (inst/s)
host_mem_usage                                 404840                       # Number of bytes of host memory used
host_seconds                                   115.02                       # Real time elapsed on the host
host_tick_rate                              377603631                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.043433                       # Number of seconds simulated
sim_ticks                                 43432795500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7234649                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 29433.950146                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 20706.661716                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6185275                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    30887222000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.145048                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1049374                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            455562                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  12295843500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082079                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593811                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 88398.961578                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 83035.770298                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                837383                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   36020455268                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.327327                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              407476                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           159072                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  20626417485                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 56652.943468                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.659894                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           82980                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4701061249                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8479508                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 45926.263698                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 39090.090992                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7022658                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     66907677268                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.171808                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1456850                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             614634                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  32922260985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099324                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842215                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997143                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.074667                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8479508                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 45926.263698                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 39090.090992                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7022658                       # number of overall hits
system.cpu.dcache.overall_miss_latency    66907677268                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.171808                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1456850                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            614634                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  32922260985                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099324                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842215                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592799                       # number of replacements
system.cpu.dcache.sampled_refs                 593823                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.074667                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7517736                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501298723000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13062698                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 32109.913793                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 28316.375199                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13062002                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       22348500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  696                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                65                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     17811000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             629                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        38000                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20700.478605                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       304000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13062698                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 32109.913793                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 28316.375199                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13062002                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        22348500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000053                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   696                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 65                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     17811000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              629                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.716258                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            366.724304                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13062698                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 32109.913793                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 28316.375199                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13062002                       # number of overall hits
system.cpu.icache.overall_miss_latency       22348500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000053                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  696                       # number of overall misses
system.cpu.icache.overall_mshr_hits                65                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     17811000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             629                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    119                       # number of replacements
system.cpu.icache.sampled_refs                    631                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                366.724304                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13062002                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           541790805000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 69133.301876                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     39812693284                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                575883                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency           100700                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 101333.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                            6                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency               503500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.454545                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                          5                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                       2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency          304000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.272727                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                     3                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594443                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       92620.860123                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  107520.081358                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         526476                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             6295162000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.114337                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        67967                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     35023                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        3541819000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.055415                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   32941                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    81989.921189                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 66518.692133                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         20365722494                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    16522777495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.272785                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594454                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        92621.454422                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   107519.517970                       # average overall mshr miss latency
system.l2.demand_hits                          526482                       # number of demand (read+write) hits
system.l2.demand_miss_latency              6295665500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.114344                       # miss rate for demand accesses
system.l2.demand_misses                         67972                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      35025                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         3542123000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.055419                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    32944                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.390938                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.297268                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   6405.126169                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4870.435710                       # Average occupied blocks per context
system.l2.overall_accesses                     594454                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       92621.454422                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  71210.403422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         526482                       # number of overall hits
system.l2.overall_miss_latency             6295665500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.114344                       # miss rate for overall accesses
system.l2.overall_misses                        67972                       # number of overall misses
system.l2.overall_mshr_hits                     35025                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       43354816284                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.024178                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  608827                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.913894                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        526296                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       877337                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      1670526                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           758752                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        34430                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         592428                       # number of replacements
system.l2.sampled_refs                         608812                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11275.561879                       # Cycle average of tags in use
system.l2.total_refs                           774887                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   542753820000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 67944909                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         103960                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       151670                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        12185                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       201864                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         213876                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS             20                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       673209                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     15666019                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.640865                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.891238                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     13553451     86.51%     86.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       272659      1.74%     88.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       294045      1.88%     90.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       300035      1.92%     92.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       227025      1.45%     93.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       154465      0.99%     94.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       125065      0.80%     95.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        66065      0.42%     95.70% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       673209      4.30%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     15666019                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039796                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597948                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152951                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        12182                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039796                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      9250577                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.892067                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.892067                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      5487875                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        11990                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     31063073                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      5982781                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4133268                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1442537                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        62094                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        7334786                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            7303999                       # DTB hits
system.switch_cpus_1.dtb.data_misses            30787                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6646900                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6616137                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            30763                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        687886                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            687862                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              24                       # DTB write misses
system.switch_cpus_1.fetch.Branches            213876                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3042567                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7276972                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       359620                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             31362224                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        813421                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.011304                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3042567                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       103980                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.657563                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     17108556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.833131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.281721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       12874173     75.25%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          32500      0.19%     75.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         102479      0.60%     76.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         102152      0.60%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4          99326      0.58%     77.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          53219      0.31%     77.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         221702      1.30%     78.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         159341      0.93%     79.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3463664     20.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     17108556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               1812125                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         159395                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               41198                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.783211                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            7450478                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           687886                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6754973                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11763681                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.850066                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5742173                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.621737                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11797662                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        17793                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2604398                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7840713                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2496609                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       843580                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     19365377                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6762592                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      2190920                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14818879                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        39057                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         2876                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1442537                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        77991                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      3018581                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1965                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         2255                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      4242741                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       288576                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         2255                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         9230                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect         8563                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.528522                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.528522                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       869804      5.11%      5.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8175      0.05%      5.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4857855     28.56%     33.72% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     33.72% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     33.72% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3387612     19.92%     53.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     53.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     53.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      7177990     42.20%     95.84% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       708365      4.16%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     17009801                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       194380                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.011428                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           25      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          211      0.11%      0.12% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.12% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.12% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        57310     29.48%     29.60% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     29.60% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     29.60% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       134241     69.06%     98.67% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         2593      1.33%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     17108556                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.994228                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.684259                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     10824028     63.27%     63.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1874433     10.96%     74.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1698737      9.93%     84.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1126013      6.58%     90.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       615540      3.60%     94.33% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       310997      1.82%     96.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       384748      2.25%     98.40% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       158258      0.93%     99.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8       115802      0.68%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     17108556                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.899006                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         19324179                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        17009801                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      9321154                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       993030                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7422011                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3042595                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3042567                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              28                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       317709                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        76321                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7840713                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       843580                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               18920681                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      4478359                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193394                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        70704                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6560748                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       961140                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        22994                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     42995154                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27588043                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     26022414                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3596852                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1442537                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1030059                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     16828940                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      2793225                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28808                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
