//--------------------------------------------------------------------------------------------------------
//
//  [START] MMR - Memory Mapped Register Definition
//
//--------------------------------------------------------------------------------------------------------
    //----------------------------------------------------------------------------------------------------
    // Generic Signals
    //----------------------------------------------------------------------------------------------------
    // cfg_type
    `define MMR_TYPE_DDR1    3'b000
    `define MMR_TYPE_DDR2    3'b001
    `define MMR_TYPE_DDR3    3'b010
    `define MMR_TYPE_LPDDR1  3'b011
    `define MMR_TYPE_LPDDR2  3'b100
    
    //----------------------------------------------------------------------------------------------------
    // Address Mapping Signals
    //----------------------------------------------------------------------------------------------------
    // cfg_addr_order
    `define MMR_ADDR_ORDER_CS_ROW_BA_COL    2'b00
    `define MMR_ADDR_ORDER_CS_BA_ROW_COL    2'b01
    `define MMR_ADDR_ORDER_ROW_CS_BA_COL    2'b10
    
//--------------------------------------------------------------------------------------------------------
//
//  [END] MMR - Memory Mapped Register Definition
//
//--------------------------------------------------------------------------------------------------------
