verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../Convolution.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Convolution.gen/sources_1/bd/design_1/ipshared/b28c/hdl" --include "../../../../Convolution.gen/sources_1/bd/design_1/ip/design_1_Convolution_0_1/drivers/Convolution_v1_3/src" \
"../../../bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v" \
"../../../../Convolution.gen/sources_1/bd/design_1/ipshared/6134/hdl/ip/Convolution_fadd_32ns_32ns_32_8_full_dsp_1_ip.v" \
"../../../../Convolution.gen/sources_1/bd/design_1/ipshared/6134/hdl/ip/Convolution_fmul_32ns_32ns_32_4_max_dsp_1_ip.v" \
"../../../../Convolution.gen/sources_1/bd/design_1/ipshared/6134/hdl/ip/Convolution_sitofp_32ns_32_7_no_dsp_1_ip.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
