
mcu_lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003650  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000210  0800375c  0800375c  0001375c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800396c  0800396c  000200b4  2**0
                  CONTENTS
  4 .ARM          00000000  0800396c  0800396c  000200b4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800396c  0800396c  000200b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800396c  0800396c  0001396c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003970  08003970  00013970  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b4  20000000  08003974  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000011c  200000b4  08003a28  000200b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001d0  08003a28  000201d0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f2f2  00000000  00000000  000200dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000277a  00000000  00000000  0002f3cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d98  00000000  00000000  00031b50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00019738  00000000  00000000  000328e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000f599  00000000  00000000  0004c020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0008a0ea  00000000  00000000  0005b5b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  000e56a3  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00000c68  00000000  00000000  000e56f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003c58  00000000  00000000  000e6360  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000b4 	.word	0x200000b4
 8000128:	00000000 	.word	0x00000000
 800012c:	08003744 	.word	0x08003744

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000b8 	.word	0x200000b8
 8000148:	08003744 	.word	0x08003744

0800014c <WhichButtonIsPressed>:
	BUTTON_PRESS_MORE_THAN_1S
};

enum ButtonState buttonState = BUTTON_RELEASED;

int WhichButtonIsPressed() {
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	if (is_button_pressed(3)) return button_reset_is_pressed;
 8000150:	2003      	movs	r0, #3
 8000152:	f000 f9bf 	bl	80004d4 <is_button_pressed>
 8000156:	4603      	mov	r3, r0
 8000158:	2b00      	cmp	r3, #0
 800015a:	d001      	beq.n	8000160 <WhichButtonIsPressed+0x14>
 800015c:	230d      	movs	r3, #13
 800015e:	e018      	b.n	8000192 <WhichButtonIsPressed+0x46>
	if (is_button_pressed(0)) return button_mode_is_pressed;
 8000160:	2000      	movs	r0, #0
 8000162:	f000 f9b7 	bl	80004d4 <is_button_pressed>
 8000166:	4603      	mov	r3, r0
 8000168:	2b00      	cmp	r3, #0
 800016a:	d001      	beq.n	8000170 <WhichButtonIsPressed+0x24>
 800016c:	230a      	movs	r3, #10
 800016e:	e010      	b.n	8000192 <WhichButtonIsPressed+0x46>
	if (is_button_pressed(1)) return button_add_is_pressed;
 8000170:	2001      	movs	r0, #1
 8000172:	f000 f9af 	bl	80004d4 <is_button_pressed>
 8000176:	4603      	mov	r3, r0
 8000178:	2b00      	cmp	r3, #0
 800017a:	d001      	beq.n	8000180 <WhichButtonIsPressed+0x34>
 800017c:	230b      	movs	r3, #11
 800017e:	e008      	b.n	8000192 <WhichButtonIsPressed+0x46>
	if (is_button_pressed(2)) return button_confirm_is_pressed;
 8000180:	2002      	movs	r0, #2
 8000182:	f000 f9a7 	bl	80004d4 <is_button_pressed>
 8000186:	4603      	mov	r3, r0
 8000188:	2b00      	cmp	r3, #0
 800018a:	d001      	beq.n	8000190 <WhichButtonIsPressed+0x44>
 800018c:	230c      	movs	r3, #12
 800018e:	e000      	b.n	8000192 <WhichButtonIsPressed+0x46>

	return 0; // None of these buttons are pressed
 8000190:	2300      	movs	r3, #0
}
 8000192:	4618      	mov	r0, r3
 8000194:	bd80      	pop	{r7, pc}
	...

08000198 <fsm_for_input_processing>:

void fsm_for_input_processing() {
 8000198:	b580      	push	{r7, lr}
 800019a:	af00      	add	r7, sp, #0
	// Only display 3 MODE to modify value.
	if (status == RED_MODE || status == GREEN_MODE || status == AMBER_MODE)
 800019c:	4b7e      	ldr	r3, [pc, #504]	; (8000398 <fsm_for_input_processing+0x200>)
 800019e:	681b      	ldr	r3, [r3, #0]
 80001a0:	2b02      	cmp	r3, #2
 80001a2:	d007      	beq.n	80001b4 <fsm_for_input_processing+0x1c>
 80001a4:	4b7c      	ldr	r3, [pc, #496]	; (8000398 <fsm_for_input_processing+0x200>)
 80001a6:	681b      	ldr	r3, [r3, #0]
 80001a8:	2b04      	cmp	r3, #4
 80001aa:	d003      	beq.n	80001b4 <fsm_for_input_processing+0x1c>
 80001ac:	4b7a      	ldr	r3, [pc, #488]	; (8000398 <fsm_for_input_processing+0x200>)
 80001ae:	681b      	ldr	r3, [r3, #0]
 80001b0:	2b03      	cmp	r3, #3
 80001b2:	d103      	bne.n	80001bc <fsm_for_input_processing+0x24>
		light_time1 = status;
 80001b4:	4b78      	ldr	r3, [pc, #480]	; (8000398 <fsm_for_input_processing+0x200>)
 80001b6:	681b      	ldr	r3, [r3, #0]
 80001b8:	4a78      	ldr	r2, [pc, #480]	; (800039c <fsm_for_input_processing+0x204>)
 80001ba:	6013      	str	r3, [r2, #0]
	switch(buttonState) {
 80001bc:	4b78      	ldr	r3, [pc, #480]	; (80003a0 <fsm_for_input_processing+0x208>)
 80001be:	781b      	ldrb	r3, [r3, #0]
 80001c0:	2b02      	cmp	r3, #2
 80001c2:	f000 80d9 	beq.w	8000378 <fsm_for_input_processing+0x1e0>
 80001c6:	2b02      	cmp	r3, #2
 80001c8:	f300 80df 	bgt.w	800038a <fsm_for_input_processing+0x1f2>
 80001cc:	2b00      	cmp	r3, #0
 80001ce:	d003      	beq.n	80001d8 <fsm_for_input_processing+0x40>
 80001d0:	2b01      	cmp	r3, #1
 80001d2:	f000 80be 	beq.w	8000352 <fsm_for_input_processing+0x1ba>
				buttonState = BUTTON_RELEASED;
			}
			// TODO
			break;
		default:
			break;
 80001d6:	e0d8      	b.n	800038a <fsm_for_input_processing+0x1f2>
			if (WhichButtonIsPressed()) {
 80001d8:	f7ff ffb8 	bl	800014c <WhichButtonIsPressed>
 80001dc:	4603      	mov	r3, r0
 80001de:	2b00      	cmp	r3, #0
 80001e0:	f000 80b4 	beq.w	800034c <fsm_for_input_processing+0x1b4>
				buttonState = BUTTON_PRESSED;
 80001e4:	4b6e      	ldr	r3, [pc, #440]	; (80003a0 <fsm_for_input_processing+0x208>)
 80001e6:	2201      	movs	r2, #1
 80001e8:	701a      	strb	r2, [r3, #0]
				switch(WhichButtonIsPressed()) {
 80001ea:	f7ff ffaf 	bl	800014c <WhichButtonIsPressed>
 80001ee:	4603      	mov	r3, r0
 80001f0:	3b0a      	subs	r3, #10
 80001f2:	2b03      	cmp	r3, #3
 80001f4:	f200 80ac 	bhi.w	8000350 <fsm_for_input_processing+0x1b8>
 80001f8:	a201      	add	r2, pc, #4	; (adr r2, 8000200 <fsm_for_input_processing+0x68>)
 80001fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001fe:	bf00      	nop
 8000200:	08000211 	.word	0x08000211
 8000204:	0800030b 	.word	0x0800030b
 8000208:	08000341 	.word	0x08000341
 800020c:	08000347 	.word	0x08000347
						switch(status) {
 8000210:	4b61      	ldr	r3, [pc, #388]	; (8000398 <fsm_for_input_processing+0x200>)
 8000212:	681b      	ldr	r3, [r3, #0]
 8000214:	3b01      	subs	r3, #1
 8000216:	2b06      	cmp	r3, #6
 8000218:	d872      	bhi.n	8000300 <fsm_for_input_processing+0x168>
 800021a:	a201      	add	r2, pc, #4	; (adr r2, 8000220 <fsm_for_input_processing+0x88>)
 800021c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000220:	0800023d 	.word	0x0800023d
 8000224:	08000267 	.word	0x08000267
 8000228:	08000289 	.word	0x08000289
 800022c:	080002af 	.word	0x080002af
 8000230:	08000267 	.word	0x08000267
 8000234:	08000289 	.word	0x08000289
 8000238:	080002af 	.word	0x080002af
								led_init();
 800023c:	f000 f9e4 	bl	8000608 <led_init>
								status = RED_MODE;
 8000240:	4b55      	ldr	r3, [pc, #340]	; (8000398 <fsm_for_input_processing+0x200>)
 8000242:	2202      	movs	r2, #2
 8000244:	601a      	str	r2, [r3, #0]
								printf("The system is in MODE '2 - RED_MODE' \r\n");
 8000246:	4857      	ldr	r0, [pc, #348]	; (80003a4 <fsm_for_input_processing+0x20c>)
 8000248:	f002 fe28 	bl	8002e9c <puts>
								light_time = man_red_time;
 800024c:	4b56      	ldr	r3, [pc, #344]	; (80003a8 <fsm_for_input_processing+0x210>)
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	4a56      	ldr	r2, [pc, #344]	; (80003ac <fsm_for_input_processing+0x214>)
 8000252:	6013      	str	r3, [r2, #0]
								temp_value = light_time;
 8000254:	4b55      	ldr	r3, [pc, #340]	; (80003ac <fsm_for_input_processing+0x214>)
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	4a55      	ldr	r2, [pc, #340]	; (80003b0 <fsm_for_input_processing+0x218>)
 800025a:	6013      	str	r3, [r2, #0]
								setTimer1(DURATION_HALF_OF_SECOND);
 800025c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000260:	f000 fbfc 	bl	8000a5c <setTimer1>
								break;
 8000264:	e04d      	b.n	8000302 <fsm_for_input_processing+0x16a>
								led_init();
 8000266:	f000 f9cf 	bl	8000608 <led_init>
								light_time = man_amber_time;
 800026a:	4b52      	ldr	r3, [pc, #328]	; (80003b4 <fsm_for_input_processing+0x21c>)
 800026c:	681b      	ldr	r3, [r3, #0]
 800026e:	4a4f      	ldr	r2, [pc, #316]	; (80003ac <fsm_for_input_processing+0x214>)
 8000270:	6013      	str	r3, [r2, #0]
								temp_value = light_time; // store value to temp variable if button add is pressed
 8000272:	4b4e      	ldr	r3, [pc, #312]	; (80003ac <fsm_for_input_processing+0x214>)
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	4a4e      	ldr	r2, [pc, #312]	; (80003b0 <fsm_for_input_processing+0x218>)
 8000278:	6013      	str	r3, [r2, #0]
								status = AMBER_MODE;
 800027a:	4b47      	ldr	r3, [pc, #284]	; (8000398 <fsm_for_input_processing+0x200>)
 800027c:	2203      	movs	r2, #3
 800027e:	601a      	str	r2, [r3, #0]
								printf("The system is in MODE '3 - AMBER_MODE' \r\n");
 8000280:	484d      	ldr	r0, [pc, #308]	; (80003b8 <fsm_for_input_processing+0x220>)
 8000282:	f002 fe0b 	bl	8002e9c <puts>
								break;
 8000286:	e03c      	b.n	8000302 <fsm_for_input_processing+0x16a>
								GPIOB->BSRR = 0x3F00;
 8000288:	4b4c      	ldr	r3, [pc, #304]	; (80003bc <fsm_for_input_processing+0x224>)
 800028a:	f44f 527c 	mov.w	r2, #16128	; 0x3f00
 800028e:	611a      	str	r2, [r3, #16]
								light_time = man_green_time;
 8000290:	4b4b      	ldr	r3, [pc, #300]	; (80003c0 <fsm_for_input_processing+0x228>)
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	4a45      	ldr	r2, [pc, #276]	; (80003ac <fsm_for_input_processing+0x214>)
 8000296:	6013      	str	r3, [r2, #0]
								temp_value = light_time; // store value to temp variable if button add is pressed
 8000298:	4b44      	ldr	r3, [pc, #272]	; (80003ac <fsm_for_input_processing+0x214>)
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	4a44      	ldr	r2, [pc, #272]	; (80003b0 <fsm_for_input_processing+0x218>)
 800029e:	6013      	str	r3, [r2, #0]
								status = GREEN_MODE;
 80002a0:	4b3d      	ldr	r3, [pc, #244]	; (8000398 <fsm_for_input_processing+0x200>)
 80002a2:	2204      	movs	r2, #4
 80002a4:	601a      	str	r2, [r3, #0]
								printf("The system is in MODE '4 - GREEN_MODE' \r\n");
 80002a6:	4847      	ldr	r0, [pc, #284]	; (80003c4 <fsm_for_input_processing+0x22c>)
 80002a8:	f002 fdf8 	bl	8002e9c <puts>
								break;
 80002ac:	e029      	b.n	8000302 <fsm_for_input_processing+0x16a>
								led_init();
 80002ae:	f000 f9ab 	bl	8000608 <led_init>
								light_time = man_red_time;
 80002b2:	4b3d      	ldr	r3, [pc, #244]	; (80003a8 <fsm_for_input_processing+0x210>)
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	4a3d      	ldr	r2, [pc, #244]	; (80003ac <fsm_for_input_processing+0x214>)
 80002b8:	6013      	str	r3, [r2, #0]
								temp_value = light_time;
 80002ba:	4b3c      	ldr	r3, [pc, #240]	; (80003ac <fsm_for_input_processing+0x214>)
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	4a3c      	ldr	r2, [pc, #240]	; (80003b0 <fsm_for_input_processing+0x218>)
 80002c0:	6013      	str	r3, [r2, #0]
								status = NORMAL_MODE;
 80002c2:	4b35      	ldr	r3, [pc, #212]	; (8000398 <fsm_for_input_processing+0x200>)
 80002c4:	2201      	movs	r2, #1
 80002c6:	601a      	str	r2, [r3, #0]
								printf("The system is in MODE '1 - NORMAL' \r\n");
 80002c8:	483f      	ldr	r0, [pc, #252]	; (80003c8 <fsm_for_input_processing+0x230>)
 80002ca:	f002 fde7 	bl	8002e9c <puts>
								traffic_init();
 80002ce:	f000 fdef 	bl	8000eb0 <traffic_init>
								update_buffer();
 80002d2:	f000 f93b 	bl	800054c <update_buffer>
								if (man_red_time != man_green_time + man_amber_time) {
 80002d6:	4b3a      	ldr	r3, [pc, #232]	; (80003c0 <fsm_for_input_processing+0x228>)
 80002d8:	681a      	ldr	r2, [r3, #0]
 80002da:	4b36      	ldr	r3, [pc, #216]	; (80003b4 <fsm_for_input_processing+0x21c>)
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	441a      	add	r2, r3
 80002e0:	4b31      	ldr	r3, [pc, #196]	; (80003a8 <fsm_for_input_processing+0x210>)
 80002e2:	681b      	ldr	r3, [r3, #0]
 80002e4:	429a      	cmp	r2, r3
 80002e6:	d007      	beq.n	80002f8 <fsm_for_input_processing+0x160>
									printf("The setting is incorrect.\r\n");
 80002e8:	4838      	ldr	r0, [pc, #224]	; (80003cc <fsm_for_input_processing+0x234>)
 80002ea:	f002 fdd7 	bl	8002e9c <puts>
									printf("You should choose red = green + amber (time).\r\n");
 80002ee:	4838      	ldr	r0, [pc, #224]	; (80003d0 <fsm_for_input_processing+0x238>)
 80002f0:	f002 fdd4 	bl	8002e9c <puts>
									resetToTheDefaultSetting();
 80002f4:	f000 fe96 	bl	8001024 <resetToTheDefaultSetting>
								setTimer3(DURATION_1S);
 80002f8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80002fc:	f000 fbe2 	bl	8000ac4 <setTimer3>
								break;
 8000300:	bf00      	nop
						buttonState = BUTTON_PRESSED;
 8000302:	4b27      	ldr	r3, [pc, #156]	; (80003a0 <fsm_for_input_processing+0x208>)
 8000304:	2201      	movs	r2, #1
 8000306:	701a      	strb	r2, [r3, #0]
						break;
 8000308:	e023      	b.n	8000352 <fsm_for_input_processing+0x1ba>
						switch(status) {
 800030a:	4b23      	ldr	r3, [pc, #140]	; (8000398 <fsm_for_input_processing+0x200>)
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	2b04      	cmp	r3, #4
 8000310:	d00e      	beq.n	8000330 <fsm_for_input_processing+0x198>
 8000312:	2b04      	cmp	r3, #4
 8000314:	dc10      	bgt.n	8000338 <fsm_for_input_processing+0x1a0>
 8000316:	2b02      	cmp	r3, #2
 8000318:	d002      	beq.n	8000320 <fsm_for_input_processing+0x188>
 800031a:	2b03      	cmp	r3, #3
 800031c:	d004      	beq.n	8000328 <fsm_for_input_processing+0x190>
							break;
 800031e:	e00b      	b.n	8000338 <fsm_for_input_processing+0x1a0>
							status = MAN_RED_MODE;
 8000320:	4b1d      	ldr	r3, [pc, #116]	; (8000398 <fsm_for_input_processing+0x200>)
 8000322:	2205      	movs	r2, #5
 8000324:	601a      	str	r2, [r3, #0]
							break;
 8000326:	e008      	b.n	800033a <fsm_for_input_processing+0x1a2>
							status = MAN_AMBER_MODE;
 8000328:	4b1b      	ldr	r3, [pc, #108]	; (8000398 <fsm_for_input_processing+0x200>)
 800032a:	2206      	movs	r2, #6
 800032c:	601a      	str	r2, [r3, #0]
							break;
 800032e:	e004      	b.n	800033a <fsm_for_input_processing+0x1a2>
							status = MAN_GREEN_MODE;
 8000330:	4b19      	ldr	r3, [pc, #100]	; (8000398 <fsm_for_input_processing+0x200>)
 8000332:	2207      	movs	r2, #7
 8000334:	601a      	str	r2, [r3, #0]
							break;
 8000336:	e000      	b.n	800033a <fsm_for_input_processing+0x1a2>
							break;
 8000338:	bf00      	nop
						updateTempTime();
 800033a:	f000 fddb 	bl	8000ef4 <updateTempTime>
						break;
 800033e:	e008      	b.n	8000352 <fsm_for_input_processing+0x1ba>
						confirmAdjustedTime();
 8000340:	f000 fe28 	bl	8000f94 <confirmAdjustedTime>
						break;
 8000344:	e005      	b.n	8000352 <fsm_for_input_processing+0x1ba>
						resetToTheDefaultSetting();
 8000346:	f000 fe6d 	bl	8001024 <resetToTheDefaultSetting>
						break;
 800034a:	e002      	b.n	8000352 <fsm_for_input_processing+0x1ba>
			}
 800034c:	bf00      	nop
 800034e:	e000      	b.n	8000352 <fsm_for_input_processing+0x1ba>
						break;
 8000350:	bf00      	nop
			if (!WhichButtonIsPressed()) {
 8000352:	f7ff fefb 	bl	800014c <WhichButtonIsPressed>
 8000356:	4603      	mov	r3, r0
 8000358:	2b00      	cmp	r3, #0
 800035a:	d103      	bne.n	8000364 <fsm_for_input_processing+0x1cc>
				buttonState = BUTTON_RELEASED;
 800035c:	4b10      	ldr	r3, [pc, #64]	; (80003a0 <fsm_for_input_processing+0x208>)
 800035e:	2200      	movs	r2, #0
 8000360:	701a      	strb	r2, [r3, #0]
			break;
 8000362:	e014      	b.n	800038e <fsm_for_input_processing+0x1f6>
				if (is_button_pressed_1s(0)) {
 8000364:	2000      	movs	r0, #0
 8000366:	f000 f8d7 	bl	8000518 <is_button_pressed_1s>
 800036a:	4603      	mov	r3, r0
 800036c:	2b00      	cmp	r3, #0
 800036e:	d00e      	beq.n	800038e <fsm_for_input_processing+0x1f6>
					buttonState = BUTTON_PRESS_MORE_THAN_1S;
 8000370:	4b0b      	ldr	r3, [pc, #44]	; (80003a0 <fsm_for_input_processing+0x208>)
 8000372:	2202      	movs	r2, #2
 8000374:	701a      	strb	r2, [r3, #0]
			break;
 8000376:	e00a      	b.n	800038e <fsm_for_input_processing+0x1f6>
			if (!WhichButtonIsPressed()) {
 8000378:	f7ff fee8 	bl	800014c <WhichButtonIsPressed>
 800037c:	4603      	mov	r3, r0
 800037e:	2b00      	cmp	r3, #0
 8000380:	d107      	bne.n	8000392 <fsm_for_input_processing+0x1fa>
				buttonState = BUTTON_RELEASED;
 8000382:	4b07      	ldr	r3, [pc, #28]	; (80003a0 <fsm_for_input_processing+0x208>)
 8000384:	2200      	movs	r2, #0
 8000386:	701a      	strb	r2, [r3, #0]
			break;
 8000388:	e003      	b.n	8000392 <fsm_for_input_processing+0x1fa>
			break;
 800038a:	bf00      	nop
 800038c:	e002      	b.n	8000394 <fsm_for_input_processing+0x1fc>
			break;
 800038e:	bf00      	nop
 8000390:	e000      	b.n	8000394 <fsm_for_input_processing+0x1fc>
			break;
 8000392:	bf00      	nop
	}
}
 8000394:	bf00      	nop
 8000396:	bd80      	pop	{r7, pc}
 8000398:	20000014 	.word	0x20000014
 800039c:	20000010 	.word	0x20000010
 80003a0:	200000d8 	.word	0x200000d8
 80003a4:	0800375c 	.word	0x0800375c
 80003a8:	20000000 	.word	0x20000000
 80003ac:	2000000c 	.word	0x2000000c
 80003b0:	200000d0 	.word	0x200000d0
 80003b4:	20000004 	.word	0x20000004
 80003b8:	08003784 	.word	0x08003784
 80003bc:	40010c00 	.word	0x40010c00
 80003c0:	20000008 	.word	0x20000008
 80003c4:	080037b0 	.word	0x080037b0
 80003c8:	080037dc 	.word	0x080037dc
 80003cc:	08003804 	.word	0x08003804
 80003d0:	08003820 	.word	0x08003820

080003d4 <button_reading>:
static uint8_t flagForButtonPress1s[N0_OF_BUTTONS];
// we define counter for automatically increasing the value
// after the button is pressed more than 1 second .
static uint16_t counterForButtonPress1s[N0_OF_BUTTONS];

void button_reading(void) {
 80003d4:	b580      	push	{r7, lr}
 80003d6:	b082      	sub	sp, #8
 80003d8:	af00      	add	r7, sp, #0
	for (int i = 0; i < N0_OF_BUTTONS; i++) {
 80003da:	2300      	movs	r3, #0
 80003dc:	607b      	str	r3, [r7, #4]
 80003de:	e061      	b.n	80004a4 <button_reading+0xd0>
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 80003e0:	4a34      	ldr	r2, [pc, #208]	; (80004b4 <button_reading+0xe0>)
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	4413      	add	r3, r2
 80003e6:	7819      	ldrb	r1, [r3, #0]
 80003e8:	4a33      	ldr	r2, [pc, #204]	; (80004b8 <button_reading+0xe4>)
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	4413      	add	r3, r2
 80003ee:	460a      	mov	r2, r1
 80003f0:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(buttonPort[i], buttonPin[i]);
 80003f2:	4a32      	ldr	r2, [pc, #200]	; (80004bc <button_reading+0xe8>)
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80003fa:	4931      	ldr	r1, [pc, #196]	; (80004c0 <button_reading+0xec>)
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000402:	4619      	mov	r1, r3
 8000404:	4610      	mov	r0, r2
 8000406:	f001 faab 	bl	8001960 <HAL_GPIO_ReadPin>
 800040a:	4603      	mov	r3, r0
 800040c:	4619      	mov	r1, r3
 800040e:	4a29      	ldr	r2, [pc, #164]	; (80004b4 <button_reading+0xe0>)
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	4413      	add	r3, r2
 8000414:	460a      	mov	r2, r1
 8000416:	701a      	strb	r2, [r3, #0]

		if (debounceButtonBuffer1[i] == debounceButtonBuffer2[i]) {
 8000418:	4a26      	ldr	r2, [pc, #152]	; (80004b4 <button_reading+0xe0>)
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	4413      	add	r3, r2
 800041e:	781a      	ldrb	r2, [r3, #0]
 8000420:	4925      	ldr	r1, [pc, #148]	; (80004b8 <button_reading+0xe4>)
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	440b      	add	r3, r1
 8000426:	781b      	ldrb	r3, [r3, #0]
 8000428:	429a      	cmp	r2, r3
 800042a:	d138      	bne.n	800049e <button_reading+0xca>
			//valid input, can read now
			buttonBufferPrev[i] = buttonBuffer[i];
 800042c:	4a25      	ldr	r2, [pc, #148]	; (80004c4 <button_reading+0xf0>)
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	4413      	add	r3, r2
 8000432:	7819      	ldrb	r1, [r3, #0]
 8000434:	4a24      	ldr	r2, [pc, #144]	; (80004c8 <button_reading+0xf4>)
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	4413      	add	r3, r2
 800043a:	460a      	mov	r2, r1
 800043c:	701a      	strb	r2, [r3, #0]
			// chap nhan input
			buttonBuffer[i] = debounceButtonBuffer1[i];
 800043e:	4a1d      	ldr	r2, [pc, #116]	; (80004b4 <button_reading+0xe0>)
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	4413      	add	r3, r2
 8000444:	7819      	ldrb	r1, [r3, #0]
 8000446:	4a1f      	ldr	r2, [pc, #124]	; (80004c4 <button_reading+0xf0>)
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	4413      	add	r3, r2
 800044c:	460a      	mov	r2, r1
 800044e:	701a      	strb	r2, [r3, #0]
			if (buttonBuffer[i] == BUTTON_IS_PRESSED) {
 8000450:	4a1c      	ldr	r2, [pc, #112]	; (80004c4 <button_reading+0xf0>)
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	4413      	add	r3, r2
 8000456:	781b      	ldrb	r3, [r3, #0]
 8000458:	2b00      	cmp	r3, #0
 800045a:	d116      	bne.n	800048a <button_reading+0xb6>
				//toggle pin to validate
				//HAL_GPIO_TogglePin(BRESP_GPIO_Port, BRESP_Pin);
				//if a button is pressed , we start counting
				if (counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING) {
 800045c:	4a1b      	ldr	r2, [pc, #108]	; (80004cc <button_reading+0xf8>)
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000464:	2b63      	cmp	r3, #99	; 0x63
 8000466:	d80a      	bhi.n	800047e <button_reading+0xaa>
					counterForButtonPress1s[i]++;
 8000468:	4a18      	ldr	r2, [pc, #96]	; (80004cc <button_reading+0xf8>)
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000470:	3301      	adds	r3, #1
 8000472:	b299      	uxth	r1, r3
 8000474:	4a15      	ldr	r2, [pc, #84]	; (80004cc <button_reading+0xf8>)
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800047c:	e00f      	b.n	800049e <button_reading+0xca>
				}

				else {
					//the flag is turned on when 1 second has passed
					//since the button is pressed.
					flagForButtonPress1s[i] = 1;
 800047e:	4a14      	ldr	r2, [pc, #80]	; (80004d0 <button_reading+0xfc>)
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	4413      	add	r3, r2
 8000484:	2201      	movs	r2, #1
 8000486:	701a      	strb	r2, [r3, #0]
 8000488:	e009      	b.n	800049e <button_reading+0xca>
				}
			}

			else {
				counterForButtonPress1s[i] = 0;
 800048a:	4a10      	ldr	r2, [pc, #64]	; (80004cc <button_reading+0xf8>)
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	2100      	movs	r1, #0
 8000490:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				flagForButtonPress1s[i] = 0;
 8000494:	4a0e      	ldr	r2, [pc, #56]	; (80004d0 <button_reading+0xfc>)
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	4413      	add	r3, r2
 800049a:	2200      	movs	r2, #0
 800049c:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < N0_OF_BUTTONS; i++) {
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	3301      	adds	r3, #1
 80004a2:	607b      	str	r3, [r7, #4]
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	2b03      	cmp	r3, #3
 80004a8:	dd9a      	ble.n	80003e0 <button_reading+0xc>
			}
		}
	}
}
 80004aa:	bf00      	nop
 80004ac:	bf00      	nop
 80004ae:	3708      	adds	r7, #8
 80004b0:	46bd      	mov	sp, r7
 80004b2:	bd80      	pop	{r7, pc}
 80004b4:	200000e4 	.word	0x200000e4
 80004b8:	200000e8 	.word	0x200000e8
 80004bc:	2000001c 	.word	0x2000001c
 80004c0:	2000002c 	.word	0x2000002c
 80004c4:	200000dc 	.word	0x200000dc
 80004c8:	200000e0 	.word	0x200000e0
 80004cc:	200000f0 	.word	0x200000f0
 80004d0:	200000ec 	.word	0x200000ec

080004d4 <is_button_pressed>:
// Check if a button is pressed or not
unsigned char is_button_pressed(uint8_t index) {
 80004d4:	b480      	push	{r7}
 80004d6:	b083      	sub	sp, #12
 80004d8:	af00      	add	r7, sp, #0
 80004da:	4603      	mov	r3, r0
 80004dc:	71fb      	strb	r3, [r7, #7]
	if (index >= N0_OF_BUTTONS) return 0;
 80004de:	79fb      	ldrb	r3, [r7, #7]
 80004e0:	2b03      	cmp	r3, #3
 80004e2:	d901      	bls.n	80004e8 <is_button_pressed+0x14>
 80004e4:	2300      	movs	r3, #0
 80004e6:	e00d      	b.n	8000504 <is_button_pressed+0x30>
	return (buttonBuffer[index] == BUTTON_IS_RELEASED
 80004e8:	79fb      	ldrb	r3, [r7, #7]
 80004ea:	4a09      	ldr	r2, [pc, #36]	; (8000510 <is_button_pressed+0x3c>)
 80004ec:	5cd3      	ldrb	r3, [r2, r3]
			&& buttonBufferPrev[index] == BUTTON_IS_PRESSED);
 80004ee:	2b01      	cmp	r3, #1
 80004f0:	d106      	bne.n	8000500 <is_button_pressed+0x2c>
 80004f2:	79fb      	ldrb	r3, [r7, #7]
 80004f4:	4a07      	ldr	r2, [pc, #28]	; (8000514 <is_button_pressed+0x40>)
 80004f6:	5cd3      	ldrb	r3, [r2, r3]
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d101      	bne.n	8000500 <is_button_pressed+0x2c>
 80004fc:	2301      	movs	r3, #1
 80004fe:	e000      	b.n	8000502 <is_button_pressed+0x2e>
 8000500:	2300      	movs	r3, #0
 8000502:	b2db      	uxtb	r3, r3
}
 8000504:	4618      	mov	r0, r3
 8000506:	370c      	adds	r7, #12
 8000508:	46bd      	mov	sp, r7
 800050a:	bc80      	pop	{r7}
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop
 8000510:	200000dc 	.word	0x200000dc
 8000514:	200000e0 	.word	0x200000e0

08000518 <is_button_pressed_1s>:

// Check for button is pressed more than a second or not
unsigned char is_button_pressed_1s (unsigned char index ) {
 8000518:	b480      	push	{r7}
 800051a:	b083      	sub	sp, #12
 800051c:	af00      	add	r7, sp, #0
 800051e:	4603      	mov	r3, r0
 8000520:	71fb      	strb	r3, [r7, #7]
	if(index >= N0_OF_BUTTONS ) return 0xff ;
 8000522:	79fb      	ldrb	r3, [r7, #7]
 8000524:	2b03      	cmp	r3, #3
 8000526:	d901      	bls.n	800052c <is_button_pressed_1s+0x14>
 8000528:	23ff      	movs	r3, #255	; 0xff
 800052a:	e007      	b.n	800053c <is_button_pressed_1s+0x24>
	return (flagForButtonPress1s[index] == 1) ;
 800052c:	79fb      	ldrb	r3, [r7, #7]
 800052e:	4a06      	ldr	r2, [pc, #24]	; (8000548 <is_button_pressed_1s+0x30>)
 8000530:	5cd3      	ldrb	r3, [r2, r3]
 8000532:	2b01      	cmp	r3, #1
 8000534:	bf0c      	ite	eq
 8000536:	2301      	moveq	r3, #1
 8000538:	2300      	movne	r3, #0
 800053a:	b2db      	uxtb	r3, r3
}
 800053c:	4618      	mov	r0, r3
 800053e:	370c      	adds	r7, #12
 8000540:	46bd      	mov	sp, r7
 8000542:	bc80      	pop	{r7}
 8000544:	4770      	bx	lr
 8000546:	bf00      	nop
 8000548:	200000ec 	.word	0x200000ec

0800054c <update_buffer>:
#include "led7seg.h"
#include "global.h"
static uint8_t led7seg[10] = {0xC0, 0xF9, 0xA4, 0xB0, 0x99, 0x92, 0x82, 0xF8, 0x80, 0x90};
static uint8_t led_buffer[4] = {0};
//static uint8_t man_led_buffer[3] = {0};
void update_buffer() {
 800054c:	b480      	push	{r7}
 800054e:	af00      	add	r7, sp, #0
	if (light_time1 >= 10) {
 8000550:	4b29      	ldr	r3, [pc, #164]	; (80005f8 <update_buffer+0xac>)
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	2b09      	cmp	r3, #9
 8000556:	dd1b      	ble.n	8000590 <update_buffer+0x44>
		led_buffer[0] = light_time1 / 10;
 8000558:	4b27      	ldr	r3, [pc, #156]	; (80005f8 <update_buffer+0xac>)
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	4a27      	ldr	r2, [pc, #156]	; (80005fc <update_buffer+0xb0>)
 800055e:	fb82 1203 	smull	r1, r2, r2, r3
 8000562:	1092      	asrs	r2, r2, #2
 8000564:	17db      	asrs	r3, r3, #31
 8000566:	1ad3      	subs	r3, r2, r3
 8000568:	b2da      	uxtb	r2, r3
 800056a:	4b25      	ldr	r3, [pc, #148]	; (8000600 <update_buffer+0xb4>)
 800056c:	701a      	strb	r2, [r3, #0]
		led_buffer[1] = light_time1 % 10;
 800056e:	4b22      	ldr	r3, [pc, #136]	; (80005f8 <update_buffer+0xac>)
 8000570:	681a      	ldr	r2, [r3, #0]
 8000572:	4b22      	ldr	r3, [pc, #136]	; (80005fc <update_buffer+0xb0>)
 8000574:	fb83 1302 	smull	r1, r3, r3, r2
 8000578:	1099      	asrs	r1, r3, #2
 800057a:	17d3      	asrs	r3, r2, #31
 800057c:	1ac9      	subs	r1, r1, r3
 800057e:	460b      	mov	r3, r1
 8000580:	009b      	lsls	r3, r3, #2
 8000582:	440b      	add	r3, r1
 8000584:	005b      	lsls	r3, r3, #1
 8000586:	1ad1      	subs	r1, r2, r3
 8000588:	b2ca      	uxtb	r2, r1
 800058a:	4b1d      	ldr	r3, [pc, #116]	; (8000600 <update_buffer+0xb4>)
 800058c:	705a      	strb	r2, [r3, #1]
 800058e:	e007      	b.n	80005a0 <update_buffer+0x54>
	} else {
		led_buffer[0] = 0;
 8000590:	4b1b      	ldr	r3, [pc, #108]	; (8000600 <update_buffer+0xb4>)
 8000592:	2200      	movs	r2, #0
 8000594:	701a      	strb	r2, [r3, #0]
		led_buffer[1] = light_time1;
 8000596:	4b18      	ldr	r3, [pc, #96]	; (80005f8 <update_buffer+0xac>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	b2da      	uxtb	r2, r3
 800059c:	4b18      	ldr	r3, [pc, #96]	; (8000600 <update_buffer+0xb4>)
 800059e:	705a      	strb	r2, [r3, #1]
	}

	if (light_time >= 10) {
 80005a0:	4b18      	ldr	r3, [pc, #96]	; (8000604 <update_buffer+0xb8>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	2b09      	cmp	r3, #9
 80005a6:	dd1b      	ble.n	80005e0 <update_buffer+0x94>
		led_buffer[2] = light_time / 10;
 80005a8:	4b16      	ldr	r3, [pc, #88]	; (8000604 <update_buffer+0xb8>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	4a13      	ldr	r2, [pc, #76]	; (80005fc <update_buffer+0xb0>)
 80005ae:	fb82 1203 	smull	r1, r2, r2, r3
 80005b2:	1092      	asrs	r2, r2, #2
 80005b4:	17db      	asrs	r3, r3, #31
 80005b6:	1ad3      	subs	r3, r2, r3
 80005b8:	b2da      	uxtb	r2, r3
 80005ba:	4b11      	ldr	r3, [pc, #68]	; (8000600 <update_buffer+0xb4>)
 80005bc:	709a      	strb	r2, [r3, #2]
		led_buffer[3] = light_time % 10;
 80005be:	4b11      	ldr	r3, [pc, #68]	; (8000604 <update_buffer+0xb8>)
 80005c0:	681a      	ldr	r2, [r3, #0]
 80005c2:	4b0e      	ldr	r3, [pc, #56]	; (80005fc <update_buffer+0xb0>)
 80005c4:	fb83 1302 	smull	r1, r3, r3, r2
 80005c8:	1099      	asrs	r1, r3, #2
 80005ca:	17d3      	asrs	r3, r2, #31
 80005cc:	1ac9      	subs	r1, r1, r3
 80005ce:	460b      	mov	r3, r1
 80005d0:	009b      	lsls	r3, r3, #2
 80005d2:	440b      	add	r3, r1
 80005d4:	005b      	lsls	r3, r3, #1
 80005d6:	1ad1      	subs	r1, r2, r3
 80005d8:	b2ca      	uxtb	r2, r1
 80005da:	4b09      	ldr	r3, [pc, #36]	; (8000600 <update_buffer+0xb4>)
 80005dc:	70da      	strb	r2, [r3, #3]
	} else {
		led_buffer[2] = 0;
		led_buffer[3] = light_time;
	}
}
 80005de:	e007      	b.n	80005f0 <update_buffer+0xa4>
		led_buffer[2] = 0;
 80005e0:	4b07      	ldr	r3, [pc, #28]	; (8000600 <update_buffer+0xb4>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	709a      	strb	r2, [r3, #2]
		led_buffer[3] = light_time;
 80005e6:	4b07      	ldr	r3, [pc, #28]	; (8000604 <update_buffer+0xb8>)
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	b2da      	uxtb	r2, r3
 80005ec:	4b04      	ldr	r3, [pc, #16]	; (8000600 <update_buffer+0xb4>)
 80005ee:	70da      	strb	r2, [r3, #3]
}
 80005f0:	bf00      	nop
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bc80      	pop	{r7}
 80005f6:	4770      	bx	lr
 80005f8:	20000010 	.word	0x20000010
 80005fc:	66666667 	.word	0x66666667
 8000600:	200000f8 	.word	0x200000f8
 8000604:	2000000c 	.word	0x2000000c

08000608 <led_init>:

void led_init() {
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
	GPIOB->BSRR = 0x3F00;
 800060c:	4b03      	ldr	r3, [pc, #12]	; (800061c <led_init+0x14>)
 800060e:	f44f 527c 	mov.w	r2, #16128	; 0x3f00
 8000612:	611a      	str	r2, [r3, #16]
}
 8000614:	bf00      	nop
 8000616:	46bd      	mov	sp, r7
 8000618:	bc80      	pop	{r7}
 800061a:	4770      	bx	lr
 800061c:	40010c00 	.word	0x40010c00

08000620 <update7SEG>:

void led_clear() {
	HAL_GPIO_WritePin(GPIOA, D1_Pin | D2_Pin | D3_Pin | D4_Pin | D5_Pin | D6_Pin, 1);
}

void update7SEG(int index){
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	2b03      	cmp	r3, #3
 800062c:	d872      	bhi.n	8000714 <update7SEG+0xf4>
 800062e:	a201      	add	r2, pc, #4	; (adr r2, 8000634 <update7SEG+0x14>)
 8000630:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000634:	08000645 	.word	0x08000645
 8000638:	08000679 	.word	0x08000679
 800063c:	080006ad 	.word	0x080006ad
 8000640:	080006e1 	.word	0x080006e1
	switch(index) {
		case 0:
			HAL_GPIO_WritePin(GPIOA, EN0_Pin, ON_7SEG); // turn on the first SEG
 8000644:	2201      	movs	r2, #1
 8000646:	2110      	movs	r1, #16
 8000648:	4835      	ldr	r0, [pc, #212]	; (8000720 <update7SEG+0x100>)
 800064a:	f001 f9a0 	bl	800198e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN1_Pin, OFF_7SEG); // turn off the second SEG
 800064e:	2200      	movs	r2, #0
 8000650:	2120      	movs	r1, #32
 8000652:	4833      	ldr	r0, [pc, #204]	; (8000720 <update7SEG+0x100>)
 8000654:	f001 f99b 	bl	800198e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN2_Pin, OFF_7SEG); // turn off the third SEG
 8000658:	2200      	movs	r2, #0
 800065a:	2140      	movs	r1, #64	; 0x40
 800065c:	4830      	ldr	r0, [pc, #192]	; (8000720 <update7SEG+0x100>)
 800065e:	f001 f996 	bl	800198e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN3_Pin, OFF_7SEG); // turn off the fourth SEG
 8000662:	2200      	movs	r2, #0
 8000664:	2180      	movs	r1, #128	; 0x80
 8000666:	482e      	ldr	r0, [pc, #184]	; (8000720 <update7SEG+0x100>)
 8000668:	f001 f991 	bl	800198e <HAL_GPIO_WritePin>
			display7SEG(led_buffer[0]);
 800066c:	4b2d      	ldr	r3, [pc, #180]	; (8000724 <update7SEG+0x104>)
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	4618      	mov	r0, r3
 8000672:	f000 f859 	bl	8000728 <display7SEG>
			break;
 8000676:	e04e      	b.n	8000716 <update7SEG+0xf6>
		case 1:
			HAL_GPIO_WritePin(GPIOA, EN0_Pin, OFF_7SEG); // turn off the first SEG
 8000678:	2200      	movs	r2, #0
 800067a:	2110      	movs	r1, #16
 800067c:	4828      	ldr	r0, [pc, #160]	; (8000720 <update7SEG+0x100>)
 800067e:	f001 f986 	bl	800198e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN1_Pin, ON_7SEG); // turn on the second SEG
 8000682:	2201      	movs	r2, #1
 8000684:	2120      	movs	r1, #32
 8000686:	4826      	ldr	r0, [pc, #152]	; (8000720 <update7SEG+0x100>)
 8000688:	f001 f981 	bl	800198e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN2_Pin, OFF_7SEG); // turn off the third SEG
 800068c:	2200      	movs	r2, #0
 800068e:	2140      	movs	r1, #64	; 0x40
 8000690:	4823      	ldr	r0, [pc, #140]	; (8000720 <update7SEG+0x100>)
 8000692:	f001 f97c 	bl	800198e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN3_Pin, OFF_7SEG); // turn off the fourth SEG
 8000696:	2200      	movs	r2, #0
 8000698:	2180      	movs	r1, #128	; 0x80
 800069a:	4821      	ldr	r0, [pc, #132]	; (8000720 <update7SEG+0x100>)
 800069c:	f001 f977 	bl	800198e <HAL_GPIO_WritePin>
			display7SEG(led_buffer[1]);
 80006a0:	4b20      	ldr	r3, [pc, #128]	; (8000724 <update7SEG+0x104>)
 80006a2:	785b      	ldrb	r3, [r3, #1]
 80006a4:	4618      	mov	r0, r3
 80006a6:	f000 f83f 	bl	8000728 <display7SEG>
			break;
 80006aa:	e034      	b.n	8000716 <update7SEG+0xf6>
		case 2:
			HAL_GPIO_WritePin(GPIOA, EN0_Pin, OFF_7SEG); // turn off the first SEG
 80006ac:	2200      	movs	r2, #0
 80006ae:	2110      	movs	r1, #16
 80006b0:	481b      	ldr	r0, [pc, #108]	; (8000720 <update7SEG+0x100>)
 80006b2:	f001 f96c 	bl	800198e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN1_Pin, OFF_7SEG); // turn off the second SEG
 80006b6:	2200      	movs	r2, #0
 80006b8:	2120      	movs	r1, #32
 80006ba:	4819      	ldr	r0, [pc, #100]	; (8000720 <update7SEG+0x100>)
 80006bc:	f001 f967 	bl	800198e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN2_Pin, ON_7SEG); // turn on the third SEG
 80006c0:	2201      	movs	r2, #1
 80006c2:	2140      	movs	r1, #64	; 0x40
 80006c4:	4816      	ldr	r0, [pc, #88]	; (8000720 <update7SEG+0x100>)
 80006c6:	f001 f962 	bl	800198e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN3_Pin, OFF_7SEG); // turn off the fourth SEG
 80006ca:	2200      	movs	r2, #0
 80006cc:	2180      	movs	r1, #128	; 0x80
 80006ce:	4814      	ldr	r0, [pc, #80]	; (8000720 <update7SEG+0x100>)
 80006d0:	f001 f95d 	bl	800198e <HAL_GPIO_WritePin>
			display7SEG(led_buffer[2]);
 80006d4:	4b13      	ldr	r3, [pc, #76]	; (8000724 <update7SEG+0x104>)
 80006d6:	789b      	ldrb	r3, [r3, #2]
 80006d8:	4618      	mov	r0, r3
 80006da:	f000 f825 	bl	8000728 <display7SEG>
			break;
 80006de:	e01a      	b.n	8000716 <update7SEG+0xf6>
		case 3:
			HAL_GPIO_WritePin(GPIOA, EN0_Pin, OFF_7SEG); // turn off the first SEG
 80006e0:	2200      	movs	r2, #0
 80006e2:	2110      	movs	r1, #16
 80006e4:	480e      	ldr	r0, [pc, #56]	; (8000720 <update7SEG+0x100>)
 80006e6:	f001 f952 	bl	800198e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN1_Pin, OFF_7SEG); // turn off the second SEG
 80006ea:	2200      	movs	r2, #0
 80006ec:	2120      	movs	r1, #32
 80006ee:	480c      	ldr	r0, [pc, #48]	; (8000720 <update7SEG+0x100>)
 80006f0:	f001 f94d 	bl	800198e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN2_Pin, OFF_7SEG); // turn off the third SEG
 80006f4:	2200      	movs	r2, #0
 80006f6:	2140      	movs	r1, #64	; 0x40
 80006f8:	4809      	ldr	r0, [pc, #36]	; (8000720 <update7SEG+0x100>)
 80006fa:	f001 f948 	bl	800198e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN3_Pin, ON_7SEG); // turn on the fourth SEG
 80006fe:	2201      	movs	r2, #1
 8000700:	2180      	movs	r1, #128	; 0x80
 8000702:	4807      	ldr	r0, [pc, #28]	; (8000720 <update7SEG+0x100>)
 8000704:	f001 f943 	bl	800198e <HAL_GPIO_WritePin>
			display7SEG(led_buffer[3]);
 8000708:	4b06      	ldr	r3, [pc, #24]	; (8000724 <update7SEG+0x104>)
 800070a:	78db      	ldrb	r3, [r3, #3]
 800070c:	4618      	mov	r0, r3
 800070e:	f000 f80b 	bl	8000728 <display7SEG>
			break;
 8000712:	e000      	b.n	8000716 <update7SEG+0xf6>
		default:
			break;
 8000714:	bf00      	nop
	}
}
 8000716:	bf00      	nop
 8000718:	3708      	adds	r7, #8
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	40010800 	.word	0x40010800
 8000724:	200000f8 	.word	0x200000f8

08000728 <display7SEG>:
void display7SEG(int num) {
 8000728:	b480      	push	{r7}
 800072a:	b083      	sub	sp, #12
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
	GPIOB->BRR= 0xFF;
 8000730:	4b06      	ldr	r3, [pc, #24]	; (800074c <display7SEG+0x24>)
 8000732:	22ff      	movs	r2, #255	; 0xff
 8000734:	615a      	str	r2, [r3, #20]
	GPIOB->BSRR = led7seg[num];
 8000736:	4a06      	ldr	r2, [pc, #24]	; (8000750 <display7SEG+0x28>)
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	4413      	add	r3, r2
 800073c:	781a      	ldrb	r2, [r3, #0]
 800073e:	4b03      	ldr	r3, [pc, #12]	; (800074c <display7SEG+0x24>)
 8000740:	611a      	str	r2, [r3, #16]
}
 8000742:	bf00      	nop
 8000744:	370c      	adds	r7, #12
 8000746:	46bd      	mov	sp, r7
 8000748:	bc80      	pop	{r7}
 800074a:	4770      	bx	lr
 800074c:	40010c00 	.word	0x40010c00
 8000750:	20000034 	.word	0x20000034

08000754 <displayMode>:

void displayMode() {
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
	update_buffer();
 8000758:	f7ff fef8 	bl	800054c <update_buffer>
	if (index_led >= 4) index_led = 0;
 800075c:	4b08      	ldr	r3, [pc, #32]	; (8000780 <displayMode+0x2c>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	2b03      	cmp	r3, #3
 8000762:	dd02      	ble.n	800076a <displayMode+0x16>
 8000764:	4b06      	ldr	r3, [pc, #24]	; (8000780 <displayMode+0x2c>)
 8000766:	2200      	movs	r2, #0
 8000768:	601a      	str	r2, [r3, #0]
	update7SEG(index_led++);
 800076a:	4b05      	ldr	r3, [pc, #20]	; (8000780 <displayMode+0x2c>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	1c5a      	adds	r2, r3, #1
 8000770:	4903      	ldr	r1, [pc, #12]	; (8000780 <displayMode+0x2c>)
 8000772:	600a      	str	r2, [r1, #0]
 8000774:	4618      	mov	r0, r3
 8000776:	f7ff ff53 	bl	8000620 <update7SEG>
}
 800077a:	bf00      	nop
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	200000d4 	.word	0x200000d4

08000784 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000788:	f000 fe00 	bl	800138c <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800078c:	f000 f82a 	bl	80007e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000790:	f000 f8da 	bl	8000948 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000794:	f000 f862 	bl	800085c <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000798:	f000 f8ac 	bl	80008f4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (&htim2) ;
 800079c:	480e      	ldr	r0, [pc, #56]	; (80007d8 <main+0x54>)
 800079e:	f001 fd91 	bl	80022c4 <HAL_TIM_Base_Start_IT>
  //led7SEG_init();
  GPIOA->BRR=0xFF;
 80007a2:	4b0e      	ldr	r3, [pc, #56]	; (80007dc <main+0x58>)
 80007a4:	22ff      	movs	r2, #255	; 0xff
 80007a6:	615a      	str	r2, [r3, #20]
  led_init();
 80007a8:	f7ff ff2e 	bl	8000608 <led_init>
  traffic_init();
 80007ac:	f000 fb80 	bl	8000eb0 <traffic_init>
  setTimer1(2);
 80007b0:	2002      	movs	r0, #2
 80007b2:	f000 f953 	bl	8000a5c <setTimer1>
  setTimer2(DURATION_1S);
 80007b6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007ba:	f000 f969 	bl	8000a90 <setTimer2>
  setTimer3(DURATION_1S);
 80007be:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007c2:	f000 f97f 	bl	8000ac4 <setTimer3>
  printf("The system is in MODE '1 - NORMAL_MODE' \r\n");
 80007c6:	4806      	ldr	r0, [pc, #24]	; (80007e0 <main+0x5c>)
 80007c8:	f002 fb68 	bl	8002e9c <puts>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  traffic_light_processing();
 80007cc:	f000 fd66 	bl	800129c <traffic_light_processing>
	  fsm_for_input_processing();
 80007d0:	f7ff fce2 	bl	8000198 <fsm_for_input_processing>
	  traffic_light_processing();
 80007d4:	e7fa      	b.n	80007cc <main+0x48>
 80007d6:	bf00      	nop
 80007d8:	20000174 	.word	0x20000174
 80007dc:	40010800 	.word	0x40010800
 80007e0:	08003850 	.word	0x08003850

080007e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b090      	sub	sp, #64	; 0x40
 80007e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ea:	f107 0318 	add.w	r3, r7, #24
 80007ee:	2228      	movs	r2, #40	; 0x28
 80007f0:	2100      	movs	r1, #0
 80007f2:	4618      	mov	r0, r3
 80007f4:	f002 fadc 	bl	8002db0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007f8:	1d3b      	adds	r3, r7, #4
 80007fa:	2200      	movs	r2, #0
 80007fc:	601a      	str	r2, [r3, #0]
 80007fe:	605a      	str	r2, [r3, #4]
 8000800:	609a      	str	r2, [r3, #8]
 8000802:	60da      	str	r2, [r3, #12]
 8000804:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000806:	2302      	movs	r3, #2
 8000808:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800080a:	2301      	movs	r3, #1
 800080c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800080e:	2310      	movs	r3, #16
 8000810:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000812:	2300      	movs	r3, #0
 8000814:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000816:	f107 0318 	add.w	r3, r7, #24
 800081a:	4618      	mov	r0, r3
 800081c:	f001 f8e8 	bl	80019f0 <HAL_RCC_OscConfig>
 8000820:	4603      	mov	r3, r0
 8000822:	2b00      	cmp	r3, #0
 8000824:	d001      	beq.n	800082a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000826:	f000 f8fd 	bl	8000a24 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800082a:	230f      	movs	r3, #15
 800082c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800082e:	2300      	movs	r3, #0
 8000830:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000832:	2300      	movs	r3, #0
 8000834:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000836:	2300      	movs	r3, #0
 8000838:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800083a:	2300      	movs	r3, #0
 800083c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800083e:	1d3b      	adds	r3, r7, #4
 8000840:	2100      	movs	r1, #0
 8000842:	4618      	mov	r0, r3
 8000844:	f001 fb54 	bl	8001ef0 <HAL_RCC_ClockConfig>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800084e:	f000 f8e9 	bl	8000a24 <Error_Handler>
  }
}
 8000852:	bf00      	nop
 8000854:	3740      	adds	r7, #64	; 0x40
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
	...

0800085c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b086      	sub	sp, #24
 8000860:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */
  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000862:	f107 0308 	add.w	r3, r7, #8
 8000866:	2200      	movs	r2, #0
 8000868:	601a      	str	r2, [r3, #0]
 800086a:	605a      	str	r2, [r3, #4]
 800086c:	609a      	str	r2, [r3, #8]
 800086e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000870:	463b      	mov	r3, r7
 8000872:	2200      	movs	r2, #0
 8000874:	601a      	str	r2, [r3, #0]
 8000876:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000878:	4b1d      	ldr	r3, [pc, #116]	; (80008f0 <MX_TIM2_Init+0x94>)
 800087a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800087e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000880:	4b1b      	ldr	r3, [pc, #108]	; (80008f0 <MX_TIM2_Init+0x94>)
 8000882:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000886:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000888:	4b19      	ldr	r3, [pc, #100]	; (80008f0 <MX_TIM2_Init+0x94>)
 800088a:	2200      	movs	r2, #0
 800088c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800088e:	4b18      	ldr	r3, [pc, #96]	; (80008f0 <MX_TIM2_Init+0x94>)
 8000890:	2209      	movs	r2, #9
 8000892:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000894:	4b16      	ldr	r3, [pc, #88]	; (80008f0 <MX_TIM2_Init+0x94>)
 8000896:	2200      	movs	r2, #0
 8000898:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800089a:	4b15      	ldr	r3, [pc, #84]	; (80008f0 <MX_TIM2_Init+0x94>)
 800089c:	2200      	movs	r2, #0
 800089e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80008a0:	4813      	ldr	r0, [pc, #76]	; (80008f0 <MX_TIM2_Init+0x94>)
 80008a2:	f001 fcbf 	bl	8002224 <HAL_TIM_Base_Init>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d001      	beq.n	80008b0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80008ac:	f000 f8ba 	bl	8000a24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80008b6:	f107 0308 	add.w	r3, r7, #8
 80008ba:	4619      	mov	r1, r3
 80008bc:	480c      	ldr	r0, [pc, #48]	; (80008f0 <MX_TIM2_Init+0x94>)
 80008be:	f001 fe55 	bl	800256c <HAL_TIM_ConfigClockSource>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80008c8:	f000 f8ac 	bl	8000a24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008cc:	2300      	movs	r3, #0
 80008ce:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008d0:	2300      	movs	r3, #0
 80008d2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80008d4:	463b      	mov	r3, r7
 80008d6:	4619      	mov	r1, r3
 80008d8:	4805      	ldr	r0, [pc, #20]	; (80008f0 <MX_TIM2_Init+0x94>)
 80008da:	f002 f81d 	bl	8002918 <HAL_TIMEx_MasterConfigSynchronization>
 80008de:	4603      	mov	r3, r0
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d001      	beq.n	80008e8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80008e4:	f000 f89e 	bl	8000a24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80008e8:	bf00      	nop
 80008ea:	3718      	adds	r7, #24
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	20000174 	.word	0x20000174

080008f4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008f8:	4b11      	ldr	r3, [pc, #68]	; (8000940 <MX_USART1_UART_Init+0x4c>)
 80008fa:	4a12      	ldr	r2, [pc, #72]	; (8000944 <MX_USART1_UART_Init+0x50>)
 80008fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80008fe:	4b10      	ldr	r3, [pc, #64]	; (8000940 <MX_USART1_UART_Init+0x4c>)
 8000900:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000904:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000906:	4b0e      	ldr	r3, [pc, #56]	; (8000940 <MX_USART1_UART_Init+0x4c>)
 8000908:	2200      	movs	r2, #0
 800090a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800090c:	4b0c      	ldr	r3, [pc, #48]	; (8000940 <MX_USART1_UART_Init+0x4c>)
 800090e:	2200      	movs	r2, #0
 8000910:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000912:	4b0b      	ldr	r3, [pc, #44]	; (8000940 <MX_USART1_UART_Init+0x4c>)
 8000914:	2200      	movs	r2, #0
 8000916:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000918:	4b09      	ldr	r3, [pc, #36]	; (8000940 <MX_USART1_UART_Init+0x4c>)
 800091a:	220c      	movs	r2, #12
 800091c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800091e:	4b08      	ldr	r3, [pc, #32]	; (8000940 <MX_USART1_UART_Init+0x4c>)
 8000920:	2200      	movs	r2, #0
 8000922:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000924:	4b06      	ldr	r3, [pc, #24]	; (8000940 <MX_USART1_UART_Init+0x4c>)
 8000926:	2200      	movs	r2, #0
 8000928:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800092a:	4805      	ldr	r0, [pc, #20]	; (8000940 <MX_USART1_UART_Init+0x4c>)
 800092c:	f002 f85e 	bl	80029ec <HAL_UART_Init>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000936:	f000 f875 	bl	8000a24 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800093a:	bf00      	nop
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	20000130 	.word	0x20000130
 8000944:	40013800 	.word	0x40013800

08000948 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b086      	sub	sp, #24
 800094c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800094e:	f107 0308 	add.w	r3, r7, #8
 8000952:	2200      	movs	r2, #0
 8000954:	601a      	str	r2, [r3, #0]
 8000956:	605a      	str	r2, [r3, #4]
 8000958:	609a      	str	r2, [r3, #8]
 800095a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800095c:	4b2e      	ldr	r3, [pc, #184]	; (8000a18 <MX_GPIO_Init+0xd0>)
 800095e:	699b      	ldr	r3, [r3, #24]
 8000960:	4a2d      	ldr	r2, [pc, #180]	; (8000a18 <MX_GPIO_Init+0xd0>)
 8000962:	f043 0304 	orr.w	r3, r3, #4
 8000966:	6193      	str	r3, [r2, #24]
 8000968:	4b2b      	ldr	r3, [pc, #172]	; (8000a18 <MX_GPIO_Init+0xd0>)
 800096a:	699b      	ldr	r3, [r3, #24]
 800096c:	f003 0304 	and.w	r3, r3, #4
 8000970:	607b      	str	r3, [r7, #4]
 8000972:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000974:	4b28      	ldr	r3, [pc, #160]	; (8000a18 <MX_GPIO_Init+0xd0>)
 8000976:	699b      	ldr	r3, [r3, #24]
 8000978:	4a27      	ldr	r2, [pc, #156]	; (8000a18 <MX_GPIO_Init+0xd0>)
 800097a:	f043 0308 	orr.w	r3, r3, #8
 800097e:	6193      	str	r3, [r2, #24]
 8000980:	4b25      	ldr	r3, [pc, #148]	; (8000a18 <MX_GPIO_Init+0xd0>)
 8000982:	699b      	ldr	r3, [r3, #24]
 8000984:	f003 0308 	and.w	r3, r3, #8
 8000988:	603b      	str	r3, [r7, #0]
 800098a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);
 800098c:	2200      	movs	r2, #0
 800098e:	21f0      	movs	r1, #240	; 0xf0
 8000990:	4822      	ldr	r0, [pc, #136]	; (8000a1c <MX_GPIO_Init+0xd4>)
 8000992:	f000 fffc 	bl	800198e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D3_Pin|D4_Pin|D5_Pin|D6_Pin
 8000996:	2200      	movs	r2, #0
 8000998:	f643 71f8 	movw	r1, #16376	; 0x3ff8
 800099c:	4820      	ldr	r0, [pc, #128]	; (8000a20 <MX_GPIO_Init+0xd8>)
 800099e:	f000 fff6 	bl	800198e <HAL_GPIO_WritePin>
                          |SEG3_Pin|SEG4_Pin|SEG5_Pin|SEG6_Pin
                          |GPIO_PIN_7|D1_Pin|D2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : EN0_Pin EN1_Pin EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin;
 80009a2:	23f0      	movs	r3, #240	; 0xf0
 80009a4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009a6:	2301      	movs	r3, #1
 80009a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009aa:	2300      	movs	r3, #0
 80009ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ae:	2302      	movs	r3, #2
 80009b0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009b2:	f107 0308 	add.w	r3, r7, #8
 80009b6:	4619      	mov	r1, r3
 80009b8:	4818      	ldr	r0, [pc, #96]	; (8000a1c <MX_GPIO_Init+0xd4>)
 80009ba:	f000 fe57 	bl	800166c <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin;
 80009be:	2307      	movs	r3, #7
 80009c0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009c2:	2300      	movs	r3, #0
 80009c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009c6:	2301      	movs	r3, #1
 80009c8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009ca:	f107 0308 	add.w	r3, r7, #8
 80009ce:	4619      	mov	r1, r3
 80009d0:	4813      	ldr	r0, [pc, #76]	; (8000a20 <MX_GPIO_Init+0xd8>)
 80009d2:	f000 fe4b 	bl	800166c <HAL_GPIO_Init>

  /*Configure GPIO pins : D3_Pin D4_Pin D5_Pin D6_Pin
                           SEG3_Pin SEG4_Pin SEG5_Pin SEG6_Pin
                           PB7 D1_Pin D2_Pin */
  GPIO_InitStruct.Pin = D3_Pin|D4_Pin|D5_Pin|D6_Pin
 80009d6:	f643 73f8 	movw	r3, #16376	; 0x3ff8
 80009da:	60bb      	str	r3, [r7, #8]
                          |SEG3_Pin|SEG4_Pin|SEG5_Pin|SEG6_Pin
                          |GPIO_PIN_7|D1_Pin|D2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009dc:	2301      	movs	r3, #1
 80009de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e0:	2300      	movs	r3, #0
 80009e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e4:	2302      	movs	r3, #2
 80009e6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009e8:	f107 0308 	add.w	r3, r7, #8
 80009ec:	4619      	mov	r1, r3
 80009ee:	480c      	ldr	r0, [pc, #48]	; (8000a20 <MX_GPIO_Init+0xd8>)
 80009f0:	f000 fe3c 	bl	800166c <HAL_GPIO_Init>

  /*Configure GPIO pins : MODE_Pin ADD_Pin CONFIRM_Pin RESET_Pin */
  GPIO_InitStruct.Pin = MODE_Pin|ADD_Pin|CONFIRM_Pin|RESET_Pin;
 80009f4:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80009f8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009fa:	2300      	movs	r3, #0
 80009fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009fe:	2301      	movs	r3, #1
 8000a00:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a02:	f107 0308 	add.w	r3, r7, #8
 8000a06:	4619      	mov	r1, r3
 8000a08:	4804      	ldr	r0, [pc, #16]	; (8000a1c <MX_GPIO_Init+0xd4>)
 8000a0a:	f000 fe2f 	bl	800166c <HAL_GPIO_Init>

}
 8000a0e:	bf00      	nop
 8000a10:	3718      	adds	r7, #24
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	40021000 	.word	0x40021000
 8000a1c:	40010800 	.word	0x40010800
 8000a20:	40010c00 	.word	0x40010c00

08000a24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a28:	b672      	cpsid	i
}
 8000a2a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a2c:	e7fe      	b.n	8000a2c <Error_Handler+0x8>
	...

08000a30 <_write>:
#include "output_display.h"

extern UART_HandleTypeDef huart1;

int _write(int file, char *ptr, int len)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b084      	sub	sp, #16
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	60f8      	str	r0, [r7, #12]
 8000a38:	60b9      	str	r1, [r7, #8]
 8000a3a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	b29a      	uxth	r2, r3
 8000a40:	f04f 33ff 	mov.w	r3, #4294967295
 8000a44:	68b9      	ldr	r1, [r7, #8]
 8000a46:	4804      	ldr	r0, [pc, #16]	; (8000a58 <_write+0x28>)
 8000a48:	f002 f81d 	bl	8002a86 <HAL_UART_Transmit>
	return len;
 8000a4c:	687b      	ldr	r3, [r7, #4]
}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	3710      	adds	r7, #16
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	20000130 	.word	0x20000130

08000a5c <setTimer1>:
int timer3_counter = 0;
int timer4_counter = 0;
int timer5_counter = 0;

int TIMER_CYCLE = 10; // 10ms
void setTimer1(int duration) {
 8000a5c:	b480      	push	{r7}
 8000a5e:	b083      	sub	sp, #12
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
	timer1_counter = duration / TIMER_CYCLE;
 8000a64:	4b07      	ldr	r3, [pc, #28]	; (8000a84 <setTimer1+0x28>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	687a      	ldr	r2, [r7, #4]
 8000a6a:	fb92 f3f3 	sdiv	r3, r2, r3
 8000a6e:	4a06      	ldr	r2, [pc, #24]	; (8000a88 <setTimer1+0x2c>)
 8000a70:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 8000a72:	4b06      	ldr	r3, [pc, #24]	; (8000a8c <setTimer1+0x30>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	601a      	str	r2, [r3, #0]
}
 8000a78:	bf00      	nop
 8000a7a:	370c      	adds	r7, #12
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bc80      	pop	{r7}
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
 8000a84:	20000040 	.word	0x20000040
 8000a88:	20000110 	.word	0x20000110
 8000a8c:	200000fc 	.word	0x200000fc

08000a90 <setTimer2>:
void setTimer2(int duration) {
 8000a90:	b480      	push	{r7}
 8000a92:	b083      	sub	sp, #12
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
	timer2_counter = duration / TIMER_CYCLE;
 8000a98:	4b07      	ldr	r3, [pc, #28]	; (8000ab8 <setTimer2+0x28>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	687a      	ldr	r2, [r7, #4]
 8000a9e:	fb92 f3f3 	sdiv	r3, r2, r3
 8000aa2:	4a06      	ldr	r2, [pc, #24]	; (8000abc <setTimer2+0x2c>)
 8000aa4:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8000aa6:	4b06      	ldr	r3, [pc, #24]	; (8000ac0 <setTimer2+0x30>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	601a      	str	r2, [r3, #0]
}
 8000aac:	bf00      	nop
 8000aae:	370c      	adds	r7, #12
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bc80      	pop	{r7}
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop
 8000ab8:	20000040 	.word	0x20000040
 8000abc:	20000114 	.word	0x20000114
 8000ac0:	20000100 	.word	0x20000100

08000ac4 <setTimer3>:
void setTimer3(int duration) {
 8000ac4:	b480      	push	{r7}
 8000ac6:	b083      	sub	sp, #12
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
	timer3_counter = duration / TIMER_CYCLE;
 8000acc:	4b07      	ldr	r3, [pc, #28]	; (8000aec <setTimer3+0x28>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	687a      	ldr	r2, [r7, #4]
 8000ad2:	fb92 f3f3 	sdiv	r3, r2, r3
 8000ad6:	4a06      	ldr	r2, [pc, #24]	; (8000af0 <setTimer3+0x2c>)
 8000ad8:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 8000ada:	4b06      	ldr	r3, [pc, #24]	; (8000af4 <setTimer3+0x30>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	601a      	str	r2, [r3, #0]
}
 8000ae0:	bf00      	nop
 8000ae2:	370c      	adds	r7, #12
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bc80      	pop	{r7}
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop
 8000aec:	20000040 	.word	0x20000040
 8000af0:	20000118 	.word	0x20000118
 8000af4:	20000104 	.word	0x20000104

08000af8 <timerRun>:
void setTimer5(int duration) {
	timer5_counter = duration / TIMER_CYCLE;
	timer5_flag = 0;
}

void timerRun() {
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
	if (timer1_counter > 0) {
 8000afc:	4b29      	ldr	r3, [pc, #164]	; (8000ba4 <timerRun+0xac>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	dd0b      	ble.n	8000b1c <timerRun+0x24>
		timer1_counter--;
 8000b04:	4b27      	ldr	r3, [pc, #156]	; (8000ba4 <timerRun+0xac>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	3b01      	subs	r3, #1
 8000b0a:	4a26      	ldr	r2, [pc, #152]	; (8000ba4 <timerRun+0xac>)
 8000b0c:	6013      	str	r3, [r2, #0]
		if (timer1_counter <= 0) {
 8000b0e:	4b25      	ldr	r3, [pc, #148]	; (8000ba4 <timerRun+0xac>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	dc02      	bgt.n	8000b1c <timerRun+0x24>
			timer1_flag = 1;
 8000b16:	4b24      	ldr	r3, [pc, #144]	; (8000ba8 <timerRun+0xb0>)
 8000b18:	2201      	movs	r2, #1
 8000b1a:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer2_counter > 0) {
 8000b1c:	4b23      	ldr	r3, [pc, #140]	; (8000bac <timerRun+0xb4>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	dd0b      	ble.n	8000b3c <timerRun+0x44>
		timer2_counter--;
 8000b24:	4b21      	ldr	r3, [pc, #132]	; (8000bac <timerRun+0xb4>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	3b01      	subs	r3, #1
 8000b2a:	4a20      	ldr	r2, [pc, #128]	; (8000bac <timerRun+0xb4>)
 8000b2c:	6013      	str	r3, [r2, #0]
		if (timer2_counter <= 0) {
 8000b2e:	4b1f      	ldr	r3, [pc, #124]	; (8000bac <timerRun+0xb4>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	dc02      	bgt.n	8000b3c <timerRun+0x44>
			timer2_flag = 1;
 8000b36:	4b1e      	ldr	r3, [pc, #120]	; (8000bb0 <timerRun+0xb8>)
 8000b38:	2201      	movs	r2, #1
 8000b3a:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer3_counter > 0) {
 8000b3c:	4b1d      	ldr	r3, [pc, #116]	; (8000bb4 <timerRun+0xbc>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	dd0b      	ble.n	8000b5c <timerRun+0x64>
		timer3_counter--;
 8000b44:	4b1b      	ldr	r3, [pc, #108]	; (8000bb4 <timerRun+0xbc>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	3b01      	subs	r3, #1
 8000b4a:	4a1a      	ldr	r2, [pc, #104]	; (8000bb4 <timerRun+0xbc>)
 8000b4c:	6013      	str	r3, [r2, #0]
		if (timer3_counter <= 0) {
 8000b4e:	4b19      	ldr	r3, [pc, #100]	; (8000bb4 <timerRun+0xbc>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	dc02      	bgt.n	8000b5c <timerRun+0x64>
			timer3_flag = 1;
 8000b56:	4b18      	ldr	r3, [pc, #96]	; (8000bb8 <timerRun+0xc0>)
 8000b58:	2201      	movs	r2, #1
 8000b5a:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer4_counter > 0) {
 8000b5c:	4b17      	ldr	r3, [pc, #92]	; (8000bbc <timerRun+0xc4>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	dd0b      	ble.n	8000b7c <timerRun+0x84>
		timer4_counter--;
 8000b64:	4b15      	ldr	r3, [pc, #84]	; (8000bbc <timerRun+0xc4>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	3b01      	subs	r3, #1
 8000b6a:	4a14      	ldr	r2, [pc, #80]	; (8000bbc <timerRun+0xc4>)
 8000b6c:	6013      	str	r3, [r2, #0]
		if (timer4_counter <= 0) {
 8000b6e:	4b13      	ldr	r3, [pc, #76]	; (8000bbc <timerRun+0xc4>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	dc02      	bgt.n	8000b7c <timerRun+0x84>
			timer4_flag = 1;
 8000b76:	4b12      	ldr	r3, [pc, #72]	; (8000bc0 <timerRun+0xc8>)
 8000b78:	2201      	movs	r2, #1
 8000b7a:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer5_counter > 0) {
 8000b7c:	4b11      	ldr	r3, [pc, #68]	; (8000bc4 <timerRun+0xcc>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	dd0b      	ble.n	8000b9c <timerRun+0xa4>
		timer5_counter--;
 8000b84:	4b0f      	ldr	r3, [pc, #60]	; (8000bc4 <timerRun+0xcc>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	3b01      	subs	r3, #1
 8000b8a:	4a0e      	ldr	r2, [pc, #56]	; (8000bc4 <timerRun+0xcc>)
 8000b8c:	6013      	str	r3, [r2, #0]
		if (timer5_counter <= 0) {
 8000b8e:	4b0d      	ldr	r3, [pc, #52]	; (8000bc4 <timerRun+0xcc>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	dc02      	bgt.n	8000b9c <timerRun+0xa4>
			timer5_flag = 1;
 8000b96:	4b0c      	ldr	r3, [pc, #48]	; (8000bc8 <timerRun+0xd0>)
 8000b98:	2201      	movs	r2, #1
 8000b9a:	601a      	str	r2, [r3, #0]
		}
	}
}
 8000b9c:	bf00      	nop
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bc80      	pop	{r7}
 8000ba2:	4770      	bx	lr
 8000ba4:	20000110 	.word	0x20000110
 8000ba8:	200000fc 	.word	0x200000fc
 8000bac:	20000114 	.word	0x20000114
 8000bb0:	20000100 	.word	0x20000100
 8000bb4:	20000118 	.word	0x20000118
 8000bb8:	20000104 	.word	0x20000104
 8000bbc:	2000011c 	.word	0x2000011c
 8000bc0:	20000108 	.word	0x20000108
 8000bc4:	20000120 	.word	0x20000120
 8000bc8:	2000010c 	.word	0x2000010c

08000bcc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	b085      	sub	sp, #20
 8000bd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000bd2:	4b15      	ldr	r3, [pc, #84]	; (8000c28 <HAL_MspInit+0x5c>)
 8000bd4:	699b      	ldr	r3, [r3, #24]
 8000bd6:	4a14      	ldr	r2, [pc, #80]	; (8000c28 <HAL_MspInit+0x5c>)
 8000bd8:	f043 0301 	orr.w	r3, r3, #1
 8000bdc:	6193      	str	r3, [r2, #24]
 8000bde:	4b12      	ldr	r3, [pc, #72]	; (8000c28 <HAL_MspInit+0x5c>)
 8000be0:	699b      	ldr	r3, [r3, #24]
 8000be2:	f003 0301 	and.w	r3, r3, #1
 8000be6:	60bb      	str	r3, [r7, #8]
 8000be8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bea:	4b0f      	ldr	r3, [pc, #60]	; (8000c28 <HAL_MspInit+0x5c>)
 8000bec:	69db      	ldr	r3, [r3, #28]
 8000bee:	4a0e      	ldr	r2, [pc, #56]	; (8000c28 <HAL_MspInit+0x5c>)
 8000bf0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bf4:	61d3      	str	r3, [r2, #28]
 8000bf6:	4b0c      	ldr	r3, [pc, #48]	; (8000c28 <HAL_MspInit+0x5c>)
 8000bf8:	69db      	ldr	r3, [r3, #28]
 8000bfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bfe:	607b      	str	r3, [r7, #4]
 8000c00:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000c02:	4b0a      	ldr	r3, [pc, #40]	; (8000c2c <HAL_MspInit+0x60>)
 8000c04:	685b      	ldr	r3, [r3, #4]
 8000c06:	60fb      	str	r3, [r7, #12]
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000c0e:	60fb      	str	r3, [r7, #12]
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000c16:	60fb      	str	r3, [r7, #12]
 8000c18:	4a04      	ldr	r2, [pc, #16]	; (8000c2c <HAL_MspInit+0x60>)
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c1e:	bf00      	nop
 8000c20:	3714      	adds	r7, #20
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bc80      	pop	{r7}
 8000c26:	4770      	bx	lr
 8000c28:	40021000 	.word	0x40021000
 8000c2c:	40010000 	.word	0x40010000

08000c30 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b084      	sub	sp, #16
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000c40:	d113      	bne.n	8000c6a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000c42:	4b0c      	ldr	r3, [pc, #48]	; (8000c74 <HAL_TIM_Base_MspInit+0x44>)
 8000c44:	69db      	ldr	r3, [r3, #28]
 8000c46:	4a0b      	ldr	r2, [pc, #44]	; (8000c74 <HAL_TIM_Base_MspInit+0x44>)
 8000c48:	f043 0301 	orr.w	r3, r3, #1
 8000c4c:	61d3      	str	r3, [r2, #28]
 8000c4e:	4b09      	ldr	r3, [pc, #36]	; (8000c74 <HAL_TIM_Base_MspInit+0x44>)
 8000c50:	69db      	ldr	r3, [r3, #28]
 8000c52:	f003 0301 	and.w	r3, r3, #1
 8000c56:	60fb      	str	r3, [r7, #12]
 8000c58:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	2100      	movs	r1, #0
 8000c5e:	201c      	movs	r0, #28
 8000c60:	f000 fccd 	bl	80015fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000c64:	201c      	movs	r0, #28
 8000c66:	f000 fce6 	bl	8001636 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000c6a:	bf00      	nop
 8000c6c:	3710      	adds	r7, #16
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	40021000 	.word	0x40021000

08000c78 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b088      	sub	sp, #32
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c80:	f107 0310 	add.w	r3, r7, #16
 8000c84:	2200      	movs	r2, #0
 8000c86:	601a      	str	r2, [r3, #0]
 8000c88:	605a      	str	r2, [r3, #4]
 8000c8a:	609a      	str	r2, [r3, #8]
 8000c8c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	4a1c      	ldr	r2, [pc, #112]	; (8000d04 <HAL_UART_MspInit+0x8c>)
 8000c94:	4293      	cmp	r3, r2
 8000c96:	d131      	bne.n	8000cfc <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c98:	4b1b      	ldr	r3, [pc, #108]	; (8000d08 <HAL_UART_MspInit+0x90>)
 8000c9a:	699b      	ldr	r3, [r3, #24]
 8000c9c:	4a1a      	ldr	r2, [pc, #104]	; (8000d08 <HAL_UART_MspInit+0x90>)
 8000c9e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ca2:	6193      	str	r3, [r2, #24]
 8000ca4:	4b18      	ldr	r3, [pc, #96]	; (8000d08 <HAL_UART_MspInit+0x90>)
 8000ca6:	699b      	ldr	r3, [r3, #24]
 8000ca8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000cac:	60fb      	str	r3, [r7, #12]
 8000cae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cb0:	4b15      	ldr	r3, [pc, #84]	; (8000d08 <HAL_UART_MspInit+0x90>)
 8000cb2:	699b      	ldr	r3, [r3, #24]
 8000cb4:	4a14      	ldr	r2, [pc, #80]	; (8000d08 <HAL_UART_MspInit+0x90>)
 8000cb6:	f043 0304 	orr.w	r3, r3, #4
 8000cba:	6193      	str	r3, [r2, #24]
 8000cbc:	4b12      	ldr	r3, [pc, #72]	; (8000d08 <HAL_UART_MspInit+0x90>)
 8000cbe:	699b      	ldr	r3, [r3, #24]
 8000cc0:	f003 0304 	and.w	r3, r3, #4
 8000cc4:	60bb      	str	r3, [r7, #8]
 8000cc6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000cc8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ccc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cce:	2302      	movs	r3, #2
 8000cd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cd2:	2303      	movs	r3, #3
 8000cd4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd6:	f107 0310 	add.w	r3, r7, #16
 8000cda:	4619      	mov	r1, r3
 8000cdc:	480b      	ldr	r0, [pc, #44]	; (8000d0c <HAL_UART_MspInit+0x94>)
 8000cde:	f000 fcc5 	bl	800166c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000ce2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ce6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cec:	2300      	movs	r3, #0
 8000cee:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf0:	f107 0310 	add.w	r3, r7, #16
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	4805      	ldr	r0, [pc, #20]	; (8000d0c <HAL_UART_MspInit+0x94>)
 8000cf8:	f000 fcb8 	bl	800166c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000cfc:	bf00      	nop
 8000cfe:	3720      	adds	r7, #32
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	40013800 	.word	0x40013800
 8000d08:	40021000 	.word	0x40021000
 8000d0c:	40010800 	.word	0x40010800

08000d10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d14:	e7fe      	b.n	8000d14 <NMI_Handler+0x4>

08000d16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d16:	b480      	push	{r7}
 8000d18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d1a:	e7fe      	b.n	8000d1a <HardFault_Handler+0x4>

08000d1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d20:	e7fe      	b.n	8000d20 <MemManage_Handler+0x4>

08000d22 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d22:	b480      	push	{r7}
 8000d24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d26:	e7fe      	b.n	8000d26 <BusFault_Handler+0x4>

08000d28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d2c:	e7fe      	b.n	8000d2c <UsageFault_Handler+0x4>

08000d2e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d2e:	b480      	push	{r7}
 8000d30:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d32:	bf00      	nop
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bc80      	pop	{r7}
 8000d38:	4770      	bx	lr

08000d3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d3a:	b480      	push	{r7}
 8000d3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d3e:	bf00      	nop
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bc80      	pop	{r7}
 8000d44:	4770      	bx	lr

08000d46 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d46:	b480      	push	{r7}
 8000d48:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d4a:	bf00      	nop
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bc80      	pop	{r7}
 8000d50:	4770      	bx	lr

08000d52 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d52:	b580      	push	{r7, lr}
 8000d54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d56:	f000 fb5f 	bl	8001418 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d5a:	bf00      	nop
 8000d5c:	bd80      	pop	{r7, pc}
	...

08000d60 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000d64:	4802      	ldr	r0, [pc, #8]	; (8000d70 <TIM2_IRQHandler+0x10>)
 8000d66:	f001 faf9 	bl	800235c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000d6a:	bf00      	nop
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	20000174 	.word	0x20000174

08000d74 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b086      	sub	sp, #24
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	60f8      	str	r0, [r7, #12]
 8000d7c:	60b9      	str	r1, [r7, #8]
 8000d7e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d80:	2300      	movs	r3, #0
 8000d82:	617b      	str	r3, [r7, #20]
 8000d84:	e00a      	b.n	8000d9c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000d86:	f3af 8000 	nop.w
 8000d8a:	4601      	mov	r1, r0
 8000d8c:	68bb      	ldr	r3, [r7, #8]
 8000d8e:	1c5a      	adds	r2, r3, #1
 8000d90:	60ba      	str	r2, [r7, #8]
 8000d92:	b2ca      	uxtb	r2, r1
 8000d94:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d96:	697b      	ldr	r3, [r7, #20]
 8000d98:	3301      	adds	r3, #1
 8000d9a:	617b      	str	r3, [r7, #20]
 8000d9c:	697a      	ldr	r2, [r7, #20]
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	429a      	cmp	r2, r3
 8000da2:	dbf0      	blt.n	8000d86 <_read+0x12>
	}

return len;
 8000da4:	687b      	ldr	r3, [r7, #4]
}
 8000da6:	4618      	mov	r0, r3
 8000da8:	3718      	adds	r7, #24
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}

08000dae <_close>:
	}
	return len;
}

int _close(int file)
{
 8000dae:	b480      	push	{r7}
 8000db0:	b083      	sub	sp, #12
 8000db2:	af00      	add	r7, sp, #0
 8000db4:	6078      	str	r0, [r7, #4]
	return -1;
 8000db6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000dba:	4618      	mov	r0, r3
 8000dbc:	370c      	adds	r7, #12
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bc80      	pop	{r7}
 8000dc2:	4770      	bx	lr

08000dc4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b083      	sub	sp, #12
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
 8000dcc:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000dd4:	605a      	str	r2, [r3, #4]
	return 0;
 8000dd6:	2300      	movs	r3, #0
}
 8000dd8:	4618      	mov	r0, r3
 8000dda:	370c      	adds	r7, #12
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bc80      	pop	{r7}
 8000de0:	4770      	bx	lr

08000de2 <_isatty>:

int _isatty(int file)
{
 8000de2:	b480      	push	{r7}
 8000de4:	b083      	sub	sp, #12
 8000de6:	af00      	add	r7, sp, #0
 8000de8:	6078      	str	r0, [r7, #4]
	return 1;
 8000dea:	2301      	movs	r3, #1
}
 8000dec:	4618      	mov	r0, r3
 8000dee:	370c      	adds	r7, #12
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bc80      	pop	{r7}
 8000df4:	4770      	bx	lr

08000df6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000df6:	b480      	push	{r7}
 8000df8:	b085      	sub	sp, #20
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	60f8      	str	r0, [r7, #12]
 8000dfe:	60b9      	str	r1, [r7, #8]
 8000e00:	607a      	str	r2, [r7, #4]
	return 0;
 8000e02:	2300      	movs	r3, #0
}
 8000e04:	4618      	mov	r0, r3
 8000e06:	3714      	adds	r7, #20
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bc80      	pop	{r7}
 8000e0c:	4770      	bx	lr
	...

08000e10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b086      	sub	sp, #24
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e18:	4a14      	ldr	r2, [pc, #80]	; (8000e6c <_sbrk+0x5c>)
 8000e1a:	4b15      	ldr	r3, [pc, #84]	; (8000e70 <_sbrk+0x60>)
 8000e1c:	1ad3      	subs	r3, r2, r3
 8000e1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e20:	697b      	ldr	r3, [r7, #20]
 8000e22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e24:	4b13      	ldr	r3, [pc, #76]	; (8000e74 <_sbrk+0x64>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d102      	bne.n	8000e32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e2c:	4b11      	ldr	r3, [pc, #68]	; (8000e74 <_sbrk+0x64>)
 8000e2e:	4a12      	ldr	r2, [pc, #72]	; (8000e78 <_sbrk+0x68>)
 8000e30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e32:	4b10      	ldr	r3, [pc, #64]	; (8000e74 <_sbrk+0x64>)
 8000e34:	681a      	ldr	r2, [r3, #0]
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	4413      	add	r3, r2
 8000e3a:	693a      	ldr	r2, [r7, #16]
 8000e3c:	429a      	cmp	r2, r3
 8000e3e:	d207      	bcs.n	8000e50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e40:	f001 ff8c 	bl	8002d5c <__errno>
 8000e44:	4603      	mov	r3, r0
 8000e46:	220c      	movs	r2, #12
 8000e48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e4e:	e009      	b.n	8000e64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e50:	4b08      	ldr	r3, [pc, #32]	; (8000e74 <_sbrk+0x64>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e56:	4b07      	ldr	r3, [pc, #28]	; (8000e74 <_sbrk+0x64>)
 8000e58:	681a      	ldr	r2, [r3, #0]
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	4413      	add	r3, r2
 8000e5e:	4a05      	ldr	r2, [pc, #20]	; (8000e74 <_sbrk+0x64>)
 8000e60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e62:	68fb      	ldr	r3, [r7, #12]
}
 8000e64:	4618      	mov	r0, r3
 8000e66:	3718      	adds	r7, #24
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	20002800 	.word	0x20002800
 8000e70:	00000400 	.word	0x00000400
 8000e74:	20000124 	.word	0x20000124
 8000e78:	200001d0 	.word	0x200001d0

08000e7c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e80:	bf00      	nop
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bc80      	pop	{r7}
 8000e86:	4770      	bx	lr

08000e88 <HAL_TIM_PeriodElapsedCallback>:
#include "input_reading.h"
#include "software_timer.h"
#include "led7seg.h"
#include "global.h"

void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef *htim ) {
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000e98:	d103      	bne.n	8000ea2 <HAL_TIM_PeriodElapsedCallback+0x1a>
		button_reading();
 8000e9a:	f7ff fa9b 	bl	80003d4 <button_reading>
		displayMode();
 8000e9e:	f7ff fc59 	bl	8000754 <displayMode>
	}
	timerRun();
 8000ea2:	f7ff fe29 	bl	8000af8 <timerRun>
}
 8000ea6:	bf00      	nop
 8000ea8:	3708      	adds	r7, #8
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
	...

08000eb0 <traffic_init>:
#include "input_processing.h"
#include "global.h"
#include "led7seg.h"
#include "software_timer.h"

void traffic_init() {
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
	light_time = man_green_time;
 8000eb4:	4b0a      	ldr	r3, [pc, #40]	; (8000ee0 <traffic_init+0x30>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	4a0a      	ldr	r2, [pc, #40]	; (8000ee4 <traffic_init+0x34>)
 8000eba:	6013      	str	r3, [r2, #0]
	light_time1 = man_red_time;
 8000ebc:	4b0a      	ldr	r3, [pc, #40]	; (8000ee8 <traffic_init+0x38>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a0a      	ldr	r2, [pc, #40]	; (8000eec <traffic_init+0x3c>)
 8000ec2:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(GPIOB, D1_Pin, 0); // On ROAD 1, turn on the RED light.
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000eca:	4809      	ldr	r0, [pc, #36]	; (8000ef0 <traffic_init+0x40>)
 8000ecc:	f000 fd5f 	bl	800198e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D6_Pin, 0); // On ROAD 2, turn on the GREEN light.
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ed6:	4806      	ldr	r0, [pc, #24]	; (8000ef0 <traffic_init+0x40>)
 8000ed8:	f000 fd59 	bl	800198e <HAL_GPIO_WritePin>
}
 8000edc:	bf00      	nop
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	20000008 	.word	0x20000008
 8000ee4:	2000000c 	.word	0x2000000c
 8000ee8:	20000000 	.word	0x20000000
 8000eec:	20000010 	.word	0x20000010
 8000ef0:	40010c00 	.word	0x40010c00

08000ef4 <updateTempTime>:

void updateTempTime() {
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0
	switch(status) {
 8000ef8:	4b23      	ldr	r3, [pc, #140]	; (8000f88 <updateTempTime+0x94>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	3b01      	subs	r3, #1
 8000efe:	2b06      	cmp	r3, #6
 8000f00:	d83a      	bhi.n	8000f78 <updateTempTime+0x84>
 8000f02:	a201      	add	r2, pc, #4	; (adr r2, 8000f08 <updateTempTime+0x14>)
 8000f04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f08:	08000f79 	.word	0x08000f79
 8000f0c:	08000f79 	.word	0x08000f79
 8000f10:	08000f79 	.word	0x08000f79
 8000f14:	08000f79 	.word	0x08000f79
 8000f18:	08000f25 	.word	0x08000f25
 8000f1c:	08000f41 	.word	0x08000f41
 8000f20:	08000f5d 	.word	0x08000f5d
		case NORMAL_MODE:
			break;
		case MAN_RED_MODE:
			//light_time = man_red_time;
			if (temp_value >= 99) temp_value = 0;
 8000f24:	4b19      	ldr	r3, [pc, #100]	; (8000f8c <updateTempTime+0x98>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	2b62      	cmp	r3, #98	; 0x62
 8000f2a:	dd03      	ble.n	8000f34 <updateTempTime+0x40>
 8000f2c:	4b17      	ldr	r3, [pc, #92]	; (8000f8c <updateTempTime+0x98>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	601a      	str	r2, [r3, #0]
			else temp_value++;
			break;
 8000f32:	e021      	b.n	8000f78 <updateTempTime+0x84>
			else temp_value++;
 8000f34:	4b15      	ldr	r3, [pc, #84]	; (8000f8c <updateTempTime+0x98>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	3301      	adds	r3, #1
 8000f3a:	4a14      	ldr	r2, [pc, #80]	; (8000f8c <updateTempTime+0x98>)
 8000f3c:	6013      	str	r3, [r2, #0]
			break;
 8000f3e:	e01b      	b.n	8000f78 <updateTempTime+0x84>
		case MAN_AMBER_MODE:
			//temp_value = temp_value;
			if (temp_value >= 99) temp_value = 0;
 8000f40:	4b12      	ldr	r3, [pc, #72]	; (8000f8c <updateTempTime+0x98>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	2b62      	cmp	r3, #98	; 0x62
 8000f46:	dd03      	ble.n	8000f50 <updateTempTime+0x5c>
 8000f48:	4b10      	ldr	r3, [pc, #64]	; (8000f8c <updateTempTime+0x98>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	601a      	str	r2, [r3, #0]
			else temp_value++;
			break;
 8000f4e:	e013      	b.n	8000f78 <updateTempTime+0x84>
			else temp_value++;
 8000f50:	4b0e      	ldr	r3, [pc, #56]	; (8000f8c <updateTempTime+0x98>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	3301      	adds	r3, #1
 8000f56:	4a0d      	ldr	r2, [pc, #52]	; (8000f8c <updateTempTime+0x98>)
 8000f58:	6013      	str	r3, [r2, #0]
			break;
 8000f5a:	e00d      	b.n	8000f78 <updateTempTime+0x84>
		case MAN_GREEN_MODE:
			//light_time = man_green_time;
			if (temp_value >= 99) temp_value = 0;
 8000f5c:	4b0b      	ldr	r3, [pc, #44]	; (8000f8c <updateTempTime+0x98>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	2b62      	cmp	r3, #98	; 0x62
 8000f62:	dd03      	ble.n	8000f6c <updateTempTime+0x78>
 8000f64:	4b09      	ldr	r3, [pc, #36]	; (8000f8c <updateTempTime+0x98>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	601a      	str	r2, [r3, #0]
			else temp_value++;
			break;
 8000f6a:	e004      	b.n	8000f76 <updateTempTime+0x82>
			else temp_value++;
 8000f6c:	4b07      	ldr	r3, [pc, #28]	; (8000f8c <updateTempTime+0x98>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	3301      	adds	r3, #1
 8000f72:	4a06      	ldr	r2, [pc, #24]	; (8000f8c <updateTempTime+0x98>)
 8000f74:	6013      	str	r3, [r2, #0]
			break;
 8000f76:	bf00      	nop
	}
	light_time = temp_value;
 8000f78:	4b04      	ldr	r3, [pc, #16]	; (8000f8c <updateTempTime+0x98>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a04      	ldr	r2, [pc, #16]	; (8000f90 <updateTempTime+0x9c>)
 8000f7e:	6013      	str	r3, [r2, #0]
}
 8000f80:	bf00      	nop
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bc80      	pop	{r7}
 8000f86:	4770      	bx	lr
 8000f88:	20000014 	.word	0x20000014
 8000f8c:	200000d0 	.word	0x200000d0
 8000f90:	2000000c 	.word	0x2000000c

08000f94 <confirmAdjustedTime>:

void confirmAdjustedTime() {
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
	printf("Confirmed adjust time!\r\n");
 8000f98:	481b      	ldr	r0, [pc, #108]	; (8001008 <confirmAdjustedTime+0x74>)
 8000f9a:	f001 ff7f 	bl	8002e9c <puts>
	switch(status) {
 8000f9e:	4b1b      	ldr	r3, [pc, #108]	; (800100c <confirmAdjustedTime+0x78>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	3b01      	subs	r3, #1
 8000fa4:	2b06      	cmp	r3, #6
 8000fa6:	d82c      	bhi.n	8001002 <confirmAdjustedTime+0x6e>
 8000fa8:	a201      	add	r2, pc, #4	; (adr r2, 8000fb0 <confirmAdjustedTime+0x1c>)
 8000faa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fae:	bf00      	nop
 8000fb0:	08001003 	.word	0x08001003
 8000fb4:	08001003 	.word	0x08001003
 8000fb8:	08001003 	.word	0x08001003
 8000fbc:	08001003 	.word	0x08001003
 8000fc0:	08000fcd 	.word	0x08000fcd
 8000fc4:	08000fdf 	.word	0x08000fdf
 8000fc8:	08000ff1 	.word	0x08000ff1
		case NORMAL_MODE:
			//temp_value = light_time;
			break;
		case MAN_RED_MODE:
			man_red_time = temp_value;
 8000fcc:	4b10      	ldr	r3, [pc, #64]	; (8001010 <confirmAdjustedTime+0x7c>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a10      	ldr	r2, [pc, #64]	; (8001014 <confirmAdjustedTime+0x80>)
 8000fd2:	6013      	str	r3, [r2, #0]
			light_time = man_red_time;
 8000fd4:	4b0f      	ldr	r3, [pc, #60]	; (8001014 <confirmAdjustedTime+0x80>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a0f      	ldr	r2, [pc, #60]	; (8001018 <confirmAdjustedTime+0x84>)
 8000fda:	6013      	str	r3, [r2, #0]
			break;
 8000fdc:	e012      	b.n	8001004 <confirmAdjustedTime+0x70>
		case MAN_AMBER_MODE:
			man_amber_time = temp_value;
 8000fde:	4b0c      	ldr	r3, [pc, #48]	; (8001010 <confirmAdjustedTime+0x7c>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4a0e      	ldr	r2, [pc, #56]	; (800101c <confirmAdjustedTime+0x88>)
 8000fe4:	6013      	str	r3, [r2, #0]
			light_time = man_amber_time;
 8000fe6:	4b0d      	ldr	r3, [pc, #52]	; (800101c <confirmAdjustedTime+0x88>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	4a0b      	ldr	r2, [pc, #44]	; (8001018 <confirmAdjustedTime+0x84>)
 8000fec:	6013      	str	r3, [r2, #0]
			break;
 8000fee:	e009      	b.n	8001004 <confirmAdjustedTime+0x70>
		case MAN_GREEN_MODE:
			man_green_time = temp_value;
 8000ff0:	4b07      	ldr	r3, [pc, #28]	; (8001010 <confirmAdjustedTime+0x7c>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a0a      	ldr	r2, [pc, #40]	; (8001020 <confirmAdjustedTime+0x8c>)
 8000ff6:	6013      	str	r3, [r2, #0]
			light_time = man_green_time;
 8000ff8:	4b09      	ldr	r3, [pc, #36]	; (8001020 <confirmAdjustedTime+0x8c>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4a06      	ldr	r2, [pc, #24]	; (8001018 <confirmAdjustedTime+0x84>)
 8000ffe:	6013      	str	r3, [r2, #0]
			break;
 8001000:	e000      	b.n	8001004 <confirmAdjustedTime+0x70>
		default:
			break;
 8001002:	bf00      	nop
	}
}
 8001004:	bf00      	nop
 8001006:	bd80      	pop	{r7, pc}
 8001008:	0800387c 	.word	0x0800387c
 800100c:	20000014 	.word	0x20000014
 8001010:	200000d0 	.word	0x200000d0
 8001014:	20000000 	.word	0x20000000
 8001018:	2000000c 	.word	0x2000000c
 800101c:	20000004 	.word	0x20000004
 8001020:	20000008 	.word	0x20000008

08001024 <resetToTheDefaultSetting>:

void resetToTheDefaultSetting() {
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
	// default settings
	printf("All settings have been reset!\r\n");
 8001028:	480f      	ldr	r0, [pc, #60]	; (8001068 <resetToTheDefaultSetting+0x44>)
 800102a:	f001 ff37 	bl	8002e9c <puts>
	printf("The system is in MODE '1 - NORMAL_MODE' \r\n");
 800102e:	480f      	ldr	r0, [pc, #60]	; (800106c <resetToTheDefaultSetting+0x48>)
 8001030:	f001 ff34 	bl	8002e9c <puts>
	man_red_time = RED_TIME / 100;
 8001034:	4b0e      	ldr	r3, [pc, #56]	; (8001070 <resetToTheDefaultSetting+0x4c>)
 8001036:	2205      	movs	r2, #5
 8001038:	601a      	str	r2, [r3, #0]
	man_amber_time = YELLOW_TIME / 100;
 800103a:	4b0e      	ldr	r3, [pc, #56]	; (8001074 <resetToTheDefaultSetting+0x50>)
 800103c:	2202      	movs	r2, #2
 800103e:	601a      	str	r2, [r3, #0]
	man_green_time = GREEN_TIME / 100;
 8001040:	4b0d      	ldr	r3, [pc, #52]	; (8001078 <resetToTheDefaultSetting+0x54>)
 8001042:	2203      	movs	r2, #3
 8001044:	601a      	str	r2, [r3, #0]
	status = NORMAL_MODE;
 8001046:	4b0d      	ldr	r3, [pc, #52]	; (800107c <resetToTheDefaultSetting+0x58>)
 8001048:	2201      	movs	r2, #1
 800104a:	601a      	str	r2, [r3, #0]
	led_status = RED_GREEN;
 800104c:	4b0c      	ldr	r3, [pc, #48]	; (8001080 <resetToTheDefaultSetting+0x5c>)
 800104e:	2214      	movs	r2, #20
 8001050:	601a      	str	r2, [r3, #0]
	index_led = 0;
 8001052:	4b0c      	ldr	r3, [pc, #48]	; (8001084 <resetToTheDefaultSetting+0x60>)
 8001054:	2200      	movs	r2, #0
 8001056:	601a      	str	r2, [r3, #0]
	temp_value = 0;
 8001058:	4b0b      	ldr	r3, [pc, #44]	; (8001088 <resetToTheDefaultSetting+0x64>)
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
	// re-initialize traffic light with default settings
	traffic_init();
 800105e:	f7ff ff27 	bl	8000eb0 <traffic_init>
}
 8001062:	bf00      	nop
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	08003894 	.word	0x08003894
 800106c:	080038b4 	.word	0x080038b4
 8001070:	20000000 	.word	0x20000000
 8001074:	20000004 	.word	0x20000004
 8001078:	20000008 	.word	0x20000008
 800107c:	20000014 	.word	0x20000014
 8001080:	20000018 	.word	0x20000018
 8001084:	200000d4 	.word	0x200000d4
 8001088:	200000d0 	.word	0x200000d0

0800108c <normal_running_traffic_light>:

void normal_running_traffic_light() {
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
	switch(led_status) {
 8001090:	4b7a      	ldr	r3, [pc, #488]	; (800127c <normal_running_traffic_light+0x1f0>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	3b14      	subs	r3, #20
 8001096:	2b03      	cmp	r3, #3
 8001098:	f200 80e4 	bhi.w	8001264 <normal_running_traffic_light+0x1d8>
 800109c:	a201      	add	r2, pc, #4	; (adr r2, 80010a4 <normal_running_traffic_light+0x18>)
 800109e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010a2:	bf00      	nop
 80010a4:	080010b5 	.word	0x080010b5
 80010a8:	08001133 	.word	0x08001133
 80010ac:	0800119d 	.word	0x0800119d
 80010b0:	080011fd 	.word	0x080011fd
		case RED_GREEN:
			if (timer3_flag == 1) {
 80010b4:	4b72      	ldr	r3, [pc, #456]	; (8001280 <normal_running_traffic_light+0x1f4>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	2b01      	cmp	r3, #1
 80010ba:	f040 80d5 	bne.w	8001268 <normal_running_traffic_light+0x1dc>
				led_init();
 80010be:	f7ff faa3 	bl	8000608 <led_init>
				HAL_GPIO_WritePin(GPIOB, D1_Pin, 0); // On ROAD 1, turn on the RED light.
 80010c2:	2200      	movs	r2, #0
 80010c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010c8:	486e      	ldr	r0, [pc, #440]	; (8001284 <normal_running_traffic_light+0x1f8>)
 80010ca:	f000 fc60 	bl	800198e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, D6_Pin, 0); // On ROAD 2, turn on the GREEN light.
 80010ce:	2200      	movs	r2, #0
 80010d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010d4:	486b      	ldr	r0, [pc, #428]	; (8001284 <normal_running_traffic_light+0x1f8>)
 80010d6:	f000 fc5a 	bl	800198e <HAL_GPIO_WritePin>

				light_time--;
 80010da:	4b6b      	ldr	r3, [pc, #428]	; (8001288 <normal_running_traffic_light+0x1fc>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	3b01      	subs	r3, #1
 80010e0:	4a69      	ldr	r2, [pc, #420]	; (8001288 <normal_running_traffic_light+0x1fc>)
 80010e2:	6013      	str	r3, [r2, #0]
				light_time1--;
 80010e4:	4b69      	ldr	r3, [pc, #420]	; (800128c <normal_running_traffic_light+0x200>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	3b01      	subs	r3, #1
 80010ea:	4a68      	ldr	r2, [pc, #416]	; (800128c <normal_running_traffic_light+0x200>)
 80010ec:	6013      	str	r3, [r2, #0]
				if (light_time == 0 || light_time1 == 0) {
 80010ee:	4b66      	ldr	r3, [pc, #408]	; (8001288 <normal_running_traffic_light+0x1fc>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d003      	beq.n	80010fe <normal_running_traffic_light+0x72>
 80010f6:	4b65      	ldr	r3, [pc, #404]	; (800128c <normal_running_traffic_light+0x200>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d114      	bne.n	8001128 <normal_running_traffic_light+0x9c>
					led_status = RED_AMBER;
 80010fe:	4b5f      	ldr	r3, [pc, #380]	; (800127c <normal_running_traffic_light+0x1f0>)
 8001100:	2215      	movs	r2, #21
 8001102:	601a      	str	r2, [r3, #0]
					light_time = man_amber_time; // Road 2
 8001104:	4b62      	ldr	r3, [pc, #392]	; (8001290 <normal_running_traffic_light+0x204>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a5f      	ldr	r2, [pc, #380]	; (8001288 <normal_running_traffic_light+0x1fc>)
 800110a:	6013      	str	r3, [r2, #0]
					led_init();
 800110c:	f7ff fa7c 	bl	8000608 <led_init>
					//light_time1 = man_red_time; // Road 1
					HAL_GPIO_WritePin(GPIOB, D1_Pin, 0); // On ROAD 1, turn on the RED light.
 8001110:	2200      	movs	r2, #0
 8001112:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001116:	485b      	ldr	r0, [pc, #364]	; (8001284 <normal_running_traffic_light+0x1f8>)
 8001118:	f000 fc39 	bl	800198e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, D5_Pin, 0); // On ROAD 2, turn on the AMBER light.
 800111c:	2200      	movs	r2, #0
 800111e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001122:	4858      	ldr	r0, [pc, #352]	; (8001284 <normal_running_traffic_light+0x1f8>)
 8001124:	f000 fc33 	bl	800198e <HAL_GPIO_WritePin>
				}
				setTimer3(DURATION_1S);
 8001128:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800112c:	f7ff fcca 	bl	8000ac4 <setTimer3>
			}
			break;
 8001130:	e09a      	b.n	8001268 <normal_running_traffic_light+0x1dc>
		case RED_AMBER:
				if (timer3_flag == 1) {
 8001132:	4b53      	ldr	r3, [pc, #332]	; (8001280 <normal_running_traffic_light+0x1f4>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	2b01      	cmp	r3, #1
 8001138:	f040 8098 	bne.w	800126c <normal_running_traffic_light+0x1e0>
					light_time--;
 800113c:	4b52      	ldr	r3, [pc, #328]	; (8001288 <normal_running_traffic_light+0x1fc>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	3b01      	subs	r3, #1
 8001142:	4a51      	ldr	r2, [pc, #324]	; (8001288 <normal_running_traffic_light+0x1fc>)
 8001144:	6013      	str	r3, [r2, #0]
					light_time1--;
 8001146:	4b51      	ldr	r3, [pc, #324]	; (800128c <normal_running_traffic_light+0x200>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	3b01      	subs	r3, #1
 800114c:	4a4f      	ldr	r2, [pc, #316]	; (800128c <normal_running_traffic_light+0x200>)
 800114e:	6013      	str	r3, [r2, #0]
					if (!light_time || !light_time1) {
 8001150:	4b4d      	ldr	r3, [pc, #308]	; (8001288 <normal_running_traffic_light+0x1fc>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d003      	beq.n	8001160 <normal_running_traffic_light+0xd4>
 8001158:	4b4c      	ldr	r3, [pc, #304]	; (800128c <normal_running_traffic_light+0x200>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d118      	bne.n	8001192 <normal_running_traffic_light+0x106>
						led_status = GREEN_RED;
 8001160:	4b46      	ldr	r3, [pc, #280]	; (800127c <normal_running_traffic_light+0x1f0>)
 8001162:	2216      	movs	r2, #22
 8001164:	601a      	str	r2, [r3, #0]
						light_time = man_red_time; // Road 2
 8001166:	4b4b      	ldr	r3, [pc, #300]	; (8001294 <normal_running_traffic_light+0x208>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	4a47      	ldr	r2, [pc, #284]	; (8001288 <normal_running_traffic_light+0x1fc>)
 800116c:	6013      	str	r3, [r2, #0]
						light_time1 = man_green_time; // Road 1
 800116e:	4b4a      	ldr	r3, [pc, #296]	; (8001298 <normal_running_traffic_light+0x20c>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	4a46      	ldr	r2, [pc, #280]	; (800128c <normal_running_traffic_light+0x200>)
 8001174:	6013      	str	r3, [r2, #0]

						led_init();
 8001176:	f7ff fa47 	bl	8000608 <led_init>
						HAL_GPIO_WritePin(GPIOB, D4_Pin, 0); // On ROAD 1, turn on the RED light.
 800117a:	2200      	movs	r2, #0
 800117c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001180:	4840      	ldr	r0, [pc, #256]	; (8001284 <normal_running_traffic_light+0x1f8>)
 8001182:	f000 fc04 	bl	800198e <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, D3_Pin, 0); // On ROAD 2, turn on the GREEN light.
 8001186:	2200      	movs	r2, #0
 8001188:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800118c:	483d      	ldr	r0, [pc, #244]	; (8001284 <normal_running_traffic_light+0x1f8>)
 800118e:	f000 fbfe 	bl	800198e <HAL_GPIO_WritePin>
					}
					setTimer3(DURATION_1S);
 8001192:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001196:	f7ff fc95 	bl	8000ac4 <setTimer3>
				}

			break;
 800119a:	e067      	b.n	800126c <normal_running_traffic_light+0x1e0>
		case GREEN_RED:
			if (timer3_flag == 1) {
 800119c:	4b38      	ldr	r3, [pc, #224]	; (8001280 <normal_running_traffic_light+0x1f4>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	2b01      	cmp	r3, #1
 80011a2:	d165      	bne.n	8001270 <normal_running_traffic_light+0x1e4>

				light_time--;
 80011a4:	4b38      	ldr	r3, [pc, #224]	; (8001288 <normal_running_traffic_light+0x1fc>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	3b01      	subs	r3, #1
 80011aa:	4a37      	ldr	r2, [pc, #220]	; (8001288 <normal_running_traffic_light+0x1fc>)
 80011ac:	6013      	str	r3, [r2, #0]
				light_time1--;
 80011ae:	4b37      	ldr	r3, [pc, #220]	; (800128c <normal_running_traffic_light+0x200>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	3b01      	subs	r3, #1
 80011b4:	4a35      	ldr	r2, [pc, #212]	; (800128c <normal_running_traffic_light+0x200>)
 80011b6:	6013      	str	r3, [r2, #0]
				if (!light_time || !light_time1) {
 80011b8:	4b33      	ldr	r3, [pc, #204]	; (8001288 <normal_running_traffic_light+0x1fc>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d003      	beq.n	80011c8 <normal_running_traffic_light+0x13c>
 80011c0:	4b32      	ldr	r3, [pc, #200]	; (800128c <normal_running_traffic_light+0x200>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d114      	bne.n	80011f2 <normal_running_traffic_light+0x166>
					led_status = AMBER_RED;
 80011c8:	4b2c      	ldr	r3, [pc, #176]	; (800127c <normal_running_traffic_light+0x1f0>)
 80011ca:	2217      	movs	r2, #23
 80011cc:	601a      	str	r2, [r3, #0]
					light_time1 = man_amber_time; // Road 1
 80011ce:	4b30      	ldr	r3, [pc, #192]	; (8001290 <normal_running_traffic_light+0x204>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4a2e      	ldr	r2, [pc, #184]	; (800128c <normal_running_traffic_light+0x200>)
 80011d4:	6013      	str	r3, [r2, #0]
					led_init();
 80011d6:	f7ff fa17 	bl	8000608 <led_init>
					HAL_GPIO_WritePin(GPIOB, D2_Pin, 0); // On ROAD 1, turn on the RED light.
 80011da:	2200      	movs	r2, #0
 80011dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011e0:	4828      	ldr	r0, [pc, #160]	; (8001284 <normal_running_traffic_light+0x1f8>)
 80011e2:	f000 fbd4 	bl	800198e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, D4_Pin, 0); // On ROAD 2, turn on the GREEN light.
 80011e6:	2200      	movs	r2, #0
 80011e8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011ec:	4825      	ldr	r0, [pc, #148]	; (8001284 <normal_running_traffic_light+0x1f8>)
 80011ee:	f000 fbce 	bl	800198e <HAL_GPIO_WritePin>
				}
				setTimer3(DURATION_1S);
 80011f2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011f6:	f7ff fc65 	bl	8000ac4 <setTimer3>
			}

			break;
 80011fa:	e039      	b.n	8001270 <normal_running_traffic_light+0x1e4>
		case AMBER_RED:
			if (timer3_flag == 1) {
 80011fc:	4b20      	ldr	r3, [pc, #128]	; (8001280 <normal_running_traffic_light+0x1f4>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	2b01      	cmp	r3, #1
 8001202:	d137      	bne.n	8001274 <normal_running_traffic_light+0x1e8>
				light_time--;
 8001204:	4b20      	ldr	r3, [pc, #128]	; (8001288 <normal_running_traffic_light+0x1fc>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	3b01      	subs	r3, #1
 800120a:	4a1f      	ldr	r2, [pc, #124]	; (8001288 <normal_running_traffic_light+0x1fc>)
 800120c:	6013      	str	r3, [r2, #0]
					light_time1--;
 800120e:	4b1f      	ldr	r3, [pc, #124]	; (800128c <normal_running_traffic_light+0x200>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	3b01      	subs	r3, #1
 8001214:	4a1d      	ldr	r2, [pc, #116]	; (800128c <normal_running_traffic_light+0x200>)
 8001216:	6013      	str	r3, [r2, #0]
				if (!light_time || !light_time1) {
 8001218:	4b1b      	ldr	r3, [pc, #108]	; (8001288 <normal_running_traffic_light+0x1fc>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d003      	beq.n	8001228 <normal_running_traffic_light+0x19c>
 8001220:	4b1a      	ldr	r3, [pc, #104]	; (800128c <normal_running_traffic_light+0x200>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d118      	bne.n	800125a <normal_running_traffic_light+0x1ce>
					led_status = RED_GREEN;
 8001228:	4b14      	ldr	r3, [pc, #80]	; (800127c <normal_running_traffic_light+0x1f0>)
 800122a:	2214      	movs	r2, #20
 800122c:	601a      	str	r2, [r3, #0]
					light_time = man_green_time; // Road 2
 800122e:	4b1a      	ldr	r3, [pc, #104]	; (8001298 <normal_running_traffic_light+0x20c>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	4a15      	ldr	r2, [pc, #84]	; (8001288 <normal_running_traffic_light+0x1fc>)
 8001234:	6013      	str	r3, [r2, #0]
					light_time1 = man_red_time; // Road 1
 8001236:	4b17      	ldr	r3, [pc, #92]	; (8001294 <normal_running_traffic_light+0x208>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4a14      	ldr	r2, [pc, #80]	; (800128c <normal_running_traffic_light+0x200>)
 800123c:	6013      	str	r3, [r2, #0]
					led_init();
 800123e:	f7ff f9e3 	bl	8000608 <led_init>
					HAL_GPIO_WritePin(GPIOB, D1_Pin, 0); // On ROAD 1, turn on the RED light.
 8001242:	2200      	movs	r2, #0
 8001244:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001248:	480e      	ldr	r0, [pc, #56]	; (8001284 <normal_running_traffic_light+0x1f8>)
 800124a:	f000 fba0 	bl	800198e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, D6_Pin, 0); // On ROAD 2, turn on the GREEN light.
 800124e:	2200      	movs	r2, #0
 8001250:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001254:	480b      	ldr	r0, [pc, #44]	; (8001284 <normal_running_traffic_light+0x1f8>)
 8001256:	f000 fb9a 	bl	800198e <HAL_GPIO_WritePin>
				}
				setTimer3(DURATION_1S);
 800125a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800125e:	f7ff fc31 	bl	8000ac4 <setTimer3>
			}
			break;
 8001262:	e007      	b.n	8001274 <normal_running_traffic_light+0x1e8>
		default:
			break;
 8001264:	bf00      	nop
 8001266:	e006      	b.n	8001276 <normal_running_traffic_light+0x1ea>
			break;
 8001268:	bf00      	nop
 800126a:	e004      	b.n	8001276 <normal_running_traffic_light+0x1ea>
			break;
 800126c:	bf00      	nop
 800126e:	e002      	b.n	8001276 <normal_running_traffic_light+0x1ea>
			break;
 8001270:	bf00      	nop
 8001272:	e000      	b.n	8001276 <normal_running_traffic_light+0x1ea>
			break;
 8001274:	bf00      	nop
	}
}
 8001276:	bf00      	nop
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	20000018 	.word	0x20000018
 8001280:	20000104 	.word	0x20000104
 8001284:	40010c00 	.word	0x40010c00
 8001288:	2000000c 	.word	0x2000000c
 800128c:	20000010 	.word	0x20000010
 8001290:	20000004 	.word	0x20000004
 8001294:	20000000 	.word	0x20000000
 8001298:	20000008 	.word	0x20000008

0800129c <traffic_light_processing>:

void traffic_light_processing() {
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
	switch(status) {
 80012a0:	4b24      	ldr	r3, [pc, #144]	; (8001334 <traffic_light_processing+0x98>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	3b01      	subs	r3, #1
 80012a6:	2b06      	cmp	r3, #6
 80012a8:	d842      	bhi.n	8001330 <traffic_light_processing+0x94>
 80012aa:	a201      	add	r2, pc, #4	; (adr r2, 80012b0 <traffic_light_processing+0x14>)
 80012ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012b0:	080012cd 	.word	0x080012cd
 80012b4:	080012d3 	.word	0x080012d3
 80012b8:	080012ef 	.word	0x080012ef
 80012bc:	0800130b 	.word	0x0800130b
 80012c0:	080012d3 	.word	0x080012d3
 80012c4:	080012ef 	.word	0x080012ef
 80012c8:	0800130b 	.word	0x0800130b
		case NORMAL_MODE:
			normal_running_traffic_light();
 80012cc:	f7ff fede 	bl	800108c <normal_running_traffic_light>
			break;
 80012d0:	e02e      	b.n	8001330 <traffic_light_processing+0x94>
		case RED_MODE: case MAN_RED_MODE:
			if (timer1_flag == 1) {
 80012d2:	4b19      	ldr	r3, [pc, #100]	; (8001338 <traffic_light_processing+0x9c>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	d125      	bne.n	8001326 <traffic_light_processing+0x8a>
				// Toggle RED
				HAL_GPIO_TogglePin(GPIOB, D4_Pin | D1_Pin);
 80012da:	f44f 6110 	mov.w	r1, #2304	; 0x900
 80012de:	4817      	ldr	r0, [pc, #92]	; (800133c <traffic_light_processing+0xa0>)
 80012e0:	f000 fb6d 	bl	80019be <HAL_GPIO_TogglePin>
				setTimer1(DURATION_HALF_OF_SECOND);
 80012e4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012e8:	f7ff fbb8 	bl	8000a5c <setTimer1>
			}
			break;
 80012ec:	e01b      	b.n	8001326 <traffic_light_processing+0x8a>
		case AMBER_MODE: case MAN_AMBER_MODE:
			if (timer1_flag == 1) {
 80012ee:	4b12      	ldr	r3, [pc, #72]	; (8001338 <traffic_light_processing+0x9c>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	2b01      	cmp	r3, #1
 80012f4:	d119      	bne.n	800132a <traffic_light_processing+0x8e>
				// Toggle AMBER
				HAL_GPIO_TogglePin(GPIOB, D2_Pin | D5_Pin);
 80012f6:	f44f 5190 	mov.w	r1, #4608	; 0x1200
 80012fa:	4810      	ldr	r0, [pc, #64]	; (800133c <traffic_light_processing+0xa0>)
 80012fc:	f000 fb5f 	bl	80019be <HAL_GPIO_TogglePin>
				setTimer1(DURATION_HALF_OF_SECOND);
 8001300:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001304:	f7ff fbaa 	bl	8000a5c <setTimer1>
			}
			break;
 8001308:	e00f      	b.n	800132a <traffic_light_processing+0x8e>
		case GREEN_MODE: case MAN_GREEN_MODE:
			if (timer1_flag == 1) {
 800130a:	4b0b      	ldr	r3, [pc, #44]	; (8001338 <traffic_light_processing+0x9c>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	2b01      	cmp	r3, #1
 8001310:	d10d      	bne.n	800132e <traffic_light_processing+0x92>
				// Toggle GREEN
				HAL_GPIO_TogglePin(GPIOB, D3_Pin | D6_Pin);
 8001312:	f44f 5110 	mov.w	r1, #9216	; 0x2400
 8001316:	4809      	ldr	r0, [pc, #36]	; (800133c <traffic_light_processing+0xa0>)
 8001318:	f000 fb51 	bl	80019be <HAL_GPIO_TogglePin>
				setTimer1(DURATION_HALF_OF_SECOND);
 800131c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001320:	f7ff fb9c 	bl	8000a5c <setTimer1>
			}
			break;
 8001324:	e003      	b.n	800132e <traffic_light_processing+0x92>
			break;
 8001326:	bf00      	nop
 8001328:	e002      	b.n	8001330 <traffic_light_processing+0x94>
			break;
 800132a:	bf00      	nop
 800132c:	e000      	b.n	8001330 <traffic_light_processing+0x94>
			break;
 800132e:	bf00      	nop
	}
}
 8001330:	bf00      	nop
 8001332:	bd80      	pop	{r7, pc}
 8001334:	20000014 	.word	0x20000014
 8001338:	200000fc 	.word	0x200000fc
 800133c:	40010c00 	.word	0x40010c00

08001340 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001340:	480c      	ldr	r0, [pc, #48]	; (8001374 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001342:	490d      	ldr	r1, [pc, #52]	; (8001378 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001344:	4a0d      	ldr	r2, [pc, #52]	; (800137c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001346:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001348:	e002      	b.n	8001350 <LoopCopyDataInit>

0800134a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800134a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800134c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800134e:	3304      	adds	r3, #4

08001350 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001350:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001352:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001354:	d3f9      	bcc.n	800134a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001356:	4a0a      	ldr	r2, [pc, #40]	; (8001380 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001358:	4c0a      	ldr	r4, [pc, #40]	; (8001384 <LoopFillZerobss+0x22>)
  movs r3, #0
 800135a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800135c:	e001      	b.n	8001362 <LoopFillZerobss>

0800135e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800135e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001360:	3204      	adds	r2, #4

08001362 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001362:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001364:	d3fb      	bcc.n	800135e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001366:	f7ff fd89 	bl	8000e7c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800136a:	f001 fcfd 	bl	8002d68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800136e:	f7ff fa09 	bl	8000784 <main>
  bx lr
 8001372:	4770      	bx	lr
  ldr r0, =_sdata
 8001374:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001378:	200000b4 	.word	0x200000b4
  ldr r2, =_sidata
 800137c:	08003974 	.word	0x08003974
  ldr r2, =_sbss
 8001380:	200000b4 	.word	0x200000b4
  ldr r4, =_ebss
 8001384:	200001d0 	.word	0x200001d0

08001388 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001388:	e7fe      	b.n	8001388 <ADC1_2_IRQHandler>
	...

0800138c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001390:	4b08      	ldr	r3, [pc, #32]	; (80013b4 <HAL_Init+0x28>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4a07      	ldr	r2, [pc, #28]	; (80013b4 <HAL_Init+0x28>)
 8001396:	f043 0310 	orr.w	r3, r3, #16
 800139a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800139c:	2003      	movs	r0, #3
 800139e:	f000 f923 	bl	80015e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013a2:	200f      	movs	r0, #15
 80013a4:	f000 f808 	bl	80013b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013a8:	f7ff fc10 	bl	8000bcc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013ac:	2300      	movs	r3, #0
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	40022000 	.word	0x40022000

080013b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013c0:	4b12      	ldr	r3, [pc, #72]	; (800140c <HAL_InitTick+0x54>)
 80013c2:	681a      	ldr	r2, [r3, #0]
 80013c4:	4b12      	ldr	r3, [pc, #72]	; (8001410 <HAL_InitTick+0x58>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	4619      	mov	r1, r3
 80013ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80013d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80013d6:	4618      	mov	r0, r3
 80013d8:	f000 f93b 	bl	8001652 <HAL_SYSTICK_Config>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013e2:	2301      	movs	r3, #1
 80013e4:	e00e      	b.n	8001404 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2b0f      	cmp	r3, #15
 80013ea:	d80a      	bhi.n	8001402 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013ec:	2200      	movs	r2, #0
 80013ee:	6879      	ldr	r1, [r7, #4]
 80013f0:	f04f 30ff 	mov.w	r0, #4294967295
 80013f4:	f000 f903 	bl	80015fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013f8:	4a06      	ldr	r2, [pc, #24]	; (8001414 <HAL_InitTick+0x5c>)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013fe:	2300      	movs	r3, #0
 8001400:	e000      	b.n	8001404 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001402:	2301      	movs	r3, #1
}
 8001404:	4618      	mov	r0, r3
 8001406:	3708      	adds	r7, #8
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	20000044 	.word	0x20000044
 8001410:	2000004c 	.word	0x2000004c
 8001414:	20000048 	.word	0x20000048

08001418 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800141c:	4b05      	ldr	r3, [pc, #20]	; (8001434 <HAL_IncTick+0x1c>)
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	461a      	mov	r2, r3
 8001422:	4b05      	ldr	r3, [pc, #20]	; (8001438 <HAL_IncTick+0x20>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4413      	add	r3, r2
 8001428:	4a03      	ldr	r2, [pc, #12]	; (8001438 <HAL_IncTick+0x20>)
 800142a:	6013      	str	r3, [r2, #0]
}
 800142c:	bf00      	nop
 800142e:	46bd      	mov	sp, r7
 8001430:	bc80      	pop	{r7}
 8001432:	4770      	bx	lr
 8001434:	2000004c 	.word	0x2000004c
 8001438:	200001bc 	.word	0x200001bc

0800143c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0
  return uwTick;
 8001440:	4b02      	ldr	r3, [pc, #8]	; (800144c <HAL_GetTick+0x10>)
 8001442:	681b      	ldr	r3, [r3, #0]
}
 8001444:	4618      	mov	r0, r3
 8001446:	46bd      	mov	sp, r7
 8001448:	bc80      	pop	{r7}
 800144a:	4770      	bx	lr
 800144c:	200001bc 	.word	0x200001bc

08001450 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001450:	b480      	push	{r7}
 8001452:	b085      	sub	sp, #20
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	f003 0307 	and.w	r3, r3, #7
 800145e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001460:	4b0c      	ldr	r3, [pc, #48]	; (8001494 <__NVIC_SetPriorityGrouping+0x44>)
 8001462:	68db      	ldr	r3, [r3, #12]
 8001464:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001466:	68ba      	ldr	r2, [r7, #8]
 8001468:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800146c:	4013      	ands	r3, r2
 800146e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001478:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800147c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001480:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001482:	4a04      	ldr	r2, [pc, #16]	; (8001494 <__NVIC_SetPriorityGrouping+0x44>)
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	60d3      	str	r3, [r2, #12]
}
 8001488:	bf00      	nop
 800148a:	3714      	adds	r7, #20
 800148c:	46bd      	mov	sp, r7
 800148e:	bc80      	pop	{r7}
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	e000ed00 	.word	0xe000ed00

08001498 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800149c:	4b04      	ldr	r3, [pc, #16]	; (80014b0 <__NVIC_GetPriorityGrouping+0x18>)
 800149e:	68db      	ldr	r3, [r3, #12]
 80014a0:	0a1b      	lsrs	r3, r3, #8
 80014a2:	f003 0307 	and.w	r3, r3, #7
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bc80      	pop	{r7}
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	e000ed00 	.word	0xe000ed00

080014b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b083      	sub	sp, #12
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	4603      	mov	r3, r0
 80014bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	db0b      	blt.n	80014de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014c6:	79fb      	ldrb	r3, [r7, #7]
 80014c8:	f003 021f 	and.w	r2, r3, #31
 80014cc:	4906      	ldr	r1, [pc, #24]	; (80014e8 <__NVIC_EnableIRQ+0x34>)
 80014ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014d2:	095b      	lsrs	r3, r3, #5
 80014d4:	2001      	movs	r0, #1
 80014d6:	fa00 f202 	lsl.w	r2, r0, r2
 80014da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80014de:	bf00      	nop
 80014e0:	370c      	adds	r7, #12
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bc80      	pop	{r7}
 80014e6:	4770      	bx	lr
 80014e8:	e000e100 	.word	0xe000e100

080014ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b083      	sub	sp, #12
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	4603      	mov	r3, r0
 80014f4:	6039      	str	r1, [r7, #0]
 80014f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	db0a      	blt.n	8001516 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	b2da      	uxtb	r2, r3
 8001504:	490c      	ldr	r1, [pc, #48]	; (8001538 <__NVIC_SetPriority+0x4c>)
 8001506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800150a:	0112      	lsls	r2, r2, #4
 800150c:	b2d2      	uxtb	r2, r2
 800150e:	440b      	add	r3, r1
 8001510:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001514:	e00a      	b.n	800152c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	b2da      	uxtb	r2, r3
 800151a:	4908      	ldr	r1, [pc, #32]	; (800153c <__NVIC_SetPriority+0x50>)
 800151c:	79fb      	ldrb	r3, [r7, #7]
 800151e:	f003 030f 	and.w	r3, r3, #15
 8001522:	3b04      	subs	r3, #4
 8001524:	0112      	lsls	r2, r2, #4
 8001526:	b2d2      	uxtb	r2, r2
 8001528:	440b      	add	r3, r1
 800152a:	761a      	strb	r2, [r3, #24]
}
 800152c:	bf00      	nop
 800152e:	370c      	adds	r7, #12
 8001530:	46bd      	mov	sp, r7
 8001532:	bc80      	pop	{r7}
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	e000e100 	.word	0xe000e100
 800153c:	e000ed00 	.word	0xe000ed00

08001540 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001540:	b480      	push	{r7}
 8001542:	b089      	sub	sp, #36	; 0x24
 8001544:	af00      	add	r7, sp, #0
 8001546:	60f8      	str	r0, [r7, #12]
 8001548:	60b9      	str	r1, [r7, #8]
 800154a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	f003 0307 	and.w	r3, r3, #7
 8001552:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001554:	69fb      	ldr	r3, [r7, #28]
 8001556:	f1c3 0307 	rsb	r3, r3, #7
 800155a:	2b04      	cmp	r3, #4
 800155c:	bf28      	it	cs
 800155e:	2304      	movcs	r3, #4
 8001560:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001562:	69fb      	ldr	r3, [r7, #28]
 8001564:	3304      	adds	r3, #4
 8001566:	2b06      	cmp	r3, #6
 8001568:	d902      	bls.n	8001570 <NVIC_EncodePriority+0x30>
 800156a:	69fb      	ldr	r3, [r7, #28]
 800156c:	3b03      	subs	r3, #3
 800156e:	e000      	b.n	8001572 <NVIC_EncodePriority+0x32>
 8001570:	2300      	movs	r3, #0
 8001572:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001574:	f04f 32ff 	mov.w	r2, #4294967295
 8001578:	69bb      	ldr	r3, [r7, #24]
 800157a:	fa02 f303 	lsl.w	r3, r2, r3
 800157e:	43da      	mvns	r2, r3
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	401a      	ands	r2, r3
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001588:	f04f 31ff 	mov.w	r1, #4294967295
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	fa01 f303 	lsl.w	r3, r1, r3
 8001592:	43d9      	mvns	r1, r3
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001598:	4313      	orrs	r3, r2
         );
}
 800159a:	4618      	mov	r0, r3
 800159c:	3724      	adds	r7, #36	; 0x24
 800159e:	46bd      	mov	sp, r7
 80015a0:	bc80      	pop	{r7}
 80015a2:	4770      	bx	lr

080015a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	3b01      	subs	r3, #1
 80015b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80015b4:	d301      	bcc.n	80015ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015b6:	2301      	movs	r3, #1
 80015b8:	e00f      	b.n	80015da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015ba:	4a0a      	ldr	r2, [pc, #40]	; (80015e4 <SysTick_Config+0x40>)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	3b01      	subs	r3, #1
 80015c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015c2:	210f      	movs	r1, #15
 80015c4:	f04f 30ff 	mov.w	r0, #4294967295
 80015c8:	f7ff ff90 	bl	80014ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015cc:	4b05      	ldr	r3, [pc, #20]	; (80015e4 <SysTick_Config+0x40>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015d2:	4b04      	ldr	r3, [pc, #16]	; (80015e4 <SysTick_Config+0x40>)
 80015d4:	2207      	movs	r2, #7
 80015d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015d8:	2300      	movs	r3, #0
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3708      	adds	r7, #8
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	e000e010 	.word	0xe000e010

080015e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015f0:	6878      	ldr	r0, [r7, #4]
 80015f2:	f7ff ff2d 	bl	8001450 <__NVIC_SetPriorityGrouping>
}
 80015f6:	bf00      	nop
 80015f8:	3708      	adds	r7, #8
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}

080015fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015fe:	b580      	push	{r7, lr}
 8001600:	b086      	sub	sp, #24
 8001602:	af00      	add	r7, sp, #0
 8001604:	4603      	mov	r3, r0
 8001606:	60b9      	str	r1, [r7, #8]
 8001608:	607a      	str	r2, [r7, #4]
 800160a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800160c:	2300      	movs	r3, #0
 800160e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001610:	f7ff ff42 	bl	8001498 <__NVIC_GetPriorityGrouping>
 8001614:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001616:	687a      	ldr	r2, [r7, #4]
 8001618:	68b9      	ldr	r1, [r7, #8]
 800161a:	6978      	ldr	r0, [r7, #20]
 800161c:	f7ff ff90 	bl	8001540 <NVIC_EncodePriority>
 8001620:	4602      	mov	r2, r0
 8001622:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001626:	4611      	mov	r1, r2
 8001628:	4618      	mov	r0, r3
 800162a:	f7ff ff5f 	bl	80014ec <__NVIC_SetPriority>
}
 800162e:	bf00      	nop
 8001630:	3718      	adds	r7, #24
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}

08001636 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001636:	b580      	push	{r7, lr}
 8001638:	b082      	sub	sp, #8
 800163a:	af00      	add	r7, sp, #0
 800163c:	4603      	mov	r3, r0
 800163e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001640:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001644:	4618      	mov	r0, r3
 8001646:	f7ff ff35 	bl	80014b4 <__NVIC_EnableIRQ>
}
 800164a:	bf00      	nop
 800164c:	3708      	adds	r7, #8
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}

08001652 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001652:	b580      	push	{r7, lr}
 8001654:	b082      	sub	sp, #8
 8001656:	af00      	add	r7, sp, #0
 8001658:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800165a:	6878      	ldr	r0, [r7, #4]
 800165c:	f7ff ffa2 	bl	80015a4 <SysTick_Config>
 8001660:	4603      	mov	r3, r0
}
 8001662:	4618      	mov	r0, r3
 8001664:	3708      	adds	r7, #8
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
	...

0800166c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800166c:	b480      	push	{r7}
 800166e:	b08b      	sub	sp, #44	; 0x2c
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
 8001674:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001676:	2300      	movs	r3, #0
 8001678:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800167a:	2300      	movs	r3, #0
 800167c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800167e:	e148      	b.n	8001912 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001680:	2201      	movs	r2, #1
 8001682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001684:	fa02 f303 	lsl.w	r3, r2, r3
 8001688:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	69fa      	ldr	r2, [r7, #28]
 8001690:	4013      	ands	r3, r2
 8001692:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001694:	69ba      	ldr	r2, [r7, #24]
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	429a      	cmp	r2, r3
 800169a:	f040 8137 	bne.w	800190c <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	4aa3      	ldr	r2, [pc, #652]	; (8001930 <HAL_GPIO_Init+0x2c4>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d05e      	beq.n	8001766 <HAL_GPIO_Init+0xfa>
 80016a8:	4aa1      	ldr	r2, [pc, #644]	; (8001930 <HAL_GPIO_Init+0x2c4>)
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d875      	bhi.n	800179a <HAL_GPIO_Init+0x12e>
 80016ae:	4aa1      	ldr	r2, [pc, #644]	; (8001934 <HAL_GPIO_Init+0x2c8>)
 80016b0:	4293      	cmp	r3, r2
 80016b2:	d058      	beq.n	8001766 <HAL_GPIO_Init+0xfa>
 80016b4:	4a9f      	ldr	r2, [pc, #636]	; (8001934 <HAL_GPIO_Init+0x2c8>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d86f      	bhi.n	800179a <HAL_GPIO_Init+0x12e>
 80016ba:	4a9f      	ldr	r2, [pc, #636]	; (8001938 <HAL_GPIO_Init+0x2cc>)
 80016bc:	4293      	cmp	r3, r2
 80016be:	d052      	beq.n	8001766 <HAL_GPIO_Init+0xfa>
 80016c0:	4a9d      	ldr	r2, [pc, #628]	; (8001938 <HAL_GPIO_Init+0x2cc>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d869      	bhi.n	800179a <HAL_GPIO_Init+0x12e>
 80016c6:	4a9d      	ldr	r2, [pc, #628]	; (800193c <HAL_GPIO_Init+0x2d0>)
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d04c      	beq.n	8001766 <HAL_GPIO_Init+0xfa>
 80016cc:	4a9b      	ldr	r2, [pc, #620]	; (800193c <HAL_GPIO_Init+0x2d0>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d863      	bhi.n	800179a <HAL_GPIO_Init+0x12e>
 80016d2:	4a9b      	ldr	r2, [pc, #620]	; (8001940 <HAL_GPIO_Init+0x2d4>)
 80016d4:	4293      	cmp	r3, r2
 80016d6:	d046      	beq.n	8001766 <HAL_GPIO_Init+0xfa>
 80016d8:	4a99      	ldr	r2, [pc, #612]	; (8001940 <HAL_GPIO_Init+0x2d4>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d85d      	bhi.n	800179a <HAL_GPIO_Init+0x12e>
 80016de:	2b12      	cmp	r3, #18
 80016e0:	d82a      	bhi.n	8001738 <HAL_GPIO_Init+0xcc>
 80016e2:	2b12      	cmp	r3, #18
 80016e4:	d859      	bhi.n	800179a <HAL_GPIO_Init+0x12e>
 80016e6:	a201      	add	r2, pc, #4	; (adr r2, 80016ec <HAL_GPIO_Init+0x80>)
 80016e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016ec:	08001767 	.word	0x08001767
 80016f0:	08001741 	.word	0x08001741
 80016f4:	08001753 	.word	0x08001753
 80016f8:	08001795 	.word	0x08001795
 80016fc:	0800179b 	.word	0x0800179b
 8001700:	0800179b 	.word	0x0800179b
 8001704:	0800179b 	.word	0x0800179b
 8001708:	0800179b 	.word	0x0800179b
 800170c:	0800179b 	.word	0x0800179b
 8001710:	0800179b 	.word	0x0800179b
 8001714:	0800179b 	.word	0x0800179b
 8001718:	0800179b 	.word	0x0800179b
 800171c:	0800179b 	.word	0x0800179b
 8001720:	0800179b 	.word	0x0800179b
 8001724:	0800179b 	.word	0x0800179b
 8001728:	0800179b 	.word	0x0800179b
 800172c:	0800179b 	.word	0x0800179b
 8001730:	08001749 	.word	0x08001749
 8001734:	0800175d 	.word	0x0800175d
 8001738:	4a82      	ldr	r2, [pc, #520]	; (8001944 <HAL_GPIO_Init+0x2d8>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d013      	beq.n	8001766 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800173e:	e02c      	b.n	800179a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	68db      	ldr	r3, [r3, #12]
 8001744:	623b      	str	r3, [r7, #32]
          break;
 8001746:	e029      	b.n	800179c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	68db      	ldr	r3, [r3, #12]
 800174c:	3304      	adds	r3, #4
 800174e:	623b      	str	r3, [r7, #32]
          break;
 8001750:	e024      	b.n	800179c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	68db      	ldr	r3, [r3, #12]
 8001756:	3308      	adds	r3, #8
 8001758:	623b      	str	r3, [r7, #32]
          break;
 800175a:	e01f      	b.n	800179c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	68db      	ldr	r3, [r3, #12]
 8001760:	330c      	adds	r3, #12
 8001762:	623b      	str	r3, [r7, #32]
          break;
 8001764:	e01a      	b.n	800179c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	689b      	ldr	r3, [r3, #8]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d102      	bne.n	8001774 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800176e:	2304      	movs	r3, #4
 8001770:	623b      	str	r3, [r7, #32]
          break;
 8001772:	e013      	b.n	800179c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	689b      	ldr	r3, [r3, #8]
 8001778:	2b01      	cmp	r3, #1
 800177a:	d105      	bne.n	8001788 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800177c:	2308      	movs	r3, #8
 800177e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	69fa      	ldr	r2, [r7, #28]
 8001784:	611a      	str	r2, [r3, #16]
          break;
 8001786:	e009      	b.n	800179c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001788:	2308      	movs	r3, #8
 800178a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	69fa      	ldr	r2, [r7, #28]
 8001790:	615a      	str	r2, [r3, #20]
          break;
 8001792:	e003      	b.n	800179c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001794:	2300      	movs	r3, #0
 8001796:	623b      	str	r3, [r7, #32]
          break;
 8001798:	e000      	b.n	800179c <HAL_GPIO_Init+0x130>
          break;
 800179a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800179c:	69bb      	ldr	r3, [r7, #24]
 800179e:	2bff      	cmp	r3, #255	; 0xff
 80017a0:	d801      	bhi.n	80017a6 <HAL_GPIO_Init+0x13a>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	e001      	b.n	80017aa <HAL_GPIO_Init+0x13e>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	3304      	adds	r3, #4
 80017aa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80017ac:	69bb      	ldr	r3, [r7, #24]
 80017ae:	2bff      	cmp	r3, #255	; 0xff
 80017b0:	d802      	bhi.n	80017b8 <HAL_GPIO_Init+0x14c>
 80017b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017b4:	009b      	lsls	r3, r3, #2
 80017b6:	e002      	b.n	80017be <HAL_GPIO_Init+0x152>
 80017b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ba:	3b08      	subs	r3, #8
 80017bc:	009b      	lsls	r3, r3, #2
 80017be:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	681a      	ldr	r2, [r3, #0]
 80017c4:	210f      	movs	r1, #15
 80017c6:	693b      	ldr	r3, [r7, #16]
 80017c8:	fa01 f303 	lsl.w	r3, r1, r3
 80017cc:	43db      	mvns	r3, r3
 80017ce:	401a      	ands	r2, r3
 80017d0:	6a39      	ldr	r1, [r7, #32]
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	fa01 f303 	lsl.w	r3, r1, r3
 80017d8:	431a      	orrs	r2, r3
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	f000 8090 	beq.w	800190c <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80017ec:	4b56      	ldr	r3, [pc, #344]	; (8001948 <HAL_GPIO_Init+0x2dc>)
 80017ee:	699b      	ldr	r3, [r3, #24]
 80017f0:	4a55      	ldr	r2, [pc, #340]	; (8001948 <HAL_GPIO_Init+0x2dc>)
 80017f2:	f043 0301 	orr.w	r3, r3, #1
 80017f6:	6193      	str	r3, [r2, #24]
 80017f8:	4b53      	ldr	r3, [pc, #332]	; (8001948 <HAL_GPIO_Init+0x2dc>)
 80017fa:	699b      	ldr	r3, [r3, #24]
 80017fc:	f003 0301 	and.w	r3, r3, #1
 8001800:	60bb      	str	r3, [r7, #8]
 8001802:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001804:	4a51      	ldr	r2, [pc, #324]	; (800194c <HAL_GPIO_Init+0x2e0>)
 8001806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001808:	089b      	lsrs	r3, r3, #2
 800180a:	3302      	adds	r3, #2
 800180c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001810:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001814:	f003 0303 	and.w	r3, r3, #3
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	220f      	movs	r2, #15
 800181c:	fa02 f303 	lsl.w	r3, r2, r3
 8001820:	43db      	mvns	r3, r3
 8001822:	68fa      	ldr	r2, [r7, #12]
 8001824:	4013      	ands	r3, r2
 8001826:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	4a49      	ldr	r2, [pc, #292]	; (8001950 <HAL_GPIO_Init+0x2e4>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d00d      	beq.n	800184c <HAL_GPIO_Init+0x1e0>
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	4a48      	ldr	r2, [pc, #288]	; (8001954 <HAL_GPIO_Init+0x2e8>)
 8001834:	4293      	cmp	r3, r2
 8001836:	d007      	beq.n	8001848 <HAL_GPIO_Init+0x1dc>
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	4a47      	ldr	r2, [pc, #284]	; (8001958 <HAL_GPIO_Init+0x2ec>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d101      	bne.n	8001844 <HAL_GPIO_Init+0x1d8>
 8001840:	2302      	movs	r3, #2
 8001842:	e004      	b.n	800184e <HAL_GPIO_Init+0x1e2>
 8001844:	2303      	movs	r3, #3
 8001846:	e002      	b.n	800184e <HAL_GPIO_Init+0x1e2>
 8001848:	2301      	movs	r3, #1
 800184a:	e000      	b.n	800184e <HAL_GPIO_Init+0x1e2>
 800184c:	2300      	movs	r3, #0
 800184e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001850:	f002 0203 	and.w	r2, r2, #3
 8001854:	0092      	lsls	r2, r2, #2
 8001856:	4093      	lsls	r3, r2
 8001858:	68fa      	ldr	r2, [r7, #12]
 800185a:	4313      	orrs	r3, r2
 800185c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800185e:	493b      	ldr	r1, [pc, #236]	; (800194c <HAL_GPIO_Init+0x2e0>)
 8001860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001862:	089b      	lsrs	r3, r3, #2
 8001864:	3302      	adds	r3, #2
 8001866:	68fa      	ldr	r2, [r7, #12]
 8001868:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001874:	2b00      	cmp	r3, #0
 8001876:	d006      	beq.n	8001886 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001878:	4b38      	ldr	r3, [pc, #224]	; (800195c <HAL_GPIO_Init+0x2f0>)
 800187a:	681a      	ldr	r2, [r3, #0]
 800187c:	4937      	ldr	r1, [pc, #220]	; (800195c <HAL_GPIO_Init+0x2f0>)
 800187e:	69bb      	ldr	r3, [r7, #24]
 8001880:	4313      	orrs	r3, r2
 8001882:	600b      	str	r3, [r1, #0]
 8001884:	e006      	b.n	8001894 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001886:	4b35      	ldr	r3, [pc, #212]	; (800195c <HAL_GPIO_Init+0x2f0>)
 8001888:	681a      	ldr	r2, [r3, #0]
 800188a:	69bb      	ldr	r3, [r7, #24]
 800188c:	43db      	mvns	r3, r3
 800188e:	4933      	ldr	r1, [pc, #204]	; (800195c <HAL_GPIO_Init+0x2f0>)
 8001890:	4013      	ands	r3, r2
 8001892:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800189c:	2b00      	cmp	r3, #0
 800189e:	d006      	beq.n	80018ae <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80018a0:	4b2e      	ldr	r3, [pc, #184]	; (800195c <HAL_GPIO_Init+0x2f0>)
 80018a2:	685a      	ldr	r2, [r3, #4]
 80018a4:	492d      	ldr	r1, [pc, #180]	; (800195c <HAL_GPIO_Init+0x2f0>)
 80018a6:	69bb      	ldr	r3, [r7, #24]
 80018a8:	4313      	orrs	r3, r2
 80018aa:	604b      	str	r3, [r1, #4]
 80018ac:	e006      	b.n	80018bc <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80018ae:	4b2b      	ldr	r3, [pc, #172]	; (800195c <HAL_GPIO_Init+0x2f0>)
 80018b0:	685a      	ldr	r2, [r3, #4]
 80018b2:	69bb      	ldr	r3, [r7, #24]
 80018b4:	43db      	mvns	r3, r3
 80018b6:	4929      	ldr	r1, [pc, #164]	; (800195c <HAL_GPIO_Init+0x2f0>)
 80018b8:	4013      	ands	r3, r2
 80018ba:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d006      	beq.n	80018d6 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80018c8:	4b24      	ldr	r3, [pc, #144]	; (800195c <HAL_GPIO_Init+0x2f0>)
 80018ca:	689a      	ldr	r2, [r3, #8]
 80018cc:	4923      	ldr	r1, [pc, #140]	; (800195c <HAL_GPIO_Init+0x2f0>)
 80018ce:	69bb      	ldr	r3, [r7, #24]
 80018d0:	4313      	orrs	r3, r2
 80018d2:	608b      	str	r3, [r1, #8]
 80018d4:	e006      	b.n	80018e4 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80018d6:	4b21      	ldr	r3, [pc, #132]	; (800195c <HAL_GPIO_Init+0x2f0>)
 80018d8:	689a      	ldr	r2, [r3, #8]
 80018da:	69bb      	ldr	r3, [r7, #24]
 80018dc:	43db      	mvns	r3, r3
 80018de:	491f      	ldr	r1, [pc, #124]	; (800195c <HAL_GPIO_Init+0x2f0>)
 80018e0:	4013      	ands	r3, r2
 80018e2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d006      	beq.n	80018fe <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80018f0:	4b1a      	ldr	r3, [pc, #104]	; (800195c <HAL_GPIO_Init+0x2f0>)
 80018f2:	68da      	ldr	r2, [r3, #12]
 80018f4:	4919      	ldr	r1, [pc, #100]	; (800195c <HAL_GPIO_Init+0x2f0>)
 80018f6:	69bb      	ldr	r3, [r7, #24]
 80018f8:	4313      	orrs	r3, r2
 80018fa:	60cb      	str	r3, [r1, #12]
 80018fc:	e006      	b.n	800190c <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80018fe:	4b17      	ldr	r3, [pc, #92]	; (800195c <HAL_GPIO_Init+0x2f0>)
 8001900:	68da      	ldr	r2, [r3, #12]
 8001902:	69bb      	ldr	r3, [r7, #24]
 8001904:	43db      	mvns	r3, r3
 8001906:	4915      	ldr	r1, [pc, #84]	; (800195c <HAL_GPIO_Init+0x2f0>)
 8001908:	4013      	ands	r3, r2
 800190a:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800190c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800190e:	3301      	adds	r3, #1
 8001910:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001918:	fa22 f303 	lsr.w	r3, r2, r3
 800191c:	2b00      	cmp	r3, #0
 800191e:	f47f aeaf 	bne.w	8001680 <HAL_GPIO_Init+0x14>
  }
}
 8001922:	bf00      	nop
 8001924:	bf00      	nop
 8001926:	372c      	adds	r7, #44	; 0x2c
 8001928:	46bd      	mov	sp, r7
 800192a:	bc80      	pop	{r7}
 800192c:	4770      	bx	lr
 800192e:	bf00      	nop
 8001930:	10320000 	.word	0x10320000
 8001934:	10310000 	.word	0x10310000
 8001938:	10220000 	.word	0x10220000
 800193c:	10210000 	.word	0x10210000
 8001940:	10120000 	.word	0x10120000
 8001944:	10110000 	.word	0x10110000
 8001948:	40021000 	.word	0x40021000
 800194c:	40010000 	.word	0x40010000
 8001950:	40010800 	.word	0x40010800
 8001954:	40010c00 	.word	0x40010c00
 8001958:	40011000 	.word	0x40011000
 800195c:	40010400 	.word	0x40010400

08001960 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001960:	b480      	push	{r7}
 8001962:	b085      	sub	sp, #20
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
 8001968:	460b      	mov	r3, r1
 800196a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	689a      	ldr	r2, [r3, #8]
 8001970:	887b      	ldrh	r3, [r7, #2]
 8001972:	4013      	ands	r3, r2
 8001974:	2b00      	cmp	r3, #0
 8001976:	d002      	beq.n	800197e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001978:	2301      	movs	r3, #1
 800197a:	73fb      	strb	r3, [r7, #15]
 800197c:	e001      	b.n	8001982 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800197e:	2300      	movs	r3, #0
 8001980:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001982:	7bfb      	ldrb	r3, [r7, #15]
}
 8001984:	4618      	mov	r0, r3
 8001986:	3714      	adds	r7, #20
 8001988:	46bd      	mov	sp, r7
 800198a:	bc80      	pop	{r7}
 800198c:	4770      	bx	lr

0800198e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800198e:	b480      	push	{r7}
 8001990:	b083      	sub	sp, #12
 8001992:	af00      	add	r7, sp, #0
 8001994:	6078      	str	r0, [r7, #4]
 8001996:	460b      	mov	r3, r1
 8001998:	807b      	strh	r3, [r7, #2]
 800199a:	4613      	mov	r3, r2
 800199c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800199e:	787b      	ldrb	r3, [r7, #1]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d003      	beq.n	80019ac <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80019a4:	887a      	ldrh	r2, [r7, #2]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80019aa:	e003      	b.n	80019b4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80019ac:	887b      	ldrh	r3, [r7, #2]
 80019ae:	041a      	lsls	r2, r3, #16
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	611a      	str	r2, [r3, #16]
}
 80019b4:	bf00      	nop
 80019b6:	370c      	adds	r7, #12
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bc80      	pop	{r7}
 80019bc:	4770      	bx	lr

080019be <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80019be:	b480      	push	{r7}
 80019c0:	b085      	sub	sp, #20
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	6078      	str	r0, [r7, #4]
 80019c6:	460b      	mov	r3, r1
 80019c8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	68db      	ldr	r3, [r3, #12]
 80019ce:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80019d0:	887a      	ldrh	r2, [r7, #2]
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	4013      	ands	r3, r2
 80019d6:	041a      	lsls	r2, r3, #16
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	43d9      	mvns	r1, r3
 80019dc:	887b      	ldrh	r3, [r7, #2]
 80019de:	400b      	ands	r3, r1
 80019e0:	431a      	orrs	r2, r3
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	611a      	str	r2, [r3, #16]
}
 80019e6:	bf00      	nop
 80019e8:	3714      	adds	r7, #20
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bc80      	pop	{r7}
 80019ee:	4770      	bx	lr

080019f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b086      	sub	sp, #24
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d101      	bne.n	8001a02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019fe:	2301      	movs	r3, #1
 8001a00:	e26c      	b.n	8001edc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f003 0301 	and.w	r3, r3, #1
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	f000 8087 	beq.w	8001b1e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a10:	4b92      	ldr	r3, [pc, #584]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	f003 030c 	and.w	r3, r3, #12
 8001a18:	2b04      	cmp	r3, #4
 8001a1a:	d00c      	beq.n	8001a36 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a1c:	4b8f      	ldr	r3, [pc, #572]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f003 030c 	and.w	r3, r3, #12
 8001a24:	2b08      	cmp	r3, #8
 8001a26:	d112      	bne.n	8001a4e <HAL_RCC_OscConfig+0x5e>
 8001a28:	4b8c      	ldr	r3, [pc, #560]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a34:	d10b      	bne.n	8001a4e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a36:	4b89      	ldr	r3, [pc, #548]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d06c      	beq.n	8001b1c <HAL_RCC_OscConfig+0x12c>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d168      	bne.n	8001b1c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e246      	b.n	8001edc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a56:	d106      	bne.n	8001a66 <HAL_RCC_OscConfig+0x76>
 8001a58:	4b80      	ldr	r3, [pc, #512]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a7f      	ldr	r2, [pc, #508]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001a5e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a62:	6013      	str	r3, [r2, #0]
 8001a64:	e02e      	b.n	8001ac4 <HAL_RCC_OscConfig+0xd4>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d10c      	bne.n	8001a88 <HAL_RCC_OscConfig+0x98>
 8001a6e:	4b7b      	ldr	r3, [pc, #492]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a7a      	ldr	r2, [pc, #488]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001a74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a78:	6013      	str	r3, [r2, #0]
 8001a7a:	4b78      	ldr	r3, [pc, #480]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4a77      	ldr	r2, [pc, #476]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001a80:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a84:	6013      	str	r3, [r2, #0]
 8001a86:	e01d      	b.n	8001ac4 <HAL_RCC_OscConfig+0xd4>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a90:	d10c      	bne.n	8001aac <HAL_RCC_OscConfig+0xbc>
 8001a92:	4b72      	ldr	r3, [pc, #456]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a71      	ldr	r2, [pc, #452]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001a98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a9c:	6013      	str	r3, [r2, #0]
 8001a9e:	4b6f      	ldr	r3, [pc, #444]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4a6e      	ldr	r2, [pc, #440]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001aa4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001aa8:	6013      	str	r3, [r2, #0]
 8001aaa:	e00b      	b.n	8001ac4 <HAL_RCC_OscConfig+0xd4>
 8001aac:	4b6b      	ldr	r3, [pc, #428]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a6a      	ldr	r2, [pc, #424]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001ab2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ab6:	6013      	str	r3, [r2, #0]
 8001ab8:	4b68      	ldr	r3, [pc, #416]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a67      	ldr	r2, [pc, #412]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001abe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ac2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d013      	beq.n	8001af4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001acc:	f7ff fcb6 	bl	800143c <HAL_GetTick>
 8001ad0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ad2:	e008      	b.n	8001ae6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ad4:	f7ff fcb2 	bl	800143c <HAL_GetTick>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	693b      	ldr	r3, [r7, #16]
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	2b64      	cmp	r3, #100	; 0x64
 8001ae0:	d901      	bls.n	8001ae6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001ae2:	2303      	movs	r3, #3
 8001ae4:	e1fa      	b.n	8001edc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ae6:	4b5d      	ldr	r3, [pc, #372]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d0f0      	beq.n	8001ad4 <HAL_RCC_OscConfig+0xe4>
 8001af2:	e014      	b.n	8001b1e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001af4:	f7ff fca2 	bl	800143c <HAL_GetTick>
 8001af8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001afa:	e008      	b.n	8001b0e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001afc:	f7ff fc9e 	bl	800143c <HAL_GetTick>
 8001b00:	4602      	mov	r2, r0
 8001b02:	693b      	ldr	r3, [r7, #16]
 8001b04:	1ad3      	subs	r3, r2, r3
 8001b06:	2b64      	cmp	r3, #100	; 0x64
 8001b08:	d901      	bls.n	8001b0e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001b0a:	2303      	movs	r3, #3
 8001b0c:	e1e6      	b.n	8001edc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b0e:	4b53      	ldr	r3, [pc, #332]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d1f0      	bne.n	8001afc <HAL_RCC_OscConfig+0x10c>
 8001b1a:	e000      	b.n	8001b1e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f003 0302 	and.w	r3, r3, #2
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d063      	beq.n	8001bf2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b2a:	4b4c      	ldr	r3, [pc, #304]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	f003 030c 	and.w	r3, r3, #12
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d00b      	beq.n	8001b4e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001b36:	4b49      	ldr	r3, [pc, #292]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	f003 030c 	and.w	r3, r3, #12
 8001b3e:	2b08      	cmp	r3, #8
 8001b40:	d11c      	bne.n	8001b7c <HAL_RCC_OscConfig+0x18c>
 8001b42:	4b46      	ldr	r3, [pc, #280]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d116      	bne.n	8001b7c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b4e:	4b43      	ldr	r3, [pc, #268]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f003 0302 	and.w	r3, r3, #2
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d005      	beq.n	8001b66 <HAL_RCC_OscConfig+0x176>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	691b      	ldr	r3, [r3, #16]
 8001b5e:	2b01      	cmp	r3, #1
 8001b60:	d001      	beq.n	8001b66 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
 8001b64:	e1ba      	b.n	8001edc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b66:	4b3d      	ldr	r3, [pc, #244]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	695b      	ldr	r3, [r3, #20]
 8001b72:	00db      	lsls	r3, r3, #3
 8001b74:	4939      	ldr	r1, [pc, #228]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001b76:	4313      	orrs	r3, r2
 8001b78:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b7a:	e03a      	b.n	8001bf2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	691b      	ldr	r3, [r3, #16]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d020      	beq.n	8001bc6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b84:	4b36      	ldr	r3, [pc, #216]	; (8001c60 <HAL_RCC_OscConfig+0x270>)
 8001b86:	2201      	movs	r2, #1
 8001b88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b8a:	f7ff fc57 	bl	800143c <HAL_GetTick>
 8001b8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b90:	e008      	b.n	8001ba4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b92:	f7ff fc53 	bl	800143c <HAL_GetTick>
 8001b96:	4602      	mov	r2, r0
 8001b98:	693b      	ldr	r3, [r7, #16]
 8001b9a:	1ad3      	subs	r3, r2, r3
 8001b9c:	2b02      	cmp	r3, #2
 8001b9e:	d901      	bls.n	8001ba4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ba0:	2303      	movs	r3, #3
 8001ba2:	e19b      	b.n	8001edc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ba4:	4b2d      	ldr	r3, [pc, #180]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f003 0302 	and.w	r3, r3, #2
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d0f0      	beq.n	8001b92 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bb0:	4b2a      	ldr	r3, [pc, #168]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	695b      	ldr	r3, [r3, #20]
 8001bbc:	00db      	lsls	r3, r3, #3
 8001bbe:	4927      	ldr	r1, [pc, #156]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	600b      	str	r3, [r1, #0]
 8001bc4:	e015      	b.n	8001bf2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bc6:	4b26      	ldr	r3, [pc, #152]	; (8001c60 <HAL_RCC_OscConfig+0x270>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bcc:	f7ff fc36 	bl	800143c <HAL_GetTick>
 8001bd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bd2:	e008      	b.n	8001be6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bd4:	f7ff fc32 	bl	800143c <HAL_GetTick>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	2b02      	cmp	r3, #2
 8001be0:	d901      	bls.n	8001be6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001be2:	2303      	movs	r3, #3
 8001be4:	e17a      	b.n	8001edc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001be6:	4b1d      	ldr	r3, [pc, #116]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f003 0302 	and.w	r3, r3, #2
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d1f0      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f003 0308 	and.w	r3, r3, #8
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d03a      	beq.n	8001c74 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	699b      	ldr	r3, [r3, #24]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d019      	beq.n	8001c3a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c06:	4b17      	ldr	r3, [pc, #92]	; (8001c64 <HAL_RCC_OscConfig+0x274>)
 8001c08:	2201      	movs	r2, #1
 8001c0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c0c:	f7ff fc16 	bl	800143c <HAL_GetTick>
 8001c10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c12:	e008      	b.n	8001c26 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c14:	f7ff fc12 	bl	800143c <HAL_GetTick>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	1ad3      	subs	r3, r2, r3
 8001c1e:	2b02      	cmp	r3, #2
 8001c20:	d901      	bls.n	8001c26 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001c22:	2303      	movs	r3, #3
 8001c24:	e15a      	b.n	8001edc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c26:	4b0d      	ldr	r3, [pc, #52]	; (8001c5c <HAL_RCC_OscConfig+0x26c>)
 8001c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c2a:	f003 0302 	and.w	r3, r3, #2
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d0f0      	beq.n	8001c14 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001c32:	2001      	movs	r0, #1
 8001c34:	f000 fad8 	bl	80021e8 <RCC_Delay>
 8001c38:	e01c      	b.n	8001c74 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c3a:	4b0a      	ldr	r3, [pc, #40]	; (8001c64 <HAL_RCC_OscConfig+0x274>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c40:	f7ff fbfc 	bl	800143c <HAL_GetTick>
 8001c44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c46:	e00f      	b.n	8001c68 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c48:	f7ff fbf8 	bl	800143c <HAL_GetTick>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	693b      	ldr	r3, [r7, #16]
 8001c50:	1ad3      	subs	r3, r2, r3
 8001c52:	2b02      	cmp	r3, #2
 8001c54:	d908      	bls.n	8001c68 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001c56:	2303      	movs	r3, #3
 8001c58:	e140      	b.n	8001edc <HAL_RCC_OscConfig+0x4ec>
 8001c5a:	bf00      	nop
 8001c5c:	40021000 	.word	0x40021000
 8001c60:	42420000 	.word	0x42420000
 8001c64:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c68:	4b9e      	ldr	r3, [pc, #632]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c6c:	f003 0302 	and.w	r3, r3, #2
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d1e9      	bne.n	8001c48 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f003 0304 	and.w	r3, r3, #4
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	f000 80a6 	beq.w	8001dce <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c82:	2300      	movs	r3, #0
 8001c84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c86:	4b97      	ldr	r3, [pc, #604]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001c88:	69db      	ldr	r3, [r3, #28]
 8001c8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d10d      	bne.n	8001cae <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c92:	4b94      	ldr	r3, [pc, #592]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001c94:	69db      	ldr	r3, [r3, #28]
 8001c96:	4a93      	ldr	r2, [pc, #588]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001c98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c9c:	61d3      	str	r3, [r2, #28]
 8001c9e:	4b91      	ldr	r3, [pc, #580]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001ca0:	69db      	ldr	r3, [r3, #28]
 8001ca2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ca6:	60bb      	str	r3, [r7, #8]
 8001ca8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001caa:	2301      	movs	r3, #1
 8001cac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cae:	4b8e      	ldr	r3, [pc, #568]	; (8001ee8 <HAL_RCC_OscConfig+0x4f8>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d118      	bne.n	8001cec <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001cba:	4b8b      	ldr	r3, [pc, #556]	; (8001ee8 <HAL_RCC_OscConfig+0x4f8>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4a8a      	ldr	r2, [pc, #552]	; (8001ee8 <HAL_RCC_OscConfig+0x4f8>)
 8001cc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cc4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cc6:	f7ff fbb9 	bl	800143c <HAL_GetTick>
 8001cca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ccc:	e008      	b.n	8001ce0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cce:	f7ff fbb5 	bl	800143c <HAL_GetTick>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	1ad3      	subs	r3, r2, r3
 8001cd8:	2b64      	cmp	r3, #100	; 0x64
 8001cda:	d901      	bls.n	8001ce0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001cdc:	2303      	movs	r3, #3
 8001cde:	e0fd      	b.n	8001edc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ce0:	4b81      	ldr	r3, [pc, #516]	; (8001ee8 <HAL_RCC_OscConfig+0x4f8>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d0f0      	beq.n	8001cce <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	68db      	ldr	r3, [r3, #12]
 8001cf0:	2b01      	cmp	r3, #1
 8001cf2:	d106      	bne.n	8001d02 <HAL_RCC_OscConfig+0x312>
 8001cf4:	4b7b      	ldr	r3, [pc, #492]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001cf6:	6a1b      	ldr	r3, [r3, #32]
 8001cf8:	4a7a      	ldr	r2, [pc, #488]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001cfa:	f043 0301 	orr.w	r3, r3, #1
 8001cfe:	6213      	str	r3, [r2, #32]
 8001d00:	e02d      	b.n	8001d5e <HAL_RCC_OscConfig+0x36e>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	68db      	ldr	r3, [r3, #12]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d10c      	bne.n	8001d24 <HAL_RCC_OscConfig+0x334>
 8001d0a:	4b76      	ldr	r3, [pc, #472]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001d0c:	6a1b      	ldr	r3, [r3, #32]
 8001d0e:	4a75      	ldr	r2, [pc, #468]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001d10:	f023 0301 	bic.w	r3, r3, #1
 8001d14:	6213      	str	r3, [r2, #32]
 8001d16:	4b73      	ldr	r3, [pc, #460]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001d18:	6a1b      	ldr	r3, [r3, #32]
 8001d1a:	4a72      	ldr	r2, [pc, #456]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001d1c:	f023 0304 	bic.w	r3, r3, #4
 8001d20:	6213      	str	r3, [r2, #32]
 8001d22:	e01c      	b.n	8001d5e <HAL_RCC_OscConfig+0x36e>
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	68db      	ldr	r3, [r3, #12]
 8001d28:	2b05      	cmp	r3, #5
 8001d2a:	d10c      	bne.n	8001d46 <HAL_RCC_OscConfig+0x356>
 8001d2c:	4b6d      	ldr	r3, [pc, #436]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001d2e:	6a1b      	ldr	r3, [r3, #32]
 8001d30:	4a6c      	ldr	r2, [pc, #432]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001d32:	f043 0304 	orr.w	r3, r3, #4
 8001d36:	6213      	str	r3, [r2, #32]
 8001d38:	4b6a      	ldr	r3, [pc, #424]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001d3a:	6a1b      	ldr	r3, [r3, #32]
 8001d3c:	4a69      	ldr	r2, [pc, #420]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001d3e:	f043 0301 	orr.w	r3, r3, #1
 8001d42:	6213      	str	r3, [r2, #32]
 8001d44:	e00b      	b.n	8001d5e <HAL_RCC_OscConfig+0x36e>
 8001d46:	4b67      	ldr	r3, [pc, #412]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001d48:	6a1b      	ldr	r3, [r3, #32]
 8001d4a:	4a66      	ldr	r2, [pc, #408]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001d4c:	f023 0301 	bic.w	r3, r3, #1
 8001d50:	6213      	str	r3, [r2, #32]
 8001d52:	4b64      	ldr	r3, [pc, #400]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001d54:	6a1b      	ldr	r3, [r3, #32]
 8001d56:	4a63      	ldr	r2, [pc, #396]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001d58:	f023 0304 	bic.w	r3, r3, #4
 8001d5c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	68db      	ldr	r3, [r3, #12]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d015      	beq.n	8001d92 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d66:	f7ff fb69 	bl	800143c <HAL_GetTick>
 8001d6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d6c:	e00a      	b.n	8001d84 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d6e:	f7ff fb65 	bl	800143c <HAL_GetTick>
 8001d72:	4602      	mov	r2, r0
 8001d74:	693b      	ldr	r3, [r7, #16]
 8001d76:	1ad3      	subs	r3, r2, r3
 8001d78:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	d901      	bls.n	8001d84 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001d80:	2303      	movs	r3, #3
 8001d82:	e0ab      	b.n	8001edc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d84:	4b57      	ldr	r3, [pc, #348]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001d86:	6a1b      	ldr	r3, [r3, #32]
 8001d88:	f003 0302 	and.w	r3, r3, #2
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d0ee      	beq.n	8001d6e <HAL_RCC_OscConfig+0x37e>
 8001d90:	e014      	b.n	8001dbc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d92:	f7ff fb53 	bl	800143c <HAL_GetTick>
 8001d96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d98:	e00a      	b.n	8001db0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d9a:	f7ff fb4f 	bl	800143c <HAL_GetTick>
 8001d9e:	4602      	mov	r2, r0
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d901      	bls.n	8001db0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001dac:	2303      	movs	r3, #3
 8001dae:	e095      	b.n	8001edc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001db0:	4b4c      	ldr	r3, [pc, #304]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001db2:	6a1b      	ldr	r3, [r3, #32]
 8001db4:	f003 0302 	and.w	r3, r3, #2
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d1ee      	bne.n	8001d9a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001dbc:	7dfb      	ldrb	r3, [r7, #23]
 8001dbe:	2b01      	cmp	r3, #1
 8001dc0:	d105      	bne.n	8001dce <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dc2:	4b48      	ldr	r3, [pc, #288]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001dc4:	69db      	ldr	r3, [r3, #28]
 8001dc6:	4a47      	ldr	r2, [pc, #284]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001dc8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001dcc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	69db      	ldr	r3, [r3, #28]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	f000 8081 	beq.w	8001eda <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001dd8:	4b42      	ldr	r3, [pc, #264]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	f003 030c 	and.w	r3, r3, #12
 8001de0:	2b08      	cmp	r3, #8
 8001de2:	d061      	beq.n	8001ea8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	69db      	ldr	r3, [r3, #28]
 8001de8:	2b02      	cmp	r3, #2
 8001dea:	d146      	bne.n	8001e7a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dec:	4b3f      	ldr	r3, [pc, #252]	; (8001eec <HAL_RCC_OscConfig+0x4fc>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001df2:	f7ff fb23 	bl	800143c <HAL_GetTick>
 8001df6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001df8:	e008      	b.n	8001e0c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dfa:	f7ff fb1f 	bl	800143c <HAL_GetTick>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	1ad3      	subs	r3, r2, r3
 8001e04:	2b02      	cmp	r3, #2
 8001e06:	d901      	bls.n	8001e0c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001e08:	2303      	movs	r3, #3
 8001e0a:	e067      	b.n	8001edc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e0c:	4b35      	ldr	r3, [pc, #212]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d1f0      	bne.n	8001dfa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6a1b      	ldr	r3, [r3, #32]
 8001e1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e20:	d108      	bne.n	8001e34 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001e22:	4b30      	ldr	r3, [pc, #192]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	492d      	ldr	r1, [pc, #180]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001e30:	4313      	orrs	r3, r2
 8001e32:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e34:	4b2b      	ldr	r3, [pc, #172]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6a19      	ldr	r1, [r3, #32]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e44:	430b      	orrs	r3, r1
 8001e46:	4927      	ldr	r1, [pc, #156]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e4c:	4b27      	ldr	r3, [pc, #156]	; (8001eec <HAL_RCC_OscConfig+0x4fc>)
 8001e4e:	2201      	movs	r2, #1
 8001e50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e52:	f7ff faf3 	bl	800143c <HAL_GetTick>
 8001e56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e58:	e008      	b.n	8001e6c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e5a:	f7ff faef 	bl	800143c <HAL_GetTick>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	1ad3      	subs	r3, r2, r3
 8001e64:	2b02      	cmp	r3, #2
 8001e66:	d901      	bls.n	8001e6c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001e68:	2303      	movs	r3, #3
 8001e6a:	e037      	b.n	8001edc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e6c:	4b1d      	ldr	r3, [pc, #116]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d0f0      	beq.n	8001e5a <HAL_RCC_OscConfig+0x46a>
 8001e78:	e02f      	b.n	8001eda <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e7a:	4b1c      	ldr	r3, [pc, #112]	; (8001eec <HAL_RCC_OscConfig+0x4fc>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e80:	f7ff fadc 	bl	800143c <HAL_GetTick>
 8001e84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e86:	e008      	b.n	8001e9a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e88:	f7ff fad8 	bl	800143c <HAL_GetTick>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	693b      	ldr	r3, [r7, #16]
 8001e90:	1ad3      	subs	r3, r2, r3
 8001e92:	2b02      	cmp	r3, #2
 8001e94:	d901      	bls.n	8001e9a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001e96:	2303      	movs	r3, #3
 8001e98:	e020      	b.n	8001edc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e9a:	4b12      	ldr	r3, [pc, #72]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d1f0      	bne.n	8001e88 <HAL_RCC_OscConfig+0x498>
 8001ea6:	e018      	b.n	8001eda <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	69db      	ldr	r3, [r3, #28]
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	d101      	bne.n	8001eb4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	e013      	b.n	8001edc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001eb4:	4b0b      	ldr	r3, [pc, #44]	; (8001ee4 <HAL_RCC_OscConfig+0x4f4>)
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6a1b      	ldr	r3, [r3, #32]
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d106      	bne.n	8001ed6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ed2:	429a      	cmp	r2, r3
 8001ed4:	d001      	beq.n	8001eda <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e000      	b.n	8001edc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001eda:	2300      	movs	r3, #0
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	3718      	adds	r7, #24
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	40021000 	.word	0x40021000
 8001ee8:	40007000 	.word	0x40007000
 8001eec:	42420060 	.word	0x42420060

08001ef0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d101      	bne.n	8001f04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f00:	2301      	movs	r3, #1
 8001f02:	e0d0      	b.n	80020a6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f04:	4b6a      	ldr	r3, [pc, #424]	; (80020b0 <HAL_RCC_ClockConfig+0x1c0>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f003 0307 	and.w	r3, r3, #7
 8001f0c:	683a      	ldr	r2, [r7, #0]
 8001f0e:	429a      	cmp	r2, r3
 8001f10:	d910      	bls.n	8001f34 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f12:	4b67      	ldr	r3, [pc, #412]	; (80020b0 <HAL_RCC_ClockConfig+0x1c0>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f023 0207 	bic.w	r2, r3, #7
 8001f1a:	4965      	ldr	r1, [pc, #404]	; (80020b0 <HAL_RCC_ClockConfig+0x1c0>)
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f22:	4b63      	ldr	r3, [pc, #396]	; (80020b0 <HAL_RCC_ClockConfig+0x1c0>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f003 0307 	and.w	r3, r3, #7
 8001f2a:	683a      	ldr	r2, [r7, #0]
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d001      	beq.n	8001f34 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001f30:	2301      	movs	r3, #1
 8001f32:	e0b8      	b.n	80020a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f003 0302 	and.w	r3, r3, #2
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d020      	beq.n	8001f82 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f003 0304 	and.w	r3, r3, #4
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d005      	beq.n	8001f58 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f4c:	4b59      	ldr	r3, [pc, #356]	; (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	4a58      	ldr	r2, [pc, #352]	; (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f52:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001f56:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f003 0308 	and.w	r3, r3, #8
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d005      	beq.n	8001f70 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f64:	4b53      	ldr	r3, [pc, #332]	; (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	4a52      	ldr	r2, [pc, #328]	; (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f6a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001f6e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f70:	4b50      	ldr	r3, [pc, #320]	; (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	494d      	ldr	r1, [pc, #308]	; (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f003 0301 	and.w	r3, r3, #1
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d040      	beq.n	8002010 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d107      	bne.n	8001fa6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f96:	4b47      	ldr	r3, [pc, #284]	; (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d115      	bne.n	8001fce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e07f      	b.n	80020a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	2b02      	cmp	r3, #2
 8001fac:	d107      	bne.n	8001fbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fae:	4b41      	ldr	r3, [pc, #260]	; (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d109      	bne.n	8001fce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e073      	b.n	80020a6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fbe:	4b3d      	ldr	r3, [pc, #244]	; (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f003 0302 	and.w	r3, r3, #2
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d101      	bne.n	8001fce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e06b      	b.n	80020a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fce:	4b39      	ldr	r3, [pc, #228]	; (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	f023 0203 	bic.w	r2, r3, #3
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	4936      	ldr	r1, [pc, #216]	; (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fe0:	f7ff fa2c 	bl	800143c <HAL_GetTick>
 8001fe4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fe6:	e00a      	b.n	8001ffe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fe8:	f7ff fa28 	bl	800143c <HAL_GetTick>
 8001fec:	4602      	mov	r2, r0
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	1ad3      	subs	r3, r2, r3
 8001ff2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d901      	bls.n	8001ffe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e053      	b.n	80020a6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ffe:	4b2d      	ldr	r3, [pc, #180]	; (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	f003 020c 	and.w	r2, r3, #12
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	009b      	lsls	r3, r3, #2
 800200c:	429a      	cmp	r2, r3
 800200e:	d1eb      	bne.n	8001fe8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002010:	4b27      	ldr	r3, [pc, #156]	; (80020b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 0307 	and.w	r3, r3, #7
 8002018:	683a      	ldr	r2, [r7, #0]
 800201a:	429a      	cmp	r2, r3
 800201c:	d210      	bcs.n	8002040 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800201e:	4b24      	ldr	r3, [pc, #144]	; (80020b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f023 0207 	bic.w	r2, r3, #7
 8002026:	4922      	ldr	r1, [pc, #136]	; (80020b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	4313      	orrs	r3, r2
 800202c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800202e:	4b20      	ldr	r3, [pc, #128]	; (80020b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f003 0307 	and.w	r3, r3, #7
 8002036:	683a      	ldr	r2, [r7, #0]
 8002038:	429a      	cmp	r2, r3
 800203a:	d001      	beq.n	8002040 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	e032      	b.n	80020a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f003 0304 	and.w	r3, r3, #4
 8002048:	2b00      	cmp	r3, #0
 800204a:	d008      	beq.n	800205e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800204c:	4b19      	ldr	r3, [pc, #100]	; (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	68db      	ldr	r3, [r3, #12]
 8002058:	4916      	ldr	r1, [pc, #88]	; (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 800205a:	4313      	orrs	r3, r2
 800205c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 0308 	and.w	r3, r3, #8
 8002066:	2b00      	cmp	r3, #0
 8002068:	d009      	beq.n	800207e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800206a:	4b12      	ldr	r3, [pc, #72]	; (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	691b      	ldr	r3, [r3, #16]
 8002076:	00db      	lsls	r3, r3, #3
 8002078:	490e      	ldr	r1, [pc, #56]	; (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 800207a:	4313      	orrs	r3, r2
 800207c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800207e:	f000 f821 	bl	80020c4 <HAL_RCC_GetSysClockFreq>
 8002082:	4602      	mov	r2, r0
 8002084:	4b0b      	ldr	r3, [pc, #44]	; (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	091b      	lsrs	r3, r3, #4
 800208a:	f003 030f 	and.w	r3, r3, #15
 800208e:	490a      	ldr	r1, [pc, #40]	; (80020b8 <HAL_RCC_ClockConfig+0x1c8>)
 8002090:	5ccb      	ldrb	r3, [r1, r3]
 8002092:	fa22 f303 	lsr.w	r3, r2, r3
 8002096:	4a09      	ldr	r2, [pc, #36]	; (80020bc <HAL_RCC_ClockConfig+0x1cc>)
 8002098:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800209a:	4b09      	ldr	r3, [pc, #36]	; (80020c0 <HAL_RCC_ClockConfig+0x1d0>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4618      	mov	r0, r3
 80020a0:	f7ff f98a 	bl	80013b8 <HAL_InitTick>

  return HAL_OK;
 80020a4:	2300      	movs	r3, #0
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	3710      	adds	r7, #16
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	40022000 	.word	0x40022000
 80020b4:	40021000 	.word	0x40021000
 80020b8:	080038f0 	.word	0x080038f0
 80020bc:	20000044 	.word	0x20000044
 80020c0:	20000048 	.word	0x20000048

080020c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020c4:	b490      	push	{r4, r7}
 80020c6:	b08a      	sub	sp, #40	; 0x28
 80020c8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80020ca:	4b2a      	ldr	r3, [pc, #168]	; (8002174 <HAL_RCC_GetSysClockFreq+0xb0>)
 80020cc:	1d3c      	adds	r4, r7, #4
 80020ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80020d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80020d4:	f240 2301 	movw	r3, #513	; 0x201
 80020d8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80020da:	2300      	movs	r3, #0
 80020dc:	61fb      	str	r3, [r7, #28]
 80020de:	2300      	movs	r3, #0
 80020e0:	61bb      	str	r3, [r7, #24]
 80020e2:	2300      	movs	r3, #0
 80020e4:	627b      	str	r3, [r7, #36]	; 0x24
 80020e6:	2300      	movs	r3, #0
 80020e8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80020ea:	2300      	movs	r3, #0
 80020ec:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80020ee:	4b22      	ldr	r3, [pc, #136]	; (8002178 <HAL_RCC_GetSysClockFreq+0xb4>)
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80020f4:	69fb      	ldr	r3, [r7, #28]
 80020f6:	f003 030c 	and.w	r3, r3, #12
 80020fa:	2b04      	cmp	r3, #4
 80020fc:	d002      	beq.n	8002104 <HAL_RCC_GetSysClockFreq+0x40>
 80020fe:	2b08      	cmp	r3, #8
 8002100:	d003      	beq.n	800210a <HAL_RCC_GetSysClockFreq+0x46>
 8002102:	e02d      	b.n	8002160 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002104:	4b1d      	ldr	r3, [pc, #116]	; (800217c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002106:	623b      	str	r3, [r7, #32]
      break;
 8002108:	e02d      	b.n	8002166 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	0c9b      	lsrs	r3, r3, #18
 800210e:	f003 030f 	and.w	r3, r3, #15
 8002112:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002116:	4413      	add	r3, r2
 8002118:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800211c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800211e:	69fb      	ldr	r3, [r7, #28]
 8002120:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002124:	2b00      	cmp	r3, #0
 8002126:	d013      	beq.n	8002150 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002128:	4b13      	ldr	r3, [pc, #76]	; (8002178 <HAL_RCC_GetSysClockFreq+0xb4>)
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	0c5b      	lsrs	r3, r3, #17
 800212e:	f003 0301 	and.w	r3, r3, #1
 8002132:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002136:	4413      	add	r3, r2
 8002138:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800213c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	4a0e      	ldr	r2, [pc, #56]	; (800217c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002142:	fb02 f203 	mul.w	r2, r2, r3
 8002146:	69bb      	ldr	r3, [r7, #24]
 8002148:	fbb2 f3f3 	udiv	r3, r2, r3
 800214c:	627b      	str	r3, [r7, #36]	; 0x24
 800214e:	e004      	b.n	800215a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	4a0b      	ldr	r2, [pc, #44]	; (8002180 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002154:	fb02 f303 	mul.w	r3, r2, r3
 8002158:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800215a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800215c:	623b      	str	r3, [r7, #32]
      break;
 800215e:	e002      	b.n	8002166 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002160:	4b06      	ldr	r3, [pc, #24]	; (800217c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002162:	623b      	str	r3, [r7, #32]
      break;
 8002164:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002166:	6a3b      	ldr	r3, [r7, #32]
}
 8002168:	4618      	mov	r0, r3
 800216a:	3728      	adds	r7, #40	; 0x28
 800216c:	46bd      	mov	sp, r7
 800216e:	bc90      	pop	{r4, r7}
 8002170:	4770      	bx	lr
 8002172:	bf00      	nop
 8002174:	080038e0 	.word	0x080038e0
 8002178:	40021000 	.word	0x40021000
 800217c:	007a1200 	.word	0x007a1200
 8002180:	003d0900 	.word	0x003d0900

08002184 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002188:	4b02      	ldr	r3, [pc, #8]	; (8002194 <HAL_RCC_GetHCLKFreq+0x10>)
 800218a:	681b      	ldr	r3, [r3, #0]
}
 800218c:	4618      	mov	r0, r3
 800218e:	46bd      	mov	sp, r7
 8002190:	bc80      	pop	{r7}
 8002192:	4770      	bx	lr
 8002194:	20000044 	.word	0x20000044

08002198 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800219c:	f7ff fff2 	bl	8002184 <HAL_RCC_GetHCLKFreq>
 80021a0:	4602      	mov	r2, r0
 80021a2:	4b05      	ldr	r3, [pc, #20]	; (80021b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	0a1b      	lsrs	r3, r3, #8
 80021a8:	f003 0307 	and.w	r3, r3, #7
 80021ac:	4903      	ldr	r1, [pc, #12]	; (80021bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80021ae:	5ccb      	ldrb	r3, [r1, r3]
 80021b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	40021000 	.word	0x40021000
 80021bc:	08003900 	.word	0x08003900

080021c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80021c4:	f7ff ffde 	bl	8002184 <HAL_RCC_GetHCLKFreq>
 80021c8:	4602      	mov	r2, r0
 80021ca:	4b05      	ldr	r3, [pc, #20]	; (80021e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	0adb      	lsrs	r3, r3, #11
 80021d0:	f003 0307 	and.w	r3, r3, #7
 80021d4:	4903      	ldr	r1, [pc, #12]	; (80021e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80021d6:	5ccb      	ldrb	r3, [r1, r3]
 80021d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021dc:	4618      	mov	r0, r3
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	40021000 	.word	0x40021000
 80021e4:	08003900 	.word	0x08003900

080021e8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b085      	sub	sp, #20
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80021f0:	4b0a      	ldr	r3, [pc, #40]	; (800221c <RCC_Delay+0x34>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a0a      	ldr	r2, [pc, #40]	; (8002220 <RCC_Delay+0x38>)
 80021f6:	fba2 2303 	umull	r2, r3, r2, r3
 80021fa:	0a5b      	lsrs	r3, r3, #9
 80021fc:	687a      	ldr	r2, [r7, #4]
 80021fe:	fb02 f303 	mul.w	r3, r2, r3
 8002202:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002204:	bf00      	nop
  }
  while (Delay --);
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	1e5a      	subs	r2, r3, #1
 800220a:	60fa      	str	r2, [r7, #12]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d1f9      	bne.n	8002204 <RCC_Delay+0x1c>
}
 8002210:	bf00      	nop
 8002212:	bf00      	nop
 8002214:	3714      	adds	r7, #20
 8002216:	46bd      	mov	sp, r7
 8002218:	bc80      	pop	{r7}
 800221a:	4770      	bx	lr
 800221c:	20000044 	.word	0x20000044
 8002220:	10624dd3 	.word	0x10624dd3

08002224 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b082      	sub	sp, #8
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d101      	bne.n	8002236 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	e041      	b.n	80022ba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800223c:	b2db      	uxtb	r3, r3
 800223e:	2b00      	cmp	r3, #0
 8002240:	d106      	bne.n	8002250 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2200      	movs	r2, #0
 8002246:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800224a:	6878      	ldr	r0, [r7, #4]
 800224c:	f7fe fcf0 	bl	8000c30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2202      	movs	r2, #2
 8002254:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	3304      	adds	r3, #4
 8002260:	4619      	mov	r1, r3
 8002262:	4610      	mov	r0, r2
 8002264:	f000 fa6a 	bl	800273c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2201      	movs	r2, #1
 800226c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2201      	movs	r2, #1
 8002274:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2201      	movs	r2, #1
 800227c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2201      	movs	r2, #1
 8002284:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2201      	movs	r2, #1
 800228c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2201      	movs	r2, #1
 8002294:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2201      	movs	r2, #1
 800229c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2201      	movs	r2, #1
 80022a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2201      	movs	r2, #1
 80022ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2201      	movs	r2, #1
 80022b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80022b8:	2300      	movs	r3, #0
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3708      	adds	r7, #8
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
	...

080022c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b085      	sub	sp, #20
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d001      	beq.n	80022dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80022d8:	2301      	movs	r3, #1
 80022da:	e035      	b.n	8002348 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2202      	movs	r2, #2
 80022e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	68da      	ldr	r2, [r3, #12]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f042 0201 	orr.w	r2, r2, #1
 80022f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a16      	ldr	r2, [pc, #88]	; (8002354 <HAL_TIM_Base_Start_IT+0x90>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d009      	beq.n	8002312 <HAL_TIM_Base_Start_IT+0x4e>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002306:	d004      	beq.n	8002312 <HAL_TIM_Base_Start_IT+0x4e>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a12      	ldr	r2, [pc, #72]	; (8002358 <HAL_TIM_Base_Start_IT+0x94>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d111      	bne.n	8002336 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	f003 0307 	and.w	r3, r3, #7
 800231c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2b06      	cmp	r3, #6
 8002322:	d010      	beq.n	8002346 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f042 0201 	orr.w	r2, r2, #1
 8002332:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002334:	e007      	b.n	8002346 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f042 0201 	orr.w	r2, r2, #1
 8002344:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002346:	2300      	movs	r3, #0
}
 8002348:	4618      	mov	r0, r3
 800234a:	3714      	adds	r7, #20
 800234c:	46bd      	mov	sp, r7
 800234e:	bc80      	pop	{r7}
 8002350:	4770      	bx	lr
 8002352:	bf00      	nop
 8002354:	40012c00 	.word	0x40012c00
 8002358:	40000400 	.word	0x40000400

0800235c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b082      	sub	sp, #8
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	691b      	ldr	r3, [r3, #16]
 800236a:	f003 0302 	and.w	r3, r3, #2
 800236e:	2b02      	cmp	r3, #2
 8002370:	d122      	bne.n	80023b8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	f003 0302 	and.w	r3, r3, #2
 800237c:	2b02      	cmp	r3, #2
 800237e:	d11b      	bne.n	80023b8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f06f 0202 	mvn.w	r2, #2
 8002388:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2201      	movs	r2, #1
 800238e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	699b      	ldr	r3, [r3, #24]
 8002396:	f003 0303 	and.w	r3, r3, #3
 800239a:	2b00      	cmp	r3, #0
 800239c:	d003      	beq.n	80023a6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	f000 f9b1 	bl	8002706 <HAL_TIM_IC_CaptureCallback>
 80023a4:	e005      	b.n	80023b2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80023a6:	6878      	ldr	r0, [r7, #4]
 80023a8:	f000 f9a4 	bl	80026f4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023ac:	6878      	ldr	r0, [r7, #4]
 80023ae:	f000 f9b3 	bl	8002718 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2200      	movs	r2, #0
 80023b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	691b      	ldr	r3, [r3, #16]
 80023be:	f003 0304 	and.w	r3, r3, #4
 80023c2:	2b04      	cmp	r3, #4
 80023c4:	d122      	bne.n	800240c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	68db      	ldr	r3, [r3, #12]
 80023cc:	f003 0304 	and.w	r3, r3, #4
 80023d0:	2b04      	cmp	r3, #4
 80023d2:	d11b      	bne.n	800240c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f06f 0204 	mvn.w	r2, #4
 80023dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2202      	movs	r2, #2
 80023e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	699b      	ldr	r3, [r3, #24]
 80023ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d003      	beq.n	80023fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023f2:	6878      	ldr	r0, [r7, #4]
 80023f4:	f000 f987 	bl	8002706 <HAL_TIM_IC_CaptureCallback>
 80023f8:	e005      	b.n	8002406 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	f000 f97a 	bl	80026f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002400:	6878      	ldr	r0, [r7, #4]
 8002402:	f000 f989 	bl	8002718 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2200      	movs	r2, #0
 800240a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	691b      	ldr	r3, [r3, #16]
 8002412:	f003 0308 	and.w	r3, r3, #8
 8002416:	2b08      	cmp	r3, #8
 8002418:	d122      	bne.n	8002460 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	68db      	ldr	r3, [r3, #12]
 8002420:	f003 0308 	and.w	r3, r3, #8
 8002424:	2b08      	cmp	r3, #8
 8002426:	d11b      	bne.n	8002460 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f06f 0208 	mvn.w	r2, #8
 8002430:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2204      	movs	r2, #4
 8002436:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	69db      	ldr	r3, [r3, #28]
 800243e:	f003 0303 	and.w	r3, r3, #3
 8002442:	2b00      	cmp	r3, #0
 8002444:	d003      	beq.n	800244e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002446:	6878      	ldr	r0, [r7, #4]
 8002448:	f000 f95d 	bl	8002706 <HAL_TIM_IC_CaptureCallback>
 800244c:	e005      	b.n	800245a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f000 f950 	bl	80026f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002454:	6878      	ldr	r0, [r7, #4]
 8002456:	f000 f95f 	bl	8002718 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2200      	movs	r2, #0
 800245e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	691b      	ldr	r3, [r3, #16]
 8002466:	f003 0310 	and.w	r3, r3, #16
 800246a:	2b10      	cmp	r3, #16
 800246c:	d122      	bne.n	80024b4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	f003 0310 	and.w	r3, r3, #16
 8002478:	2b10      	cmp	r3, #16
 800247a:	d11b      	bne.n	80024b4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f06f 0210 	mvn.w	r2, #16
 8002484:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2208      	movs	r2, #8
 800248a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	69db      	ldr	r3, [r3, #28]
 8002492:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002496:	2b00      	cmp	r3, #0
 8002498:	d003      	beq.n	80024a2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800249a:	6878      	ldr	r0, [r7, #4]
 800249c:	f000 f933 	bl	8002706 <HAL_TIM_IC_CaptureCallback>
 80024a0:	e005      	b.n	80024ae <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f000 f926 	bl	80026f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	f000 f935 	bl	8002718 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2200      	movs	r2, #0
 80024b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	691b      	ldr	r3, [r3, #16]
 80024ba:	f003 0301 	and.w	r3, r3, #1
 80024be:	2b01      	cmp	r3, #1
 80024c0:	d10e      	bne.n	80024e0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	68db      	ldr	r3, [r3, #12]
 80024c8:	f003 0301 	and.w	r3, r3, #1
 80024cc:	2b01      	cmp	r3, #1
 80024ce:	d107      	bne.n	80024e0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f06f 0201 	mvn.w	r2, #1
 80024d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80024da:	6878      	ldr	r0, [r7, #4]
 80024dc:	f7fe fcd4 	bl	8000e88 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	691b      	ldr	r3, [r3, #16]
 80024e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024ea:	2b80      	cmp	r3, #128	; 0x80
 80024ec:	d10e      	bne.n	800250c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	68db      	ldr	r3, [r3, #12]
 80024f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024f8:	2b80      	cmp	r3, #128	; 0x80
 80024fa:	d107      	bne.n	800250c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002504:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002506:	6878      	ldr	r0, [r7, #4]
 8002508:	f000 fa67 	bl	80029da <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	691b      	ldr	r3, [r3, #16]
 8002512:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002516:	2b40      	cmp	r3, #64	; 0x40
 8002518:	d10e      	bne.n	8002538 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	68db      	ldr	r3, [r3, #12]
 8002520:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002524:	2b40      	cmp	r3, #64	; 0x40
 8002526:	d107      	bne.n	8002538 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002530:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002532:	6878      	ldr	r0, [r7, #4]
 8002534:	f000 f8f9 	bl	800272a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	691b      	ldr	r3, [r3, #16]
 800253e:	f003 0320 	and.w	r3, r3, #32
 8002542:	2b20      	cmp	r3, #32
 8002544:	d10e      	bne.n	8002564 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	f003 0320 	and.w	r3, r3, #32
 8002550:	2b20      	cmp	r3, #32
 8002552:	d107      	bne.n	8002564 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f06f 0220 	mvn.w	r2, #32
 800255c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	f000 fa32 	bl	80029c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002564:	bf00      	nop
 8002566:	3708      	adds	r7, #8
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}

0800256c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b084      	sub	sp, #16
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
 8002574:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800257c:	2b01      	cmp	r3, #1
 800257e:	d101      	bne.n	8002584 <HAL_TIM_ConfigClockSource+0x18>
 8002580:	2302      	movs	r3, #2
 8002582:	e0b3      	b.n	80026ec <HAL_TIM_ConfigClockSource+0x180>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2201      	movs	r2, #1
 8002588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2202      	movs	r2, #2
 8002590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80025a2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80025aa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	68fa      	ldr	r2, [r7, #12]
 80025b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80025bc:	d03e      	beq.n	800263c <HAL_TIM_ConfigClockSource+0xd0>
 80025be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80025c2:	f200 8087 	bhi.w	80026d4 <HAL_TIM_ConfigClockSource+0x168>
 80025c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025ca:	f000 8085 	beq.w	80026d8 <HAL_TIM_ConfigClockSource+0x16c>
 80025ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025d2:	d87f      	bhi.n	80026d4 <HAL_TIM_ConfigClockSource+0x168>
 80025d4:	2b70      	cmp	r3, #112	; 0x70
 80025d6:	d01a      	beq.n	800260e <HAL_TIM_ConfigClockSource+0xa2>
 80025d8:	2b70      	cmp	r3, #112	; 0x70
 80025da:	d87b      	bhi.n	80026d4 <HAL_TIM_ConfigClockSource+0x168>
 80025dc:	2b60      	cmp	r3, #96	; 0x60
 80025de:	d050      	beq.n	8002682 <HAL_TIM_ConfigClockSource+0x116>
 80025e0:	2b60      	cmp	r3, #96	; 0x60
 80025e2:	d877      	bhi.n	80026d4 <HAL_TIM_ConfigClockSource+0x168>
 80025e4:	2b50      	cmp	r3, #80	; 0x50
 80025e6:	d03c      	beq.n	8002662 <HAL_TIM_ConfigClockSource+0xf6>
 80025e8:	2b50      	cmp	r3, #80	; 0x50
 80025ea:	d873      	bhi.n	80026d4 <HAL_TIM_ConfigClockSource+0x168>
 80025ec:	2b40      	cmp	r3, #64	; 0x40
 80025ee:	d058      	beq.n	80026a2 <HAL_TIM_ConfigClockSource+0x136>
 80025f0:	2b40      	cmp	r3, #64	; 0x40
 80025f2:	d86f      	bhi.n	80026d4 <HAL_TIM_ConfigClockSource+0x168>
 80025f4:	2b30      	cmp	r3, #48	; 0x30
 80025f6:	d064      	beq.n	80026c2 <HAL_TIM_ConfigClockSource+0x156>
 80025f8:	2b30      	cmp	r3, #48	; 0x30
 80025fa:	d86b      	bhi.n	80026d4 <HAL_TIM_ConfigClockSource+0x168>
 80025fc:	2b20      	cmp	r3, #32
 80025fe:	d060      	beq.n	80026c2 <HAL_TIM_ConfigClockSource+0x156>
 8002600:	2b20      	cmp	r3, #32
 8002602:	d867      	bhi.n	80026d4 <HAL_TIM_ConfigClockSource+0x168>
 8002604:	2b00      	cmp	r3, #0
 8002606:	d05c      	beq.n	80026c2 <HAL_TIM_ConfigClockSource+0x156>
 8002608:	2b10      	cmp	r3, #16
 800260a:	d05a      	beq.n	80026c2 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800260c:	e062      	b.n	80026d4 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6818      	ldr	r0, [r3, #0]
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	6899      	ldr	r1, [r3, #8]
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	685a      	ldr	r2, [r3, #4]
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	68db      	ldr	r3, [r3, #12]
 800261e:	f000 f95c 	bl	80028da <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002630:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	68fa      	ldr	r2, [r7, #12]
 8002638:	609a      	str	r2, [r3, #8]
      break;
 800263a:	e04e      	b.n	80026da <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6818      	ldr	r0, [r3, #0]
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	6899      	ldr	r1, [r3, #8]
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	685a      	ldr	r2, [r3, #4]
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	68db      	ldr	r3, [r3, #12]
 800264c:	f000 f945 	bl	80028da <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	689a      	ldr	r2, [r3, #8]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800265e:	609a      	str	r2, [r3, #8]
      break;
 8002660:	e03b      	b.n	80026da <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6818      	ldr	r0, [r3, #0]
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	6859      	ldr	r1, [r3, #4]
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	68db      	ldr	r3, [r3, #12]
 800266e:	461a      	mov	r2, r3
 8002670:	f000 f8bc 	bl	80027ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	2150      	movs	r1, #80	; 0x50
 800267a:	4618      	mov	r0, r3
 800267c:	f000 f913 	bl	80028a6 <TIM_ITRx_SetConfig>
      break;
 8002680:	e02b      	b.n	80026da <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6818      	ldr	r0, [r3, #0]
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	6859      	ldr	r1, [r3, #4]
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	68db      	ldr	r3, [r3, #12]
 800268e:	461a      	mov	r2, r3
 8002690:	f000 f8da 	bl	8002848 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	2160      	movs	r1, #96	; 0x60
 800269a:	4618      	mov	r0, r3
 800269c:	f000 f903 	bl	80028a6 <TIM_ITRx_SetConfig>
      break;
 80026a0:	e01b      	b.n	80026da <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6818      	ldr	r0, [r3, #0]
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	6859      	ldr	r1, [r3, #4]
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	68db      	ldr	r3, [r3, #12]
 80026ae:	461a      	mov	r2, r3
 80026b0:	f000 f89c 	bl	80027ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	2140      	movs	r1, #64	; 0x40
 80026ba:	4618      	mov	r0, r3
 80026bc:	f000 f8f3 	bl	80028a6 <TIM_ITRx_SetConfig>
      break;
 80026c0:	e00b      	b.n	80026da <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4619      	mov	r1, r3
 80026cc:	4610      	mov	r0, r2
 80026ce:	f000 f8ea 	bl	80028a6 <TIM_ITRx_SetConfig>
        break;
 80026d2:	e002      	b.n	80026da <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80026d4:	bf00      	nop
 80026d6:	e000      	b.n	80026da <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80026d8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2201      	movs	r2, #1
 80026de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2200      	movs	r2, #0
 80026e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80026ea:	2300      	movs	r3, #0
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	3710      	adds	r7, #16
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}

080026f4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b083      	sub	sp, #12
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80026fc:	bf00      	nop
 80026fe:	370c      	adds	r7, #12
 8002700:	46bd      	mov	sp, r7
 8002702:	bc80      	pop	{r7}
 8002704:	4770      	bx	lr

08002706 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002706:	b480      	push	{r7}
 8002708:	b083      	sub	sp, #12
 800270a:	af00      	add	r7, sp, #0
 800270c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800270e:	bf00      	nop
 8002710:	370c      	adds	r7, #12
 8002712:	46bd      	mov	sp, r7
 8002714:	bc80      	pop	{r7}
 8002716:	4770      	bx	lr

08002718 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002718:	b480      	push	{r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002720:	bf00      	nop
 8002722:	370c      	adds	r7, #12
 8002724:	46bd      	mov	sp, r7
 8002726:	bc80      	pop	{r7}
 8002728:	4770      	bx	lr

0800272a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800272a:	b480      	push	{r7}
 800272c:	b083      	sub	sp, #12
 800272e:	af00      	add	r7, sp, #0
 8002730:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002732:	bf00      	nop
 8002734:	370c      	adds	r7, #12
 8002736:	46bd      	mov	sp, r7
 8002738:	bc80      	pop	{r7}
 800273a:	4770      	bx	lr

0800273c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800273c:	b480      	push	{r7}
 800273e:	b085      	sub	sp, #20
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
 8002744:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	4a25      	ldr	r2, [pc, #148]	; (80027e4 <TIM_Base_SetConfig+0xa8>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d007      	beq.n	8002764 <TIM_Base_SetConfig+0x28>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800275a:	d003      	beq.n	8002764 <TIM_Base_SetConfig+0x28>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	4a22      	ldr	r2, [pc, #136]	; (80027e8 <TIM_Base_SetConfig+0xac>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d108      	bne.n	8002776 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800276a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	68fa      	ldr	r2, [r7, #12]
 8002772:	4313      	orrs	r3, r2
 8002774:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	4a1a      	ldr	r2, [pc, #104]	; (80027e4 <TIM_Base_SetConfig+0xa8>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d007      	beq.n	800278e <TIM_Base_SetConfig+0x52>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002784:	d003      	beq.n	800278e <TIM_Base_SetConfig+0x52>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	4a17      	ldr	r2, [pc, #92]	; (80027e8 <TIM_Base_SetConfig+0xac>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d108      	bne.n	80027a0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002794:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	68db      	ldr	r3, [r3, #12]
 800279a:	68fa      	ldr	r2, [r7, #12]
 800279c:	4313      	orrs	r3, r2
 800279e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	695b      	ldr	r3, [r3, #20]
 80027aa:	4313      	orrs	r3, r2
 80027ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	68fa      	ldr	r2, [r7, #12]
 80027b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	689a      	ldr	r2, [r3, #8]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	4a07      	ldr	r2, [pc, #28]	; (80027e4 <TIM_Base_SetConfig+0xa8>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d103      	bne.n	80027d4 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	691a      	ldr	r2, [r3, #16]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2201      	movs	r2, #1
 80027d8:	615a      	str	r2, [r3, #20]
}
 80027da:	bf00      	nop
 80027dc:	3714      	adds	r7, #20
 80027de:	46bd      	mov	sp, r7
 80027e0:	bc80      	pop	{r7}
 80027e2:	4770      	bx	lr
 80027e4:	40012c00 	.word	0x40012c00
 80027e8:	40000400 	.word	0x40000400

080027ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b087      	sub	sp, #28
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	60f8      	str	r0, [r7, #12]
 80027f4:	60b9      	str	r1, [r7, #8]
 80027f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	6a1b      	ldr	r3, [r3, #32]
 80027fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	6a1b      	ldr	r3, [r3, #32]
 8002802:	f023 0201 	bic.w	r2, r3, #1
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	699b      	ldr	r3, [r3, #24]
 800280e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002816:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	011b      	lsls	r3, r3, #4
 800281c:	693a      	ldr	r2, [r7, #16]
 800281e:	4313      	orrs	r3, r2
 8002820:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	f023 030a 	bic.w	r3, r3, #10
 8002828:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800282a:	697a      	ldr	r2, [r7, #20]
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	4313      	orrs	r3, r2
 8002830:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	693a      	ldr	r2, [r7, #16]
 8002836:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	697a      	ldr	r2, [r7, #20]
 800283c:	621a      	str	r2, [r3, #32]
}
 800283e:	bf00      	nop
 8002840:	371c      	adds	r7, #28
 8002842:	46bd      	mov	sp, r7
 8002844:	bc80      	pop	{r7}
 8002846:	4770      	bx	lr

08002848 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002848:	b480      	push	{r7}
 800284a:	b087      	sub	sp, #28
 800284c:	af00      	add	r7, sp, #0
 800284e:	60f8      	str	r0, [r7, #12]
 8002850:	60b9      	str	r1, [r7, #8]
 8002852:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	6a1b      	ldr	r3, [r3, #32]
 8002858:	f023 0210 	bic.w	r2, r3, #16
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	699b      	ldr	r3, [r3, #24]
 8002864:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	6a1b      	ldr	r3, [r3, #32]
 800286a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002872:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	031b      	lsls	r3, r3, #12
 8002878:	697a      	ldr	r2, [r7, #20]
 800287a:	4313      	orrs	r3, r2
 800287c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002884:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	011b      	lsls	r3, r3, #4
 800288a:	693a      	ldr	r2, [r7, #16]
 800288c:	4313      	orrs	r3, r2
 800288e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	697a      	ldr	r2, [r7, #20]
 8002894:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	693a      	ldr	r2, [r7, #16]
 800289a:	621a      	str	r2, [r3, #32]
}
 800289c:	bf00      	nop
 800289e:	371c      	adds	r7, #28
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bc80      	pop	{r7}
 80028a4:	4770      	bx	lr

080028a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80028a6:	b480      	push	{r7}
 80028a8:	b085      	sub	sp, #20
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	6078      	str	r0, [r7, #4]
 80028ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80028be:	683a      	ldr	r2, [r7, #0]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	4313      	orrs	r3, r2
 80028c4:	f043 0307 	orr.w	r3, r3, #7
 80028c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	68fa      	ldr	r2, [r7, #12]
 80028ce:	609a      	str	r2, [r3, #8]
}
 80028d0:	bf00      	nop
 80028d2:	3714      	adds	r7, #20
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bc80      	pop	{r7}
 80028d8:	4770      	bx	lr

080028da <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80028da:	b480      	push	{r7}
 80028dc:	b087      	sub	sp, #28
 80028de:	af00      	add	r7, sp, #0
 80028e0:	60f8      	str	r0, [r7, #12]
 80028e2:	60b9      	str	r1, [r7, #8]
 80028e4:	607a      	str	r2, [r7, #4]
 80028e6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80028f4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	021a      	lsls	r2, r3, #8
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	431a      	orrs	r2, r3
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	4313      	orrs	r3, r2
 8002902:	697a      	ldr	r2, [r7, #20]
 8002904:	4313      	orrs	r3, r2
 8002906:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	697a      	ldr	r2, [r7, #20]
 800290c:	609a      	str	r2, [r3, #8]
}
 800290e:	bf00      	nop
 8002910:	371c      	adds	r7, #28
 8002912:	46bd      	mov	sp, r7
 8002914:	bc80      	pop	{r7}
 8002916:	4770      	bx	lr

08002918 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002918:	b480      	push	{r7}
 800291a:	b085      	sub	sp, #20
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
 8002920:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002928:	2b01      	cmp	r3, #1
 800292a:	d101      	bne.n	8002930 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800292c:	2302      	movs	r3, #2
 800292e:	e041      	b.n	80029b4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2201      	movs	r2, #1
 8002934:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2202      	movs	r2, #2
 800293c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002956:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	68fa      	ldr	r2, [r7, #12]
 800295e:	4313      	orrs	r3, r2
 8002960:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	68fa      	ldr	r2, [r7, #12]
 8002968:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a14      	ldr	r2, [pc, #80]	; (80029c0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d009      	beq.n	8002988 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800297c:	d004      	beq.n	8002988 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a10      	ldr	r2, [pc, #64]	; (80029c4 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d10c      	bne.n	80029a2 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800298e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	68ba      	ldr	r2, [r7, #8]
 8002996:	4313      	orrs	r3, r2
 8002998:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	68ba      	ldr	r2, [r7, #8]
 80029a0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2201      	movs	r2, #1
 80029a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2200      	movs	r2, #0
 80029ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80029b2:	2300      	movs	r3, #0
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	3714      	adds	r7, #20
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bc80      	pop	{r7}
 80029bc:	4770      	bx	lr
 80029be:	bf00      	nop
 80029c0:	40012c00 	.word	0x40012c00
 80029c4:	40000400 	.word	0x40000400

080029c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80029d0:	bf00      	nop
 80029d2:	370c      	adds	r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bc80      	pop	{r7}
 80029d8:	4770      	bx	lr

080029da <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80029da:	b480      	push	{r7}
 80029dc:	b083      	sub	sp, #12
 80029de:	af00      	add	r7, sp, #0
 80029e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80029e2:	bf00      	nop
 80029e4:	370c      	adds	r7, #12
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bc80      	pop	{r7}
 80029ea:	4770      	bx	lr

080029ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d101      	bne.n	80029fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e03f      	b.n	8002a7e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a04:	b2db      	uxtb	r3, r3
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d106      	bne.n	8002a18 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	f7fe f930 	bl	8000c78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2224      	movs	r2, #36	; 0x24
 8002a1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	68da      	ldr	r2, [r3, #12]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002a2e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	f000 f905 	bl	8002c40 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	691a      	ldr	r2, [r3, #16]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002a44:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	695a      	ldr	r2, [r3, #20]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002a54:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	68da      	ldr	r2, [r3, #12]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002a64:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2220      	movs	r2, #32
 8002a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2220      	movs	r2, #32
 8002a78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002a7c:	2300      	movs	r3, #0
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3708      	adds	r7, #8
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}

08002a86 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a86:	b580      	push	{r7, lr}
 8002a88:	b08a      	sub	sp, #40	; 0x28
 8002a8a:	af02      	add	r7, sp, #8
 8002a8c:	60f8      	str	r0, [r7, #12]
 8002a8e:	60b9      	str	r1, [r7, #8]
 8002a90:	603b      	str	r3, [r7, #0]
 8002a92:	4613      	mov	r3, r2
 8002a94:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002a96:	2300      	movs	r3, #0
 8002a98:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	2b20      	cmp	r3, #32
 8002aa4:	d17c      	bne.n	8002ba0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d002      	beq.n	8002ab2 <HAL_UART_Transmit+0x2c>
 8002aac:	88fb      	ldrh	r3, [r7, #6]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d101      	bne.n	8002ab6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e075      	b.n	8002ba2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002abc:	2b01      	cmp	r3, #1
 8002abe:	d101      	bne.n	8002ac4 <HAL_UART_Transmit+0x3e>
 8002ac0:	2302      	movs	r3, #2
 8002ac2:	e06e      	b.n	8002ba2 <HAL_UART_Transmit+0x11c>
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	2221      	movs	r2, #33	; 0x21
 8002ad6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002ada:	f7fe fcaf 	bl	800143c <HAL_GetTick>
 8002ade:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	88fa      	ldrh	r2, [r7, #6]
 8002ae4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	88fa      	ldrh	r2, [r7, #6]
 8002aea:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002af4:	d108      	bne.n	8002b08 <HAL_UART_Transmit+0x82>
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	691b      	ldr	r3, [r3, #16]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d104      	bne.n	8002b08 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002afe:	2300      	movs	r3, #0
 8002b00:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002b02:	68bb      	ldr	r3, [r7, #8]
 8002b04:	61bb      	str	r3, [r7, #24]
 8002b06:	e003      	b.n	8002b10 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002b18:	e02a      	b.n	8002b70 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	9300      	str	r3, [sp, #0]
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	2200      	movs	r2, #0
 8002b22:	2180      	movs	r1, #128	; 0x80
 8002b24:	68f8      	ldr	r0, [r7, #12]
 8002b26:	f000 f840 	bl	8002baa <UART_WaitOnFlagUntilTimeout>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d001      	beq.n	8002b34 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002b30:	2303      	movs	r3, #3
 8002b32:	e036      	b.n	8002ba2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002b34:	69fb      	ldr	r3, [r7, #28]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d10b      	bne.n	8002b52 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002b3a:	69bb      	ldr	r3, [r7, #24]
 8002b3c:	881b      	ldrh	r3, [r3, #0]
 8002b3e:	461a      	mov	r2, r3
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b48:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002b4a:	69bb      	ldr	r3, [r7, #24]
 8002b4c:	3302      	adds	r3, #2
 8002b4e:	61bb      	str	r3, [r7, #24]
 8002b50:	e007      	b.n	8002b62 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	781a      	ldrb	r2, [r3, #0]
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002b5c:	69fb      	ldr	r3, [r7, #28]
 8002b5e:	3301      	adds	r3, #1
 8002b60:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002b66:	b29b      	uxth	r3, r3
 8002b68:	3b01      	subs	r3, #1
 8002b6a:	b29a      	uxth	r2, r3
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002b74:	b29b      	uxth	r3, r3
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d1cf      	bne.n	8002b1a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	9300      	str	r3, [sp, #0]
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	2200      	movs	r2, #0
 8002b82:	2140      	movs	r1, #64	; 0x40
 8002b84:	68f8      	ldr	r0, [r7, #12]
 8002b86:	f000 f810 	bl	8002baa <UART_WaitOnFlagUntilTimeout>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d001      	beq.n	8002b94 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002b90:	2303      	movs	r3, #3
 8002b92:	e006      	b.n	8002ba2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	2220      	movs	r2, #32
 8002b98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	e000      	b.n	8002ba2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002ba0:	2302      	movs	r3, #2
  }
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3720      	adds	r7, #32
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}

08002baa <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002baa:	b580      	push	{r7, lr}
 8002bac:	b084      	sub	sp, #16
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	60f8      	str	r0, [r7, #12]
 8002bb2:	60b9      	str	r1, [r7, #8]
 8002bb4:	603b      	str	r3, [r7, #0]
 8002bb6:	4613      	mov	r3, r2
 8002bb8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bba:	e02c      	b.n	8002c16 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bbc:	69bb      	ldr	r3, [r7, #24]
 8002bbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bc2:	d028      	beq.n	8002c16 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d007      	beq.n	8002bda <UART_WaitOnFlagUntilTimeout+0x30>
 8002bca:	f7fe fc37 	bl	800143c <HAL_GetTick>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	1ad3      	subs	r3, r2, r3
 8002bd4:	69ba      	ldr	r2, [r7, #24]
 8002bd6:	429a      	cmp	r2, r3
 8002bd8:	d21d      	bcs.n	8002c16 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	68da      	ldr	r2, [r3, #12]
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002be8:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	695a      	ldr	r2, [r3, #20]
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f022 0201 	bic.w	r2, r2, #1
 8002bf8:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2220      	movs	r2, #32
 8002bfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2220      	movs	r2, #32
 8002c06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002c12:	2303      	movs	r3, #3
 8002c14:	e00f      	b.n	8002c36 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	4013      	ands	r3, r2
 8002c20:	68ba      	ldr	r2, [r7, #8]
 8002c22:	429a      	cmp	r2, r3
 8002c24:	bf0c      	ite	eq
 8002c26:	2301      	moveq	r3, #1
 8002c28:	2300      	movne	r3, #0
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	461a      	mov	r2, r3
 8002c2e:	79fb      	ldrb	r3, [r7, #7]
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d0c3      	beq.n	8002bbc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002c34:	2300      	movs	r3, #0
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3710      	adds	r7, #16
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}
	...

08002c40 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b084      	sub	sp, #16
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	691b      	ldr	r3, [r3, #16]
 8002c4e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	68da      	ldr	r2, [r3, #12]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	430a      	orrs	r2, r1
 8002c5c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	689a      	ldr	r2, [r3, #8]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	691b      	ldr	r3, [r3, #16]
 8002c66:	431a      	orrs	r2, r3
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	695b      	ldr	r3, [r3, #20]
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	68db      	ldr	r3, [r3, #12]
 8002c76:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002c7a:	f023 030c 	bic.w	r3, r3, #12
 8002c7e:	687a      	ldr	r2, [r7, #4]
 8002c80:	6812      	ldr	r2, [r2, #0]
 8002c82:	68b9      	ldr	r1, [r7, #8]
 8002c84:	430b      	orrs	r3, r1
 8002c86:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	695b      	ldr	r3, [r3, #20]
 8002c8e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	699a      	ldr	r2, [r3, #24]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	430a      	orrs	r2, r1
 8002c9c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a2c      	ldr	r2, [pc, #176]	; (8002d54 <UART_SetConfig+0x114>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d103      	bne.n	8002cb0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002ca8:	f7ff fa8a 	bl	80021c0 <HAL_RCC_GetPCLK2Freq>
 8002cac:	60f8      	str	r0, [r7, #12]
 8002cae:	e002      	b.n	8002cb6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002cb0:	f7ff fa72 	bl	8002198 <HAL_RCC_GetPCLK1Freq>
 8002cb4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002cb6:	68fa      	ldr	r2, [r7, #12]
 8002cb8:	4613      	mov	r3, r2
 8002cba:	009b      	lsls	r3, r3, #2
 8002cbc:	4413      	add	r3, r2
 8002cbe:	009a      	lsls	r2, r3, #2
 8002cc0:	441a      	add	r2, r3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	009b      	lsls	r3, r3, #2
 8002cc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ccc:	4a22      	ldr	r2, [pc, #136]	; (8002d58 <UART_SetConfig+0x118>)
 8002cce:	fba2 2303 	umull	r2, r3, r2, r3
 8002cd2:	095b      	lsrs	r3, r3, #5
 8002cd4:	0119      	lsls	r1, r3, #4
 8002cd6:	68fa      	ldr	r2, [r7, #12]
 8002cd8:	4613      	mov	r3, r2
 8002cda:	009b      	lsls	r3, r3, #2
 8002cdc:	4413      	add	r3, r2
 8002cde:	009a      	lsls	r2, r3, #2
 8002ce0:	441a      	add	r2, r3
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	fbb2 f2f3 	udiv	r2, r2, r3
 8002cec:	4b1a      	ldr	r3, [pc, #104]	; (8002d58 <UART_SetConfig+0x118>)
 8002cee:	fba3 0302 	umull	r0, r3, r3, r2
 8002cf2:	095b      	lsrs	r3, r3, #5
 8002cf4:	2064      	movs	r0, #100	; 0x64
 8002cf6:	fb00 f303 	mul.w	r3, r0, r3
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	011b      	lsls	r3, r3, #4
 8002cfe:	3332      	adds	r3, #50	; 0x32
 8002d00:	4a15      	ldr	r2, [pc, #84]	; (8002d58 <UART_SetConfig+0x118>)
 8002d02:	fba2 2303 	umull	r2, r3, r2, r3
 8002d06:	095b      	lsrs	r3, r3, #5
 8002d08:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d0c:	4419      	add	r1, r3
 8002d0e:	68fa      	ldr	r2, [r7, #12]
 8002d10:	4613      	mov	r3, r2
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	4413      	add	r3, r2
 8002d16:	009a      	lsls	r2, r3, #2
 8002d18:	441a      	add	r2, r3
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d24:	4b0c      	ldr	r3, [pc, #48]	; (8002d58 <UART_SetConfig+0x118>)
 8002d26:	fba3 0302 	umull	r0, r3, r3, r2
 8002d2a:	095b      	lsrs	r3, r3, #5
 8002d2c:	2064      	movs	r0, #100	; 0x64
 8002d2e:	fb00 f303 	mul.w	r3, r0, r3
 8002d32:	1ad3      	subs	r3, r2, r3
 8002d34:	011b      	lsls	r3, r3, #4
 8002d36:	3332      	adds	r3, #50	; 0x32
 8002d38:	4a07      	ldr	r2, [pc, #28]	; (8002d58 <UART_SetConfig+0x118>)
 8002d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d3e:	095b      	lsrs	r3, r3, #5
 8002d40:	f003 020f 	and.w	r2, r3, #15
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	440a      	add	r2, r1
 8002d4a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002d4c:	bf00      	nop
 8002d4e:	3710      	adds	r7, #16
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}
 8002d54:	40013800 	.word	0x40013800
 8002d58:	51eb851f 	.word	0x51eb851f

08002d5c <__errno>:
 8002d5c:	4b01      	ldr	r3, [pc, #4]	; (8002d64 <__errno+0x8>)
 8002d5e:	6818      	ldr	r0, [r3, #0]
 8002d60:	4770      	bx	lr
 8002d62:	bf00      	nop
 8002d64:	20000050 	.word	0x20000050

08002d68 <__libc_init_array>:
 8002d68:	b570      	push	{r4, r5, r6, lr}
 8002d6a:	2600      	movs	r6, #0
 8002d6c:	4d0c      	ldr	r5, [pc, #48]	; (8002da0 <__libc_init_array+0x38>)
 8002d6e:	4c0d      	ldr	r4, [pc, #52]	; (8002da4 <__libc_init_array+0x3c>)
 8002d70:	1b64      	subs	r4, r4, r5
 8002d72:	10a4      	asrs	r4, r4, #2
 8002d74:	42a6      	cmp	r6, r4
 8002d76:	d109      	bne.n	8002d8c <__libc_init_array+0x24>
 8002d78:	f000 fce4 	bl	8003744 <_init>
 8002d7c:	2600      	movs	r6, #0
 8002d7e:	4d0a      	ldr	r5, [pc, #40]	; (8002da8 <__libc_init_array+0x40>)
 8002d80:	4c0a      	ldr	r4, [pc, #40]	; (8002dac <__libc_init_array+0x44>)
 8002d82:	1b64      	subs	r4, r4, r5
 8002d84:	10a4      	asrs	r4, r4, #2
 8002d86:	42a6      	cmp	r6, r4
 8002d88:	d105      	bne.n	8002d96 <__libc_init_array+0x2e>
 8002d8a:	bd70      	pop	{r4, r5, r6, pc}
 8002d8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d90:	4798      	blx	r3
 8002d92:	3601      	adds	r6, #1
 8002d94:	e7ee      	b.n	8002d74 <__libc_init_array+0xc>
 8002d96:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d9a:	4798      	blx	r3
 8002d9c:	3601      	adds	r6, #1
 8002d9e:	e7f2      	b.n	8002d86 <__libc_init_array+0x1e>
 8002da0:	0800396c 	.word	0x0800396c
 8002da4:	0800396c 	.word	0x0800396c
 8002da8:	0800396c 	.word	0x0800396c
 8002dac:	08003970 	.word	0x08003970

08002db0 <memset>:
 8002db0:	4603      	mov	r3, r0
 8002db2:	4402      	add	r2, r0
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d100      	bne.n	8002dba <memset+0xa>
 8002db8:	4770      	bx	lr
 8002dba:	f803 1b01 	strb.w	r1, [r3], #1
 8002dbe:	e7f9      	b.n	8002db4 <memset+0x4>

08002dc0 <_puts_r>:
 8002dc0:	b570      	push	{r4, r5, r6, lr}
 8002dc2:	460e      	mov	r6, r1
 8002dc4:	4605      	mov	r5, r0
 8002dc6:	b118      	cbz	r0, 8002dd0 <_puts_r+0x10>
 8002dc8:	6983      	ldr	r3, [r0, #24]
 8002dca:	b90b      	cbnz	r3, 8002dd0 <_puts_r+0x10>
 8002dcc:	f000 fa48 	bl	8003260 <__sinit>
 8002dd0:	69ab      	ldr	r3, [r5, #24]
 8002dd2:	68ac      	ldr	r4, [r5, #8]
 8002dd4:	b913      	cbnz	r3, 8002ddc <_puts_r+0x1c>
 8002dd6:	4628      	mov	r0, r5
 8002dd8:	f000 fa42 	bl	8003260 <__sinit>
 8002ddc:	4b2c      	ldr	r3, [pc, #176]	; (8002e90 <_puts_r+0xd0>)
 8002dde:	429c      	cmp	r4, r3
 8002de0:	d120      	bne.n	8002e24 <_puts_r+0x64>
 8002de2:	686c      	ldr	r4, [r5, #4]
 8002de4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002de6:	07db      	lsls	r3, r3, #31
 8002de8:	d405      	bmi.n	8002df6 <_puts_r+0x36>
 8002dea:	89a3      	ldrh	r3, [r4, #12]
 8002dec:	0598      	lsls	r0, r3, #22
 8002dee:	d402      	bmi.n	8002df6 <_puts_r+0x36>
 8002df0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002df2:	f000 fad3 	bl	800339c <__retarget_lock_acquire_recursive>
 8002df6:	89a3      	ldrh	r3, [r4, #12]
 8002df8:	0719      	lsls	r1, r3, #28
 8002dfa:	d51d      	bpl.n	8002e38 <_puts_r+0x78>
 8002dfc:	6923      	ldr	r3, [r4, #16]
 8002dfe:	b1db      	cbz	r3, 8002e38 <_puts_r+0x78>
 8002e00:	3e01      	subs	r6, #1
 8002e02:	68a3      	ldr	r3, [r4, #8]
 8002e04:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002e08:	3b01      	subs	r3, #1
 8002e0a:	60a3      	str	r3, [r4, #8]
 8002e0c:	bb39      	cbnz	r1, 8002e5e <_puts_r+0x9e>
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	da38      	bge.n	8002e84 <_puts_r+0xc4>
 8002e12:	4622      	mov	r2, r4
 8002e14:	210a      	movs	r1, #10
 8002e16:	4628      	mov	r0, r5
 8002e18:	f000 f848 	bl	8002eac <__swbuf_r>
 8002e1c:	3001      	adds	r0, #1
 8002e1e:	d011      	beq.n	8002e44 <_puts_r+0x84>
 8002e20:	250a      	movs	r5, #10
 8002e22:	e011      	b.n	8002e48 <_puts_r+0x88>
 8002e24:	4b1b      	ldr	r3, [pc, #108]	; (8002e94 <_puts_r+0xd4>)
 8002e26:	429c      	cmp	r4, r3
 8002e28:	d101      	bne.n	8002e2e <_puts_r+0x6e>
 8002e2a:	68ac      	ldr	r4, [r5, #8]
 8002e2c:	e7da      	b.n	8002de4 <_puts_r+0x24>
 8002e2e:	4b1a      	ldr	r3, [pc, #104]	; (8002e98 <_puts_r+0xd8>)
 8002e30:	429c      	cmp	r4, r3
 8002e32:	bf08      	it	eq
 8002e34:	68ec      	ldreq	r4, [r5, #12]
 8002e36:	e7d5      	b.n	8002de4 <_puts_r+0x24>
 8002e38:	4621      	mov	r1, r4
 8002e3a:	4628      	mov	r0, r5
 8002e3c:	f000 f888 	bl	8002f50 <__swsetup_r>
 8002e40:	2800      	cmp	r0, #0
 8002e42:	d0dd      	beq.n	8002e00 <_puts_r+0x40>
 8002e44:	f04f 35ff 	mov.w	r5, #4294967295
 8002e48:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002e4a:	07da      	lsls	r2, r3, #31
 8002e4c:	d405      	bmi.n	8002e5a <_puts_r+0x9a>
 8002e4e:	89a3      	ldrh	r3, [r4, #12]
 8002e50:	059b      	lsls	r3, r3, #22
 8002e52:	d402      	bmi.n	8002e5a <_puts_r+0x9a>
 8002e54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002e56:	f000 faa2 	bl	800339e <__retarget_lock_release_recursive>
 8002e5a:	4628      	mov	r0, r5
 8002e5c:	bd70      	pop	{r4, r5, r6, pc}
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	da04      	bge.n	8002e6c <_puts_r+0xac>
 8002e62:	69a2      	ldr	r2, [r4, #24]
 8002e64:	429a      	cmp	r2, r3
 8002e66:	dc06      	bgt.n	8002e76 <_puts_r+0xb6>
 8002e68:	290a      	cmp	r1, #10
 8002e6a:	d004      	beq.n	8002e76 <_puts_r+0xb6>
 8002e6c:	6823      	ldr	r3, [r4, #0]
 8002e6e:	1c5a      	adds	r2, r3, #1
 8002e70:	6022      	str	r2, [r4, #0]
 8002e72:	7019      	strb	r1, [r3, #0]
 8002e74:	e7c5      	b.n	8002e02 <_puts_r+0x42>
 8002e76:	4622      	mov	r2, r4
 8002e78:	4628      	mov	r0, r5
 8002e7a:	f000 f817 	bl	8002eac <__swbuf_r>
 8002e7e:	3001      	adds	r0, #1
 8002e80:	d1bf      	bne.n	8002e02 <_puts_r+0x42>
 8002e82:	e7df      	b.n	8002e44 <_puts_r+0x84>
 8002e84:	250a      	movs	r5, #10
 8002e86:	6823      	ldr	r3, [r4, #0]
 8002e88:	1c5a      	adds	r2, r3, #1
 8002e8a:	6022      	str	r2, [r4, #0]
 8002e8c:	701d      	strb	r5, [r3, #0]
 8002e8e:	e7db      	b.n	8002e48 <_puts_r+0x88>
 8002e90:	0800392c 	.word	0x0800392c
 8002e94:	0800394c 	.word	0x0800394c
 8002e98:	0800390c 	.word	0x0800390c

08002e9c <puts>:
 8002e9c:	4b02      	ldr	r3, [pc, #8]	; (8002ea8 <puts+0xc>)
 8002e9e:	4601      	mov	r1, r0
 8002ea0:	6818      	ldr	r0, [r3, #0]
 8002ea2:	f7ff bf8d 	b.w	8002dc0 <_puts_r>
 8002ea6:	bf00      	nop
 8002ea8:	20000050 	.word	0x20000050

08002eac <__swbuf_r>:
 8002eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002eae:	460e      	mov	r6, r1
 8002eb0:	4614      	mov	r4, r2
 8002eb2:	4605      	mov	r5, r0
 8002eb4:	b118      	cbz	r0, 8002ebe <__swbuf_r+0x12>
 8002eb6:	6983      	ldr	r3, [r0, #24]
 8002eb8:	b90b      	cbnz	r3, 8002ebe <__swbuf_r+0x12>
 8002eba:	f000 f9d1 	bl	8003260 <__sinit>
 8002ebe:	4b21      	ldr	r3, [pc, #132]	; (8002f44 <__swbuf_r+0x98>)
 8002ec0:	429c      	cmp	r4, r3
 8002ec2:	d12b      	bne.n	8002f1c <__swbuf_r+0x70>
 8002ec4:	686c      	ldr	r4, [r5, #4]
 8002ec6:	69a3      	ldr	r3, [r4, #24]
 8002ec8:	60a3      	str	r3, [r4, #8]
 8002eca:	89a3      	ldrh	r3, [r4, #12]
 8002ecc:	071a      	lsls	r2, r3, #28
 8002ece:	d52f      	bpl.n	8002f30 <__swbuf_r+0x84>
 8002ed0:	6923      	ldr	r3, [r4, #16]
 8002ed2:	b36b      	cbz	r3, 8002f30 <__swbuf_r+0x84>
 8002ed4:	6923      	ldr	r3, [r4, #16]
 8002ed6:	6820      	ldr	r0, [r4, #0]
 8002ed8:	b2f6      	uxtb	r6, r6
 8002eda:	1ac0      	subs	r0, r0, r3
 8002edc:	6963      	ldr	r3, [r4, #20]
 8002ede:	4637      	mov	r7, r6
 8002ee0:	4283      	cmp	r3, r0
 8002ee2:	dc04      	bgt.n	8002eee <__swbuf_r+0x42>
 8002ee4:	4621      	mov	r1, r4
 8002ee6:	4628      	mov	r0, r5
 8002ee8:	f000 f926 	bl	8003138 <_fflush_r>
 8002eec:	bb30      	cbnz	r0, 8002f3c <__swbuf_r+0x90>
 8002eee:	68a3      	ldr	r3, [r4, #8]
 8002ef0:	3001      	adds	r0, #1
 8002ef2:	3b01      	subs	r3, #1
 8002ef4:	60a3      	str	r3, [r4, #8]
 8002ef6:	6823      	ldr	r3, [r4, #0]
 8002ef8:	1c5a      	adds	r2, r3, #1
 8002efa:	6022      	str	r2, [r4, #0]
 8002efc:	701e      	strb	r6, [r3, #0]
 8002efe:	6963      	ldr	r3, [r4, #20]
 8002f00:	4283      	cmp	r3, r0
 8002f02:	d004      	beq.n	8002f0e <__swbuf_r+0x62>
 8002f04:	89a3      	ldrh	r3, [r4, #12]
 8002f06:	07db      	lsls	r3, r3, #31
 8002f08:	d506      	bpl.n	8002f18 <__swbuf_r+0x6c>
 8002f0a:	2e0a      	cmp	r6, #10
 8002f0c:	d104      	bne.n	8002f18 <__swbuf_r+0x6c>
 8002f0e:	4621      	mov	r1, r4
 8002f10:	4628      	mov	r0, r5
 8002f12:	f000 f911 	bl	8003138 <_fflush_r>
 8002f16:	b988      	cbnz	r0, 8002f3c <__swbuf_r+0x90>
 8002f18:	4638      	mov	r0, r7
 8002f1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f1c:	4b0a      	ldr	r3, [pc, #40]	; (8002f48 <__swbuf_r+0x9c>)
 8002f1e:	429c      	cmp	r4, r3
 8002f20:	d101      	bne.n	8002f26 <__swbuf_r+0x7a>
 8002f22:	68ac      	ldr	r4, [r5, #8]
 8002f24:	e7cf      	b.n	8002ec6 <__swbuf_r+0x1a>
 8002f26:	4b09      	ldr	r3, [pc, #36]	; (8002f4c <__swbuf_r+0xa0>)
 8002f28:	429c      	cmp	r4, r3
 8002f2a:	bf08      	it	eq
 8002f2c:	68ec      	ldreq	r4, [r5, #12]
 8002f2e:	e7ca      	b.n	8002ec6 <__swbuf_r+0x1a>
 8002f30:	4621      	mov	r1, r4
 8002f32:	4628      	mov	r0, r5
 8002f34:	f000 f80c 	bl	8002f50 <__swsetup_r>
 8002f38:	2800      	cmp	r0, #0
 8002f3a:	d0cb      	beq.n	8002ed4 <__swbuf_r+0x28>
 8002f3c:	f04f 37ff 	mov.w	r7, #4294967295
 8002f40:	e7ea      	b.n	8002f18 <__swbuf_r+0x6c>
 8002f42:	bf00      	nop
 8002f44:	0800392c 	.word	0x0800392c
 8002f48:	0800394c 	.word	0x0800394c
 8002f4c:	0800390c 	.word	0x0800390c

08002f50 <__swsetup_r>:
 8002f50:	4b32      	ldr	r3, [pc, #200]	; (800301c <__swsetup_r+0xcc>)
 8002f52:	b570      	push	{r4, r5, r6, lr}
 8002f54:	681d      	ldr	r5, [r3, #0]
 8002f56:	4606      	mov	r6, r0
 8002f58:	460c      	mov	r4, r1
 8002f5a:	b125      	cbz	r5, 8002f66 <__swsetup_r+0x16>
 8002f5c:	69ab      	ldr	r3, [r5, #24]
 8002f5e:	b913      	cbnz	r3, 8002f66 <__swsetup_r+0x16>
 8002f60:	4628      	mov	r0, r5
 8002f62:	f000 f97d 	bl	8003260 <__sinit>
 8002f66:	4b2e      	ldr	r3, [pc, #184]	; (8003020 <__swsetup_r+0xd0>)
 8002f68:	429c      	cmp	r4, r3
 8002f6a:	d10f      	bne.n	8002f8c <__swsetup_r+0x3c>
 8002f6c:	686c      	ldr	r4, [r5, #4]
 8002f6e:	89a3      	ldrh	r3, [r4, #12]
 8002f70:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002f74:	0719      	lsls	r1, r3, #28
 8002f76:	d42c      	bmi.n	8002fd2 <__swsetup_r+0x82>
 8002f78:	06dd      	lsls	r5, r3, #27
 8002f7a:	d411      	bmi.n	8002fa0 <__swsetup_r+0x50>
 8002f7c:	2309      	movs	r3, #9
 8002f7e:	6033      	str	r3, [r6, #0]
 8002f80:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002f84:	f04f 30ff 	mov.w	r0, #4294967295
 8002f88:	81a3      	strh	r3, [r4, #12]
 8002f8a:	e03e      	b.n	800300a <__swsetup_r+0xba>
 8002f8c:	4b25      	ldr	r3, [pc, #148]	; (8003024 <__swsetup_r+0xd4>)
 8002f8e:	429c      	cmp	r4, r3
 8002f90:	d101      	bne.n	8002f96 <__swsetup_r+0x46>
 8002f92:	68ac      	ldr	r4, [r5, #8]
 8002f94:	e7eb      	b.n	8002f6e <__swsetup_r+0x1e>
 8002f96:	4b24      	ldr	r3, [pc, #144]	; (8003028 <__swsetup_r+0xd8>)
 8002f98:	429c      	cmp	r4, r3
 8002f9a:	bf08      	it	eq
 8002f9c:	68ec      	ldreq	r4, [r5, #12]
 8002f9e:	e7e6      	b.n	8002f6e <__swsetup_r+0x1e>
 8002fa0:	0758      	lsls	r0, r3, #29
 8002fa2:	d512      	bpl.n	8002fca <__swsetup_r+0x7a>
 8002fa4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002fa6:	b141      	cbz	r1, 8002fba <__swsetup_r+0x6a>
 8002fa8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002fac:	4299      	cmp	r1, r3
 8002fae:	d002      	beq.n	8002fb6 <__swsetup_r+0x66>
 8002fb0:	4630      	mov	r0, r6
 8002fb2:	f000 fa59 	bl	8003468 <_free_r>
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	6363      	str	r3, [r4, #52]	; 0x34
 8002fba:	89a3      	ldrh	r3, [r4, #12]
 8002fbc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002fc0:	81a3      	strh	r3, [r4, #12]
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	6063      	str	r3, [r4, #4]
 8002fc6:	6923      	ldr	r3, [r4, #16]
 8002fc8:	6023      	str	r3, [r4, #0]
 8002fca:	89a3      	ldrh	r3, [r4, #12]
 8002fcc:	f043 0308 	orr.w	r3, r3, #8
 8002fd0:	81a3      	strh	r3, [r4, #12]
 8002fd2:	6923      	ldr	r3, [r4, #16]
 8002fd4:	b94b      	cbnz	r3, 8002fea <__swsetup_r+0x9a>
 8002fd6:	89a3      	ldrh	r3, [r4, #12]
 8002fd8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002fdc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002fe0:	d003      	beq.n	8002fea <__swsetup_r+0x9a>
 8002fe2:	4621      	mov	r1, r4
 8002fe4:	4630      	mov	r0, r6
 8002fe6:	f000 f9ff 	bl	80033e8 <__smakebuf_r>
 8002fea:	89a0      	ldrh	r0, [r4, #12]
 8002fec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002ff0:	f010 0301 	ands.w	r3, r0, #1
 8002ff4:	d00a      	beq.n	800300c <__swsetup_r+0xbc>
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	60a3      	str	r3, [r4, #8]
 8002ffa:	6963      	ldr	r3, [r4, #20]
 8002ffc:	425b      	negs	r3, r3
 8002ffe:	61a3      	str	r3, [r4, #24]
 8003000:	6923      	ldr	r3, [r4, #16]
 8003002:	b943      	cbnz	r3, 8003016 <__swsetup_r+0xc6>
 8003004:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003008:	d1ba      	bne.n	8002f80 <__swsetup_r+0x30>
 800300a:	bd70      	pop	{r4, r5, r6, pc}
 800300c:	0781      	lsls	r1, r0, #30
 800300e:	bf58      	it	pl
 8003010:	6963      	ldrpl	r3, [r4, #20]
 8003012:	60a3      	str	r3, [r4, #8]
 8003014:	e7f4      	b.n	8003000 <__swsetup_r+0xb0>
 8003016:	2000      	movs	r0, #0
 8003018:	e7f7      	b.n	800300a <__swsetup_r+0xba>
 800301a:	bf00      	nop
 800301c:	20000050 	.word	0x20000050
 8003020:	0800392c 	.word	0x0800392c
 8003024:	0800394c 	.word	0x0800394c
 8003028:	0800390c 	.word	0x0800390c

0800302c <__sflush_r>:
 800302c:	898a      	ldrh	r2, [r1, #12]
 800302e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003032:	4605      	mov	r5, r0
 8003034:	0710      	lsls	r0, r2, #28
 8003036:	460c      	mov	r4, r1
 8003038:	d458      	bmi.n	80030ec <__sflush_r+0xc0>
 800303a:	684b      	ldr	r3, [r1, #4]
 800303c:	2b00      	cmp	r3, #0
 800303e:	dc05      	bgt.n	800304c <__sflush_r+0x20>
 8003040:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003042:	2b00      	cmp	r3, #0
 8003044:	dc02      	bgt.n	800304c <__sflush_r+0x20>
 8003046:	2000      	movs	r0, #0
 8003048:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800304c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800304e:	2e00      	cmp	r6, #0
 8003050:	d0f9      	beq.n	8003046 <__sflush_r+0x1a>
 8003052:	2300      	movs	r3, #0
 8003054:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003058:	682f      	ldr	r7, [r5, #0]
 800305a:	602b      	str	r3, [r5, #0]
 800305c:	d032      	beq.n	80030c4 <__sflush_r+0x98>
 800305e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003060:	89a3      	ldrh	r3, [r4, #12]
 8003062:	075a      	lsls	r2, r3, #29
 8003064:	d505      	bpl.n	8003072 <__sflush_r+0x46>
 8003066:	6863      	ldr	r3, [r4, #4]
 8003068:	1ac0      	subs	r0, r0, r3
 800306a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800306c:	b10b      	cbz	r3, 8003072 <__sflush_r+0x46>
 800306e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003070:	1ac0      	subs	r0, r0, r3
 8003072:	2300      	movs	r3, #0
 8003074:	4602      	mov	r2, r0
 8003076:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003078:	4628      	mov	r0, r5
 800307a:	6a21      	ldr	r1, [r4, #32]
 800307c:	47b0      	blx	r6
 800307e:	1c43      	adds	r3, r0, #1
 8003080:	89a3      	ldrh	r3, [r4, #12]
 8003082:	d106      	bne.n	8003092 <__sflush_r+0x66>
 8003084:	6829      	ldr	r1, [r5, #0]
 8003086:	291d      	cmp	r1, #29
 8003088:	d82c      	bhi.n	80030e4 <__sflush_r+0xb8>
 800308a:	4a2a      	ldr	r2, [pc, #168]	; (8003134 <__sflush_r+0x108>)
 800308c:	40ca      	lsrs	r2, r1
 800308e:	07d6      	lsls	r6, r2, #31
 8003090:	d528      	bpl.n	80030e4 <__sflush_r+0xb8>
 8003092:	2200      	movs	r2, #0
 8003094:	6062      	str	r2, [r4, #4]
 8003096:	6922      	ldr	r2, [r4, #16]
 8003098:	04d9      	lsls	r1, r3, #19
 800309a:	6022      	str	r2, [r4, #0]
 800309c:	d504      	bpl.n	80030a8 <__sflush_r+0x7c>
 800309e:	1c42      	adds	r2, r0, #1
 80030a0:	d101      	bne.n	80030a6 <__sflush_r+0x7a>
 80030a2:	682b      	ldr	r3, [r5, #0]
 80030a4:	b903      	cbnz	r3, 80030a8 <__sflush_r+0x7c>
 80030a6:	6560      	str	r0, [r4, #84]	; 0x54
 80030a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80030aa:	602f      	str	r7, [r5, #0]
 80030ac:	2900      	cmp	r1, #0
 80030ae:	d0ca      	beq.n	8003046 <__sflush_r+0x1a>
 80030b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80030b4:	4299      	cmp	r1, r3
 80030b6:	d002      	beq.n	80030be <__sflush_r+0x92>
 80030b8:	4628      	mov	r0, r5
 80030ba:	f000 f9d5 	bl	8003468 <_free_r>
 80030be:	2000      	movs	r0, #0
 80030c0:	6360      	str	r0, [r4, #52]	; 0x34
 80030c2:	e7c1      	b.n	8003048 <__sflush_r+0x1c>
 80030c4:	6a21      	ldr	r1, [r4, #32]
 80030c6:	2301      	movs	r3, #1
 80030c8:	4628      	mov	r0, r5
 80030ca:	47b0      	blx	r6
 80030cc:	1c41      	adds	r1, r0, #1
 80030ce:	d1c7      	bne.n	8003060 <__sflush_r+0x34>
 80030d0:	682b      	ldr	r3, [r5, #0]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d0c4      	beq.n	8003060 <__sflush_r+0x34>
 80030d6:	2b1d      	cmp	r3, #29
 80030d8:	d001      	beq.n	80030de <__sflush_r+0xb2>
 80030da:	2b16      	cmp	r3, #22
 80030dc:	d101      	bne.n	80030e2 <__sflush_r+0xb6>
 80030de:	602f      	str	r7, [r5, #0]
 80030e0:	e7b1      	b.n	8003046 <__sflush_r+0x1a>
 80030e2:	89a3      	ldrh	r3, [r4, #12]
 80030e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80030e8:	81a3      	strh	r3, [r4, #12]
 80030ea:	e7ad      	b.n	8003048 <__sflush_r+0x1c>
 80030ec:	690f      	ldr	r7, [r1, #16]
 80030ee:	2f00      	cmp	r7, #0
 80030f0:	d0a9      	beq.n	8003046 <__sflush_r+0x1a>
 80030f2:	0793      	lsls	r3, r2, #30
 80030f4:	bf18      	it	ne
 80030f6:	2300      	movne	r3, #0
 80030f8:	680e      	ldr	r6, [r1, #0]
 80030fa:	bf08      	it	eq
 80030fc:	694b      	ldreq	r3, [r1, #20]
 80030fe:	eba6 0807 	sub.w	r8, r6, r7
 8003102:	600f      	str	r7, [r1, #0]
 8003104:	608b      	str	r3, [r1, #8]
 8003106:	f1b8 0f00 	cmp.w	r8, #0
 800310a:	dd9c      	ble.n	8003046 <__sflush_r+0x1a>
 800310c:	4643      	mov	r3, r8
 800310e:	463a      	mov	r2, r7
 8003110:	4628      	mov	r0, r5
 8003112:	6a21      	ldr	r1, [r4, #32]
 8003114:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003116:	47b0      	blx	r6
 8003118:	2800      	cmp	r0, #0
 800311a:	dc06      	bgt.n	800312a <__sflush_r+0xfe>
 800311c:	89a3      	ldrh	r3, [r4, #12]
 800311e:	f04f 30ff 	mov.w	r0, #4294967295
 8003122:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003126:	81a3      	strh	r3, [r4, #12]
 8003128:	e78e      	b.n	8003048 <__sflush_r+0x1c>
 800312a:	4407      	add	r7, r0
 800312c:	eba8 0800 	sub.w	r8, r8, r0
 8003130:	e7e9      	b.n	8003106 <__sflush_r+0xda>
 8003132:	bf00      	nop
 8003134:	20400001 	.word	0x20400001

08003138 <_fflush_r>:
 8003138:	b538      	push	{r3, r4, r5, lr}
 800313a:	690b      	ldr	r3, [r1, #16]
 800313c:	4605      	mov	r5, r0
 800313e:	460c      	mov	r4, r1
 8003140:	b913      	cbnz	r3, 8003148 <_fflush_r+0x10>
 8003142:	2500      	movs	r5, #0
 8003144:	4628      	mov	r0, r5
 8003146:	bd38      	pop	{r3, r4, r5, pc}
 8003148:	b118      	cbz	r0, 8003152 <_fflush_r+0x1a>
 800314a:	6983      	ldr	r3, [r0, #24]
 800314c:	b90b      	cbnz	r3, 8003152 <_fflush_r+0x1a>
 800314e:	f000 f887 	bl	8003260 <__sinit>
 8003152:	4b14      	ldr	r3, [pc, #80]	; (80031a4 <_fflush_r+0x6c>)
 8003154:	429c      	cmp	r4, r3
 8003156:	d11b      	bne.n	8003190 <_fflush_r+0x58>
 8003158:	686c      	ldr	r4, [r5, #4]
 800315a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d0ef      	beq.n	8003142 <_fflush_r+0xa>
 8003162:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003164:	07d0      	lsls	r0, r2, #31
 8003166:	d404      	bmi.n	8003172 <_fflush_r+0x3a>
 8003168:	0599      	lsls	r1, r3, #22
 800316a:	d402      	bmi.n	8003172 <_fflush_r+0x3a>
 800316c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800316e:	f000 f915 	bl	800339c <__retarget_lock_acquire_recursive>
 8003172:	4628      	mov	r0, r5
 8003174:	4621      	mov	r1, r4
 8003176:	f7ff ff59 	bl	800302c <__sflush_r>
 800317a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800317c:	4605      	mov	r5, r0
 800317e:	07da      	lsls	r2, r3, #31
 8003180:	d4e0      	bmi.n	8003144 <_fflush_r+0xc>
 8003182:	89a3      	ldrh	r3, [r4, #12]
 8003184:	059b      	lsls	r3, r3, #22
 8003186:	d4dd      	bmi.n	8003144 <_fflush_r+0xc>
 8003188:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800318a:	f000 f908 	bl	800339e <__retarget_lock_release_recursive>
 800318e:	e7d9      	b.n	8003144 <_fflush_r+0xc>
 8003190:	4b05      	ldr	r3, [pc, #20]	; (80031a8 <_fflush_r+0x70>)
 8003192:	429c      	cmp	r4, r3
 8003194:	d101      	bne.n	800319a <_fflush_r+0x62>
 8003196:	68ac      	ldr	r4, [r5, #8]
 8003198:	e7df      	b.n	800315a <_fflush_r+0x22>
 800319a:	4b04      	ldr	r3, [pc, #16]	; (80031ac <_fflush_r+0x74>)
 800319c:	429c      	cmp	r4, r3
 800319e:	bf08      	it	eq
 80031a0:	68ec      	ldreq	r4, [r5, #12]
 80031a2:	e7da      	b.n	800315a <_fflush_r+0x22>
 80031a4:	0800392c 	.word	0x0800392c
 80031a8:	0800394c 	.word	0x0800394c
 80031ac:	0800390c 	.word	0x0800390c

080031b0 <std>:
 80031b0:	2300      	movs	r3, #0
 80031b2:	b510      	push	{r4, lr}
 80031b4:	4604      	mov	r4, r0
 80031b6:	e9c0 3300 	strd	r3, r3, [r0]
 80031ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80031be:	6083      	str	r3, [r0, #8]
 80031c0:	8181      	strh	r1, [r0, #12]
 80031c2:	6643      	str	r3, [r0, #100]	; 0x64
 80031c4:	81c2      	strh	r2, [r0, #14]
 80031c6:	6183      	str	r3, [r0, #24]
 80031c8:	4619      	mov	r1, r3
 80031ca:	2208      	movs	r2, #8
 80031cc:	305c      	adds	r0, #92	; 0x5c
 80031ce:	f7ff fdef 	bl	8002db0 <memset>
 80031d2:	4b05      	ldr	r3, [pc, #20]	; (80031e8 <std+0x38>)
 80031d4:	6224      	str	r4, [r4, #32]
 80031d6:	6263      	str	r3, [r4, #36]	; 0x24
 80031d8:	4b04      	ldr	r3, [pc, #16]	; (80031ec <std+0x3c>)
 80031da:	62a3      	str	r3, [r4, #40]	; 0x28
 80031dc:	4b04      	ldr	r3, [pc, #16]	; (80031f0 <std+0x40>)
 80031de:	62e3      	str	r3, [r4, #44]	; 0x2c
 80031e0:	4b04      	ldr	r3, [pc, #16]	; (80031f4 <std+0x44>)
 80031e2:	6323      	str	r3, [r4, #48]	; 0x30
 80031e4:	bd10      	pop	{r4, pc}
 80031e6:	bf00      	nop
 80031e8:	080035d5 	.word	0x080035d5
 80031ec:	080035f7 	.word	0x080035f7
 80031f0:	0800362f 	.word	0x0800362f
 80031f4:	08003653 	.word	0x08003653

080031f8 <_cleanup_r>:
 80031f8:	4901      	ldr	r1, [pc, #4]	; (8003200 <_cleanup_r+0x8>)
 80031fa:	f000 b8af 	b.w	800335c <_fwalk_reent>
 80031fe:	bf00      	nop
 8003200:	08003139 	.word	0x08003139

08003204 <__sfmoreglue>:
 8003204:	b570      	push	{r4, r5, r6, lr}
 8003206:	2568      	movs	r5, #104	; 0x68
 8003208:	1e4a      	subs	r2, r1, #1
 800320a:	4355      	muls	r5, r2
 800320c:	460e      	mov	r6, r1
 800320e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003212:	f000 f975 	bl	8003500 <_malloc_r>
 8003216:	4604      	mov	r4, r0
 8003218:	b140      	cbz	r0, 800322c <__sfmoreglue+0x28>
 800321a:	2100      	movs	r1, #0
 800321c:	e9c0 1600 	strd	r1, r6, [r0]
 8003220:	300c      	adds	r0, #12
 8003222:	60a0      	str	r0, [r4, #8]
 8003224:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003228:	f7ff fdc2 	bl	8002db0 <memset>
 800322c:	4620      	mov	r0, r4
 800322e:	bd70      	pop	{r4, r5, r6, pc}

08003230 <__sfp_lock_acquire>:
 8003230:	4801      	ldr	r0, [pc, #4]	; (8003238 <__sfp_lock_acquire+0x8>)
 8003232:	f000 b8b3 	b.w	800339c <__retarget_lock_acquire_recursive>
 8003236:	bf00      	nop
 8003238:	200001c8 	.word	0x200001c8

0800323c <__sfp_lock_release>:
 800323c:	4801      	ldr	r0, [pc, #4]	; (8003244 <__sfp_lock_release+0x8>)
 800323e:	f000 b8ae 	b.w	800339e <__retarget_lock_release_recursive>
 8003242:	bf00      	nop
 8003244:	200001c8 	.word	0x200001c8

08003248 <__sinit_lock_acquire>:
 8003248:	4801      	ldr	r0, [pc, #4]	; (8003250 <__sinit_lock_acquire+0x8>)
 800324a:	f000 b8a7 	b.w	800339c <__retarget_lock_acquire_recursive>
 800324e:	bf00      	nop
 8003250:	200001c3 	.word	0x200001c3

08003254 <__sinit_lock_release>:
 8003254:	4801      	ldr	r0, [pc, #4]	; (800325c <__sinit_lock_release+0x8>)
 8003256:	f000 b8a2 	b.w	800339e <__retarget_lock_release_recursive>
 800325a:	bf00      	nop
 800325c:	200001c3 	.word	0x200001c3

08003260 <__sinit>:
 8003260:	b510      	push	{r4, lr}
 8003262:	4604      	mov	r4, r0
 8003264:	f7ff fff0 	bl	8003248 <__sinit_lock_acquire>
 8003268:	69a3      	ldr	r3, [r4, #24]
 800326a:	b11b      	cbz	r3, 8003274 <__sinit+0x14>
 800326c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003270:	f7ff bff0 	b.w	8003254 <__sinit_lock_release>
 8003274:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003278:	6523      	str	r3, [r4, #80]	; 0x50
 800327a:	4b13      	ldr	r3, [pc, #76]	; (80032c8 <__sinit+0x68>)
 800327c:	4a13      	ldr	r2, [pc, #76]	; (80032cc <__sinit+0x6c>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	62a2      	str	r2, [r4, #40]	; 0x28
 8003282:	42a3      	cmp	r3, r4
 8003284:	bf08      	it	eq
 8003286:	2301      	moveq	r3, #1
 8003288:	4620      	mov	r0, r4
 800328a:	bf08      	it	eq
 800328c:	61a3      	streq	r3, [r4, #24]
 800328e:	f000 f81f 	bl	80032d0 <__sfp>
 8003292:	6060      	str	r0, [r4, #4]
 8003294:	4620      	mov	r0, r4
 8003296:	f000 f81b 	bl	80032d0 <__sfp>
 800329a:	60a0      	str	r0, [r4, #8]
 800329c:	4620      	mov	r0, r4
 800329e:	f000 f817 	bl	80032d0 <__sfp>
 80032a2:	2200      	movs	r2, #0
 80032a4:	2104      	movs	r1, #4
 80032a6:	60e0      	str	r0, [r4, #12]
 80032a8:	6860      	ldr	r0, [r4, #4]
 80032aa:	f7ff ff81 	bl	80031b0 <std>
 80032ae:	2201      	movs	r2, #1
 80032b0:	2109      	movs	r1, #9
 80032b2:	68a0      	ldr	r0, [r4, #8]
 80032b4:	f7ff ff7c 	bl	80031b0 <std>
 80032b8:	2202      	movs	r2, #2
 80032ba:	2112      	movs	r1, #18
 80032bc:	68e0      	ldr	r0, [r4, #12]
 80032be:	f7ff ff77 	bl	80031b0 <std>
 80032c2:	2301      	movs	r3, #1
 80032c4:	61a3      	str	r3, [r4, #24]
 80032c6:	e7d1      	b.n	800326c <__sinit+0xc>
 80032c8:	08003908 	.word	0x08003908
 80032cc:	080031f9 	.word	0x080031f9

080032d0 <__sfp>:
 80032d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032d2:	4607      	mov	r7, r0
 80032d4:	f7ff ffac 	bl	8003230 <__sfp_lock_acquire>
 80032d8:	4b1e      	ldr	r3, [pc, #120]	; (8003354 <__sfp+0x84>)
 80032da:	681e      	ldr	r6, [r3, #0]
 80032dc:	69b3      	ldr	r3, [r6, #24]
 80032de:	b913      	cbnz	r3, 80032e6 <__sfp+0x16>
 80032e0:	4630      	mov	r0, r6
 80032e2:	f7ff ffbd 	bl	8003260 <__sinit>
 80032e6:	3648      	adds	r6, #72	; 0x48
 80032e8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80032ec:	3b01      	subs	r3, #1
 80032ee:	d503      	bpl.n	80032f8 <__sfp+0x28>
 80032f0:	6833      	ldr	r3, [r6, #0]
 80032f2:	b30b      	cbz	r3, 8003338 <__sfp+0x68>
 80032f4:	6836      	ldr	r6, [r6, #0]
 80032f6:	e7f7      	b.n	80032e8 <__sfp+0x18>
 80032f8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80032fc:	b9d5      	cbnz	r5, 8003334 <__sfp+0x64>
 80032fe:	4b16      	ldr	r3, [pc, #88]	; (8003358 <__sfp+0x88>)
 8003300:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003304:	60e3      	str	r3, [r4, #12]
 8003306:	6665      	str	r5, [r4, #100]	; 0x64
 8003308:	f000 f847 	bl	800339a <__retarget_lock_init_recursive>
 800330c:	f7ff ff96 	bl	800323c <__sfp_lock_release>
 8003310:	2208      	movs	r2, #8
 8003312:	4629      	mov	r1, r5
 8003314:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003318:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800331c:	6025      	str	r5, [r4, #0]
 800331e:	61a5      	str	r5, [r4, #24]
 8003320:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003324:	f7ff fd44 	bl	8002db0 <memset>
 8003328:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800332c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003330:	4620      	mov	r0, r4
 8003332:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003334:	3468      	adds	r4, #104	; 0x68
 8003336:	e7d9      	b.n	80032ec <__sfp+0x1c>
 8003338:	2104      	movs	r1, #4
 800333a:	4638      	mov	r0, r7
 800333c:	f7ff ff62 	bl	8003204 <__sfmoreglue>
 8003340:	4604      	mov	r4, r0
 8003342:	6030      	str	r0, [r6, #0]
 8003344:	2800      	cmp	r0, #0
 8003346:	d1d5      	bne.n	80032f4 <__sfp+0x24>
 8003348:	f7ff ff78 	bl	800323c <__sfp_lock_release>
 800334c:	230c      	movs	r3, #12
 800334e:	603b      	str	r3, [r7, #0]
 8003350:	e7ee      	b.n	8003330 <__sfp+0x60>
 8003352:	bf00      	nop
 8003354:	08003908 	.word	0x08003908
 8003358:	ffff0001 	.word	0xffff0001

0800335c <_fwalk_reent>:
 800335c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003360:	4606      	mov	r6, r0
 8003362:	4688      	mov	r8, r1
 8003364:	2700      	movs	r7, #0
 8003366:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800336a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800336e:	f1b9 0901 	subs.w	r9, r9, #1
 8003372:	d505      	bpl.n	8003380 <_fwalk_reent+0x24>
 8003374:	6824      	ldr	r4, [r4, #0]
 8003376:	2c00      	cmp	r4, #0
 8003378:	d1f7      	bne.n	800336a <_fwalk_reent+0xe>
 800337a:	4638      	mov	r0, r7
 800337c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003380:	89ab      	ldrh	r3, [r5, #12]
 8003382:	2b01      	cmp	r3, #1
 8003384:	d907      	bls.n	8003396 <_fwalk_reent+0x3a>
 8003386:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800338a:	3301      	adds	r3, #1
 800338c:	d003      	beq.n	8003396 <_fwalk_reent+0x3a>
 800338e:	4629      	mov	r1, r5
 8003390:	4630      	mov	r0, r6
 8003392:	47c0      	blx	r8
 8003394:	4307      	orrs	r7, r0
 8003396:	3568      	adds	r5, #104	; 0x68
 8003398:	e7e9      	b.n	800336e <_fwalk_reent+0x12>

0800339a <__retarget_lock_init_recursive>:
 800339a:	4770      	bx	lr

0800339c <__retarget_lock_acquire_recursive>:
 800339c:	4770      	bx	lr

0800339e <__retarget_lock_release_recursive>:
 800339e:	4770      	bx	lr

080033a0 <__swhatbuf_r>:
 80033a0:	b570      	push	{r4, r5, r6, lr}
 80033a2:	460e      	mov	r6, r1
 80033a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033a8:	4614      	mov	r4, r2
 80033aa:	2900      	cmp	r1, #0
 80033ac:	461d      	mov	r5, r3
 80033ae:	b096      	sub	sp, #88	; 0x58
 80033b0:	da07      	bge.n	80033c2 <__swhatbuf_r+0x22>
 80033b2:	2300      	movs	r3, #0
 80033b4:	602b      	str	r3, [r5, #0]
 80033b6:	89b3      	ldrh	r3, [r6, #12]
 80033b8:	061a      	lsls	r2, r3, #24
 80033ba:	d410      	bmi.n	80033de <__swhatbuf_r+0x3e>
 80033bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033c0:	e00e      	b.n	80033e0 <__swhatbuf_r+0x40>
 80033c2:	466a      	mov	r2, sp
 80033c4:	f000 f96c 	bl	80036a0 <_fstat_r>
 80033c8:	2800      	cmp	r0, #0
 80033ca:	dbf2      	blt.n	80033b2 <__swhatbuf_r+0x12>
 80033cc:	9a01      	ldr	r2, [sp, #4]
 80033ce:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80033d2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80033d6:	425a      	negs	r2, r3
 80033d8:	415a      	adcs	r2, r3
 80033da:	602a      	str	r2, [r5, #0]
 80033dc:	e7ee      	b.n	80033bc <__swhatbuf_r+0x1c>
 80033de:	2340      	movs	r3, #64	; 0x40
 80033e0:	2000      	movs	r0, #0
 80033e2:	6023      	str	r3, [r4, #0]
 80033e4:	b016      	add	sp, #88	; 0x58
 80033e6:	bd70      	pop	{r4, r5, r6, pc}

080033e8 <__smakebuf_r>:
 80033e8:	898b      	ldrh	r3, [r1, #12]
 80033ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80033ec:	079d      	lsls	r5, r3, #30
 80033ee:	4606      	mov	r6, r0
 80033f0:	460c      	mov	r4, r1
 80033f2:	d507      	bpl.n	8003404 <__smakebuf_r+0x1c>
 80033f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80033f8:	6023      	str	r3, [r4, #0]
 80033fa:	6123      	str	r3, [r4, #16]
 80033fc:	2301      	movs	r3, #1
 80033fe:	6163      	str	r3, [r4, #20]
 8003400:	b002      	add	sp, #8
 8003402:	bd70      	pop	{r4, r5, r6, pc}
 8003404:	466a      	mov	r2, sp
 8003406:	ab01      	add	r3, sp, #4
 8003408:	f7ff ffca 	bl	80033a0 <__swhatbuf_r>
 800340c:	9900      	ldr	r1, [sp, #0]
 800340e:	4605      	mov	r5, r0
 8003410:	4630      	mov	r0, r6
 8003412:	f000 f875 	bl	8003500 <_malloc_r>
 8003416:	b948      	cbnz	r0, 800342c <__smakebuf_r+0x44>
 8003418:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800341c:	059a      	lsls	r2, r3, #22
 800341e:	d4ef      	bmi.n	8003400 <__smakebuf_r+0x18>
 8003420:	f023 0303 	bic.w	r3, r3, #3
 8003424:	f043 0302 	orr.w	r3, r3, #2
 8003428:	81a3      	strh	r3, [r4, #12]
 800342a:	e7e3      	b.n	80033f4 <__smakebuf_r+0xc>
 800342c:	4b0d      	ldr	r3, [pc, #52]	; (8003464 <__smakebuf_r+0x7c>)
 800342e:	62b3      	str	r3, [r6, #40]	; 0x28
 8003430:	89a3      	ldrh	r3, [r4, #12]
 8003432:	6020      	str	r0, [r4, #0]
 8003434:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003438:	81a3      	strh	r3, [r4, #12]
 800343a:	9b00      	ldr	r3, [sp, #0]
 800343c:	6120      	str	r0, [r4, #16]
 800343e:	6163      	str	r3, [r4, #20]
 8003440:	9b01      	ldr	r3, [sp, #4]
 8003442:	b15b      	cbz	r3, 800345c <__smakebuf_r+0x74>
 8003444:	4630      	mov	r0, r6
 8003446:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800344a:	f000 f93b 	bl	80036c4 <_isatty_r>
 800344e:	b128      	cbz	r0, 800345c <__smakebuf_r+0x74>
 8003450:	89a3      	ldrh	r3, [r4, #12]
 8003452:	f023 0303 	bic.w	r3, r3, #3
 8003456:	f043 0301 	orr.w	r3, r3, #1
 800345a:	81a3      	strh	r3, [r4, #12]
 800345c:	89a0      	ldrh	r0, [r4, #12]
 800345e:	4305      	orrs	r5, r0
 8003460:	81a5      	strh	r5, [r4, #12]
 8003462:	e7cd      	b.n	8003400 <__smakebuf_r+0x18>
 8003464:	080031f9 	.word	0x080031f9

08003468 <_free_r>:
 8003468:	b538      	push	{r3, r4, r5, lr}
 800346a:	4605      	mov	r5, r0
 800346c:	2900      	cmp	r1, #0
 800346e:	d043      	beq.n	80034f8 <_free_r+0x90>
 8003470:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003474:	1f0c      	subs	r4, r1, #4
 8003476:	2b00      	cmp	r3, #0
 8003478:	bfb8      	it	lt
 800347a:	18e4      	addlt	r4, r4, r3
 800347c:	f000 f944 	bl	8003708 <__malloc_lock>
 8003480:	4a1e      	ldr	r2, [pc, #120]	; (80034fc <_free_r+0x94>)
 8003482:	6813      	ldr	r3, [r2, #0]
 8003484:	4610      	mov	r0, r2
 8003486:	b933      	cbnz	r3, 8003496 <_free_r+0x2e>
 8003488:	6063      	str	r3, [r4, #4]
 800348a:	6014      	str	r4, [r2, #0]
 800348c:	4628      	mov	r0, r5
 800348e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003492:	f000 b93f 	b.w	8003714 <__malloc_unlock>
 8003496:	42a3      	cmp	r3, r4
 8003498:	d90a      	bls.n	80034b0 <_free_r+0x48>
 800349a:	6821      	ldr	r1, [r4, #0]
 800349c:	1862      	adds	r2, r4, r1
 800349e:	4293      	cmp	r3, r2
 80034a0:	bf01      	itttt	eq
 80034a2:	681a      	ldreq	r2, [r3, #0]
 80034a4:	685b      	ldreq	r3, [r3, #4]
 80034a6:	1852      	addeq	r2, r2, r1
 80034a8:	6022      	streq	r2, [r4, #0]
 80034aa:	6063      	str	r3, [r4, #4]
 80034ac:	6004      	str	r4, [r0, #0]
 80034ae:	e7ed      	b.n	800348c <_free_r+0x24>
 80034b0:	461a      	mov	r2, r3
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	b10b      	cbz	r3, 80034ba <_free_r+0x52>
 80034b6:	42a3      	cmp	r3, r4
 80034b8:	d9fa      	bls.n	80034b0 <_free_r+0x48>
 80034ba:	6811      	ldr	r1, [r2, #0]
 80034bc:	1850      	adds	r0, r2, r1
 80034be:	42a0      	cmp	r0, r4
 80034c0:	d10b      	bne.n	80034da <_free_r+0x72>
 80034c2:	6820      	ldr	r0, [r4, #0]
 80034c4:	4401      	add	r1, r0
 80034c6:	1850      	adds	r0, r2, r1
 80034c8:	4283      	cmp	r3, r0
 80034ca:	6011      	str	r1, [r2, #0]
 80034cc:	d1de      	bne.n	800348c <_free_r+0x24>
 80034ce:	6818      	ldr	r0, [r3, #0]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	4401      	add	r1, r0
 80034d4:	6011      	str	r1, [r2, #0]
 80034d6:	6053      	str	r3, [r2, #4]
 80034d8:	e7d8      	b.n	800348c <_free_r+0x24>
 80034da:	d902      	bls.n	80034e2 <_free_r+0x7a>
 80034dc:	230c      	movs	r3, #12
 80034de:	602b      	str	r3, [r5, #0]
 80034e0:	e7d4      	b.n	800348c <_free_r+0x24>
 80034e2:	6820      	ldr	r0, [r4, #0]
 80034e4:	1821      	adds	r1, r4, r0
 80034e6:	428b      	cmp	r3, r1
 80034e8:	bf01      	itttt	eq
 80034ea:	6819      	ldreq	r1, [r3, #0]
 80034ec:	685b      	ldreq	r3, [r3, #4]
 80034ee:	1809      	addeq	r1, r1, r0
 80034f0:	6021      	streq	r1, [r4, #0]
 80034f2:	6063      	str	r3, [r4, #4]
 80034f4:	6054      	str	r4, [r2, #4]
 80034f6:	e7c9      	b.n	800348c <_free_r+0x24>
 80034f8:	bd38      	pop	{r3, r4, r5, pc}
 80034fa:	bf00      	nop
 80034fc:	20000128 	.word	0x20000128

08003500 <_malloc_r>:
 8003500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003502:	1ccd      	adds	r5, r1, #3
 8003504:	f025 0503 	bic.w	r5, r5, #3
 8003508:	3508      	adds	r5, #8
 800350a:	2d0c      	cmp	r5, #12
 800350c:	bf38      	it	cc
 800350e:	250c      	movcc	r5, #12
 8003510:	2d00      	cmp	r5, #0
 8003512:	4606      	mov	r6, r0
 8003514:	db01      	blt.n	800351a <_malloc_r+0x1a>
 8003516:	42a9      	cmp	r1, r5
 8003518:	d903      	bls.n	8003522 <_malloc_r+0x22>
 800351a:	230c      	movs	r3, #12
 800351c:	6033      	str	r3, [r6, #0]
 800351e:	2000      	movs	r0, #0
 8003520:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003522:	f000 f8f1 	bl	8003708 <__malloc_lock>
 8003526:	4921      	ldr	r1, [pc, #132]	; (80035ac <_malloc_r+0xac>)
 8003528:	680a      	ldr	r2, [r1, #0]
 800352a:	4614      	mov	r4, r2
 800352c:	b99c      	cbnz	r4, 8003556 <_malloc_r+0x56>
 800352e:	4f20      	ldr	r7, [pc, #128]	; (80035b0 <_malloc_r+0xb0>)
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	b923      	cbnz	r3, 800353e <_malloc_r+0x3e>
 8003534:	4621      	mov	r1, r4
 8003536:	4630      	mov	r0, r6
 8003538:	f000 f83c 	bl	80035b4 <_sbrk_r>
 800353c:	6038      	str	r0, [r7, #0]
 800353e:	4629      	mov	r1, r5
 8003540:	4630      	mov	r0, r6
 8003542:	f000 f837 	bl	80035b4 <_sbrk_r>
 8003546:	1c43      	adds	r3, r0, #1
 8003548:	d123      	bne.n	8003592 <_malloc_r+0x92>
 800354a:	230c      	movs	r3, #12
 800354c:	4630      	mov	r0, r6
 800354e:	6033      	str	r3, [r6, #0]
 8003550:	f000 f8e0 	bl	8003714 <__malloc_unlock>
 8003554:	e7e3      	b.n	800351e <_malloc_r+0x1e>
 8003556:	6823      	ldr	r3, [r4, #0]
 8003558:	1b5b      	subs	r3, r3, r5
 800355a:	d417      	bmi.n	800358c <_malloc_r+0x8c>
 800355c:	2b0b      	cmp	r3, #11
 800355e:	d903      	bls.n	8003568 <_malloc_r+0x68>
 8003560:	6023      	str	r3, [r4, #0]
 8003562:	441c      	add	r4, r3
 8003564:	6025      	str	r5, [r4, #0]
 8003566:	e004      	b.n	8003572 <_malloc_r+0x72>
 8003568:	6863      	ldr	r3, [r4, #4]
 800356a:	42a2      	cmp	r2, r4
 800356c:	bf0c      	ite	eq
 800356e:	600b      	streq	r3, [r1, #0]
 8003570:	6053      	strne	r3, [r2, #4]
 8003572:	4630      	mov	r0, r6
 8003574:	f000 f8ce 	bl	8003714 <__malloc_unlock>
 8003578:	f104 000b 	add.w	r0, r4, #11
 800357c:	1d23      	adds	r3, r4, #4
 800357e:	f020 0007 	bic.w	r0, r0, #7
 8003582:	1ac2      	subs	r2, r0, r3
 8003584:	d0cc      	beq.n	8003520 <_malloc_r+0x20>
 8003586:	1a1b      	subs	r3, r3, r0
 8003588:	50a3      	str	r3, [r4, r2]
 800358a:	e7c9      	b.n	8003520 <_malloc_r+0x20>
 800358c:	4622      	mov	r2, r4
 800358e:	6864      	ldr	r4, [r4, #4]
 8003590:	e7cc      	b.n	800352c <_malloc_r+0x2c>
 8003592:	1cc4      	adds	r4, r0, #3
 8003594:	f024 0403 	bic.w	r4, r4, #3
 8003598:	42a0      	cmp	r0, r4
 800359a:	d0e3      	beq.n	8003564 <_malloc_r+0x64>
 800359c:	1a21      	subs	r1, r4, r0
 800359e:	4630      	mov	r0, r6
 80035a0:	f000 f808 	bl	80035b4 <_sbrk_r>
 80035a4:	3001      	adds	r0, #1
 80035a6:	d1dd      	bne.n	8003564 <_malloc_r+0x64>
 80035a8:	e7cf      	b.n	800354a <_malloc_r+0x4a>
 80035aa:	bf00      	nop
 80035ac:	20000128 	.word	0x20000128
 80035b0:	2000012c 	.word	0x2000012c

080035b4 <_sbrk_r>:
 80035b4:	b538      	push	{r3, r4, r5, lr}
 80035b6:	2300      	movs	r3, #0
 80035b8:	4d05      	ldr	r5, [pc, #20]	; (80035d0 <_sbrk_r+0x1c>)
 80035ba:	4604      	mov	r4, r0
 80035bc:	4608      	mov	r0, r1
 80035be:	602b      	str	r3, [r5, #0]
 80035c0:	f7fd fc26 	bl	8000e10 <_sbrk>
 80035c4:	1c43      	adds	r3, r0, #1
 80035c6:	d102      	bne.n	80035ce <_sbrk_r+0x1a>
 80035c8:	682b      	ldr	r3, [r5, #0]
 80035ca:	b103      	cbz	r3, 80035ce <_sbrk_r+0x1a>
 80035cc:	6023      	str	r3, [r4, #0]
 80035ce:	bd38      	pop	{r3, r4, r5, pc}
 80035d0:	200001cc 	.word	0x200001cc

080035d4 <__sread>:
 80035d4:	b510      	push	{r4, lr}
 80035d6:	460c      	mov	r4, r1
 80035d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035dc:	f000 f8a0 	bl	8003720 <_read_r>
 80035e0:	2800      	cmp	r0, #0
 80035e2:	bfab      	itete	ge
 80035e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80035e6:	89a3      	ldrhlt	r3, [r4, #12]
 80035e8:	181b      	addge	r3, r3, r0
 80035ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80035ee:	bfac      	ite	ge
 80035f0:	6563      	strge	r3, [r4, #84]	; 0x54
 80035f2:	81a3      	strhlt	r3, [r4, #12]
 80035f4:	bd10      	pop	{r4, pc}

080035f6 <__swrite>:
 80035f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035fa:	461f      	mov	r7, r3
 80035fc:	898b      	ldrh	r3, [r1, #12]
 80035fe:	4605      	mov	r5, r0
 8003600:	05db      	lsls	r3, r3, #23
 8003602:	460c      	mov	r4, r1
 8003604:	4616      	mov	r6, r2
 8003606:	d505      	bpl.n	8003614 <__swrite+0x1e>
 8003608:	2302      	movs	r3, #2
 800360a:	2200      	movs	r2, #0
 800360c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003610:	f000 f868 	bl	80036e4 <_lseek_r>
 8003614:	89a3      	ldrh	r3, [r4, #12]
 8003616:	4632      	mov	r2, r6
 8003618:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800361c:	81a3      	strh	r3, [r4, #12]
 800361e:	4628      	mov	r0, r5
 8003620:	463b      	mov	r3, r7
 8003622:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003626:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800362a:	f000 b817 	b.w	800365c <_write_r>

0800362e <__sseek>:
 800362e:	b510      	push	{r4, lr}
 8003630:	460c      	mov	r4, r1
 8003632:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003636:	f000 f855 	bl	80036e4 <_lseek_r>
 800363a:	1c43      	adds	r3, r0, #1
 800363c:	89a3      	ldrh	r3, [r4, #12]
 800363e:	bf15      	itete	ne
 8003640:	6560      	strne	r0, [r4, #84]	; 0x54
 8003642:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003646:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800364a:	81a3      	strheq	r3, [r4, #12]
 800364c:	bf18      	it	ne
 800364e:	81a3      	strhne	r3, [r4, #12]
 8003650:	bd10      	pop	{r4, pc}

08003652 <__sclose>:
 8003652:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003656:	f000 b813 	b.w	8003680 <_close_r>
	...

0800365c <_write_r>:
 800365c:	b538      	push	{r3, r4, r5, lr}
 800365e:	4604      	mov	r4, r0
 8003660:	4608      	mov	r0, r1
 8003662:	4611      	mov	r1, r2
 8003664:	2200      	movs	r2, #0
 8003666:	4d05      	ldr	r5, [pc, #20]	; (800367c <_write_r+0x20>)
 8003668:	602a      	str	r2, [r5, #0]
 800366a:	461a      	mov	r2, r3
 800366c:	f7fd f9e0 	bl	8000a30 <_write>
 8003670:	1c43      	adds	r3, r0, #1
 8003672:	d102      	bne.n	800367a <_write_r+0x1e>
 8003674:	682b      	ldr	r3, [r5, #0]
 8003676:	b103      	cbz	r3, 800367a <_write_r+0x1e>
 8003678:	6023      	str	r3, [r4, #0]
 800367a:	bd38      	pop	{r3, r4, r5, pc}
 800367c:	200001cc 	.word	0x200001cc

08003680 <_close_r>:
 8003680:	b538      	push	{r3, r4, r5, lr}
 8003682:	2300      	movs	r3, #0
 8003684:	4d05      	ldr	r5, [pc, #20]	; (800369c <_close_r+0x1c>)
 8003686:	4604      	mov	r4, r0
 8003688:	4608      	mov	r0, r1
 800368a:	602b      	str	r3, [r5, #0]
 800368c:	f7fd fb8f 	bl	8000dae <_close>
 8003690:	1c43      	adds	r3, r0, #1
 8003692:	d102      	bne.n	800369a <_close_r+0x1a>
 8003694:	682b      	ldr	r3, [r5, #0]
 8003696:	b103      	cbz	r3, 800369a <_close_r+0x1a>
 8003698:	6023      	str	r3, [r4, #0]
 800369a:	bd38      	pop	{r3, r4, r5, pc}
 800369c:	200001cc 	.word	0x200001cc

080036a0 <_fstat_r>:
 80036a0:	b538      	push	{r3, r4, r5, lr}
 80036a2:	2300      	movs	r3, #0
 80036a4:	4d06      	ldr	r5, [pc, #24]	; (80036c0 <_fstat_r+0x20>)
 80036a6:	4604      	mov	r4, r0
 80036a8:	4608      	mov	r0, r1
 80036aa:	4611      	mov	r1, r2
 80036ac:	602b      	str	r3, [r5, #0]
 80036ae:	f7fd fb89 	bl	8000dc4 <_fstat>
 80036b2:	1c43      	adds	r3, r0, #1
 80036b4:	d102      	bne.n	80036bc <_fstat_r+0x1c>
 80036b6:	682b      	ldr	r3, [r5, #0]
 80036b8:	b103      	cbz	r3, 80036bc <_fstat_r+0x1c>
 80036ba:	6023      	str	r3, [r4, #0]
 80036bc:	bd38      	pop	{r3, r4, r5, pc}
 80036be:	bf00      	nop
 80036c0:	200001cc 	.word	0x200001cc

080036c4 <_isatty_r>:
 80036c4:	b538      	push	{r3, r4, r5, lr}
 80036c6:	2300      	movs	r3, #0
 80036c8:	4d05      	ldr	r5, [pc, #20]	; (80036e0 <_isatty_r+0x1c>)
 80036ca:	4604      	mov	r4, r0
 80036cc:	4608      	mov	r0, r1
 80036ce:	602b      	str	r3, [r5, #0]
 80036d0:	f7fd fb87 	bl	8000de2 <_isatty>
 80036d4:	1c43      	adds	r3, r0, #1
 80036d6:	d102      	bne.n	80036de <_isatty_r+0x1a>
 80036d8:	682b      	ldr	r3, [r5, #0]
 80036da:	b103      	cbz	r3, 80036de <_isatty_r+0x1a>
 80036dc:	6023      	str	r3, [r4, #0]
 80036de:	bd38      	pop	{r3, r4, r5, pc}
 80036e0:	200001cc 	.word	0x200001cc

080036e4 <_lseek_r>:
 80036e4:	b538      	push	{r3, r4, r5, lr}
 80036e6:	4604      	mov	r4, r0
 80036e8:	4608      	mov	r0, r1
 80036ea:	4611      	mov	r1, r2
 80036ec:	2200      	movs	r2, #0
 80036ee:	4d05      	ldr	r5, [pc, #20]	; (8003704 <_lseek_r+0x20>)
 80036f0:	602a      	str	r2, [r5, #0]
 80036f2:	461a      	mov	r2, r3
 80036f4:	f7fd fb7f 	bl	8000df6 <_lseek>
 80036f8:	1c43      	adds	r3, r0, #1
 80036fa:	d102      	bne.n	8003702 <_lseek_r+0x1e>
 80036fc:	682b      	ldr	r3, [r5, #0]
 80036fe:	b103      	cbz	r3, 8003702 <_lseek_r+0x1e>
 8003700:	6023      	str	r3, [r4, #0]
 8003702:	bd38      	pop	{r3, r4, r5, pc}
 8003704:	200001cc 	.word	0x200001cc

08003708 <__malloc_lock>:
 8003708:	4801      	ldr	r0, [pc, #4]	; (8003710 <__malloc_lock+0x8>)
 800370a:	f7ff be47 	b.w	800339c <__retarget_lock_acquire_recursive>
 800370e:	bf00      	nop
 8003710:	200001c4 	.word	0x200001c4

08003714 <__malloc_unlock>:
 8003714:	4801      	ldr	r0, [pc, #4]	; (800371c <__malloc_unlock+0x8>)
 8003716:	f7ff be42 	b.w	800339e <__retarget_lock_release_recursive>
 800371a:	bf00      	nop
 800371c:	200001c4 	.word	0x200001c4

08003720 <_read_r>:
 8003720:	b538      	push	{r3, r4, r5, lr}
 8003722:	4604      	mov	r4, r0
 8003724:	4608      	mov	r0, r1
 8003726:	4611      	mov	r1, r2
 8003728:	2200      	movs	r2, #0
 800372a:	4d05      	ldr	r5, [pc, #20]	; (8003740 <_read_r+0x20>)
 800372c:	602a      	str	r2, [r5, #0]
 800372e:	461a      	mov	r2, r3
 8003730:	f7fd fb20 	bl	8000d74 <_read>
 8003734:	1c43      	adds	r3, r0, #1
 8003736:	d102      	bne.n	800373e <_read_r+0x1e>
 8003738:	682b      	ldr	r3, [r5, #0]
 800373a:	b103      	cbz	r3, 800373e <_read_r+0x1e>
 800373c:	6023      	str	r3, [r4, #0]
 800373e:	bd38      	pop	{r3, r4, r5, pc}
 8003740:	200001cc 	.word	0x200001cc

08003744 <_init>:
 8003744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003746:	bf00      	nop
 8003748:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800374a:	bc08      	pop	{r3}
 800374c:	469e      	mov	lr, r3
 800374e:	4770      	bx	lr

08003750 <_fini>:
 8003750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003752:	bf00      	nop
 8003754:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003756:	bc08      	pop	{r3}
 8003758:	469e      	mov	lr, r3
 800375a:	4770      	bx	lr
