/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Feb 12 15:15:54 2015
 *                 Full Compile MD5 Checksum  ca339b82db08da0250a17ca09932699d
 *                     (minus title and desc)
 *                 MD5 Checksum               502556bfbdc2f4341f93db8b4326b3ab
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_HDMI_TX_PHY_H__
#define BCHP_HDMI_TX_PHY_H__

/***************************************************************************
 *HDMI_TX_PHY - HDMI Tx Analog Phy
 ***************************************************************************/
#define BCHP_HDMI_TX_PHY_RESET_CTL               0x006c0e00 /* [RW] HDMI TX Analog Phy Reset Control */
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL           0x006c0e04 /* [RW] HDMI TX Analog Phy Powerdown Control */
#define BCHP_HDMI_TX_PHY_CTL_0                   0x006c0e08 /* [RW] HDMI TX Analog Phy Configuration and Control 0 */
#define BCHP_HDMI_TX_PHY_CTL_1                   0x006c0e0c /* [RW] HDMI TX Analog Phy Configuration and Control 1 */
#define BCHP_HDMI_TX_PHY_CTL_2                   0x006c0e10 /* [RW] HDMI TX Analog Phy Configuration and Control 2 */
#define BCHP_HDMI_TX_PHY_CTL_3                   0x006c0e14 /* [RW] HDMI TX Analog Phy Configuration and Control 3 */
#define BCHP_HDMI_TX_PHY_CTL_4                   0x006c0e18 /* [RW] HDMI TX Analog Phy Configuration and Control 4 */
#define BCHP_HDMI_TX_PHY_PLL_CTL_0               0x006c0e1c /* [RW] HDMI TX Analog Phy PLL Configuration and Control 0 */
#define BCHP_HDMI_TX_PHY_PLL_CTL_1               0x006c0e20 /* [RW] HDMI TX Analog Phy PLL Configuration and Control 1 */
#define BCHP_HDMI_TX_PHY_PLL_CLK_DISABLE         0x006c0e24 /* [RW] HDMI TX Analog Phy output clock enable */
#define BCHP_HDMI_TX_PHY_CLK_DIV                 0x006c0e28 /* [RW] HDMI TX Analog Phy output clock divider */
#define BCHP_HDMI_TX_PHY_SSC_CFG_0               0x006c0e2c /* [RW] HDMI TX Analog Phy Spread Spectrum configuration register 0 */
#define BCHP_HDMI_TX_PHY_SSC_CFG_1               0x006c0e30 /* [RW] HDMI TX Analog Phy Spread Spectrum configuration register 1 */
#define BCHP_HDMI_TX_PHY_PLL_CFG                 0x006c0e34 /* [RW] HDMI TX PLL Configuration Register */
#define BCHP_HDMI_TX_PHY_TMDS_CFG_0              0x006c0e38 /* [RW] HDMI TX Phy TMDS Configuration Register 0 */
#define BCHP_HDMI_TX_PHY_TMDS_CFG_1              0x006c0e3c /* [RW] HDMI TX Phy TMDS Configuration Register 1 */
#define BCHP_HDMI_TX_PHY_TMDS_CFG_2              0x006c0e40 /* [RW] HDMI TX Phy TMDS Configuration Register 2 */
#define BCHP_HDMI_TX_PHY_TMDS_CLK_WORD_SEL       0x006c0e44 /* [RW] HDMI TX TMDS CLK WORD select */
#define BCHP_HDMI_TX_PHY_STATUS                  0x006c0e48 /* [RO] HDMI TX Status register */
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP            0x006c0e4c /* [RW] HDMI TX Phy Channel Swap and Invert Control Register. */
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_1 0x006c0e50 /* [RW] HDMI TX Phy calibration configuration 1 */
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_2 0x006c0e54 /* [RW] HDMI TX Phy calibration configuration 2 */
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_3 0x006c0e58 /* [RW] HDMI TX Phy calibration configuration 3 */
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_4 0x006c0e5c /* [RW] HDMI TX Phy calibration configuration 4 */
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_STATUS_1 0x006c0e60 /* [RO] HDMI TX Phy calibration status 1 */
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_STATUS_2 0x006c0e64 /* [RO] HDMI TX Phy calibration status 2 */
#define BCHP_HDMI_TX_PHY_RSEN_CTL                0x006c0e68 /* [RW] HDMI TX PHY RSEN Control Register */
#define BCHP_HDMI_TX_PHY_RSEN_STATUS             0x006c0e6c /* [RO] HDMI TX PHY RSEN Status Register */
#define BCHP_HDMI_TX_PHY_SPARE_REG2              0x006c0e7c /* [RW] SPARE_REG2   Register */

/***************************************************************************
 *RESET_CTL - HDMI TX Analog Phy Reset Control
 ***************************************************************************/
/* HDMI_TX_PHY :: RESET_CTL :: reserved0 [31:06] */
#define BCHP_HDMI_TX_PHY_RESET_CTL_reserved0_MASK                  0xffffffc0
#define BCHP_HDMI_TX_PHY_RESET_CTL_reserved0_SHIFT                 6

/* HDMI_TX_PHY :: RESET_CTL :: PLL_RESETB [05:05] */
#define BCHP_HDMI_TX_PHY_RESET_CTL_PLL_RESETB_MASK                 0x00000020
#define BCHP_HDMI_TX_PHY_RESET_CTL_PLL_RESETB_SHIFT                5
#define BCHP_HDMI_TX_PHY_RESET_CTL_PLL_RESETB_DEFAULT              0x00000000

/* HDMI_TX_PHY :: RESET_CTL :: PLLDIV_RSTB [04:04] */
#define BCHP_HDMI_TX_PHY_RESET_CTL_PLLDIV_RSTB_MASK                0x00000010
#define BCHP_HDMI_TX_PHY_RESET_CTL_PLLDIV_RSTB_SHIFT               4
#define BCHP_HDMI_TX_PHY_RESET_CTL_PLLDIV_RSTB_DEFAULT             0x00000000

/* HDMI_TX_PHY :: RESET_CTL :: TX_CK_RESET [03:03] */
#define BCHP_HDMI_TX_PHY_RESET_CTL_TX_CK_RESET_MASK                0x00000008
#define BCHP_HDMI_TX_PHY_RESET_CTL_TX_CK_RESET_SHIFT               3
#define BCHP_HDMI_TX_PHY_RESET_CTL_TX_CK_RESET_DEFAULT             0x00000001

/* HDMI_TX_PHY :: RESET_CTL :: TX_2_RESET [02:02] */
#define BCHP_HDMI_TX_PHY_RESET_CTL_TX_2_RESET_MASK                 0x00000004
#define BCHP_HDMI_TX_PHY_RESET_CTL_TX_2_RESET_SHIFT                2
#define BCHP_HDMI_TX_PHY_RESET_CTL_TX_2_RESET_DEFAULT              0x00000001

/* HDMI_TX_PHY :: RESET_CTL :: TX_1_RESET [01:01] */
#define BCHP_HDMI_TX_PHY_RESET_CTL_TX_1_RESET_MASK                 0x00000002
#define BCHP_HDMI_TX_PHY_RESET_CTL_TX_1_RESET_SHIFT                1
#define BCHP_HDMI_TX_PHY_RESET_CTL_TX_1_RESET_DEFAULT              0x00000001

/* HDMI_TX_PHY :: RESET_CTL :: TX_0_RESET [00:00] */
#define BCHP_HDMI_TX_PHY_RESET_CTL_TX_0_RESET_MASK                 0x00000001
#define BCHP_HDMI_TX_PHY_RESET_CTL_TX_0_RESET_SHIFT                0
#define BCHP_HDMI_TX_PHY_RESET_CTL_TX_0_RESET_DEFAULT              0x00000001

/***************************************************************************
 *POWERDOWN_CTL - HDMI TX Analog Phy Powerdown Control
 ***************************************************************************/
/* HDMI_TX_PHY :: POWERDOWN_CTL :: reserved0 [31:13] */
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_reserved0_MASK              0xffffe000
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_reserved0_SHIFT             13

/* HDMI_TX_PHY :: POWERDOWN_CTL :: TXBUFF_DISABLE_MASK [12:11] */
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TXBUFF_DISABLE_MASK_MASK    0x00001800
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TXBUFF_DISABLE_MASK_SHIFT   11
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TXBUFF_DISABLE_MASK_DEFAULT 0x00000000

/* HDMI_TX_PHY :: POWERDOWN_CTL :: PHY_PWRDN [10:10] */
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_PHY_PWRDN_MASK              0x00000400
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_PHY_PWRDN_SHIFT             10
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_PHY_PWRDN_DEFAULT           0x00000001

/* HDMI_TX_PHY :: POWERDOWN_CTL :: BG_PWRDN [09:09] */
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_BG_PWRDN_MASK               0x00000200
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_BG_PWRDN_SHIFT              9
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_BG_PWRDN_DEFAULT            0x00000001

/* HDMI_TX_PHY :: POWERDOWN_CTL :: LDO_PWRDN [08:08] */
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_LDO_PWRDN_MASK              0x00000100
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_LDO_PWRDN_SHIFT             8
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_LDO_PWRDN_DEFAULT           0x00000001

/* HDMI_TX_PHY :: POWERDOWN_CTL :: BIAS_PWRDN [07:07] */
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_BIAS_PWRDN_MASK             0x00000080
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_BIAS_PWRDN_SHIFT            7
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_BIAS_PWRDN_DEFAULT          0x00000001

/* HDMI_TX_PHY :: POWERDOWN_CTL :: PLL_LDO_PWRDN [06:06] */
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_PLL_LDO_PWRDN_MASK          0x00000040
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_PLL_LDO_PWRDN_SHIFT         6
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_PLL_LDO_PWRDN_DEFAULT       0x00000001

/* HDMI_TX_PHY :: POWERDOWN_CTL :: PLL_PWRDN [05:05] */
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_PLL_PWRDN_MASK              0x00000020
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_PLL_PWRDN_SHIFT             5
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_PLL_PWRDN_DEFAULT           0x00000001

/* HDMI_TX_PHY :: POWERDOWN_CTL :: RNDGEN_PWRDN [04:04] */
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_RNDGEN_PWRDN_MASK           0x00000010
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_RNDGEN_PWRDN_SHIFT          4
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_RNDGEN_PWRDN_DEFAULT        0x00000001

/* HDMI_TX_PHY :: POWERDOWN_CTL :: TX_CK_PWRDN [03:03] */
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TX_CK_PWRDN_MASK            0x00000008
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TX_CK_PWRDN_SHIFT           3
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TX_CK_PWRDN_DEFAULT         0x00000001

/* HDMI_TX_PHY :: POWERDOWN_CTL :: TX_2_PWRDN [02:02] */
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TX_2_PWRDN_MASK             0x00000004
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TX_2_PWRDN_SHIFT            2
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TX_2_PWRDN_DEFAULT          0x00000001

/* HDMI_TX_PHY :: POWERDOWN_CTL :: TX_1_PWRDN [01:01] */
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TX_1_PWRDN_MASK             0x00000002
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TX_1_PWRDN_SHIFT            1
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TX_1_PWRDN_DEFAULT          0x00000001

/* HDMI_TX_PHY :: POWERDOWN_CTL :: TX_0_PWRDN [00:00] */
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TX_0_PWRDN_MASK             0x00000001
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TX_0_PWRDN_SHIFT            0
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TX_0_PWRDN_DEFAULT          0x00000001

/***************************************************************************
 *CTL_0 - HDMI TX Analog Phy Configuration and Control 0
 ***************************************************************************/
/* HDMI_TX_PHY :: CTL_0 :: PREEMP_2 [31:24] */
#define BCHP_HDMI_TX_PHY_CTL_0_PREEMP_2_MASK                       0xff000000
#define BCHP_HDMI_TX_PHY_CTL_0_PREEMP_2_SHIFT                      24
#define BCHP_HDMI_TX_PHY_CTL_0_PREEMP_2_DEFAULT                    0x0000003f

/* HDMI_TX_PHY :: CTL_0 :: PREEMP_1 [23:16] */
#define BCHP_HDMI_TX_PHY_CTL_0_PREEMP_1_MASK                       0x00ff0000
#define BCHP_HDMI_TX_PHY_CTL_0_PREEMP_1_SHIFT                      16
#define BCHP_HDMI_TX_PHY_CTL_0_PREEMP_1_DEFAULT                    0x0000003f

/* HDMI_TX_PHY :: CTL_0 :: PREEMP_0 [15:08] */
#define BCHP_HDMI_TX_PHY_CTL_0_PREEMP_0_MASK                       0x0000ff00
#define BCHP_HDMI_TX_PHY_CTL_0_PREEMP_0_SHIFT                      8
#define BCHP_HDMI_TX_PHY_CTL_0_PREEMP_0_DEFAULT                    0x0000003f

/* HDMI_TX_PHY :: CTL_0 :: PREEMP_CK [07:00] */
#define BCHP_HDMI_TX_PHY_CTL_0_PREEMP_CK_MASK                      0x000000ff
#define BCHP_HDMI_TX_PHY_CTL_0_PREEMP_CK_SHIFT                     0
#define BCHP_HDMI_TX_PHY_CTL_0_PREEMP_CK_DEFAULT                   0x00000015

/***************************************************************************
 *CTL_1 - HDMI TX Analog Phy Configuration and Control 1
 ***************************************************************************/
/* HDMI_TX_PHY :: CTL_1 :: PLL_POST_LDO_CTRL [31:30] */
#define BCHP_HDMI_TX_PHY_CTL_1_PLL_POST_LDO_CTRL_MASK              0xc0000000
#define BCHP_HDMI_TX_PHY_CTL_1_PLL_POST_LDO_CTRL_SHIFT             30
#define BCHP_HDMI_TX_PHY_CTL_1_PLL_POST_LDO_CTRL_DEFAULT           0x00000000

/* HDMI_TX_PHY :: CTL_1 :: HDMI_CTRL_77_73 [29:25] */
#define BCHP_HDMI_TX_PHY_CTL_1_HDMI_CTRL_77_73_MASK                0x3e000000
#define BCHP_HDMI_TX_PHY_CTL_1_HDMI_CTRL_77_73_SHIFT               25
#define BCHP_HDMI_TX_PHY_CTL_1_HDMI_CTRL_77_73_DEFAULT             0x00000000

/* HDMI_TX_PHY :: CTL_1 :: CLK_EDGE_TX2 [24:24] */
#define BCHP_HDMI_TX_PHY_CTL_1_CLK_EDGE_TX2_MASK                   0x01000000
#define BCHP_HDMI_TX_PHY_CTL_1_CLK_EDGE_TX2_SHIFT                  24
#define BCHP_HDMI_TX_PHY_CTL_1_CLK_EDGE_TX2_DEFAULT                0x00000000

/* HDMI_TX_PHY :: CTL_1 :: CLK_EDGE_TX1 [23:23] */
#define BCHP_HDMI_TX_PHY_CTL_1_CLK_EDGE_TX1_MASK                   0x00800000
#define BCHP_HDMI_TX_PHY_CTL_1_CLK_EDGE_TX1_SHIFT                  23
#define BCHP_HDMI_TX_PHY_CTL_1_CLK_EDGE_TX1_DEFAULT                0x00000000

/* HDMI_TX_PHY :: CTL_1 :: CLK_EDGE_TX0 [22:22] */
#define BCHP_HDMI_TX_PHY_CTL_1_CLK_EDGE_TX0_MASK                   0x00400000
#define BCHP_HDMI_TX_PHY_CTL_1_CLK_EDGE_TX0_SHIFT                  22
#define BCHP_HDMI_TX_PHY_CTL_1_CLK_EDGE_TX0_DEFAULT                0x00000000

/* HDMI_TX_PHY :: CTL_1 :: CLK_EDGE_CK [21:21] */
#define BCHP_HDMI_TX_PHY_CTL_1_CLK_EDGE_CK_MASK                    0x00200000
#define BCHP_HDMI_TX_PHY_CTL_1_CLK_EDGE_CK_SHIFT                   21
#define BCHP_HDMI_TX_PHY_CTL_1_CLK_EDGE_CK_DEFAULT                 0x00000000

/* HDMI_TX_PHY :: CTL_1 :: COMM_EN_TX [20:20] */
#define BCHP_HDMI_TX_PHY_CTL_1_COMM_EN_TX_MASK                     0x00100000
#define BCHP_HDMI_TX_PHY_CTL_1_COMM_EN_TX_SHIFT                    20
#define BCHP_HDMI_TX_PHY_CTL_1_COMM_EN_TX_DEFAULT                  0x00000000

/* HDMI_TX_PHY :: CTL_1 :: RES_SEL_DATA2 [19:15] */
#define BCHP_HDMI_TX_PHY_CTL_1_RES_SEL_DATA2_MASK                  0x000f8000
#define BCHP_HDMI_TX_PHY_CTL_1_RES_SEL_DATA2_SHIFT                 15
#define BCHP_HDMI_TX_PHY_CTL_1_RES_SEL_DATA2_DEFAULT               0x00000012

/* HDMI_TX_PHY :: CTL_1 :: RES_SEL_DATA1 [14:10] */
#define BCHP_HDMI_TX_PHY_CTL_1_RES_SEL_DATA1_MASK                  0x00007c00
#define BCHP_HDMI_TX_PHY_CTL_1_RES_SEL_DATA1_SHIFT                 10
#define BCHP_HDMI_TX_PHY_CTL_1_RES_SEL_DATA1_DEFAULT               0x00000012

/* HDMI_TX_PHY :: CTL_1 :: RES_SEL_DATA0 [09:05] */
#define BCHP_HDMI_TX_PHY_CTL_1_RES_SEL_DATA0_MASK                  0x000003e0
#define BCHP_HDMI_TX_PHY_CTL_1_RES_SEL_DATA0_SHIFT                 5
#define BCHP_HDMI_TX_PHY_CTL_1_RES_SEL_DATA0_DEFAULT               0x00000012

/* HDMI_TX_PHY :: CTL_1 :: RES_SEL_CK [04:00] */
#define BCHP_HDMI_TX_PHY_CTL_1_RES_SEL_CK_MASK                     0x0000001f
#define BCHP_HDMI_TX_PHY_CTL_1_RES_SEL_CK_SHIFT                    0
#define BCHP_HDMI_TX_PHY_CTL_1_RES_SEL_CK_DEFAULT                  0x00000018

/***************************************************************************
 *CTL_2 - HDMI TX Analog Phy Configuration and Control 2
 ***************************************************************************/
/* HDMI_TX_PHY :: CTL_2 :: reserved0 [31:20] */
#define BCHP_HDMI_TX_PHY_CTL_2_reserved0_MASK                      0xfff00000
#define BCHP_HDMI_TX_PHY_CTL_2_reserved0_SHIFT                     20

/* HDMI_TX_PHY :: CTL_2 :: VCO_GAIN [19:16] */
#define BCHP_HDMI_TX_PHY_CTL_2_VCO_GAIN_MASK                       0x000f0000
#define BCHP_HDMI_TX_PHY_CTL_2_VCO_GAIN_SHIFT                      16
#define BCHP_HDMI_TX_PHY_CTL_2_VCO_GAIN_DEFAULT                    0x0000000f

/* HDMI_TX_PHY :: CTL_2 :: TERM_RES_SELDATA2 [15:12] */
#define BCHP_HDMI_TX_PHY_CTL_2_TERM_RES_SELDATA2_MASK              0x0000f000
#define BCHP_HDMI_TX_PHY_CTL_2_TERM_RES_SELDATA2_SHIFT             12
#define BCHP_HDMI_TX_PHY_CTL_2_TERM_RES_SELDATA2_DEFAULT           0x00000000

/* HDMI_TX_PHY :: CTL_2 :: TERM_RES_SELDATA1 [11:08] */
#define BCHP_HDMI_TX_PHY_CTL_2_TERM_RES_SELDATA1_MASK              0x00000f00
#define BCHP_HDMI_TX_PHY_CTL_2_TERM_RES_SELDATA1_SHIFT             8
#define BCHP_HDMI_TX_PHY_CTL_2_TERM_RES_SELDATA1_DEFAULT           0x00000000

/* HDMI_TX_PHY :: CTL_2 :: TERM_RES_SELDATA0 [07:04] */
#define BCHP_HDMI_TX_PHY_CTL_2_TERM_RES_SELDATA0_MASK              0x000000f0
#define BCHP_HDMI_TX_PHY_CTL_2_TERM_RES_SELDATA0_SHIFT             4
#define BCHP_HDMI_TX_PHY_CTL_2_TERM_RES_SELDATA0_DEFAULT           0x00000000

/* HDMI_TX_PHY :: CTL_2 :: TERM_RES_SELCK [03:00] */
#define BCHP_HDMI_TX_PHY_CTL_2_TERM_RES_SELCK_MASK                 0x0000000f
#define BCHP_HDMI_TX_PHY_CTL_2_TERM_RES_SELCK_SHIFT                0
#define BCHP_HDMI_TX_PHY_CTL_2_TERM_RES_SELCK_DEFAULT              0x00000000

/***************************************************************************
 *CTL_3 - HDMI TX Analog Phy Configuration and Control 3
 ***************************************************************************/
/* HDMI_TX_PHY :: CTL_3 :: reserved0 [31:20] */
#define BCHP_HDMI_TX_PHY_CTL_3_reserved0_MASK                      0xfff00000
#define BCHP_HDMI_TX_PHY_CTL_3_reserved0_SHIFT                     20

/* HDMI_TX_PHY :: CTL_3 :: RP [19:17] */
#define BCHP_HDMI_TX_PHY_CTL_3_RP_MASK                             0x000e0000
#define BCHP_HDMI_TX_PHY_CTL_3_RP_SHIFT                            17
#define BCHP_HDMI_TX_PHY_CTL_3_RP_DEFAULT                          0x00000004

/* HDMI_TX_PHY :: CTL_3 :: RZ [16:12] */
#define BCHP_HDMI_TX_PHY_CTL_3_RZ_MASK                             0x0001f000
#define BCHP_HDMI_TX_PHY_CTL_3_RZ_SHIFT                            12
#define BCHP_HDMI_TX_PHY_CTL_3_RZ_DEFAULT                          0x00000004

/* HDMI_TX_PHY :: CTL_3 :: CP1 [11:10] */
#define BCHP_HDMI_TX_PHY_CTL_3_CP1_MASK                            0x00000c00
#define BCHP_HDMI_TX_PHY_CTL_3_CP1_SHIFT                           10
#define BCHP_HDMI_TX_PHY_CTL_3_CP1_DEFAULT                         0x00000001

/* HDMI_TX_PHY :: CTL_3 :: CP [09:08] */
#define BCHP_HDMI_TX_PHY_CTL_3_CP_MASK                             0x00000300
#define BCHP_HDMI_TX_PHY_CTL_3_CP_SHIFT                            8
#define BCHP_HDMI_TX_PHY_CTL_3_CP_DEFAULT                          0x00000001

/* HDMI_TX_PHY :: CTL_3 :: CZ [07:06] */
#define BCHP_HDMI_TX_PHY_CTL_3_CZ_MASK                             0x000000c0
#define BCHP_HDMI_TX_PHY_CTL_3_CZ_SHIFT                            6
#define BCHP_HDMI_TX_PHY_CTL_3_CZ_DEFAULT                          0x00000003

/* HDMI_TX_PHY :: CTL_3 :: ICP [05:00] */
#define BCHP_HDMI_TX_PHY_CTL_3_ICP_MASK                            0x0000003f
#define BCHP_HDMI_TX_PHY_CTL_3_ICP_SHIFT                           0
#define BCHP_HDMI_TX_PHY_CTL_3_ICP_DEFAULT                         0x00000014

/***************************************************************************
 *CTL_4 - HDMI TX Analog Phy Configuration and Control 4
 ***************************************************************************/
/* HDMI_TX_PHY :: CTL_4 :: VOLTAGEDET_EN [31:31] */
#define BCHP_HDMI_TX_PHY_CTL_4_VOLTAGEDET_EN_MASK                  0x80000000
#define BCHP_HDMI_TX_PHY_CTL_4_VOLTAGEDET_EN_SHIFT                 31
#define BCHP_HDMI_TX_PHY_CTL_4_VOLTAGEDET_EN_DEFAULT               0x00000001

/* HDMI_TX_PHY :: CTL_4 :: HDMI_CTRL_198_197 [30:29] */
#define BCHP_HDMI_TX_PHY_CTL_4_HDMI_CTRL_198_197_MASK              0x60000000
#define BCHP_HDMI_TX_PHY_CTL_4_HDMI_CTRL_198_197_SHIFT             29
#define BCHP_HDMI_TX_PHY_CTL_4_HDMI_CTRL_198_197_DEFAULT           0x00000000

/* HDMI_TX_PHY :: CTL_4 :: DIVREFEN [28:28] */
#define BCHP_HDMI_TX_PHY_CTL_4_DIVREFEN_MASK                       0x10000000
#define BCHP_HDMI_TX_PHY_CTL_4_DIVREFEN_SHIFT                      28
#define BCHP_HDMI_TX_PHY_CTL_4_DIVREFEN_DEFAULT                    0x00000000

/* HDMI_TX_PHY :: CTL_4 :: VREF0P7_SET [27:24] */
#define BCHP_HDMI_TX_PHY_CTL_4_VREF0P7_SET_MASK                    0x0f000000
#define BCHP_HDMI_TX_PHY_CTL_4_VREF0P7_SET_SHIFT                   24
#define BCHP_HDMI_TX_PHY_CTL_4_VREF0P7_SET_DEFAULT                 0x00000000

/* HDMI_TX_PHY :: CTL_4 :: CTATSET [23:20] */
#define BCHP_HDMI_TX_PHY_CTL_4_CTATSET_MASK                        0x00f00000
#define BCHP_HDMI_TX_PHY_CTL_4_CTATSET_SHIFT                       20
#define BCHP_HDMI_TX_PHY_CTL_4_CTATSET_DEFAULT                     0x00000000

/* HDMI_TX_PHY :: CTL_4 :: LDO_CTL [19:16] */
#define BCHP_HDMI_TX_PHY_CTL_4_LDO_CTL_MASK                        0x000f0000
#define BCHP_HDMI_TX_PHY_CTL_4_LDO_CTL_SHIFT                       16
#define BCHP_HDMI_TX_PHY_CTL_4_LDO_CTL_DEFAULT                     0x00000000

/* HDMI_TX_PHY :: CTL_4 :: PLL_LDO_CTL [15:00] */
#define BCHP_HDMI_TX_PHY_CTL_4_PLL_LDO_CTL_MASK                    0x0000ffff
#define BCHP_HDMI_TX_PHY_CTL_4_PLL_LDO_CTL_SHIFT                   0
#define BCHP_HDMI_TX_PHY_CTL_4_PLL_LDO_CTL_DEFAULT                 0x00000000

/***************************************************************************
 *PLL_CTL_0 - HDMI TX Analog Phy PLL Configuration and Control 0
 ***************************************************************************/
/* HDMI_TX_PHY :: PLL_CTL_0 :: I_MAX [31:31] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_I_MAX_MASK                      0x80000000
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_I_MAX_SHIFT                     31
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_I_MAX_DEFAULT                   0x00000000

/* HDMI_TX_PHY :: PLL_CTL_0 :: WDT_DISABLE [30:30] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_WDT_DISABLE_MASK                0x40000000
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_WDT_DISABLE_SHIFT               30
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_WDT_DISABLE_DEFAULT             0x00000000

/* HDMI_TX_PHY :: PLL_CTL_0 :: BYPASS_DAC [29:21] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_BYPASS_DAC_MASK                 0x3fe00000
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_BYPASS_DAC_SHIFT                21
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_BYPASS_DAC_DEFAULT              0x00000000

/* HDMI_TX_PHY :: PLL_CTL_0 :: BYPASS_MODE [20:20] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_BYPASS_MODE_MASK                0x00100000
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_BYPASS_MODE_SHIFT               20
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_BYPASS_MODE_DEFAULT             0x00000000

/* HDMI_TX_PHY :: PLL_CTL_0 :: HOLD_DELAY [19:17] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_HOLD_DELAY_MASK                 0x000e0000
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_HOLD_DELAY_SHIFT                17
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_HOLD_DELAY_DEFAULT              0x00000000

/* HDMI_TX_PHY :: PLL_CTL_0 :: CODE_VCOCAL [16:15] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_CODE_VCOCAL_MASK                0x00018000
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_CODE_VCOCAL_SHIFT               15
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_CODE_VCOCAL_DEFAULT             0x00000003

/* HDMI_TX_PHY :: PLL_CTL_0 :: RATE_MANAGER_MODE [14:14] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_RATE_MANAGER_MODE_MASK          0x00004000
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_RATE_MANAGER_MODE_SHIFT         14
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_RATE_MANAGER_MODE_DEFAULT       0x00000001

/* HDMI_TX_PHY :: PLL_CTL_0 :: MASH11_MODE [13:13] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_MASH11_MODE_MASK                0x00002000
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_MASH11_MODE_SHIFT               13
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_MASH11_MODE_DEFAULT             0x00000000

/* HDMI_TX_PHY :: PLL_CTL_0 :: VC_RANGE_EN [12:12] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_VC_RANGE_EN_MASK                0x00001000
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_VC_RANGE_EN_SHIFT               12
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_VC_RANGE_EN_DEFAULT             0x00000000

/* HDMI_TX_PHY :: PLL_CTL_0 :: EMULATE_VC_LOW [11:11] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_EMULATE_VC_LOW_MASK             0x00000800
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_EMULATE_VC_LOW_SHIFT            11
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_EMULATE_VC_LOW_DEFAULT          0x00000000

/* HDMI_TX_PHY :: PLL_CTL_0 :: EMULATE_VC_HIGH [10:10] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_EMULATE_VC_HIGH_MASK            0x00000400
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_EMULATE_VC_HIGH_SHIFT           10
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_EMULATE_VC_HIGH_DEFAULT         0x00000000

/* HDMI_TX_PHY :: PLL_CTL_0 :: VCO_SEL [09:09] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_VCO_SEL_MASK                    0x00000200
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_VCO_SEL_SHIFT                   9
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_VCO_SEL_DEFAULT                 0x00000000

/* HDMI_TX_PHY :: PLL_CTL_0 :: VCO_FB_DIV2 [08:08] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_VCO_FB_DIV2_MASK                0x00000100
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_VCO_FB_DIV2_SHIFT               8
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_VCO_FB_DIV2_DEFAULT             0x00000000

/* HDMI_TX_PHY :: PLL_CTL_0 :: VCO_POST_DIV2 [07:07] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_VCO_POST_DIV2_MASK              0x00000080
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_VCO_POST_DIV2_SHIFT             7
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_VCO_POST_DIV2_DEFAULT           0x00000000

/* HDMI_TX_PHY :: PLL_CTL_0 :: VCO_CONT_EN [06:06] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_VCO_CONT_EN_MASK                0x00000040
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_VCO_CONT_EN_SHIFT               6
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_VCO_CONT_EN_DEFAULT             0x00000000

/* HDMI_TX_PHY :: PLL_CTL_0 :: ENA_VCO_CLK [05:05] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_ENA_VCO_CLK_MASK                0x00000020
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_ENA_VCO_CLK_SHIFT               5
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_ENA_VCO_CLK_DEFAULT             0x00000000

/* HDMI_TX_PHY :: PLL_CTL_0 :: VCO_CUR [04:02] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_VCO_CUR_MASK                    0x0000001c
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_VCO_CUR_SHIFT                   2
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_VCO_CUR_DEFAULT                 0x00000000

/* HDMI_TX_PHY :: PLL_CTL_0 :: PFD_DELAY [01:00] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_PFD_DELAY_MASK                  0x00000003
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_PFD_DELAY_SHIFT                 0
#define BCHP_HDMI_TX_PHY_PLL_CTL_0_PFD_DELAY_DEFAULT               0x00000000

/***************************************************************************
 *PLL_CTL_1 - HDMI TX Analog Phy PLL Configuration and Control 1
 ***************************************************************************/
/* HDMI_TX_PHY :: PLL_CTL_1 :: reserved0 [31:29] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_reserved0_MASK                  0xe0000000
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_reserved0_SHIFT                 29

/* HDMI_TX_PHY :: PLL_CTL_1 :: PLL_CTR_HOLD_CNT [28:28] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_PLL_CTR_HOLD_CNT_MASK           0x10000000
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_PLL_CTR_HOLD_CNT_SHIFT          28
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_PLL_CTR_HOLD_CNT_DEFAULT        0x00000000

/* HDMI_TX_PHY :: PLL_CTL_1 :: CPP [27:16] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_CPP_MASK                        0x0fff0000
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_CPP_SHIFT                       16
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_CPP_DEFAULT                     0x00000000

/* HDMI_TX_PHY :: PLL_CTL_1 :: FREQ_DOUBLER_DELAY [15:14] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_FREQ_DOUBLER_DELAY_MASK         0x0000c000
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_FREQ_DOUBLER_DELAY_SHIFT        14
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_FREQ_DOUBLER_DELAY_DEFAULT      0x00000001

/* HDMI_TX_PHY :: PLL_CTL_1 :: FREQ_DOUBLER_ENABLE [13:13] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_FREQ_DOUBLER_ENABLE_MASK        0x00002000
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_FREQ_DOUBLER_ENABLE_SHIFT       13
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_FREQ_DOUBLER_ENABLE_DEFAULT     0x00000000

/* HDMI_TX_PHY :: PLL_CTL_1 :: POST_RST_SEL [12:11] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_POST_RST_SEL_MASK               0x00001800
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_POST_RST_SEL_SHIFT              11
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_POST_RST_SEL_DEFAULT            0x00000003

/* HDMI_TX_PHY :: PLL_CTL_1 :: STAT_UPDATE [10:10] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_STAT_UPDATE_MASK                0x00000400
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_STAT_UPDATE_SHIFT               10
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_STAT_UPDATE_DEFAULT             0x00000000

/* HDMI_TX_PHY :: PLL_CTL_1 :: STAT_SELECT [09:07] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_STAT_SELECT_MASK                0x00000380
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_STAT_SELECT_SHIFT               7
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_STAT_SELECT_DEFAULT             0x00000000

/* HDMI_TX_PHY :: PLL_CTL_1 :: STAT_RESET [06:06] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_STAT_RESET_MASK                 0x00000040
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_STAT_RESET_SHIFT                6
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_STAT_RESET_DEFAULT              0x00000000

/* HDMI_TX_PHY :: PLL_CTL_1 :: STAT_MODE [05:04] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_STAT_MODE_MASK                  0x00000030
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_STAT_MODE_SHIFT                 4
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_STAT_MODE_DEFAULT               0x00000000

/* HDMI_TX_PHY :: PLL_CTL_1 :: VCO_CONT_ADJ [03:02] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_VCO_CONT_ADJ_MASK               0x0000000c
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_VCO_CONT_ADJ_SHIFT              2
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_VCO_CONT_ADJ_DEFAULT            0x00000000

/* HDMI_TX_PHY :: PLL_CTL_1 :: I_MODE [01:01] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_I_MODE_MASK                     0x00000002
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_I_MODE_SHIFT                    1
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_I_MODE_DEFAULT                  0x00000000

/* HDMI_TX_PHY :: PLL_CTL_1 :: I_MIN [00:00] */
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_I_MIN_MASK                      0x00000001
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_I_MIN_SHIFT                     0
#define BCHP_HDMI_TX_PHY_PLL_CTL_1_I_MIN_DEFAULT                   0x00000000

/***************************************************************************
 *PLL_CLK_DISABLE - HDMI TX Analog Phy output clock enable
 ***************************************************************************/
/* HDMI_TX_PHY :: PLL_CLK_DISABLE :: reserved0 [31:03] */
#define BCHP_HDMI_TX_PHY_PLL_CLK_DISABLE_reserved0_MASK            0xfffffff8
#define BCHP_HDMI_TX_PHY_PLL_CLK_DISABLE_reserved0_SHIFT           3

/* HDMI_TX_PHY :: PLL_CLK_DISABLE :: VCO [02:02] */
#define BCHP_HDMI_TX_PHY_PLL_CLK_DISABLE_VCO_MASK                  0x00000004
#define BCHP_HDMI_TX_PHY_PLL_CLK_DISABLE_VCO_SHIFT                 2
#define BCHP_HDMI_TX_PHY_PLL_CLK_DISABLE_VCO_DEFAULT               0x00000000

/* HDMI_TX_PHY :: PLL_CLK_DISABLE :: RM [01:01] */
#define BCHP_HDMI_TX_PHY_PLL_CLK_DISABLE_RM_MASK                   0x00000002
#define BCHP_HDMI_TX_PHY_PLL_CLK_DISABLE_RM_SHIFT                  1
#define BCHP_HDMI_TX_PHY_PLL_CLK_DISABLE_RM_DEFAULT                0x00000000

/* HDMI_TX_PHY :: PLL_CLK_DISABLE :: AUX [00:00] */
#define BCHP_HDMI_TX_PHY_PLL_CLK_DISABLE_AUX_MASK                  0x00000001
#define BCHP_HDMI_TX_PHY_PLL_CLK_DISABLE_AUX_SHIFT                 0
#define BCHP_HDMI_TX_PHY_PLL_CLK_DISABLE_AUX_DEFAULT               0x00000000

/***************************************************************************
 *CLK_DIV - HDMI TX Analog Phy output clock divider
 ***************************************************************************/
/* HDMI_TX_PHY :: CLK_DIV :: reserved0 [31:25] */
#define BCHP_HDMI_TX_PHY_CLK_DIV_reserved0_MASK                    0xfe000000
#define BCHP_HDMI_TX_PHY_CLK_DIV_reserved0_SHIFT                   25

/* HDMI_TX_PHY :: CLK_DIV :: RM [24:16] */
#define BCHP_HDMI_TX_PHY_CLK_DIV_RM_MASK                           0x01ff0000
#define BCHP_HDMI_TX_PHY_CLK_DIV_RM_SHIFT                          16
#define BCHP_HDMI_TX_PHY_CLK_DIV_RM_DEFAULT                        0x00000000

/* HDMI_TX_PHY :: CLK_DIV :: VCO [15:08] */
#define BCHP_HDMI_TX_PHY_CLK_DIV_VCO_MASK                          0x0000ff00
#define BCHP_HDMI_TX_PHY_CLK_DIV_VCO_SHIFT                         8
#define BCHP_HDMI_TX_PHY_CLK_DIV_VCO_DEFAULT                       0x00000002

/* HDMI_TX_PHY :: CLK_DIV :: AUX [07:00] */
#define BCHP_HDMI_TX_PHY_CLK_DIV_AUX_MASK                          0x000000ff
#define BCHP_HDMI_TX_PHY_CLK_DIV_AUX_SHIFT                         0
#define BCHP_HDMI_TX_PHY_CLK_DIV_AUX_DEFAULT                       0x00000000

/***************************************************************************
 *SSC_CFG_0 - HDMI TX Analog Phy Spread Spectrum configuration register 0
 ***************************************************************************/
/* HDMI_TX_PHY :: SSC_CFG_0 :: reserved0 [31:26] */
#define BCHP_HDMI_TX_PHY_SSC_CFG_0_reserved0_MASK                  0xfc000000
#define BCHP_HDMI_TX_PHY_SSC_CFG_0_reserved0_SHIFT                 26

/* HDMI_TX_PHY :: SSC_CFG_0 :: SSC_LIMIT [25:04] */
#define BCHP_HDMI_TX_PHY_SSC_CFG_0_SSC_LIMIT_MASK                  0x03fffff0
#define BCHP_HDMI_TX_PHY_SSC_CFG_0_SSC_LIMIT_SHIFT                 4
#define BCHP_HDMI_TX_PHY_SSC_CFG_0_SSC_LIMIT_DEFAULT               0x00000000

/* HDMI_TX_PHY :: SSC_CFG_0 :: reserved1 [03:00] */
#define BCHP_HDMI_TX_PHY_SSC_CFG_0_reserved1_MASK                  0x0000000f
#define BCHP_HDMI_TX_PHY_SSC_CFG_0_reserved1_SHIFT                 0

/***************************************************************************
 *SSC_CFG_1 - HDMI TX Analog Phy Spread Spectrum configuration register 1
 ***************************************************************************/
/* HDMI_TX_PHY :: SSC_CFG_1 :: SSC_EN [31:31] */
#define BCHP_HDMI_TX_PHY_SSC_CFG_1_SSC_EN_MASK                     0x80000000
#define BCHP_HDMI_TX_PHY_SSC_CFG_1_SSC_EN_SHIFT                    31
#define BCHP_HDMI_TX_PHY_SSC_CFG_1_SSC_EN_DEFAULT                  0x00000000

/* HDMI_TX_PHY :: SSC_CFG_1 :: reserved0 [30:16] */
#define BCHP_HDMI_TX_PHY_SSC_CFG_1_reserved0_MASK                  0x7fff0000
#define BCHP_HDMI_TX_PHY_SSC_CFG_1_reserved0_SHIFT                 16

/* HDMI_TX_PHY :: SSC_CFG_1 :: SSC_STEP [15:00] */
#define BCHP_HDMI_TX_PHY_SSC_CFG_1_SSC_STEP_MASK                   0x0000ffff
#define BCHP_HDMI_TX_PHY_SSC_CFG_1_SSC_STEP_SHIFT                  0
#define BCHP_HDMI_TX_PHY_SSC_CFG_1_SSC_STEP_DEFAULT                0x00000000

/***************************************************************************
 *PLL_CFG - HDMI TX PLL Configuration Register
 ***************************************************************************/
/* HDMI_TX_PHY :: PLL_CFG :: reserved0 [31:07] */
#define BCHP_HDMI_TX_PHY_PLL_CFG_reserved0_MASK                    0xffffff80
#define BCHP_HDMI_TX_PHY_PLL_CFG_reserved0_SHIFT                   7

/* HDMI_TX_PHY :: PLL_CFG :: LOCAL_BYPASS_CONTROL [06:06] */
#define BCHP_HDMI_TX_PHY_PLL_CFG_LOCAL_BYPASS_CONTROL_MASK         0x00000040
#define BCHP_HDMI_TX_PHY_PLL_CFG_LOCAL_BYPASS_CONTROL_SHIFT        6
#define BCHP_HDMI_TX_PHY_PLL_CFG_LOCAL_BYPASS_CONTROL_DEFAULT      0x00000000

/* HDMI_TX_PHY :: PLL_CFG :: BYPASS_OVERRIDE_CONTROL [05:05] */
#define BCHP_HDMI_TX_PHY_PLL_CFG_BYPASS_OVERRIDE_CONTROL_MASK      0x00000020
#define BCHP_HDMI_TX_PHY_PLL_CFG_BYPASS_OVERRIDE_CONTROL_SHIFT     5
#define BCHP_HDMI_TX_PHY_PLL_CFG_BYPASS_OVERRIDE_CONTROL_DEFAULT   0x00000000

/* HDMI_TX_PHY :: PLL_CFG :: RNDGEN_START [04:04] */
#define BCHP_HDMI_TX_PHY_PLL_CFG_RNDGEN_START_MASK                 0x00000010
#define BCHP_HDMI_TX_PHY_PLL_CFG_RNDGEN_START_SHIFT                4
#define BCHP_HDMI_TX_PHY_PLL_CFG_RNDGEN_START_DEFAULT              0x00000000

/* HDMI_TX_PHY :: PLL_CFG :: PDIV [03:00] */
#define BCHP_HDMI_TX_PHY_PLL_CFG_PDIV_MASK                         0x0000000f
#define BCHP_HDMI_TX_PHY_PLL_CFG_PDIV_SHIFT                        0
#define BCHP_HDMI_TX_PHY_PLL_CFG_PDIV_DEFAULT                      0x00000001

/***************************************************************************
 *TMDS_CFG_0 - HDMI TX Phy TMDS Configuration Register 0
 ***************************************************************************/
/* HDMI_TX_PHY :: TMDS_CFG_0 :: reserved0 [31:30] */
#define BCHP_HDMI_TX_PHY_TMDS_CFG_0_reserved0_MASK                 0xc0000000
#define BCHP_HDMI_TX_PHY_TMDS_CFG_0_reserved0_SHIFT                30

/* HDMI_TX_PHY :: TMDS_CFG_0 :: TMDS_CLK_WORD_2 [29:20] */
#define BCHP_HDMI_TX_PHY_TMDS_CFG_0_TMDS_CLK_WORD_2_MASK           0x3ff00000
#define BCHP_HDMI_TX_PHY_TMDS_CFG_0_TMDS_CLK_WORD_2_SHIFT          20
#define BCHP_HDMI_TX_PHY_TMDS_CFG_0_TMDS_CLK_WORD_2_DEFAULT        0x000003f0

/* HDMI_TX_PHY :: TMDS_CFG_0 :: TMDS_CLK_WORD_1 [19:10] */
#define BCHP_HDMI_TX_PHY_TMDS_CFG_0_TMDS_CLK_WORD_1_MASK           0x000ffc00
#define BCHP_HDMI_TX_PHY_TMDS_CFG_0_TMDS_CLK_WORD_1_SHIFT          10
#define BCHP_HDMI_TX_PHY_TMDS_CFG_0_TMDS_CLK_WORD_1_DEFAULT        0x000003ff

/* HDMI_TX_PHY :: TMDS_CFG_0 :: TMDS_CLK_WORD_0 [09:00] */
#define BCHP_HDMI_TX_PHY_TMDS_CFG_0_TMDS_CLK_WORD_0_MASK           0x000003ff
#define BCHP_HDMI_TX_PHY_TMDS_CFG_0_TMDS_CLK_WORD_0_SHIFT          0
#define BCHP_HDMI_TX_PHY_TMDS_CFG_0_TMDS_CLK_WORD_0_DEFAULT        0x0000001f

/***************************************************************************
 *TMDS_CFG_1 - HDMI TX Phy TMDS Configuration Register 1
 ***************************************************************************/
/* HDMI_TX_PHY :: TMDS_CFG_1 :: reserved0 [31:30] */
#define BCHP_HDMI_TX_PHY_TMDS_CFG_1_reserved0_MASK                 0xc0000000
#define BCHP_HDMI_TX_PHY_TMDS_CFG_1_reserved0_SHIFT                30

/* HDMI_TX_PHY :: TMDS_CFG_1 :: TMDS_CLK_WORD_5 [29:20] */
#define BCHP_HDMI_TX_PHY_TMDS_CFG_1_TMDS_CLK_WORD_5_MASK           0x3ff00000
#define BCHP_HDMI_TX_PHY_TMDS_CFG_1_TMDS_CLK_WORD_5_SHIFT          20
#define BCHP_HDMI_TX_PHY_TMDS_CFG_1_TMDS_CLK_WORD_5_DEFAULT        0x0000001f

/* HDMI_TX_PHY :: TMDS_CFG_1 :: TMDS_CLK_WORD_4 [19:10] */
#define BCHP_HDMI_TX_PHY_TMDS_CFG_1_TMDS_CLK_WORD_4_MASK           0x000ffc00
#define BCHP_HDMI_TX_PHY_TMDS_CFG_1_TMDS_CLK_WORD_4_SHIFT          10
#define BCHP_HDMI_TX_PHY_TMDS_CFG_1_TMDS_CLK_WORD_4_DEFAULT        0x0000001f

/* HDMI_TX_PHY :: TMDS_CFG_1 :: TMDS_CLK_WORD_3 [09:00] */
#define BCHP_HDMI_TX_PHY_TMDS_CFG_1_TMDS_CLK_WORD_3_MASK           0x000003ff
#define BCHP_HDMI_TX_PHY_TMDS_CFG_1_TMDS_CLK_WORD_3_SHIFT          0
#define BCHP_HDMI_TX_PHY_TMDS_CFG_1_TMDS_CLK_WORD_3_DEFAULT        0x00000000

/***************************************************************************
 *TMDS_CFG_2 - HDMI TX Phy TMDS Configuration Register 2
 ***************************************************************************/
/* HDMI_TX_PHY :: TMDS_CFG_2 :: reserved0 [31:20] */
#define BCHP_HDMI_TX_PHY_TMDS_CFG_2_reserved0_MASK                 0xfff00000
#define BCHP_HDMI_TX_PHY_TMDS_CFG_2_reserved0_SHIFT                20

/* HDMI_TX_PHY :: TMDS_CFG_2 :: TMDS_CLK_WORD_7 [19:10] */
#define BCHP_HDMI_TX_PHY_TMDS_CFG_2_TMDS_CLK_WORD_7_MASK           0x000ffc00
#define BCHP_HDMI_TX_PHY_TMDS_CFG_2_TMDS_CLK_WORD_7_SHIFT          10
#define BCHP_HDMI_TX_PHY_TMDS_CFG_2_TMDS_CLK_WORD_7_DEFAULT        0x0000001f

/* HDMI_TX_PHY :: TMDS_CFG_2 :: TMDS_CLK_WORD_6 [09:00] */
#define BCHP_HDMI_TX_PHY_TMDS_CFG_2_TMDS_CLK_WORD_6_MASK           0x000003ff
#define BCHP_HDMI_TX_PHY_TMDS_CFG_2_TMDS_CLK_WORD_6_SHIFT          0
#define BCHP_HDMI_TX_PHY_TMDS_CFG_2_TMDS_CLK_WORD_6_DEFAULT        0x0000001f

/***************************************************************************
 *TMDS_CLK_WORD_SEL - HDMI TX TMDS CLK WORD select
 ***************************************************************************/
/* HDMI_TX_PHY :: TMDS_CLK_WORD_SEL :: reserved0 [31:03] */
#define BCHP_HDMI_TX_PHY_TMDS_CLK_WORD_SEL_reserved0_MASK          0xfffffff8
#define BCHP_HDMI_TX_PHY_TMDS_CLK_WORD_SEL_reserved0_SHIFT         3

/* HDMI_TX_PHY :: TMDS_CLK_WORD_SEL :: CLK_WORD_SEL [02:00] */
#define BCHP_HDMI_TX_PHY_TMDS_CLK_WORD_SEL_CLK_WORD_SEL_MASK       0x00000007
#define BCHP_HDMI_TX_PHY_TMDS_CLK_WORD_SEL_CLK_WORD_SEL_SHIFT      0
#define BCHP_HDMI_TX_PHY_TMDS_CLK_WORD_SEL_CLK_WORD_SEL_DEFAULT    0x00000000

/***************************************************************************
 *STATUS - HDMI TX Status register
 ***************************************************************************/
/* HDMI_TX_PHY :: STATUS :: reserved0 [31:21] */
#define BCHP_HDMI_TX_PHY_STATUS_reserved0_MASK                     0xffe00000
#define BCHP_HDMI_TX_PHY_STATUS_reserved0_SHIFT                    21

/* HDMI_TX_PHY :: STATUS :: PLL_LOCK [20:20] */
#define BCHP_HDMI_TX_PHY_STATUS_PLL_LOCK_MASK                      0x00100000
#define BCHP_HDMI_TX_PHY_STATUS_PLL_LOCK_SHIFT                     20

/* HDMI_TX_PHY :: STATUS :: PLL_STAT [19:08] */
#define BCHP_HDMI_TX_PHY_STATUS_PLL_STAT_MASK                      0x000fff00
#define BCHP_HDMI_TX_PHY_STATUS_PLL_STAT_SHIFT                     8

/* HDMI_TX_PHY :: STATUS :: reserved1 [07:04] */
#define BCHP_HDMI_TX_PHY_STATUS_reserved1_MASK                     0x000000f0
#define BCHP_HDMI_TX_PHY_STATUS_reserved1_SHIFT                    4

/* HDMI_TX_PHY :: STATUS :: RSEN_CK [03:03] */
#define BCHP_HDMI_TX_PHY_STATUS_RSEN_CK_MASK                       0x00000008
#define BCHP_HDMI_TX_PHY_STATUS_RSEN_CK_SHIFT                      3

/* HDMI_TX_PHY :: STATUS :: RSEN_2 [02:02] */
#define BCHP_HDMI_TX_PHY_STATUS_RSEN_2_MASK                        0x00000004
#define BCHP_HDMI_TX_PHY_STATUS_RSEN_2_SHIFT                       2

/* HDMI_TX_PHY :: STATUS :: RSEN_1 [01:01] */
#define BCHP_HDMI_TX_PHY_STATUS_RSEN_1_MASK                        0x00000002
#define BCHP_HDMI_TX_PHY_STATUS_RSEN_1_SHIFT                       1

/* HDMI_TX_PHY :: STATUS :: RSEN_0 [00:00] */
#define BCHP_HDMI_TX_PHY_STATUS_RSEN_0_MASK                        0x00000001
#define BCHP_HDMI_TX_PHY_STATUS_RSEN_0_SHIFT                       0

/***************************************************************************
 *CHANNEL_SWAP - HDMI TX Phy Channel Swap and Invert Control Register.
 ***************************************************************************/
/* HDMI_TX_PHY :: CHANNEL_SWAP :: reserved0 [31:15] */
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_reserved0_MASK               0xffff8000
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_reserved0_SHIFT              15

/* HDMI_TX_PHY :: CHANNEL_SWAP :: TXCK_OUT_INV [14:14] */
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TXCK_OUT_INV_MASK            0x00004000
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TXCK_OUT_INV_SHIFT           14
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TXCK_OUT_INV_DEFAULT         0x00000000

/* HDMI_TX_PHY :: CHANNEL_SWAP :: TXCK_OUT_SEL [13:12] */
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TXCK_OUT_SEL_MASK            0x00003000
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TXCK_OUT_SEL_SHIFT           12
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TXCK_OUT_SEL_DEFAULT         0x00000003

/* HDMI_TX_PHY :: CHANNEL_SWAP :: reserved1 [11:11] */
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_reserved1_MASK               0x00000800
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_reserved1_SHIFT              11

/* HDMI_TX_PHY :: CHANNEL_SWAP :: TX2_OUT_INV [10:10] */
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX2_OUT_INV_MASK             0x00000400
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX2_OUT_INV_SHIFT            10
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX2_OUT_INV_DEFAULT          0x00000000

/* HDMI_TX_PHY :: CHANNEL_SWAP :: TX2_OUT_SEL [09:08] */
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX2_OUT_SEL_MASK             0x00000300
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX2_OUT_SEL_SHIFT            8
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX2_OUT_SEL_DEFAULT          0x00000002

/* HDMI_TX_PHY :: CHANNEL_SWAP :: reserved2 [07:07] */
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_reserved2_MASK               0x00000080
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_reserved2_SHIFT              7

/* HDMI_TX_PHY :: CHANNEL_SWAP :: TX1_OUT_INV [06:06] */
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX1_OUT_INV_MASK             0x00000040
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX1_OUT_INV_SHIFT            6
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX1_OUT_INV_DEFAULT          0x00000000

/* HDMI_TX_PHY :: CHANNEL_SWAP :: TX1_OUT_SEL [05:04] */
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX1_OUT_SEL_MASK             0x00000030
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX1_OUT_SEL_SHIFT            4
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX1_OUT_SEL_DEFAULT          0x00000001

/* HDMI_TX_PHY :: CHANNEL_SWAP :: reserved3 [03:03] */
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_reserved3_MASK               0x00000008
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_reserved3_SHIFT              3

/* HDMI_TX_PHY :: CHANNEL_SWAP :: TX0_OUT_INV [02:02] */
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX0_OUT_INV_MASK             0x00000004
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX0_OUT_INV_SHIFT            2
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX0_OUT_INV_DEFAULT          0x00000000

/* HDMI_TX_PHY :: CHANNEL_SWAP :: TX0_OUT_SEL [01:00] */
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX0_OUT_SEL_MASK             0x00000003
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX0_OUT_SEL_SHIFT            0
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX0_OUT_SEL_DEFAULT          0x00000000

/***************************************************************************
 *PLL_CALIBRATION_CONFIG_1 - HDMI TX Phy calibration configuration 1
 ***************************************************************************/
/* HDMI_TX_PHY :: PLL_CALIBRATION_CONFIG_1 :: reserved0 [31:31] */
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_1_reserved0_MASK   0x80000000
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_1_reserved0_SHIFT  31

/* HDMI_TX_PHY :: PLL_CALIBRATION_CONFIG_1 :: USE_FIXED_FOR_HOLD [30:30] */
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_1_USE_FIXED_FOR_HOLD_MASK 0x40000000
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_1_USE_FIXED_FOR_HOLD_SHIFT 30
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_1_USE_FIXED_FOR_HOLD_DEFAULT 0x00000000

/* HDMI_TX_PHY :: PLL_CALIBRATION_CONFIG_1 :: AUTO_LIMIT [29:29] */
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_1_AUTO_LIMIT_MASK  0x20000000
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_1_AUTO_LIMIT_SHIFT 29
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_1_AUTO_LIMIT_DEFAULT 0x00000001

/* HDMI_TX_PHY :: PLL_CALIBRATION_CONFIG_1 :: ALWAYS_RESET_PLL_ON_FREQ_CHANGE [28:28] */
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_1_ALWAYS_RESET_PLL_ON_FREQ_CHANGE_MASK 0x10000000
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_1_ALWAYS_RESET_PLL_ON_FREQ_CHANGE_SHIFT 28
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_1_ALWAYS_RESET_PLL_ON_FREQ_CHANGE_DEFAULT 0x00000001

/* HDMI_TX_PHY :: PLL_CALIBRATION_CONFIG_1 :: MIN_LIMIT [27:00] */
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_1_MIN_LIMIT_MASK   0x0fffffff
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_1_MIN_LIMIT_SHIFT  0
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_1_MIN_LIMIT_DEFAULT 0x00000001

/***************************************************************************
 *PLL_CALIBRATION_CONFIG_2 - HDMI TX Phy calibration configuration 2
 ***************************************************************************/
/* HDMI_TX_PHY :: PLL_CALIBRATION_CONFIG_2 :: IGNORE_PLL_LOCK_IN_WAIT [31:31] */
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_2_IGNORE_PLL_LOCK_IN_WAIT_MASK 0x80000000
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_2_IGNORE_PLL_LOCK_IN_WAIT_SHIFT 31
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_2_IGNORE_PLL_LOCK_IN_WAIT_DEFAULT 0x00000000

/* HDMI_TX_PHY :: PLL_CALIBRATION_CONFIG_2 :: IGNORE_PLL_LOCK_IN_VERIFY [30:30] */
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_2_IGNORE_PLL_LOCK_IN_VERIFY_MASK 0x40000000
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_2_IGNORE_PLL_LOCK_IN_VERIFY_SHIFT 30
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_2_IGNORE_PLL_LOCK_IN_VERIFY_DEFAULT 0x00000000

/* HDMI_TX_PHY :: PLL_CALIBRATION_CONFIG_2 :: IGNORE_PLL_LOCK_IN_STABLE [29:29] */
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_2_IGNORE_PLL_LOCK_IN_STABLE_MASK 0x20000000
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_2_IGNORE_PLL_LOCK_IN_STABLE_SHIFT 29
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_2_IGNORE_PLL_LOCK_IN_STABLE_DEFAULT 0x00000000

/* HDMI_TX_PHY :: PLL_CALIBRATION_CONFIG_2 :: IGNORE_PLL_LOCK_IN_HOLD [28:28] */
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_2_IGNORE_PLL_LOCK_IN_HOLD_MASK 0x10000000
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_2_IGNORE_PLL_LOCK_IN_HOLD_SHIFT 28
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_2_IGNORE_PLL_LOCK_IN_HOLD_DEFAULT 0x00000000

/* HDMI_TX_PHY :: PLL_CALIBRATION_CONFIG_2 :: MAX_LIMIT [27:00] */
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_2_MAX_LIMIT_MASK   0x0fffffff
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_2_MAX_LIMIT_SHIFT  0
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_2_MAX_LIMIT_DEFAULT 0x0003ffff

/***************************************************************************
 *PLL_CALIBRATION_CONFIG_3 - HDMI TX Phy calibration configuration 3
 ***************************************************************************/
/* HDMI_TX_PHY :: PLL_CALIBRATION_CONFIG_3 :: reserved0 [31:08] */
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_3_reserved0_MASK   0xffffff00
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_3_reserved0_SHIFT  8

/* HDMI_TX_PHY :: PLL_CALIBRATION_CONFIG_3 :: STABLE_COUNT [07:00] */
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_3_STABLE_COUNT_MASK 0x000000ff
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_3_STABLE_COUNT_SHIFT 0
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_3_STABLE_COUNT_DEFAULT 0x00000003

/***************************************************************************
 *PLL_CALIBRATION_CONFIG_4 - HDMI TX Phy calibration configuration 4
 ***************************************************************************/
/* HDMI_TX_PHY :: PLL_CALIBRATION_CONFIG_4 :: STABLE_THRESHOLD [31:16] */
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_4_STABLE_THRESHOLD_MASK 0xffff0000
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_4_STABLE_THRESHOLD_SHIFT 16
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_4_STABLE_THRESHOLD_DEFAULT 0x000001c4

/* HDMI_TX_PHY :: PLL_CALIBRATION_CONFIG_4 :: HOLD_THRESHOLD [15:00] */
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_4_HOLD_THRESHOLD_MASK 0x0000ffff
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_4_HOLD_THRESHOLD_SHIFT 0
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_4_HOLD_THRESHOLD_DEFAULT 0x00000716

/***************************************************************************
 *PLL_CALIBRATION_STATUS_1 - HDMI TX Phy calibration status 1
 ***************************************************************************/
/* HDMI_TX_PHY :: PLL_CALIBRATION_STATUS_1 :: reserved0 [31:28] */
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_STATUS_1_reserved0_MASK   0xf0000000
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_STATUS_1_reserved0_SHIFT  28

/* HDMI_TX_PHY :: PLL_CALIBRATION_STATUS_1 :: CAPTURE_MEAS [27:00] */
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_STATUS_1_CAPTURE_MEAS_MASK 0x0fffffff
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_STATUS_1_CAPTURE_MEAS_SHIFT 0

/***************************************************************************
 *PLL_CALIBRATION_STATUS_2 - HDMI TX Phy calibration status 2
 ***************************************************************************/
/* HDMI_TX_PHY :: PLL_CALIBRATION_STATUS_2 :: reserved0 [31:16] */
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_STATUS_2_reserved0_MASK   0xffff0000
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_STATUS_2_reserved0_SHIFT  16

/* HDMI_TX_PHY :: PLL_CALIBRATION_STATUS_2 :: INSIDE_STABLE [15:15] */
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_STATUS_2_INSIDE_STABLE_MASK 0x00008000
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_STATUS_2_INSIDE_STABLE_SHIFT 15

/* HDMI_TX_PHY :: PLL_CALIBRATION_STATUS_2 :: INSIDE_HOLD [14:14] */
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_STATUS_2_INSIDE_HOLD_MASK 0x00004000
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_STATUS_2_INSIDE_HOLD_SHIFT 14

/* HDMI_TX_PHY :: PLL_CALIBRATION_STATUS_2 :: STATE [13:08] */
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_STATUS_2_STATE_MASK       0x00003f00
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_STATUS_2_STATE_SHIFT      8

/* HDMI_TX_PHY :: PLL_CALIBRATION_STATUS_2 :: STABLE_COUNTER [07:00] */
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_STATUS_2_STABLE_COUNTER_MASK 0x000000ff
#define BCHP_HDMI_TX_PHY_PLL_CALIBRATION_STATUS_2_STABLE_COUNTER_SHIFT 0

/***************************************************************************
 *RSEN_CTL - HDMI TX PHY RSEN Control Register
 ***************************************************************************/
/* HDMI_TX_PHY :: RSEN_CTL :: reserved0 [31:30] */
#define BCHP_HDMI_TX_PHY_RSEN_CTL_reserved0_MASK                   0xc0000000
#define BCHP_HDMI_TX_PHY_RSEN_CTL_reserved0_SHIFT                  30

/* HDMI_TX_PHY :: RSEN_CTL :: BYPASS_FILTER [29:29] */
#define BCHP_HDMI_TX_PHY_RSEN_CTL_BYPASS_FILTER_MASK               0x20000000
#define BCHP_HDMI_TX_PHY_RSEN_CTL_BYPASS_FILTER_SHIFT              29
#define BCHP_HDMI_TX_PHY_RSEN_CTL_BYPASS_FILTER_DEFAULT            0x00000000

/* HDMI_TX_PHY :: RSEN_CTL :: OVERRIDE [28:28] */
#define BCHP_HDMI_TX_PHY_RSEN_CTL_OVERRIDE_MASK                    0x10000000
#define BCHP_HDMI_TX_PHY_RSEN_CTL_OVERRIDE_SHIFT                   28
#define BCHP_HDMI_TX_PHY_RSEN_CTL_OVERRIDE_DEFAULT                 0x00000000

/* HDMI_TX_PHY :: RSEN_CTL :: OVERRIDE_VALUE [27:27] */
#define BCHP_HDMI_TX_PHY_RSEN_CTL_OVERRIDE_VALUE_MASK              0x08000000
#define BCHP_HDMI_TX_PHY_RSEN_CTL_OVERRIDE_VALUE_SHIFT             27
#define BCHP_HDMI_TX_PHY_RSEN_CTL_OVERRIDE_VALUE_DEFAULT           0x00000001

/* HDMI_TX_PHY :: RSEN_CTL :: MAX_THRESHOLD [26:00] */
#define BCHP_HDMI_TX_PHY_RSEN_CTL_MAX_THRESHOLD_MASK               0x07ffffff
#define BCHP_HDMI_TX_PHY_RSEN_CTL_MAX_THRESHOLD_SHIFT              0
#define BCHP_HDMI_TX_PHY_RSEN_CTL_MAX_THRESHOLD_DEFAULT            0x0000c800

/***************************************************************************
 *RSEN_STATUS - HDMI TX PHY RSEN Status Register
 ***************************************************************************/
/* HDMI_TX_PHY :: RSEN_STATUS :: reserved0 [31:02] */
#define BCHP_HDMI_TX_PHY_RSEN_STATUS_reserved0_MASK                0xfffffffc
#define BCHP_HDMI_TX_PHY_RSEN_STATUS_reserved0_SHIFT               2

/* HDMI_TX_PHY :: RSEN_STATUS :: RSEN_RAW [01:01] */
#define BCHP_HDMI_TX_PHY_RSEN_STATUS_RSEN_RAW_MASK                 0x00000002
#define BCHP_HDMI_TX_PHY_RSEN_STATUS_RSEN_RAW_SHIFT                1

/* HDMI_TX_PHY :: RSEN_STATUS :: RSEN_FILTERED [00:00] */
#define BCHP_HDMI_TX_PHY_RSEN_STATUS_RSEN_FILTERED_MASK            0x00000001
#define BCHP_HDMI_TX_PHY_RSEN_STATUS_RSEN_FILTERED_SHIFT           0

/***************************************************************************
 *SPARE_REG2 - SPARE_REG2   Register
 ***************************************************************************/
/* HDMI_TX_PHY :: SPARE_REG2 :: SPARE_31_0 [31:00] */
#define BCHP_HDMI_TX_PHY_SPARE_REG2_SPARE_31_0_MASK                0xffffffff
#define BCHP_HDMI_TX_PHY_SPARE_REG2_SPARE_31_0_SHIFT               0
#define BCHP_HDMI_TX_PHY_SPARE_REG2_SPARE_31_0_DEFAULT             0x00000000

#endif /* #ifndef BCHP_HDMI_TX_PHY_H__ */

/* End of File */
