<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › mach-pnx8550 › int.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>int.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *</span>
<span class="cm"> * BRIEF MODULE DESCRIPTION</span>
<span class="cm"> *   Interrupt specific definitions</span>
<span class="cm"> *</span>
<span class="cm"> * Author: source@mvista.com</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can distribute it and/or modify it</span>
<span class="cm"> *  under the terms of the GNU General Public License (Version 2) as</span>
<span class="cm"> *  published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm"> *  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> *  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License</span>
<span class="cm"> *  for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License along</span>
<span class="cm"> *  with this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> *  59 Temple Place - Suite 330, Boston MA 02111-1307, USA.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __PNX8550_INT_H</span>
<span class="cp">#define __PNX8550_INT_H</span>

<span class="cp">#define PNX8550_GIC_BASE	0xBBE3E000</span>

<span class="cp">#define PNX8550_GIC_PRIMASK_0	*(volatile unsigned long *)(PNX8550_GIC_BASE + 0x000)</span>
<span class="cp">#define PNX8550_GIC_PRIMASK_1	*(volatile unsigned long *)(PNX8550_GIC_BASE + 0x004)</span>
<span class="cp">#define PNX8550_GIC_VECTOR_0	*(volatile unsigned long *)(PNX8550_GIC_BASE + 0x100)</span>
<span class="cp">#define PNX8550_GIC_VECTOR_1	*(volatile unsigned long *)(PNX8550_GIC_BASE + 0x104)</span>
<span class="cp">#define PNX8550_GIC_PEND_1_31	*(volatile unsigned long *)(PNX8550_GIC_BASE + 0x200)</span>
<span class="cp">#define PNX8550_GIC_PEND_32_63	*(volatile unsigned long *)(PNX8550_GIC_BASE + 0x204)</span>
<span class="cp">#define PNX8550_GIC_PEND_64_70	*(volatile unsigned long *)(PNX8550_GIC_BASE + 0x208)</span>
<span class="cp">#define PNX8550_GIC_FEATURES	*(volatile unsigned long *)(PNX8550_GIC_BASE + 0x300)</span>
<span class="cp">#define PNX8550_GIC_REQ(x)	*(volatile unsigned long *)(PNX8550_GIC_BASE + 0x400 + (x)*4)</span>
<span class="cp">#define PNX8550_GIC_MOD_ID	*(volatile unsigned long *)(PNX8550_GIC_BASE + 0xFFC)</span></pre></div></td></tr>


<tr id="section-2"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-2">&#182;</a></div><p>cp0 is two software + six hw exceptions</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define PNX8550_INT_CP0_TOTINT	8</span>
<span class="cp">#define PNX8550_INT_CP0_MIN	0</span>
<span class="cp">#define PNX8550_INT_CP0_MAX	(PNX8550_INT_CP0_MIN + PNX8550_INT_CP0_TOTINT - 1)</span>

<span class="cp">#define MIPS_CPU_GIC_IRQ        2</span>
<span class="cp">#define MIPS_CPU_TIMER_IRQ      7</span></pre></div></td></tr>


<tr id="section-3"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-3">&#182;</a></div><p>GIC are 71 exceptions connected to cp0's first hardware exception</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define PNX8550_INT_GIC_TOTINT	71</span>
<span class="cp">#define PNX8550_INT_GIC_MIN	(PNX8550_INT_CP0_MAX+1)</span>
<span class="cp">#define PNX8550_INT_GIC_MAX	(PNX8550_INT_GIC_MIN + PNX8550_INT_GIC_TOTINT - 1)</span>

<span class="cp">#define PNX8550_INT_UNDEF              (PNX8550_INT_GIC_MIN+0)</span>
<span class="cp">#define PNX8550_INT_IPC_TARGET0_MIPS   (PNX8550_INT_GIC_MIN+1)</span>
<span class="cp">#define PNX8550_INT_IPC_TARGET1_TM32_1 (PNX8550_INT_GIC_MIN+2)</span>
<span class="cp">#define PNX8550_INT_IPC_TARGET1_TM32_2 (PNX8550_INT_GIC_MIN+3)</span>
<span class="cp">#define PNX8550_INT_RESERVED_4         (PNX8550_INT_GIC_MIN+4)</span>
<span class="cp">#define PNX8550_INT_USB                (PNX8550_INT_GIC_MIN+5)</span>
<span class="cp">#define PNX8550_INT_GPIO_EQ1           (PNX8550_INT_GIC_MIN+6)</span>
<span class="cp">#define PNX8550_INT_GPIO_EQ2           (PNX8550_INT_GIC_MIN+7)</span>
<span class="cp">#define PNX8550_INT_GPIO_EQ3           (PNX8550_INT_GIC_MIN+8)</span>
<span class="cp">#define PNX8550_INT_GPIO_EQ4           (PNX8550_INT_GIC_MIN+9)</span>

<span class="cp">#define PNX8550_INT_GPIO_EQ5           (PNX8550_INT_GIC_MIN+10)</span>
<span class="cp">#define PNX8550_INT_GPIO_EQ6           (PNX8550_INT_GIC_MIN+11)</span>
<span class="cp">#define PNX8550_INT_RESERVED_12        (PNX8550_INT_GIC_MIN+12)</span>
<span class="cp">#define PNX8550_INT_QVCP1              (PNX8550_INT_GIC_MIN+13)</span>
<span class="cp">#define PNX8550_INT_QVCP2              (PNX8550_INT_GIC_MIN+14)</span>
<span class="cp">#define PNX8550_INT_I2C1               (PNX8550_INT_GIC_MIN+15)</span>
<span class="cp">#define PNX8550_INT_I2C2               (PNX8550_INT_GIC_MIN+16)</span>
<span class="cp">#define PNX8550_INT_ISO_UART1          (PNX8550_INT_GIC_MIN+17)</span>
<span class="cp">#define PNX8550_INT_ISO_UART2          (PNX8550_INT_GIC_MIN+18)</span>
<span class="cp">#define PNX8550_INT_UART1              (PNX8550_INT_GIC_MIN+19)</span>

<span class="cp">#define PNX8550_INT_UART2              (PNX8550_INT_GIC_MIN+20)</span>
<span class="cp">#define PNX8550_INT_QNTR               (PNX8550_INT_GIC_MIN+21)</span>
<span class="cp">#define PNX8550_INT_RESERVED22         (PNX8550_INT_GIC_MIN+22)</span>
<span class="cp">#define PNX8550_INT_T_DSC              (PNX8550_INT_GIC_MIN+23)</span>
<span class="cp">#define PNX8550_INT_M_DSC              (PNX8550_INT_GIC_MIN+24)</span>
<span class="cp">#define PNX8550_INT_RESERVED25         (PNX8550_INT_GIC_MIN+25)</span>
<span class="cp">#define PNX8550_INT_2D_DRAW_ENG        (PNX8550_INT_GIC_MIN+26)</span>
<span class="cp">#define PNX8550_INT_MEM_BASED_SCALAR1  (PNX8550_INT_GIC_MIN+27)</span>
<span class="cp">#define PNX8550_INT_VIDEO_MPEG         (PNX8550_INT_GIC_MIN+28)</span>
<span class="cp">#define PNX8550_INT_VIDEO_INPUT_P1     (PNX8550_INT_GIC_MIN+29)</span>

<span class="cp">#define PNX8550_INT_VIDEO_INPUT_P2     (PNX8550_INT_GIC_MIN+30)</span>
<span class="cp">#define PNX8550_INT_SPDI1              (PNX8550_INT_GIC_MIN+31)</span>
<span class="cp">#define PNX8550_INT_SPDO               (PNX8550_INT_GIC_MIN+32)</span>
<span class="cp">#define PNX8550_INT_AUDIO_INPUT1       (PNX8550_INT_GIC_MIN+33)</span>
<span class="cp">#define PNX8550_INT_AUDIO_OUTPUT1      (PNX8550_INT_GIC_MIN+34)</span>
<span class="cp">#define PNX8550_INT_AUDIO_INPUT2       (PNX8550_INT_GIC_MIN+35)</span>
<span class="cp">#define PNX8550_INT_AUDIO_OUTPUT2      (PNX8550_INT_GIC_MIN+36)</span>
<span class="cp">#define PNX8550_INT_MEMBASED_SCALAR2   (PNX8550_INT_GIC_MIN+37)</span>
<span class="cp">#define PNX8550_INT_VPK                (PNX8550_INT_GIC_MIN+38)</span>
<span class="cp">#define PNX8550_INT_MPEG1_MIPS         (PNX8550_INT_GIC_MIN+39)</span>

<span class="cp">#define PNX8550_INT_MPEG1_TM           (PNX8550_INT_GIC_MIN+40)</span>
<span class="cp">#define PNX8550_INT_MPEG2_MIPS         (PNX8550_INT_GIC_MIN+41)</span>
<span class="cp">#define PNX8550_INT_MPEG2_TM           (PNX8550_INT_GIC_MIN+42)</span>
<span class="cp">#define PNX8550_INT_TS_DMA             (PNX8550_INT_GIC_MIN+43)</span>
<span class="cp">#define PNX8550_INT_EDMA               (PNX8550_INT_GIC_MIN+44)</span>
<span class="cp">#define PNX8550_INT_TM_DEBUG1          (PNX8550_INT_GIC_MIN+45)</span>
<span class="cp">#define PNX8550_INT_TM_DEBUG2          (PNX8550_INT_GIC_MIN+46)</span>
<span class="cp">#define PNX8550_INT_PCI_INTA           (PNX8550_INT_GIC_MIN+47)</span>
<span class="cp">#define PNX8550_INT_CLOCK_MODULE       (PNX8550_INT_GIC_MIN+48)</span>
<span class="cp">#define PNX8550_INT_PCI_XIO_INTA_PCI   (PNX8550_INT_GIC_MIN+49)</span>

<span class="cp">#define PNX8550_INT_PCI_XIO_INTB_DMA   (PNX8550_INT_GIC_MIN+50)</span>
<span class="cp">#define PNX8550_INT_PCI_XIO_INTC_GPPM  (PNX8550_INT_GIC_MIN+51)</span>
<span class="cp">#define PNX8550_INT_PCI_XIO_INTD_GPXIO (PNX8550_INT_GIC_MIN+52)</span>
<span class="cp">#define PNX8550_INT_DVD_CSS            (PNX8550_INT_GIC_MIN+53)</span>
<span class="cp">#define PNX8550_INT_VLD                (PNX8550_INT_GIC_MIN+54)</span>
<span class="cp">#define PNX8550_INT_GPIO_TSU_7_0       (PNX8550_INT_GIC_MIN+55)</span>
<span class="cp">#define PNX8550_INT_GPIO_TSU_15_8      (PNX8550_INT_GIC_MIN+56)</span>
<span class="cp">#define PNX8550_INT_GPIO_CTU_IR        (PNX8550_INT_GIC_MIN+57)</span>
<span class="cp">#define PNX8550_INT_GPIO0              (PNX8550_INT_GIC_MIN+58)</span>
<span class="cp">#define PNX8550_INT_GPIO1              (PNX8550_INT_GIC_MIN+59)</span>

<span class="cp">#define PNX8550_INT_GPIO2              (PNX8550_INT_GIC_MIN+60)</span>
<span class="cp">#define PNX8550_INT_GPIO3              (PNX8550_INT_GIC_MIN+61)</span>
<span class="cp">#define PNX8550_INT_GPIO4              (PNX8550_INT_GIC_MIN+62)</span>
<span class="cp">#define PNX8550_INT_GPIO5              (PNX8550_INT_GIC_MIN+63)</span>
<span class="cp">#define PNX8550_INT_GPIO6              (PNX8550_INT_GIC_MIN+64)</span>
<span class="cp">#define PNX8550_INT_GPIO7              (PNX8550_INT_GIC_MIN+65)</span>
<span class="cp">#define PNX8550_INT_PMAN_SECURITY      (PNX8550_INT_GIC_MIN+66)</span>
<span class="cp">#define PNX8550_INT_I2C3               (PNX8550_INT_GIC_MIN+67)</span>
<span class="cp">#define PNX8550_INT_RESERVED_68        (PNX8550_INT_GIC_MIN+68)</span>
<span class="cp">#define PNX8550_INT_SPDI2              (PNX8550_INT_GIC_MIN+69)</span>

<span class="cp">#define PNX8550_INT_I2C4               (PNX8550_INT_GIC_MIN+70)</span></pre></div></td></tr>


<tr id="section-4"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-4">&#182;</a></div><p>Timer are 3 exceptions connected to cp0's 7th hardware exception</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define PNX8550_INT_TIMER_TOTINT       3</span>
<span class="cp">#define PNX8550_INT_TIMER_MIN	       (PNX8550_INT_GIC_MAX+1)</span>
<span class="cp">#define PNX8550_INT_TIMER_MAX          (PNX8550_INT_TIMER_MIN + PNX8550_INT_TIMER_TOTINT - 1)</span>

<span class="cp">#define PNX8550_INT_TIMER1             (PNX8550_INT_TIMER_MIN+0)</span>
<span class="cp">#define PNX8550_INT_TIMER2             (PNX8550_INT_TIMER_MIN+1)</span>
<span class="cp">#define PNX8550_INT_TIMER3             (PNX8550_INT_TIMER_MIN+2)</span>
<span class="cp">#define PNX8550_INT_WATCHDOG           PNX8550_INT_TIMER3</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
