INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cole/Desktop/UCSC/CSE 100/Labs/Lab 5/Lab5/Lab5.srcs/sources_1/imports/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cole/Desktop/UCSC/CSE 100/Labs/Lab 5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/sources_1/new/Ring_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cole/Desktop/UCSC/CSE 100/Labs/Lab 5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cole/Desktop/UCSC/CSE 100/Labs/Lab 5/Lab5/Lab5.srcs/sources_1/new/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cole/Desktop/UCSC/CSE 100/Labs/Lab 5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cole/Desktop/UCSC/CSE 100/Labs/Lab 5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cole/Desktop/UCSC/CSE 100/Labs/Lab 5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cole/Desktop/UCSC/CSE 100/Labs/Lab 5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/Downloads/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/Cole/Desktop/UCSC/CSE 100/Labs/Lab 5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/Downloads/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cole/Desktop/UCSC/CSE 100/Labs/Lab 5/Lab5/Lab5.srcs/sources_1/imports/new/Edge_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cole/Desktop/UCSC/CSE 100/Labs/Lab 5/Lab5/Lab5.srcs/sources_1/imports/new/Counter_16Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_16Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cole/Desktop/UCSC/CSE 100/Labs/Lab 5/Lab5/Lab5.srcs/sim_1/new/State_Machine_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module State_Machine_SIM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cole/Desktop/UCSC/CSE 100/Labs/Lab 5/Lab5/Lab5.srcs/sim_1/new/Top_Level_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level_SIM
