#! /usr/local/Cellar/icarus-verilog/0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fba43d34de0 .scope module, "test_mips" "test_mips" 2 3;
 .timescale -9 -12;
v0x7fba43d4d3c0_0 .net "PC", 31 0, v0x7fba43d4bca0_0; 1 drivers
v0x7fba43d4d440_0 .var "clk", 0 0;
v0x7fba43d4d6b0_0 .net "mem_addr", 31 0, L_0x7fba43d4ebb0; 1 drivers
v0x7fba43d4d730_0 .net "mem_rd_data", 31 0, v0x7fba43d492a0_0; 1 drivers
v0x7fba43d4d7f0_0 .net "mem_wr_data", 31 0, v0x7fba43d4d1c0_0; 1 drivers
v0x7fba43d4d8e0_0 .net "mem_wr_ena", 0 0, L_0x7fba43d4ece0; 1 drivers
v0x7fba43d4d9a0_0 .var "rstb", 0 0;
S_0x7fba43d493a0 .scope module, "uut" "mips" 2 17, 3 5, S_0x7fba43d34de0;
 .timescale -9 -12;
L_0x7fba43d4ece0 .functor BUFZ 1, v0x7fba43d4b5a0_0, C4<0>, C4<0>, C4<0>;
L_0x7fba43d4ee80 .functor AND 1, L_0x7fba43d4ed80, L_0x7fba43d4dbc0, C4<1>, C4<1>;
L_0x7fba43d4ef20 .functor OR 1, v0x7fba43d4b870_0, L_0x7fba43d4ee80, C4<0>, C4<0>;
L_0x7fba43d4f090 .functor NOT 1, L_0x7fba43d4dbc0, C4<0>, C4<0>, C4<0>;
L_0x7fba43d4f1a0 .functor AND 1, L_0x7fba43d4f000, L_0x7fba43d4f090, C4<1>, C4<1>;
L_0x7fba43d4f240 .functor OR 1, L_0x7fba43d4ef20, L_0x7fba43d4f1a0, C4<0>, C4<0>;
v0x7fba43d4bc20_0 .net "ALUResult", 31 0, v0x7fba43d4a6b0_0; 1 drivers
v0x7fba43d4bca0_0 .var "PC", 31 0;
v0x7fba43d4bd20_0 .net "PCEn", 0 0, L_0x7fba43d4f240; 1 drivers
v0x7fba43d4bda0_0 .var "SrcA", 31 0;
v0x7fba43d4be20_0 .var "SrcB", 31 0;
v0x7fba43d4bea0_0 .net "Zero", 0 0, L_0x7fba43d4dbc0; 1 drivers
v0x7fba43d4bf20_0 .net *"_s15", 0 0, L_0x7fba43d4ed80; 1 drivers
v0x7fba43d4bfe0_0 .net *"_s16", 0 0, L_0x7fba43d4ee80; 1 drivers
v0x7fba43d4c060_0 .net *"_s18", 0 0, L_0x7fba43d4ef20; 1 drivers
v0x7fba43d4c130_0 .net *"_s21", 0 0, L_0x7fba43d4f000; 1 drivers
v0x7fba43d4c1b0_0 .net *"_s22", 0 0, L_0x7fba43d4f090; 1 drivers
v0x7fba43d4c290_0 .net *"_s24", 0 0, L_0x7fba43d4f1a0; 1 drivers
v0x7fba43d4c310_0 .net "alu_control", 3 0, v0x7fba43d4add0_0; 1 drivers
v0x7fba43d4c400_0 .var "alu_out", 31 0;
v0x7fba43d4c480_0 .net "clk", 0 0, v0x7fba43d4d440_0; 1 drivers
v0x7fba43d4c580_0 .net "ctrl_alusrca", 1 0, v0x7fba43d4b0c0_0; 1 drivers
v0x7fba43d4c600_0 .net "ctrl_alusrcb", 1 0, v0x7fba43d4b140_0; 1 drivers
v0x7fba43d4c500_0 .net "ctrl_branch", 1 0, v0x7fba43d4b1c0_0; 1 drivers
v0x7fba43d4c710_0 .net "ctrl_ext", 0 0, v0x7fba43d4b280_0; 1 drivers
v0x7fba43d4c680_0 .net "ctrl_iord", 0 0, v0x7fba43d4b520_0; 1 drivers
v0x7fba43d4c830_0 .net "ctrl_iregwr", 0 0, v0x7fba43d4b3d0_0; 1 drivers
v0x7fba43d4c790_0 .net "ctrl_memtoreg", 0 0, v0x7fba43d4b680_0; 1 drivers
v0x7fba43d4c960_0 .net "ctrl_memwr", 0 0, v0x7fba43d4b5a0_0; 1 drivers
v0x7fba43d4c8b0_0 .net "ctrl_pcsrc", 1 0, v0x7fba43d4b7f0_0; 1 drivers
v0x7fba43d4caa0_0 .net "ctrl_pcwr", 0 0, v0x7fba43d4b870_0; 1 drivers
v0x7fba43d4c9e0_0 .net "ctrl_rdst", 1 0, v0x7fba43d4b970_0; 1 drivers
v0x7fba43d4cbf0_0 .net "ctrl_regwr", 0 0, v0x7fba43d4b9f0_0; 1 drivers
v0x7fba43d4cb20_0 .net "ext_out", 31 0, L_0x7fba43d4f4d0; 1 drivers
v0x7fba43d4cd50_0 .var "inst_reg", 31 0;
v0x7fba43d4cc70_0 .alias "mem_addr", 31 0, v0x7fba43d4d6b0_0;
v0x7fba43d4cec0_0 .var "mem_data_reg", 31 0;
v0x7fba43d4d040_0 .alias "mem_rd_data", 31 0, v0x7fba43d4d730_0;
v0x7fba43d4cdd0_0 .alias "mem_wr_data", 31 0, v0x7fba43d4d7f0_0;
v0x7fba43d4cf40_0 .alias "mem_wr_ena", 0 0, v0x7fba43d4d8e0_0;
v0x7fba43d4cfc0_0 .net "rd1", 31 0, L_0x7fba43d4e080; 1 drivers
v0x7fba43d4d0c0_0 .net "rd2", 31 0, L_0x7fba43d4e1f0; 1 drivers
v0x7fba43d4d140_0 .var "reg_a", 31 0;
v0x7fba43d4d1c0_0 .var "reg_b", 31 0;
v0x7fba43d4d240_0 .net "rstb", 0 0, v0x7fba43d4d9a0_0; 1 drivers
v0x7fba43d4d2c0_0 .var "waddr", 4 0;
v0x7fba43d4d340_0 .var "wdata", 31 0;
E_0x7fba43d48f00/0 .event edge, v0x7fba43d4b970_0, v0x7fba43d4b450_0, v0x7fba43d4b680_0, v0x7fba43d48ae0_0;
E_0x7fba43d48f00/1 .event edge, v0x7fba43d4a6b0_0, v0x7fba43d4bca0_0;
E_0x7fba43d48f00 .event/or E_0x7fba43d48f00/0, E_0x7fba43d48f00/1;
E_0x7fba43d49080/0 .event edge, v0x7fba43d4b0c0_0, v0x7fba43d4bca0_0, v0x7fba43d4d140_0, v0x7fba43d4b450_0;
E_0x7fba43d49080/1 .event edge, v0x7fba43d4b140_0, v0x7fba43d4d1c0_0, v0x7fba43d498d0_0;
E_0x7fba43d49080 .event/or E_0x7fba43d49080/0, E_0x7fba43d49080/1;
L_0x7fba43d4e2d0 .part v0x7fba43d4cd50_0, 21, 5;
L_0x7fba43d4e420 .part v0x7fba43d4cd50_0, 16, 5;
L_0x7fba43d4e840 .part v0x7fba43d4cd50_0, 0, 16;
L_0x7fba43d4ebb0 .functor MUXZ 32, v0x7fba43d4bca0_0, v0x7fba43d4c400_0, v0x7fba43d4b520_0, C4<>;
L_0x7fba43d4ed80 .part v0x7fba43d4b1c0_0, 0, 1;
L_0x7fba43d4f000 .part v0x7fba43d4b1c0_0, 1, 1;
S_0x7fba43d4aba0 .scope module, "CONTROL" "control_unit" 3 22, 4 4, S_0x7fba43d493a0;
 .timescale -9 -12;
v0x7fba43d4af80_0 .alias "ALUControl", 3 0, v0x7fba43d4c310_0;
v0x7fba43d4b040_0 .var "ALUOp", 1 0;
v0x7fba43d4b0c0_0 .var "ALUSrcA", 1 0;
v0x7fba43d4b140_0 .var "ALUSrcB", 1 0;
v0x7fba43d4b1c0_0 .var "Branch", 1 0;
v0x7fba43d4b280_0 .var "ExtOp", 0 0;
v0x7fba43d4b310_0 .net "Funct", 5 0, L_0x7fba43d4daf0; 1 drivers
v0x7fba43d4b3d0_0 .var "IRWrite", 0 0;
v0x7fba43d4b450_0 .net "Instr", 31 0, v0x7fba43d4cd50_0; 1 drivers
v0x7fba43d4b520_0 .var "IorD", 0 0;
v0x7fba43d4b5a0_0 .var "MemWrite", 0 0;
v0x7fba43d4b680_0 .var "MemtoReg", 0 0;
v0x7fba43d4b700_0 .net "Opcode", 5 0, L_0x7fba43d4da60; 1 drivers
v0x7fba43d4b7f0_0 .var "PCSrc", 1 0;
v0x7fba43d4b870_0 .var "PCWrite", 0 0;
v0x7fba43d4b970_0 .var "RegDst", 1 0;
v0x7fba43d4b9f0_0 .var "RegWrite", 0 0;
v0x7fba43d4b8f0_0 .alias "cclk", 0 0, v0x7fba43d4c480_0;
v0x7fba43d4bb00_0 .alias "rstb", 0 0, v0x7fba43d4d240_0;
v0x7fba43d4ba70_0 .var "state", 3 0;
E_0x7fba43d4a840 .event edge, v0x7fba43d4ba70_0;
L_0x7fba43d4da60 .part v0x7fba43d4cd50_0, 26, 6;
L_0x7fba43d4daf0 .part v0x7fba43d4cd50_0, 0, 6;
S_0x7fba43d4aca0 .scope module, "ALU_DECODER" "alu_decoder" 4 33, 5 3, S_0x7fba43d4aba0;
 .timescale -9 -12;
v0x7fba43d4add0_0 .var "ALUControl", 3 0;
v0x7fba43d4ae80_0 .net "ALUOp", 1 0, v0x7fba43d4b040_0; 1 drivers
v0x7fba43d4af00_0 .alias "Funct", 5 0, v0x7fba43d4b310_0;
E_0x7fba43d4ad80 .event edge, v0x7fba43d4ae80_0, v0x7fba43d4af00_0;
S_0x7fba43d4a340 .scope module, "ALU" "behavioural_alu" 3 65, 6 10, S_0x7fba43d493a0;
 .timescale -9 -12;
L_0x7fba43d4de20 .functor BUFZ 32, v0x7fba43d4bda0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fba43d4de80 .functor BUFZ 32, v0x7fba43d4be20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fba43d4a480_0 .net "X", 31 0, v0x7fba43d4bda0_0; 1 drivers
v0x7fba43d4a500_0 .net/s "X_s", 31 0, L_0x7fba43d4de20; 1 drivers
v0x7fba43d4a590_0 .net "Y", 31 0, v0x7fba43d4be20_0; 1 drivers
v0x7fba43d4a630_0 .net/s "Y_s", 31 0, L_0x7fba43d4de80; 1 drivers
v0x7fba43d4a6b0_0 .var "Z", 31 0;
v0x7fba43d4a730_0 .net *"_s0", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x7fba43d4a7b0_0 .net "equal", 0 0, L_0x7fba43d4dd10; 1 drivers
v0x7fba43d4a870_0 .alias "op_code", 3 0, v0x7fba43d4c310_0;
v0x7fba43d4a8f0_0 .var "overflow", 0 0;
v0x7fba43d4a9c0_0 .net/s "sra", 31 0, L_0x7fba43d4dee0; 1 drivers
v0x7fba43d4aa40_0 .var/s "sum_diff", 31 0;
v0x7fba43d4ab20_0 .alias "zero", 0 0, v0x7fba43d4bea0_0;
E_0x7fba43d49ef0 .event edge, v0x7fba43d4a870_0, v0x7fba43d4a480_0, v0x7fba43d4a590_0, v0x7fba43d4aa40_0;
E_0x7fba43d4a420/0 .event edge, v0x7fba43d4a870_0, v0x7fba43d4a480_0, v0x7fba43d4a590_0, v0x7fba43d4a500_0;
E_0x7fba43d4a420/1 .event edge, v0x7fba43d4a630_0, v0x7fba43d4a9c0_0;
E_0x7fba43d4a420 .event/or E_0x7fba43d4a420/0, E_0x7fba43d4a420/1;
L_0x7fba43d4dbc0 .cmp/eq 32, v0x7fba43d4a6b0_0, C4<00000000000000000000000000000000>;
L_0x7fba43d4dd10 .cmp/eq 32, v0x7fba43d4bda0_0, v0x7fba43d4be20_0;
L_0x7fba43d4dee0 .shift/rs 32, L_0x7fba43d4de20, L_0x7fba43d4de80;
S_0x7fba43d49a10 .scope module, "REG" "register" 3 104, 7 4, S_0x7fba43d493a0;
 .timescale -12 -12;
L_0x7fba43d4e080 .functor BUFZ 32, L_0x7fba43d4dff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fba43d4e1f0 .functor BUFZ 32, L_0x7fba43d4e160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fba43d49af0_0 .net *"_s0", 31 0, L_0x7fba43d4dff0; 1 drivers
v0x7fba43d49b80_0 .net *"_s4", 31 0, L_0x7fba43d4e160; 1 drivers
v0x7fba43d49c10_0 .net "address1", 4 0, L_0x7fba43d4e2d0; 1 drivers
v0x7fba43d49cb0_0 .net "address2", 4 0, L_0x7fba43d4e420; 1 drivers
v0x7fba43d49d30_0 .net "address3", 4 0, v0x7fba43d4d2c0_0; 1 drivers
v0x7fba43d49de0_0 .alias "clk", 0 0, v0x7fba43d4c480_0;
v0x7fba43d49e60_0 .var "i", 31 0;
v0x7fba43d49f20_0 .alias "read_data1", 31 0, v0x7fba43d4cfc0_0;
v0x7fba43d49fa0_0 .alias "read_data2", 31 0, v0x7fba43d4d0c0_0;
v0x7fba43d4a070 .array "registers", 31 0, 31 0;
v0x7fba43d4a0f0_0 .alias "rst", 0 0, v0x7fba43d4d240_0;
v0x7fba43d4a1d0_0 .net "write_data", 31 0, v0x7fba43d4d340_0; 1 drivers
v0x7fba43d4a250_0 .alias "write_ena", 0 0, v0x7fba43d4cbf0_0;
L_0x7fba43d4dff0 .array/port v0x7fba43d4a070, L_0x7fba43d4e2d0;
L_0x7fba43d4e160 .array/port v0x7fba43d4a070, L_0x7fba43d4e420;
S_0x7fba43d494c0 .scope module, "EXTENDER" "extender" 3 120, 8 5, S_0x7fba43d493a0;
 .timescale -9 -12;
L_0x7fba43d4f4d0 .functor BUFZ 32, L_0x7fba43d4e770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fba43d495a0_0 .net *"_s0", 15 0, C4<0000000000000000>; 1 drivers
v0x7fba43d49620_0 .net *"_s2", 31 0, L_0x7fba43d4e4b0; 1 drivers
v0x7fba43d496b0_0 .net *"_s5", 0 0, L_0x7fba43d4e580; 1 drivers
v0x7fba43d49750_0 .net *"_s6", 15 0, L_0x7fba43d4e650; 1 drivers
v0x7fba43d497d0_0 .net *"_s8", 31 0, L_0x7fba43d4e770; 1 drivers
v0x7fba43d49850_0 .net "in", 15 0, L_0x7fba43d4e840; 1 drivers
v0x7fba43d498d0_0 .alias "out", 31 0, v0x7fba43d4cb20_0;
v0x7fba43d49990_0 .net "zero", 0 0, C4<0>; 1 drivers
L_0x7fba43d4e4b0 .concat [ 16 16 0 0], L_0x7fba43d4e840, C4<0000000000000000>;
L_0x7fba43d4e580 .part L_0x7fba43d4e840, 15, 1;
LS_0x7fba43d4e650_0_0 .concat [ 1 1 1 1], L_0x7fba43d4e580, L_0x7fba43d4e580, L_0x7fba43d4e580, L_0x7fba43d4e580;
LS_0x7fba43d4e650_0_4 .concat [ 1 1 1 1], L_0x7fba43d4e580, L_0x7fba43d4e580, L_0x7fba43d4e580, L_0x7fba43d4e580;
LS_0x7fba43d4e650_0_8 .concat [ 1 1 1 1], L_0x7fba43d4e580, L_0x7fba43d4e580, L_0x7fba43d4e580, L_0x7fba43d4e580;
LS_0x7fba43d4e650_0_12 .concat [ 1 1 1 1], L_0x7fba43d4e580, L_0x7fba43d4e580, L_0x7fba43d4e580, L_0x7fba43d4e580;
L_0x7fba43d4e650 .concat [ 4 4 4 4], LS_0x7fba43d4e650_0_0, LS_0x7fba43d4e650_0_4, LS_0x7fba43d4e650_0_8, LS_0x7fba43d4e650_0_12;
L_0x7fba43d4e770 .concat [ 16 16 0 0], L_0x7fba43d4e840, L_0x7fba43d4e650;
S_0x7fba43d21150 .scope module, "MEMORY" "memory" 2 28, 9 5, S_0x7fba43d34de0;
 .timescale -9 -12;
P_0x7fba43d21238 .param/str "in_file" 9 9, "in2.machine";
P_0x7fba43d21260 .param/str "out_file" 9 10, "out.machine";
v0x7fba43d3bfe0_0 .alias "cpu_clk", 0 0, v0x7fba43d4c480_0;
v0x7fba43d48a50_0 .alias "cpu_mem_addr", 31 0, v0x7fba43d4d6b0_0;
v0x7fba43d48ae0_0 .alias "cpu_mem_rd_data", 31 0, v0x7fba43d4d730_0;
v0x7fba43d48b60_0 .alias "cpu_mem_wr_data", 31 0, v0x7fba43d4d7f0_0;
v0x7fba43d48bf0_0 .alias "cpu_mem_wr_ena", 0 0, v0x7fba43d4d8e0_0;
v0x7fba43d48cb0_0 .var/i "file", 31 0;
v0x7fba43d48d40_0 .net "gpu_clk", 0 0, C4<z>; 0 drivers
v0x7fba43d48e00_0 .net "gpu_mem_addr", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x7fba43d48e80_0 .net "gpu_mem_rd_data", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x7fba43d48f50_0 .net "gpu_mem_wr_data", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x7fba43d48fd0_0 .net "gpu_mem_wr_ena", 0 0, C4<z>; 0 drivers
v0x7fba43d490b0_0 .var/i "ii", 31 0;
v0x7fba43d49130_0 .net "physical_address", 11 0, L_0x7fba43d4f360; 1 drivers
v0x7fba43d49220 .array "physical_memory", 4095 0, 31 0;
v0x7fba43d492a0_0 .var "read_data_reg", 31 0;
E_0x7fba43d332f0 .event posedge, v0x7fba43d3bfe0_0;
L_0x7fba43d4f360 .part L_0x7fba43d4ebb0, 2, 12;
S_0x7fba43d20890 .scope task, "dump" "dump" 9 52, 9 52, S_0x7fba43d21150;
 .timescale -9 -12;
TD_test_mips.MEMORY.dump ;
    %vpi_func 9 54 "$fopen", 8, 32, P_0x7fba43d21260, "w";
    %set/v v0x7fba43d48cb0_0, 8, 32;
    %set/v v0x7fba43d490b0_0, 0, 32;
T_0.0 ;
    %load/v 8, v0x7fba43d490b0_0, 32;
   %cmpi/s 8, 4096, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_call 9 56 "$fwrite", v0x7fba43d48cb0_0, "%h\012", &A<v0x7fba43d49220, v0x7fba43d490b0_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x7fba43d490b0_0, 32;
    %set/v v0x7fba43d490b0_0, 8, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 9 58 "$fclose", v0x7fba43d48cb0_0;
    %end;
    .scope S_0x7fba43d4aca0;
T_1 ;
    %wait E_0x7fba43d4ad80;
    %load/v 8, v0x7fba43d4ae80_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %movi 8, 5, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4add0_0, 0, 8;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x7fba43d4ae80_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_1.2, 8;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4add0_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v0x7fba43d4af00_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_1.4, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_1.5, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_1.6, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_1.7, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_1.8, 6;
    %cmpi/u 8, 38, 6;
    %jmp/1 T_1.9, 6;
    %cmpi/u 8, 39, 6;
    %jmp/1 T_1.10, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_1.11, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_1.12, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_1.13, 6;
    %jmp T_1.14;
T_1.4 ;
    %movi 8, 5, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4add0_0, 0, 8;
    %jmp T_1.14;
T_1.5 ;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4add0_0, 0, 8;
    %jmp T_1.14;
T_1.6 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4add0_0, 0, 0;
    %jmp T_1.14;
T_1.7 ;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4add0_0, 0, 8;
    %jmp T_1.14;
T_1.8 ;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4add0_0, 0, 8;
    %jmp T_1.14;
T_1.9 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4add0_0, 0, 8;
    %jmp T_1.14;
T_1.10 ;
    %movi 8, 3, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4add0_0, 0, 8;
    %jmp T_1.14;
T_1.11 ;
    %movi 8, 9, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4add0_0, 0, 8;
    %jmp T_1.14;
T_1.12 ;
    %movi 8, 8, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4add0_0, 0, 8;
    %jmp T_1.14;
T_1.13 ;
    %movi 8, 10, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4add0_0, 0, 8;
    %jmp T_1.14;
T_1.14 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fba43d4aba0;
T_2 ;
    %wait E_0x7fba43d4a840;
    %load/v 8, v0x7fba43d4ba70_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_2.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_2.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_2.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_2.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_2.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_2.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_2.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_2.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_2.8, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_2.9, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_2.10, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_2.11, 6;
    %jmp T_2.12;
T_2.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fba43d4b680_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b970_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fba43d4b520_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b7f0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b0c0_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b140_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fba43d4b3d0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fba43d4b5a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fba43d4b870_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b1c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fba43d4b9f0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b040_0, 0, 0;
    %jmp T_2.12;
T_2.1 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b0c0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b140_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fba43d4b3d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fba43d4b870_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b040_0, 0, 0;
    %jmp T_2.12;
T_2.2 ;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b0c0_0, 0, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b140_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b040_0, 0, 0;
    %jmp T_2.12;
T_2.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fba43d4b520_0, 0, 1;
    %jmp T_2.12;
T_2.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fba43d4b680_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b970_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fba43d4b9f0_0, 0, 1;
    %jmp T_2.12;
T_2.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fba43d4b520_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fba43d4b5a0_0, 0, 1;
    %jmp T_2.12;
T_2.6 ;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b0c0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b140_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b040_0, 0, 8;
    %jmp T_2.12;
T_2.7 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4ba70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fba43d4b680_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b970_0, 0, 8;
    %jmp T_2.12;
T_2.8 ;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b7f0_0, 0, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b0c0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b140_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b1c0_0, 0, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b040_0, 0, 8;
    %jmp T_2.12;
T_2.9 ;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b0c0_0, 0, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b140_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b040_0, 0, 0;
    %jmp T_2.12;
T_2.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fba43d4b680_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b970_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fba43d4b9f0_0, 0, 1;
    %jmp T_2.12;
T_2.11 ;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b7f0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fba43d4b870_0, 0, 1;
    %jmp T_2.12;
T_2.12 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fba43d4aba0;
T_3 ;
    %wait E_0x7fba43d332f0;
    %load/v 8, v0x7fba43d4bb00_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4ba70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fba43d4b680_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b970_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fba43d4b520_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b7f0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b0c0_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b140_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fba43d4b3d0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fba43d4b5a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fba43d4b870_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b1c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fba43d4b9f0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fba43d4b040_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x7fba43d4ba70_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_3.2, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_3.3, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_3.4, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_3.5, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_3.6, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_3.7, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_3.8, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_3.9, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_3.10, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_3.11, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_3.12, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_3.13, 6;
    %jmp T_3.14;
T_3.2 ;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4ba70_0, 0, 8;
    %jmp T_3.14;
T_3.3 ;
    %load/v 8, v0x7fba43d4b700_0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_3.15, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_3.16, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_3.17, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_3.18, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_3.19, 6;
    %jmp T_3.20;
T_3.15 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4ba70_0, 0, 8;
    %jmp T_3.20;
T_3.16 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4ba70_0, 0, 8;
    %jmp T_3.20;
T_3.17 ;
    %movi 8, 8, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4ba70_0, 0, 8;
    %jmp T_3.20;
T_3.18 ;
    %movi 8, 9, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4ba70_0, 0, 8;
    %jmp T_3.20;
T_3.19 ;
    %movi 8, 11, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4ba70_0, 0, 8;
    %jmp T_3.20;
T_3.20 ;
    %jmp T_3.14;
T_3.4 ;
    %load/v 8, v0x7fba43d4b700_0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_3.21, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_3.22, 6;
    %jmp T_3.23;
T_3.21 ;
    %movi 8, 3, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4ba70_0, 0, 8;
    %jmp T_3.23;
T_3.22 ;
    %movi 8, 5, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4ba70_0, 0, 8;
    %jmp T_3.23;
T_3.23 ;
    %jmp T_3.14;
T_3.5 ;
    %movi 8, 4, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4ba70_0, 0, 8;
    %jmp T_3.14;
T_3.6 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4ba70_0, 0, 0;
    %jmp T_3.14;
T_3.7 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4ba70_0, 0, 0;
    %jmp T_3.14;
T_3.8 ;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4ba70_0, 0, 8;
    %jmp T_3.14;
T_3.9 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4ba70_0, 0, 0;
    %jmp T_3.14;
T_3.10 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4ba70_0, 0, 0;
    %jmp T_3.14;
T_3.11 ;
    %movi 8, 10, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4ba70_0, 0, 8;
    %jmp T_3.14;
T_3.12 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4ba70_0, 0, 0;
    %jmp T_3.14;
T_3.13 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fba43d4ba70_0, 0, 0;
    %jmp T_3.14;
T_3.14 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fba43d4a340;
T_4 ;
    %wait E_0x7fba43d4a420;
    %load/v 8, v0x7fba43d4a870_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_4.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_4.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_4.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_4.3, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_4.4, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_4.5, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_4.6, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_4.7, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_4.8, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_4.9, 6;
    %set/v v0x7fba43d4a6b0_0, 0, 32;
    %jmp T_4.11;
T_4.0 ;
    %load/v 8, v0x7fba43d4a480_0, 32;
    %load/v 40, v0x7fba43d4a590_0, 32;
    %and 8, 40, 32;
    %set/v v0x7fba43d4a6b0_0, 8, 32;
    %jmp T_4.11;
T_4.1 ;
    %load/v 8, v0x7fba43d4a480_0, 32;
    %load/v 40, v0x7fba43d4a590_0, 32;
    %or 8, 40, 32;
    %set/v v0x7fba43d4a6b0_0, 8, 32;
    %jmp T_4.11;
T_4.2 ;
    %load/v 8, v0x7fba43d4a480_0, 32;
    %load/v 40, v0x7fba43d4a590_0, 32;
    %xor 8, 40, 32;
    %set/v v0x7fba43d4a6b0_0, 8, 32;
    %jmp T_4.11;
T_4.3 ;
    %load/v 8, v0x7fba43d4a480_0, 32;
    %load/v 40, v0x7fba43d4a590_0, 32;
    %or 8, 40, 32;
    %inv 8, 32;
    %set/v v0x7fba43d4a6b0_0, 8, 32;
    %jmp T_4.11;
T_4.4 ;
    %load/v 8, v0x7fba43d4a500_0, 32;
    %load/v 40, v0x7fba43d4a630_0, 32;
    %add 8, 40, 32;
    %set/v v0x7fba43d4a6b0_0, 8, 32;
    %jmp T_4.11;
T_4.5 ;
    %load/v 8, v0x7fba43d4a500_0, 32;
    %load/v 40, v0x7fba43d4a630_0, 32;
    %sub 8, 40, 32;
    %set/v v0x7fba43d4a6b0_0, 8, 32;
    %jmp T_4.11;
T_4.6 ;
    %load/v 40, v0x7fba43d4a500_0, 32;
    %load/v 72, v0x7fba43d4a630_0, 32;
    %cmp/s 40, 72, 32;
    %mov 40, 5, 1;
    %mov 8, 40, 1;
    %mov 9, 0, 31;
    %set/v v0x7fba43d4a6b0_0, 8, 32;
    %jmp T_4.11;
T_4.7 ;
    %load/v 8, v0x7fba43d4a480_0, 32;
    %load/v 40, v0x7fba43d4a590_0, 32;
    %ix/get 0, 40, 32;
    %shiftr/i0  8, 32;
    %set/v v0x7fba43d4a6b0_0, 8, 32;
    %jmp T_4.11;
T_4.8 ;
    %load/v 8, v0x7fba43d4a480_0, 32;
    %load/v 40, v0x7fba43d4a590_0, 32;
    %ix/get 0, 40, 32;
    %shiftl/i0  8, 32;
    %set/v v0x7fba43d4a6b0_0, 8, 32;
    %jmp T_4.11;
T_4.9 ;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.15, 4;
    %load/x1p 8, v0x7fba43d4a590_0, 27;
    %jmp T_4.16;
T_4.15 ;
    %mov 8, 2, 27;
T_4.16 ;
; Save base=8 wid=27 in lookaside.
    %or/r 8, 8, 27;
    %jmp/0  T_4.12, 8;
    %mov 9, 0, 32;
    %jmp/1  T_4.14, 8;
T_4.12 ; End of true expr.
    %load/v 41, v0x7fba43d4a9c0_0, 32;
    %jmp/0  T_4.13, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_4.14;
T_4.13 ;
    %mov 9, 41, 32; Return false value
T_4.14 ;
    %set/v v0x7fba43d4a6b0_0, 9, 32;
    %jmp T_4.11;
T_4.11 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fba43d4a340;
T_5 ;
    %wait E_0x7fba43d49ef0;
    %load/v 8, v0x7fba43d4a870_0, 4;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_5.0, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_5.1, 6;
    %set/v v0x7fba43d4a8f0_0, 0, 1;
    %jmp T_5.3;
T_5.0 ;
    %load/v 8, v0x7fba43d4a480_0, 32;
    %load/v 40, v0x7fba43d4a590_0, 32;
    %add 8, 40, 32;
    %set/v v0x7fba43d4aa40_0, 8, 32;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.4, 4;
    %load/x1p 10, v0x7fba43d4a590_0, 1;
    %jmp T_5.5;
T_5.4 ;
    %mov 10, 2, 1;
T_5.5 ;
    %mov 8, 10, 1; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.6, 4;
    %load/x1p 10, v0x7fba43d4a480_0, 1;
    %jmp T_5.7;
T_5.6 ;
    %mov 10, 2, 1;
T_5.7 ;
    %mov 9, 10, 1; Move signal select into place
    %cmpi/u 8, 0, 2;
    %jmp/1 T_5.8, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_5.9, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_5.10, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_5.11, 6;
    %jmp T_5.12;
T_5.8 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.13, 4;
    %load/x1p 8, v0x7fba43d4aa40_0, 1;
    %jmp T_5.14;
T_5.13 ;
    %mov 8, 2, 1;
T_5.14 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x7fba43d4a8f0_0, 8, 1;
    %jmp T_5.12;
T_5.9 ;
    %set/v v0x7fba43d4a8f0_0, 0, 1;
    %jmp T_5.12;
T_5.10 ;
    %set/v v0x7fba43d4a8f0_0, 0, 1;
    %jmp T_5.12;
T_5.11 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.15, 4;
    %load/x1p 8, v0x7fba43d4aa40_0, 1;
    %jmp T_5.16;
T_5.15 ;
    %mov 8, 2, 1;
T_5.16 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %set/v v0x7fba43d4a8f0_0, 8, 1;
    %jmp T_5.12;
T_5.12 ;
    %jmp T_5.3;
T_5.1 ;
    %load/v 8, v0x7fba43d4a480_0, 32;
    %load/v 40, v0x7fba43d4a590_0, 32;
    %sub 8, 40, 32;
    %set/v v0x7fba43d4aa40_0, 8, 32;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.17, 4;
    %load/x1p 10, v0x7fba43d4a590_0, 1;
    %jmp T_5.18;
T_5.17 ;
    %mov 10, 2, 1;
T_5.18 ;
    %mov 8, 10, 1; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.19, 4;
    %load/x1p 10, v0x7fba43d4a480_0, 1;
    %jmp T_5.20;
T_5.19 ;
    %mov 10, 2, 1;
T_5.20 ;
    %mov 9, 10, 1; Move signal select into place
    %cmpi/u 8, 0, 2;
    %jmp/1 T_5.21, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_5.22, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_5.23, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_5.24, 6;
    %jmp T_5.25;
T_5.21 ;
    %set/v v0x7fba43d4a8f0_0, 0, 1;
    %jmp T_5.25;
T_5.22 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.26, 4;
    %load/x1p 8, v0x7fba43d4aa40_0, 1;
    %jmp T_5.27;
T_5.26 ;
    %mov 8, 2, 1;
T_5.27 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x7fba43d4a8f0_0, 8, 1;
    %jmp T_5.25;
T_5.23 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.28, 4;
    %load/x1p 8, v0x7fba43d4aa40_0, 1;
    %jmp T_5.29;
T_5.28 ;
    %mov 8, 2, 1;
T_5.29 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %set/v v0x7fba43d4a8f0_0, 8, 1;
    %jmp T_5.25;
T_5.24 ;
    %set/v v0x7fba43d4a8f0_0, 0, 1;
    %jmp T_5.25;
T_5.25 ;
    %jmp T_5.3;
T_5.3 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fba43d49a10;
T_6 ;
    %wait E_0x7fba43d332f0;
    %load/v 8, v0x7fba43d4a0f0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_6.0, 8;
    %set/v v0x7fba43d49e60_0, 0, 32;
T_6.2 ;
    %load/v 8, v0x7fba43d49e60_0, 32;
   %cmpi/u 8, 31, 32;
    %jmp/0xz T_6.3, 5;
    %ix/getv 3, v0x7fba43d49e60_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7fba43d4a070, 0, 0;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x7fba43d49e60_0, 32;
    %set/v v0x7fba43d49e60_0, 8, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x7fba43d4a250_0, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v0x7fba43d4a1d0_0, 32;
    %ix/getv 3, v0x7fba43d49d30_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7fba43d4a070, 0, 8;
t_1 ;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fba43d493a0;
T_7 ;
    %wait E_0x7fba43d49080;
    %load/v 8, v0x7fba43d4c580_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_7.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_7.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/v 8, v0x7fba43d4bca0_0, 32;
    %set/v v0x7fba43d4bda0_0, 8, 32;
    %jmp T_7.3;
T_7.1 ;
    %load/v 8, v0x7fba43d4d140_0, 32;
    %set/v v0x7fba43d4bda0_0, 8, 32;
    %jmp T_7.3;
T_7.2 ;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.4, 4;
    %load/x1p 40, v0x7fba43d4cd50_0, 5;
    %jmp T_7.5;
T_7.4 ;
    %mov 40, 2, 5;
T_7.5 ;
    %mov 8, 40, 5; Move signal select into place
    %mov 13, 0, 27;
    %set/v v0x7fba43d4bda0_0, 8, 32;
    %jmp T_7.3;
T_7.3 ;
    %load/v 8, v0x7fba43d4c600_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_7.6, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_7.7, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_7.8, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_7.9, 6;
    %jmp T_7.10;
T_7.6 ;
    %load/v 8, v0x7fba43d4d1c0_0, 32;
    %set/v v0x7fba43d4be20_0, 8, 32;
    %jmp T_7.10;
T_7.7 ;
    %movi 8, 4, 32;
    %set/v v0x7fba43d4be20_0, 8, 32;
    %jmp T_7.10;
T_7.8 ;
    %load/v 8, v0x7fba43d4cb20_0, 32;
    %set/v v0x7fba43d4be20_0, 8, 32;
    %jmp T_7.10;
T_7.9 ;
    %mov 8, 0, 2;
    %load/v 10, v0x7fba43d4cb20_0, 30; Select 30 out of 32 bits
    %set/v v0x7fba43d4be20_0, 8, 32;
    %jmp T_7.10;
T_7.10 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fba43d493a0;
T_8 ;
    %wait E_0x7fba43d48f00;
    %load/v 8, v0x7fba43d4c9e0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_8.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_8.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.4, 4;
    %load/x1p 8, v0x7fba43d4cd50_0, 5;
    %jmp T_8.5;
T_8.4 ;
    %mov 8, 2, 5;
T_8.5 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x7fba43d4d2c0_0, 8, 5;
    %load/v 8, v0x7fba43d4c790_0, 1;
    %jmp/0  T_8.6, 8;
    %load/v 9, v0x7fba43d4d040_0, 32;
    %jmp/1  T_8.8, 8;
T_8.6 ; End of true expr.
    %load/v 41, v0x7fba43d4bc20_0, 32;
    %jmp/0  T_8.7, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_8.8;
T_8.7 ;
    %mov 9, 41, 32; Return false value
T_8.8 ;
    %set/v v0x7fba43d4d340_0, 9, 32;
    %jmp T_8.3;
T_8.1 ;
    %ix/load 1, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.9, 4;
    %load/x1p 8, v0x7fba43d4cd50_0, 5;
    %jmp T_8.10;
T_8.9 ;
    %mov 8, 2, 5;
T_8.10 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x7fba43d4d2c0_0, 8, 5;
    %load/v 8, v0x7fba43d4c790_0, 1;
    %jmp/0  T_8.11, 8;
    %load/v 9, v0x7fba43d4d040_0, 32;
    %jmp/1  T_8.13, 8;
T_8.11 ; End of true expr.
    %load/v 41, v0x7fba43d4bc20_0, 32;
    %jmp/0  T_8.12, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_8.13;
T_8.12 ;
    %mov 9, 41, 32; Return false value
T_8.13 ;
    %set/v v0x7fba43d4d340_0, 9, 32;
    %jmp T_8.3;
T_8.2 ;
    %set/v v0x7fba43d4d2c0_0, 1, 5;
    %load/v 8, v0x7fba43d4bca0_0, 32;
    %set/v v0x7fba43d4d340_0, 8, 32;
    %jmp T_8.3;
T_8.3 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fba43d493a0;
T_9 ;
    %wait E_0x7fba43d332f0;
    %load/v 8, v0x7fba43d4d240_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fba43d4bca0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fba43d4cec0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fba43d4cd50_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fba43d4d140_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fba43d4d1c0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fba43d4c400_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0x7fba43d4cfc0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fba43d4d140_0, 0, 8;
    %load/v 8, v0x7fba43d4d0c0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fba43d4d1c0_0, 0, 8;
    %load/v 8, v0x7fba43d4bc20_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fba43d4c400_0, 0, 8;
    %load/v 8, v0x7fba43d4c790_0, 1;
    %jmp/0xz  T_9.2, 8;
    %load/v 8, v0x7fba43d4d040_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fba43d4cec0_0, 0, 8;
T_9.2 ;
    %load/v 8, v0x7fba43d4c830_0, 1;
    %jmp/0xz  T_9.4, 8;
    %load/v 8, v0x7fba43d4d040_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fba43d4cd50_0, 0, 8;
T_9.4 ;
    %load/v 8, v0x7fba43d4bd20_0, 1;
    %jmp/0xz  T_9.6, 8;
    %load/v 8, v0x7fba43d4c8b0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_9.8, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_9.9, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_9.10, 6;
    %jmp T_9.11;
T_9.8 ;
    %load/v 8, v0x7fba43d4bc20_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fba43d4bca0_0, 0, 8;
    %jmp T_9.11;
T_9.9 ;
    %load/v 8, v0x7fba43d4c400_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fba43d4bca0_0, 0, 8;
    %jmp T_9.11;
T_9.10 ;
    %mov 8, 0, 2;
    %load/v 10, v0x7fba43d4cd50_0, 26; Select 26 out of 32 bits
    %ix/load 1, 28, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.12, 4;
    %load/x1p 40, v0x7fba43d4bca0_0, 4;
    %jmp T_9.13;
T_9.12 ;
    %mov 40, 2, 4;
T_9.13 ;
    %mov 36, 40, 4; Move signal select into place
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fba43d4bca0_0, 0, 8;
    %jmp T_9.11;
T_9.11 ;
T_9.6 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fba43d21150;
T_10 ;
    %set/v v0x7fba43d490b0_0, 0, 32;
T_10.0 ;
    %load/v 8, v0x7fba43d490b0_0, 32;
   %cmpi/s 8, 4096, 32;
    %jmp/0xz T_10.1, 5;
    %ix/getv/s 3, v0x7fba43d490b0_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fba43d49220, 0, 32;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x7fba43d490b0_0, 32;
    %set/v v0x7fba43d490b0_0, 8, 32;
    %jmp T_10.0;
T_10.1 ;
    %vpi_call 9 39 "$readmemh", P_0x7fba43d21238, v0x7fba43d49220;
    %end;
    .thread T_10;
    .scope S_0x7fba43d21150;
T_11 ;
    %wait E_0x7fba43d332f0;
    %load/v 8, v0x7fba43d48bf0_0, 1;
    %jmp/0xz  T_11.0, 8;
    %load/v 8, v0x7fba43d48b60_0, 32;
    %ix/getv 3, v0x7fba43d49130_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7fba43d49220, 0, 8;
t_3 ;
    %load/v 8, v0x7fba43d48b60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fba43d492a0_0, 0, 8;
    %jmp T_11.1;
T_11.0 ;
    %ix/getv 3, v0x7fba43d49130_0;
    %load/av 8, v0x7fba43d49220, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fba43d492a0_0, 0, 8;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fba43d34de0;
T_12 ;
    %vpi_call 2 33 "$dumpfile", "test_mips.vcd";
    %vpi_call 2 34 "$dumpvars", 1'sb0, S_0x7fba43d34de0;
    %set/v v0x7fba43d4d440_0, 0, 1;
    %set/v v0x7fba43d4d9a0_0, 0, 1;
    %movi 8, 5, 4;
T_12.0 %cmp/s 0, 8, 4;
    %jmp/0xz T_12.1, 5;
    %add 8, 1, 4;
    %wait E_0x7fba43d332f0;
    %jmp T_12.0;
T_12.1 ;
    %set/v v0x7fba43d4d9a0_0, 1, 1;
    %movi 8, 1000, 11;
T_12.2 %cmp/s 0, 8, 11;
    %jmp/0xz T_12.3, 5;
    %add 8, 1, 11;
    %wait E_0x7fba43d332f0;
    %jmp T_12.2;
T_12.3 ;
    %fork TD_test_mips.MEMORY.dump, S_0x7fba43d20890;
    %join;
    %vpi_call 2 47 "$finish";
    %end;
    .thread T_12;
    .scope S_0x7fba43d34de0;
T_13 ;
    %delay 5000, 0;
    %load/v 8, v0x7fba43d4d440_0, 1;
    %inv 8, 1;
    %set/v v0x7fba43d4d440_0, 8, 1;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "test_mips.v";
    ".//mips.v";
    ".//control_unit.v";
    ".//alu_decoder.v";
    ".//behavioural_alu.v";
    ".//register.v";
    ".//extender.v";
    ".//memory.v";
