

================================================================
== Vitis HLS Report for 'KAN'
================================================================
* Date:           Mon Jul 22 09:44:07 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        KAN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.141 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  12.000 ns|  12.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.67>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%input = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_0" [KAN.cpp:11]   --->   Operation 6 'read' 'input' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input, i32 6, i32 15" [./lookups.h:8->./lookups.h:21->KAN.cpp:11]   --->   Operation 7 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln8 = sext i10 %tmp_20" [./lookups.h:8->./lookups.h:21->KAN.cpp:11]   --->   Operation 8 'sext' 'sext_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input, i32 15" [./lookups.h:8->./lookups.h:21->KAN.cpp:11]   --->   Operation 9 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i16 %input" [./lookups.h:8->./lookups.h:21->KAN.cpp:11]   --->   Operation 10 'trunc' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8, i4 0" [./lookups.h:8->./lookups.h:21->KAN.cpp:11]   --->   Operation 11 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.72ns)   --->   "%icmp_ln8 = icmp_ne  i10 %tmp_1, i10 0" [./lookups.h:8->./lookups.h:21->KAN.cpp:11]   --->   Operation 12 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.72ns)   --->   "%add_ln8 = add i11 %sext_ln8, i11 1" [./lookups.h:8->./lookups.h:21->KAN.cpp:11]   --->   Operation 13 'add' 'add_ln8' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input, i32 10, i32 15" [./lookups.h:9->./lookups.h:21->KAN.cpp:11]   --->   Operation 14 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln9_20 = sext i6 %tmp_22" [./lookups.h:9->./lookups.h:21->KAN.cpp:11]   --->   Operation 15 'sext' 'sext_ln9_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%tmp_24 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8, i32 4, i32 10" [./lookups.h:9->./lookups.h:21->KAN.cpp:11]   --->   Operation 16 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%select_ln8 = select i1 %icmp_ln8, i7 %tmp_24, i7 %sext_ln9_20" [./lookups.h:8->./lookups.h:21->KAN.cpp:11]   --->   Operation 17 'select' 'select_ln8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%select_ln8_1 = select i1 %tmp, i7 %select_ln8, i7 %sext_ln9_20" [./lookups.h:8->./lookups.h:21->KAN.cpp:11]   --->   Operation 18 'select' 'select_ln8_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%sext_ln9 = sext i7 %select_ln8_1" [./lookups.h:9->./lookups.h:21->KAN.cpp:11]   --->   Operation 19 'sext' 'sext_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.30ns) (out node of the LUT)   --->   "%index = xor i8 %sext_ln9, i8 128" [./lookups.h:13->./lookups.h:21->KAN.cpp:11]   --->   Operation 20 'xor' 'index' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i8 %index" [./lookups.h:21->KAN.cpp:11]   --->   Operation 21 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lut_0_0_addr = getelementptr i12 %lut_0_0, i64 0, i64 %zext_ln21" [./lookups.h:21->KAN.cpp:11]   --->   Operation 22 'getelementptr' 'lut_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.64ns)   --->   "%output_0_0 = load i8 %lut_0_0_addr" [./lookups.h:21->KAN.cpp:11]   --->   Operation 23 'load' 'output_0_0' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%lut_0_1_addr = getelementptr i12 %lut_0_1, i64 0, i64 %zext_ln21" [./lookups.h:27->KAN.cpp:12]   --->   Operation 24 'getelementptr' 'lut_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.64ns)   --->   "%output_0_1 = load i8 %lut_0_1_addr" [./lookups.h:27->KAN.cpp:12]   --->   Operation 25 'load' 'output_0_1' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%lut_0_2_addr = getelementptr i12 %lut_0_2, i64 0, i64 %zext_ln21" [./lookups.h:33->KAN.cpp:13]   --->   Operation 26 'getelementptr' 'lut_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.64ns)   --->   "%output_0_2 = load i8 %lut_0_2_addr" [./lookups.h:33->KAN.cpp:13]   --->   Operation 27 'load' 'output_0_2' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lut_0_3_addr = getelementptr i12 %lut_0_3, i64 0, i64 %zext_ln21" [./lookups.h:39->KAN.cpp:14]   --->   Operation 28 'getelementptr' 'lut_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.64ns)   --->   "%output_0_3 = load i8 %lut_0_3_addr" [./lookups.h:39->KAN.cpp:14]   --->   Operation 29 'load' 'output_0_3' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%input_2_17 = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_1" [KAN.cpp:15]   --->   Operation 30 'read' 'input_2_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_2_17, i32 6, i32 15" [./lookups.h:8->./lookups.h:45->KAN.cpp:15]   --->   Operation 31 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln8_2 = sext i10 %tmp_21" [./lookups.h:8->./lookups.h:45->KAN.cpp:15]   --->   Operation 32 'sext' 'sext_ln8_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node index_1)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_2_17, i32 15" [./lookups.h:8->./lookups.h:45->KAN.cpp:15]   --->   Operation 33 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln8_1 = trunc i16 %input_2_17" [./lookups.h:8->./lookups.h:45->KAN.cpp:15]   --->   Operation 34 'trunc' 'trunc_ln8_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8_1, i4 0" [./lookups.h:8->./lookups.h:45->KAN.cpp:15]   --->   Operation 35 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.72ns)   --->   "%icmp_ln8_1 = icmp_ne  i10 %tmp_3, i10 0" [./lookups.h:8->./lookups.h:45->KAN.cpp:15]   --->   Operation 36 'icmp' 'icmp_ln8_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.72ns)   --->   "%add_ln8_1 = add i11 %sext_ln8_2, i11 1" [./lookups.h:8->./lookups.h:45->KAN.cpp:15]   --->   Operation 37 'add' 'add_ln8_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_2_17, i32 10, i32 15" [./lookups.h:9->./lookups.h:45->KAN.cpp:15]   --->   Operation 38 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln9_21 = sext i6 %tmp_28" [./lookups.h:9->./lookups.h:45->KAN.cpp:15]   --->   Operation 39 'sext' 'sext_ln9_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node index_1)   --->   "%tmp_30 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_1, i32 4, i32 10" [./lookups.h:9->./lookups.h:45->KAN.cpp:15]   --->   Operation 40 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node index_1)   --->   "%select_ln8_2 = select i1 %icmp_ln8_1, i7 %tmp_30, i7 %sext_ln9_21" [./lookups.h:8->./lookups.h:45->KAN.cpp:15]   --->   Operation 41 'select' 'select_ln8_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node index_1)   --->   "%select_ln8_3 = select i1 %tmp_26, i7 %select_ln8_2, i7 %sext_ln9_21" [./lookups.h:8->./lookups.h:45->KAN.cpp:15]   --->   Operation 42 'select' 'select_ln8_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node index_1)   --->   "%sext_ln9_1 = sext i7 %select_ln8_3" [./lookups.h:9->./lookups.h:45->KAN.cpp:15]   --->   Operation 43 'sext' 'sext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.30ns) (out node of the LUT)   --->   "%index_1 = xor i8 %sext_ln9_1, i8 128" [./lookups.h:13->./lookups.h:45->KAN.cpp:15]   --->   Operation 44 'xor' 'index_1' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i8 %index_1" [./lookups.h:45->KAN.cpp:15]   --->   Operation 45 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%lut_0_4_addr = getelementptr i12 %lut_0_4, i64 0, i64 %zext_ln45" [./lookups.h:45->KAN.cpp:15]   --->   Operation 46 'getelementptr' 'lut_0_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (0.64ns)   --->   "%output_0_4 = load i8 %lut_0_4_addr" [./lookups.h:45->KAN.cpp:15]   --->   Operation 47 'load' 'output_0_4' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%lut_0_5_addr = getelementptr i12 %lut_0_5, i64 0, i64 %zext_ln45" [./lookups.h:51->KAN.cpp:16]   --->   Operation 48 'getelementptr' 'lut_0_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (0.64ns)   --->   "%output_0_5 = load i8 %lut_0_5_addr" [./lookups.h:51->KAN.cpp:16]   --->   Operation 49 'load' 'output_0_5' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%lut_0_6_addr = getelementptr i12 %lut_0_6, i64 0, i64 %zext_ln45" [./lookups.h:57->KAN.cpp:17]   --->   Operation 50 'getelementptr' 'lut_0_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.64ns)   --->   "%output_0_6 = load i8 %lut_0_6_addr" [./lookups.h:57->KAN.cpp:17]   --->   Operation 51 'load' 'output_0_6' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%lut_0_7_addr = getelementptr i12 %lut_0_7, i64 0, i64 %zext_ln45" [./lookups.h:63->KAN.cpp:18]   --->   Operation 52 'getelementptr' 'lut_0_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (0.64ns)   --->   "%output_0_7 = load i8 %lut_0_7_addr" [./lookups.h:63->KAN.cpp:18]   --->   Operation 53 'load' 'output_0_7' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%input_4_18 = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_2" [KAN.cpp:19]   --->   Operation 54 'read' 'input_4_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_4_18, i32 6, i32 15" [./lookups.h:8->./lookups.h:69->KAN.cpp:19]   --->   Operation 55 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln8_4 = sext i10 %tmp_23" [./lookups.h:8->./lookups.h:69->KAN.cpp:19]   --->   Operation 56 'sext' 'sext_ln8_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node index_2)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_4_18, i32 15" [./lookups.h:8->./lookups.h:69->KAN.cpp:19]   --->   Operation 57 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln8_2 = trunc i16 %input_4_18" [./lookups.h:8->./lookups.h:69->KAN.cpp:19]   --->   Operation 58 'trunc' 'trunc_ln8_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8_2, i4 0" [./lookups.h:8->./lookups.h:69->KAN.cpp:19]   --->   Operation 59 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.72ns)   --->   "%icmp_ln8_2 = icmp_ne  i10 %tmp_5, i10 0" [./lookups.h:8->./lookups.h:69->KAN.cpp:19]   --->   Operation 60 'icmp' 'icmp_ln8_2' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.72ns)   --->   "%add_ln8_2 = add i11 %sext_ln8_4, i11 1" [./lookups.h:8->./lookups.h:69->KAN.cpp:19]   --->   Operation 61 'add' 'add_ln8_2' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_4_18, i32 10, i32 15" [./lookups.h:9->./lookups.h:69->KAN.cpp:19]   --->   Operation 62 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln9_22 = sext i6 %tmp_34" [./lookups.h:9->./lookups.h:69->KAN.cpp:19]   --->   Operation 63 'sext' 'sext_ln9_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node index_2)   --->   "%tmp_36 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_2, i32 4, i32 10" [./lookups.h:9->./lookups.h:69->KAN.cpp:19]   --->   Operation 64 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node index_2)   --->   "%select_ln8_4 = select i1 %icmp_ln8_2, i7 %tmp_36, i7 %sext_ln9_22" [./lookups.h:8->./lookups.h:69->KAN.cpp:19]   --->   Operation 65 'select' 'select_ln8_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node index_2)   --->   "%select_ln8_5 = select i1 %tmp_32, i7 %select_ln8_4, i7 %sext_ln9_22" [./lookups.h:8->./lookups.h:69->KAN.cpp:19]   --->   Operation 66 'select' 'select_ln8_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node index_2)   --->   "%sext_ln9_2 = sext i7 %select_ln8_5" [./lookups.h:9->./lookups.h:69->KAN.cpp:19]   --->   Operation 67 'sext' 'sext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.30ns) (out node of the LUT)   --->   "%index_2 = xor i8 %sext_ln9_2, i8 128" [./lookups.h:13->./lookups.h:69->KAN.cpp:19]   --->   Operation 68 'xor' 'index_2' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i8 %index_2" [./lookups.h:69->KAN.cpp:19]   --->   Operation 69 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%lut_0_8_addr = getelementptr i12 %lut_0_8, i64 0, i64 %zext_ln69" [./lookups.h:69->KAN.cpp:19]   --->   Operation 70 'getelementptr' 'lut_0_8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (0.64ns)   --->   "%output_0_8 = load i8 %lut_0_8_addr" [./lookups.h:69->KAN.cpp:19]   --->   Operation 71 'load' 'output_0_8' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%lut_0_9_addr = getelementptr i12 %lut_0_9, i64 0, i64 %zext_ln69" [./lookups.h:75->KAN.cpp:20]   --->   Operation 72 'getelementptr' 'lut_0_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (0.64ns)   --->   "%output_0_9 = load i8 %lut_0_9_addr" [./lookups.h:75->KAN.cpp:20]   --->   Operation 73 'load' 'output_0_9' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%lut_0_10_addr = getelementptr i12 %lut_0_10, i64 0, i64 %zext_ln69" [./lookups.h:81->KAN.cpp:21]   --->   Operation 74 'getelementptr' 'lut_0_10_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (0.64ns)   --->   "%output_0_10 = load i8 %lut_0_10_addr" [./lookups.h:81->KAN.cpp:21]   --->   Operation 75 'load' 'output_0_10' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%lut_0_11_addr = getelementptr i12 %lut_0_11, i64 0, i64 %zext_ln69" [./lookups.h:87->KAN.cpp:22]   --->   Operation 76 'getelementptr' 'lut_0_11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (0.64ns)   --->   "%output_0_11 = load i8 %lut_0_11_addr" [./lookups.h:87->KAN.cpp:22]   --->   Operation 77 'load' 'output_0_11' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%input_6_19 = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_3" [KAN.cpp:23]   --->   Operation 78 'read' 'input_6_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_6_19, i32 6, i32 15" [./lookups.h:8->./lookups.h:93->KAN.cpp:23]   --->   Operation 79 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln8_6 = sext i10 %tmp_25" [./lookups.h:8->./lookups.h:93->KAN.cpp:23]   --->   Operation 80 'sext' 'sext_ln8_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node index_3)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_6_19, i32 15" [./lookups.h:8->./lookups.h:93->KAN.cpp:23]   --->   Operation 81 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln8_3 = trunc i16 %input_6_19" [./lookups.h:8->./lookups.h:93->KAN.cpp:23]   --->   Operation 82 'trunc' 'trunc_ln8_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8_3, i4 0" [./lookups.h:8->./lookups.h:93->KAN.cpp:23]   --->   Operation 83 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.72ns)   --->   "%icmp_ln8_3 = icmp_ne  i10 %tmp_7, i10 0" [./lookups.h:8->./lookups.h:93->KAN.cpp:23]   --->   Operation 84 'icmp' 'icmp_ln8_3' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.72ns)   --->   "%add_ln8_3 = add i11 %sext_ln8_6, i11 1" [./lookups.h:8->./lookups.h:93->KAN.cpp:23]   --->   Operation 85 'add' 'add_ln8_3' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_6_19, i32 10, i32 15" [./lookups.h:9->./lookups.h:93->KAN.cpp:23]   --->   Operation 86 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln9_23 = sext i6 %tmp_40" [./lookups.h:9->./lookups.h:93->KAN.cpp:23]   --->   Operation 87 'sext' 'sext_ln9_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node index_3)   --->   "%tmp_42 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_3, i32 4, i32 10" [./lookups.h:9->./lookups.h:93->KAN.cpp:23]   --->   Operation 88 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node index_3)   --->   "%select_ln8_6 = select i1 %icmp_ln8_3, i7 %tmp_42, i7 %sext_ln9_23" [./lookups.h:8->./lookups.h:93->KAN.cpp:23]   --->   Operation 89 'select' 'select_ln8_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node index_3)   --->   "%select_ln8_7 = select i1 %tmp_38, i7 %select_ln8_6, i7 %sext_ln9_23" [./lookups.h:8->./lookups.h:93->KAN.cpp:23]   --->   Operation 90 'select' 'select_ln8_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node index_3)   --->   "%sext_ln9_3 = sext i7 %select_ln8_7" [./lookups.h:9->./lookups.h:93->KAN.cpp:23]   --->   Operation 91 'sext' 'sext_ln9_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.30ns) (out node of the LUT)   --->   "%index_3 = xor i8 %sext_ln9_3, i8 128" [./lookups.h:13->./lookups.h:93->KAN.cpp:23]   --->   Operation 92 'xor' 'index_3' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i8 %index_3" [./lookups.h:93->KAN.cpp:23]   --->   Operation 93 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%lut_0_12_addr = getelementptr i12 %lut_0_12, i64 0, i64 %zext_ln93" [./lookups.h:93->KAN.cpp:23]   --->   Operation 94 'getelementptr' 'lut_0_12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [2/2] (0.64ns)   --->   "%output_0_12 = load i8 %lut_0_12_addr" [./lookups.h:93->KAN.cpp:23]   --->   Operation 95 'load' 'output_0_12' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%lut_0_13_addr = getelementptr i12 %lut_0_13, i64 0, i64 %zext_ln93" [./lookups.h:99->KAN.cpp:24]   --->   Operation 96 'getelementptr' 'lut_0_13_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [2/2] (0.64ns)   --->   "%output_0_13 = load i8 %lut_0_13_addr" [./lookups.h:99->KAN.cpp:24]   --->   Operation 97 'load' 'output_0_13' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%lut_0_14_addr = getelementptr i12 %lut_0_14, i64 0, i64 %zext_ln93" [./lookups.h:105->KAN.cpp:25]   --->   Operation 98 'getelementptr' 'lut_0_14_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [2/2] (0.64ns)   --->   "%output_0_14 = load i8 %lut_0_14_addr" [./lookups.h:105->KAN.cpp:25]   --->   Operation 99 'load' 'output_0_14' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%lut_0_15_addr = getelementptr i12 %lut_0_15, i64 0, i64 %zext_ln93" [./lookups.h:111->KAN.cpp:26]   --->   Operation 100 'getelementptr' 'lut_0_15_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [2/2] (0.64ns)   --->   "%output_0_15 = load i8 %lut_0_15_addr" [./lookups.h:111->KAN.cpp:26]   --->   Operation 101 'load' 'output_0_15' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%input_8_20 = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_4" [KAN.cpp:27]   --->   Operation 102 'read' 'input_8_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_8_20, i32 6, i32 15" [./lookups.h:8->./lookups.h:117->KAN.cpp:27]   --->   Operation 103 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln8_8 = sext i10 %tmp_27" [./lookups.h:8->./lookups.h:117->KAN.cpp:27]   --->   Operation 104 'sext' 'sext_ln8_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node index_4)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_8_20, i32 15" [./lookups.h:8->./lookups.h:117->KAN.cpp:27]   --->   Operation 105 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln8_4 = trunc i16 %input_8_20" [./lookups.h:8->./lookups.h:117->KAN.cpp:27]   --->   Operation 106 'trunc' 'trunc_ln8_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8_4, i4 0" [./lookups.h:8->./lookups.h:117->KAN.cpp:27]   --->   Operation 107 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.72ns)   --->   "%icmp_ln8_4 = icmp_ne  i10 %tmp_9, i10 0" [./lookups.h:8->./lookups.h:117->KAN.cpp:27]   --->   Operation 108 'icmp' 'icmp_ln8_4' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.72ns)   --->   "%add_ln8_4 = add i11 %sext_ln8_8, i11 1" [./lookups.h:8->./lookups.h:117->KAN.cpp:27]   --->   Operation 109 'add' 'add_ln8_4' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_8_20, i32 10, i32 15" [./lookups.h:9->./lookups.h:117->KAN.cpp:27]   --->   Operation 110 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln9_24 = sext i6 %tmp_46" [./lookups.h:9->./lookups.h:117->KAN.cpp:27]   --->   Operation 111 'sext' 'sext_ln9_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node index_4)   --->   "%tmp_48 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_4, i32 4, i32 10" [./lookups.h:9->./lookups.h:117->KAN.cpp:27]   --->   Operation 112 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node index_4)   --->   "%select_ln8_8 = select i1 %icmp_ln8_4, i7 %tmp_48, i7 %sext_ln9_24" [./lookups.h:8->./lookups.h:117->KAN.cpp:27]   --->   Operation 113 'select' 'select_ln8_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node index_4)   --->   "%select_ln8_9 = select i1 %tmp_44, i7 %select_ln8_8, i7 %sext_ln9_24" [./lookups.h:8->./lookups.h:117->KAN.cpp:27]   --->   Operation 114 'select' 'select_ln8_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node index_4)   --->   "%sext_ln9_4 = sext i7 %select_ln8_9" [./lookups.h:9->./lookups.h:117->KAN.cpp:27]   --->   Operation 115 'sext' 'sext_ln9_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.30ns) (out node of the LUT)   --->   "%index_4 = xor i8 %sext_ln9_4, i8 128" [./lookups.h:13->./lookups.h:117->KAN.cpp:27]   --->   Operation 116 'xor' 'index_4' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i8 %index_4" [./lookups.h:117->KAN.cpp:27]   --->   Operation 117 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%lut_0_16_addr = getelementptr i12 %lut_0_16, i64 0, i64 %zext_ln117" [./lookups.h:117->KAN.cpp:27]   --->   Operation 118 'getelementptr' 'lut_0_16_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [2/2] (0.64ns)   --->   "%output_0_16 = load i8 %lut_0_16_addr" [./lookups.h:117->KAN.cpp:27]   --->   Operation 119 'load' 'output_0_16' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%lut_0_17_addr = getelementptr i12 %lut_0_17, i64 0, i64 %zext_ln117" [./lookups.h:123->KAN.cpp:28]   --->   Operation 120 'getelementptr' 'lut_0_17_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [2/2] (0.64ns)   --->   "%output_0_17 = load i8 %lut_0_17_addr" [./lookups.h:123->KAN.cpp:28]   --->   Operation 121 'load' 'output_0_17' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%lut_0_18_addr = getelementptr i12 %lut_0_18, i64 0, i64 %zext_ln117" [./lookups.h:129->KAN.cpp:29]   --->   Operation 122 'getelementptr' 'lut_0_18_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [2/2] (0.64ns)   --->   "%output_0_18 = load i8 %lut_0_18_addr" [./lookups.h:129->KAN.cpp:29]   --->   Operation 123 'load' 'output_0_18' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%lut_0_19_addr = getelementptr i12 %lut_0_19, i64 0, i64 %zext_ln117" [./lookups.h:135->KAN.cpp:30]   --->   Operation 124 'getelementptr' 'lut_0_19_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [2/2] (0.64ns)   --->   "%output_0_19 = load i8 %lut_0_19_addr" [./lookups.h:135->KAN.cpp:30]   --->   Operation 125 'load' 'output_0_19' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%input_10_21 = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_5" [KAN.cpp:31]   --->   Operation 126 'read' 'input_10_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_10_21, i32 6, i32 15" [./lookups.h:8->./lookups.h:141->KAN.cpp:31]   --->   Operation 127 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln8_10 = sext i10 %tmp_29" [./lookups.h:8->./lookups.h:141->KAN.cpp:31]   --->   Operation 128 'sext' 'sext_ln8_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node index_5)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_10_21, i32 15" [./lookups.h:8->./lookups.h:141->KAN.cpp:31]   --->   Operation 129 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln8_5 = trunc i16 %input_10_21" [./lookups.h:8->./lookups.h:141->KAN.cpp:31]   --->   Operation 130 'trunc' 'trunc_ln8_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8_5, i4 0" [./lookups.h:8->./lookups.h:141->KAN.cpp:31]   --->   Operation 131 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.72ns)   --->   "%icmp_ln8_5 = icmp_ne  i10 %tmp_s, i10 0" [./lookups.h:8->./lookups.h:141->KAN.cpp:31]   --->   Operation 132 'icmp' 'icmp_ln8_5' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.72ns)   --->   "%add_ln8_5 = add i11 %sext_ln8_10, i11 1" [./lookups.h:8->./lookups.h:141->KAN.cpp:31]   --->   Operation 133 'add' 'add_ln8_5' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_10_21, i32 10, i32 15" [./lookups.h:9->./lookups.h:141->KAN.cpp:31]   --->   Operation 134 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln9_25 = sext i6 %tmp_52" [./lookups.h:9->./lookups.h:141->KAN.cpp:31]   --->   Operation 135 'sext' 'sext_ln9_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node index_5)   --->   "%tmp_54 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_5, i32 4, i32 10" [./lookups.h:9->./lookups.h:141->KAN.cpp:31]   --->   Operation 136 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node index_5)   --->   "%select_ln8_10 = select i1 %icmp_ln8_5, i7 %tmp_54, i7 %sext_ln9_25" [./lookups.h:8->./lookups.h:141->KAN.cpp:31]   --->   Operation 137 'select' 'select_ln8_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node index_5)   --->   "%select_ln8_11 = select i1 %tmp_50, i7 %select_ln8_10, i7 %sext_ln9_25" [./lookups.h:8->./lookups.h:141->KAN.cpp:31]   --->   Operation 138 'select' 'select_ln8_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node index_5)   --->   "%sext_ln9_5 = sext i7 %select_ln8_11" [./lookups.h:9->./lookups.h:141->KAN.cpp:31]   --->   Operation 139 'sext' 'sext_ln9_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.30ns) (out node of the LUT)   --->   "%index_5 = xor i8 %sext_ln9_5, i8 128" [./lookups.h:13->./lookups.h:141->KAN.cpp:31]   --->   Operation 140 'xor' 'index_5' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i8 %index_5" [./lookups.h:141->KAN.cpp:31]   --->   Operation 141 'zext' 'zext_ln141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%lut_0_20_addr = getelementptr i12 %lut_0_20, i64 0, i64 %zext_ln141" [./lookups.h:141->KAN.cpp:31]   --->   Operation 142 'getelementptr' 'lut_0_20_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [2/2] (0.64ns)   --->   "%output_0_20 = load i8 %lut_0_20_addr" [./lookups.h:141->KAN.cpp:31]   --->   Operation 143 'load' 'output_0_20' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%lut_0_21_addr = getelementptr i12 %lut_0_21, i64 0, i64 %zext_ln141" [./lookups.h:147->KAN.cpp:32]   --->   Operation 144 'getelementptr' 'lut_0_21_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [2/2] (0.64ns)   --->   "%output_0_21 = load i8 %lut_0_21_addr" [./lookups.h:147->KAN.cpp:32]   --->   Operation 145 'load' 'output_0_21' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%lut_0_22_addr = getelementptr i12 %lut_0_22, i64 0, i64 %zext_ln141" [./lookups.h:153->KAN.cpp:33]   --->   Operation 146 'getelementptr' 'lut_0_22_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [2/2] (0.64ns)   --->   "%output_0_22 = load i8 %lut_0_22_addr" [./lookups.h:153->KAN.cpp:33]   --->   Operation 147 'load' 'output_0_22' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%lut_0_23_addr = getelementptr i12 %lut_0_23, i64 0, i64 %zext_ln141" [./lookups.h:159->KAN.cpp:34]   --->   Operation 148 'getelementptr' 'lut_0_23_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [2/2] (0.64ns)   --->   "%output_0_23 = load i8 %lut_0_23_addr" [./lookups.h:159->KAN.cpp:34]   --->   Operation 149 'load' 'output_0_23' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%input_12_22 = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_6" [KAN.cpp:35]   --->   Operation 150 'read' 'input_12_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_12_22, i32 6, i32 15" [./lookups.h:8->./lookups.h:165->KAN.cpp:35]   --->   Operation 151 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln8_12 = sext i10 %tmp_31" [./lookups.h:8->./lookups.h:165->KAN.cpp:35]   --->   Operation 152 'sext' 'sext_ln8_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node index_6)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_12_22, i32 15" [./lookups.h:8->./lookups.h:165->KAN.cpp:35]   --->   Operation 153 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln8_6 = trunc i16 %input_12_22" [./lookups.h:8->./lookups.h:165->KAN.cpp:35]   --->   Operation 154 'trunc' 'trunc_ln8_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8_6, i4 0" [./lookups.h:8->./lookups.h:165->KAN.cpp:35]   --->   Operation 155 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.72ns)   --->   "%icmp_ln8_6 = icmp_ne  i10 %tmp_2, i10 0" [./lookups.h:8->./lookups.h:165->KAN.cpp:35]   --->   Operation 156 'icmp' 'icmp_ln8_6' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.72ns)   --->   "%add_ln8_6 = add i11 %sext_ln8_12, i11 1" [./lookups.h:8->./lookups.h:165->KAN.cpp:35]   --->   Operation 157 'add' 'add_ln8_6' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_12_22, i32 10, i32 15" [./lookups.h:9->./lookups.h:165->KAN.cpp:35]   --->   Operation 158 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln9_26 = sext i6 %tmp_58" [./lookups.h:9->./lookups.h:165->KAN.cpp:35]   --->   Operation 159 'sext' 'sext_ln9_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node index_6)   --->   "%tmp_59 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_6, i32 4, i32 10" [./lookups.h:9->./lookups.h:165->KAN.cpp:35]   --->   Operation 160 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node index_6)   --->   "%select_ln8_12 = select i1 %icmp_ln8_6, i7 %tmp_59, i7 %sext_ln9_26" [./lookups.h:8->./lookups.h:165->KAN.cpp:35]   --->   Operation 161 'select' 'select_ln8_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node index_6)   --->   "%select_ln8_13 = select i1 %tmp_56, i7 %select_ln8_12, i7 %sext_ln9_26" [./lookups.h:8->./lookups.h:165->KAN.cpp:35]   --->   Operation 162 'select' 'select_ln8_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node index_6)   --->   "%sext_ln9_6 = sext i7 %select_ln8_13" [./lookups.h:9->./lookups.h:165->KAN.cpp:35]   --->   Operation 163 'sext' 'sext_ln9_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.30ns) (out node of the LUT)   --->   "%index_6 = xor i8 %sext_ln9_6, i8 128" [./lookups.h:13->./lookups.h:165->KAN.cpp:35]   --->   Operation 164 'xor' 'index_6' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i8 %index_6" [./lookups.h:165->KAN.cpp:35]   --->   Operation 165 'zext' 'zext_ln165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%lut_0_24_addr = getelementptr i12 %lut_0_24, i64 0, i64 %zext_ln165" [./lookups.h:165->KAN.cpp:35]   --->   Operation 166 'getelementptr' 'lut_0_24_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [2/2] (0.64ns)   --->   "%output_0_24 = load i8 %lut_0_24_addr" [./lookups.h:165->KAN.cpp:35]   --->   Operation 167 'load' 'output_0_24' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%lut_0_25_addr = getelementptr i12 %lut_0_25, i64 0, i64 %zext_ln165" [./lookups.h:171->KAN.cpp:36]   --->   Operation 168 'getelementptr' 'lut_0_25_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [2/2] (0.64ns)   --->   "%output_0_25 = load i8 %lut_0_25_addr" [./lookups.h:171->KAN.cpp:36]   --->   Operation 169 'load' 'output_0_25' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%lut_0_26_addr = getelementptr i12 %lut_0_26, i64 0, i64 %zext_ln165" [./lookups.h:177->KAN.cpp:37]   --->   Operation 170 'getelementptr' 'lut_0_26_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [2/2] (0.64ns)   --->   "%output_0_26 = load i8 %lut_0_26_addr" [./lookups.h:177->KAN.cpp:37]   --->   Operation 171 'load' 'output_0_26' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%lut_0_27_addr = getelementptr i12 %lut_0_27, i64 0, i64 %zext_ln165" [./lookups.h:183->KAN.cpp:38]   --->   Operation 172 'getelementptr' 'lut_0_27_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [2/2] (0.64ns)   --->   "%output_0_27 = load i8 %lut_0_27_addr" [./lookups.h:183->KAN.cpp:38]   --->   Operation 173 'load' 'output_0_27' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%input_14_23 = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_7" [KAN.cpp:39]   --->   Operation 174 'read' 'input_14_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_14_23, i32 6, i32 15" [./lookups.h:8->./lookups.h:189->KAN.cpp:39]   --->   Operation 175 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln8_14 = sext i10 %tmp_33" [./lookups.h:8->./lookups.h:189->KAN.cpp:39]   --->   Operation 176 'sext' 'sext_ln8_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node index_7)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_14_23, i32 15" [./lookups.h:8->./lookups.h:189->KAN.cpp:39]   --->   Operation 177 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln8_7 = trunc i16 %input_14_23" [./lookups.h:8->./lookups.h:189->KAN.cpp:39]   --->   Operation 178 'trunc' 'trunc_ln8_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8_7, i4 0" [./lookups.h:8->./lookups.h:189->KAN.cpp:39]   --->   Operation 179 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.72ns)   --->   "%icmp_ln8_7 = icmp_ne  i10 %tmp_4, i10 0" [./lookups.h:8->./lookups.h:189->KAN.cpp:39]   --->   Operation 180 'icmp' 'icmp_ln8_7' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.72ns)   --->   "%add_ln8_7 = add i11 %sext_ln8_14, i11 1" [./lookups.h:8->./lookups.h:189->KAN.cpp:39]   --->   Operation 181 'add' 'add_ln8_7' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_14_23, i32 10, i32 15" [./lookups.h:9->./lookups.h:189->KAN.cpp:39]   --->   Operation 182 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln9_27 = sext i6 %tmp_61" [./lookups.h:9->./lookups.h:189->KAN.cpp:39]   --->   Operation 183 'sext' 'sext_ln9_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node index_7)   --->   "%tmp_62 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_7, i32 4, i32 10" [./lookups.h:9->./lookups.h:189->KAN.cpp:39]   --->   Operation 184 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node index_7)   --->   "%select_ln8_14 = select i1 %icmp_ln8_7, i7 %tmp_62, i7 %sext_ln9_27" [./lookups.h:8->./lookups.h:189->KAN.cpp:39]   --->   Operation 185 'select' 'select_ln8_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node index_7)   --->   "%select_ln8_15 = select i1 %tmp_60, i7 %select_ln8_14, i7 %sext_ln9_27" [./lookups.h:8->./lookups.h:189->KAN.cpp:39]   --->   Operation 186 'select' 'select_ln8_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node index_7)   --->   "%sext_ln9_7 = sext i7 %select_ln8_15" [./lookups.h:9->./lookups.h:189->KAN.cpp:39]   --->   Operation 187 'sext' 'sext_ln9_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.30ns) (out node of the LUT)   --->   "%index_7 = xor i8 %sext_ln9_7, i8 128" [./lookups.h:13->./lookups.h:189->KAN.cpp:39]   --->   Operation 188 'xor' 'index_7' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i8 %index_7" [./lookups.h:189->KAN.cpp:39]   --->   Operation 189 'zext' 'zext_ln189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%lut_0_28_addr = getelementptr i12 %lut_0_28, i64 0, i64 %zext_ln189" [./lookups.h:189->KAN.cpp:39]   --->   Operation 190 'getelementptr' 'lut_0_28_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [2/2] (0.64ns)   --->   "%output_0_28 = load i8 %lut_0_28_addr" [./lookups.h:189->KAN.cpp:39]   --->   Operation 191 'load' 'output_0_28' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%lut_0_29_addr = getelementptr i12 %lut_0_29, i64 0, i64 %zext_ln189" [./lookups.h:195->KAN.cpp:40]   --->   Operation 192 'getelementptr' 'lut_0_29_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [2/2] (0.64ns)   --->   "%output_0_29 = load i8 %lut_0_29_addr" [./lookups.h:195->KAN.cpp:40]   --->   Operation 193 'load' 'output_0_29' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%lut_0_30_addr = getelementptr i12 %lut_0_30, i64 0, i64 %zext_ln189" [./lookups.h:201->KAN.cpp:41]   --->   Operation 194 'getelementptr' 'lut_0_30_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [2/2] (0.64ns)   --->   "%output_0_30 = load i8 %lut_0_30_addr" [./lookups.h:201->KAN.cpp:41]   --->   Operation 195 'load' 'output_0_30' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%lut_0_31_addr = getelementptr i12 %lut_0_31, i64 0, i64 %zext_ln189" [./lookups.h:207->KAN.cpp:42]   --->   Operation 196 'getelementptr' 'lut_0_31_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [2/2] (0.64ns)   --->   "%output_0_31 = load i8 %lut_0_31_addr" [./lookups.h:207->KAN.cpp:42]   --->   Operation 197 'load' 'output_0_31' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%input_16 = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_8" [KAN.cpp:43]   --->   Operation 198 'read' 'input_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_16, i32 6, i32 15" [./lookups.h:8->./lookups.h:213->KAN.cpp:43]   --->   Operation 199 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln8_16 = sext i10 %tmp_35" [./lookups.h:8->./lookups.h:213->KAN.cpp:43]   --->   Operation 200 'sext' 'sext_ln8_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node index_8)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_16, i32 15" [./lookups.h:8->./lookups.h:213->KAN.cpp:43]   --->   Operation 201 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln8_8 = trunc i16 %input_16" [./lookups.h:8->./lookups.h:213->KAN.cpp:43]   --->   Operation 202 'trunc' 'trunc_ln8_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8_8, i4 0" [./lookups.h:8->./lookups.h:213->KAN.cpp:43]   --->   Operation 203 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.72ns)   --->   "%icmp_ln8_8 = icmp_ne  i10 %tmp_6, i10 0" [./lookups.h:8->./lookups.h:213->KAN.cpp:43]   --->   Operation 204 'icmp' 'icmp_ln8_8' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.72ns)   --->   "%add_ln8_8 = add i11 %sext_ln8_16, i11 1" [./lookups.h:8->./lookups.h:213->KAN.cpp:43]   --->   Operation 205 'add' 'add_ln8_8' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_16, i32 10, i32 15" [./lookups.h:9->./lookups.h:213->KAN.cpp:43]   --->   Operation 206 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln9_28 = sext i6 %tmp_64" [./lookups.h:9->./lookups.h:213->KAN.cpp:43]   --->   Operation 207 'sext' 'sext_ln9_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node index_8)   --->   "%tmp_65 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_8, i32 4, i32 10" [./lookups.h:9->./lookups.h:213->KAN.cpp:43]   --->   Operation 208 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node index_8)   --->   "%select_ln8_16 = select i1 %icmp_ln8_8, i7 %tmp_65, i7 %sext_ln9_28" [./lookups.h:8->./lookups.h:213->KAN.cpp:43]   --->   Operation 209 'select' 'select_ln8_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node index_8)   --->   "%select_ln8_17 = select i1 %tmp_63, i7 %select_ln8_16, i7 %sext_ln9_28" [./lookups.h:8->./lookups.h:213->KAN.cpp:43]   --->   Operation 210 'select' 'select_ln8_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node index_8)   --->   "%sext_ln9_8 = sext i7 %select_ln8_17" [./lookups.h:9->./lookups.h:213->KAN.cpp:43]   --->   Operation 211 'sext' 'sext_ln9_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.30ns) (out node of the LUT)   --->   "%index_8 = xor i8 %sext_ln9_8, i8 128" [./lookups.h:13->./lookups.h:213->KAN.cpp:43]   --->   Operation 212 'xor' 'index_8' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i8 %index_8" [./lookups.h:213->KAN.cpp:43]   --->   Operation 213 'zext' 'zext_ln213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%lut_0_32_addr = getelementptr i12 %lut_0_32, i64 0, i64 %zext_ln213" [./lookups.h:213->KAN.cpp:43]   --->   Operation 214 'getelementptr' 'lut_0_32_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [2/2] (0.64ns)   --->   "%output_0_32 = load i8 %lut_0_32_addr" [./lookups.h:213->KAN.cpp:43]   --->   Operation 215 'load' 'output_0_32' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%lut_0_33_addr = getelementptr i12 %lut_0_33, i64 0, i64 %zext_ln213" [./lookups.h:219->KAN.cpp:44]   --->   Operation 216 'getelementptr' 'lut_0_33_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [2/2] (0.64ns)   --->   "%output_0_33 = load i8 %lut_0_33_addr" [./lookups.h:219->KAN.cpp:44]   --->   Operation 217 'load' 'output_0_33' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%lut_0_34_addr = getelementptr i12 %lut_0_34, i64 0, i64 %zext_ln213" [./lookups.h:225->KAN.cpp:45]   --->   Operation 218 'getelementptr' 'lut_0_34_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [2/2] (0.64ns)   --->   "%output_0_34 = load i8 %lut_0_34_addr" [./lookups.h:225->KAN.cpp:45]   --->   Operation 219 'load' 'output_0_34' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%lut_0_35_addr = getelementptr i12 %lut_0_35, i64 0, i64 %zext_ln213" [./lookups.h:231->KAN.cpp:46]   --->   Operation 220 'getelementptr' 'lut_0_35_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [2/2] (0.64ns)   --->   "%output_0_35 = load i8 %lut_0_35_addr" [./lookups.h:231->KAN.cpp:46]   --->   Operation 221 'load' 'output_0_35' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%input_18 = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_9" [KAN.cpp:47]   --->   Operation 222 'read' 'input_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_18, i32 6, i32 15" [./lookups.h:8->./lookups.h:237->KAN.cpp:47]   --->   Operation 223 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln8_18 = sext i10 %tmp_37" [./lookups.h:8->./lookups.h:237->KAN.cpp:47]   --->   Operation 224 'sext' 'sext_ln8_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node index_9)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_18, i32 15" [./lookups.h:8->./lookups.h:237->KAN.cpp:47]   --->   Operation 225 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln8_9 = trunc i16 %input_18" [./lookups.h:8->./lookups.h:237->KAN.cpp:47]   --->   Operation 226 'trunc' 'trunc_ln8_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8_9, i4 0" [./lookups.h:8->./lookups.h:237->KAN.cpp:47]   --->   Operation 227 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.72ns)   --->   "%icmp_ln8_9 = icmp_ne  i10 %tmp_8, i10 0" [./lookups.h:8->./lookups.h:237->KAN.cpp:47]   --->   Operation 228 'icmp' 'icmp_ln8_9' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.72ns)   --->   "%add_ln8_9 = add i11 %sext_ln8_18, i11 1" [./lookups.h:8->./lookups.h:237->KAN.cpp:47]   --->   Operation 229 'add' 'add_ln8_9' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_18, i32 10, i32 15" [./lookups.h:9->./lookups.h:237->KAN.cpp:47]   --->   Operation 230 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln9_29 = sext i6 %tmp_67" [./lookups.h:9->./lookups.h:237->KAN.cpp:47]   --->   Operation 231 'sext' 'sext_ln9_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node index_9)   --->   "%tmp_68 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_9, i32 4, i32 10" [./lookups.h:9->./lookups.h:237->KAN.cpp:47]   --->   Operation 232 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node index_9)   --->   "%select_ln8_18 = select i1 %icmp_ln8_9, i7 %tmp_68, i7 %sext_ln9_29" [./lookups.h:8->./lookups.h:237->KAN.cpp:47]   --->   Operation 233 'select' 'select_ln8_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node index_9)   --->   "%select_ln8_19 = select i1 %tmp_66, i7 %select_ln8_18, i7 %sext_ln9_29" [./lookups.h:8->./lookups.h:237->KAN.cpp:47]   --->   Operation 234 'select' 'select_ln8_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node index_9)   --->   "%sext_ln9_9 = sext i7 %select_ln8_19" [./lookups.h:9->./lookups.h:237->KAN.cpp:47]   --->   Operation 235 'sext' 'sext_ln9_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.30ns) (out node of the LUT)   --->   "%index_9 = xor i8 %sext_ln9_9, i8 128" [./lookups.h:13->./lookups.h:237->KAN.cpp:47]   --->   Operation 236 'xor' 'index_9' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln237 = zext i8 %index_9" [./lookups.h:237->KAN.cpp:47]   --->   Operation 237 'zext' 'zext_ln237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%lut_0_36_addr = getelementptr i12 %lut_0_36, i64 0, i64 %zext_ln237" [./lookups.h:237->KAN.cpp:47]   --->   Operation 238 'getelementptr' 'lut_0_36_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [2/2] (0.64ns)   --->   "%output_0_36 = load i8 %lut_0_36_addr" [./lookups.h:237->KAN.cpp:47]   --->   Operation 239 'load' 'output_0_36' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%lut_0_37_addr = getelementptr i12 %lut_0_37, i64 0, i64 %zext_ln237" [./lookups.h:243->KAN.cpp:48]   --->   Operation 240 'getelementptr' 'lut_0_37_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [2/2] (0.64ns)   --->   "%output_0_37 = load i8 %lut_0_37_addr" [./lookups.h:243->KAN.cpp:48]   --->   Operation 241 'load' 'output_0_37' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%lut_0_38_addr = getelementptr i12 %lut_0_38, i64 0, i64 %zext_ln237" [./lookups.h:249->KAN.cpp:49]   --->   Operation 242 'getelementptr' 'lut_0_38_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [2/2] (0.64ns)   --->   "%output_0_38 = load i8 %lut_0_38_addr" [./lookups.h:249->KAN.cpp:49]   --->   Operation 243 'load' 'output_0_38' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%lut_0_39_addr = getelementptr i12 %lut_0_39, i64 0, i64 %zext_ln237" [./lookups.h:255->KAN.cpp:50]   --->   Operation 244 'getelementptr' 'lut_0_39_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [2/2] (0.64ns)   --->   "%output_0_39 = load i8 %lut_0_39_addr" [./lookups.h:255->KAN.cpp:50]   --->   Operation 245 'load' 'output_0_39' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%input_20 = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_10" [KAN.cpp:51]   --->   Operation 246 'read' 'input_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_20, i32 6, i32 15" [./lookups.h:8->./lookups.h:261->KAN.cpp:51]   --->   Operation 247 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln8_20 = sext i10 %tmp_39" [./lookups.h:8->./lookups.h:261->KAN.cpp:51]   --->   Operation 248 'sext' 'sext_ln8_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node index_10)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_20, i32 15" [./lookups.h:8->./lookups.h:261->KAN.cpp:51]   --->   Operation 249 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln8_10 = trunc i16 %input_20" [./lookups.h:8->./lookups.h:261->KAN.cpp:51]   --->   Operation 250 'trunc' 'trunc_ln8_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8_10, i4 0" [./lookups.h:8->./lookups.h:261->KAN.cpp:51]   --->   Operation 251 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.72ns)   --->   "%icmp_ln8_10 = icmp_ne  i10 %tmp_10, i10 0" [./lookups.h:8->./lookups.h:261->KAN.cpp:51]   --->   Operation 252 'icmp' 'icmp_ln8_10' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.72ns)   --->   "%add_ln8_10 = add i11 %sext_ln8_20, i11 1" [./lookups.h:8->./lookups.h:261->KAN.cpp:51]   --->   Operation 253 'add' 'add_ln8_10' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_20, i32 10, i32 15" [./lookups.h:9->./lookups.h:261->KAN.cpp:51]   --->   Operation 254 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln9_30 = sext i6 %tmp_70" [./lookups.h:9->./lookups.h:261->KAN.cpp:51]   --->   Operation 255 'sext' 'sext_ln9_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node index_10)   --->   "%tmp_71 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_10, i32 4, i32 10" [./lookups.h:9->./lookups.h:261->KAN.cpp:51]   --->   Operation 256 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node index_10)   --->   "%select_ln8_20 = select i1 %icmp_ln8_10, i7 %tmp_71, i7 %sext_ln9_30" [./lookups.h:8->./lookups.h:261->KAN.cpp:51]   --->   Operation 257 'select' 'select_ln8_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node index_10)   --->   "%select_ln8_21 = select i1 %tmp_69, i7 %select_ln8_20, i7 %sext_ln9_30" [./lookups.h:8->./lookups.h:261->KAN.cpp:51]   --->   Operation 258 'select' 'select_ln8_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node index_10)   --->   "%sext_ln9_10 = sext i7 %select_ln8_21" [./lookups.h:9->./lookups.h:261->KAN.cpp:51]   --->   Operation 259 'sext' 'sext_ln9_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.30ns) (out node of the LUT)   --->   "%index_10 = xor i8 %sext_ln9_10, i8 128" [./lookups.h:13->./lookups.h:261->KAN.cpp:51]   --->   Operation 260 'xor' 'index_10' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i8 %index_10" [./lookups.h:261->KAN.cpp:51]   --->   Operation 261 'zext' 'zext_ln261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%lut_0_40_addr = getelementptr i12 %lut_0_40, i64 0, i64 %zext_ln261" [./lookups.h:261->KAN.cpp:51]   --->   Operation 262 'getelementptr' 'lut_0_40_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [2/2] (0.64ns)   --->   "%output_0_40 = load i8 %lut_0_40_addr" [./lookups.h:261->KAN.cpp:51]   --->   Operation 263 'load' 'output_0_40' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%lut_0_41_addr = getelementptr i12 %lut_0_41, i64 0, i64 %zext_ln261" [./lookups.h:267->KAN.cpp:52]   --->   Operation 264 'getelementptr' 'lut_0_41_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [2/2] (0.64ns)   --->   "%output_0_41 = load i8 %lut_0_41_addr" [./lookups.h:267->KAN.cpp:52]   --->   Operation 265 'load' 'output_0_41' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%lut_0_42_addr = getelementptr i12 %lut_0_42, i64 0, i64 %zext_ln261" [./lookups.h:273->KAN.cpp:53]   --->   Operation 266 'getelementptr' 'lut_0_42_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [2/2] (0.64ns)   --->   "%output_0_42 = load i8 %lut_0_42_addr" [./lookups.h:273->KAN.cpp:53]   --->   Operation 267 'load' 'output_0_42' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%lut_0_43_addr = getelementptr i12 %lut_0_43, i64 0, i64 %zext_ln261" [./lookups.h:279->KAN.cpp:54]   --->   Operation 268 'getelementptr' 'lut_0_43_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [2/2] (0.64ns)   --->   "%output_0_43 = load i8 %lut_0_43_addr" [./lookups.h:279->KAN.cpp:54]   --->   Operation 269 'load' 'output_0_43' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%input_22 = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_11" [KAN.cpp:55]   --->   Operation 270 'read' 'input_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_22, i32 6, i32 15" [./lookups.h:8->./lookups.h:285->KAN.cpp:55]   --->   Operation 271 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln8_22 = sext i10 %tmp_41" [./lookups.h:8->./lookups.h:285->KAN.cpp:55]   --->   Operation 272 'sext' 'sext_ln8_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node index_11)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_22, i32 15" [./lookups.h:8->./lookups.h:285->KAN.cpp:55]   --->   Operation 273 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln8_11 = trunc i16 %input_22" [./lookups.h:8->./lookups.h:285->KAN.cpp:55]   --->   Operation 274 'trunc' 'trunc_ln8_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8_11, i4 0" [./lookups.h:8->./lookups.h:285->KAN.cpp:55]   --->   Operation 275 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.72ns)   --->   "%icmp_ln8_11 = icmp_ne  i10 %tmp_11, i10 0" [./lookups.h:8->./lookups.h:285->KAN.cpp:55]   --->   Operation 276 'icmp' 'icmp_ln8_11' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.72ns)   --->   "%add_ln8_11 = add i11 %sext_ln8_22, i11 1" [./lookups.h:8->./lookups.h:285->KAN.cpp:55]   --->   Operation 277 'add' 'add_ln8_11' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_22, i32 10, i32 15" [./lookups.h:9->./lookups.h:285->KAN.cpp:55]   --->   Operation 278 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln9_31 = sext i6 %tmp_73" [./lookups.h:9->./lookups.h:285->KAN.cpp:55]   --->   Operation 279 'sext' 'sext_ln9_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node index_11)   --->   "%tmp_74 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_11, i32 4, i32 10" [./lookups.h:9->./lookups.h:285->KAN.cpp:55]   --->   Operation 280 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node index_11)   --->   "%select_ln8_22 = select i1 %icmp_ln8_11, i7 %tmp_74, i7 %sext_ln9_31" [./lookups.h:8->./lookups.h:285->KAN.cpp:55]   --->   Operation 281 'select' 'select_ln8_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node index_11)   --->   "%select_ln8_23 = select i1 %tmp_72, i7 %select_ln8_22, i7 %sext_ln9_31" [./lookups.h:8->./lookups.h:285->KAN.cpp:55]   --->   Operation 282 'select' 'select_ln8_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node index_11)   --->   "%sext_ln9_11 = sext i7 %select_ln8_23" [./lookups.h:9->./lookups.h:285->KAN.cpp:55]   --->   Operation 283 'sext' 'sext_ln9_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.30ns) (out node of the LUT)   --->   "%index_11 = xor i8 %sext_ln9_11, i8 128" [./lookups.h:13->./lookups.h:285->KAN.cpp:55]   --->   Operation 284 'xor' 'index_11' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln285 = zext i8 %index_11" [./lookups.h:285->KAN.cpp:55]   --->   Operation 285 'zext' 'zext_ln285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%lut_0_44_addr = getelementptr i12 %lut_0_44, i64 0, i64 %zext_ln285" [./lookups.h:285->KAN.cpp:55]   --->   Operation 286 'getelementptr' 'lut_0_44_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [2/2] (0.64ns)   --->   "%output_0_44 = load i8 %lut_0_44_addr" [./lookups.h:285->KAN.cpp:55]   --->   Operation 287 'load' 'output_0_44' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%lut_0_45_addr = getelementptr i12 %lut_0_45, i64 0, i64 %zext_ln285" [./lookups.h:291->KAN.cpp:56]   --->   Operation 288 'getelementptr' 'lut_0_45_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [2/2] (0.64ns)   --->   "%output_0_45 = load i8 %lut_0_45_addr" [./lookups.h:291->KAN.cpp:56]   --->   Operation 289 'load' 'output_0_45' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%lut_0_46_addr = getelementptr i12 %lut_0_46, i64 0, i64 %zext_ln285" [./lookups.h:297->KAN.cpp:57]   --->   Operation 290 'getelementptr' 'lut_0_46_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [2/2] (0.64ns)   --->   "%output_0_46 = load i8 %lut_0_46_addr" [./lookups.h:297->KAN.cpp:57]   --->   Operation 291 'load' 'output_0_46' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%lut_0_47_addr = getelementptr i12 %lut_0_47, i64 0, i64 %zext_ln285" [./lookups.h:303->KAN.cpp:58]   --->   Operation 292 'getelementptr' 'lut_0_47_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [2/2] (0.64ns)   --->   "%output_0_47 = load i8 %lut_0_47_addr" [./lookups.h:303->KAN.cpp:58]   --->   Operation 293 'load' 'output_0_47' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%input_24 = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_12" [KAN.cpp:59]   --->   Operation 294 'read' 'input_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_24, i32 6, i32 15" [./lookups.h:8->./lookups.h:309->KAN.cpp:59]   --->   Operation 295 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln8_24 = sext i10 %tmp_43" [./lookups.h:8->./lookups.h:309->KAN.cpp:59]   --->   Operation 296 'sext' 'sext_ln8_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node index_12)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_24, i32 15" [./lookups.h:8->./lookups.h:309->KAN.cpp:59]   --->   Operation 297 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln8_12 = trunc i16 %input_24" [./lookups.h:8->./lookups.h:309->KAN.cpp:59]   --->   Operation 298 'trunc' 'trunc_ln8_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8_12, i4 0" [./lookups.h:8->./lookups.h:309->KAN.cpp:59]   --->   Operation 299 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.72ns)   --->   "%icmp_ln8_12 = icmp_ne  i10 %tmp_12, i10 0" [./lookups.h:8->./lookups.h:309->KAN.cpp:59]   --->   Operation 300 'icmp' 'icmp_ln8_12' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (0.72ns)   --->   "%add_ln8_12 = add i11 %sext_ln8_24, i11 1" [./lookups.h:8->./lookups.h:309->KAN.cpp:59]   --->   Operation 301 'add' 'add_ln8_12' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_24, i32 10, i32 15" [./lookups.h:9->./lookups.h:309->KAN.cpp:59]   --->   Operation 302 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln9_32 = sext i6 %tmp_76" [./lookups.h:9->./lookups.h:309->KAN.cpp:59]   --->   Operation 303 'sext' 'sext_ln9_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node index_12)   --->   "%tmp_77 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_12, i32 4, i32 10" [./lookups.h:9->./lookups.h:309->KAN.cpp:59]   --->   Operation 304 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node index_12)   --->   "%select_ln8_24 = select i1 %icmp_ln8_12, i7 %tmp_77, i7 %sext_ln9_32" [./lookups.h:8->./lookups.h:309->KAN.cpp:59]   --->   Operation 305 'select' 'select_ln8_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node index_12)   --->   "%select_ln8_25 = select i1 %tmp_75, i7 %select_ln8_24, i7 %sext_ln9_32" [./lookups.h:8->./lookups.h:309->KAN.cpp:59]   --->   Operation 306 'select' 'select_ln8_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node index_12)   --->   "%sext_ln9_12 = sext i7 %select_ln8_25" [./lookups.h:9->./lookups.h:309->KAN.cpp:59]   --->   Operation 307 'sext' 'sext_ln9_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.30ns) (out node of the LUT)   --->   "%index_12 = xor i8 %sext_ln9_12, i8 128" [./lookups.h:13->./lookups.h:309->KAN.cpp:59]   --->   Operation 308 'xor' 'index_12' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln309 = zext i8 %index_12" [./lookups.h:309->KAN.cpp:59]   --->   Operation 309 'zext' 'zext_ln309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%lut_0_48_addr = getelementptr i12 %lut_0_48, i64 0, i64 %zext_ln309" [./lookups.h:309->KAN.cpp:59]   --->   Operation 310 'getelementptr' 'lut_0_48_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [2/2] (0.64ns)   --->   "%output_0_48 = load i8 %lut_0_48_addr" [./lookups.h:309->KAN.cpp:59]   --->   Operation 311 'load' 'output_0_48' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%lut_0_49_addr = getelementptr i12 %lut_0_49, i64 0, i64 %zext_ln309" [./lookups.h:315->KAN.cpp:60]   --->   Operation 312 'getelementptr' 'lut_0_49_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [2/2] (0.64ns)   --->   "%output_0_49 = load i8 %lut_0_49_addr" [./lookups.h:315->KAN.cpp:60]   --->   Operation 313 'load' 'output_0_49' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%lut_0_50_addr = getelementptr i12 %lut_0_50, i64 0, i64 %zext_ln309" [./lookups.h:321->KAN.cpp:61]   --->   Operation 314 'getelementptr' 'lut_0_50_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [2/2] (0.64ns)   --->   "%output_0_50 = load i8 %lut_0_50_addr" [./lookups.h:321->KAN.cpp:61]   --->   Operation 315 'load' 'output_0_50' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%lut_0_51_addr = getelementptr i12 %lut_0_51, i64 0, i64 %zext_ln309" [./lookups.h:327->KAN.cpp:62]   --->   Operation 316 'getelementptr' 'lut_0_51_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [2/2] (0.64ns)   --->   "%output_0_51 = load i8 %lut_0_51_addr" [./lookups.h:327->KAN.cpp:62]   --->   Operation 317 'load' 'output_0_51' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%input_26 = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_13" [KAN.cpp:63]   --->   Operation 318 'read' 'input_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_26, i32 6, i32 15" [./lookups.h:8->./lookups.h:333->KAN.cpp:63]   --->   Operation 319 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln8_26 = sext i10 %tmp_45" [./lookups.h:8->./lookups.h:333->KAN.cpp:63]   --->   Operation 320 'sext' 'sext_ln8_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node index_13)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_26, i32 15" [./lookups.h:8->./lookups.h:333->KAN.cpp:63]   --->   Operation 321 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln8_13 = trunc i16 %input_26" [./lookups.h:8->./lookups.h:333->KAN.cpp:63]   --->   Operation 322 'trunc' 'trunc_ln8_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8_13, i4 0" [./lookups.h:8->./lookups.h:333->KAN.cpp:63]   --->   Operation 323 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.72ns)   --->   "%icmp_ln8_13 = icmp_ne  i10 %tmp_13, i10 0" [./lookups.h:8->./lookups.h:333->KAN.cpp:63]   --->   Operation 324 'icmp' 'icmp_ln8_13' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.72ns)   --->   "%add_ln8_13 = add i11 %sext_ln8_26, i11 1" [./lookups.h:8->./lookups.h:333->KAN.cpp:63]   --->   Operation 325 'add' 'add_ln8_13' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_26, i32 10, i32 15" [./lookups.h:9->./lookups.h:333->KAN.cpp:63]   --->   Operation 326 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln9_33 = sext i6 %tmp_79" [./lookups.h:9->./lookups.h:333->KAN.cpp:63]   --->   Operation 327 'sext' 'sext_ln9_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node index_13)   --->   "%tmp_80 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_13, i32 4, i32 10" [./lookups.h:9->./lookups.h:333->KAN.cpp:63]   --->   Operation 328 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node index_13)   --->   "%select_ln8_26 = select i1 %icmp_ln8_13, i7 %tmp_80, i7 %sext_ln9_33" [./lookups.h:8->./lookups.h:333->KAN.cpp:63]   --->   Operation 329 'select' 'select_ln8_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node index_13)   --->   "%select_ln8_27 = select i1 %tmp_78, i7 %select_ln8_26, i7 %sext_ln9_33" [./lookups.h:8->./lookups.h:333->KAN.cpp:63]   --->   Operation 330 'select' 'select_ln8_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node index_13)   --->   "%sext_ln9_13 = sext i7 %select_ln8_27" [./lookups.h:9->./lookups.h:333->KAN.cpp:63]   --->   Operation 331 'sext' 'sext_ln9_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.30ns) (out node of the LUT)   --->   "%index_13 = xor i8 %sext_ln9_13, i8 128" [./lookups.h:13->./lookups.h:333->KAN.cpp:63]   --->   Operation 332 'xor' 'index_13' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln333 = zext i8 %index_13" [./lookups.h:333->KAN.cpp:63]   --->   Operation 333 'zext' 'zext_ln333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%lut_0_52_addr = getelementptr i12 %lut_0_52, i64 0, i64 %zext_ln333" [./lookups.h:333->KAN.cpp:63]   --->   Operation 334 'getelementptr' 'lut_0_52_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [2/2] (0.64ns)   --->   "%output_0_52 = load i8 %lut_0_52_addr" [./lookups.h:333->KAN.cpp:63]   --->   Operation 335 'load' 'output_0_52' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%lut_0_53_addr = getelementptr i12 %lut_0_53, i64 0, i64 %zext_ln333" [./lookups.h:339->KAN.cpp:64]   --->   Operation 336 'getelementptr' 'lut_0_53_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [2/2] (0.64ns)   --->   "%output_0_53 = load i8 %lut_0_53_addr" [./lookups.h:339->KAN.cpp:64]   --->   Operation 337 'load' 'output_0_53' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%lut_0_54_addr = getelementptr i12 %lut_0_54, i64 0, i64 %zext_ln333" [./lookups.h:345->KAN.cpp:65]   --->   Operation 338 'getelementptr' 'lut_0_54_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [2/2] (0.64ns)   --->   "%output_0_54 = load i8 %lut_0_54_addr" [./lookups.h:345->KAN.cpp:65]   --->   Operation 339 'load' 'output_0_54' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%lut_0_55_addr = getelementptr i12 %lut_0_55, i64 0, i64 %zext_ln333" [./lookups.h:351->KAN.cpp:66]   --->   Operation 340 'getelementptr' 'lut_0_55_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [2/2] (0.64ns)   --->   "%output_0_55 = load i8 %lut_0_55_addr" [./lookups.h:351->KAN.cpp:66]   --->   Operation 341 'load' 'output_0_55' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%input_28 = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_14" [KAN.cpp:67]   --->   Operation 342 'read' 'input_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_28, i32 6, i32 15" [./lookups.h:8->./lookups.h:357->KAN.cpp:67]   --->   Operation 343 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln8_28 = sext i10 %tmp_47" [./lookups.h:8->./lookups.h:357->KAN.cpp:67]   --->   Operation 344 'sext' 'sext_ln8_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node index_14)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_28, i32 15" [./lookups.h:8->./lookups.h:357->KAN.cpp:67]   --->   Operation 345 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln8_14 = trunc i16 %input_28" [./lookups.h:8->./lookups.h:357->KAN.cpp:67]   --->   Operation 346 'trunc' 'trunc_ln8_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8_14, i4 0" [./lookups.h:8->./lookups.h:357->KAN.cpp:67]   --->   Operation 347 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.72ns)   --->   "%icmp_ln8_14 = icmp_ne  i10 %tmp_14, i10 0" [./lookups.h:8->./lookups.h:357->KAN.cpp:67]   --->   Operation 348 'icmp' 'icmp_ln8_14' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 349 [1/1] (0.72ns)   --->   "%add_ln8_14 = add i11 %sext_ln8_28, i11 1" [./lookups.h:8->./lookups.h:357->KAN.cpp:67]   --->   Operation 349 'add' 'add_ln8_14' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_28, i32 10, i32 15" [./lookups.h:9->./lookups.h:357->KAN.cpp:67]   --->   Operation 350 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln9_34 = sext i6 %tmp_82" [./lookups.h:9->./lookups.h:357->KAN.cpp:67]   --->   Operation 351 'sext' 'sext_ln9_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node index_14)   --->   "%tmp_83 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_14, i32 4, i32 10" [./lookups.h:9->./lookups.h:357->KAN.cpp:67]   --->   Operation 352 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node index_14)   --->   "%select_ln8_28 = select i1 %icmp_ln8_14, i7 %tmp_83, i7 %sext_ln9_34" [./lookups.h:8->./lookups.h:357->KAN.cpp:67]   --->   Operation 353 'select' 'select_ln8_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node index_14)   --->   "%select_ln8_29 = select i1 %tmp_81, i7 %select_ln8_28, i7 %sext_ln9_34" [./lookups.h:8->./lookups.h:357->KAN.cpp:67]   --->   Operation 354 'select' 'select_ln8_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node index_14)   --->   "%sext_ln9_14 = sext i7 %select_ln8_29" [./lookups.h:9->./lookups.h:357->KAN.cpp:67]   --->   Operation 355 'sext' 'sext_ln9_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.30ns) (out node of the LUT)   --->   "%index_14 = xor i8 %sext_ln9_14, i8 128" [./lookups.h:13->./lookups.h:357->KAN.cpp:67]   --->   Operation 356 'xor' 'index_14' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln357 = zext i8 %index_14" [./lookups.h:357->KAN.cpp:67]   --->   Operation 357 'zext' 'zext_ln357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%lut_0_56_addr = getelementptr i12 %lut_0_56, i64 0, i64 %zext_ln357" [./lookups.h:357->KAN.cpp:67]   --->   Operation 358 'getelementptr' 'lut_0_56_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [2/2] (0.64ns)   --->   "%output_0_56 = load i8 %lut_0_56_addr" [./lookups.h:357->KAN.cpp:67]   --->   Operation 359 'load' 'output_0_56' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%lut_0_57_addr = getelementptr i12 %lut_0_57, i64 0, i64 %zext_ln357" [./lookups.h:363->KAN.cpp:68]   --->   Operation 360 'getelementptr' 'lut_0_57_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [2/2] (0.64ns)   --->   "%output_0_57 = load i8 %lut_0_57_addr" [./lookups.h:363->KAN.cpp:68]   --->   Operation 361 'load' 'output_0_57' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%lut_0_58_addr = getelementptr i12 %lut_0_58, i64 0, i64 %zext_ln357" [./lookups.h:369->KAN.cpp:69]   --->   Operation 362 'getelementptr' 'lut_0_58_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [2/2] (0.64ns)   --->   "%output_0_58 = load i8 %lut_0_58_addr" [./lookups.h:369->KAN.cpp:69]   --->   Operation 363 'load' 'output_0_58' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%lut_0_59_addr = getelementptr i12 %lut_0_59, i64 0, i64 %zext_ln357" [./lookups.h:375->KAN.cpp:70]   --->   Operation 364 'getelementptr' 'lut_0_59_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [2/2] (0.64ns)   --->   "%output_0_59 = load i8 %lut_0_59_addr" [./lookups.h:375->KAN.cpp:70]   --->   Operation 365 'load' 'output_0_59' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%input_30 = read i16 @_ssdm_op_Read.ap_none.i16P0A, i16 %input_15" [KAN.cpp:71]   --->   Operation 366 'read' 'input_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_30, i32 6, i32 15" [./lookups.h:8->./lookups.h:381->KAN.cpp:71]   --->   Operation 367 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln8_30 = sext i10 %tmp_49" [./lookups.h:8->./lookups.h:381->KAN.cpp:71]   --->   Operation 368 'sext' 'sext_ln8_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node index_15)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_30, i32 15" [./lookups.h:8->./lookups.h:381->KAN.cpp:71]   --->   Operation 369 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln8_15 = trunc i16 %input_30" [./lookups.h:8->./lookups.h:381->KAN.cpp:71]   --->   Operation 370 'trunc' 'trunc_ln8_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln8_15, i4 0" [./lookups.h:8->./lookups.h:381->KAN.cpp:71]   --->   Operation 371 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.72ns)   --->   "%icmp_ln8_15 = icmp_ne  i10 %tmp_15, i10 0" [./lookups.h:8->./lookups.h:381->KAN.cpp:71]   --->   Operation 372 'icmp' 'icmp_ln8_15' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (0.72ns)   --->   "%add_ln8_15 = add i11 %sext_ln8_30, i11 1" [./lookups.h:8->./lookups.h:381->KAN.cpp:71]   --->   Operation 373 'add' 'add_ln8_15' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_30, i32 10, i32 15" [./lookups.h:9->./lookups.h:381->KAN.cpp:71]   --->   Operation 374 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln9_35 = sext i6 %tmp_85" [./lookups.h:9->./lookups.h:381->KAN.cpp:71]   --->   Operation 375 'sext' 'sext_ln9_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node index_15)   --->   "%tmp_86 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_15, i32 4, i32 10" [./lookups.h:9->./lookups.h:381->KAN.cpp:71]   --->   Operation 376 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node index_15)   --->   "%select_ln8_30 = select i1 %icmp_ln8_15, i7 %tmp_86, i7 %sext_ln9_35" [./lookups.h:8->./lookups.h:381->KAN.cpp:71]   --->   Operation 377 'select' 'select_ln8_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node index_15)   --->   "%select_ln8_31 = select i1 %tmp_84, i7 %select_ln8_30, i7 %sext_ln9_35" [./lookups.h:8->./lookups.h:381->KAN.cpp:71]   --->   Operation 378 'select' 'select_ln8_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node index_15)   --->   "%sext_ln9_15 = sext i7 %select_ln8_31" [./lookups.h:9->./lookups.h:381->KAN.cpp:71]   --->   Operation 379 'sext' 'sext_ln9_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.30ns) (out node of the LUT)   --->   "%index_15 = xor i8 %sext_ln9_15, i8 128" [./lookups.h:13->./lookups.h:381->KAN.cpp:71]   --->   Operation 380 'xor' 'index_15' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln381 = zext i8 %index_15" [./lookups.h:381->KAN.cpp:71]   --->   Operation 381 'zext' 'zext_ln381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%lut_0_60_addr = getelementptr i12 %lut_0_60, i64 0, i64 %zext_ln381" [./lookups.h:381->KAN.cpp:71]   --->   Operation 382 'getelementptr' 'lut_0_60_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [2/2] (0.64ns)   --->   "%output_0_60 = load i8 %lut_0_60_addr" [./lookups.h:381->KAN.cpp:71]   --->   Operation 383 'load' 'output_0_60' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%lut_0_61_addr = getelementptr i12 %lut_0_61, i64 0, i64 %zext_ln381" [./lookups.h:387->KAN.cpp:72]   --->   Operation 384 'getelementptr' 'lut_0_61_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [2/2] (0.64ns)   --->   "%output_0_61 = load i8 %lut_0_61_addr" [./lookups.h:387->KAN.cpp:72]   --->   Operation 385 'load' 'output_0_61' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%lut_0_62_addr = getelementptr i12 %lut_0_62, i64 0, i64 %zext_ln381" [./lookups.h:393->KAN.cpp:73]   --->   Operation 386 'getelementptr' 'lut_0_62_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [2/2] (0.64ns)   --->   "%output_0_62 = load i8 %lut_0_62_addr" [./lookups.h:393->KAN.cpp:73]   --->   Operation 387 'load' 'output_0_62' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%lut_0_63_addr = getelementptr i12 %lut_0_63, i64 0, i64 %zext_ln381" [./lookups.h:399->KAN.cpp:74]   --->   Operation 388 'getelementptr' 'lut_0_63_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [2/2] (0.64ns)   --->   "%output_0_63 = load i8 %lut_0_63_addr" [./lookups.h:399->KAN.cpp:74]   --->   Operation 389 'load' 'output_0_63' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>

State 2 <SV = 1> <Delay = 2.14>
ST_2 : Operation 390 [1/2] (0.64ns)   --->   "%output_0_0 = load i8 %lut_0_0_addr" [./lookups.h:21->KAN.cpp:11]   --->   Operation 390 'load' 'output_0_0' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i12 %output_0_0" [./lookups.h:27->KAN.cpp:12]   --->   Operation 391 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/2] (0.64ns)   --->   "%output_0_1 = load i8 %lut_0_1_addr" [./lookups.h:27->KAN.cpp:12]   --->   Operation 392 'load' 'output_0_1' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i12 %output_0_1" [./lookups.h:33->KAN.cpp:13]   --->   Operation 393 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 394 [1/2] (0.64ns)   --->   "%output_0_2 = load i8 %lut_0_2_addr" [./lookups.h:33->KAN.cpp:13]   --->   Operation 394 'load' 'output_0_2' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln8_1 = sext i12 %output_0_2" [./lookups.h:8->./lookups.h:39->KAN.cpp:14]   --->   Operation 395 'sext' 'sext_ln8_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/2] (0.64ns)   --->   "%output_0_3 = load i8 %lut_0_3_addr" [./lookups.h:39->KAN.cpp:14]   --->   Operation 396 'load' 'output_0_3' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i12 %output_0_3" [KAN.cpp:14]   --->   Operation 397 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 398 [1/2] (0.64ns)   --->   "%output_0_4 = load i8 %lut_0_4_addr" [./lookups.h:45->KAN.cpp:15]   --->   Operation 398 'load' 'output_0_4' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i12 %output_0_4" [./lookups.h:51->KAN.cpp:16]   --->   Operation 399 'sext' 'sext_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 400 [1/2] (0.64ns)   --->   "%output_0_5 = load i8 %lut_0_5_addr" [./lookups.h:51->KAN.cpp:16]   --->   Operation 400 'load' 'output_0_5' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i12 %output_0_5" [./lookups.h:57->KAN.cpp:17]   --->   Operation 401 'sext' 'sext_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 402 [1/2] (0.64ns)   --->   "%output_0_6 = load i8 %lut_0_6_addr" [./lookups.h:57->KAN.cpp:17]   --->   Operation 402 'load' 'output_0_6' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln8_3 = sext i12 %output_0_6" [./lookups.h:8->./lookups.h:63->KAN.cpp:18]   --->   Operation 403 'sext' 'sext_ln8_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 404 [1/2] (0.64ns)   --->   "%output_0_7 = load i8 %lut_0_7_addr" [./lookups.h:63->KAN.cpp:18]   --->   Operation 404 'load' 'output_0_7' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i12 %output_0_7" [KAN.cpp:18]   --->   Operation 405 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/2] (0.64ns)   --->   "%output_0_8 = load i8 %lut_0_8_addr" [./lookups.h:69->KAN.cpp:19]   --->   Operation 406 'load' 'output_0_8' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i12 %output_0_8" [./lookups.h:75->KAN.cpp:20]   --->   Operation 407 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 408 [1/2] (0.64ns)   --->   "%output_0_9 = load i8 %lut_0_9_addr" [./lookups.h:75->KAN.cpp:20]   --->   Operation 408 'load' 'output_0_9' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i12 %output_0_9" [./lookups.h:81->KAN.cpp:21]   --->   Operation 409 'sext' 'sext_ln81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/2] (0.64ns)   --->   "%output_0_10 = load i8 %lut_0_10_addr" [./lookups.h:81->KAN.cpp:21]   --->   Operation 410 'load' 'output_0_10' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln8_5 = sext i12 %output_0_10" [./lookups.h:8->./lookups.h:87->KAN.cpp:22]   --->   Operation 411 'sext' 'sext_ln8_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/2] (0.64ns)   --->   "%output_0_11 = load i8 %lut_0_11_addr" [./lookups.h:87->KAN.cpp:22]   --->   Operation 412 'load' 'output_0_11' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i12 %output_0_11" [KAN.cpp:22]   --->   Operation 413 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/2] (0.64ns)   --->   "%output_0_12 = load i8 %lut_0_12_addr" [./lookups.h:93->KAN.cpp:23]   --->   Operation 414 'load' 'output_0_12' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln99 = sext i12 %output_0_12" [./lookups.h:99->KAN.cpp:24]   --->   Operation 415 'sext' 'sext_ln99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/2] (0.64ns)   --->   "%output_0_13 = load i8 %lut_0_13_addr" [./lookups.h:99->KAN.cpp:24]   --->   Operation 416 'load' 'output_0_13' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln105 = sext i12 %output_0_13" [./lookups.h:105->KAN.cpp:25]   --->   Operation 417 'sext' 'sext_ln105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/2] (0.64ns)   --->   "%output_0_14 = load i8 %lut_0_14_addr" [./lookups.h:105->KAN.cpp:25]   --->   Operation 418 'load' 'output_0_14' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln8_7 = sext i12 %output_0_14" [./lookups.h:8->./lookups.h:111->KAN.cpp:26]   --->   Operation 419 'sext' 'sext_ln8_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 420 [1/2] (0.64ns)   --->   "%output_0_15 = load i8 %lut_0_15_addr" [./lookups.h:111->KAN.cpp:26]   --->   Operation 420 'load' 'output_0_15' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i12 %output_0_15" [KAN.cpp:26]   --->   Operation 421 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 422 [1/2] (0.64ns)   --->   "%output_0_16 = load i8 %lut_0_16_addr" [./lookups.h:117->KAN.cpp:27]   --->   Operation 422 'load' 'output_0_16' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln123 = sext i12 %output_0_16" [./lookups.h:123->KAN.cpp:28]   --->   Operation 423 'sext' 'sext_ln123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 424 [1/2] (0.64ns)   --->   "%output_0_17 = load i8 %lut_0_17_addr" [./lookups.h:123->KAN.cpp:28]   --->   Operation 424 'load' 'output_0_17' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln129 = sext i12 %output_0_17" [./lookups.h:129->KAN.cpp:29]   --->   Operation 425 'sext' 'sext_ln129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/2] (0.64ns)   --->   "%output_0_18 = load i8 %lut_0_18_addr" [./lookups.h:129->KAN.cpp:29]   --->   Operation 426 'load' 'output_0_18' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln8_9 = sext i12 %output_0_18" [./lookups.h:8->./lookups.h:135->KAN.cpp:30]   --->   Operation 427 'sext' 'sext_ln8_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 428 [1/2] (0.64ns)   --->   "%output_0_19 = load i8 %lut_0_19_addr" [./lookups.h:135->KAN.cpp:30]   --->   Operation 428 'load' 'output_0_19' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i12 %output_0_19" [KAN.cpp:30]   --->   Operation 429 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 430 [1/2] (0.64ns)   --->   "%output_0_20 = load i8 %lut_0_20_addr" [./lookups.h:141->KAN.cpp:31]   --->   Operation 430 'load' 'output_0_20' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln147 = sext i12 %output_0_20" [./lookups.h:147->KAN.cpp:32]   --->   Operation 431 'sext' 'sext_ln147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 432 [1/2] (0.64ns)   --->   "%output_0_21 = load i8 %lut_0_21_addr" [./lookups.h:147->KAN.cpp:32]   --->   Operation 432 'load' 'output_0_21' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln153 = sext i12 %output_0_21" [./lookups.h:153->KAN.cpp:33]   --->   Operation 433 'sext' 'sext_ln153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 434 [1/2] (0.64ns)   --->   "%output_0_22 = load i8 %lut_0_22_addr" [./lookups.h:153->KAN.cpp:33]   --->   Operation 434 'load' 'output_0_22' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln8_11 = sext i12 %output_0_22" [./lookups.h:8->./lookups.h:159->KAN.cpp:34]   --->   Operation 435 'sext' 'sext_ln8_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 436 [1/2] (0.64ns)   --->   "%output_0_23 = load i8 %lut_0_23_addr" [./lookups.h:159->KAN.cpp:34]   --->   Operation 436 'load' 'output_0_23' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i12 %output_0_23" [KAN.cpp:34]   --->   Operation 437 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [1/2] (0.64ns)   --->   "%output_0_24 = load i8 %lut_0_24_addr" [./lookups.h:165->KAN.cpp:35]   --->   Operation 438 'load' 'output_0_24' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln171 = sext i12 %output_0_24" [./lookups.h:171->KAN.cpp:36]   --->   Operation 439 'sext' 'sext_ln171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 440 [1/2] (0.64ns)   --->   "%output_0_25 = load i8 %lut_0_25_addr" [./lookups.h:171->KAN.cpp:36]   --->   Operation 440 'load' 'output_0_25' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln177 = sext i12 %output_0_25" [./lookups.h:177->KAN.cpp:37]   --->   Operation 441 'sext' 'sext_ln177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 442 [1/2] (0.64ns)   --->   "%output_0_26 = load i8 %lut_0_26_addr" [./lookups.h:177->KAN.cpp:37]   --->   Operation 442 'load' 'output_0_26' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln8_13 = sext i12 %output_0_26" [./lookups.h:8->./lookups.h:183->KAN.cpp:38]   --->   Operation 443 'sext' 'sext_ln8_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/2] (0.64ns)   --->   "%output_0_27 = load i8 %lut_0_27_addr" [./lookups.h:183->KAN.cpp:38]   --->   Operation 444 'load' 'output_0_27' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i12 %output_0_27" [KAN.cpp:38]   --->   Operation 445 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/2] (0.64ns)   --->   "%output_0_28 = load i8 %lut_0_28_addr" [./lookups.h:189->KAN.cpp:39]   --->   Operation 446 'load' 'output_0_28' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln195 = sext i12 %output_0_28" [./lookups.h:195->KAN.cpp:40]   --->   Operation 447 'sext' 'sext_ln195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 448 [1/2] (0.64ns)   --->   "%output_0_29 = load i8 %lut_0_29_addr" [./lookups.h:195->KAN.cpp:40]   --->   Operation 448 'load' 'output_0_29' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln201 = sext i12 %output_0_29" [./lookups.h:201->KAN.cpp:41]   --->   Operation 449 'sext' 'sext_ln201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/2] (0.64ns)   --->   "%output_0_30 = load i8 %lut_0_30_addr" [./lookups.h:201->KAN.cpp:41]   --->   Operation 450 'load' 'output_0_30' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln8_15 = sext i12 %output_0_30" [./lookups.h:8->./lookups.h:207->KAN.cpp:42]   --->   Operation 451 'sext' 'sext_ln8_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/2] (0.64ns)   --->   "%output_0_31 = load i8 %lut_0_31_addr" [./lookups.h:207->KAN.cpp:42]   --->   Operation 452 'load' 'output_0_31' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i12 %output_0_31" [KAN.cpp:42]   --->   Operation 453 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/2] (0.64ns)   --->   "%output_0_32 = load i8 %lut_0_32_addr" [./lookups.h:213->KAN.cpp:43]   --->   Operation 454 'load' 'output_0_32' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln219 = sext i12 %output_0_32" [./lookups.h:219->KAN.cpp:44]   --->   Operation 455 'sext' 'sext_ln219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/2] (0.64ns)   --->   "%output_0_33 = load i8 %lut_0_33_addr" [./lookups.h:219->KAN.cpp:44]   --->   Operation 456 'load' 'output_0_33' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln225 = sext i12 %output_0_33" [./lookups.h:225->KAN.cpp:45]   --->   Operation 457 'sext' 'sext_ln225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/2] (0.64ns)   --->   "%output_0_34 = load i8 %lut_0_34_addr" [./lookups.h:225->KAN.cpp:45]   --->   Operation 458 'load' 'output_0_34' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln8_17 = sext i12 %output_0_34" [./lookups.h:8->./lookups.h:231->KAN.cpp:46]   --->   Operation 459 'sext' 'sext_ln8_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 460 [1/2] (0.64ns)   --->   "%output_0_35 = load i8 %lut_0_35_addr" [./lookups.h:231->KAN.cpp:46]   --->   Operation 460 'load' 'output_0_35' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i12 %output_0_35" [KAN.cpp:46]   --->   Operation 461 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [1/2] (0.64ns)   --->   "%output_0_36 = load i8 %lut_0_36_addr" [./lookups.h:237->KAN.cpp:47]   --->   Operation 462 'load' 'output_0_36' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln243 = sext i12 %output_0_36" [./lookups.h:243->KAN.cpp:48]   --->   Operation 463 'sext' 'sext_ln243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 464 [1/2] (0.64ns)   --->   "%output_0_37 = load i8 %lut_0_37_addr" [./lookups.h:243->KAN.cpp:48]   --->   Operation 464 'load' 'output_0_37' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln249 = sext i12 %output_0_37" [./lookups.h:249->KAN.cpp:49]   --->   Operation 465 'sext' 'sext_ln249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 466 [1/2] (0.64ns)   --->   "%output_0_38 = load i8 %lut_0_38_addr" [./lookups.h:249->KAN.cpp:49]   --->   Operation 466 'load' 'output_0_38' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln8_19 = sext i12 %output_0_38" [./lookups.h:8->./lookups.h:255->KAN.cpp:50]   --->   Operation 467 'sext' 'sext_ln8_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 468 [1/2] (0.64ns)   --->   "%output_0_39 = load i8 %lut_0_39_addr" [./lookups.h:255->KAN.cpp:50]   --->   Operation 468 'load' 'output_0_39' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i12 %output_0_39" [KAN.cpp:50]   --->   Operation 469 'sext' 'sext_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [1/2] (0.64ns)   --->   "%output_0_40 = load i8 %lut_0_40_addr" [./lookups.h:261->KAN.cpp:51]   --->   Operation 470 'load' 'output_0_40' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln267 = sext i12 %output_0_40" [./lookups.h:267->KAN.cpp:52]   --->   Operation 471 'sext' 'sext_ln267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 472 [1/2] (0.64ns)   --->   "%output_0_41 = load i8 %lut_0_41_addr" [./lookups.h:267->KAN.cpp:52]   --->   Operation 472 'load' 'output_0_41' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln273 = sext i12 %output_0_41" [./lookups.h:273->KAN.cpp:53]   --->   Operation 473 'sext' 'sext_ln273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 474 [1/2] (0.64ns)   --->   "%output_0_42 = load i8 %lut_0_42_addr" [./lookups.h:273->KAN.cpp:53]   --->   Operation 474 'load' 'output_0_42' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln8_21 = sext i12 %output_0_42" [./lookups.h:8->./lookups.h:279->KAN.cpp:54]   --->   Operation 475 'sext' 'sext_ln8_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/2] (0.64ns)   --->   "%output_0_43 = load i8 %lut_0_43_addr" [./lookups.h:279->KAN.cpp:54]   --->   Operation 476 'load' 'output_0_43' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i12 %output_0_43" [KAN.cpp:54]   --->   Operation 477 'sext' 'sext_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 478 [1/2] (0.64ns)   --->   "%output_0_44 = load i8 %lut_0_44_addr" [./lookups.h:285->KAN.cpp:55]   --->   Operation 478 'load' 'output_0_44' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln291 = sext i12 %output_0_44" [./lookups.h:291->KAN.cpp:56]   --->   Operation 479 'sext' 'sext_ln291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 480 [1/2] (0.64ns)   --->   "%output_0_45 = load i8 %lut_0_45_addr" [./lookups.h:291->KAN.cpp:56]   --->   Operation 480 'load' 'output_0_45' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln297 = sext i12 %output_0_45" [./lookups.h:297->KAN.cpp:57]   --->   Operation 481 'sext' 'sext_ln297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 482 [1/2] (0.64ns)   --->   "%output_0_46 = load i8 %lut_0_46_addr" [./lookups.h:297->KAN.cpp:57]   --->   Operation 482 'load' 'output_0_46' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln8_23 = sext i12 %output_0_46" [./lookups.h:8->./lookups.h:303->KAN.cpp:58]   --->   Operation 483 'sext' 'sext_ln8_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 484 [1/2] (0.64ns)   --->   "%output_0_47 = load i8 %lut_0_47_addr" [./lookups.h:303->KAN.cpp:58]   --->   Operation 484 'load' 'output_0_47' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i12 %output_0_47" [KAN.cpp:58]   --->   Operation 485 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 486 [1/2] (0.64ns)   --->   "%output_0_48 = load i8 %lut_0_48_addr" [./lookups.h:309->KAN.cpp:59]   --->   Operation 486 'load' 'output_0_48' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln315 = sext i12 %output_0_48" [./lookups.h:315->KAN.cpp:60]   --->   Operation 487 'sext' 'sext_ln315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 488 [1/2] (0.64ns)   --->   "%output_0_49 = load i8 %lut_0_49_addr" [./lookups.h:315->KAN.cpp:60]   --->   Operation 488 'load' 'output_0_49' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln321 = sext i12 %output_0_49" [./lookups.h:321->KAN.cpp:61]   --->   Operation 489 'sext' 'sext_ln321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [1/2] (0.64ns)   --->   "%output_0_50 = load i8 %lut_0_50_addr" [./lookups.h:321->KAN.cpp:61]   --->   Operation 490 'load' 'output_0_50' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln8_25 = sext i12 %output_0_50" [./lookups.h:8->./lookups.h:327->KAN.cpp:62]   --->   Operation 491 'sext' 'sext_ln8_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 492 [1/2] (0.64ns)   --->   "%output_0_51 = load i8 %lut_0_51_addr" [./lookups.h:327->KAN.cpp:62]   --->   Operation 492 'load' 'output_0_51' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i12 %output_0_51" [KAN.cpp:62]   --->   Operation 493 'sext' 'sext_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 494 [1/2] (0.64ns)   --->   "%output_0_52 = load i8 %lut_0_52_addr" [./lookups.h:333->KAN.cpp:63]   --->   Operation 494 'load' 'output_0_52' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 495 [1/1] (0.00ns)   --->   "%sext_ln339 = sext i12 %output_0_52" [./lookups.h:339->KAN.cpp:64]   --->   Operation 495 'sext' 'sext_ln339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 496 [1/2] (0.64ns)   --->   "%output_0_53 = load i8 %lut_0_53_addr" [./lookups.h:339->KAN.cpp:64]   --->   Operation 496 'load' 'output_0_53' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln345 = sext i12 %output_0_53" [./lookups.h:345->KAN.cpp:65]   --->   Operation 497 'sext' 'sext_ln345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 498 [1/2] (0.64ns)   --->   "%output_0_54 = load i8 %lut_0_54_addr" [./lookups.h:345->KAN.cpp:65]   --->   Operation 498 'load' 'output_0_54' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln8_27 = sext i12 %output_0_54" [./lookups.h:8->./lookups.h:351->KAN.cpp:66]   --->   Operation 499 'sext' 'sext_ln8_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 500 [1/2] (0.64ns)   --->   "%output_0_55 = load i8 %lut_0_55_addr" [./lookups.h:351->KAN.cpp:66]   --->   Operation 500 'load' 'output_0_55' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i12 %output_0_55" [KAN.cpp:66]   --->   Operation 501 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 502 [1/2] (0.64ns)   --->   "%output_0_56 = load i8 %lut_0_56_addr" [./lookups.h:357->KAN.cpp:67]   --->   Operation 502 'load' 'output_0_56' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln363 = sext i12 %output_0_56" [./lookups.h:363->KAN.cpp:68]   --->   Operation 503 'sext' 'sext_ln363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/2] (0.64ns)   --->   "%output_0_57 = load i8 %lut_0_57_addr" [./lookups.h:363->KAN.cpp:68]   --->   Operation 504 'load' 'output_0_57' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln369 = sext i12 %output_0_57" [./lookups.h:369->KAN.cpp:69]   --->   Operation 505 'sext' 'sext_ln369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 506 [1/2] (0.64ns)   --->   "%output_0_58 = load i8 %lut_0_58_addr" [./lookups.h:369->KAN.cpp:69]   --->   Operation 506 'load' 'output_0_58' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln8_29 = sext i12 %output_0_58" [./lookups.h:8->./lookups.h:375->KAN.cpp:70]   --->   Operation 507 'sext' 'sext_ln8_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 508 [1/2] (0.64ns)   --->   "%output_0_59 = load i8 %lut_0_59_addr" [./lookups.h:375->KAN.cpp:70]   --->   Operation 508 'load' 'output_0_59' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i12 %output_0_59" [KAN.cpp:70]   --->   Operation 509 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [1/2] (0.64ns)   --->   "%output_0_60 = load i8 %lut_0_60_addr" [./lookups.h:381->KAN.cpp:71]   --->   Operation 510 'load' 'output_0_60' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln387 = sext i12 %output_0_60" [./lookups.h:387->KAN.cpp:72]   --->   Operation 511 'sext' 'sext_ln387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 512 [1/2] (0.64ns)   --->   "%output_0_61 = load i8 %lut_0_61_addr" [./lookups.h:387->KAN.cpp:72]   --->   Operation 512 'load' 'output_0_61' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln393 = sext i12 %output_0_61" [./lookups.h:393->KAN.cpp:73]   --->   Operation 513 'sext' 'sext_ln393' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 514 [1/2] (0.64ns)   --->   "%output_0_62 = load i8 %lut_0_62_addr" [./lookups.h:393->KAN.cpp:73]   --->   Operation 514 'load' 'output_0_62' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln8_31 = sext i12 %output_0_62" [./lookups.h:8->./lookups.h:399->KAN.cpp:74]   --->   Operation 515 'sext' 'sext_ln8_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 516 [1/2] (0.64ns)   --->   "%output_0_63 = load i8 %lut_0_63_addr" [./lookups.h:399->KAN.cpp:74]   --->   Operation 516 'load' 'output_0_63' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_2 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln74 = sext i12 %output_0_63" [KAN.cpp:74]   --->   Operation 517 'sext' 'sext_ln74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 518 [1/1] (0.74ns)   --->   "%add_ln77 = add i13 %sext_ln339, i13 %sext_ln363" [KAN.cpp:77]   --->   Operation 518 'add' 'add_ln77' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i13 %add_ln77" [KAN.cpp:77]   --->   Operation 519 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (0.74ns)   --->   "%add_ln77_1 = add i13 %sext_ln315, i13 %sext_ln291" [KAN.cpp:77]   --->   Operation 520 'add' 'add_ln77_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln77_1 = sext i13 %add_ln77_1" [KAN.cpp:77]   --->   Operation 521 'sext' 'sext_ln77_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (0.75ns)   --->   "%add_ln77_2 = add i14 %sext_ln77_1, i14 %sext_ln77" [KAN.cpp:77]   --->   Operation 522 'add' 'add_ln77_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.74ns)   --->   "%add_ln77_3 = add i13 %sext_ln219, i13 %sext_ln195" [KAN.cpp:77]   --->   Operation 523 'add' 'add_ln77_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln77_3 = sext i13 %add_ln77_3" [KAN.cpp:77]   --->   Operation 524 'sext' 'sext_ln77_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (0.74ns)   --->   "%add_ln77_4 = add i13 %sext_ln267, i13 %sext_ln243" [KAN.cpp:77]   --->   Operation 525 'add' 'add_ln77_4' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln77_4 = sext i13 %add_ln77_4" [KAN.cpp:77]   --->   Operation 526 'sext' 'sext_ln77_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.75ns)   --->   "%add_ln77_5 = add i14 %sext_ln77_4, i14 %sext_ln77_3" [KAN.cpp:77]   --->   Operation 527 'add' 'add_ln77_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 528 [1/1] (0.74ns)   --->   "%add_ln77_7 = add i13 %sext_ln51, i13 %sext_ln75" [KAN.cpp:77]   --->   Operation 528 'add' 'add_ln77_7' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln77_7 = sext i13 %add_ln77_7" [KAN.cpp:77]   --->   Operation 529 'sext' 'sext_ln77_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.74ns)   --->   "%add_ln77_8 = add i13 %sext_ln27, i13 %sext_ln123" [KAN.cpp:77]   --->   Operation 530 'add' 'add_ln77_8' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln77_8 = sext i13 %add_ln77_8" [KAN.cpp:77]   --->   Operation 531 'sext' 'sext_ln77_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (0.75ns)   --->   "%add_ln77_9 = add i14 %sext_ln77_8, i14 %sext_ln77_7" [KAN.cpp:77]   --->   Operation 532 'add' 'add_ln77_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.74ns)   --->   "%add_ln77_10 = add i13 %sext_ln99, i13 %sext_ln171" [KAN.cpp:77]   --->   Operation 533 'add' 'add_ln77_10' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln77_10 = sext i13 %add_ln77_10" [KAN.cpp:77]   --->   Operation 534 'sext' 'sext_ln77_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (0.74ns)   --->   "%add_ln77_11 = add i13 %sext_ln147, i13 %sext_ln387" [KAN.cpp:77]   --->   Operation 535 'add' 'add_ln77_11' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln77_11 = sext i13 %add_ln77_11" [KAN.cpp:77]   --->   Operation 536 'sext' 'sext_ln77_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 537 [1/1] (0.75ns)   --->   "%add_ln77_12 = add i14 %sext_ln77_11, i14 %sext_ln77_10" [KAN.cpp:77]   --->   Operation 537 'add' 'add_ln77_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.74ns)   --->   "%add_ln78 = add i13 %sext_ln345, i13 %sext_ln369" [KAN.cpp:78]   --->   Operation 538 'add' 'add_ln78' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i13 %add_ln78" [KAN.cpp:78]   --->   Operation 539 'sext' 'sext_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 540 [1/1] (0.74ns)   --->   "%add_ln78_1 = add i13 %sext_ln321, i13 %sext_ln297" [KAN.cpp:78]   --->   Operation 540 'add' 'add_ln78_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln78_1 = sext i13 %add_ln78_1" [KAN.cpp:78]   --->   Operation 541 'sext' 'sext_ln78_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (0.75ns)   --->   "%add_ln78_2 = add i14 %sext_ln78_1, i14 %sext_ln78" [KAN.cpp:78]   --->   Operation 542 'add' 'add_ln78_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.74ns)   --->   "%add_ln78_3 = add i13 %sext_ln225, i13 %sext_ln201" [KAN.cpp:78]   --->   Operation 543 'add' 'add_ln78_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln78_3 = sext i13 %add_ln78_3" [KAN.cpp:78]   --->   Operation 544 'sext' 'sext_ln78_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.74ns)   --->   "%add_ln78_4 = add i13 %sext_ln273, i13 %sext_ln249" [KAN.cpp:78]   --->   Operation 545 'add' 'add_ln78_4' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln78_4 = sext i13 %add_ln78_4" [KAN.cpp:78]   --->   Operation 546 'sext' 'sext_ln78_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.75ns)   --->   "%add_ln78_5 = add i14 %sext_ln78_4, i14 %sext_ln78_3" [KAN.cpp:78]   --->   Operation 547 'add' 'add_ln78_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 548 [1/1] (0.74ns)   --->   "%add_ln78_7 = add i13 %sext_ln57, i13 %sext_ln81" [KAN.cpp:78]   --->   Operation 548 'add' 'add_ln78_7' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln78_7 = sext i13 %add_ln78_7" [KAN.cpp:78]   --->   Operation 549 'sext' 'sext_ln78_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.74ns)   --->   "%add_ln78_8 = add i13 %sext_ln33, i13 %sext_ln129" [KAN.cpp:78]   --->   Operation 550 'add' 'add_ln78_8' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln78_8 = sext i13 %add_ln78_8" [KAN.cpp:78]   --->   Operation 551 'sext' 'sext_ln78_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (0.75ns)   --->   "%add_ln78_9 = add i14 %sext_ln78_8, i14 %sext_ln78_7" [KAN.cpp:78]   --->   Operation 552 'add' 'add_ln78_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.74ns)   --->   "%add_ln78_10 = add i13 %sext_ln105, i13 %sext_ln177" [KAN.cpp:78]   --->   Operation 553 'add' 'add_ln78_10' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln78_10 = sext i13 %add_ln78_10" [KAN.cpp:78]   --->   Operation 554 'sext' 'sext_ln78_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.74ns)   --->   "%add_ln78_11 = add i13 %sext_ln153, i13 %sext_ln393" [KAN.cpp:78]   --->   Operation 555 'add' 'add_ln78_11' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln78_11 = sext i13 %add_ln78_11" [KAN.cpp:78]   --->   Operation 556 'sext' 'sext_ln78_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (0.75ns)   --->   "%add_ln78_12 = add i14 %sext_ln78_11, i14 %sext_ln78_10" [KAN.cpp:78]   --->   Operation 557 'add' 'add_ln78_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.74ns)   --->   "%add_ln79 = add i13 %sext_ln8_27, i13 %sext_ln8_29" [KAN.cpp:79]   --->   Operation 558 'add' 'add_ln79' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i13 %add_ln79" [KAN.cpp:79]   --->   Operation 559 'sext' 'sext_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.74ns)   --->   "%add_ln79_1 = add i13 %sext_ln8_25, i13 %sext_ln8_23" [KAN.cpp:79]   --->   Operation 560 'add' 'add_ln79_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln79_1 = sext i13 %add_ln79_1" [KAN.cpp:79]   --->   Operation 561 'sext' 'sext_ln79_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (0.75ns)   --->   "%add_ln79_2 = add i14 %sext_ln79_1, i14 %sext_ln79" [KAN.cpp:79]   --->   Operation 562 'add' 'add_ln79_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.74ns)   --->   "%add_ln79_3 = add i13 %sext_ln8_17, i13 %sext_ln8_15" [KAN.cpp:79]   --->   Operation 563 'add' 'add_ln79_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln79_3 = sext i13 %add_ln79_3" [KAN.cpp:79]   --->   Operation 564 'sext' 'sext_ln79_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (0.74ns)   --->   "%add_ln79_4 = add i13 %sext_ln8_21, i13 %sext_ln8_19" [KAN.cpp:79]   --->   Operation 565 'add' 'add_ln79_4' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln79_4 = sext i13 %add_ln79_4" [KAN.cpp:79]   --->   Operation 566 'sext' 'sext_ln79_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (0.75ns)   --->   "%add_ln79_5 = add i14 %sext_ln79_4, i14 %sext_ln79_3" [KAN.cpp:79]   --->   Operation 567 'add' 'add_ln79_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.74ns)   --->   "%add_ln79_7 = add i13 %sext_ln8_3, i13 %sext_ln8_5" [KAN.cpp:79]   --->   Operation 568 'add' 'add_ln79_7' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln79_7 = sext i13 %add_ln79_7" [KAN.cpp:79]   --->   Operation 569 'sext' 'sext_ln79_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.74ns)   --->   "%add_ln79_8 = add i13 %sext_ln8_1, i13 %sext_ln8_9" [KAN.cpp:79]   --->   Operation 570 'add' 'add_ln79_8' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln79_8 = sext i13 %add_ln79_8" [KAN.cpp:79]   --->   Operation 571 'sext' 'sext_ln79_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.75ns)   --->   "%add_ln79_9 = add i14 %sext_ln79_8, i14 %sext_ln79_7" [KAN.cpp:79]   --->   Operation 572 'add' 'add_ln79_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.74ns)   --->   "%add_ln79_10 = add i13 %sext_ln8_7, i13 %sext_ln8_13" [KAN.cpp:79]   --->   Operation 573 'add' 'add_ln79_10' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln79_10 = sext i13 %add_ln79_10" [KAN.cpp:79]   --->   Operation 574 'sext' 'sext_ln79_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.74ns)   --->   "%add_ln79_11 = add i13 %sext_ln8_11, i13 %sext_ln8_31" [KAN.cpp:79]   --->   Operation 575 'add' 'add_ln79_11' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln79_11 = sext i13 %add_ln79_11" [KAN.cpp:79]   --->   Operation 576 'sext' 'sext_ln79_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 577 [1/1] (0.75ns)   --->   "%add_ln79_12 = add i14 %sext_ln79_11, i14 %sext_ln79_10" [KAN.cpp:79]   --->   Operation 577 'add' 'add_ln79_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.74ns)   --->   "%add_ln80 = add i13 %sext_ln66, i13 %sext_ln70" [KAN.cpp:80]   --->   Operation 578 'add' 'add_ln80' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln80 = sext i13 %add_ln80" [KAN.cpp:80]   --->   Operation 579 'sext' 'sext_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.74ns)   --->   "%add_ln80_1 = add i13 %sext_ln62, i13 %sext_ln58" [KAN.cpp:80]   --->   Operation 580 'add' 'add_ln80_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%sext_ln80_1 = sext i13 %add_ln80_1" [KAN.cpp:80]   --->   Operation 581 'sext' 'sext_ln80_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (0.75ns)   --->   "%add_ln80_2 = add i14 %sext_ln80_1, i14 %sext_ln80" [KAN.cpp:80]   --->   Operation 582 'add' 'add_ln80_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.74ns)   --->   "%add_ln80_3 = add i13 %sext_ln46, i13 %sext_ln42" [KAN.cpp:80]   --->   Operation 583 'add' 'add_ln80_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln80_3 = sext i13 %add_ln80_3" [KAN.cpp:80]   --->   Operation 584 'sext' 'sext_ln80_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.74ns)   --->   "%add_ln80_4 = add i13 %sext_ln54, i13 %sext_ln50" [KAN.cpp:80]   --->   Operation 585 'add' 'add_ln80_4' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln80_4 = sext i13 %add_ln80_4" [KAN.cpp:80]   --->   Operation 586 'sext' 'sext_ln80_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 587 [1/1] (0.75ns)   --->   "%add_ln80_5 = add i14 %sext_ln80_4, i14 %sext_ln80_3" [KAN.cpp:80]   --->   Operation 587 'add' 'add_ln80_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.74ns)   --->   "%add_ln80_7 = add i13 %sext_ln18, i13 %sext_ln22" [KAN.cpp:80]   --->   Operation 588 'add' 'add_ln80_7' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln80_7 = sext i13 %add_ln80_7" [KAN.cpp:80]   --->   Operation 589 'sext' 'sext_ln80_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (0.74ns)   --->   "%add_ln80_8 = add i13 %sext_ln14, i13 %sext_ln30" [KAN.cpp:80]   --->   Operation 590 'add' 'add_ln80_8' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln80_8 = sext i13 %add_ln80_8" [KAN.cpp:80]   --->   Operation 591 'sext' 'sext_ln80_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 592 [1/1] (0.75ns)   --->   "%add_ln80_9 = add i14 %sext_ln80_8, i14 %sext_ln80_7" [KAN.cpp:80]   --->   Operation 592 'add' 'add_ln80_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.74ns)   --->   "%add_ln80_10 = add i13 %sext_ln26, i13 %sext_ln38" [KAN.cpp:80]   --->   Operation 593 'add' 'add_ln80_10' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln80_10 = sext i13 %add_ln80_10" [KAN.cpp:80]   --->   Operation 594 'sext' 'sext_ln80_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 595 [1/1] (0.74ns)   --->   "%add_ln80_11 = add i13 %sext_ln34, i13 %sext_ln74" [KAN.cpp:80]   --->   Operation 595 'add' 'add_ln80_11' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln80_11 = sext i13 %add_ln80_11" [KAN.cpp:80]   --->   Operation 596 'sext' 'sext_ln80_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (0.75ns)   --->   "%add_ln80_12 = add i14 %sext_ln80_11, i14 %sext_ln80_10" [KAN.cpp:80]   --->   Operation 597 'add' 'add_ln80_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.54>
ST_3 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln77_2 = sext i14 %add_ln77_2" [KAN.cpp:77]   --->   Operation 598 'sext' 'sext_ln77_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln77_5 = sext i14 %add_ln77_5" [KAN.cpp:77]   --->   Operation 599 'sext' 'sext_ln77_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 600 [1/1] (0.76ns)   --->   "%add_ln77_15 = add i14 %add_ln77_5, i14 %add_ln77_2" [KAN.cpp:77]   --->   Operation 600 'add' 'add_ln77_15' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 601 [1/1] (0.76ns)   --->   "%add_ln77_6 = add i15 %sext_ln77_5, i15 %sext_ln77_2" [KAN.cpp:77]   --->   Operation 601 'add' 'add_ln77_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 602 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i14 %add_ln77_15" [KAN.cpp:77]   --->   Operation 602 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln77_6 = sext i15 %add_ln77_6" [KAN.cpp:77]   --->   Operation 603 'sext' 'sext_ln77_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln77_9 = sext i14 %add_ln77_9" [KAN.cpp:77]   --->   Operation 604 'sext' 'sext_ln77_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln77_12 = sext i14 %add_ln77_12" [KAN.cpp:77]   --->   Operation 605 'sext' 'sext_ln77_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 606 [1/1] (0.76ns)   --->   "%add_ln77_16 = add i14 %add_ln77_12, i14 %add_ln77_9" [KAN.cpp:77]   --->   Operation 606 'add' 'add_ln77_16' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 607 [1/1] (0.76ns)   --->   "%add_ln77_13 = add i15 %sext_ln77_12, i15 %sext_ln77_9" [KAN.cpp:77]   --->   Operation 607 'add' 'add_ln77_13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 608 [1/1] (0.00ns)   --->   "%trunc_ln77_1 = trunc i14 %add_ln77_16" [KAN.cpp:77]   --->   Operation 608 'trunc' 'trunc_ln77_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln77_13 = sext i15 %add_ln77_13" [KAN.cpp:77]   --->   Operation 609 'sext' 'sext_ln77_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 610 [1/1] (0.70ns)   --->   "%add_ln8_20 = add i6 %trunc_ln77_1, i6 %trunc_ln77" [./lookups.h:8->./lookups.h:405->KAN.cpp:83]   --->   Operation 610 'add' 'add_ln8_20' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 611 [1/1] (0.77ns)   --->   "%med_0_0 = add i16 %sext_ln77_13, i16 %sext_ln77_6" [KAN.cpp:77]   --->   Operation 611 'add' 'med_0_0' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln78_2 = sext i14 %add_ln78_2" [KAN.cpp:78]   --->   Operation 612 'sext' 'sext_ln78_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln78_5 = sext i14 %add_ln78_5" [KAN.cpp:78]   --->   Operation 613 'sext' 'sext_ln78_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 614 [1/1] (0.76ns)   --->   "%add_ln78_15 = add i14 %add_ln78_5, i14 %add_ln78_2" [KAN.cpp:78]   --->   Operation 614 'add' 'add_ln78_15' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 615 [1/1] (0.76ns)   --->   "%add_ln78_6 = add i15 %sext_ln78_5, i15 %sext_ln78_2" [KAN.cpp:78]   --->   Operation 615 'add' 'add_ln78_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 616 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i14 %add_ln78_15" [KAN.cpp:78]   --->   Operation 616 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln78_6 = sext i15 %add_ln78_6" [KAN.cpp:78]   --->   Operation 617 'sext' 'sext_ln78_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln78_9 = sext i14 %add_ln78_9" [KAN.cpp:78]   --->   Operation 618 'sext' 'sext_ln78_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln78_12 = sext i14 %add_ln78_12" [KAN.cpp:78]   --->   Operation 619 'sext' 'sext_ln78_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 620 [1/1] (0.76ns)   --->   "%add_ln78_16 = add i14 %add_ln78_12, i14 %add_ln78_9" [KAN.cpp:78]   --->   Operation 620 'add' 'add_ln78_16' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 621 [1/1] (0.76ns)   --->   "%add_ln78_13 = add i15 %sext_ln78_12, i15 %sext_ln78_9" [KAN.cpp:78]   --->   Operation 621 'add' 'add_ln78_13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 622 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = trunc i14 %add_ln78_16" [KAN.cpp:78]   --->   Operation 622 'trunc' 'trunc_ln78_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln78_13 = sext i15 %add_ln78_13" [KAN.cpp:78]   --->   Operation 623 'sext' 'sext_ln78_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 624 [1/1] (0.70ns)   --->   "%add_ln8_21 = add i6 %trunc_ln78_1, i6 %trunc_ln78" [./lookups.h:8->./lookups.h:435->KAN.cpp:88]   --->   Operation 624 'add' 'add_ln8_21' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 625 [1/1] (0.77ns)   --->   "%med_0_1 = add i16 %sext_ln78_13, i16 %sext_ln78_6" [KAN.cpp:78]   --->   Operation 625 'add' 'med_0_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln79_2 = sext i14 %add_ln79_2" [KAN.cpp:79]   --->   Operation 626 'sext' 'sext_ln79_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln79_5 = sext i14 %add_ln79_5" [KAN.cpp:79]   --->   Operation 627 'sext' 'sext_ln79_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 628 [1/1] (0.76ns)   --->   "%add_ln79_15 = add i14 %add_ln79_5, i14 %add_ln79_2" [KAN.cpp:79]   --->   Operation 628 'add' 'add_ln79_15' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 629 [1/1] (0.76ns)   --->   "%add_ln79_6 = add i15 %sext_ln79_5, i15 %sext_ln79_2" [KAN.cpp:79]   --->   Operation 629 'add' 'add_ln79_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 630 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i14 %add_ln79_15" [KAN.cpp:79]   --->   Operation 630 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln79_6 = sext i15 %add_ln79_6" [KAN.cpp:79]   --->   Operation 631 'sext' 'sext_ln79_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln79_9 = sext i14 %add_ln79_9" [KAN.cpp:79]   --->   Operation 632 'sext' 'sext_ln79_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln79_12 = sext i14 %add_ln79_12" [KAN.cpp:79]   --->   Operation 633 'sext' 'sext_ln79_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 634 [1/1] (0.76ns)   --->   "%add_ln79_16 = add i14 %add_ln79_12, i14 %add_ln79_9" [KAN.cpp:79]   --->   Operation 634 'add' 'add_ln79_16' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 635 [1/1] (0.76ns)   --->   "%add_ln79_13 = add i15 %sext_ln79_12, i15 %sext_ln79_9" [KAN.cpp:79]   --->   Operation 635 'add' 'add_ln79_13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 636 [1/1] (0.00ns)   --->   "%trunc_ln79_1 = trunc i14 %add_ln79_16" [KAN.cpp:79]   --->   Operation 636 'trunc' 'trunc_ln79_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln79_13 = sext i15 %add_ln79_13" [KAN.cpp:79]   --->   Operation 637 'sext' 'sext_ln79_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 638 [1/1] (0.70ns)   --->   "%add_ln8_22 = add i6 %trunc_ln79_1, i6 %trunc_ln79" [./lookups.h:8->./lookups.h:465->KAN.cpp:93]   --->   Operation 638 'add' 'add_ln8_22' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 639 [1/1] (0.77ns)   --->   "%med_0_2 = add i16 %sext_ln79_13, i16 %sext_ln79_6" [KAN.cpp:79]   --->   Operation 639 'add' 'med_0_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln80_2 = sext i14 %add_ln80_2" [KAN.cpp:80]   --->   Operation 640 'sext' 'sext_ln80_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln80_5 = sext i14 %add_ln80_5" [KAN.cpp:80]   --->   Operation 641 'sext' 'sext_ln80_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 642 [1/1] (0.76ns)   --->   "%add_ln80_15 = add i14 %add_ln80_5, i14 %add_ln80_2" [KAN.cpp:80]   --->   Operation 642 'add' 'add_ln80_15' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 643 [1/1] (0.76ns)   --->   "%add_ln80_6 = add i15 %sext_ln80_5, i15 %sext_ln80_2" [KAN.cpp:80]   --->   Operation 643 'add' 'add_ln80_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 644 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i14 %add_ln80_15" [KAN.cpp:80]   --->   Operation 644 'trunc' 'trunc_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln80_6 = sext i15 %add_ln80_6" [KAN.cpp:80]   --->   Operation 645 'sext' 'sext_ln80_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 646 [1/1] (0.00ns)   --->   "%sext_ln80_9 = sext i14 %add_ln80_9" [KAN.cpp:80]   --->   Operation 646 'sext' 'sext_ln80_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln80_12 = sext i14 %add_ln80_12" [KAN.cpp:80]   --->   Operation 647 'sext' 'sext_ln80_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 648 [1/1] (0.76ns)   --->   "%add_ln80_16 = add i14 %add_ln80_12, i14 %add_ln80_9" [KAN.cpp:80]   --->   Operation 648 'add' 'add_ln80_16' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 649 [1/1] (0.76ns)   --->   "%add_ln80_13 = add i15 %sext_ln80_12, i15 %sext_ln80_9" [KAN.cpp:80]   --->   Operation 649 'add' 'add_ln80_13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln80_1 = trunc i14 %add_ln80_16" [KAN.cpp:80]   --->   Operation 650 'trunc' 'trunc_ln80_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln80_13 = sext i15 %add_ln80_13" [KAN.cpp:80]   --->   Operation 651 'sext' 'sext_ln80_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 652 [1/1] (0.70ns)   --->   "%add_ln8_23 = add i6 %trunc_ln80_1, i6 %trunc_ln80" [./lookups.h:8->./lookups.h:495->KAN.cpp:98]   --->   Operation 652 'add' 'add_ln8_23' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 653 [1/1] (0.77ns)   --->   "%med_0_3 = add i16 %sext_ln80_13, i16 %sext_ln80_6" [KAN.cpp:80]   --->   Operation 653 'add' 'med_0_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %med_0_0, i32 6, i32 15" [./lookups.h:8->./lookups.h:405->KAN.cpp:83]   --->   Operation 654 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %med_0_0, i32 10, i32 15" [./lookups.h:9->./lookups.h:405->KAN.cpp:83]   --->   Operation 655 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %med_0_1, i32 6, i32 15" [./lookups.h:8->./lookups.h:435->KAN.cpp:88]   --->   Operation 656 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %med_0_1, i32 10, i32 15" [./lookups.h:9->./lookups.h:435->KAN.cpp:88]   --->   Operation 657 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %med_0_2, i32 6, i32 15" [./lookups.h:8->./lookups.h:465->KAN.cpp:93]   --->   Operation 658 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %med_0_2, i32 10, i32 15" [./lookups.h:9->./lookups.h:465->KAN.cpp:93]   --->   Operation 659 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %med_0_3, i32 6, i32 15" [./lookups.h:8->./lookups.h:495->KAN.cpp:98]   --->   Operation 660 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 661 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %med_0_3, i32 10, i32 15" [./lookups.h:9->./lookups.h:495->KAN.cpp:98]   --->   Operation 661 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.67>
ST_4 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln8_32 = sext i10 %tmp_51" [./lookups.h:8->./lookups.h:405->KAN.cpp:83]   --->   Operation 662 'sext' 'sext_ln8_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node index_16)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %med_0_0, i32 15" [./lookups.h:8->./lookups.h:405->KAN.cpp:83]   --->   Operation 663 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %add_ln8_20, i4 0" [./lookups.h:8->./lookups.h:405->KAN.cpp:83]   --->   Operation 664 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 665 [1/1] (0.72ns)   --->   "%icmp_ln8_16 = icmp_ne  i10 %tmp_16, i10 0" [./lookups.h:8->./lookups.h:405->KAN.cpp:83]   --->   Operation 665 'icmp' 'icmp_ln8_16' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 666 [1/1] (0.72ns)   --->   "%add_ln8_16 = add i11 %sext_ln8_32, i11 1" [./lookups.h:8->./lookups.h:405->KAN.cpp:83]   --->   Operation 666 'add' 'add_ln8_16' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 667 [1/1] (0.00ns)   --->   "%sext_ln9_36 = sext i6 %tmp_88" [./lookups.h:9->./lookups.h:405->KAN.cpp:83]   --->   Operation 667 'sext' 'sext_ln9_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node index_16)   --->   "%tmp_89 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_16, i32 4, i32 10" [./lookups.h:9->./lookups.h:405->KAN.cpp:83]   --->   Operation 668 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node index_16)   --->   "%select_ln8_32 = select i1 %icmp_ln8_16, i7 %tmp_89, i7 %sext_ln9_36" [./lookups.h:8->./lookups.h:405->KAN.cpp:83]   --->   Operation 669 'select' 'select_ln8_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node index_16)   --->   "%select_ln8_33 = select i1 %tmp_87, i7 %select_ln8_32, i7 %sext_ln9_36" [./lookups.h:8->./lookups.h:405->KAN.cpp:83]   --->   Operation 670 'select' 'select_ln8_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node index_16)   --->   "%sext_ln9_16 = sext i7 %select_ln8_33" [./lookups.h:9->./lookups.h:405->KAN.cpp:83]   --->   Operation 671 'sext' 'sext_ln9_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 672 [1/1] (0.30ns) (out node of the LUT)   --->   "%index_16 = xor i8 %sext_ln9_16, i8 128" [./lookups.h:13->./lookups.h:405->KAN.cpp:83]   --->   Operation 672 'xor' 'index_16' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln405 = zext i8 %index_16" [./lookups.h:405->KAN.cpp:83]   --->   Operation 673 'zext' 'zext_ln405' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 674 [1/1] (0.00ns)   --->   "%lut_1_0_addr = getelementptr i12 %lut_1_0, i64 0, i64 %zext_ln405" [./lookups.h:405->KAN.cpp:83]   --->   Operation 674 'getelementptr' 'lut_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 675 [2/2] (0.64ns)   --->   "%output_1_0 = load i8 %lut_1_0_addr" [./lookups.h:405->KAN.cpp:83]   --->   Operation 675 'load' 'output_1_0' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_4 : Operation 676 [1/1] (0.00ns)   --->   "%lut_1_1_addr = getelementptr i12 %lut_1_1, i64 0, i64 %zext_ln405" [./lookups.h:411->KAN.cpp:84]   --->   Operation 676 'getelementptr' 'lut_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 677 [2/2] (0.64ns)   --->   "%output_1_1 = load i8 %lut_1_1_addr" [./lookups.h:411->KAN.cpp:84]   --->   Operation 677 'load' 'output_1_1' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_4 : Operation 678 [1/1] (0.00ns)   --->   "%lut_1_2_addr = getelementptr i12 %lut_1_2, i64 0, i64 %zext_ln405" [./lookups.h:417->KAN.cpp:85]   --->   Operation 678 'getelementptr' 'lut_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 679 [2/2] (0.64ns)   --->   "%output_1_2 = load i8 %lut_1_2_addr" [./lookups.h:417->KAN.cpp:85]   --->   Operation 679 'load' 'output_1_2' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_4 : Operation 680 [1/1] (0.00ns)   --->   "%lut_1_3_addr = getelementptr i12 %lut_1_3, i64 0, i64 %zext_ln405" [./lookups.h:423->KAN.cpp:86]   --->   Operation 680 'getelementptr' 'lut_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 681 [2/2] (0.64ns)   --->   "%output_1_3 = load i8 %lut_1_3_addr" [./lookups.h:423->KAN.cpp:86]   --->   Operation 681 'load' 'output_1_3' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_4 : Operation 682 [1/1] (0.00ns)   --->   "%lut_1_4_addr = getelementptr i12 %lut_1_4, i64 0, i64 %zext_ln405" [./lookups.h:429->KAN.cpp:87]   --->   Operation 682 'getelementptr' 'lut_1_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 683 [2/2] (0.64ns)   --->   "%output_1_4 = load i8 %lut_1_4_addr" [./lookups.h:429->KAN.cpp:87]   --->   Operation 683 'load' 'output_1_4' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_4 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln8_33 = sext i10 %tmp_53" [./lookups.h:8->./lookups.h:435->KAN.cpp:88]   --->   Operation 684 'sext' 'sext_ln8_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node index_17)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %med_0_1, i32 15" [./lookups.h:8->./lookups.h:435->KAN.cpp:88]   --->   Operation 685 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %add_ln8_21, i4 0" [./lookups.h:8->./lookups.h:435->KAN.cpp:88]   --->   Operation 686 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 687 [1/1] (0.72ns)   --->   "%icmp_ln8_17 = icmp_ne  i10 %tmp_17, i10 0" [./lookups.h:8->./lookups.h:435->KAN.cpp:88]   --->   Operation 687 'icmp' 'icmp_ln8_17' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 688 [1/1] (0.72ns)   --->   "%add_ln8_17 = add i11 %sext_ln8_33, i11 1" [./lookups.h:8->./lookups.h:435->KAN.cpp:88]   --->   Operation 688 'add' 'add_ln8_17' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 689 [1/1] (0.00ns)   --->   "%sext_ln9_37 = sext i6 %tmp_91" [./lookups.h:9->./lookups.h:435->KAN.cpp:88]   --->   Operation 689 'sext' 'sext_ln9_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node index_17)   --->   "%tmp_92 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_17, i32 4, i32 10" [./lookups.h:9->./lookups.h:435->KAN.cpp:88]   --->   Operation 690 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node index_17)   --->   "%select_ln8_34 = select i1 %icmp_ln8_17, i7 %tmp_92, i7 %sext_ln9_37" [./lookups.h:8->./lookups.h:435->KAN.cpp:88]   --->   Operation 691 'select' 'select_ln8_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node index_17)   --->   "%select_ln8_35 = select i1 %tmp_90, i7 %select_ln8_34, i7 %sext_ln9_37" [./lookups.h:8->./lookups.h:435->KAN.cpp:88]   --->   Operation 692 'select' 'select_ln8_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node index_17)   --->   "%sext_ln9_17 = sext i7 %select_ln8_35" [./lookups.h:9->./lookups.h:435->KAN.cpp:88]   --->   Operation 693 'sext' 'sext_ln9_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 694 [1/1] (0.30ns) (out node of the LUT)   --->   "%index_17 = xor i8 %sext_ln9_17, i8 128" [./lookups.h:13->./lookups.h:435->KAN.cpp:88]   --->   Operation 694 'xor' 'index_17' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln435 = zext i8 %index_17" [./lookups.h:435->KAN.cpp:88]   --->   Operation 695 'zext' 'zext_ln435' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 696 [1/1] (0.00ns)   --->   "%lut_1_5_addr = getelementptr i12 %lut_1_5, i64 0, i64 %zext_ln435" [./lookups.h:435->KAN.cpp:88]   --->   Operation 696 'getelementptr' 'lut_1_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 697 [2/2] (0.64ns)   --->   "%output_1_5 = load i8 %lut_1_5_addr" [./lookups.h:435->KAN.cpp:88]   --->   Operation 697 'load' 'output_1_5' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_4 : Operation 698 [1/1] (0.00ns)   --->   "%lut_1_6_addr = getelementptr i12 %lut_1_6, i64 0, i64 %zext_ln435" [./lookups.h:441->KAN.cpp:89]   --->   Operation 698 'getelementptr' 'lut_1_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 699 [2/2] (0.64ns)   --->   "%output_1_6 = load i8 %lut_1_6_addr" [./lookups.h:441->KAN.cpp:89]   --->   Operation 699 'load' 'output_1_6' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_4 : Operation 700 [1/1] (0.00ns)   --->   "%lut_1_7_addr = getelementptr i12 %lut_1_7, i64 0, i64 %zext_ln435" [./lookups.h:447->KAN.cpp:90]   --->   Operation 700 'getelementptr' 'lut_1_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 701 [2/2] (0.64ns)   --->   "%output_1_7 = load i8 %lut_1_7_addr" [./lookups.h:447->KAN.cpp:90]   --->   Operation 701 'load' 'output_1_7' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_4 : Operation 702 [1/1] (0.00ns)   --->   "%lut_1_8_addr = getelementptr i12 %lut_1_8, i64 0, i64 %zext_ln435" [./lookups.h:453->KAN.cpp:91]   --->   Operation 702 'getelementptr' 'lut_1_8_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 703 [2/2] (0.64ns)   --->   "%output_1_8 = load i8 %lut_1_8_addr" [./lookups.h:453->KAN.cpp:91]   --->   Operation 703 'load' 'output_1_8' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_4 : Operation 704 [1/1] (0.00ns)   --->   "%lut_1_9_addr = getelementptr i12 %lut_1_9, i64 0, i64 %zext_ln435" [./lookups.h:459->KAN.cpp:92]   --->   Operation 704 'getelementptr' 'lut_1_9_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 705 [2/2] (0.64ns)   --->   "%output_1_9 = load i8 %lut_1_9_addr" [./lookups.h:459->KAN.cpp:92]   --->   Operation 705 'load' 'output_1_9' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_4 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln8_34 = sext i10 %tmp_55" [./lookups.h:8->./lookups.h:465->KAN.cpp:93]   --->   Operation 706 'sext' 'sext_ln8_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node index_18)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %med_0_2, i32 15" [./lookups.h:8->./lookups.h:465->KAN.cpp:93]   --->   Operation 707 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 708 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %add_ln8_22, i4 0" [./lookups.h:8->./lookups.h:465->KAN.cpp:93]   --->   Operation 708 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 709 [1/1] (0.72ns)   --->   "%icmp_ln8_18 = icmp_ne  i10 %tmp_18, i10 0" [./lookups.h:8->./lookups.h:465->KAN.cpp:93]   --->   Operation 709 'icmp' 'icmp_ln8_18' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 710 [1/1] (0.72ns)   --->   "%add_ln8_18 = add i11 %sext_ln8_34, i11 1" [./lookups.h:8->./lookups.h:465->KAN.cpp:93]   --->   Operation 710 'add' 'add_ln8_18' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 711 [1/1] (0.00ns)   --->   "%sext_ln9_38 = sext i6 %tmp_94" [./lookups.h:9->./lookups.h:465->KAN.cpp:93]   --->   Operation 711 'sext' 'sext_ln9_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node index_18)   --->   "%tmp_95 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_18, i32 4, i32 10" [./lookups.h:9->./lookups.h:465->KAN.cpp:93]   --->   Operation 712 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node index_18)   --->   "%select_ln8_36 = select i1 %icmp_ln8_18, i7 %tmp_95, i7 %sext_ln9_38" [./lookups.h:8->./lookups.h:465->KAN.cpp:93]   --->   Operation 713 'select' 'select_ln8_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node index_18)   --->   "%select_ln8_37 = select i1 %tmp_93, i7 %select_ln8_36, i7 %sext_ln9_38" [./lookups.h:8->./lookups.h:465->KAN.cpp:93]   --->   Operation 714 'select' 'select_ln8_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node index_18)   --->   "%sext_ln9_18 = sext i7 %select_ln8_37" [./lookups.h:9->./lookups.h:465->KAN.cpp:93]   --->   Operation 715 'sext' 'sext_ln9_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 716 [1/1] (0.30ns) (out node of the LUT)   --->   "%index_18 = xor i8 %sext_ln9_18, i8 128" [./lookups.h:13->./lookups.h:465->KAN.cpp:93]   --->   Operation 716 'xor' 'index_18' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln465 = zext i8 %index_18" [./lookups.h:465->KAN.cpp:93]   --->   Operation 717 'zext' 'zext_ln465' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 718 [1/1] (0.00ns)   --->   "%lut_1_10_addr = getelementptr i12 %lut_1_10, i64 0, i64 %zext_ln465" [./lookups.h:465->KAN.cpp:93]   --->   Operation 718 'getelementptr' 'lut_1_10_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 719 [2/2] (0.64ns)   --->   "%output_1_10 = load i8 %lut_1_10_addr" [./lookups.h:465->KAN.cpp:93]   --->   Operation 719 'load' 'output_1_10' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_4 : Operation 720 [1/1] (0.00ns)   --->   "%lut_1_11_addr = getelementptr i12 %lut_1_11, i64 0, i64 %zext_ln465" [./lookups.h:471->KAN.cpp:94]   --->   Operation 720 'getelementptr' 'lut_1_11_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 721 [2/2] (0.64ns)   --->   "%output_1_11 = load i8 %lut_1_11_addr" [./lookups.h:471->KAN.cpp:94]   --->   Operation 721 'load' 'output_1_11' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_4 : Operation 722 [1/1] (0.00ns)   --->   "%lut_1_12_addr = getelementptr i12 %lut_1_12, i64 0, i64 %zext_ln465" [./lookups.h:477->KAN.cpp:95]   --->   Operation 722 'getelementptr' 'lut_1_12_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 723 [2/2] (0.64ns)   --->   "%output_1_12 = load i8 %lut_1_12_addr" [./lookups.h:477->KAN.cpp:95]   --->   Operation 723 'load' 'output_1_12' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_4 : Operation 724 [1/1] (0.00ns)   --->   "%lut_1_13_addr = getelementptr i12 %lut_1_13, i64 0, i64 %zext_ln465" [./lookups.h:483->KAN.cpp:96]   --->   Operation 724 'getelementptr' 'lut_1_13_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 725 [2/2] (0.64ns)   --->   "%output_1_13 = load i8 %lut_1_13_addr" [./lookups.h:483->KAN.cpp:96]   --->   Operation 725 'load' 'output_1_13' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_4 : Operation 726 [1/1] (0.00ns)   --->   "%lut_1_14_addr = getelementptr i12 %lut_1_14, i64 0, i64 %zext_ln465" [./lookups.h:489->KAN.cpp:97]   --->   Operation 726 'getelementptr' 'lut_1_14_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 727 [2/2] (0.64ns)   --->   "%output_1_14 = load i8 %lut_1_14_addr" [./lookups.h:489->KAN.cpp:97]   --->   Operation 727 'load' 'output_1_14' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_4 : Operation 728 [1/1] (0.00ns)   --->   "%sext_ln8_35 = sext i10 %tmp_57" [./lookups.h:8->./lookups.h:495->KAN.cpp:98]   --->   Operation 728 'sext' 'sext_ln8_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node index_19)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %med_0_3, i32 15" [./lookups.h:8->./lookups.h:495->KAN.cpp:98]   --->   Operation 729 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 730 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %add_ln8_23, i4 0" [./lookups.h:8->./lookups.h:495->KAN.cpp:98]   --->   Operation 730 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 731 [1/1] (0.72ns)   --->   "%icmp_ln8_19 = icmp_ne  i10 %tmp_19, i10 0" [./lookups.h:8->./lookups.h:495->KAN.cpp:98]   --->   Operation 731 'icmp' 'icmp_ln8_19' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 732 [1/1] (0.72ns)   --->   "%add_ln8_19 = add i11 %sext_ln8_35, i11 1" [./lookups.h:8->./lookups.h:495->KAN.cpp:98]   --->   Operation 732 'add' 'add_ln8_19' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln9_39 = sext i6 %tmp_97" [./lookups.h:9->./lookups.h:495->KAN.cpp:98]   --->   Operation 733 'sext' 'sext_ln9_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node index_19)   --->   "%tmp_98 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln8_19, i32 4, i32 10" [./lookups.h:9->./lookups.h:495->KAN.cpp:98]   --->   Operation 734 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node index_19)   --->   "%select_ln8_38 = select i1 %icmp_ln8_19, i7 %tmp_98, i7 %sext_ln9_39" [./lookups.h:8->./lookups.h:495->KAN.cpp:98]   --->   Operation 735 'select' 'select_ln8_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node index_19)   --->   "%select_ln8_39 = select i1 %tmp_96, i7 %select_ln8_38, i7 %sext_ln9_39" [./lookups.h:8->./lookups.h:495->KAN.cpp:98]   --->   Operation 736 'select' 'select_ln8_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node index_19)   --->   "%sext_ln9_19 = sext i7 %select_ln8_39" [./lookups.h:9->./lookups.h:495->KAN.cpp:98]   --->   Operation 737 'sext' 'sext_ln9_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 738 [1/1] (0.30ns) (out node of the LUT)   --->   "%index_19 = xor i8 %sext_ln9_19, i8 128" [./lookups.h:13->./lookups.h:495->KAN.cpp:98]   --->   Operation 738 'xor' 'index_19' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln495 = zext i8 %index_19" [./lookups.h:495->KAN.cpp:98]   --->   Operation 739 'zext' 'zext_ln495' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 740 [1/1] (0.00ns)   --->   "%lut_1_15_addr = getelementptr i12 %lut_1_15, i64 0, i64 %zext_ln495" [./lookups.h:495->KAN.cpp:98]   --->   Operation 740 'getelementptr' 'lut_1_15_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 741 [2/2] (0.64ns)   --->   "%output_1_15 = load i8 %lut_1_15_addr" [./lookups.h:495->KAN.cpp:98]   --->   Operation 741 'load' 'output_1_15' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_4 : Operation 742 [1/1] (0.00ns)   --->   "%lut_1_16_addr = getelementptr i12 %lut_1_16, i64 0, i64 %zext_ln495" [./lookups.h:501->KAN.cpp:99]   --->   Operation 742 'getelementptr' 'lut_1_16_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 743 [2/2] (0.64ns)   --->   "%output_1_16 = load i8 %lut_1_16_addr" [./lookups.h:501->KAN.cpp:99]   --->   Operation 743 'load' 'output_1_16' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_4 : Operation 744 [1/1] (0.00ns)   --->   "%lut_1_17_addr = getelementptr i12 %lut_1_17, i64 0, i64 %zext_ln495" [./lookups.h:507->KAN.cpp:100]   --->   Operation 744 'getelementptr' 'lut_1_17_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 745 [2/2] (0.64ns)   --->   "%output_1_17 = load i8 %lut_1_17_addr" [./lookups.h:507->KAN.cpp:100]   --->   Operation 745 'load' 'output_1_17' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_4 : Operation 746 [1/1] (0.00ns)   --->   "%lut_1_18_addr = getelementptr i12 %lut_1_18, i64 0, i64 %zext_ln495" [./lookups.h:513->KAN.cpp:101]   --->   Operation 746 'getelementptr' 'lut_1_18_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 747 [2/2] (0.64ns)   --->   "%output_1_18 = load i8 %lut_1_18_addr" [./lookups.h:513->KAN.cpp:101]   --->   Operation 747 'load' 'output_1_18' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_4 : Operation 748 [1/1] (0.00ns)   --->   "%lut_1_19_addr = getelementptr i12 %lut_1_19, i64 0, i64 %zext_ln495" [./lookups.h:519->KAN.cpp:102]   --->   Operation 748 'getelementptr' 'lut_1_19_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 749 [2/2] (0.64ns)   --->   "%output_1_19 = load i8 %lut_1_19_addr" [./lookups.h:519->KAN.cpp:102]   --->   Operation 749 'load' 'output_1_19' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 750 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [KAN.cpp:8]   --->   Operation 750 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 751 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [KAN.cpp:3]   --->   Operation 751 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 752 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_0"   --->   Operation 752 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 753 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 753 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 754 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_1"   --->   Operation 754 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 755 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 755 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 756 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_2"   --->   Operation 756 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 757 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 757 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 758 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_3"   --->   Operation 758 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 759 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 759 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 760 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_4"   --->   Operation 760 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 761 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 761 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 762 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_5"   --->   Operation 762 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 763 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 763 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 764 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_6"   --->   Operation 764 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 765 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 765 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 766 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_7"   --->   Operation 766 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 767 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 767 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 768 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_8"   --->   Operation 768 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 769 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_8, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 769 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 770 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_9"   --->   Operation 770 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 771 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 771 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 772 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_10"   --->   Operation 772 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 773 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_10, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 773 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 774 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_11"   --->   Operation 774 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 775 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 775 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 776 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_12"   --->   Operation 776 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 777 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_12, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 777 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 778 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_13"   --->   Operation 778 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 779 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_13, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 779 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 780 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_14"   --->   Operation 780 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 781 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_14, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 781 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 782 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_15"   --->   Operation 782 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 783 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_15, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 783 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 784 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_0"   --->   Operation 784 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 785 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 785 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 786 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_1"   --->   Operation 786 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 787 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 787 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 788 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_2"   --->   Operation 788 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 789 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 789 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 790 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_3"   --->   Operation 790 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 791 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 791 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 792 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_4"   --->   Operation 792 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 793 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 793 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 794 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_0, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:20->KAN.cpp:11]   --->   Operation 794 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 795 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_1, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:26->KAN.cpp:12]   --->   Operation 795 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 796 [1/1] (0.00ns)   --->   "%specmemcore_ln32 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_2, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:32->KAN.cpp:13]   --->   Operation 796 'specmemcore' 'specmemcore_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 797 [1/1] (0.00ns)   --->   "%specmemcore_ln38 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_3, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:38->KAN.cpp:14]   --->   Operation 797 'specmemcore' 'specmemcore_ln38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 798 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_4, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:44->KAN.cpp:15]   --->   Operation 798 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 799 [1/1] (0.00ns)   --->   "%specmemcore_ln50 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_5, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:50->KAN.cpp:16]   --->   Operation 799 'specmemcore' 'specmemcore_ln50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 800 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_6, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:56->KAN.cpp:17]   --->   Operation 800 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 801 [1/1] (0.00ns)   --->   "%specmemcore_ln62 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_7, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:62->KAN.cpp:18]   --->   Operation 801 'specmemcore' 'specmemcore_ln62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 802 [1/1] (0.00ns)   --->   "%specmemcore_ln68 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_8, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:68->KAN.cpp:19]   --->   Operation 802 'specmemcore' 'specmemcore_ln68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 803 [1/1] (0.00ns)   --->   "%specmemcore_ln74 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_9, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:74->KAN.cpp:20]   --->   Operation 803 'specmemcore' 'specmemcore_ln74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 804 [1/1] (0.00ns)   --->   "%specmemcore_ln80 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_10, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:80->KAN.cpp:21]   --->   Operation 804 'specmemcore' 'specmemcore_ln80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 805 [1/1] (0.00ns)   --->   "%specmemcore_ln86 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_11, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:86->KAN.cpp:22]   --->   Operation 805 'specmemcore' 'specmemcore_ln86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 806 [1/1] (0.00ns)   --->   "%specmemcore_ln92 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_12, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:92->KAN.cpp:23]   --->   Operation 806 'specmemcore' 'specmemcore_ln92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 807 [1/1] (0.00ns)   --->   "%specmemcore_ln98 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_13, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:98->KAN.cpp:24]   --->   Operation 807 'specmemcore' 'specmemcore_ln98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 808 [1/1] (0.00ns)   --->   "%specmemcore_ln104 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_14, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:104->KAN.cpp:25]   --->   Operation 808 'specmemcore' 'specmemcore_ln104' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 809 [1/1] (0.00ns)   --->   "%specmemcore_ln110 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_15, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:110->KAN.cpp:26]   --->   Operation 809 'specmemcore' 'specmemcore_ln110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 810 [1/1] (0.00ns)   --->   "%specmemcore_ln116 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_16, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:116->KAN.cpp:27]   --->   Operation 810 'specmemcore' 'specmemcore_ln116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 811 [1/1] (0.00ns)   --->   "%specmemcore_ln122 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_17, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:122->KAN.cpp:28]   --->   Operation 811 'specmemcore' 'specmemcore_ln122' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 812 [1/1] (0.00ns)   --->   "%specmemcore_ln128 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_18, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:128->KAN.cpp:29]   --->   Operation 812 'specmemcore' 'specmemcore_ln128' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 813 [1/1] (0.00ns)   --->   "%specmemcore_ln134 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_19, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:134->KAN.cpp:30]   --->   Operation 813 'specmemcore' 'specmemcore_ln134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 814 [1/1] (0.00ns)   --->   "%specmemcore_ln140 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_20, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:140->KAN.cpp:31]   --->   Operation 814 'specmemcore' 'specmemcore_ln140' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 815 [1/1] (0.00ns)   --->   "%specmemcore_ln146 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_21, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:146->KAN.cpp:32]   --->   Operation 815 'specmemcore' 'specmemcore_ln146' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 816 [1/1] (0.00ns)   --->   "%specmemcore_ln152 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_22, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:152->KAN.cpp:33]   --->   Operation 816 'specmemcore' 'specmemcore_ln152' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 817 [1/1] (0.00ns)   --->   "%specmemcore_ln158 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_23, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:158->KAN.cpp:34]   --->   Operation 817 'specmemcore' 'specmemcore_ln158' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 818 [1/1] (0.00ns)   --->   "%specmemcore_ln164 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_24, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:164->KAN.cpp:35]   --->   Operation 818 'specmemcore' 'specmemcore_ln164' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 819 [1/1] (0.00ns)   --->   "%specmemcore_ln170 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_25, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:170->KAN.cpp:36]   --->   Operation 819 'specmemcore' 'specmemcore_ln170' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 820 [1/1] (0.00ns)   --->   "%specmemcore_ln176 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_26, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:176->KAN.cpp:37]   --->   Operation 820 'specmemcore' 'specmemcore_ln176' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 821 [1/1] (0.00ns)   --->   "%specmemcore_ln182 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_27, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:182->KAN.cpp:38]   --->   Operation 821 'specmemcore' 'specmemcore_ln182' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 822 [1/1] (0.00ns)   --->   "%specmemcore_ln188 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_28, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:188->KAN.cpp:39]   --->   Operation 822 'specmemcore' 'specmemcore_ln188' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 823 [1/1] (0.00ns)   --->   "%specmemcore_ln194 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_29, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:194->KAN.cpp:40]   --->   Operation 823 'specmemcore' 'specmemcore_ln194' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 824 [1/1] (0.00ns)   --->   "%specmemcore_ln200 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_30, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:200->KAN.cpp:41]   --->   Operation 824 'specmemcore' 'specmemcore_ln200' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 825 [1/1] (0.00ns)   --->   "%specmemcore_ln206 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_31, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:206->KAN.cpp:42]   --->   Operation 825 'specmemcore' 'specmemcore_ln206' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 826 [1/1] (0.00ns)   --->   "%specmemcore_ln212 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_32, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:212->KAN.cpp:43]   --->   Operation 826 'specmemcore' 'specmemcore_ln212' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 827 [1/1] (0.00ns)   --->   "%specmemcore_ln218 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_33, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:218->KAN.cpp:44]   --->   Operation 827 'specmemcore' 'specmemcore_ln218' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 828 [1/1] (0.00ns)   --->   "%specmemcore_ln224 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_34, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:224->KAN.cpp:45]   --->   Operation 828 'specmemcore' 'specmemcore_ln224' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 829 [1/1] (0.00ns)   --->   "%specmemcore_ln230 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_35, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:230->KAN.cpp:46]   --->   Operation 829 'specmemcore' 'specmemcore_ln230' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 830 [1/1] (0.00ns)   --->   "%specmemcore_ln236 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_36, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:236->KAN.cpp:47]   --->   Operation 830 'specmemcore' 'specmemcore_ln236' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 831 [1/1] (0.00ns)   --->   "%specmemcore_ln242 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_37, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:242->KAN.cpp:48]   --->   Operation 831 'specmemcore' 'specmemcore_ln242' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 832 [1/1] (0.00ns)   --->   "%specmemcore_ln248 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_38, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:248->KAN.cpp:49]   --->   Operation 832 'specmemcore' 'specmemcore_ln248' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 833 [1/1] (0.00ns)   --->   "%specmemcore_ln254 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_39, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:254->KAN.cpp:50]   --->   Operation 833 'specmemcore' 'specmemcore_ln254' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 834 [1/1] (0.00ns)   --->   "%specmemcore_ln260 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_40, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:260->KAN.cpp:51]   --->   Operation 834 'specmemcore' 'specmemcore_ln260' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 835 [1/1] (0.00ns)   --->   "%specmemcore_ln266 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_41, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:266->KAN.cpp:52]   --->   Operation 835 'specmemcore' 'specmemcore_ln266' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 836 [1/1] (0.00ns)   --->   "%specmemcore_ln272 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_42, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:272->KAN.cpp:53]   --->   Operation 836 'specmemcore' 'specmemcore_ln272' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 837 [1/1] (0.00ns)   --->   "%specmemcore_ln278 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_43, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:278->KAN.cpp:54]   --->   Operation 837 'specmemcore' 'specmemcore_ln278' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 838 [1/1] (0.00ns)   --->   "%specmemcore_ln284 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_44, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:284->KAN.cpp:55]   --->   Operation 838 'specmemcore' 'specmemcore_ln284' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 839 [1/1] (0.00ns)   --->   "%specmemcore_ln290 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_45, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:290->KAN.cpp:56]   --->   Operation 839 'specmemcore' 'specmemcore_ln290' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 840 [1/1] (0.00ns)   --->   "%specmemcore_ln296 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_46, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:296->KAN.cpp:57]   --->   Operation 840 'specmemcore' 'specmemcore_ln296' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 841 [1/1] (0.00ns)   --->   "%specmemcore_ln302 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_47, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:302->KAN.cpp:58]   --->   Operation 841 'specmemcore' 'specmemcore_ln302' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 842 [1/1] (0.00ns)   --->   "%specmemcore_ln308 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_48, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:308->KAN.cpp:59]   --->   Operation 842 'specmemcore' 'specmemcore_ln308' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 843 [1/1] (0.00ns)   --->   "%specmemcore_ln314 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_49, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:314->KAN.cpp:60]   --->   Operation 843 'specmemcore' 'specmemcore_ln314' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 844 [1/1] (0.00ns)   --->   "%specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_50, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:320->KAN.cpp:61]   --->   Operation 844 'specmemcore' 'specmemcore_ln320' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 845 [1/1] (0.00ns)   --->   "%specmemcore_ln326 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_51, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:326->KAN.cpp:62]   --->   Operation 845 'specmemcore' 'specmemcore_ln326' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 846 [1/1] (0.00ns)   --->   "%specmemcore_ln332 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_52, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:332->KAN.cpp:63]   --->   Operation 846 'specmemcore' 'specmemcore_ln332' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 847 [1/1] (0.00ns)   --->   "%specmemcore_ln338 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_53, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:338->KAN.cpp:64]   --->   Operation 847 'specmemcore' 'specmemcore_ln338' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 848 [1/1] (0.00ns)   --->   "%specmemcore_ln344 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_54, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:344->KAN.cpp:65]   --->   Operation 848 'specmemcore' 'specmemcore_ln344' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 849 [1/1] (0.00ns)   --->   "%specmemcore_ln350 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_55, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:350->KAN.cpp:66]   --->   Operation 849 'specmemcore' 'specmemcore_ln350' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 850 [1/1] (0.00ns)   --->   "%specmemcore_ln356 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_56, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:356->KAN.cpp:67]   --->   Operation 850 'specmemcore' 'specmemcore_ln356' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 851 [1/1] (0.00ns)   --->   "%specmemcore_ln362 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_57, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:362->KAN.cpp:68]   --->   Operation 851 'specmemcore' 'specmemcore_ln362' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 852 [1/1] (0.00ns)   --->   "%specmemcore_ln368 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_58, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:368->KAN.cpp:69]   --->   Operation 852 'specmemcore' 'specmemcore_ln368' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 853 [1/1] (0.00ns)   --->   "%specmemcore_ln374 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_59, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:374->KAN.cpp:70]   --->   Operation 853 'specmemcore' 'specmemcore_ln374' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 854 [1/1] (0.00ns)   --->   "%specmemcore_ln380 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_60, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:380->KAN.cpp:71]   --->   Operation 854 'specmemcore' 'specmemcore_ln380' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 855 [1/1] (0.00ns)   --->   "%specmemcore_ln386 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_61, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:386->KAN.cpp:72]   --->   Operation 855 'specmemcore' 'specmemcore_ln386' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 856 [1/1] (0.00ns)   --->   "%specmemcore_ln392 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_62, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:392->KAN.cpp:73]   --->   Operation 856 'specmemcore' 'specmemcore_ln392' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 857 [1/1] (0.00ns)   --->   "%specmemcore_ln398 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_0_63, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:398->KAN.cpp:74]   --->   Operation 857 'specmemcore' 'specmemcore_ln398' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 858 [1/1] (0.00ns)   --->   "%specmemcore_ln404 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_0, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:404->KAN.cpp:83]   --->   Operation 858 'specmemcore' 'specmemcore_ln404' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 859 [1/1] (0.00ns)   --->   "%specmemcore_ln410 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_1, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:410->KAN.cpp:84]   --->   Operation 859 'specmemcore' 'specmemcore_ln410' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 860 [1/1] (0.00ns)   --->   "%specmemcore_ln416 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_2, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:416->KAN.cpp:85]   --->   Operation 860 'specmemcore' 'specmemcore_ln416' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 861 [1/1] (0.00ns)   --->   "%specmemcore_ln422 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_3, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:422->KAN.cpp:86]   --->   Operation 861 'specmemcore' 'specmemcore_ln422' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 862 [1/1] (0.00ns)   --->   "%specmemcore_ln428 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_4, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:428->KAN.cpp:87]   --->   Operation 862 'specmemcore' 'specmemcore_ln428' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 863 [1/2] (0.64ns)   --->   "%output_1_0 = load i8 %lut_1_0_addr" [./lookups.h:405->KAN.cpp:83]   --->   Operation 863 'load' 'output_1_0' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_5 : Operation 864 [1/2] (0.64ns)   --->   "%output_1_1 = load i8 %lut_1_1_addr" [./lookups.h:411->KAN.cpp:84]   --->   Operation 864 'load' 'output_1_1' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_5 : Operation 865 [1/2] (0.64ns)   --->   "%output_1_2 = load i8 %lut_1_2_addr" [./lookups.h:417->KAN.cpp:85]   --->   Operation 865 'load' 'output_1_2' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_5 : Operation 866 [1/2] (0.64ns)   --->   "%output_1_3 = load i8 %lut_1_3_addr" [./lookups.h:423->KAN.cpp:86]   --->   Operation 866 'load' 'output_1_3' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_5 : Operation 867 [1/2] (0.64ns)   --->   "%output_1_4 = load i8 %lut_1_4_addr" [./lookups.h:429->KAN.cpp:87]   --->   Operation 867 'load' 'output_1_4' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_5 : Operation 868 [1/1] (0.00ns)   --->   "%specmemcore_ln434 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_5, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:434->KAN.cpp:88]   --->   Operation 868 'specmemcore' 'specmemcore_ln434' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 869 [1/1] (0.00ns)   --->   "%specmemcore_ln440 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_6, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:440->KAN.cpp:89]   --->   Operation 869 'specmemcore' 'specmemcore_ln440' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 870 [1/1] (0.00ns)   --->   "%specmemcore_ln446 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_7, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:446->KAN.cpp:90]   --->   Operation 870 'specmemcore' 'specmemcore_ln446' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 871 [1/1] (0.00ns)   --->   "%specmemcore_ln452 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_8, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:452->KAN.cpp:91]   --->   Operation 871 'specmemcore' 'specmemcore_ln452' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 872 [1/1] (0.00ns)   --->   "%specmemcore_ln458 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_9, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:458->KAN.cpp:92]   --->   Operation 872 'specmemcore' 'specmemcore_ln458' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 873 [1/2] (0.64ns)   --->   "%output_1_5 = load i8 %lut_1_5_addr" [./lookups.h:435->KAN.cpp:88]   --->   Operation 873 'load' 'output_1_5' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_5 : Operation 874 [1/2] (0.64ns)   --->   "%output_1_6 = load i8 %lut_1_6_addr" [./lookups.h:441->KAN.cpp:89]   --->   Operation 874 'load' 'output_1_6' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_5 : Operation 875 [1/2] (0.64ns)   --->   "%output_1_7 = load i8 %lut_1_7_addr" [./lookups.h:447->KAN.cpp:90]   --->   Operation 875 'load' 'output_1_7' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_5 : Operation 876 [1/2] (0.64ns)   --->   "%output_1_8 = load i8 %lut_1_8_addr" [./lookups.h:453->KAN.cpp:91]   --->   Operation 876 'load' 'output_1_8' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_5 : Operation 877 [1/2] (0.64ns)   --->   "%output_1_9 = load i8 %lut_1_9_addr" [./lookups.h:459->KAN.cpp:92]   --->   Operation 877 'load' 'output_1_9' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_5 : Operation 878 [1/1] (0.00ns)   --->   "%specmemcore_ln464 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_10, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:464->KAN.cpp:93]   --->   Operation 878 'specmemcore' 'specmemcore_ln464' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 879 [1/1] (0.00ns)   --->   "%specmemcore_ln470 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_11, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:470->KAN.cpp:94]   --->   Operation 879 'specmemcore' 'specmemcore_ln470' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 880 [1/1] (0.00ns)   --->   "%specmemcore_ln476 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_12, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:476->KAN.cpp:95]   --->   Operation 880 'specmemcore' 'specmemcore_ln476' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 881 [1/1] (0.00ns)   --->   "%specmemcore_ln482 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_13, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:482->KAN.cpp:96]   --->   Operation 881 'specmemcore' 'specmemcore_ln482' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 882 [1/1] (0.00ns)   --->   "%specmemcore_ln488 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_14, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:488->KAN.cpp:97]   --->   Operation 882 'specmemcore' 'specmemcore_ln488' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 883 [1/2] (0.64ns)   --->   "%output_1_10 = load i8 %lut_1_10_addr" [./lookups.h:465->KAN.cpp:93]   --->   Operation 883 'load' 'output_1_10' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_5 : Operation 884 [1/2] (0.64ns)   --->   "%output_1_11 = load i8 %lut_1_11_addr" [./lookups.h:471->KAN.cpp:94]   --->   Operation 884 'load' 'output_1_11' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_5 : Operation 885 [1/2] (0.64ns)   --->   "%output_1_12 = load i8 %lut_1_12_addr" [./lookups.h:477->KAN.cpp:95]   --->   Operation 885 'load' 'output_1_12' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_5 : Operation 886 [1/2] (0.64ns)   --->   "%output_1_13 = load i8 %lut_1_13_addr" [./lookups.h:483->KAN.cpp:96]   --->   Operation 886 'load' 'output_1_13' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_5 : Operation 887 [1/2] (0.64ns)   --->   "%output_1_14 = load i8 %lut_1_14_addr" [./lookups.h:489->KAN.cpp:97]   --->   Operation 887 'load' 'output_1_14' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_5 : Operation 888 [1/1] (0.00ns)   --->   "%specmemcore_ln494 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_15, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:494->KAN.cpp:98]   --->   Operation 888 'specmemcore' 'specmemcore_ln494' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 889 [1/1] (0.00ns)   --->   "%specmemcore_ln500 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_16, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:500->KAN.cpp:99]   --->   Operation 889 'specmemcore' 'specmemcore_ln500' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 890 [1/1] (0.00ns)   --->   "%specmemcore_ln506 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_17, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:506->KAN.cpp:100]   --->   Operation 890 'specmemcore' 'specmemcore_ln506' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 891 [1/1] (0.00ns)   --->   "%specmemcore_ln512 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_18, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:512->KAN.cpp:101]   --->   Operation 891 'specmemcore' 'specmemcore_ln512' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 892 [1/1] (0.00ns)   --->   "%specmemcore_ln518 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut_1_19, i64 666, i64 19, i64 18446744073709551615" [./lookups.h:518->KAN.cpp:102]   --->   Operation 892 'specmemcore' 'specmemcore_ln518' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 893 [1/2] (0.64ns)   --->   "%output_1_15 = load i8 %lut_1_15_addr" [./lookups.h:495->KAN.cpp:98]   --->   Operation 893 'load' 'output_1_15' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_5 : Operation 894 [1/2] (0.64ns)   --->   "%output_1_16 = load i8 %lut_1_16_addr" [./lookups.h:501->KAN.cpp:99]   --->   Operation 894 'load' 'output_1_16' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_5 : Operation 895 [1/2] (0.64ns)   --->   "%output_1_17 = load i8 %lut_1_17_addr" [./lookups.h:507->KAN.cpp:100]   --->   Operation 895 'load' 'output_1_17' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_5 : Operation 896 [1/2] (0.64ns)   --->   "%output_1_18 = load i8 %lut_1_18_addr" [./lookups.h:513->KAN.cpp:101]   --->   Operation 896 'load' 'output_1_18' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_5 : Operation 897 [1/2] (0.64ns)   --->   "%output_1_19 = load i8 %lut_1_19_addr" [./lookups.h:519->KAN.cpp:102]   --->   Operation 897 'load' 'output_1_19' <Predicate = true> <Delay = 0.64> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 12> <Depth = 256> <RAM>
ST_5 : Operation 898 [1/1] (0.00ns)   --->   "%sext_ln105_1 = sext i12 %output_1_0" [KAN.cpp:105]   --->   Operation 898 'sext' 'sext_ln105_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 899 [1/1] (0.00ns)   --->   "%sext_ln105_2 = sext i12 %output_1_5" [KAN.cpp:105]   --->   Operation 899 'sext' 'sext_ln105_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 900 [1/1] (0.74ns)   --->   "%add_ln105 = add i13 %sext_ln105_2, i13 %sext_ln105_1" [KAN.cpp:105]   --->   Operation 900 'add' 'add_ln105' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 901 [1/1] (0.00ns)   --->   "%sext_ln105_3 = sext i13 %add_ln105" [KAN.cpp:105]   --->   Operation 901 'sext' 'sext_ln105_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 902 [1/1] (0.00ns)   --->   "%sext_ln105_4 = sext i12 %output_1_10" [KAN.cpp:105]   --->   Operation 902 'sext' 'sext_ln105_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 903 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105_1 = add i14 %sext_ln105_3, i14 %sext_ln105_4" [KAN.cpp:105]   --->   Operation 903 'add' 'add_ln105_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 904 [1/1] (0.00ns)   --->   "%sext_ln105_5 = sext i12 %output_1_15" [KAN.cpp:105]   --->   Operation 904 'sext' 'sext_ln105_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 905 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln105_2 = add i14 %add_ln105_1, i14 %sext_ln105_5" [KAN.cpp:105]   --->   Operation 905 'add' 'add_ln105_2' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 906 [1/1] (0.00ns)   --->   "%sext_ln105_6 = sext i14 %add_ln105_2" [KAN.cpp:105]   --->   Operation 906 'sext' 'sext_ln105_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i12 %output_1_1" [KAN.cpp:106]   --->   Operation 907 'sext' 'sext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 908 [1/1] (0.00ns)   --->   "%sext_ln106_1 = sext i12 %output_1_6" [KAN.cpp:106]   --->   Operation 908 'sext' 'sext_ln106_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 909 [1/1] (0.74ns)   --->   "%add_ln106 = add i13 %sext_ln106_1, i13 %sext_ln106" [KAN.cpp:106]   --->   Operation 909 'add' 'add_ln106' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 910 [1/1] (0.00ns)   --->   "%sext_ln106_2 = sext i13 %add_ln106" [KAN.cpp:106]   --->   Operation 910 'sext' 'sext_ln106_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 911 [1/1] (0.00ns)   --->   "%sext_ln106_3 = sext i12 %output_1_11" [KAN.cpp:106]   --->   Operation 911 'sext' 'sext_ln106_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 912 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_1 = add i14 %sext_ln106_2, i14 %sext_ln106_3" [KAN.cpp:106]   --->   Operation 912 'add' 'add_ln106_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 913 [1/1] (0.00ns)   --->   "%sext_ln106_4 = sext i12 %output_1_16" [KAN.cpp:106]   --->   Operation 913 'sext' 'sext_ln106_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 914 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln106_2 = add i14 %add_ln106_1, i14 %sext_ln106_4" [KAN.cpp:106]   --->   Operation 914 'add' 'add_ln106_2' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 915 [1/1] (0.00ns)   --->   "%sext_ln106_5 = sext i14 %add_ln106_2" [KAN.cpp:106]   --->   Operation 915 'sext' 'sext_ln106_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 916 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i12 %output_1_2" [KAN.cpp:107]   --->   Operation 916 'sext' 'sext_ln107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 917 [1/1] (0.00ns)   --->   "%sext_ln107_1 = sext i12 %output_1_7" [KAN.cpp:107]   --->   Operation 917 'sext' 'sext_ln107_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 918 [1/1] (0.74ns)   --->   "%add_ln107 = add i13 %sext_ln107_1, i13 %sext_ln107" [KAN.cpp:107]   --->   Operation 918 'add' 'add_ln107' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln107_2 = sext i13 %add_ln107" [KAN.cpp:107]   --->   Operation 919 'sext' 'sext_ln107_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 920 [1/1] (0.00ns)   --->   "%sext_ln107_3 = sext i12 %output_1_12" [KAN.cpp:107]   --->   Operation 920 'sext' 'sext_ln107_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 921 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_1 = add i14 %sext_ln107_2, i14 %sext_ln107_3" [KAN.cpp:107]   --->   Operation 921 'add' 'add_ln107_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 922 [1/1] (0.00ns)   --->   "%sext_ln107_4 = sext i12 %output_1_17" [KAN.cpp:107]   --->   Operation 922 'sext' 'sext_ln107_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 923 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln107_2 = add i14 %add_ln107_1, i14 %sext_ln107_4" [KAN.cpp:107]   --->   Operation 923 'add' 'add_ln107_2' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln107_5 = sext i14 %add_ln107_2" [KAN.cpp:107]   --->   Operation 924 'sext' 'sext_ln107_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 925 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i12 %output_1_3" [KAN.cpp:108]   --->   Operation 925 'sext' 'sext_ln108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 926 [1/1] (0.00ns)   --->   "%sext_ln108_1 = sext i12 %output_1_8" [KAN.cpp:108]   --->   Operation 926 'sext' 'sext_ln108_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 927 [1/1] (0.74ns)   --->   "%add_ln108 = add i13 %sext_ln108_1, i13 %sext_ln108" [KAN.cpp:108]   --->   Operation 927 'add' 'add_ln108' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln108_2 = sext i13 %add_ln108" [KAN.cpp:108]   --->   Operation 928 'sext' 'sext_ln108_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 929 [1/1] (0.00ns)   --->   "%sext_ln108_3 = sext i12 %output_1_13" [KAN.cpp:108]   --->   Operation 929 'sext' 'sext_ln108_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 930 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln108_1 = add i14 %sext_ln108_2, i14 %sext_ln108_3" [KAN.cpp:108]   --->   Operation 930 'add' 'add_ln108_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 931 [1/1] (0.00ns)   --->   "%sext_ln108_4 = sext i12 %output_1_18" [KAN.cpp:108]   --->   Operation 931 'sext' 'sext_ln108_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 932 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln108_2 = add i14 %add_ln108_1, i14 %sext_ln108_4" [KAN.cpp:108]   --->   Operation 932 'add' 'add_ln108_2' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 933 [1/1] (0.00ns)   --->   "%sext_ln108_5 = sext i14 %add_ln108_2" [KAN.cpp:108]   --->   Operation 933 'sext' 'sext_ln108_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 934 [1/1] (0.00ns)   --->   "%sext_ln109 = sext i12 %output_1_4" [KAN.cpp:109]   --->   Operation 934 'sext' 'sext_ln109' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 935 [1/1] (0.00ns)   --->   "%sext_ln109_1 = sext i12 %output_1_9" [KAN.cpp:109]   --->   Operation 935 'sext' 'sext_ln109_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 936 [1/1] (0.74ns)   --->   "%add_ln109 = add i13 %sext_ln109_1, i13 %sext_ln109" [KAN.cpp:109]   --->   Operation 936 'add' 'add_ln109' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 937 [1/1] (0.00ns)   --->   "%sext_ln109_2 = sext i13 %add_ln109" [KAN.cpp:109]   --->   Operation 937 'sext' 'sext_ln109_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 938 [1/1] (0.00ns)   --->   "%sext_ln109_3 = sext i12 %output_1_14" [KAN.cpp:109]   --->   Operation 938 'sext' 'sext_ln109_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 939 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_1 = add i14 %sext_ln109_2, i14 %sext_ln109_3" [KAN.cpp:109]   --->   Operation 939 'add' 'add_ln109_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 940 [1/1] (0.00ns)   --->   "%sext_ln109_4 = sext i12 %output_1_19" [KAN.cpp:109]   --->   Operation 940 'sext' 'sext_ln109_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 941 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln109_2 = add i14 %add_ln109_1, i14 %sext_ln109_4" [KAN.cpp:109]   --->   Operation 941 'add' 'add_ln109_2' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 942 [1/1] (0.00ns)   --->   "%sext_ln109_5 = sext i14 %add_ln109_2" [KAN.cpp:109]   --->   Operation 942 'sext' 'sext_ln109_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 943 [1/1] (0.00ns)   --->   "%write_ln105 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %output_0, i16 %sext_ln105_6" [KAN.cpp:105]   --->   Operation 943 'write' 'write_ln105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 944 [1/1] (0.00ns)   --->   "%write_ln106 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %output_1, i16 %sext_ln106_5" [KAN.cpp:106]   --->   Operation 944 'write' 'write_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 945 [1/1] (0.00ns)   --->   "%write_ln107 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %output_2, i16 %sext_ln107_5" [KAN.cpp:107]   --->   Operation 945 'write' 'write_ln107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 946 [1/1] (0.00ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %output_3, i16 %sext_ln108_5" [KAN.cpp:108]   --->   Operation 946 'write' 'write_ln108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 947 [1/1] (0.00ns)   --->   "%write_ln109 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %output_4, i16 %sext_ln109_5" [KAN.cpp:109]   --->   Operation 947 'write' 'write_ln109' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 948 [1/1] (0.00ns)   --->   "%ret_ln111 = ret" [KAN.cpp:111]   --->   Operation 948 'ret' 'ret_ln111' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.000ns, clock uncertainty: 0.810ns.

 <State 1>: 1.674ns
The critical path consists of the following:
	wire read operation ('input', KAN.cpp:11) on port 'input_0' (KAN.cpp:11) [150]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln8', ./lookups.h:8->./lookups.h:21->KAN.cpp:11) [160]  (0.725 ns)
	'select' operation 7 bit ('select_ln8', ./lookups.h:8->./lookups.h:21->KAN.cpp:11) [165]  (0.000 ns)
	'select' operation 7 bit ('select_ln8_1', ./lookups.h:8->./lookups.h:21->KAN.cpp:11) [166]  (0.000 ns)
	'xor' operation 8 bit ('index', ./lookups.h:13->./lookups.h:21->KAN.cpp:11) [168]  (0.308 ns)
	'getelementptr' operation 8 bit ('lut_0_0_addr', ./lookups.h:21->KAN.cpp:11) [170]  (0.000 ns)
	'load' operation 12 bit ('output_0_0', ./lookups.h:21->KAN.cpp:11) on array 'lut_0_0' [171]  (0.641 ns)

 <State 2>: 2.141ns
The critical path consists of the following:
	'load' operation 12 bit ('output_0_44', ./lookups.h:285->KAN.cpp:55) on array 'lut_0_44' [523]  (0.641 ns)
	'add' operation 13 bit ('add_ln77_1', KAN.cpp:77) [664]  (0.745 ns)
	'add' operation 14 bit ('add_ln77_2', KAN.cpp:77) [666]  (0.755 ns)

 <State 3>: 1.540ns
The critical path consists of the following:
	'add' operation 15 bit ('add_ln77_6', KAN.cpp:77) [675]  (0.765 ns)
	'add' operation 16 bit ('med_0_0', KAN.cpp:77) [695]  (0.775 ns)

 <State 4>: 1.674ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln8_16', ./lookups.h:8->./lookups.h:405->KAN.cpp:83) [808]  (0.725 ns)
	'select' operation 7 bit ('select_ln8_32', ./lookups.h:8->./lookups.h:405->KAN.cpp:83) [812]  (0.000 ns)
	'select' operation 7 bit ('select_ln8_33', ./lookups.h:8->./lookups.h:405->KAN.cpp:83) [813]  (0.000 ns)
	'xor' operation 8 bit ('index_16', ./lookups.h:13->./lookups.h:405->KAN.cpp:83) [815]  (0.308 ns)
	'getelementptr' operation 8 bit ('lut_1_0_addr', ./lookups.h:405->KAN.cpp:83) [817]  (0.000 ns)
	'load' operation 12 bit ('output_1_0', ./lookups.h:405->KAN.cpp:83) on array 'lut_1_0' [818]  (0.641 ns)

 <State 5>: 2.102ns
The critical path consists of the following:
	'load' operation 12 bit ('output_1_0', ./lookups.h:405->KAN.cpp:83) on array 'lut_1_0' [818]  (0.641 ns)
	'add' operation 13 bit ('add_ln105', KAN.cpp:105) [916]  (0.745 ns)
	'add' operation 14 bit ('add_ln105_1', KAN.cpp:105) [919]  (0.000 ns)
	'add' operation 14 bit ('add_ln105_2', KAN.cpp:105) [921]  (0.716 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
