<stg><name>add_patch6</name>


<trans_list>

<trans id="368" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="1" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="2" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
<literal name="icmp_ln333" val="0"/>
</and_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
<literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="5" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="5" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
<literal name="icmp_ln332" val="1"/>
<literal name="icmp_ln333" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="6" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="7" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="14" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="15" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="17" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="18" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="19" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %n_patches_read_5 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n_patches_read

]]></Node>
<StgValue><ssdm name="n_patches_read_5"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="32">
<![CDATA[
:1 %empty = trunc i32 %n_patches_read_5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters, void @empty_34, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints, void @empty_34, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln292 = icmp_eq  i32 %n_patches_read_5, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln292"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln292 = br i1 %icmp_ln292, void, void %.preheader2.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0 %sub = add i5 %empty, i5 31

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
:6 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %sub, i7 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:7 %tmp_68 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %sub, i3 0

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="8">
<![CDATA[
:8 %tmp_203_cast = zext i8 %tmp_68

]]></Node>
<StgValue><ssdm name="tmp_203_cast"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:9 %empty_120 = sub i12 %tmp_s, i12 %tmp_203_cast

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:10 %empty_121 = add i12 %empty_120, i12 102

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="12">
<![CDATA[
:11 %p_cast = zext i12 %empty_121

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %patches_parameters_addr = getelementptr i64 %patches_parameters, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_parameters_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="12">
<![CDATA[
:13 %patches_parameters_load = load i12 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader.preheader:0 %br_ln295 = br void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="5">
<![CDATA[
:1 %zext_ln332 = zext i5 %sub

]]></Node>
<StgValue><ssdm name="zext_ln332"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:2 %tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %sub, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="7">
<![CDATA[
:3 %zext_ln332_1 = zext i7 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln332_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %add_ln332 = add i8 %zext_ln332_1, i8 %zext_ln332

]]></Node>
<StgValue><ssdm name="add_ln332"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="8">
<![CDATA[
:5 %add_ln332_cast = zext i8 %add_ln332

]]></Node>
<StgValue><ssdm name="add_ln332_cast"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="12">
<![CDATA[
:13 %patches_parameters_load = load i12 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
:14 %empty_122 = trunc i64 %patches_parameters_load

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15 %icmp_ln330 = icmp_sgt  i32 %empty_122, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln330"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16 %br_ln330 = br i1 %icmp_ln330, void %.loopexit, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln330"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader:0 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.lr.ph:0 %i = phi i31 %add_ln330, void, i31 0, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph:1 %i_cast = zext i31 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3 %icmp_ln330_1 = icmp_slt  i32 %i_cast, i32 %empty_122

]]></Node>
<StgValue><ssdm name="icmp_ln330_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph:4 %add_ln330 = add i31 %i, i31 1

]]></Node>
<StgValue><ssdm name="add_ln330"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:5 %br_ln330 = br i1 %icmp_ln330_1, void %.loopexit.loopexit, void %.split38

]]></Node>
<StgValue><ssdm name="br_ln330"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split38:0 %add_ln332_1 = add i32 %add_ln332_cast, i32 %i_cast

]]></Node>
<StgValue><ssdm name="add_ln332_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="32">
<![CDATA[
.split38:1 %trunc_ln332 = trunc i32 %add_ln332_1

]]></Node>
<StgValue><ssdm name="trunc_ln332"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.split38:2 %p_shl11_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln332, i7 0

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="32">
<![CDATA[
.split38:3 %trunc_ln332_1 = trunc i32 %add_ln332_1

]]></Node>
<StgValue><ssdm name="trunc_ln332_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
.split38:4 %p_shl12_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln332_1, i4 0

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split38:5 %add_ln332_2 = add i15 %p_shl11_cast, i15 %p_shl12_cast

]]></Node>
<StgValue><ssdm name="add_ln332_2"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split38:6 %add_ln332_3 = add i15 %add_ln332_2, i15 99

]]></Node>
<StgValue><ssdm name="add_ln332_3"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="15">
<![CDATA[
.split38:7 %zext_ln332_2 = zext i15 %add_ln332_3

]]></Node>
<StgValue><ssdm name="zext_ln332_2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split38:8 %patches_superpoints_addr = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln332_2

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="31">
<![CDATA[
.split38:12 %trunc_ln332_2 = trunc i31 %i

]]></Node>
<StgValue><ssdm name="trunc_ln332_2"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.split38:13 %tmp_210_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln332_2, i7 0

]]></Node>
<StgValue><ssdm name="tmp_210_cast"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="31">
<![CDATA[
.split38:14 %trunc_ln332_3 = trunc i31 %i

]]></Node>
<StgValue><ssdm name="trunc_ln332_3"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.split38:15 %tmp_211_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln332_3, i4 0

]]></Node>
<StgValue><ssdm name="tmp_211_cast"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split38:16 %add_ln332_4 = add i10 %tmp_210_cast, i10 %tmp_211_cast

]]></Node>
<StgValue><ssdm name="add_ln332_4"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split38:17 %add_ln332_5 = add i10 %add_ln332_4, i10 99

]]></Node>
<StgValue><ssdm name="add_ln332_5"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="10">
<![CDATA[
.split38:18 %zext_ln332_3 = zext i10 %add_ln332_5

]]></Node>
<StgValue><ssdm name="zext_ln332_3"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split38:19 %wp_superpoints_addr = getelementptr i64 %wp_superpoints, i64 0, i64 %zext_ln332_3

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="15">
<![CDATA[
.split38:24 %patches_superpoints_load = load i15 %patches_superpoints_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="10">
<![CDATA[
.split38:25 %wp_superpoints_load = load i10 %wp_superpoints_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="71" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split38:9 %add_ln333 = add i15 %add_ln332_2, i15 102

]]></Node>
<StgValue><ssdm name="add_ln333"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="15">
<![CDATA[
.split38:10 %zext_ln333 = zext i15 %add_ln333

]]></Node>
<StgValue><ssdm name="zext_ln333"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split38:11 %patches_superpoints_addr_4 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln333

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr_4"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split38:20 %add_ln333_1 = add i10 %add_ln332_4, i10 102

]]></Node>
<StgValue><ssdm name="add_ln333_1"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="10">
<![CDATA[
.split38:21 %zext_ln333_1 = zext i10 %add_ln333_1

]]></Node>
<StgValue><ssdm name="zext_ln333_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split38:22 %wp_superpoints_addr_1 = getelementptr i64 %wp_superpoints, i64 0, i64 %zext_ln333_1

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split38:23 %specloopname_ln330 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln330"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="15">
<![CDATA[
.split38:24 %patches_superpoints_load = load i15 %patches_superpoints_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="10">
<![CDATA[
.split38:25 %wp_superpoints_load = load i10 %wp_superpoints_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints_load"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:26 %icmp_ln332 = icmp_eq  i64 %patches_superpoints_load, i64 %wp_superpoints_load

]]></Node>
<StgValue><ssdm name="icmp_ln332"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split38:27 %br_ln332 = br i1 %icmp_ln332, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
<literal name="icmp_ln332" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="15">
<![CDATA[
:0 %patches_superpoints_load_2 = load i15 %patches_superpoints_addr_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_load_2"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
<literal name="icmp_ln332" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="10">
<![CDATA[
:1 %wp_superpoints_load_1 = load i10 %wp_superpoints_addr_1

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="84" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
<literal name="icmp_ln332" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="15">
<![CDATA[
:0 %patches_superpoints_load_2 = load i15 %patches_superpoints_addr_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_load_2"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
<literal name="icmp_ln332" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="10">
<![CDATA[
:1 %wp_superpoints_load_1 = load i10 %wp_superpoints_addr_1

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_1"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
<literal name="icmp_ln332" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %icmp_ln333 = icmp_eq  i64 %patches_superpoints_load_2, i64 %wp_superpoints_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln333"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
<literal name="icmp_ln332" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln332 = br i1 %icmp_ln333, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330_1" val="1"/>
<literal name="icmp_ln332" val="1"/>
<literal name="icmp_ln333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge:0 %tmp_109 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %n_patches_read_5, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
.critedge:1 %icmp_ln343 = icmp_slt  i27 %tmp_109, i27 1

]]></Node>
<StgValue><ssdm name="icmp_ln343"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:2 %br_ln343 = br i1 %icmp_ln343, void %.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln343"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="35" op_0_bw="32">
<![CDATA[
:0 %zext_ln353 = zext i32 %n_patches_read_5

]]></Node>
<StgValue><ssdm name="zext_ln353"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
:1 %tmp_71 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %n_patches_read_5, i2 0

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="35" op_0_bw="34">
<![CDATA[
:2 %zext_ln353_1 = zext i34 %tmp_71

]]></Node>
<StgValue><ssdm name="zext_ln353_1"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:3 %add_ln353 = add i35 %zext_ln353_1, i35 %zext_ln353

]]></Node>
<StgValue><ssdm name="add_ln353"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln345 = br void

]]></Node>
<StgValue><ssdm name="br_ln345"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten105 = phi i10 0, void, i10 %add_ln345_1, void %.split36

]]></Node>
<StgValue><ssdm name="indvar_flatten105"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1 %a_5 = phi i3 0, void, i3 %select_ln345_1, void %.split36

]]></Node>
<StgValue><ssdm name="a_5"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten81 = phi i8 0, void, i8 %select_ln347_2, void %.split36

]]></Node>
<StgValue><ssdm name="indvar_flatten81"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:3 %b_7 = phi i2 0, void, i2 %select_ln347_1, void %.split36

]]></Node>
<StgValue><ssdm name="b_7"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:4 %indvar_flatten67 = phi i7 0, void, i7 %select_ln349_2, void %.split36

]]></Node>
<StgValue><ssdm name="indvar_flatten67"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:5 %c_7 = phi i5 0, void, i5 %select_ln349_1, void %.split36

]]></Node>
<StgValue><ssdm name="c_7"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:6 %d_4 = phi i2 0, void, i2 %add_ln351, void %.split36

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7 %add_ln345_1 = add i10 %indvar_flatten105, i10 1

]]></Node>
<StgValue><ssdm name="add_ln345_1"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9 %icmp_ln345 = icmp_eq  i10 %indvar_flatten105, i10 720

]]></Node>
<StgValue><ssdm name="icmp_ln345"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln345 = br i1 %icmp_ln345, void %.split36, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln345"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split36:0 %add_ln345 = add i3 %a_5, i3 1

]]></Node>
<StgValue><ssdm name="add_ln345"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split36:3 %icmp_ln347 = icmp_eq  i8 %indvar_flatten81, i8 144

]]></Node>
<StgValue><ssdm name="icmp_ln347"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split36:4 %select_ln345 = select i1 %icmp_ln347, i2 0, i2 %b_7

]]></Node>
<StgValue><ssdm name="select_ln345"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split36:5 %select_ln345_1 = select i1 %icmp_ln347, i3 %add_ln345, i3 %a_5

]]></Node>
<StgValue><ssdm name="select_ln345_1"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="3">
<![CDATA[
.split36:6 %zext_ln353_2 = zext i3 %select_ln345_1

]]></Node>
<StgValue><ssdm name="zext_ln353_2"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="35" op_0_bw="3">
<![CDATA[
.split36:7 %zext_ln353_3 = zext i3 %select_ln345_1

]]></Node>
<StgValue><ssdm name="zext_ln353_3"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split36:8 %add_ln353_1 = add i35 %add_ln353, i35 %zext_ln353_3

]]></Node>
<StgValue><ssdm name="add_ln353_1"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="58" op_0_bw="35">
<![CDATA[
.split36:9 %zext_ln353_4 = zext i35 %add_ln353_1

]]></Node>
<StgValue><ssdm name="zext_ln353_4"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="37" op_0_bw="37" op_1_bw="35" op_2_bw="2">
<![CDATA[
.split36:10 %tmp_110 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i35.i2, i35 %add_ln353_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="58" op_0_bw="37">
<![CDATA[
.split36:11 %zext_ln353_5 = zext i37 %tmp_110

]]></Node>
<StgValue><ssdm name="zext_ln353_5"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split36:12 %sub_ln353 = sub i58 %zext_ln353_5, i58 %zext_ln353_4

]]></Node>
<StgValue><ssdm name="sub_ln353"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.split36:13 %tmp_72 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln345_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="5">
<![CDATA[
.split36:14 %zext_ln353_6 = zext i5 %tmp_72

]]></Node>
<StgValue><ssdm name="zext_ln353_6"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split36:15 %sub_ln353_1 = sub i6 %zext_ln353_6, i6 %zext_ln353_2

]]></Node>
<StgValue><ssdm name="sub_ln353_1"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="6">
<![CDATA[
.split36:16 %sext_ln347 = sext i6 %sub_ln353_1

]]></Node>
<StgValue><ssdm name="sext_ln347"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split36:18 %xor_ln345 = xor i1 %icmp_ln347, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln345"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split36:19 %icmp_ln351 = icmp_eq  i2 %d_4, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln351"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split36:20 %and_ln345 = and i1 %icmp_ln351, i1 %xor_ln345

]]></Node>
<StgValue><ssdm name="and_ln345"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split36:21 %icmp_ln349 = icmp_eq  i7 %indvar_flatten67, i7 48

]]></Node>
<StgValue><ssdm name="icmp_ln349"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split36:22 %and_ln345_1 = and i1 %icmp_ln349, i1 %xor_ln345

]]></Node>
<StgValue><ssdm name="and_ln345_1"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split36:23 %add_ln347 = add i2 %select_ln345, i2 1

]]></Node>
<StgValue><ssdm name="add_ln347"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split36:25 %or_ln347 = or i1 %and_ln345_1, i1 %icmp_ln347

]]></Node>
<StgValue><ssdm name="or_ln347"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split36:26 %select_ln347 = select i1 %or_ln347, i5 0, i5 %c_7

]]></Node>
<StgValue><ssdm name="select_ln347"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split36:27 %select_ln347_1 = select i1 %and_ln345_1, i2 %add_ln347, i2 %select_ln345

]]></Node>
<StgValue><ssdm name="select_ln347_1"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="7" op_0_bw="2">
<![CDATA[
.split36:28 %zext_ln353_7 = zext i2 %select_ln347_1

]]></Node>
<StgValue><ssdm name="zext_ln353_7"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="58" op_0_bw="2">
<![CDATA[
.split36:29 %zext_ln353_8 = zext i2 %select_ln347_1

]]></Node>
<StgValue><ssdm name="zext_ln353_8"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split36:30 %add_ln353_2 = add i58 %sub_ln353, i58 %zext_ln353_8

]]></Node>
<StgValue><ssdm name="add_ln353_2"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="62" op_0_bw="62" op_1_bw="58" op_2_bw="4">
<![CDATA[
.split36:31 %tmp_219_cast = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i58.i4, i58 %add_ln353_2, i4 0

]]></Node>
<StgValue><ssdm name="tmp_219_cast"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split36:32 %add_ln353_3 = add i7 %sext_ln347, i7 %zext_ln353_7

]]></Node>
<StgValue><ssdm name="add_ln353_3"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.split36:33 %tmp_111 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln353_3, i4 0

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="62" op_0_bw="11">
<![CDATA[
.split36:34 %sext_ln349 = sext i11 %tmp_111

]]></Node>
<StgValue><ssdm name="sext_ln349"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split36:36 %xor_ln347 = xor i1 %icmp_ln349, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln347"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split36:37 %or_ln347_1 = or i1 %icmp_ln347, i1 %xor_ln347

]]></Node>
<StgValue><ssdm name="or_ln347_1"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split36:38 %and_ln347 = and i1 %and_ln345, i1 %or_ln347_1

]]></Node>
<StgValue><ssdm name="and_ln347"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split36:39 %add_ln349 = add i5 %select_ln347, i5 1

]]></Node>
<StgValue><ssdm name="add_ln349"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split36:41 %or_ln349 = or i1 %and_ln347, i1 %and_ln345_1

]]></Node>
<StgValue><ssdm name="or_ln349"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split36:42 %or_ln349_1 = or i1 %or_ln349, i1 %icmp_ln347

]]></Node>
<StgValue><ssdm name="or_ln349_1"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split36:43 %select_ln349 = select i1 %or_ln349_1, i2 0, i2 %d_4

]]></Node>
<StgValue><ssdm name="select_ln349"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split36:44 %select_ln349_1 = select i1 %and_ln347, i5 %add_ln349, i5 %select_ln347

]]></Node>
<StgValue><ssdm name="select_ln349_1"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="62" op_0_bw="5">
<![CDATA[
.split36:45 %zext_ln353_9 = zext i5 %select_ln349_1

]]></Node>
<StgValue><ssdm name="zext_ln353_9"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split36:46 %add_ln353_4 = add i62 %tmp_219_cast, i62 %zext_ln353_9

]]></Node>
<StgValue><ssdm name="add_ln353_4"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="15" op_0_bw="62">
<![CDATA[
.split36:47 %trunc_ln353 = trunc i62 %add_ln353_4

]]></Node>
<StgValue><ssdm name="trunc_ln353"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="13" op_0_bw="62">
<![CDATA[
.split36:48 %trunc_ln353_1 = trunc i62 %add_ln353_4

]]></Node>
<StgValue><ssdm name="trunc_ln353_1"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
.split36:49 %p_shl15_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %trunc_ln353_1, i2 0

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split36:50 %sub_ln353_2 = sub i15 %p_shl15_cast, i15 %trunc_ln353

]]></Node>
<StgValue><ssdm name="sub_ln353_2"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split36:51 %add_ln353_5 = add i62 %sext_ln349, i62 %zext_ln353_9

]]></Node>
<StgValue><ssdm name="add_ln353_5"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="62">
<![CDATA[
.split36:52 %trunc_ln353_2 = trunc i62 %add_ln353_5

]]></Node>
<StgValue><ssdm name="trunc_ln353_2"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="62">
<![CDATA[
.split36:53 %trunc_ln353_3 = trunc i62 %add_ln353_5

]]></Node>
<StgValue><ssdm name="trunc_ln353_3"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split36:54 %p_shl14_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln353_3, i2 0

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split36:55 %sub_ln353_3 = sub i10 %p_shl14_cast, i10 %trunc_ln353_2

]]></Node>
<StgValue><ssdm name="sub_ln353_3"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="2">
<![CDATA[
.split36:57 %zext_ln353_10 = zext i2 %select_ln349

]]></Node>
<StgValue><ssdm name="zext_ln353_10"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="15" op_0_bw="2">
<![CDATA[
.split36:58 %zext_ln353_11 = zext i2 %select_ln349

]]></Node>
<StgValue><ssdm name="zext_ln353_11"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split36:59 %add_ln353_6 = add i15 %sub_ln353_2, i15 %zext_ln353_11

]]></Node>
<StgValue><ssdm name="add_ln353_6"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split36:62 %add_ln353_7 = add i10 %sub_ln353_3, i10 %zext_ln353_10

]]></Node>
<StgValue><ssdm name="add_ln353_7"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="10">
<![CDATA[
.split36:63 %zext_ln353_13 = zext i10 %add_ln353_7

]]></Node>
<StgValue><ssdm name="zext_ln353_13"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split36:64 %wp_superpoints_addr_3 = getelementptr i64 %wp_superpoints, i64 0, i64 %zext_ln353_13

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_3"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="10">
<![CDATA[
.split36:66 %wp_superpoints_load_3 = load i10 %wp_superpoints_addr_3

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_3"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split36:68 %add_ln351 = add i2 %select_ln349, i2 1

]]></Node>
<StgValue><ssdm name="add_ln351"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split36:69 %add_ln349_1 = add i7 %indvar_flatten67, i7 1

]]></Node>
<StgValue><ssdm name="add_ln349_1"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split36:70 %select_ln349_2 = select i1 %or_ln347, i7 1, i7 %add_ln349_1

]]></Node>
<StgValue><ssdm name="select_ln349_2"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split36:71 %add_ln347_1 = add i8 %indvar_flatten81, i8 1

]]></Node>
<StgValue><ssdm name="add_ln347_1"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split36:72 %select_ln347_2 = select i1 %icmp_ln347, i8 1, i8 %add_ln347_1

]]></Node>
<StgValue><ssdm name="select_ln347_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split36:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_345_9_VITIS_LOOP_349_11_VITIS_LOOP_351_12_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split36:2 %empty_123 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 720, i64 720, i64 720

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split36:17 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split36:24 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_347_10_VITIS_LOOP_349_11_VITIS_LOOP_351_12_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split36:35 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split36:40 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_349_11_VITIS_LOOP_351_12_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split36:56 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="15">
<![CDATA[
.split36:60 %zext_ln353_12 = zext i15 %add_ln353_6

]]></Node>
<StgValue><ssdm name="zext_ln353_12"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="15" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split36:61 %patches_superpoints_addr_6 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln353_12

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr_6"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split36:65 %specloopname_ln351 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40

]]></Node>
<StgValue><ssdm name="specloopname_ln351"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="10">
<![CDATA[
.split36:66 %wp_superpoints_load_3 = load i10 %wp_superpoints_addr_3

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_3"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="64" op_1_bw="15">
<![CDATA[
.split36:67 %store_ln353 = store i64 %wp_superpoints_load_3, i15 %patches_superpoints_addr_6

]]></Node>
<StgValue><ssdm name="store_ln353"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
.split36:73 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln359 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten127 = phi i7 %add_ln359_1, void %.preheader, i7 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten127"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %a_6 = phi i3 %select_ln359_1, void %.preheader, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="a_6"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %indvar_flatten113 = phi i6 %select_ln361_2, void %.preheader, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten113"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:3 %b_8 = phi i3 %select_ln361_1, void %.preheader, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="b_8"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:4 %c_8 = phi i3 %add_ln363, void %.preheader, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c_8"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:5 %add_ln359_1 = add i7 %indvar_flatten127, i7 1

]]></Node>
<StgValue><ssdm name="add_ln359_1"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:7 %icmp_ln359 = icmp_eq  i7 %indvar_flatten127, i7 120

]]></Node>
<StgValue><ssdm name="icmp_ln359"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:8 %br_ln359 = br i1 %icmp_ln359, void %.preheader, void

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:0 %add_ln359 = add i3 %a_6, i3 1

]]></Node>
<StgValue><ssdm name="add_ln359"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3 %icmp_ln361 = icmp_eq  i6 %indvar_flatten113, i6 24

]]></Node>
<StgValue><ssdm name="icmp_ln361"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:4 %select_ln359 = select i1 %icmp_ln361, i3 0, i3 %b_8

]]></Node>
<StgValue><ssdm name="select_ln359"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:5 %select_ln359_1 = select i1 %icmp_ln361, i3 %add_ln359, i3 %a_6

]]></Node>
<StgValue><ssdm name="select_ln359_1"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader:10 %tmp_73 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln359_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="5">
<![CDATA[
.preheader:11 %zext_ln361 = zext i5 %tmp_73

]]></Node>
<StgValue><ssdm name="zext_ln361"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:13 %xor_ln359 = xor i1 %icmp_ln361, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln359"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:14 %icmp_ln363 = icmp_eq  i3 %c_8, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln363"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:15 %and_ln359 = and i1 %icmp_ln363, i1 %xor_ln359

]]></Node>
<StgValue><ssdm name="and_ln359"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:16 %add_ln361 = add i3 %select_ln359, i3 1

]]></Node>
<StgValue><ssdm name="add_ln361"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:18 %or_ln361 = or i1 %and_ln359, i1 %icmp_ln361

]]></Node>
<StgValue><ssdm name="or_ln361"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:19 %select_ln361 = select i1 %or_ln361, i3 0, i3 %c_8

]]></Node>
<StgValue><ssdm name="select_ln361"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:20 %select_ln361_1 = select i1 %and_ln359, i3 %add_ln361, i3 %select_ln359

]]></Node>
<StgValue><ssdm name="select_ln361_1"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="6" op_0_bw="3">
<![CDATA[
.preheader:21 %zext_ln365_2 = zext i3 %select_ln361_1

]]></Node>
<StgValue><ssdm name="zext_ln365_2"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:29 %add_ln365_2 = add i6 %zext_ln361, i6 %zext_ln365_2

]]></Node>
<StgValue><ssdm name="add_ln365_2"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="6">
<![CDATA[
.preheader:30 %trunc_ln365_2 = trunc i6 %add_ln365_2

]]></Node>
<StgValue><ssdm name="trunc_ln365_2"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader:31 %p_shl18_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln365_2, i3 0

]]></Node>
<StgValue><ssdm name="p_shl18_cast"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader:32 %p_shl19_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln365_2, i1 0

]]></Node>
<StgValue><ssdm name="p_shl19_cast"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:33 %sub_ln365_1 = sub i7 %p_shl18_cast, i7 %p_shl19_cast

]]></Node>
<StgValue><ssdm name="sub_ln365_1"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="7" op_0_bw="3">
<![CDATA[
.preheader:35 %zext_ln365_4 = zext i3 %select_ln361

]]></Node>
<StgValue><ssdm name="zext_ln365_4"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:40 %add_ln365_4 = add i7 %sub_ln365_1, i7 %zext_ln365_4

]]></Node>
<StgValue><ssdm name="add_ln365_4"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="7">
<![CDATA[
.preheader:41 %zext_ln365_7 = zext i7 %add_ln365_4

]]></Node>
<StgValue><ssdm name="zext_ln365_7"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:42 %wp_parameters_addr_23 = getelementptr i64 %wp_parameters, i64 0, i64 %zext_ln365_7

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_23"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="7">
<![CDATA[
.preheader:44 %wp_parameters_load_11 = load i7 %wp_parameters_addr_23

]]></Node>
<StgValue><ssdm name="wp_parameters_load_11"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:46 %add_ln363 = add i3 %select_ln361, i3 1

]]></Node>
<StgValue><ssdm name="add_ln363"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:47 %add_ln361_1 = add i6 %indvar_flatten113, i6 1

]]></Node>
<StgValue><ssdm name="add_ln361_1"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:48 %select_ln361_2 = select i1 %icmp_ln361, i6 1, i6 %add_ln361_1

]]></Node>
<StgValue><ssdm name="select_ln361_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_359_13_VITIS_LOOP_361_14_VITIS_LOOP_363_15_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %empty_124 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="35" op_0_bw="3">
<![CDATA[
.preheader:6 %zext_ln365 = zext i3 %select_ln359_1

]]></Node>
<StgValue><ssdm name="zext_ln365"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader:7 %add_ln365 = add i35 %add_ln353, i35 %zext_ln365

]]></Node>
<StgValue><ssdm name="add_ln365"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="37" op_0_bw="37" op_1_bw="35" op_2_bw="2">
<![CDATA[
.preheader:8 %tmp_112 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i35.i2, i35 %add_ln365, i2 0

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="63" op_0_bw="37">
<![CDATA[
.preheader:9 %zext_ln365_1 = zext i37 %tmp_112

]]></Node>
<StgValue><ssdm name="zext_ln365_1"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:12 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:17 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_361_14_VITIS_LOOP_363_15_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="63" op_0_bw="3">
<![CDATA[
.preheader:22 %zext_ln365_3 = zext i3 %select_ln361_1

]]></Node>
<StgValue><ssdm name="zext_ln365_3"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.preheader:23 %add_ln365_1 = add i63 %zext_ln365_1, i63 %zext_ln365_3

]]></Node>
<StgValue><ssdm name="add_ln365_1"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="63">
<![CDATA[
.preheader:24 %trunc_ln365 = trunc i63 %add_ln365_1

]]></Node>
<StgValue><ssdm name="trunc_ln365"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader:25 %p_shl16_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln365, i3 0

]]></Node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="63">
<![CDATA[
.preheader:26 %trunc_ln365_1 = trunc i63 %add_ln365_1

]]></Node>
<StgValue><ssdm name="trunc_ln365_1"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader:27 %p_shl17_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln365_1, i1 0

]]></Node>
<StgValue><ssdm name="p_shl17_cast"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:28 %sub_ln365 = sub i12 %p_shl16_cast, i12 %p_shl17_cast

]]></Node>
<StgValue><ssdm name="sub_ln365"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:34 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="3">
<![CDATA[
.preheader:36 %zext_ln365_5 = zext i3 %select_ln361

]]></Node>
<StgValue><ssdm name="zext_ln365_5"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:37 %add_ln365_3 = add i12 %sub_ln365, i12 %zext_ln365_5

]]></Node>
<StgValue><ssdm name="add_ln365_3"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="12">
<![CDATA[
.preheader:38 %zext_ln365_6 = zext i12 %add_ln365_3

]]></Node>
<StgValue><ssdm name="zext_ln365_6"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:39 %patches_parameters_addr_27 = getelementptr i64 %patches_parameters, i64 0, i64 %zext_ln365_6

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_27"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:43 %specloopname_ln363 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42

]]></Node>
<StgValue><ssdm name="specloopname_ln363"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="7">
<![CDATA[
.preheader:44 %wp_parameters_load_11 = load i7 %wp_parameters_addr_23

]]></Node>
<StgValue><ssdm name="wp_parameters_load_11"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.preheader:45 %store_ln365 = store i64 %wp_parameters_load_11, i12 %patches_parameters_addr_27

]]></Node>
<StgValue><ssdm name="store_ln365"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
.preheader:49 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="244" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="icmp_ln330" val="1"/>
<literal name="icmp_ln330_1" val="1"/>
<literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln373 = add i32 %n_patches_read_5, i32 1

]]></Node>
<StgValue><ssdm name="add_ln373"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="icmp_ln330" val="1"/>
<literal name="icmp_ln330_1" val="1"/>
<literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %write_ln373 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %n_patches, i32 %add_ln373

]]></Node>
<StgValue><ssdm name="write_ln373"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="icmp_ln330" val="1"/>
<literal name="icmp_ln330_1" val="1"/>
<literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln374 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln374"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0">
<![CDATA[
.loopexit:0 %ret_ln377 = ret

]]></Node>
<StgValue><ssdm name="ret_ln377"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="248" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="249" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader2.preheader:0 %indvar_flatten37 = phi i10 %add_ln295_1, void %.preheader2, i10 0, void %.preheader2.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten37"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader2.preheader:1 %a = phi i3 %select_ln295_1, void %.preheader2, i3 0, void %.preheader2.preheader.preheader

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader2.preheader:2 %indvar_flatten13 = phi i8 %select_ln297_2, void %.preheader2, i8 0, void %.preheader2.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2.preheader:3 %b = phi i2 %select_ln297_1, void %.preheader2, i2 0, void %.preheader2.preheader.preheader

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader2.preheader:4 %indvar_flatten = phi i7 %select_ln299_2, void %.preheader2, i7 0, void %.preheader2.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2.preheader:5 %c = phi i5 %select_ln299_1, void %.preheader2, i5 0, void %.preheader2.preheader.preheader

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2.preheader:6 %d = phi i2 %add_ln301, void %.preheader2, i2 0, void %.preheader2.preheader.preheader

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader2.preheader:7 %add_ln295_1 = add i10 %indvar_flatten37, i10 1

]]></Node>
<StgValue><ssdm name="add_ln295_1"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2.preheader:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader2.preheader:9 %icmp_ln295 = icmp_eq  i10 %indvar_flatten37, i10 720

]]></Node>
<StgValue><ssdm name="icmp_ln295"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.preheader:10 %br_ln295 = br i1 %icmp_ln295, void %.preheader2, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:0 %add_ln295 = add i3 %a, i3 1

]]></Node>
<StgValue><ssdm name="add_ln295"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2:3 %icmp_ln297 = icmp_eq  i8 %indvar_flatten13, i8 144

]]></Node>
<StgValue><ssdm name="icmp_ln297"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader2:4 %select_ln295 = select i1 %icmp_ln297, i2 0, i2 %b

]]></Node>
<StgValue><ssdm name="select_ln295"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader2:5 %select_ln295_1 = select i1 %icmp_ln297, i3 %add_ln295, i3 %a

]]></Node>
<StgValue><ssdm name="select_ln295_1"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="3">
<![CDATA[
.preheader2:6 %zext_ln303 = zext i3 %select_ln295_1

]]></Node>
<StgValue><ssdm name="zext_ln303"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader2:7 %tmp_69 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln295_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="6" op_0_bw="5">
<![CDATA[
.preheader2:8 %zext_ln303_1 = zext i5 %tmp_69

]]></Node>
<StgValue><ssdm name="zext_ln303_1"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader2:9 %sub_ln303 = sub i6 %zext_ln303_1, i6 %zext_ln303

]]></Node>
<StgValue><ssdm name="sub_ln303"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="6">
<![CDATA[
.preheader2:10 %sext_ln297 = sext i6 %sub_ln303

]]></Node>
<StgValue><ssdm name="sext_ln297"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader2:12 %xor_ln295 = xor i1 %icmp_ln297, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln295"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2:13 %icmp_ln301 = icmp_eq  i2 %d, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln301"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader2:14 %and_ln295 = and i1 %icmp_ln301, i1 %xor_ln295

]]></Node>
<StgValue><ssdm name="and_ln295"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:15 %icmp_ln299 = icmp_eq  i7 %indvar_flatten, i7 48

]]></Node>
<StgValue><ssdm name="icmp_ln299"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader2:16 %and_ln295_1 = and i1 %icmp_ln299, i1 %xor_ln295

]]></Node>
<StgValue><ssdm name="and_ln295_1"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2:17 %add_ln297 = add i2 %select_ln295, i2 1

]]></Node>
<StgValue><ssdm name="add_ln297"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader2:19 %or_ln297 = or i1 %and_ln295_1, i1 %icmp_ln297

]]></Node>
<StgValue><ssdm name="or_ln297"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader2:20 %select_ln297 = select i1 %or_ln297, i5 0, i5 %c

]]></Node>
<StgValue><ssdm name="select_ln297"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader2:21 %select_ln297_1 = select i1 %and_ln295_1, i2 %add_ln297, i2 %select_ln295

]]></Node>
<StgValue><ssdm name="select_ln297_1"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="2">
<![CDATA[
.preheader2:22 %zext_ln303_2 = zext i2 %select_ln297_1

]]></Node>
<StgValue><ssdm name="zext_ln303_2"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:23 %add_ln303 = add i7 %sext_ln297, i7 %zext_ln303_2

]]></Node>
<StgValue><ssdm name="add_ln303"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.preheader2:24 %tmp_106 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln303, i4 0

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="62" op_0_bw="11">
<![CDATA[
.preheader2:25 %sext_ln299 = sext i11 %tmp_106

]]></Node>
<StgValue><ssdm name="sext_ln299"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader2:27 %xor_ln297 = xor i1 %icmp_ln299, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln297"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader2:28 %or_ln297_1 = or i1 %icmp_ln297, i1 %xor_ln297

]]></Node>
<StgValue><ssdm name="or_ln297_1"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader2:29 %and_ln297 = and i1 %and_ln295, i1 %or_ln297_1

]]></Node>
<StgValue><ssdm name="and_ln297"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:30 %add_ln299 = add i5 %select_ln297, i5 1

]]></Node>
<StgValue><ssdm name="add_ln299"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader2:32 %or_ln299 = or i1 %and_ln297, i1 %and_ln295_1

]]></Node>
<StgValue><ssdm name="or_ln299"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader2:33 %or_ln299_1 = or i1 %or_ln299, i1 %icmp_ln297

]]></Node>
<StgValue><ssdm name="or_ln299_1"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader2:34 %select_ln299 = select i1 %or_ln299_1, i2 0, i2 %d

]]></Node>
<StgValue><ssdm name="select_ln299"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader2:35 %select_ln299_1 = select i1 %and_ln297, i5 %add_ln299, i5 %select_ln297

]]></Node>
<StgValue><ssdm name="select_ln299_1"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="62" op_0_bw="5">
<![CDATA[
.preheader2:36 %zext_ln303_3 = zext i5 %select_ln299_1

]]></Node>
<StgValue><ssdm name="zext_ln303_3"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader2:37 %add_ln303_1 = add i62 %sext_ln299, i62 %zext_ln303_3

]]></Node>
<StgValue><ssdm name="add_ln303_1"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="15" op_0_bw="62">
<![CDATA[
.preheader2:38 %trunc_ln303 = trunc i62 %add_ln303_1

]]></Node>
<StgValue><ssdm name="trunc_ln303"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="13" op_0_bw="62">
<![CDATA[
.preheader2:39 %trunc_ln303_1 = trunc i62 %add_ln303_1

]]></Node>
<StgValue><ssdm name="trunc_ln303_1"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
.preheader2:40 %p_shl_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %trunc_ln303_1, i2 0

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader2:41 %sub_ln303_1 = sub i15 %p_shl_cast, i15 %trunc_ln303

]]></Node>
<StgValue><ssdm name="sub_ln303_1"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="15" op_0_bw="2">
<![CDATA[
.preheader2:43 %zext_ln303_4 = zext i2 %select_ln299

]]></Node>
<StgValue><ssdm name="zext_ln303_4"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader2:44 %add_ln303_2 = add i15 %sub_ln303_1, i15 %zext_ln303_4

]]></Node>
<StgValue><ssdm name="add_ln303_2"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="15">
<![CDATA[
.preheader2:45 %zext_ln303_5 = zext i15 %add_ln303_2

]]></Node>
<StgValue><ssdm name="zext_ln303_5"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:47 %wp_superpoints_addr_2 = getelementptr i64 %wp_superpoints, i64 0, i64 %zext_ln303_5

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_2"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="10">
<![CDATA[
.preheader2:49 %wp_superpoints_load_2 = load i10 %wp_superpoints_addr_2

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_2"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2:51 %add_ln301 = add i2 %select_ln299, i2 1

]]></Node>
<StgValue><ssdm name="add_ln301"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:52 %add_ln299_1 = add i7 %indvar_flatten, i7 1

]]></Node>
<StgValue><ssdm name="add_ln299_1"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader2:53 %select_ln299_2 = select i1 %or_ln297, i7 1, i7 %add_ln299_1

]]></Node>
<StgValue><ssdm name="select_ln299_2"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2:54 %add_ln297_1 = add i8 %indvar_flatten13, i8 1

]]></Node>
<StgValue><ssdm name="add_ln297_1"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader2:55 %select_ln297_2 = select i1 %icmp_ln297, i8 1, i8 %add_ln297_1

]]></Node>
<StgValue><ssdm name="select_ln297_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="306" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader2:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_295_1_VITIS_LOOP_299_3_VITIS_LOOP_301_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2 %empty_118 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 720, i64 720, i64 720

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2:11 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader2:18 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_297_2_VITIS_LOOP_299_3_VITIS_LOOP_301_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2:26 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader2:31 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_299_3_VITIS_LOOP_301_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2:42 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="15" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:46 %patches_superpoints_addr_5 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln303_5

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr_5"/></StgValue>
</operation>

<operation id="314" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader2:48 %specloopname_ln301 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln301"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="10">
<![CDATA[
.preheader2:49 %wp_superpoints_load_2 = load i10 %wp_superpoints_addr_2

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_2"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="64" op_1_bw="15">
<![CDATA[
.preheader2:50 %store_ln303 = store i64 %wp_superpoints_load_2, i15 %patches_superpoints_addr_5

]]></Node>
<StgValue><ssdm name="store_ln303"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
.preheader2:56 %br_ln0 = br void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="318" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader.preheader:0 %br_ln309 = br void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="319" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1.preheader:0 %indvar_flatten59 = phi i7 %add_ln309_1, void %.preheader1, i7 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten59"/></StgValue>
</operation>

<operation id="320" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1.preheader:1 %a_4 = phi i3 %select_ln309_1, void %.preheader1, i3 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="a_4"/></StgValue>
</operation>

<operation id="321" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader1.preheader:2 %indvar_flatten45 = phi i6 %select_ln311_2, void %.preheader1, i6 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten45"/></StgValue>
</operation>

<operation id="322" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1.preheader:3 %b_6 = phi i3 %select_ln311_1, void %.preheader1, i3 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="b_6"/></StgValue>
</operation>

<operation id="323" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1.preheader:4 %c_6 = phi i3 %add_ln313, void %.preheader1, i3 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="c_6"/></StgValue>
</operation>

<operation id="324" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:5 %add_ln309_1 = add i7 %indvar_flatten59, i7 1

]]></Node>
<StgValue><ssdm name="add_ln309_1"/></StgValue>
</operation>

<operation id="325" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1.preheader:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="326" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:7 %icmp_ln309 = icmp_eq  i7 %indvar_flatten59, i7 120

]]></Node>
<StgValue><ssdm name="icmp_ln309"/></StgValue>
</operation>

<operation id="327" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.preheader:8 %br_ln309 = br i1 %icmp_ln309, void %.preheader1, void

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="328" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:0 %add_ln309 = add i3 %a_4, i3 1

]]></Node>
<StgValue><ssdm name="add_ln309"/></StgValue>
</operation>

<operation id="329" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:3 %icmp_ln311 = icmp_eq  i6 %indvar_flatten45, i6 24

]]></Node>
<StgValue><ssdm name="icmp_ln311"/></StgValue>
</operation>

<operation id="330" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1:4 %select_ln309 = select i1 %icmp_ln311, i3 0, i3 %b_6

]]></Node>
<StgValue><ssdm name="select_ln309"/></StgValue>
</operation>

<operation id="331" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1:5 %select_ln309_1 = select i1 %icmp_ln311, i3 %add_ln309, i3 %a_4

]]></Node>
<StgValue><ssdm name="select_ln309_1"/></StgValue>
</operation>

<operation id="332" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader1:6 %tmp_70 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln309_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="333" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="6" op_0_bw="5">
<![CDATA[
.preheader1:7 %zext_ln311 = zext i5 %tmp_70

]]></Node>
<StgValue><ssdm name="zext_ln311"/></StgValue>
</operation>

<operation id="334" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:9 %xor_ln309 = xor i1 %icmp_ln311, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln309"/></StgValue>
</operation>

<operation id="335" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:10 %icmp_ln313 = icmp_eq  i3 %c_6, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln313"/></StgValue>
</operation>

<operation id="336" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:11 %and_ln309 = and i1 %icmp_ln313, i1 %xor_ln309

]]></Node>
<StgValue><ssdm name="and_ln309"/></StgValue>
</operation>

<operation id="337" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:12 %add_ln311 = add i3 %select_ln309, i3 1

]]></Node>
<StgValue><ssdm name="add_ln311"/></StgValue>
</operation>

<operation id="338" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:14 %or_ln311 = or i1 %and_ln309, i1 %icmp_ln311

]]></Node>
<StgValue><ssdm name="or_ln311"/></StgValue>
</operation>

<operation id="339" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1:15 %select_ln311 = select i1 %or_ln311, i3 0, i3 %c_6

]]></Node>
<StgValue><ssdm name="select_ln311"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1:16 %select_ln311_1 = select i1 %and_ln309, i3 %add_ln311, i3 %select_ln309

]]></Node>
<StgValue><ssdm name="select_ln311_1"/></StgValue>
</operation>

<operation id="341" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="6" op_0_bw="3">
<![CDATA[
.preheader1:17 %zext_ln315 = zext i3 %select_ln311_1

]]></Node>
<StgValue><ssdm name="zext_ln315"/></StgValue>
</operation>

<operation id="342" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:18 %add_ln315 = add i6 %zext_ln311, i6 %zext_ln315

]]></Node>
<StgValue><ssdm name="add_ln315"/></StgValue>
</operation>

<operation id="343" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader1:19 %tmp_107 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln315, i3 0

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="344" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="9">
<![CDATA[
.preheader1:20 %zext_ln315_1 = zext i9 %tmp_107

]]></Node>
<StgValue><ssdm name="zext_ln315_1"/></StgValue>
</operation>

<operation id="345" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader1:21 %tmp_108 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln315, i1 0

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="346" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="7">
<![CDATA[
.preheader1:22 %zext_ln315_2 = zext i7 %tmp_108

]]></Node>
<StgValue><ssdm name="zext_ln315_2"/></StgValue>
</operation>

<operation id="347" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader1:23 %sub_ln315 = sub i12 %zext_ln315_1, i12 %zext_ln315_2

]]></Node>
<StgValue><ssdm name="sub_ln315"/></StgValue>
</operation>

<operation id="348" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="3">
<![CDATA[
.preheader1:25 %zext_ln315_3 = zext i3 %select_ln311

]]></Node>
<StgValue><ssdm name="zext_ln315_3"/></StgValue>
</operation>

<operation id="349" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader1:26 %add_ln315_1 = add i12 %sub_ln315, i12 %zext_ln315_3

]]></Node>
<StgValue><ssdm name="add_ln315_1"/></StgValue>
</operation>

<operation id="350" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="12">
<![CDATA[
.preheader1:27 %zext_ln315_4 = zext i12 %add_ln315_1

]]></Node>
<StgValue><ssdm name="zext_ln315_4"/></StgValue>
</operation>

<operation id="351" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:29 %wp_parameters_addr = getelementptr i64 %wp_parameters, i64 0, i64 %zext_ln315_4

]]></Node>
<StgValue><ssdm name="wp_parameters_addr"/></StgValue>
</operation>

<operation id="352" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="7">
<![CDATA[
.preheader1:31 %wp_parameters_load = load i7 %wp_parameters_addr

]]></Node>
<StgValue><ssdm name="wp_parameters_load"/></StgValue>
</operation>

<operation id="353" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:33 %add_ln313 = add i3 %select_ln311, i3 1

]]></Node>
<StgValue><ssdm name="add_ln313"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:34 %add_ln311_1 = add i6 %indvar_flatten45, i6 1

]]></Node>
<StgValue><ssdm name="add_ln311_1"/></StgValue>
</operation>

<operation id="355" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1:35 %select_ln311_2 = select i1 %icmp_ln311, i6 1, i6 %add_ln311_1

]]></Node>
<StgValue><ssdm name="select_ln311_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="356" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_309_5_VITIS_LOOP_311_6_VITIS_LOOP_313_7_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="357" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2 %empty_119 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="358" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="359" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:13 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_311_6_VITIS_LOOP_313_7_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="360" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:24 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="361" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:28 %patches_parameters_addr_26 = getelementptr i64 %patches_parameters, i64 0, i64 %zext_ln315_4

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_26"/></StgValue>
</operation>

<operation id="362" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:30 %specloopname_ln313 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln313"/></StgValue>
</operation>

<operation id="363" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="7">
<![CDATA[
.preheader1:31 %wp_parameters_load = load i7 %wp_parameters_addr

]]></Node>
<StgValue><ssdm name="wp_parameters_load"/></StgValue>
</operation>

<operation id="364" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.preheader1:32 %store_ln315 = store i64 %wp_parameters_load, i12 %patches_parameters_addr_26

]]></Node>
<StgValue><ssdm name="store_ln315"/></StgValue>
</operation>

<operation id="365" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
.preheader1:36 %br_ln0 = br void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="366" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0 %write_ln324 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %n_patches, i32 1

]]></Node>
<StgValue><ssdm name="write_ln324"/></StgValue>
</operation>

<operation id="367" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln325 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln325"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
