INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:14:09 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 buffer2/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            buffer5/fifo/Memory_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        5.405ns  (logic 1.084ns (20.056%)  route 4.321ns (79.945%))
  Logic Levels:           13  (CARRY4=4 LUT3=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1096, unset)         0.508     0.508    buffer2/clk
                         FDRE                                         r  buffer2/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer2/outs_reg[2]/Q
                         net (fo=4, unplaced)         0.412     1.146    buffer4/control/Memory_reg[0][31][2]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.265 f  buffer4/control/Memory[0][2]_i_1/O
                         net (fo=3, unplaced)         0.395     1.660    cmpi0/D[1]
                         LUT6 (Prop_lut6_I2_O)        0.043     1.703 r  cmpi0/i__i_73/O
                         net (fo=1, unplaced)         0.459     2.162    cmpi0/i__i_73_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.407 r  cmpi0/i__i_54/CO[3]
                         net (fo=1, unplaced)         0.007     2.414    cmpi0/i__i_54_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.464 r  cmpi0/i__i_37/CO[3]
                         net (fo=1, unplaced)         0.000     2.464    cmpi0/i__i_37_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.514 r  cmpi0/i__i_23/CO[3]
                         net (fo=1, unplaced)         0.000     2.514    cmpi0/i__i_23_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.564 r  cmpi0/i__i_12/CO[3]
                         net (fo=21, unplaced)        0.649     3.213    buffer10/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.043     3.256 r  buffer10/fifo/i__i_8/O
                         net (fo=9, unplaced)         0.418     3.674    control_merge2/tehb/control/Memory_reg[0][0]_2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.717 f  control_merge2/tehb/control/i___5_i_5/O
                         net (fo=34, unplaced)        0.450     4.167    control_merge2/tehb/control/fullReg_reg_1
                         LUT6 (Prop_lut6_I1_O)        0.043     4.210 r  control_merge2/tehb/control/transmitValue_i_2__0/O
                         net (fo=40, unplaced)        0.321     4.531    control_merge2/tehb/control/p_1_in
                         LUT6 (Prop_lut6_I3_O)        0.043     4.574 r  control_merge2/tehb/control/i__i_9/O
                         net (fo=3, unplaced)         0.262     4.836    buffer10/fifo/join_inputs//i__0
                         LUT6 (Prop_lut6_I4_O)        0.043     4.879 r  buffer10/fifo/i__i_2/O
                         net (fo=3, unplaced)         0.352     5.231    fork4/control/generateBlocks[1].regblock/transmitValue_reg_3
                         LUT6 (Prop_lut6_I1_O)        0.043     5.274 r  fork4/control/generateBlocks[1].regblock/join_inputs//i_/O
                         net (fo=7, unplaced)         0.279     5.553    buffer5/fifo/buffer5_outs_ready
                         LUT6 (Prop_lut6_I5_O)        0.043     5.596 r  buffer5/fifo/Memory[0][31]_i_1/O
                         net (fo=32, unplaced)        0.317     5.913    buffer5/fifo/WriteEn3_out
                         FDRE                                         r  buffer5/fifo/Memory_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=1096, unset)         0.483     6.683    buffer5/fifo/clk
                         FDRE                                         r  buffer5/fifo/Memory_reg[0][0]/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     6.455    buffer5/fifo/Memory_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.455    
                         arrival time                          -5.913    
  -------------------------------------------------------------------
                         slack                                  0.542    




