/*
 * Generated by Bluespec Compiler, version 2021.07 (build 4cac6eb)
 * 
 * On Sun May  1 15:40:25 BST 2022
 * 
 */

/* Generation options: */
#ifndef __top_h__
#define __top_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkCore.h"


/* Class declaration for the top module */
class MOD_top : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_arbiter_firstHot;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_arbiter_firstHot_1;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_arbiter_lastSelect;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_arbiter_lastSelect_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_dfltOutputCanPut;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_dfltOutputCanPut_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPeek_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPeek_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPeek_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPeek_2;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_2;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_0;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_0_1;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_1;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_2;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlits;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlits_1;
  MOD_Reg<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_noRouteSlv_currentReq;
  MOD_Reg<tUInt32> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_noRouteSlv_flitCount;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPut_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPut_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPut_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_selectInput_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_selectInput_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_selectInput_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_selectInput_2;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_toDfltOutput;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_toDfltOutput_1;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_0;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_0_1;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_1;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_arbiter_firstHot;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_arbiter_firstHot_1;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_arbiter_lastSelect;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_arbiter_lastSelect_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_dfltOutputCanPut;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_dfltOutputCanPut_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek_2;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_2;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_2;
  MOD_Fifo<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awff;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awug_canPeekWire;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awug_dropWire;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awug_peekWire;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_doDrop;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_flitLeft;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_outflit;
  MOD_Fifo<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wff;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug_canPeekWire;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug_dropWire;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug_peekWire;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits_1;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_noRouteSlv_awidReg;
  MOD_Fifo<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_noRouteSlv_rspFF;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_selectInput_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_selectInput_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_selectInput_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_selectInput_2;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_0_awug_canPutWire;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_0_awug_putWire;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_0_doPut;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_0_flitLeft;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_0_wug_canPutWire;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_0_wug_putWire;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_1_awug_canPutWire;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_1_awug_putWire;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_1_doPut;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_1_flitLeft;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_1_wug_canPutWire;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_1_wug_putWire;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_toDfltOutput;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_toDfltOutput_1;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_0_1;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_1;
  MOD_Fifo<tUWide> INST_aXI4_Fake_16550_base_axiShim_arff;
  MOD_Fifo<tUWide> INST_aXI4_Fake_16550_base_axiShim_awff;
  MOD_Fifo<tUInt8> INST_aXI4_Fake_16550_base_axiShim_bff;
  MOD_Fifo<tUWide> INST_aXI4_Fake_16550_base_axiShim_rff;
  MOD_Fifo<tUWide> INST_aXI4_Fake_16550_base_axiShim_wff;
  MOD_Wire<tUInt8> INST_aXI4_Fake_16550_base_irqReceiveDataReady;
  MOD_Wire<tUInt8> INST_aXI4_Fake_16550_base_irqTHREmpty;
  MOD_Wire<tUInt8> INST_aXI4_Fake_16550_base_pulseIrq;
  MOD_Reg<tUInt8> INST_aXI4_Fake_16550_base_regDLR_LSB;
  MOD_Reg<tUInt8> INST_aXI4_Fake_16550_base_regDLR_MSB;
  MOD_Reg<tUInt8> INST_aXI4_Fake_16550_base_regIER;
  MOD_Reg<tUInt8> INST_aXI4_Fake_16550_base_regLCR;
  MOD_Reg<tUInt8> INST_aXI4_Fake_16550_base_regLastTxReadyIrq;
  MOD_Reg<tUInt8> INST_aXI4_Fake_16550_base_regSCR;
  MOD_Reg<tUInt8> INST_aXI4_Fake_16550_base_regTHREmptyIrqPending;
  MOD_Wire<tUInt64> INST_aXI4_Fake_16550_base_rxData;
  MOD_Wire<tUInt8> INST_aXI4_Fake_16550_base_rxDropData;
  MOD_Fifo<tUWide> INST_aXI4_Fake_16550_base_rxShim_tff;
  MOD_Fifo<tUWide> INST_aXI4_Fake_16550_base_txShim_tff;
  MOD_Wire<tUInt64> INST_aXI4_Fake_16550_base_wireTxData;
  MOD_mkCore INST_core;
  MOD_Reg<tUInt32> INST_fifo1_data;
  MOD_Fifo<tUInt32> INST_fifo1_fifo;
  MOD_Fifo<tUInt32> INST_fifo1_fifo2;
  MOD_Reg<tUInt8> INST_fifo1_isFull;
  MOD_Reg<tUInt64> INST_memory_ifc_arAddrReg;
  MOD_Reg<tUInt64> INST_memory_ifc_awAddrReg;
  MOD_Fifo<tUInt32> INST_memory_ifc_readFF;
  MOD_Reg<tUInt8> INST_memory_ifc_rflitCount;
  MOD_CReg<tUWide> INST_memory_ifc_shim_shim_arff_rv;
  MOD_CReg<tUWide> INST_memory_ifc_shim_shim_awff_rv;
  MOD_CReg<tUInt32> INST_memory_ifc_shim_shim_bff_rv;
  MOD_CReg<tUWide> INST_memory_ifc_shim_shim_rff_rv;
  MOD_CReg<tUWide> INST_memory_ifc_shim_shim_wff_rv;
  MOD_Reg<tUInt32> INST_memory_ifc_wflitCount;
  MOD_Fifo<tUInt8> INST_memory_ifc_writeFF;
  MOD_SyncReg<tUInt8> INST_memory_mem_mem_mem_isAllocated;
  MOD_Reg<tUInt8> INST_memory_mem_mem_mem_isInitialized;
  MOD_Reg<tUInt64> INST_memory_mem_mem_mem_memCHandle;
  MOD_CReg<tUWide> INST_memory_mem_mem_mem_rsp_0_rv;
  MOD_MakeReset0 INST_memory_mem_mem_mem_rst;
 
 /* Constructor */
 public:
  MOD_top(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_memory_mem_mem_mem_rst$OUT_RST;
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUInt8 PORT_EN_ffG;
  tUInt8 PORT_EN_coreImem_r_put;
  tUInt8 PORT_EN_coreImem_ar_drop;
  tUInt8 PORT_EN_coreImem_b_put;
  tUInt8 PORT_EN_coreImem_w_drop;
  tUInt8 PORT_EN_coreImem_aw_drop;
  tUInt32 PORT_ffG_arg0;
  tUWide PORT_coreImem_r_put_val;
  tUInt8 PORT_coreImem_b_put_val;
  tUWide PORT_coreImem_ar_peek;
  tUWide PORT_coreImem_w_peek;
  tUWide PORT_coreImem_aw_peek;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_fifo1_isFull___d1185;
  tUInt8 DEF_WILL_FIRE_ffG;
  tUInt8 DEF_WILL_FIRE_coreImem_r_put;
  tUInt8 DEF_WILL_FIRE_coreImem_ar_drop;
  tUInt8 DEF_WILL_FIRE_coreImem_b_put;
  tUInt8 DEF_WILL_FIRE_coreImem_w_drop;
  tUInt8 DEF_WILL_FIRE_coreImem_aw_drop;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit_3;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit_3;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit_2;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit_2;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit_1;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit_1;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_dflt_output_selected;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_output_selected_1;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_output_selected;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit_3;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit_3;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit_2;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit_2;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit_1;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit_1;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_dflt_output_selected;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_output_selected_1;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_output_selected;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit;
  tUInt8 DEF_memory_ifc_shim_shim_rff_rv_port1__read__96_BI_ETC___d997;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_noRoute_ETC___d990;
  tUInt8 DEF_memory_ifc_shim_shim_bff_rv_port1__read__08_BIT_8___d609;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1029;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1067;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1020;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1049;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1009;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1059;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d1011;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d1010;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1025;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1024;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1016;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1015;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1005;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1004;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCa_ETC___d1065;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCa_ETC___d1047;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCa_ETC___d1057;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlits_3_ETC___d861;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlits_3_ETC___d859;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d809;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d806;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_outputC_ETC___d824;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d641;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d679;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d632;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d661;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d621;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d671;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d623;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d622;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d637;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d636;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d628;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d627;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d617;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d616;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputCanP_ETC___d677;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputCanP_ETC___d659;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputCanP_ETC___d669;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits_35__ETC___d567;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits_35__ETC___d565;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d511;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d508;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_outputCan_ETC___d526;
  tUInt8 DEF_x__h10189;
  tUInt8 DEF_aXI4_Fake_16550_base_rxShim_tff_notEmpty____d123;
  tUInt8 DEF_aXI4_Fake_16550_base_irqTHREmpty_whas____d134;
  tUInt8 DEF_aXI4_Fake_16550_base_irqReceiveDataReady_whas____d133;
  tUWide DEF_memory_ifc_shim_shim_arff_rv_port1__read____d63;
  tUWide DEF_memory_ifc_shim_shim_arff_rv_port0__read____d794;
  tUWide DEF_memory_ifc_shim_shim_awff_rv_port1__read____d12;
  tUWide DEF_memory_ifc_shim_shim_awff_rv_port0__read____d275;
  tUWide DEF_memory_ifc_shim_shim_rff_rv_port1__read____d996;
  tUWide DEF_memory_ifc_shim_shim_rff_rv_port0__read____d94;
  tUWide DEF_memory_ifc_shim_shim_wff_rv_port1__read____d10;
  tUWide DEF_memory_ifc_shim_shim_wff_rv_port0__read____d283;
  tUWide DEF_memory_mem_mem_mem_rsp_0_rv_port1__read____d14;
  tUWide DEF_memory_mem_mem_mem_rsp_0_rv_port0__read____d56;
  tUInt32 DEF_x__h58883;
  tUInt32 DEF_memory_ifc_shim_shim_bff_rv_port1__read____d608;
  tUInt8 DEF_x__h15677;
  tUInt8 DEF_x__h12520;
  tUInt8 DEF_x__h6794;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlits___d833;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits___d535;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_0_ETC___d804;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_0_w_ETC___d506;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_2_ETC___d1028;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_1_ETC___d1019;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_0_ETC___d1008;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d820;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d822;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d800;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d801;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_2_w_ETC___d640;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_1_w_ETC___d631;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_0_1_ETC___d620;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d522;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d524;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d502;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d503;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_noRouteSlv_rs_ETC___d501;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wff__ETC___d473;
  tUInt8 DEF_aXI4_Fake_16550_base_axiShim_wff_notFull____d426;
  tUInt8 DEF_aXI4_Fake_16550_base_axiShim_awff_notFull____d322;
  tUInt8 DEF_aXI4_Fake_16550_base_txShim_tff_notFull____d125;
  tUInt8 DEF_memory_ifc_shim_shim_awff_rv_port0__read__75_B_ETC___d276;
  tUInt8 DEF_memory_ifc_shim_shim_wff_rv_port0__read__83_BI_ETC___d284;
  tUInt8 DEF_aXI4_Fake_16550_base_regIER_BIT_1___h6175;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_0_ETC___d805;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_0_w_ETC___d507;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1014;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1022;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1031;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDe_ETC___d1066;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDe_ETC___d1048;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDe_ETC___d1058;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d626;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d634;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d643;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_ETC___d678;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_ETC___d660;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_ETC___d670;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_fl_ETC___d500;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_flitL_ETC___d443;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_wug_c_ETC___d450;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_fl_ETC___d498;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_flitL_ETC___d293;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_wug_c_ETC___d300;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_f_ETC___d475;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_flit_ETC___d255;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_noRouteSlv__ETC___d799;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlit_ETC___d864;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_input_ETC___d812;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits__ETC___d570;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDe_ETC___d514;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d832;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d534;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d1012;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1026;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1017;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1006;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_dfltOutputC_ETC___d816;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d828;
  tUInt8 DEF_NOT_memory_ifc_shim_shim_arff_rv_port0__read___ETC___d796;
  tUInt8 DEF_NOT_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_more_ETC___d865;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d802;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_i_ETC___d813;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d624;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d638;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d629;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d618;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_dfltOutputCan_ETC___d518;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d530;
  tUInt8 DEF_NOT_IF_AXI4_Interconnect_inst_mkAXI4Bus_moreFl_ETC___d571;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d504;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inp_ETC___d515;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_awug__ETC___d446;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_awug__ETC___d296;
  tUInt8 DEF_NOT_memory_ifc_shim_shim_wff_rv_port0__read__8_ETC___d285;
  tUInt8 DEF_NOT_memory_ifc_shim_shim_awff_rv_port0__read___ETC___d277;
  tUInt8 DEF_aXI4_Fake_16550_base_txShim_tff_notFull__25_AN_ETC___d127;
 
 /* Local definitions */
 private:
  tUInt8 DEF_aXI4_Fake_16550_base_regLCR_BIT_7___h7392;
  tUInt64 DEF_TASK_mem_read___d87;
  tUInt64 DEF_v__h595;
  tUInt64 DEF_v__h58591;
  tUInt64 DEF_v__h58400;
  tUInt64 DEF_v__h58173;
  tUInt64 DEF_v__h57982;
  tUInt64 DEF_v__h57755;
  tUInt64 DEF_v__h57564;
  tUInt64 DEF_v__h45869;
  tUInt64 DEF_v__h36057;
  tUInt64 DEF_v__h35866;
  tUInt64 DEF_v__h35639;
  tUInt64 DEF_v__h35448;
  tUInt64 DEF_v__h35221;
  tUInt64 DEF_v__h35030;
  tUInt64 DEF_v__h20654;
  tUInt32 DEF_signed_8___d376;
  tUInt32 DEF_signed_2___d736;
  tUInt32 DEF_signed_1___d724;
  tUInt32 DEF_signed_0___d549;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toDfltOutput__ETC___d598;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_1_wget____d592;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_0_wget____d588;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_0_w_ETC___d555;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_doPut_ETC___d453;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_doPut_ETC___d303;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_outf_ETC___d479;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_toDfltOutpu_ETC___d986;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_1__ETC___d886;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_0__ETC___d880;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_0_ETC___d853;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_noRouteSlv__ETC___d991;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_awug__ETC___d328;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_awug__ETC___d281;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awff_ETC___d257;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awug_ETC___d244;
  tUWide DEF_core_core_mem_master_ar_peek____d787;
  tUWide DEF_core_core_mem_master_aw_peek____d215;
  tUWide DEF_aXI4_Fake_16550_base_rxShim_tff_first____d112;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_0__ETC___d1184;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_2_ETC___d1168;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_1_ETC___d1152;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_0_ETC___d1134;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_wug_p_ETC___d432;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_wug_p_ETC___d289;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wff__ETC___d258;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug__ETC___d249;
  tUWide DEF_core_core_mem_master_w_peek____d229;
  tUWide DEF_aXI4_Fake_16550_base_axiShim_wff_first____d189;
  tUWide DEF_aXI4_Fake_16550_base_axiShim_arff_first____d141;
  tUWide DEF_aXI4_Fake_16550_base_axiShim_awff_first____d191;
  tUWide DEF_aXI4_Fake_16550_base_axiShim_rff_first____d1001;
  tUInt64 DEF_memory_mem_mem_mem_memCHandle___d9;
  tUInt8 DEF_aXI4_Fake_16550_base_regLCR__h7389;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_outf_ETC___d484;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_doPut_ETC___d456;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_doPut_ETC___d306;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_outf_ETC___d485;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_doPut_ETC___d457;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_doPut_ETC___d307;
  tUWide DEF_memory_ifc_shim_shim_rff_rv_port1__read__96_BI_ETC___d998;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_wug_p_ETC___d433;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_0_w_ETC___d558;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_doPut_ETC___d454;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_doPut_ETC___d304;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_2_ETC___d1170;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_1_ETC___d1154;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_0_ETC___d1136;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek__ETC___d556;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_o_ETC___d488;
  tUWide DEF_DONTCARE_CONCAT_IF_AXI4_Interconnect_inst_mkAX_ETC___d487;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_a_ETC___d245;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPee_ETC___d854;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPee_ETC___d1169;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPee_ETC___d1153;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPee_ETC___d1135;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_w_ETC___d250;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_o_ETC___d486;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek__ETC___d774;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek__ETC___d763;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek__ETC___d748;
  tUWide DEF__0_CONCAT_AXI4_Interconnect_inst_mkAXI4Bus_merg_ETC___d259;
  tUWide DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_merged_0__ETC___d489;
  tUWide DEF__1_CONCAT_AXI4_Interconnect_inst_mkAXI4Bus_spli_ETC___d282;
  tUWide DEF__1_CONCAT_AXI4_Interconnect_inst_mkAXI4Bus_1_to_ETC___d881;
  tUWide DEF__0_CONCAT_DONTCARE___d24;
  tUWide DEF_aXI4_Fake_16550_base_wireTxData_wget__19_CONCA_ETC___d120;
  tUWide DEF__1_CONCAT_AXI4_Interconnect_inst_mkAXI4Bus_spli_ETC___d290;
  tUWide DEF__1_CONCAT_memory_ifc_readFF_first__02_BITS_12_T_ETC___d110;
  tUWide DEF_IF_memory_mem_mem_mem_rsp_0_rv_port0__read__6__ETC___d109;
  tUWide DEF__0_CONCAT_DONTCARE___d22;
  tUWide DEF__0_CONCAT_aXI4_Fake_16550_base_axiShim_rff_firs_ETC___d1002;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_noRouteSlv__ETC___d995;
  tUWide DEF__5_CONCAT_DONTCARE___d48;
  tUWide DEF__4_CONCAT_TASK_mem_read_7___d88;
  tUWide DEF__0_CONCAT_DONTCARE___d62;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_1__ETC___d889;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_awug__ETC___d331;
  tUWide DEF_IF_aXI4_Fake_16550_base_axiShim_arff_first__41_ETC___d179;
  tUInt32 DEF__0_CONCAT_DONTCARE___d760;
  tUInt8 DEF__0_CONCAT_DONTCARE___d756;
  tUInt8 DEF__0_CONCAT_DONTCARE___d583;
  tUInt8 DEF_NOT_aXI4_Fake_16550_base_regLCR_44_BIT_7_45___d146;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_split_1_d_ETC___d455;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_split_0_d_ETC___d305;
  tUInt32 DEF_x__h58888;
 
 /* Rules */
 public:
  void RL_memory_mem_mem_mem_do_alloc();
  void RL_memory_mem_mem_mem_do_init();
  void RL_memory_ifc_writeReq();
  void RL_memory_ifc_writeRsp();
  void RL_memory_ifc_drainInternalWriteRsp();
  void RL_memory_ifc_readReq();
  void RL_memory_ifc_readRsp();
  void RL_aXI4_Fake_16550_base_rx_read_data();
  void RL_aXI4_Fake_16550_base_rx_drop_data();
  void RL_aXI4_Fake_16550_base_tx_write_data();
  void RL_aXI4_Fake_16550_base_receive_data_ready_irq();
  void RL_aXI4_Fake_16550_base_set_last_tx_ready_irq();
  void RL_aXI4_Fake_16550_base_set_thr_pending();
  void RL_aXI4_Fake_16550_base_thr_empty_irq();
  void RL_aXI4_Fake_16550_base_pulse_irq_line();
  void RL_aXI4_Fake_16550_base_read_req();
  void RL_aXI4_Fake_16550_base_write_req();
  void RL_fifo1_mkConnectionVtoAf();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awug_setCanPeek();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awug_setPeek();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awug_warnDoDrop();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awug_doDrop();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug_setCanPeek();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug_setPeek();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug_warnDoDrop();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug_doDrop();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awFlit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wFlit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_passFlit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_genFirst();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_genOther();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_awug_setCanPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_awug_warnDoPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_awug_doPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_wug_setCanPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_wug_warnDoPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_wug_doPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_putFirst();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_putOther();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_awug_setCanPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_awug_warnDoPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_awug_doPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_wug_setCanPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_wug_warnDoPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_wug_doPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_putFirst();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_putOther();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_canPeek_wire();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_peek_wires();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_output_canPut_wire();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_output_canPut_wire_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_dflt_output_canPut_wire();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_arbitrate();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_arbitration_fail();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_output_selected();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_output_selected_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_dflt_output_selected();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_canPeek_wire_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_peek_wires_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_canPeek_wire_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_peek_wires_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_canPeek_wire_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_peek_wires_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_output_canPut_wire_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_arbitrate_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_arbitration_fail_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_legal_destination_fail_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_arbitration_fail_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_legal_destination_fail_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_arbitration_fail_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_legal_destination_fail_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_output_selected_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_canPeek_wire();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_peek_wires();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_output_canPut_wire();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_output_canPut_wire_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_dflt_output_canPut_wire();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_arbitrate();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_arbitration_fail();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_output_selected();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_output_selected_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_dflt_output_selected();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_canPeek_wire_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_peek_wires_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_canPeek_wire_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_peek_wires_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_canPeek_wire_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_peek_wires_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_output_canPut_wire_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_arbitrate_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_arbitration_fail_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_legal_destination_fail_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_arbitration_fail_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_legal_destination_fail_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_arbitration_fail_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_legal_destination_fail_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_output_selected_2();
  void __me_check_54();
  void __me_check_56();
  void __me_check_73();
  void __me_check_75();
  void __me_check_77();
  void __me_check_87();
  void __me_check_89();
  void __me_check_106();
  void __me_check_108();
  void __me_check_110();
 
 /* Methods */
 public:
  tUInt8 METH_coreImem_aw_canPeek();
  tUInt8 METH_RDY_coreImem_aw_canPeek();
  tUWide METH_coreImem_aw_peek();
  tUInt8 METH_RDY_coreImem_aw_peek();
  void METH_coreImem_aw_drop();
  tUInt8 METH_RDY_coreImem_aw_drop();
  tUInt8 METH_coreImem_w_canPeek();
  tUInt8 METH_RDY_coreImem_w_canPeek();
  tUWide METH_coreImem_w_peek();
  tUInt8 METH_RDY_coreImem_w_peek();
  void METH_coreImem_w_drop();
  tUInt8 METH_RDY_coreImem_w_drop();
  tUInt8 METH_coreImem_b_canPut();
  tUInt8 METH_RDY_coreImem_b_canPut();
  void METH_coreImem_b_put(tUInt8 ARG_coreImem_b_put_val);
  tUInt8 METH_RDY_coreImem_b_put();
  tUInt8 METH_coreImem_ar_canPeek();
  tUInt8 METH_RDY_coreImem_ar_canPeek();
  tUWide METH_coreImem_ar_peek();
  tUInt8 METH_RDY_coreImem_ar_peek();
  void METH_coreImem_ar_drop();
  tUInt8 METH_RDY_coreImem_ar_drop();
  tUInt8 METH_coreImem_r_canPut();
  tUInt8 METH_RDY_coreImem_r_canPut();
  void METH_coreImem_r_put(tUWide ARG_coreImem_r_put_val);
  tUInt8 METH_RDY_coreImem_r_put();
  void METH_ffG(tUInt32 ARG_ffG_arg0);
  tUInt8 METH_RDY_ffG();
  tUInt32 METH_ffG2();
  tUInt8 METH_RDY_ffG2();
 
 /* Reset routines */
 public:
  void reset_memory_mem_mem_mem_rst$OUT_RST(tUInt8 ARG_rst_in);
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
  static void static_reset_memory_mem_mem_mem_rst$OUT_RST(void *my_this, tUInt8 ARG_rst_in);
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_top &backing);
  void vcd_defs(tVCDDumpType dt, MOD_top &backing);
  void vcd_prims(tVCDDumpType dt, MOD_top &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_top &backing);
};

#endif /* ifndef __top_h__ */
