// Seed: 706042243
module module_0 (
    input tri0 id_0,
    output supply0 id_1
);
  always @(posedge 1) id_1 = id_0 != 1;
endmodule
module module_1 (
    output supply0 id_0,
    input logic id_1,
    output logic id_2,
    input tri1 id_3
    , id_7,
    input supply0 id_4,
    output uwire id_5
);
  wire id_8;
  wire id_9, id_10, id_11;
  wire id_12;
  wor  id_13 = 1;
  module_0 modCall_1 (
      id_4,
      id_0
  );
  assign modCall_1.type_3 = 0;
  initial begin : LABEL_0
    id_2 <= (id_1);
  end
endmodule
