entity FancyRegister is
	port (en, clk : in std_logic;
			data : in std_logic_vector(7 downto 0);
				q : out std_logic_vector(7 downto 0));
end FancyRegister;


architecture behavior of FancyRegister is
	begin

	process(clk) begin

	if(rising_edge(clk) and en = '1') then
		q <= data;
	end if;
	end process;

end architecture behavior;