
mod_FreeRTOS_example_teste2_barrica.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002800  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000001c  20000000  00002800  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000574  2000001c  0000281c  0002001c  2**2
                  ALLOC
  3 .stack        00002000  20000590  00002d90  0002001c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY
  6 .debug_info   00040185  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00005225  00000000  00000000  00060222  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000097cf  00000000  00000000  00065447  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000007d8  00000000  00000000  0006ec16  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000b70  00000000  00000000  0006f3ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001cf02  00000000  00000000  0006ff5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00012fe0  00000000  00000000  0008ce60  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008bd42  00000000  00000000  0009fe40  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001444  00000000  00000000  0012bb84  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	90 25 00 20 f1 1c 00 00 ed 1c 00 00 ed 1c 00 00     .%. ............
	...
      2c:	13 1e 00 00 00 00 00 00 00 00 00 00 25 1e 00 00     ............%...
      3c:	69 1e 00 00 ed 1c 00 00 ed 1c 00 00 ed 1c 00 00     i...............
      4c:	ed 1c 00 00 ed 1c 00 00 ed 1c 00 00 ed 1c 00 00     ................
      5c:	ed 1c 00 00 ed 1c 00 00 a5 0b 00 00 b5 0b 00 00     ................
      6c:	c5 0b 00 00 d5 0b 00 00 e5 0b 00 00 f5 0b 00 00     ................
      7c:	ed 1c 00 00 ed 1c 00 00 ed 1c 00 00 ed 1c 00 00     ................
      8c:	ed 1c 00 00 ed 1c 00 00 00 00 00 00 00 00 00 00     ................
      9c:	ed 1c 00 00 ed 1c 00 00 00 00 00 00 ed 1c 00 00     ................
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	2000001c 	.word	0x2000001c
      d4:	00000000 	.word	0x00000000
      d8:	00002800 	.word	0x00002800

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000020 	.word	0x20000020
     108:	00002800 	.word	0x00002800
     10c:	00002800 	.word	0x00002800
     110:	00000000 	.word	0x00000000

00000114 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
     114:	b5f0      	push	{r4, r5, r6, r7, lr}
     116:	b083      	sub	sp, #12
     118:	466b      	mov	r3, sp
     11a:	1ddf      	adds	r7, r3, #7
     11c:	71d8      	strb	r0, [r3, #7]
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     11e:	4e0b      	ldr	r6, [pc, #44]	; (14c <ssd1306_write_command+0x38>)
     120:	4c0b      	ldr	r4, [pc, #44]	; (150 <ssd1306_write_command+0x3c>)
     122:	2201      	movs	r2, #1
     124:	0031      	movs	r1, r6
     126:	0020      	movs	r0, r4
     128:	4d0a      	ldr	r5, [pc, #40]	; (154 <ssd1306_write_command+0x40>)
     12a:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     12c:	2280      	movs	r2, #128	; 0x80
     12e:	0192      	lsls	r2, r2, #6
     130:	4b09      	ldr	r3, [pc, #36]	; (158 <ssd1306_write_command+0x44>)
     132:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(SSD1306_DC_PIN, false);
	spi_write_buffer_wait(&ssd1306_master, &command, 1);
     134:	2201      	movs	r2, #1
     136:	0039      	movs	r1, r7
     138:	0020      	movs	r0, r4
     13a:	4b08      	ldr	r3, [pc, #32]	; (15c <ssd1306_write_command+0x48>)
     13c:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     13e:	2200      	movs	r2, #0
     140:	0031      	movs	r1, r6
     142:	0020      	movs	r0, r4
     144:	47a8      	blx	r5
}
     146:	b003      	add	sp, #12
     148:	bdf0      	pop	{r4, r5, r6, r7, pc}
     14a:	46c0      	nop			; (mov r8, r8)
     14c:	2000053c 	.word	0x2000053c
     150:	20000500 	.word	0x20000500
     154:	00000ddd 	.word	0x00000ddd
     158:	41004400 	.word	0x41004400
     15c:	00000ed1 	.word	0x00000ed1

00000160 <ssd1306_init>:
{
     160:	b5f0      	push	{r4, r5, r6, r7, lr}
     162:	b091      	sub	sp, #68	; 0x44
	delay_init();
     164:	4b60      	ldr	r3, [pc, #384]	; (2e8 <ssd1306_init+0x188>)
     166:	4798      	blx	r3
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     168:	4c60      	ldr	r4, [pc, #384]	; (2ec <ssd1306_init+0x18c>)
     16a:	2323      	movs	r3, #35	; 0x23
     16c:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
     16e:	2300      	movs	r3, #0
     170:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     172:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
     174:	a902      	add	r1, sp, #8
     176:	2201      	movs	r2, #1
     178:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     17a:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     17c:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     17e:	2023      	movs	r0, #35	; 0x23
     180:	4b5b      	ldr	r3, [pc, #364]	; (2f0 <ssd1306_init+0x190>)
     182:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     184:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     186:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     188:	2200      	movs	r2, #0
	if (port_index < PORT_INST_NUM) {
     18a:	2900      	cmp	r1, #0
     18c:	d104      	bne.n	198 <ssd1306_init+0x38>
		return &(ports[port_index]->Group[group_index]);
     18e:	095a      	lsrs	r2, r3, #5
     190:	01d2      	lsls	r2, r2, #7
     192:	4958      	ldr	r1, [pc, #352]	; (2f4 <ssd1306_init+0x194>)
     194:	468c      	mov	ip, r1
     196:	4462      	add	r2, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     198:	261f      	movs	r6, #31
     19a:	4033      	ands	r3, r6
     19c:	2501      	movs	r5, #1
     19e:	0029      	movs	r1, r5
     1a0:	4099      	lsls	r1, r3
		port_base->OUTSET.reg = pin_mask;
     1a2:	6191      	str	r1, [r2, #24]
	config->mode             = SPI_MODE_MASTER;
     1a4:	ac02      	add	r4, sp, #8
     1a6:	7025      	strb	r5, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     1a8:	2300      	movs	r3, #0
     1aa:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     1ac:	9304      	str	r3, [sp, #16]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     1ae:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
     1b0:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
     1b2:	74a5      	strb	r5, [r4, #18]
	config->select_slave_low_detect_enable= true;
     1b4:	74e5      	strb	r5, [r4, #19]
	config->master_slave_select_enable= false;
     1b6:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
     1b8:	2224      	movs	r2, #36	; 0x24
     1ba:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     1bc:	3a18      	subs	r2, #24
     1be:	2100      	movs	r1, #0
     1c0:	a808      	add	r0, sp, #32
     1c2:	4b4d      	ldr	r3, [pc, #308]	; (2f8 <ssd1306_init+0x198>)
     1c4:	4798      	blx	r3
	config.mux_setting = SSD1306_SPI_PINMUX_SETTING;
     1c6:	2380      	movs	r3, #128	; 0x80
     1c8:	025b      	lsls	r3, r3, #9
     1ca:	60e3      	str	r3, [r4, #12]
	config.pinmux_pad0 = SSD1306_SPI_PINMUX_PAD0;
     1cc:	4b4b      	ldr	r3, [pc, #300]	; (2fc <ssd1306_init+0x19c>)
     1ce:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = SSD1306_SPI_PINMUX_PAD1;
     1d0:	2301      	movs	r3, #1
     1d2:	425b      	negs	r3, r3
     1d4:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = SSD1306_SPI_PINMUX_PAD2;
     1d6:	4b4a      	ldr	r3, [pc, #296]	; (300 <ssd1306_init+0x1a0>)
     1d8:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = SSD1306_SPI_PINMUX_PAD3;
     1da:	4b4a      	ldr	r3, [pc, #296]	; (304 <ssd1306_init+0x1a4>)
     1dc:	6363      	str	r3, [r4, #52]	; 0x34
	config.mode_specific.master.baudrate = SSD1306_CLOCK_SPEED;
     1de:	4b4a      	ldr	r3, [pc, #296]	; (308 <ssd1306_init+0x1a8>)
     1e0:	61a3      	str	r3, [r4, #24]
	spi_init(&ssd1306_master, SSD1306_SPI, &config);
     1e2:	4f4a      	ldr	r7, [pc, #296]	; (30c <ssd1306_init+0x1ac>)
     1e4:	0022      	movs	r2, r4
     1e6:	494a      	ldr	r1, [pc, #296]	; (310 <ssd1306_init+0x1b0>)
     1e8:	0038      	movs	r0, r7
     1ea:	4b4a      	ldr	r3, [pc, #296]	; (314 <ssd1306_init+0x1b4>)
     1ec:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     1ee:	683c      	ldr	r4, [r7, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     1f0:	0020      	movs	r0, r4
     1f2:	4b49      	ldr	r3, [pc, #292]	; (318 <ssd1306_init+0x1b8>)
     1f4:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     1f6:	4006      	ands	r6, r0
     1f8:	40b5      	lsls	r5, r6
     1fa:	4b48      	ldr	r3, [pc, #288]	; (31c <ssd1306_init+0x1bc>)
     1fc:	601d      	str	r5, [r3, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
     1fe:	683a      	ldr	r2, [r7, #0]
	return (spi_module->SYNCBUSY.reg);
     200:	69d3      	ldr	r3, [r2, #28]
#  endif

	while (spi_is_syncing(module)) {
     202:	2b00      	cmp	r3, #0
     204:	d1fc      	bne.n	200 <ssd1306_init+0xa0>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     206:	6823      	ldr	r3, [r4, #0]
     208:	2202      	movs	r2, #2
     20a:	4313      	orrs	r3, r2
     20c:	6023      	str	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     20e:	ac01      	add	r4, sp, #4
     210:	2301      	movs	r3, #1
     212:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
     214:	2200      	movs	r2, #0
     216:	70a2      	strb	r2, [r4, #2]
	pin.direction = PORT_PIN_DIR_OUTPUT;
     218:	7023      	strb	r3, [r4, #0]
	port_pin_set_config(SSD1306_DC_PIN, &pin);
     21a:	0021      	movs	r1, r4
     21c:	200d      	movs	r0, #13
     21e:	4d34      	ldr	r5, [pc, #208]	; (2f0 <ssd1306_init+0x190>)
     220:	47a8      	blx	r5
	port_pin_set_config(SSD1306_RES_PIN, &pin);
     222:	0021      	movs	r1, r4
     224:	2017      	movs	r0, #23
     226:	47a8      	blx	r5
 *
 * This functions will reset the OLED controller by setting the reset pin low.
 */
static inline void ssd1306_hard_reset(void)
{
	uint32_t delay_10us = 10 * (system_gclk_gen_get_hz(0)/1000000);
     228:	2000      	movs	r0, #0
     22a:	4b3d      	ldr	r3, [pc, #244]	; (320 <ssd1306_init+0x1c0>)
     22c:	4798      	blx	r3
     22e:	4936      	ldr	r1, [pc, #216]	; (308 <ssd1306_init+0x1a8>)
     230:	4b3c      	ldr	r3, [pc, #240]	; (324 <ssd1306_init+0x1c4>)
     232:	4798      	blx	r3
     234:	0083      	lsls	r3, r0, #2
     236:	1818      	adds	r0, r3, r0
     238:	0040      	lsls	r0, r0, #1
		port_base->OUTCLR.reg = pin_mask;
     23a:	2280      	movs	r2, #128	; 0x80
     23c:	0412      	lsls	r2, r2, #16
     23e:	4b2d      	ldr	r3, [pc, #180]	; (2f4 <ssd1306_init+0x194>)
     240:	615a      	str	r2, [r3, #20]
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     242:	2800      	cmp	r0, #0
     244:	d04a      	beq.n	2dc <ssd1306_init+0x17c>
		SysTick->LOAD = n;
     246:	4b38      	ldr	r3, [pc, #224]	; (328 <ssd1306_init+0x1c8>)
     248:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     24a:	2200      	movs	r2, #0
     24c:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     24e:	0019      	movs	r1, r3
     250:	2280      	movs	r2, #128	; 0x80
     252:	0252      	lsls	r2, r2, #9
     254:	680b      	ldr	r3, [r1, #0]
     256:	4213      	tst	r3, r2
     258:	d0fc      	beq.n	254 <ssd1306_init+0xf4>
		port_base->OUTSET.reg = pin_mask;
     25a:	2280      	movs	r2, #128	; 0x80
     25c:	0412      	lsls	r2, r2, #16
     25e:	4b25      	ldr	r3, [pc, #148]	; (2f4 <ssd1306_init+0x194>)
     260:	619a      	str	r2, [r3, #24]
		SysTick->LOAD = n;
     262:	4b31      	ldr	r3, [pc, #196]	; (328 <ssd1306_init+0x1c8>)
     264:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     266:	2200      	movs	r2, #0
     268:	609a      	str	r2, [r3, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     26a:	0019      	movs	r1, r3
     26c:	2280      	movs	r2, #128	; 0x80
     26e:	0252      	lsls	r2, r2, #9
     270:	680b      	ldr	r3, [r1, #0]
     272:	4213      	tst	r3, r2
     274:	d0fc      	beq.n	270 <ssd1306_init+0x110>
     276:	2280      	movs	r2, #128	; 0x80
     278:	0412      	lsls	r2, r2, #16
     27a:	4b1e      	ldr	r3, [pc, #120]	; (2f4 <ssd1306_init+0x194>)
     27c:	619a      	str	r2, [r3, #24]
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
     27e:	20a8      	movs	r0, #168	; 0xa8
     280:	4c2a      	ldr	r4, [pc, #168]	; (32c <ssd1306_init+0x1cc>)
     282:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
     284:	201f      	movs	r0, #31
     286:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
     288:	20d3      	movs	r0, #211	; 0xd3
     28a:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     28c:	2000      	movs	r0, #0
     28e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
     290:	2040      	movs	r0, #64	; 0x40
     292:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
     294:	20a1      	movs	r0, #161	; 0xa1
     296:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
     298:	20c8      	movs	r0, #200	; 0xc8
     29a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
     29c:	20da      	movs	r0, #218	; 0xda
     29e:	47a0      	blx	r4
	ssd1306_write_command(0x02);
     2a0:	2002      	movs	r0, #2
     2a2:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
     2a4:	2081      	movs	r0, #129	; 0x81
     2a6:	47a0      	blx	r4
	ssd1306_write_command(contrast);
     2a8:	208f      	movs	r0, #143	; 0x8f
     2aa:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
     2ac:	20a4      	movs	r0, #164	; 0xa4
     2ae:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
     2b0:	20a6      	movs	r0, #166	; 0xa6
     2b2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
     2b4:	20d5      	movs	r0, #213	; 0xd5
     2b6:	47a0      	blx	r4
	ssd1306_write_command(0x80);
     2b8:	2080      	movs	r0, #128	; 0x80
     2ba:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
     2bc:	208d      	movs	r0, #141	; 0x8d
     2be:	47a0      	blx	r4
	ssd1306_write_command(0x14);
     2c0:	2014      	movs	r0, #20
     2c2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
     2c4:	20db      	movs	r0, #219	; 0xdb
     2c6:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
     2c8:	2040      	movs	r0, #64	; 0x40
     2ca:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
     2cc:	20d9      	movs	r0, #217	; 0xd9
     2ce:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
     2d0:	20f1      	movs	r0, #241	; 0xf1
     2d2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
     2d4:	20af      	movs	r0, #175	; 0xaf
     2d6:	47a0      	blx	r4
}
     2d8:	b011      	add	sp, #68	; 0x44
     2da:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2dc:	2280      	movs	r2, #128	; 0x80
     2de:	0412      	lsls	r2, r2, #16
     2e0:	4b04      	ldr	r3, [pc, #16]	; (2f4 <ssd1306_init+0x194>)
     2e2:	619a      	str	r2, [r3, #24]
     2e4:	e7c7      	b.n	276 <ssd1306_init+0x116>
     2e6:	46c0      	nop			; (mov r8, r8)
     2e8:	0000037d 	.word	0x0000037d
     2ec:	2000053c 	.word	0x2000053c
     2f0:	0000079d 	.word	0x0000079d
     2f4:	41004400 	.word	0x41004400
     2f8:	0000249d 	.word	0x0000249d
     2fc:	00220003 	.word	0x00220003
     300:	00360003 	.word	0x00360003
     304:	00370003 	.word	0x00370003
     308:	000f4240 	.word	0x000f4240
     30c:	20000500 	.word	0x20000500
     310:	42001c00 	.word	0x42001c00
     314:	00000c05 	.word	0x00000c05
     318:	00000b75 	.word	0x00000b75
     31c:	e000e100 	.word	0xe000e100
     320:	00001a7d 	.word	0x00001a7d
     324:	000022e9 	.word	0x000022e9
     328:	e000e010 	.word	0xe000e010
     32c:	00000115 	.word	0x00000115

00000330 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
     330:	b5f0      	push	{r4, r5, r6, r7, lr}
     332:	b083      	sub	sp, #12
     334:	466b      	mov	r3, sp
     336:	1ddf      	adds	r7, r3, #7
     338:	71d8      	strb	r0, [r3, #7]
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     33a:	4e0b      	ldr	r6, [pc, #44]	; (368 <ssd1306_write_data+0x38>)
     33c:	4c0b      	ldr	r4, [pc, #44]	; (36c <ssd1306_write_data+0x3c>)
     33e:	2201      	movs	r2, #1
     340:	0031      	movs	r1, r6
     342:	0020      	movs	r0, r4
     344:	4d0a      	ldr	r5, [pc, #40]	; (370 <ssd1306_write_data+0x40>)
     346:	47a8      	blx	r5
     348:	2280      	movs	r2, #128	; 0x80
     34a:	0192      	lsls	r2, r2, #6
     34c:	4b09      	ldr	r3, [pc, #36]	; (374 <ssd1306_write_data+0x44>)
     34e:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(SSD1306_DC_PIN, true);
	spi_write_buffer_wait(&ssd1306_master, &data, 1);
     350:	2201      	movs	r2, #1
     352:	0039      	movs	r1, r7
     354:	0020      	movs	r0, r4
     356:	4b08      	ldr	r3, [pc, #32]	; (378 <ssd1306_write_data+0x48>)
     358:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     35a:	2200      	movs	r2, #0
     35c:	0031      	movs	r1, r6
     35e:	0020      	movs	r0, r4
     360:	47a8      	blx	r5
}
     362:	b003      	add	sp, #12
     364:	bdf0      	pop	{r4, r5, r6, r7, pc}
     366:	46c0      	nop			; (mov r8, r8)
     368:	2000053c 	.word	0x2000053c
     36c:	20000500 	.word	0x20000500
     370:	00000ddd 	.word	0x00000ddd
     374:	41004400 	.word	0x41004400
     378:	00000ed1 	.word	0x00000ed1

0000037c <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     37c:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     37e:	2000      	movs	r0, #0
     380:	4b08      	ldr	r3, [pc, #32]	; (3a4 <delay_init+0x28>)
     382:	4798      	blx	r3
     384:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     386:	4c08      	ldr	r4, [pc, #32]	; (3a8 <delay_init+0x2c>)
     388:	21fa      	movs	r1, #250	; 0xfa
     38a:	0089      	lsls	r1, r1, #2
     38c:	47a0      	blx	r4
     38e:	4b07      	ldr	r3, [pc, #28]	; (3ac <delay_init+0x30>)
     390:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     392:	4907      	ldr	r1, [pc, #28]	; (3b0 <delay_init+0x34>)
     394:	0028      	movs	r0, r5
     396:	47a0      	blx	r4
     398:	4b06      	ldr	r3, [pc, #24]	; (3b4 <delay_init+0x38>)
     39a:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     39c:	2205      	movs	r2, #5
     39e:	4b06      	ldr	r3, [pc, #24]	; (3b8 <delay_init+0x3c>)
     3a0:	601a      	str	r2, [r3, #0]
}
     3a2:	bd70      	pop	{r4, r5, r6, pc}
     3a4:	00001a7d 	.word	0x00001a7d
     3a8:	000022e9 	.word	0x000022e9
     3ac:	20000000 	.word	0x20000000
     3b0:	000f4240 	.word	0x000f4240
     3b4:	20000004 	.word	0x20000004
     3b8:	e000e010 	.word	0xe000e010

000003bc <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     3bc:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     3be:	4b08      	ldr	r3, [pc, #32]	; (3e0 <delay_cycles_ms+0x24>)
     3c0:	681c      	ldr	r4, [r3, #0]
		SysTick->LOAD = n;
     3c2:	4a08      	ldr	r2, [pc, #32]	; (3e4 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     3c4:	2500      	movs	r5, #0
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     3c6:	2180      	movs	r1, #128	; 0x80
     3c8:	0249      	lsls	r1, r1, #9
	while (n--) {
     3ca:	3801      	subs	r0, #1
     3cc:	d307      	bcc.n	3de <delay_cycles_ms+0x22>
	if (n > 0) {
     3ce:	2c00      	cmp	r4, #0
     3d0:	d0fb      	beq.n	3ca <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     3d2:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     3d4:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     3d6:	6813      	ldr	r3, [r2, #0]
     3d8:	420b      	tst	r3, r1
     3da:	d0fc      	beq.n	3d6 <delay_cycles_ms+0x1a>
     3dc:	e7f5      	b.n	3ca <delay_cycles_ms+0xe>
	}
}
     3de:	bd30      	pop	{r4, r5, pc}
     3e0:	20000000 	.word	0x20000000
     3e4:	e000e010 	.word	0xe000e010

000003e8 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
     3e8:	4b01      	ldr	r3, [pc, #4]	; (3f0 <gfx_mono_set_framebuffer+0x8>)
     3ea:	6018      	str	r0, [r3, #0]
}
     3ec:	4770      	bx	lr
     3ee:	46c0      	nop			; (mov r8, r8)
     3f0:	20000038 	.word	0x20000038

000003f4 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
     3f4:	4b02      	ldr	r3, [pc, #8]	; (400 <gfx_mono_framebuffer_put_byte+0xc>)
     3f6:	681b      	ldr	r3, [r3, #0]
     3f8:	01c0      	lsls	r0, r0, #7
     3fa:	1818      	adds	r0, r3, r0
     3fc:	5442      	strb	r2, [r0, r1]
}
     3fe:	4770      	bx	lr
     400:	20000038 	.word	0x20000038

00000404 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
     404:	4b02      	ldr	r3, [pc, #8]	; (410 <gfx_mono_framebuffer_get_byte+0xc>)
     406:	681b      	ldr	r3, [r3, #0]
     408:	01c0      	lsls	r0, r0, #7
     40a:	1818      	adds	r0, r3, r0
     40c:	5c40      	ldrb	r0, [r0, r1]
}
     40e:	4770      	bx	lr
     410:	20000038 	.word	0x20000038

00000414 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
     414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     416:	46ce      	mov	lr, r9
     418:	4647      	mov	r7, r8
     41a:	b580      	push	{r7, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
     41c:	1884      	adds	r4, r0, r2
     41e:	2c80      	cmp	r4, #128	; 0x80
     420:	dd03      	ble.n	42a <gfx_mono_generic_draw_horizontal_line+0x16>
		length = GFX_MONO_LCD_WIDTH - x;
     422:	2280      	movs	r2, #128	; 0x80
     424:	4252      	negs	r2, r2
     426:	1a12      	subs	r2, r2, r0
     428:	b2d2      	uxtb	r2, r2
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
     42a:	2a00      	cmp	r2, #0
     42c:	d037      	beq.n	49e <gfx_mono_generic_draw_horizontal_line+0x8a>
	page = y / 8;
     42e:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
     430:	00ec      	lsls	r4, r5, #3
     432:	1b09      	subs	r1, r1, r4
     434:	2701      	movs	r7, #1
     436:	408f      	lsls	r7, r1
     438:	0039      	movs	r1, r7
     43a:	b2ff      	uxtb	r7, r7
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     43c:	2b01      	cmp	r3, #1
     43e:	d019      	beq.n	474 <gfx_mono_generic_draw_horizontal_line+0x60>
     440:	2b00      	cmp	r3, #0
     442:	d030      	beq.n	4a6 <gfx_mono_generic_draw_horizontal_line+0x92>
     444:	2b02      	cmp	r3, #2
     446:	d12a      	bne.n	49e <gfx_mono_generic_draw_horizontal_line+0x8a>
     448:	3801      	subs	r0, #1
     44a:	b2c6      	uxtb	r6, r0
     44c:	1992      	adds	r2, r2, r6
     44e:	b2d4      	uxtb	r4, r2
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     450:	4b20      	ldr	r3, [pc, #128]	; (4d4 <gfx_mono_generic_draw_horizontal_line+0xc0>)
     452:	4699      	mov	r9, r3
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
     454:	4b20      	ldr	r3, [pc, #128]	; (4d8 <gfx_mono_generic_draw_horizontal_line+0xc4>)
     456:	4698      	mov	r8, r3
			temp = gfx_mono_get_byte(page, x + length);
     458:	0021      	movs	r1, r4
     45a:	0028      	movs	r0, r5
     45c:	47c8      	blx	r9
			temp ^= pixelmask;
     45e:	4078      	eors	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
     460:	b2c2      	uxtb	r2, r0
     462:	2300      	movs	r3, #0
     464:	0021      	movs	r1, r4
     466:	0028      	movs	r0, r5
     468:	47c0      	blx	r8
     46a:	3c01      	subs	r4, #1
     46c:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
     46e:	42b4      	cmp	r4, r6
     470:	d1f2      	bne.n	458 <gfx_mono_generic_draw_horizontal_line+0x44>
     472:	e014      	b.n	49e <gfx_mono_generic_draw_horizontal_line+0x8a>
     474:	3801      	subs	r0, #1
     476:	b2c6      	uxtb	r6, r0
     478:	1992      	adds	r2, r2, r6
     47a:	b2d4      	uxtb	r4, r2
			temp = gfx_mono_get_byte(page, x + length);
     47c:	4b15      	ldr	r3, [pc, #84]	; (4d4 <gfx_mono_generic_draw_horizontal_line+0xc0>)
     47e:	4699      	mov	r9, r3
			gfx_mono_put_byte(page, x + length, temp);
     480:	4b15      	ldr	r3, [pc, #84]	; (4d8 <gfx_mono_generic_draw_horizontal_line+0xc4>)
     482:	4698      	mov	r8, r3
			temp = gfx_mono_get_byte(page, x + length);
     484:	0021      	movs	r1, r4
     486:	0028      	movs	r0, r5
     488:	47c8      	blx	r9
			temp |= pixelmask;
     48a:	4338      	orrs	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
     48c:	b2c2      	uxtb	r2, r0
     48e:	2300      	movs	r3, #0
     490:	0021      	movs	r1, r4
     492:	0028      	movs	r0, r5
     494:	47c0      	blx	r8
     496:	3c01      	subs	r4, #1
     498:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
     49a:	42b4      	cmp	r4, r6
     49c:	d1f2      	bne.n	484 <gfx_mono_generic_draw_horizontal_line+0x70>
		break;

	default:
		break;
	}
}
     49e:	bc0c      	pop	{r2, r3}
     4a0:	4690      	mov	r8, r2
     4a2:	4699      	mov	r9, r3
     4a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     4a6:	3801      	subs	r0, #1
     4a8:	b2c6      	uxtb	r6, r0
     4aa:	1992      	adds	r2, r2, r6
     4ac:	b2d4      	uxtb	r4, r2
			temp = gfx_mono_get_byte(page, x + length);
     4ae:	4b09      	ldr	r3, [pc, #36]	; (4d4 <gfx_mono_generic_draw_horizontal_line+0xc0>)
     4b0:	4699      	mov	r9, r3
			temp &= ~pixelmask;
     4b2:	43cf      	mvns	r7, r1
			gfx_mono_put_byte(page, x + length, temp);
     4b4:	4b08      	ldr	r3, [pc, #32]	; (4d8 <gfx_mono_generic_draw_horizontal_line+0xc4>)
     4b6:	4698      	mov	r8, r3
			temp = gfx_mono_get_byte(page, x + length);
     4b8:	0021      	movs	r1, r4
     4ba:	0028      	movs	r0, r5
     4bc:	47c8      	blx	r9
			temp &= ~pixelmask;
     4be:	4038      	ands	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
     4c0:	b2c2      	uxtb	r2, r0
     4c2:	2300      	movs	r3, #0
     4c4:	0021      	movs	r1, r4
     4c6:	0028      	movs	r0, r5
     4c8:	47c0      	blx	r8
     4ca:	3c01      	subs	r4, #1
     4cc:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
     4ce:	42b4      	cmp	r4, r6
     4d0:	d1f2      	bne.n	4b8 <gfx_mono_generic_draw_horizontal_line+0xa4>
     4d2:	e7e4      	b.n	49e <gfx_mono_generic_draw_horizontal_line+0x8a>
     4d4:	000006e9 	.word	0x000006e9
     4d8:	000005e1 	.word	0x000005e1

000004dc <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
     4dc:	b5f0      	push	{r4, r5, r6, r7, lr}
     4de:	b083      	sub	sp, #12
     4e0:	9000      	str	r0, [sp, #0]
     4e2:	9201      	str	r2, [sp, #4]
     4e4:	aa08      	add	r2, sp, #32
     4e6:	7817      	ldrb	r7, [r2, #0]
	if (height == 0) {
     4e8:	2b00      	cmp	r3, #0
     4ea:	d00d      	beq.n	508 <gfx_mono_generic_draw_filled_rect+0x2c>
     4ec:	3901      	subs	r1, #1
     4ee:	b2ce      	uxtb	r6, r1
     4f0:	199b      	adds	r3, r3, r6
     4f2:	b2dc      	uxtb	r4, r3
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
     4f4:	4d05      	ldr	r5, [pc, #20]	; (50c <gfx_mono_generic_draw_filled_rect+0x30>)
     4f6:	003b      	movs	r3, r7
     4f8:	9a01      	ldr	r2, [sp, #4]
     4fa:	0021      	movs	r1, r4
     4fc:	9800      	ldr	r0, [sp, #0]
     4fe:	47a8      	blx	r5
     500:	3c01      	subs	r4, #1
     502:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
     504:	42b4      	cmp	r4, r6
     506:	d1f6      	bne.n	4f6 <gfx_mono_generic_draw_filled_rect+0x1a>
	}
}
     508:	b003      	add	sp, #12
     50a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     50c:	00000415 	.word	0x00000415

00000510 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
     510:	b5f0      	push	{r4, r5, r6, r7, lr}
     512:	46de      	mov	lr, fp
     514:	4657      	mov	r7, sl
     516:	464e      	mov	r6, r9
     518:	4645      	mov	r5, r8
     51a:	b5e0      	push	{r5, r6, r7, lr}
     51c:	b085      	sub	sp, #20
     51e:	0004      	movs	r4, r0
     520:	4688      	mov	r8, r1
     522:	0015      	movs	r5, r2
     524:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
     526:	7a5b      	ldrb	r3, [r3, #9]
     528:	465a      	mov	r2, fp
     52a:	7a12      	ldrb	r2, [r2, #8]
     52c:	2100      	movs	r1, #0
     52e:	9100      	str	r1, [sp, #0]
     530:	0029      	movs	r1, r5
     532:	4640      	mov	r0, r8
     534:	4e28      	ldr	r6, [pc, #160]	; (5d8 <gfx_mono_draw_char+0xc8>)
     536:	47b0      	blx	r6
			GFX_PIXEL_CLR);

	switch (font->type) {
     538:	465b      	mov	r3, fp
     53a:	781b      	ldrb	r3, [r3, #0]
     53c:	2b00      	cmp	r3, #0
     53e:	d006      	beq.n	54e <gfx_mono_draw_char+0x3e>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
     540:	b005      	add	sp, #20
     542:	bc3c      	pop	{r2, r3, r4, r5}
     544:	4690      	mov	r8, r2
     546:	4699      	mov	r9, r3
     548:	46a2      	mov	sl, r4
     54a:	46ab      	mov	fp, r5
     54c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
     54e:	465b      	mov	r3, fp
     550:	7a1a      	ldrb	r2, [r3, #8]
     552:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
     554:	0752      	lsls	r2, r2, #29
     556:	d000      	beq.n	55a <gfx_mono_draw_char+0x4a>
		char_row_size++;
     558:	3301      	adds	r3, #1
	glyph_data_offset = char_row_size * font->height *
     55a:	465a      	mov	r2, fp
     55c:	7a52      	ldrb	r2, [r2, #9]
     55e:	4692      	mov	sl, r2
			((uint8_t)ch - font->first_char);
     560:	465a      	mov	r2, fp
     562:	7a97      	ldrb	r7, [r2, #10]
     564:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
     566:	4652      	mov	r2, sl
     568:	4357      	muls	r7, r2
     56a:	435f      	muls	r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
     56c:	b2bf      	uxth	r7, r7
     56e:	465b      	mov	r3, fp
     570:	685b      	ldr	r3, [r3, #4]
     572:	469c      	mov	ip, r3
     574:	4467      	add	r7, ip
	gfx_coord_t inc_y = y;
     576:	9502      	str	r5, [sp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
     578:	4643      	mov	r3, r8
     57a:	9303      	str	r3, [sp, #12]
     57c:	e020      	b.n	5c0 <gfx_mono_draw_char+0xb0>
			if ((glyph_byte & 0x80)) {
     57e:	b26b      	sxtb	r3, r5
     580:	2b00      	cmp	r3, #0
     582:	db0d      	blt.n	5a0 <gfx_mono_draw_char+0x90>
			inc_x += 1;
     584:	3401      	adds	r4, #1
     586:	b2e4      	uxtb	r4, r4
			glyph_byte <<= 1;
     588:	006d      	lsls	r5, r5, #1
     58a:	b2ed      	uxtb	r5, r5
		for (i = 0; i < pixelsToDraw; i++) {
     58c:	42a6      	cmp	r6, r4
     58e:	d00d      	beq.n	5ac <gfx_mono_draw_char+0x9c>
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
     590:	4643      	mov	r3, r8
     592:	1ae3      	subs	r3, r4, r3
     594:	464a      	mov	r2, r9
     596:	421a      	tst	r2, r3
     598:	d1f1      	bne.n	57e <gfx_mono_draw_char+0x6e>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
     59a:	783d      	ldrb	r5, [r7, #0]
				glyph_data++;
     59c:	3701      	adds	r7, #1
     59e:	e7ee      	b.n	57e <gfx_mono_draw_char+0x6e>
				gfx_mono_draw_pixel(inc_x, inc_y,
     5a0:	2201      	movs	r2, #1
     5a2:	9902      	ldr	r1, [sp, #8]
     5a4:	0020      	movs	r0, r4
     5a6:	4b0d      	ldr	r3, [pc, #52]	; (5dc <gfx_mono_draw_char+0xcc>)
     5a8:	4798      	blx	r3
     5aa:	e7eb      	b.n	584 <gfx_mono_draw_char+0x74>
		inc_y += 1;
     5ac:	9b02      	ldr	r3, [sp, #8]
     5ae:	3301      	adds	r3, #1
     5b0:	b2db      	uxtb	r3, r3
     5b2:	9302      	str	r3, [sp, #8]
		rows_left--;
     5b4:	4653      	mov	r3, sl
     5b6:	3b01      	subs	r3, #1
     5b8:	b2db      	uxtb	r3, r3
     5ba:	469a      	mov	sl, r3
	} while (rows_left > 0);
     5bc:	2b00      	cmp	r3, #0
     5be:	d0bf      	beq.n	540 <gfx_mono_draw_char+0x30>
		uint8_t pixelsToDraw = font->width;
     5c0:	465b      	mov	r3, fp
     5c2:	7a1e      	ldrb	r6, [r3, #8]
		for (i = 0; i < pixelsToDraw; i++) {
     5c4:	2e00      	cmp	r6, #0
     5c6:	d0f1      	beq.n	5ac <gfx_mono_draw_char+0x9c>
     5c8:	4446      	add	r6, r8
     5ca:	b2f6      	uxtb	r6, r6
     5cc:	9c03      	ldr	r4, [sp, #12]
     5ce:	2500      	movs	r5, #0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
     5d0:	2307      	movs	r3, #7
     5d2:	4699      	mov	r9, r3
     5d4:	e7dc      	b.n	590 <gfx_mono_draw_char+0x80>
     5d6:	46c0      	nop			; (mov r8, r8)
     5d8:	000004dd 	.word	0x000004dd
     5dc:	00000681 	.word	0x00000681

000005e0 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
     5e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     5e2:	0004      	movs	r4, r0
     5e4:	000f      	movs	r7, r1
     5e6:	0015      	movs	r5, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
     5e8:	2b00      	cmp	r3, #0
     5ea:	d103      	bne.n	5f4 <gfx_mono_ssd1306_put_byte+0x14>
     5ec:	4b0d      	ldr	r3, [pc, #52]	; (624 <gfx_mono_ssd1306_put_byte+0x44>)
     5ee:	4798      	blx	r3
     5f0:	42a8      	cmp	r0, r5
     5f2:	d015      	beq.n	620 <gfx_mono_ssd1306_put_byte+0x40>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
     5f4:	002a      	movs	r2, r5
     5f6:	0039      	movs	r1, r7
     5f8:	0020      	movs	r0, r4
     5fa:	4b0b      	ldr	r3, [pc, #44]	; (628 <gfx_mono_ssd1306_put_byte+0x48>)
     5fc:	4798      	blx	r3
	address &= 0x0F;
     5fe:	260f      	movs	r6, #15
     600:	4034      	ands	r4, r6
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
     602:	20b0      	movs	r0, #176	; 0xb0
     604:	4320      	orrs	r0, r4
     606:	4c09      	ldr	r4, [pc, #36]	; (62c <gfx_mono_ssd1306_put_byte+0x4c>)
     608:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
     60a:	0678      	lsls	r0, r7, #25
     60c:	0f40      	lsrs	r0, r0, #29
     60e:	2310      	movs	r3, #16
     610:	4318      	orrs	r0, r3
     612:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
     614:	0030      	movs	r0, r6
     616:	4038      	ands	r0, r7
     618:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
     61a:	0028      	movs	r0, r5
     61c:	4b04      	ldr	r3, [pc, #16]	; (630 <gfx_mono_ssd1306_put_byte+0x50>)
     61e:	4798      	blx	r3
}
     620:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     622:	46c0      	nop			; (mov r8, r8)
     624:	00000405 	.word	0x00000405
     628:	000003f5 	.word	0x000003f5
     62c:	00000115 	.word	0x00000115
     630:	00000331 	.word	0x00000331

00000634 <gfx_mono_ssd1306_init>:
{
     634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	gfx_mono_set_framebuffer(framebuffer);
     636:	480d      	ldr	r0, [pc, #52]	; (66c <gfx_mono_ssd1306_init+0x38>)
     638:	4b0d      	ldr	r3, [pc, #52]	; (670 <gfx_mono_ssd1306_init+0x3c>)
     63a:	4798      	blx	r3
	ssd1306_init();
     63c:	4b0d      	ldr	r3, [pc, #52]	; (674 <gfx_mono_ssd1306_init+0x40>)
     63e:	4798      	blx	r3
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
     640:	2040      	movs	r0, #64	; 0x40
     642:	4b0d      	ldr	r3, [pc, #52]	; (678 <gfx_mono_ssd1306_init+0x44>)
     644:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
     646:	2500      	movs	r5, #0
{
     648:	2600      	movs	r6, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
     64a:	4f0c      	ldr	r7, [pc, #48]	; (67c <gfx_mono_ssd1306_init+0x48>)
{
     64c:	0034      	movs	r4, r6
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
     64e:	2301      	movs	r3, #1
     650:	0032      	movs	r2, r6
     652:	0021      	movs	r1, r4
     654:	0028      	movs	r0, r5
     656:	47b8      	blx	r7
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
     658:	3401      	adds	r4, #1
     65a:	b2e4      	uxtb	r4, r4
     65c:	2c80      	cmp	r4, #128	; 0x80
     65e:	d1f6      	bne.n	64e <gfx_mono_ssd1306_init+0x1a>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
     660:	3501      	adds	r5, #1
     662:	b2ed      	uxtb	r5, r5
     664:	2d08      	cmp	r5, #8
     666:	d1f1      	bne.n	64c <gfx_mono_ssd1306_init+0x18>
}
     668:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     66a:	46c0      	nop			; (mov r8, r8)
     66c:	2000003c 	.word	0x2000003c
     670:	000003e9 	.word	0x000003e9
     674:	00000161 	.word	0x00000161
     678:	00000115 	.word	0x00000115
     67c:	000005e1 	.word	0x000005e1

00000680 <gfx_mono_ssd1306_draw_pixel>:
{
     680:	b5f0      	push	{r4, r5, r6, r7, lr}
     682:	46c6      	mov	lr, r8
     684:	b500      	push	{lr}
     686:	0004      	movs	r4, r0
     688:	0015      	movs	r5, r2
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
     68a:	b243      	sxtb	r3, r0
     68c:	2b00      	cmp	r3, #0
     68e:	db01      	blt.n	694 <gfx_mono_ssd1306_draw_pixel+0x14>
     690:	293f      	cmp	r1, #63	; 0x3f
     692:	d902      	bls.n	69a <gfx_mono_ssd1306_draw_pixel+0x1a>
}
     694:	bc04      	pop	{r2}
     696:	4690      	mov	r8, r2
     698:	bdf0      	pop	{r4, r5, r6, r7, pc}
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
     69a:	08cf      	lsrs	r7, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
     69c:	00fb      	lsls	r3, r7, #3
     69e:	1ac9      	subs	r1, r1, r3
     6a0:	2601      	movs	r6, #1
     6a2:	408e      	lsls	r6, r1
     6a4:	b2f3      	uxtb	r3, r6
     6a6:	4698      	mov	r8, r3
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
     6a8:	0001      	movs	r1, r0
     6aa:	0038      	movs	r0, r7
     6ac:	4b0c      	ldr	r3, [pc, #48]	; (6e0 <gfx_mono_ssd1306_draw_pixel+0x60>)
     6ae:	4798      	blx	r3
     6b0:	0002      	movs	r2, r0
	switch (color) {
     6b2:	2d01      	cmp	r5, #1
     6b4:	d009      	beq.n	6ca <gfx_mono_ssd1306_draw_pixel+0x4a>
     6b6:	2d00      	cmp	r5, #0
     6b8:	d00b      	beq.n	6d2 <gfx_mono_ssd1306_draw_pixel+0x52>
     6ba:	2d02      	cmp	r5, #2
     6bc:	d00c      	beq.n	6d8 <gfx_mono_ssd1306_draw_pixel+0x58>
	gfx_mono_put_byte(page, x, pixel_value);
     6be:	2300      	movs	r3, #0
     6c0:	0021      	movs	r1, r4
     6c2:	0038      	movs	r0, r7
     6c4:	4c07      	ldr	r4, [pc, #28]	; (6e4 <gfx_mono_ssd1306_draw_pixel+0x64>)
     6c6:	47a0      	blx	r4
     6c8:	e7e4      	b.n	694 <gfx_mono_ssd1306_draw_pixel+0x14>
		pixel_value |= pixel_mask;
     6ca:	4643      	mov	r3, r8
     6cc:	4303      	orrs	r3, r0
     6ce:	b2da      	uxtb	r2, r3
		break;
     6d0:	e7f5      	b.n	6be <gfx_mono_ssd1306_draw_pixel+0x3e>
		pixel_value &= ~pixel_mask;
     6d2:	43b0      	bics	r0, r6
     6d4:	b2c2      	uxtb	r2, r0
		break;
     6d6:	e7f2      	b.n	6be <gfx_mono_ssd1306_draw_pixel+0x3e>
		pixel_value ^= pixel_mask;
     6d8:	4643      	mov	r3, r8
     6da:	4043      	eors	r3, r0
     6dc:	b2da      	uxtb	r2, r3
		break;
     6de:	e7ee      	b.n	6be <gfx_mono_ssd1306_draw_pixel+0x3e>
     6e0:	00000405 	.word	0x00000405
     6e4:	000005e1 	.word	0x000005e1

000006e8 <gfx_mono_ssd1306_get_byte>:
{
     6e8:	b510      	push	{r4, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
     6ea:	4b01      	ldr	r3, [pc, #4]	; (6f0 <gfx_mono_ssd1306_get_byte+0x8>)
     6ec:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
     6ee:	bd10      	pop	{r4, pc}
     6f0:	00000405 	.word	0x00000405

000006f4 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     6f4:	4b0c      	ldr	r3, [pc, #48]	; (728 <cpu_irq_enter_critical+0x34>)
     6f6:	681b      	ldr	r3, [r3, #0]
     6f8:	2b00      	cmp	r3, #0
     6fa:	d106      	bne.n	70a <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     6fc:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     700:	2b00      	cmp	r3, #0
     702:	d007      	beq.n	714 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     704:	2200      	movs	r2, #0
     706:	4b09      	ldr	r3, [pc, #36]	; (72c <cpu_irq_enter_critical+0x38>)
     708:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     70a:	4a07      	ldr	r2, [pc, #28]	; (728 <cpu_irq_enter_critical+0x34>)
     70c:	6813      	ldr	r3, [r2, #0]
     70e:	3301      	adds	r3, #1
     710:	6013      	str	r3, [r2, #0]
}
     712:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     714:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     716:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     71a:	2200      	movs	r2, #0
     71c:	4b04      	ldr	r3, [pc, #16]	; (730 <cpu_irq_enter_critical+0x3c>)
     71e:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     720:	3201      	adds	r2, #1
     722:	4b02      	ldr	r3, [pc, #8]	; (72c <cpu_irq_enter_critical+0x38>)
     724:	701a      	strb	r2, [r3, #0]
     726:	e7f0      	b.n	70a <cpu_irq_enter_critical+0x16>
     728:	2000043c 	.word	0x2000043c
     72c:	20000440 	.word	0x20000440
     730:	20000014 	.word	0x20000014

00000734 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     734:	4b08      	ldr	r3, [pc, #32]	; (758 <cpu_irq_leave_critical+0x24>)
     736:	681a      	ldr	r2, [r3, #0]
     738:	3a01      	subs	r2, #1
     73a:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     73c:	681b      	ldr	r3, [r3, #0]
     73e:	2b00      	cmp	r3, #0
     740:	d109      	bne.n	756 <cpu_irq_leave_critical+0x22>
     742:	4b06      	ldr	r3, [pc, #24]	; (75c <cpu_irq_leave_critical+0x28>)
     744:	781b      	ldrb	r3, [r3, #0]
     746:	2b00      	cmp	r3, #0
     748:	d005      	beq.n	756 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     74a:	2201      	movs	r2, #1
     74c:	4b04      	ldr	r3, [pc, #16]	; (760 <cpu_irq_leave_critical+0x2c>)
     74e:	701a      	strb	r2, [r3, #0]
     750:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     754:	b662      	cpsie	i
	}
}
     756:	4770      	bx	lr
     758:	2000043c 	.word	0x2000043c
     75c:	20000440 	.word	0x20000440
     760:	20000014 	.word	0x20000014

00000764 <system_board_init>:




void system_board_init(void)
{
     764:	b5f0      	push	{r4, r5, r6, r7, lr}
     766:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
     768:	ac01      	add	r4, sp, #4
     76a:	2501      	movs	r5, #1
     76c:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     76e:	2700      	movs	r7, #0
     770:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     772:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     774:	0021      	movs	r1, r4
     776:	2013      	movs	r0, #19
     778:	4e06      	ldr	r6, [pc, #24]	; (794 <system_board_init+0x30>)
     77a:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
     77c:	2280      	movs	r2, #128	; 0x80
     77e:	0312      	lsls	r2, r2, #12
     780:	4b05      	ldr	r3, [pc, #20]	; (798 <system_board_init+0x34>)
     782:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     784:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     786:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     788:	0021      	movs	r1, r4
     78a:	201c      	movs	r0, #28
     78c:	47b0      	blx	r6
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
#endif

}
     78e:	b003      	add	sp, #12
     790:	bdf0      	pop	{r4, r5, r6, r7, pc}
     792:	46c0      	nop			; (mov r8, r8)
     794:	0000079d 	.word	0x0000079d
     798:	41004400 	.word	0x41004400

0000079c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     79c:	b500      	push	{lr}
     79e:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
     7a0:	ab01      	add	r3, sp, #4
     7a2:	2280      	movs	r2, #128	; 0x80
     7a4:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     7a6:	780a      	ldrb	r2, [r1, #0]
     7a8:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     7aa:	784a      	ldrb	r2, [r1, #1]
     7ac:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     7ae:	788a      	ldrb	r2, [r1, #2]
     7b0:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     7b2:	0019      	movs	r1, r3
     7b4:	4b01      	ldr	r3, [pc, #4]	; (7bc <port_pin_set_config+0x20>)
     7b6:	4798      	blx	r3
}
     7b8:	b003      	add	sp, #12
     7ba:	bd00      	pop	{pc}
     7bc:	00001c8d 	.word	0x00001c8d

000007c0 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
     7c0:	b5f0      	push	{r4, r5, r6, r7, lr}
     7c2:	46de      	mov	lr, fp
     7c4:	4657      	mov	r7, sl
     7c6:	464e      	mov	r6, r9
     7c8:	4645      	mov	r5, r8
     7ca:	b5e0      	push	{r5, r6, r7, lr}
     7cc:	b087      	sub	sp, #28
     7ce:	4680      	mov	r8, r0
     7d0:	9104      	str	r1, [sp, #16]
     7d2:	0016      	movs	r6, r2
     7d4:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     7d6:	2200      	movs	r2, #0
     7d8:	2300      	movs	r3, #0
     7da:	2100      	movs	r1, #0
     7dc:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
     7de:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     7e0:	2001      	movs	r0, #1
     7e2:	0021      	movs	r1, r4
     7e4:	9600      	str	r6, [sp, #0]
     7e6:	9701      	str	r7, [sp, #4]
     7e8:	465c      	mov	r4, fp
     7ea:	9403      	str	r4, [sp, #12]
     7ec:	4644      	mov	r4, r8
     7ee:	9405      	str	r4, [sp, #20]
     7f0:	e013      	b.n	81a <long_division+0x5a>
     7f2:	2420      	movs	r4, #32
     7f4:	1a64      	subs	r4, r4, r1
     7f6:	0005      	movs	r5, r0
     7f8:	40e5      	lsrs	r5, r4
     7fa:	46a8      	mov	r8, r5
     7fc:	e014      	b.n	828 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
     7fe:	9c00      	ldr	r4, [sp, #0]
     800:	9d01      	ldr	r5, [sp, #4]
     802:	1b12      	subs	r2, r2, r4
     804:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     806:	465c      	mov	r4, fp
     808:	464d      	mov	r5, r9
     80a:	432c      	orrs	r4, r5
     80c:	46a3      	mov	fp, r4
     80e:	9c03      	ldr	r4, [sp, #12]
     810:	4645      	mov	r5, r8
     812:	432c      	orrs	r4, r5
     814:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
     816:	3901      	subs	r1, #1
     818:	d325      	bcc.n	866 <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
     81a:	2420      	movs	r4, #32
     81c:	4264      	negs	r4, r4
     81e:	190c      	adds	r4, r1, r4
     820:	d4e7      	bmi.n	7f2 <long_division+0x32>
     822:	0005      	movs	r5, r0
     824:	40a5      	lsls	r5, r4
     826:	46a8      	mov	r8, r5
     828:	0004      	movs	r4, r0
     82a:	408c      	lsls	r4, r1
     82c:	46a1      	mov	r9, r4
		r = r << 1;
     82e:	1892      	adds	r2, r2, r2
     830:	415b      	adcs	r3, r3
     832:	0014      	movs	r4, r2
     834:	001d      	movs	r5, r3
		if (n & bit_shift) {
     836:	9e05      	ldr	r6, [sp, #20]
     838:	464f      	mov	r7, r9
     83a:	403e      	ands	r6, r7
     83c:	46b4      	mov	ip, r6
     83e:	9e04      	ldr	r6, [sp, #16]
     840:	4647      	mov	r7, r8
     842:	403e      	ands	r6, r7
     844:	46b2      	mov	sl, r6
     846:	4666      	mov	r6, ip
     848:	4657      	mov	r7, sl
     84a:	433e      	orrs	r6, r7
     84c:	d003      	beq.n	856 <long_division+0x96>
			r |= 0x01;
     84e:	0006      	movs	r6, r0
     850:	4326      	orrs	r6, r4
     852:	0032      	movs	r2, r6
     854:	002b      	movs	r3, r5
		if (r >= d) {
     856:	9c00      	ldr	r4, [sp, #0]
     858:	9d01      	ldr	r5, [sp, #4]
     85a:	429d      	cmp	r5, r3
     85c:	d8db      	bhi.n	816 <long_division+0x56>
     85e:	d1ce      	bne.n	7fe <long_division+0x3e>
     860:	4294      	cmp	r4, r2
     862:	d8d8      	bhi.n	816 <long_division+0x56>
     864:	e7cb      	b.n	7fe <long_division+0x3e>
     866:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
     868:	4658      	mov	r0, fp
     86a:	0019      	movs	r1, r3
     86c:	b007      	add	sp, #28
     86e:	bc3c      	pop	{r2, r3, r4, r5}
     870:	4690      	mov	r8, r2
     872:	4699      	mov	r9, r3
     874:	46a2      	mov	sl, r4
     876:	46ab      	mov	fp, r5
     878:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000087a <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     87a:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     87c:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     87e:	2340      	movs	r3, #64	; 0x40
     880:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
     882:	4281      	cmp	r1, r0
     884:	d202      	bcs.n	88c <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
     886:	0018      	movs	r0, r3
     888:	bd10      	pop	{r4, pc}
		baud_calculated++;
     88a:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
     88c:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     88e:	1c63      	adds	r3, r4, #1
     890:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
     892:	4288      	cmp	r0, r1
     894:	d9f9      	bls.n	88a <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     896:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
     898:	2cff      	cmp	r4, #255	; 0xff
     89a:	d8f4      	bhi.n	886 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
     89c:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     89e:	2300      	movs	r3, #0
     8a0:	e7f1      	b.n	886 <_sercom_get_sync_baud_val+0xc>
	...

000008a4 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     8a4:	b5f0      	push	{r4, r5, r6, r7, lr}
     8a6:	b083      	sub	sp, #12
     8a8:	000f      	movs	r7, r1
     8aa:	0016      	movs	r6, r2
     8ac:	aa08      	add	r2, sp, #32
     8ae:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     8b0:	0004      	movs	r4, r0
     8b2:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     8b4:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
     8b6:	42bc      	cmp	r4, r7
     8b8:	d902      	bls.n	8c0 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
     8ba:	0010      	movs	r0, r2
     8bc:	b003      	add	sp, #12
     8be:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     8c0:	2b00      	cmp	r3, #0
     8c2:	d114      	bne.n	8ee <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     8c4:	0002      	movs	r2, r0
     8c6:	0008      	movs	r0, r1
     8c8:	2100      	movs	r1, #0
     8ca:	4c19      	ldr	r4, [pc, #100]	; (930 <_sercom_get_async_baud_val+0x8c>)
     8cc:	47a0      	blx	r4
     8ce:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
     8d0:	003a      	movs	r2, r7
     8d2:	2300      	movs	r3, #0
     8d4:	2000      	movs	r0, #0
     8d6:	4c17      	ldr	r4, [pc, #92]	; (934 <_sercom_get_async_baud_val+0x90>)
     8d8:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
     8da:	2200      	movs	r2, #0
     8dc:	2301      	movs	r3, #1
     8de:	1a12      	subs	r2, r2, r0
     8e0:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     8e2:	0c12      	lsrs	r2, r2, #16
     8e4:	041b      	lsls	r3, r3, #16
     8e6:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
     8e8:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
     8ea:	2200      	movs	r2, #0
     8ec:	e7e5      	b.n	8ba <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
     8ee:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     8f0:	2b01      	cmp	r3, #1
     8f2:	d1f9      	bne.n	8e8 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
     8f4:	000a      	movs	r2, r1
     8f6:	2300      	movs	r3, #0
     8f8:	2100      	movs	r1, #0
     8fa:	4c0d      	ldr	r4, [pc, #52]	; (930 <_sercom_get_async_baud_val+0x8c>)
     8fc:	47a0      	blx	r4
     8fe:	0002      	movs	r2, r0
     900:	000b      	movs	r3, r1
     902:	9200      	str	r2, [sp, #0]
     904:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
     906:	0038      	movs	r0, r7
     908:	2100      	movs	r1, #0
     90a:	4c0a      	ldr	r4, [pc, #40]	; (934 <_sercom_get_async_baud_val+0x90>)
     90c:	47a0      	blx	r4
     90e:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
     910:	2380      	movs	r3, #128	; 0x80
     912:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     914:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
     916:	4298      	cmp	r0, r3
     918:	d8cf      	bhi.n	8ba <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
     91a:	0f79      	lsrs	r1, r7, #29
     91c:	00f8      	lsls	r0, r7, #3
     91e:	9a00      	ldr	r2, [sp, #0]
     920:	9b01      	ldr	r3, [sp, #4]
     922:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
     924:	00ea      	lsls	r2, r5, #3
     926:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
     928:	b2d2      	uxtb	r2, r2
     92a:	0352      	lsls	r2, r2, #13
     92c:	432a      	orrs	r2, r5
     92e:	e7db      	b.n	8e8 <_sercom_get_async_baud_val+0x44>
     930:	00002401 	.word	0x00002401
     934:	000007c1 	.word	0x000007c1

00000938 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     938:	b510      	push	{r4, lr}
     93a:	b082      	sub	sp, #8
     93c:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     93e:	4b0e      	ldr	r3, [pc, #56]	; (978 <sercom_set_gclk_generator+0x40>)
     940:	781b      	ldrb	r3, [r3, #0]
     942:	2b00      	cmp	r3, #0
     944:	d007      	beq.n	956 <sercom_set_gclk_generator+0x1e>
     946:	2900      	cmp	r1, #0
     948:	d105      	bne.n	956 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     94a:	4b0b      	ldr	r3, [pc, #44]	; (978 <sercom_set_gclk_generator+0x40>)
     94c:	785b      	ldrb	r3, [r3, #1]
     94e:	4283      	cmp	r3, r0
     950:	d010      	beq.n	974 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     952:	201d      	movs	r0, #29
     954:	e00c      	b.n	970 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     956:	a901      	add	r1, sp, #4
     958:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     95a:	2013      	movs	r0, #19
     95c:	4b07      	ldr	r3, [pc, #28]	; (97c <sercom_set_gclk_generator+0x44>)
     95e:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     960:	2013      	movs	r0, #19
     962:	4b07      	ldr	r3, [pc, #28]	; (980 <sercom_set_gclk_generator+0x48>)
     964:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     966:	4b04      	ldr	r3, [pc, #16]	; (978 <sercom_set_gclk_generator+0x40>)
     968:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     96a:	2201      	movs	r2, #1
     96c:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     96e:	2000      	movs	r0, #0
}
     970:	b002      	add	sp, #8
     972:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     974:	2000      	movs	r0, #0
     976:	e7fb      	b.n	970 <sercom_set_gclk_generator+0x38>
     978:	20000444 	.word	0x20000444
     97c:	00001b95 	.word	0x00001b95
     980:	00001b09 	.word	0x00001b09

00000984 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     984:	4b40      	ldr	r3, [pc, #256]	; (a88 <_sercom_get_default_pad+0x104>)
     986:	4298      	cmp	r0, r3
     988:	d031      	beq.n	9ee <_sercom_get_default_pad+0x6a>
     98a:	d90a      	bls.n	9a2 <_sercom_get_default_pad+0x1e>
     98c:	4b3f      	ldr	r3, [pc, #252]	; (a8c <_sercom_get_default_pad+0x108>)
     98e:	4298      	cmp	r0, r3
     990:	d04d      	beq.n	a2e <_sercom_get_default_pad+0xaa>
     992:	4b3f      	ldr	r3, [pc, #252]	; (a90 <_sercom_get_default_pad+0x10c>)
     994:	4298      	cmp	r0, r3
     996:	d05a      	beq.n	a4e <_sercom_get_default_pad+0xca>
     998:	4b3e      	ldr	r3, [pc, #248]	; (a94 <_sercom_get_default_pad+0x110>)
     99a:	4298      	cmp	r0, r3
     99c:	d037      	beq.n	a0e <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     99e:	2000      	movs	r0, #0
}
     9a0:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     9a2:	4b3d      	ldr	r3, [pc, #244]	; (a98 <_sercom_get_default_pad+0x114>)
     9a4:	4298      	cmp	r0, r3
     9a6:	d00c      	beq.n	9c2 <_sercom_get_default_pad+0x3e>
     9a8:	4b3c      	ldr	r3, [pc, #240]	; (a9c <_sercom_get_default_pad+0x118>)
     9aa:	4298      	cmp	r0, r3
     9ac:	d1f7      	bne.n	99e <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     9ae:	2901      	cmp	r1, #1
     9b0:	d017      	beq.n	9e2 <_sercom_get_default_pad+0x5e>
     9b2:	2900      	cmp	r1, #0
     9b4:	d05d      	beq.n	a72 <_sercom_get_default_pad+0xee>
     9b6:	2902      	cmp	r1, #2
     9b8:	d015      	beq.n	9e6 <_sercom_get_default_pad+0x62>
     9ba:	2903      	cmp	r1, #3
     9bc:	d015      	beq.n	9ea <_sercom_get_default_pad+0x66>
	return 0;
     9be:	2000      	movs	r0, #0
     9c0:	e7ee      	b.n	9a0 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     9c2:	2901      	cmp	r1, #1
     9c4:	d007      	beq.n	9d6 <_sercom_get_default_pad+0x52>
     9c6:	2900      	cmp	r1, #0
     9c8:	d051      	beq.n	a6e <_sercom_get_default_pad+0xea>
     9ca:	2902      	cmp	r1, #2
     9cc:	d005      	beq.n	9da <_sercom_get_default_pad+0x56>
     9ce:	2903      	cmp	r1, #3
     9d0:	d005      	beq.n	9de <_sercom_get_default_pad+0x5a>
	return 0;
     9d2:	2000      	movs	r0, #0
     9d4:	e7e4      	b.n	9a0 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     9d6:	4832      	ldr	r0, [pc, #200]	; (aa0 <_sercom_get_default_pad+0x11c>)
     9d8:	e7e2      	b.n	9a0 <_sercom_get_default_pad+0x1c>
     9da:	4832      	ldr	r0, [pc, #200]	; (aa4 <_sercom_get_default_pad+0x120>)
     9dc:	e7e0      	b.n	9a0 <_sercom_get_default_pad+0x1c>
     9de:	4832      	ldr	r0, [pc, #200]	; (aa8 <_sercom_get_default_pad+0x124>)
     9e0:	e7de      	b.n	9a0 <_sercom_get_default_pad+0x1c>
     9e2:	4832      	ldr	r0, [pc, #200]	; (aac <_sercom_get_default_pad+0x128>)
     9e4:	e7dc      	b.n	9a0 <_sercom_get_default_pad+0x1c>
     9e6:	4832      	ldr	r0, [pc, #200]	; (ab0 <_sercom_get_default_pad+0x12c>)
     9e8:	e7da      	b.n	9a0 <_sercom_get_default_pad+0x1c>
     9ea:	4832      	ldr	r0, [pc, #200]	; (ab4 <_sercom_get_default_pad+0x130>)
     9ec:	e7d8      	b.n	9a0 <_sercom_get_default_pad+0x1c>
     9ee:	2901      	cmp	r1, #1
     9f0:	d007      	beq.n	a02 <_sercom_get_default_pad+0x7e>
     9f2:	2900      	cmp	r1, #0
     9f4:	d03f      	beq.n	a76 <_sercom_get_default_pad+0xf2>
     9f6:	2902      	cmp	r1, #2
     9f8:	d005      	beq.n	a06 <_sercom_get_default_pad+0x82>
     9fa:	2903      	cmp	r1, #3
     9fc:	d005      	beq.n	a0a <_sercom_get_default_pad+0x86>
	return 0;
     9fe:	2000      	movs	r0, #0
     a00:	e7ce      	b.n	9a0 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     a02:	482d      	ldr	r0, [pc, #180]	; (ab8 <_sercom_get_default_pad+0x134>)
     a04:	e7cc      	b.n	9a0 <_sercom_get_default_pad+0x1c>
     a06:	482d      	ldr	r0, [pc, #180]	; (abc <_sercom_get_default_pad+0x138>)
     a08:	e7ca      	b.n	9a0 <_sercom_get_default_pad+0x1c>
     a0a:	482d      	ldr	r0, [pc, #180]	; (ac0 <_sercom_get_default_pad+0x13c>)
     a0c:	e7c8      	b.n	9a0 <_sercom_get_default_pad+0x1c>
     a0e:	2901      	cmp	r1, #1
     a10:	d007      	beq.n	a22 <_sercom_get_default_pad+0x9e>
     a12:	2900      	cmp	r1, #0
     a14:	d031      	beq.n	a7a <_sercom_get_default_pad+0xf6>
     a16:	2902      	cmp	r1, #2
     a18:	d005      	beq.n	a26 <_sercom_get_default_pad+0xa2>
     a1a:	2903      	cmp	r1, #3
     a1c:	d005      	beq.n	a2a <_sercom_get_default_pad+0xa6>
	return 0;
     a1e:	2000      	movs	r0, #0
     a20:	e7be      	b.n	9a0 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     a22:	4828      	ldr	r0, [pc, #160]	; (ac4 <_sercom_get_default_pad+0x140>)
     a24:	e7bc      	b.n	9a0 <_sercom_get_default_pad+0x1c>
     a26:	4828      	ldr	r0, [pc, #160]	; (ac8 <_sercom_get_default_pad+0x144>)
     a28:	e7ba      	b.n	9a0 <_sercom_get_default_pad+0x1c>
     a2a:	4828      	ldr	r0, [pc, #160]	; (acc <_sercom_get_default_pad+0x148>)
     a2c:	e7b8      	b.n	9a0 <_sercom_get_default_pad+0x1c>
     a2e:	2901      	cmp	r1, #1
     a30:	d007      	beq.n	a42 <_sercom_get_default_pad+0xbe>
     a32:	2900      	cmp	r1, #0
     a34:	d023      	beq.n	a7e <_sercom_get_default_pad+0xfa>
     a36:	2902      	cmp	r1, #2
     a38:	d005      	beq.n	a46 <_sercom_get_default_pad+0xc2>
     a3a:	2903      	cmp	r1, #3
     a3c:	d005      	beq.n	a4a <_sercom_get_default_pad+0xc6>
	return 0;
     a3e:	2000      	movs	r0, #0
     a40:	e7ae      	b.n	9a0 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     a42:	4823      	ldr	r0, [pc, #140]	; (ad0 <_sercom_get_default_pad+0x14c>)
     a44:	e7ac      	b.n	9a0 <_sercom_get_default_pad+0x1c>
     a46:	4823      	ldr	r0, [pc, #140]	; (ad4 <_sercom_get_default_pad+0x150>)
     a48:	e7aa      	b.n	9a0 <_sercom_get_default_pad+0x1c>
     a4a:	4823      	ldr	r0, [pc, #140]	; (ad8 <_sercom_get_default_pad+0x154>)
     a4c:	e7a8      	b.n	9a0 <_sercom_get_default_pad+0x1c>
     a4e:	2901      	cmp	r1, #1
     a50:	d007      	beq.n	a62 <_sercom_get_default_pad+0xde>
     a52:	2900      	cmp	r1, #0
     a54:	d015      	beq.n	a82 <_sercom_get_default_pad+0xfe>
     a56:	2902      	cmp	r1, #2
     a58:	d005      	beq.n	a66 <_sercom_get_default_pad+0xe2>
     a5a:	2903      	cmp	r1, #3
     a5c:	d005      	beq.n	a6a <_sercom_get_default_pad+0xe6>
	return 0;
     a5e:	2000      	movs	r0, #0
     a60:	e79e      	b.n	9a0 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     a62:	481e      	ldr	r0, [pc, #120]	; (adc <_sercom_get_default_pad+0x158>)
     a64:	e79c      	b.n	9a0 <_sercom_get_default_pad+0x1c>
     a66:	481e      	ldr	r0, [pc, #120]	; (ae0 <_sercom_get_default_pad+0x15c>)
     a68:	e79a      	b.n	9a0 <_sercom_get_default_pad+0x1c>
     a6a:	481e      	ldr	r0, [pc, #120]	; (ae4 <_sercom_get_default_pad+0x160>)
     a6c:	e798      	b.n	9a0 <_sercom_get_default_pad+0x1c>
     a6e:	481e      	ldr	r0, [pc, #120]	; (ae8 <_sercom_get_default_pad+0x164>)
     a70:	e796      	b.n	9a0 <_sercom_get_default_pad+0x1c>
     a72:	2003      	movs	r0, #3
     a74:	e794      	b.n	9a0 <_sercom_get_default_pad+0x1c>
     a76:	481d      	ldr	r0, [pc, #116]	; (aec <_sercom_get_default_pad+0x168>)
     a78:	e792      	b.n	9a0 <_sercom_get_default_pad+0x1c>
     a7a:	481d      	ldr	r0, [pc, #116]	; (af0 <_sercom_get_default_pad+0x16c>)
     a7c:	e790      	b.n	9a0 <_sercom_get_default_pad+0x1c>
     a7e:	481d      	ldr	r0, [pc, #116]	; (af4 <_sercom_get_default_pad+0x170>)
     a80:	e78e      	b.n	9a0 <_sercom_get_default_pad+0x1c>
     a82:	481d      	ldr	r0, [pc, #116]	; (af8 <_sercom_get_default_pad+0x174>)
     a84:	e78c      	b.n	9a0 <_sercom_get_default_pad+0x1c>
     a86:	46c0      	nop			; (mov r8, r8)
     a88:	42001000 	.word	0x42001000
     a8c:	42001800 	.word	0x42001800
     a90:	42001c00 	.word	0x42001c00
     a94:	42001400 	.word	0x42001400
     a98:	42000800 	.word	0x42000800
     a9c:	42000c00 	.word	0x42000c00
     aa0:	00050003 	.word	0x00050003
     aa4:	00060003 	.word	0x00060003
     aa8:	00070003 	.word	0x00070003
     aac:	00010003 	.word	0x00010003
     ab0:	001e0003 	.word	0x001e0003
     ab4:	001f0003 	.word	0x001f0003
     ab8:	000d0002 	.word	0x000d0002
     abc:	000e0002 	.word	0x000e0002
     ac0:	000f0002 	.word	0x000f0002
     ac4:	00110003 	.word	0x00110003
     ac8:	00120003 	.word	0x00120003
     acc:	00130003 	.word	0x00130003
     ad0:	003f0005 	.word	0x003f0005
     ad4:	003e0005 	.word	0x003e0005
     ad8:	00520005 	.word	0x00520005
     adc:	00170003 	.word	0x00170003
     ae0:	00180003 	.word	0x00180003
     ae4:	00190003 	.word	0x00190003
     ae8:	00040003 	.word	0x00040003
     aec:	000c0002 	.word	0x000c0002
     af0:	00100003 	.word	0x00100003
     af4:	00530005 	.word	0x00530005
     af8:	00160003 	.word	0x00160003

00000afc <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     afc:	b530      	push	{r4, r5, lr}
     afe:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     b00:	4b0b      	ldr	r3, [pc, #44]	; (b30 <_sercom_get_sercom_inst_index+0x34>)
     b02:	466a      	mov	r2, sp
     b04:	cb32      	ldmia	r3!, {r1, r4, r5}
     b06:	c232      	stmia	r2!, {r1, r4, r5}
     b08:	cb32      	ldmia	r3!, {r1, r4, r5}
     b0a:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     b0c:	9b00      	ldr	r3, [sp, #0]
     b0e:	4283      	cmp	r3, r0
     b10:	d00b      	beq.n	b2a <_sercom_get_sercom_inst_index+0x2e>
     b12:	2301      	movs	r3, #1
     b14:	009a      	lsls	r2, r3, #2
     b16:	4669      	mov	r1, sp
     b18:	5852      	ldr	r2, [r2, r1]
     b1a:	4282      	cmp	r2, r0
     b1c:	d006      	beq.n	b2c <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     b1e:	3301      	adds	r3, #1
     b20:	2b06      	cmp	r3, #6
     b22:	d1f7      	bne.n	b14 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     b24:	2000      	movs	r0, #0
}
     b26:	b007      	add	sp, #28
     b28:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     b2a:	2300      	movs	r3, #0
			return i;
     b2c:	b2d8      	uxtb	r0, r3
     b2e:	e7fa      	b.n	b26 <_sercom_get_sercom_inst_index+0x2a>
     b30:	00002740 	.word	0x00002740

00000b34 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     b34:	4770      	bx	lr
	...

00000b38 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     b38:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
     b3a:	4b0a      	ldr	r3, [pc, #40]	; (b64 <_sercom_set_handler+0x2c>)
     b3c:	781b      	ldrb	r3, [r3, #0]
     b3e:	2b00      	cmp	r3, #0
     b40:	d10c      	bne.n	b5c <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     b42:	4f09      	ldr	r7, [pc, #36]	; (b68 <_sercom_set_handler+0x30>)
     b44:	4e09      	ldr	r6, [pc, #36]	; (b6c <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
     b46:	4d0a      	ldr	r5, [pc, #40]	; (b70 <_sercom_set_handler+0x38>)
     b48:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     b4a:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
     b4c:	195a      	adds	r2, r3, r5
     b4e:	6014      	str	r4, [r2, #0]
     b50:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     b52:	2b18      	cmp	r3, #24
     b54:	d1f9      	bne.n	b4a <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
     b56:	2201      	movs	r2, #1
     b58:	4b02      	ldr	r3, [pc, #8]	; (b64 <_sercom_set_handler+0x2c>)
     b5a:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
     b5c:	0080      	lsls	r0, r0, #2
     b5e:	4b02      	ldr	r3, [pc, #8]	; (b68 <_sercom_set_handler+0x30>)
     b60:	50c1      	str	r1, [r0, r3]
}
     b62:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b64:	20000446 	.word	0x20000446
     b68:	20000448 	.word	0x20000448
     b6c:	00000b35 	.word	0x00000b35
     b70:	20000540 	.word	0x20000540

00000b74 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
     b74:	b500      	push	{lr}
     b76:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
     b78:	2309      	movs	r3, #9
     b7a:	466a      	mov	r2, sp
     b7c:	7013      	strb	r3, [r2, #0]
     b7e:	3301      	adds	r3, #1
     b80:	7053      	strb	r3, [r2, #1]
     b82:	3301      	adds	r3, #1
     b84:	7093      	strb	r3, [r2, #2]
     b86:	3301      	adds	r3, #1
     b88:	70d3      	strb	r3, [r2, #3]
     b8a:	3301      	adds	r3, #1
     b8c:	7113      	strb	r3, [r2, #4]
     b8e:	3301      	adds	r3, #1
     b90:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
     b92:	4b03      	ldr	r3, [pc, #12]	; (ba0 <_sercom_get_interrupt_vector+0x2c>)
     b94:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
     b96:	466b      	mov	r3, sp
     b98:	5618      	ldrsb	r0, [r3, r0]
}
     b9a:	b003      	add	sp, #12
     b9c:	bd00      	pop	{pc}
     b9e:	46c0      	nop			; (mov r8, r8)
     ba0:	00000afd 	.word	0x00000afd

00000ba4 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     ba4:	b510      	push	{r4, lr}
     ba6:	4b02      	ldr	r3, [pc, #8]	; (bb0 <SERCOM0_Handler+0xc>)
     ba8:	681b      	ldr	r3, [r3, #0]
     baa:	2000      	movs	r0, #0
     bac:	4798      	blx	r3
     bae:	bd10      	pop	{r4, pc}
     bb0:	20000448 	.word	0x20000448

00000bb4 <SERCOM1_Handler>:
     bb4:	b510      	push	{r4, lr}
     bb6:	4b02      	ldr	r3, [pc, #8]	; (bc0 <SERCOM1_Handler+0xc>)
     bb8:	685b      	ldr	r3, [r3, #4]
     bba:	2001      	movs	r0, #1
     bbc:	4798      	blx	r3
     bbe:	bd10      	pop	{r4, pc}
     bc0:	20000448 	.word	0x20000448

00000bc4 <SERCOM2_Handler>:
     bc4:	b510      	push	{r4, lr}
     bc6:	4b02      	ldr	r3, [pc, #8]	; (bd0 <SERCOM2_Handler+0xc>)
     bc8:	689b      	ldr	r3, [r3, #8]
     bca:	2002      	movs	r0, #2
     bcc:	4798      	blx	r3
     bce:	bd10      	pop	{r4, pc}
     bd0:	20000448 	.word	0x20000448

00000bd4 <SERCOM3_Handler>:
     bd4:	b510      	push	{r4, lr}
     bd6:	4b02      	ldr	r3, [pc, #8]	; (be0 <SERCOM3_Handler+0xc>)
     bd8:	68db      	ldr	r3, [r3, #12]
     bda:	2003      	movs	r0, #3
     bdc:	4798      	blx	r3
     bde:	bd10      	pop	{r4, pc}
     be0:	20000448 	.word	0x20000448

00000be4 <SERCOM4_Handler>:
     be4:	b510      	push	{r4, lr}
     be6:	4b02      	ldr	r3, [pc, #8]	; (bf0 <SERCOM4_Handler+0xc>)
     be8:	691b      	ldr	r3, [r3, #16]
     bea:	2004      	movs	r0, #4
     bec:	4798      	blx	r3
     bee:	bd10      	pop	{r4, pc}
     bf0:	20000448 	.word	0x20000448

00000bf4 <SERCOM5_Handler>:
     bf4:	b510      	push	{r4, lr}
     bf6:	4b02      	ldr	r3, [pc, #8]	; (c00 <SERCOM5_Handler+0xc>)
     bf8:	695b      	ldr	r3, [r3, #20]
     bfa:	2005      	movs	r0, #5
     bfc:	4798      	blx	r3
     bfe:	bd10      	pop	{r4, pc}
     c00:	20000448 	.word	0x20000448

00000c04 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
     c04:	b5f0      	push	{r4, r5, r6, r7, lr}
     c06:	b08b      	sub	sp, #44	; 0x2c
     c08:	0005      	movs	r5, r0
     c0a:	000c      	movs	r4, r1
     c0c:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     c0e:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     c10:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
     c12:	201c      	movs	r0, #28
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     c14:	079b      	lsls	r3, r3, #30
     c16:	d501      	bpl.n	c1c <spi_init+0x18>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
     c18:	b00b      	add	sp, #44	; 0x2c
     c1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     c1c:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
     c1e:	3817      	subs	r0, #23
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     c20:	07db      	lsls	r3, r3, #31
     c22:	d4f9      	bmi.n	c18 <spi_init+0x14>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     c24:	0008      	movs	r0, r1
     c26:	4b60      	ldr	r3, [pc, #384]	; (da8 <spi_init+0x1a4>)
     c28:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     c2a:	4a60      	ldr	r2, [pc, #384]	; (dac <spi_init+0x1a8>)
     c2c:	6a11      	ldr	r1, [r2, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     c2e:	1c87      	adds	r7, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     c30:	2301      	movs	r3, #1
     c32:	40bb      	lsls	r3, r7
     c34:	430b      	orrs	r3, r1
     c36:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     c38:	a909      	add	r1, sp, #36	; 0x24
     c3a:	2724      	movs	r7, #36	; 0x24
     c3c:	5df3      	ldrb	r3, [r6, r7]
     c3e:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     c40:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     c42:	b2c3      	uxtb	r3, r0
     c44:	9301      	str	r3, [sp, #4]
     c46:	0018      	movs	r0, r3
     c48:	4b59      	ldr	r3, [pc, #356]	; (db0 <spi_init+0x1ac>)
     c4a:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     c4c:	9801      	ldr	r0, [sp, #4]
     c4e:	4b59      	ldr	r3, [pc, #356]	; (db4 <spi_init+0x1b0>)
     c50:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     c52:	5df0      	ldrb	r0, [r6, r7]
     c54:	2100      	movs	r1, #0
     c56:	4b58      	ldr	r3, [pc, #352]	; (db8 <spi_init+0x1b4>)
     c58:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
     c5a:	7833      	ldrb	r3, [r6, #0]
     c5c:	2b01      	cmp	r3, #1
     c5e:	d038      	beq.n	cd2 <spi_init+0xce>
     c60:	002b      	movs	r3, r5
     c62:	330c      	adds	r3, #12
     c64:	0029      	movs	r1, r5
     c66:	3128      	adds	r1, #40	; 0x28
		module->callback[i]        = NULL;
     c68:	2200      	movs	r2, #0
     c6a:	c304      	stmia	r3!, {r2}
	for (i = 0; i < SPI_CALLBACK_N; i++) {
     c6c:	428b      	cmp	r3, r1
     c6e:	d1fc      	bne.n	c6a <spi_init+0x66>
	module->tx_buffer_ptr              = NULL;
     c70:	2300      	movs	r3, #0
     c72:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
     c74:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
     c76:	2400      	movs	r4, #0
     c78:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
     c7a:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
     c7c:	3336      	adds	r3, #54	; 0x36
     c7e:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
     c80:	3301      	adds	r3, #1
     c82:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
     c84:	3301      	adds	r3, #1
     c86:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
     c88:	3b35      	subs	r3, #53	; 0x35
     c8a:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
     c8c:	712c      	strb	r4, [r5, #4]
	instance_index = _sercom_get_sercom_inst_index(module->hw);
     c8e:	6828      	ldr	r0, [r5, #0]
     c90:	4b45      	ldr	r3, [pc, #276]	; (da8 <spi_init+0x1a4>)
     c92:	4798      	blx	r3
     c94:	0007      	movs	r7, r0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
     c96:	4949      	ldr	r1, [pc, #292]	; (dbc <spi_init+0x1b8>)
     c98:	4b49      	ldr	r3, [pc, #292]	; (dc0 <spi_init+0x1bc>)
     c9a:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     c9c:	00bf      	lsls	r7, r7, #2
     c9e:	4b49      	ldr	r3, [pc, #292]	; (dc4 <spi_init+0x1c0>)
     ca0:	50fd      	str	r5, [r7, r3]
	SercomSpi *const spi_module = &(module->hw->SPI);
     ca2:	682f      	ldr	r7, [r5, #0]
     ca4:	ab04      	add	r3, sp, #16
     ca6:	2280      	movs	r2, #128	; 0x80
     ca8:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     caa:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     cac:	3a7f      	subs	r2, #127	; 0x7f
     cae:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     cb0:	70dc      	strb	r4, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
     cb2:	7833      	ldrb	r3, [r6, #0]
     cb4:	2b00      	cmp	r3, #0
     cb6:	d102      	bne.n	cbe <spi_init+0xba>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     cb8:	2200      	movs	r2, #0
     cba:	ab04      	add	r3, sp, #16
     cbc:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
     cbe:	6ab3      	ldr	r3, [r6, #40]	; 0x28
     cc0:	9305      	str	r3, [sp, #20]
     cc2:	6af3      	ldr	r3, [r6, #44]	; 0x2c
     cc4:	9306      	str	r3, [sp, #24]
     cc6:	6b33      	ldr	r3, [r6, #48]	; 0x30
     cc8:	9307      	str	r3, [sp, #28]
     cca:	6b73      	ldr	r3, [r6, #52]	; 0x34
     ccc:	9308      	str	r3, [sp, #32]
     cce:	2400      	movs	r4, #0
     cd0:	e00b      	b.n	cea <spi_init+0xe6>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
     cd2:	6823      	ldr	r3, [r4, #0]
     cd4:	220c      	movs	r2, #12
     cd6:	4313      	orrs	r3, r2
     cd8:	6023      	str	r3, [r4, #0]
     cda:	e7c1      	b.n	c60 <spi_init+0x5c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     cdc:	0038      	movs	r0, r7
     cde:	4b3a      	ldr	r3, [pc, #232]	; (dc8 <spi_init+0x1c4>)
     ce0:	4798      	blx	r3
     ce2:	e00a      	b.n	cfa <spi_init+0xf6>
     ce4:	3401      	adds	r4, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
     ce6:	2c04      	cmp	r4, #4
     ce8:	d010      	beq.n	d0c <spi_init+0x108>
     cea:	b2e1      	uxtb	r1, r4
		uint32_t current_pinmux = pad_pinmuxes[pad];
     cec:	00a3      	lsls	r3, r4, #2
     cee:	aa02      	add	r2, sp, #8
     cf0:	200c      	movs	r0, #12
     cf2:	1812      	adds	r2, r2, r0
     cf4:	58d0      	ldr	r0, [r2, r3]
		if (current_pinmux == PINMUX_DEFAULT) {
     cf6:	2800      	cmp	r0, #0
     cf8:	d0f0      	beq.n	cdc <spi_init+0xd8>
		if (current_pinmux != PINMUX_UNUSED) {
     cfa:	1c43      	adds	r3, r0, #1
     cfc:	d0f2      	beq.n	ce4 <spi_init+0xe0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     cfe:	a904      	add	r1, sp, #16
     d00:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     d02:	0c00      	lsrs	r0, r0, #16
     d04:	b2c0      	uxtb	r0, r0
     d06:	4b31      	ldr	r3, [pc, #196]	; (dcc <spi_init+0x1c8>)
     d08:	4798      	blx	r3
     d0a:	e7eb      	b.n	ce4 <spi_init+0xe0>
	module->mode             = config->mode;
     d0c:	7833      	ldrb	r3, [r6, #0]
     d0e:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
     d10:	7c33      	ldrb	r3, [r6, #16]
     d12:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
     d14:	7cb3      	ldrb	r3, [r6, #18]
     d16:	71eb      	strb	r3, [r5, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
     d18:	7d33      	ldrb	r3, [r6, #20]
     d1a:	722b      	strb	r3, [r5, #8]
	uint16_t baud = 0;
     d1c:	2200      	movs	r2, #0
     d1e:	ab02      	add	r3, sp, #8
     d20:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
     d22:	7833      	ldrb	r3, [r6, #0]
     d24:	2b01      	cmp	r3, #1
     d26:	d028      	beq.n	d7a <spi_init+0x176>
	ctrla |= config->transfer_mode;
     d28:	6873      	ldr	r3, [r6, #4]
     d2a:	68b2      	ldr	r2, [r6, #8]
     d2c:	4313      	orrs	r3, r2
	ctrla |= config->mux_setting;
     d2e:	68f2      	ldr	r2, [r6, #12]
     d30:	4313      	orrs	r3, r2
	ctrlb |= config->character_size;
     d32:	7c31      	ldrb	r1, [r6, #16]
	if (config->run_in_standby || system_is_debugger_present()) {
     d34:	7c72      	ldrb	r2, [r6, #17]
     d36:	2a00      	cmp	r2, #0
     d38:	d103      	bne.n	d42 <spi_init+0x13e>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     d3a:	4a25      	ldr	r2, [pc, #148]	; (dd0 <spi_init+0x1cc>)
     d3c:	7892      	ldrb	r2, [r2, #2]
     d3e:	0792      	lsls	r2, r2, #30
     d40:	d501      	bpl.n	d46 <spi_init+0x142>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     d42:	2280      	movs	r2, #128	; 0x80
     d44:	4313      	orrs	r3, r2
	if (config->receiver_enable) {
     d46:	7cb2      	ldrb	r2, [r6, #18]
     d48:	2a00      	cmp	r2, #0
     d4a:	d002      	beq.n	d52 <spi_init+0x14e>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     d4c:	2280      	movs	r2, #128	; 0x80
     d4e:	0292      	lsls	r2, r2, #10
     d50:	4311      	orrs	r1, r2
	if (config->select_slave_low_detect_enable) {
     d52:	7cf2      	ldrb	r2, [r6, #19]
     d54:	2a00      	cmp	r2, #0
     d56:	d002      	beq.n	d5e <spi_init+0x15a>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     d58:	2280      	movs	r2, #128	; 0x80
     d5a:	0092      	lsls	r2, r2, #2
     d5c:	4311      	orrs	r1, r2
	if (config->master_slave_select_enable) {
     d5e:	7d32      	ldrb	r2, [r6, #20]
     d60:	2a00      	cmp	r2, #0
     d62:	d002      	beq.n	d6a <spi_init+0x166>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     d64:	2280      	movs	r2, #128	; 0x80
     d66:	0192      	lsls	r2, r2, #6
     d68:	4311      	orrs	r1, r2
	spi_module->CTRLA.reg |= ctrla;
     d6a:	683a      	ldr	r2, [r7, #0]
     d6c:	4313      	orrs	r3, r2
     d6e:	603b      	str	r3, [r7, #0]
	spi_module->CTRLB.reg |= ctrlb;
     d70:	687b      	ldr	r3, [r7, #4]
     d72:	430b      	orrs	r3, r1
     d74:	607b      	str	r3, [r7, #4]
	return STATUS_OK;
     d76:	2000      	movs	r0, #0
     d78:	e74e      	b.n	c18 <spi_init+0x14>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     d7a:	6828      	ldr	r0, [r5, #0]
     d7c:	4b0a      	ldr	r3, [pc, #40]	; (da8 <spi_init+0x1a4>)
     d7e:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     d80:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
     d82:	b2c0      	uxtb	r0, r0
     d84:	4b13      	ldr	r3, [pc, #76]	; (dd4 <spi_init+0x1d0>)
     d86:	4798      	blx	r3
     d88:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
     d8a:	ab02      	add	r3, sp, #8
     d8c:	1d9a      	adds	r2, r3, #6
     d8e:	69b0      	ldr	r0, [r6, #24]
     d90:	4b11      	ldr	r3, [pc, #68]	; (dd8 <spi_init+0x1d4>)
     d92:	4798      	blx	r3
     d94:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
     d96:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
     d98:	2b00      	cmp	r3, #0
     d9a:	d000      	beq.n	d9e <spi_init+0x19a>
     d9c:	e73c      	b.n	c18 <spi_init+0x14>
		spi_module->BAUD.reg = (uint8_t)baud;
     d9e:	ab02      	add	r3, sp, #8
     da0:	3306      	adds	r3, #6
     da2:	781b      	ldrb	r3, [r3, #0]
     da4:	733b      	strb	r3, [r7, #12]
     da6:	e7bf      	b.n	d28 <spi_init+0x124>
     da8:	00000afd 	.word	0x00000afd
     dac:	40000400 	.word	0x40000400
     db0:	00001b95 	.word	0x00001b95
     db4:	00001b09 	.word	0x00001b09
     db8:	00000939 	.word	0x00000939
     dbc:	00000f9d 	.word	0x00000f9d
     dc0:	00000b39 	.word	0x00000b39
     dc4:	20000540 	.word	0x20000540
     dc8:	00000985 	.word	0x00000985
     dcc:	00001c8d 	.word	0x00001c8d
     dd0:	41002000 	.word	0x41002000
     dd4:	00001bb1 	.word	0x00001bb1
     dd8:	0000087b 	.word	0x0000087b

00000ddc <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
     ddc:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     dde:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
     de0:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
     de2:	2c01      	cmp	r4, #1
     de4:	d001      	beq.n	dea <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
     de6:	0018      	movs	r0, r3
     de8:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
     dea:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
     dec:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
     dee:	2c00      	cmp	r4, #0
     df0:	d1f9      	bne.n	de6 <spi_select_slave+0xa>
		if (select) {
     df2:	2a00      	cmp	r2, #0
     df4:	d058      	beq.n	ea8 <spi_select_slave+0xcc>
			if (slave->address_enabled) {
     df6:	784b      	ldrb	r3, [r1, #1]
     df8:	2b00      	cmp	r3, #0
     dfa:	d044      	beq.n	e86 <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     dfc:	6803      	ldr	r3, [r0, #0]
     dfe:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
     e00:	07db      	lsls	r3, r3, #31
     e02:	d410      	bmi.n	e26 <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
     e04:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
     e06:	09d1      	lsrs	r1, r2, #7
		return NULL;
     e08:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     e0a:	2900      	cmp	r1, #0
     e0c:	d104      	bne.n	e18 <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
     e0e:	0953      	lsrs	r3, r2, #5
     e10:	01db      	lsls	r3, r3, #7
     e12:	492e      	ldr	r1, [pc, #184]	; (ecc <spi_select_slave+0xf0>)
     e14:	468c      	mov	ip, r1
     e16:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     e18:	211f      	movs	r1, #31
     e1a:	4011      	ands	r1, r2
     e1c:	2201      	movs	r2, #1
     e1e:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
     e20:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
     e22:	2305      	movs	r3, #5
     e24:	e7df      	b.n	de6 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
     e26:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
     e28:	09d4      	lsrs	r4, r2, #7
		return NULL;
     e2a:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     e2c:	2c00      	cmp	r4, #0
     e2e:	d104      	bne.n	e3a <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
     e30:	0953      	lsrs	r3, r2, #5
     e32:	01db      	lsls	r3, r3, #7
     e34:	4c25      	ldr	r4, [pc, #148]	; (ecc <spi_select_slave+0xf0>)
     e36:	46a4      	mov	ip, r4
     e38:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     e3a:	241f      	movs	r4, #31
     e3c:	4014      	ands	r4, r2
     e3e:	2201      	movs	r2, #1
     e40:	40a2      	lsls	r2, r4
		port_base->OUTCLR.reg = pin_mask;
     e42:	615a      	str	r2, [r3, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     e44:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     e46:	7e1a      	ldrb	r2, [r3, #24]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     e48:	07d2      	lsls	r2, r2, #31
     e4a:	d501      	bpl.n	e50 <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     e4c:	788a      	ldrb	r2, [r1, #2]
     e4e:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
     e50:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
     e52:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
     e54:	2a00      	cmp	r2, #0
     e56:	d1c6      	bne.n	de6 <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
     e58:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
     e5a:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     e5c:	7e13      	ldrb	r3, [r2, #24]
     e5e:	420b      	tst	r3, r1
     e60:	d0fc      	beq.n	e5c <spi_select_slave+0x80>
     e62:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
     e64:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     e66:	0749      	lsls	r1, r1, #29
     e68:	d5bd      	bpl.n	de6 <spi_select_slave+0xa>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     e6a:	8b53      	ldrh	r3, [r2, #26]
     e6c:	075b      	lsls	r3, r3, #29
     e6e:	d501      	bpl.n	e74 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
     e70:	2304      	movs	r3, #4
     e72:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     e74:	7983      	ldrb	r3, [r0, #6]
     e76:	2b01      	cmp	r3, #1
     e78:	d002      	beq.n	e80 <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     e7a:	6a93      	ldr	r3, [r2, #40]	; 0x28
     e7c:	2300      	movs	r3, #0
     e7e:	e7b2      	b.n	de6 <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     e80:	6a93      	ldr	r3, [r2, #40]	; 0x28
     e82:	2300      	movs	r3, #0
     e84:	e7af      	b.n	de6 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
     e86:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
     e88:	09d1      	lsrs	r1, r2, #7
		return NULL;
     e8a:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     e8c:	2900      	cmp	r1, #0
     e8e:	d104      	bne.n	e9a <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
     e90:	0953      	lsrs	r3, r2, #5
     e92:	01db      	lsls	r3, r3, #7
     e94:	490d      	ldr	r1, [pc, #52]	; (ecc <spi_select_slave+0xf0>)
     e96:	468c      	mov	ip, r1
     e98:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     e9a:	211f      	movs	r1, #31
     e9c:	4011      	ands	r1, r2
     e9e:	2201      	movs	r2, #1
     ea0:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
     ea2:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
     ea4:	2300      	movs	r3, #0
     ea6:	e79e      	b.n	de6 <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
     ea8:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
     eaa:	09d1      	lsrs	r1, r2, #7
		return NULL;
     eac:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     eae:	2900      	cmp	r1, #0
     eb0:	d104      	bne.n	ebc <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
     eb2:	0953      	lsrs	r3, r2, #5
     eb4:	01db      	lsls	r3, r3, #7
     eb6:	4905      	ldr	r1, [pc, #20]	; (ecc <spi_select_slave+0xf0>)
     eb8:	468c      	mov	ip, r1
     eba:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     ebc:	211f      	movs	r1, #31
     ebe:	4011      	ands	r1, r2
     ec0:	2201      	movs	r2, #1
     ec2:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
     ec4:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
     ec6:	2300      	movs	r3, #0
     ec8:	e78d      	b.n	de6 <spi_select_slave+0xa>
     eca:	46c0      	nop			; (mov r8, r8)
     ecc:	41004400 	.word	0x41004400

00000ed0 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
     ed0:	b5f0      	push	{r4, r5, r6, r7, lr}
     ed2:	46de      	mov	lr, fp
     ed4:	4657      	mov	r7, sl
     ed6:	464e      	mov	r6, r9
     ed8:	4645      	mov	r5, r8
     eda:	b5e0      	push	{r5, r6, r7, lr}
     edc:	b083      	sub	sp, #12
     ede:	468a      	mov	sl, r1
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
     ee0:	2338      	movs	r3, #56	; 0x38
     ee2:	5cc4      	ldrb	r4, [r0, r3]
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
     ee4:	3b33      	subs	r3, #51	; 0x33
	if (module->status == STATUS_BUSY) {
     ee6:	2c05      	cmp	r4, #5
     ee8:	d002      	beq.n	ef0 <spi_write_buffer_wait+0x20>
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     eea:	3312      	adds	r3, #18
	if (length == 0) {
     eec:	2a00      	cmp	r2, #0
     eee:	d14b      	bne.n	f88 <spi_write_buffer_wait+0xb8>
			}
		}
	}
#  endif
	return STATUS_OK;
}
     ef0:	0018      	movs	r0, r3
     ef2:	b003      	add	sp, #12
     ef4:	bc3c      	pop	{r2, r3, r4, r5}
     ef6:	4690      	mov	r8, r2
     ef8:	4699      	mov	r9, r3
     efa:	46a2      	mov	sl, r4
     efc:	46ab      	mov	fp, r5
     efe:	bdf0      	pop	{r4, r5, r6, r7, pc}
			data_to_send |= (tx_data[tx_pos++] << 8);
     f00:	3702      	adds	r7, #2
     f02:	b2bf      	uxth	r7, r7
     f04:	4641      	mov	r1, r8
     f06:	4653      	mov	r3, sl
     f08:	5c59      	ldrb	r1, [r3, r1]
     f0a:	0209      	lsls	r1, r1, #8
     f0c:	465b      	mov	r3, fp
     f0e:	430b      	orrs	r3, r1
     f10:	e018      	b.n	f44 <spi_write_buffer_wait+0x74>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     f12:	7983      	ldrb	r3, [r0, #6]
     f14:	2b01      	cmp	r3, #1
     f16:	d02a      	beq.n	f6e <spi_write_buffer_wait+0x9e>
		*rx_data = (uint8_t)spi_module->DATA.reg;
     f18:	6a93      	ldr	r3, [r2, #40]	; 0x28
	while (length--) {
     f1a:	3e01      	subs	r6, #1
     f1c:	b2b6      	uxth	r6, r6
     f1e:	4566      	cmp	r6, ip
     f20:	d027      	beq.n	f72 <spi_write_buffer_wait+0xa2>
	SercomSpi *const spi_module = &(module->hw->SPI);
     f22:	6802      	ldr	r2, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     f24:	7e13      	ldrb	r3, [r2, #24]
		while (!spi_is_ready_to_write(module)) {
     f26:	4223      	tst	r3, r4
     f28:	d0fc      	beq.n	f24 <spi_write_buffer_wait+0x54>
		uint16_t data_to_send = tx_data[tx_pos++];
     f2a:	1c7b      	adds	r3, r7, #1
     f2c:	b29b      	uxth	r3, r3
     f2e:	4698      	mov	r8, r3
     f30:	4653      	mov	r3, sl
     f32:	5ddb      	ldrb	r3, [r3, r7]
     f34:	469b      	mov	fp, r3
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     f36:	7981      	ldrb	r1, [r0, #6]
     f38:	2901      	cmp	r1, #1
     f3a:	d0e1      	beq.n	f00 <spi_write_buffer_wait+0x30>
		uint16_t data_to_send = tx_data[tx_pos++];
     f3c:	4669      	mov	r1, sp
     f3e:	80cb      	strh	r3, [r1, #6]
     f40:	88cb      	ldrh	r3, [r1, #6]
     f42:	4647      	mov	r7, r8
     f44:	7e11      	ldrb	r1, [r2, #24]
	if (!spi_is_ready_to_write(module)) {
     f46:	4221      	tst	r1, r4
     f48:	d002      	beq.n	f50 <spi_write_buffer_wait+0x80>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     f4a:	05db      	lsls	r3, r3, #23
     f4c:	0ddb      	lsrs	r3, r3, #23
     f4e:	6293      	str	r3, [r2, #40]	; 0x28
		if (module->receiver_enabled) {
     f50:	79c3      	ldrb	r3, [r0, #7]
     f52:	2b00      	cmp	r3, #0
     f54:	d0e1      	beq.n	f1a <spi_write_buffer_wait+0x4a>
	SercomSpi *const spi_module = &(module->hw->SPI);
     f56:	6802      	ldr	r2, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     f58:	7e13      	ldrb	r3, [r2, #24]
			while (!spi_is_ready_to_read(module)) {
     f5a:	422b      	tst	r3, r5
     f5c:	d0fc      	beq.n	f58 <spi_write_buffer_wait+0x88>
     f5e:	7e13      	ldrb	r3, [r2, #24]
	if (!spi_is_ready_to_read(module)) {
     f60:	422b      	tst	r3, r5
     f62:	d0da      	beq.n	f1a <spi_write_buffer_wait+0x4a>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     f64:	8b53      	ldrh	r3, [r2, #26]
     f66:	422b      	tst	r3, r5
     f68:	d0d3      	beq.n	f12 <spi_write_buffer_wait+0x42>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
     f6a:	8355      	strh	r5, [r2, #26]
     f6c:	e7d1      	b.n	f12 <spi_write_buffer_wait+0x42>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     f6e:	6a93      	ldr	r3, [r2, #40]	; 0x28
     f70:	e7d3      	b.n	f1a <spi_write_buffer_wait+0x4a>
	if (module->mode == SPI_MODE_MASTER) {
     f72:	7942      	ldrb	r2, [r0, #5]
	return STATUS_OK;
     f74:	2300      	movs	r3, #0
	if (module->mode == SPI_MODE_MASTER) {
     f76:	2a01      	cmp	r2, #1
     f78:	d1ba      	bne.n	ef0 <spi_write_buffer_wait+0x20>
	SercomSpi *const spi_module = &(module->hw->SPI);
     f7a:	6801      	ldr	r1, [r0, #0]
		while (!spi_is_write_complete(module)) {
     f7c:	3201      	adds	r2, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     f7e:	7e0b      	ldrb	r3, [r1, #24]
     f80:	4213      	tst	r3, r2
     f82:	d0fc      	beq.n	f7e <spi_write_buffer_wait+0xae>
	return STATUS_OK;
     f84:	2300      	movs	r3, #0
     f86:	e7b3      	b.n	ef0 <spi_write_buffer_wait+0x20>
	while (length--) {
     f88:	3a01      	subs	r2, #1
     f8a:	b296      	uxth	r6, r2
     f8c:	2700      	movs	r7, #0
		while (!spi_is_ready_to_write(module)) {
     f8e:	2401      	movs	r4, #1
			while (!spi_is_ready_to_read(module)) {
     f90:	2504      	movs	r5, #4
	while (length--) {
     f92:	4b01      	ldr	r3, [pc, #4]	; (f98 <spi_write_buffer_wait+0xc8>)
     f94:	469c      	mov	ip, r3
     f96:	e7c4      	b.n	f22 <spi_write_buffer_wait+0x52>
     f98:	0000ffff 	.word	0x0000ffff

00000f9c <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
     f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
     f9e:	0080      	lsls	r0, r0, #2
     fa0:	4b70      	ldr	r3, [pc, #448]	; (1164 <_spi_interrupt_handler+0x1c8>)
     fa2:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
     fa4:	6826      	ldr	r6, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
     fa6:	2337      	movs	r3, #55	; 0x37
	uint8_t callback_mask =
     fa8:	5ce7      	ldrb	r7, [r4, r3]
     faa:	2236      	movs	r2, #54	; 0x36
     fac:	5ca2      	ldrb	r2, [r4, r2]
     fae:	4017      	ands	r7, r2

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
     fb0:	7e33      	ldrb	r3, [r6, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
     fb2:	7db5      	ldrb	r5, [r6, #22]
     fb4:	401d      	ands	r5, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
     fb6:	07eb      	lsls	r3, r5, #31
     fb8:	d502      	bpl.n	fc0 <_spi_interrupt_handler+0x24>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
     fba:	7963      	ldrb	r3, [r4, #5]
     fbc:	2b01      	cmp	r3, #1
     fbe:	d01e      	beq.n	ffe <_spi_interrupt_handler+0x62>
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
     fc0:	076b      	lsls	r3, r5, #29
     fc2:	d511      	bpl.n	fe8 <_spi_interrupt_handler+0x4c>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     fc4:	8b73      	ldrh	r3, [r6, #26]
     fc6:	075b      	lsls	r3, r3, #29
     fc8:	d55a      	bpl.n	1080 <_spi_interrupt_handler+0xe4>
			if (module->dir != SPI_DIRECTION_WRITE) {
     fca:	7a63      	ldrb	r3, [r4, #9]
     fcc:	2b01      	cmp	r3, #1
     fce:	d008      	beq.n	fe2 <_spi_interrupt_handler+0x46>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
     fd0:	221e      	movs	r2, #30
     fd2:	2338      	movs	r3, #56	; 0x38
     fd4:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
     fd6:	3b35      	subs	r3, #53	; 0x35
     fd8:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
     fda:	3302      	adds	r3, #2
     fdc:	7533      	strb	r3, [r6, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
     fde:	073b      	lsls	r3, r7, #28
     fe0:	d44a      	bmi.n	1078 <_spi_interrupt_handler+0xdc>
					(module->callback[SPI_CALLBACK_ERROR])(module);
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
     fe2:	6ab3      	ldr	r3, [r6, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
     fe4:	2304      	movs	r3, #4
     fe6:	8373      	strh	r3, [r6, #26]
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
     fe8:	07ab      	lsls	r3, r5, #30
     fea:	d503      	bpl.n	ff4 <_spi_interrupt_handler+0x58>
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
     fec:	7963      	ldrb	r3, [r4, #5]
     fee:	2b01      	cmp	r3, #1
     ff0:	d100      	bne.n	ff4 <_spi_interrupt_handler+0x58>
     ff2:	e097      	b.n	1124 <_spi_interrupt_handler+0x188>
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
     ff4:	b26d      	sxtb	r5, r5
     ff6:	2d00      	cmp	r5, #0
     ff8:	da00      	bge.n	ffc <_spi_interrupt_handler+0x60>
     ffa:	e0a9      	b.n	1150 <_spi_interrupt_handler+0x1b4>
		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
		}
	}
#  endif
}
     ffc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(module->dir == SPI_DIRECTION_READ)) {
     ffe:	7a63      	ldrb	r3, [r4, #9]
		if ((module->mode == SPI_MODE_MASTER) &&
    1000:	2b00      	cmp	r3, #0
    1002:	d022      	beq.n	104a <_spi_interrupt_handler+0xae>
			(module->dir != SPI_DIRECTION_READ))
    1004:	7a63      	ldrb	r3, [r4, #9]
		|| ((module->mode == SPI_MODE_MASTER) &&
    1006:	2b00      	cmp	r3, #0
    1008:	d0da      	beq.n	fc0 <_spi_interrupt_handler+0x24>
	SercomSpi *const spi_hw = &(module->hw->SPI);
    100a:	6821      	ldr	r1, [r4, #0]
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    100c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    100e:	7813      	ldrb	r3, [r2, #0]
    1010:	b2db      	uxtb	r3, r3
	(module->tx_buffer_ptr)++;
    1012:	1c50      	adds	r0, r2, #1
    1014:	62e0      	str	r0, [r4, #44]	; 0x2c
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1016:	79a0      	ldrb	r0, [r4, #6]
    1018:	2801      	cmp	r0, #1
    101a:	d027      	beq.n	106c <_spi_interrupt_handler+0xd0>
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    101c:	b29b      	uxth	r3, r3
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    101e:	05db      	lsls	r3, r3, #23
    1020:	0ddb      	lsrs	r3, r3, #23
    1022:	628b      	str	r3, [r1, #40]	; 0x28
	(module->remaining_tx_buffer_length)--;
    1024:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    1026:	3b01      	subs	r3, #1
    1028:	b29b      	uxth	r3, r3
    102a:	86a3      	strh	r3, [r4, #52]	; 0x34
			if (module->remaining_tx_buffer_length == 0) {
    102c:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    102e:	b29b      	uxth	r3, r3
    1030:	2b00      	cmp	r3, #0
    1032:	d1c5      	bne.n	fc0 <_spi_interrupt_handler+0x24>
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    1034:	3301      	adds	r3, #1
    1036:	7533      	strb	r3, [r6, #20]
				if (module->dir == SPI_DIRECTION_WRITE &&
    1038:	7a63      	ldrb	r3, [r4, #9]
    103a:	2b01      	cmp	r3, #1
    103c:	d1c0      	bne.n	fc0 <_spi_interrupt_handler+0x24>
    103e:	79e3      	ldrb	r3, [r4, #7]
    1040:	2b00      	cmp	r3, #0
    1042:	d1bd      	bne.n	fc0 <_spi_interrupt_handler+0x24>
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    1044:	3302      	adds	r3, #2
    1046:	75b3      	strb	r3, [r6, #22]
    1048:	e7ba      	b.n	fc0 <_spi_interrupt_handler+0x24>
	spi_hw->DATA.reg = dummy_write;
    104a:	4b47      	ldr	r3, [pc, #284]	; (1168 <_spi_interrupt_handler+0x1cc>)
    104c:	881b      	ldrh	r3, [r3, #0]
    104e:	62b3      	str	r3, [r6, #40]	; 0x28
	module->remaining_dummy_buffer_length--;
    1050:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    1052:	3b01      	subs	r3, #1
    1054:	b29b      	uxth	r3, r3
    1056:	8663      	strh	r3, [r4, #50]	; 0x32
			if (module->remaining_dummy_buffer_length == 0) {
    1058:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    105a:	b29b      	uxth	r3, r3
    105c:	2b00      	cmp	r3, #0
    105e:	d101      	bne.n	1064 <_spi_interrupt_handler+0xc8>
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    1060:	3301      	adds	r3, #1
    1062:	7533      	strb	r3, [r6, #20]
		if (0
    1064:	7963      	ldrb	r3, [r4, #5]
    1066:	2b01      	cmp	r3, #1
    1068:	d0cc      	beq.n	1004 <_spi_interrupt_handler+0x68>
    106a:	e7a9      	b.n	fc0 <_spi_interrupt_handler+0x24>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    106c:	7850      	ldrb	r0, [r2, #1]
    106e:	0200      	lsls	r0, r0, #8
    1070:	4303      	orrs	r3, r0
		(module->tx_buffer_ptr)++;
    1072:	3202      	adds	r2, #2
    1074:	62e2      	str	r2, [r4, #44]	; 0x2c
    1076:	e7d2      	b.n	101e <_spi_interrupt_handler+0x82>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    1078:	0020      	movs	r0, r4
    107a:	69a3      	ldr	r3, [r4, #24]
    107c:	4798      	blx	r3
    107e:	e7b0      	b.n	fe2 <_spi_interrupt_handler+0x46>
			if (module->dir == SPI_DIRECTION_WRITE) {
    1080:	7a63      	ldrb	r3, [r4, #9]
    1082:	2b01      	cmp	r3, #1
    1084:	d028      	beq.n	10d8 <_spi_interrupt_handler+0x13c>
	SercomSpi *const spi_hw = &(module->hw->SPI);
    1086:	6823      	ldr	r3, [r4, #0]
	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    1088:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    108a:	05db      	lsls	r3, r3, #23
    108c:	0ddb      	lsrs	r3, r3, #23
	*(module->rx_buffer_ptr) = received_data;
    108e:	b2da      	uxtb	r2, r3
    1090:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    1092:	700a      	strb	r2, [r1, #0]
	module->rx_buffer_ptr += 1;
    1094:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    1096:	1c51      	adds	r1, r2, #1
    1098:	62a1      	str	r1, [r4, #40]	; 0x28
	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    109a:	79a1      	ldrb	r1, [r4, #6]
    109c:	2901      	cmp	r1, #1
    109e:	d034      	beq.n	110a <_spi_interrupt_handler+0x16e>
	module->remaining_rx_buffer_length--;
    10a0:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    10a2:	3b01      	subs	r3, #1
    10a4:	b29b      	uxth	r3, r3
    10a6:	8623      	strh	r3, [r4, #48]	; 0x30
				if (module->remaining_rx_buffer_length == 0) {
    10a8:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    10aa:	b29b      	uxth	r3, r3
    10ac:	2b00      	cmp	r3, #0
    10ae:	d000      	beq.n	10b2 <_spi_interrupt_handler+0x116>
    10b0:	e79a      	b.n	fe8 <_spi_interrupt_handler+0x4c>
					module->status = STATUS_OK;
    10b2:	2200      	movs	r2, #0
    10b4:	3338      	adds	r3, #56	; 0x38
    10b6:	54e2      	strb	r2, [r4, r3]
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    10b8:	3b34      	subs	r3, #52	; 0x34
    10ba:	7533      	strb	r3, [r6, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    10bc:	7a63      	ldrb	r3, [r4, #9]
    10be:	2b02      	cmp	r3, #2
    10c0:	d029      	beq.n	1116 <_spi_interrupt_handler+0x17a>
					} else if (module->dir == SPI_DIRECTION_READ) {
    10c2:	7a63      	ldrb	r3, [r4, #9]
    10c4:	2b00      	cmp	r3, #0
    10c6:	d000      	beq.n	10ca <_spi_interrupt_handler+0x12e>
    10c8:	e78e      	b.n	fe8 <_spi_interrupt_handler+0x4c>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    10ca:	07bb      	lsls	r3, r7, #30
    10cc:	d400      	bmi.n	10d0 <_spi_interrupt_handler+0x134>
    10ce:	e78b      	b.n	fe8 <_spi_interrupt_handler+0x4c>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    10d0:	0020      	movs	r0, r4
    10d2:	6923      	ldr	r3, [r4, #16]
    10d4:	4798      	blx	r3
    10d6:	e787      	b.n	fe8 <_spi_interrupt_handler+0x4c>
	SercomSpi *const spi_hw = &(module->hw->SPI);
    10d8:	6823      	ldr	r3, [r4, #0]
	flush = spi_hw->DATA.reg;
    10da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	module->remaining_dummy_buffer_length--;
    10dc:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    10de:	3b01      	subs	r3, #1
    10e0:	b29b      	uxth	r3, r3
    10e2:	8663      	strh	r3, [r4, #50]	; 0x32
				if (module->remaining_dummy_buffer_length == 0) {
    10e4:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    10e6:	b29b      	uxth	r3, r3
    10e8:	2b00      	cmp	r3, #0
    10ea:	d000      	beq.n	10ee <_spi_interrupt_handler+0x152>
    10ec:	e77c      	b.n	fe8 <_spi_interrupt_handler+0x4c>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    10ee:	3304      	adds	r3, #4
    10f0:	7533      	strb	r3, [r6, #20]
					module->status = STATUS_OK;
    10f2:	2200      	movs	r2, #0
    10f4:	3334      	adds	r3, #52	; 0x34
    10f6:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    10f8:	3b35      	subs	r3, #53	; 0x35
    10fa:	7263      	strb	r3, [r4, #9]
					if (callback_mask &
    10fc:	07fb      	lsls	r3, r7, #31
    10fe:	d400      	bmi.n	1102 <_spi_interrupt_handler+0x166>
    1100:	e772      	b.n	fe8 <_spi_interrupt_handler+0x4c>
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    1102:	0020      	movs	r0, r4
    1104:	68e3      	ldr	r3, [r4, #12]
    1106:	4798      	blx	r3
    1108:	e76e      	b.n	fe8 <_spi_interrupt_handler+0x4c>
		*(module->rx_buffer_ptr) = (received_data >> 8);
    110a:	0a1b      	lsrs	r3, r3, #8
    110c:	7053      	strb	r3, [r2, #1]
		module->rx_buffer_ptr += 1;
    110e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1110:	3301      	adds	r3, #1
    1112:	62a3      	str	r3, [r4, #40]	; 0x28
    1114:	e7c4      	b.n	10a0 <_spi_interrupt_handler+0x104>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    1116:	077b      	lsls	r3, r7, #29
    1118:	d400      	bmi.n	111c <_spi_interrupt_handler+0x180>
    111a:	e765      	b.n	fe8 <_spi_interrupt_handler+0x4c>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    111c:	0020      	movs	r0, r4
    111e:	6963      	ldr	r3, [r4, #20]
    1120:	4798      	blx	r3
    1122:	e761      	b.n	fe8 <_spi_interrupt_handler+0x4c>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    1124:	7a63      	ldrb	r3, [r4, #9]
		if ((module->mode == SPI_MODE_MASTER) &&
    1126:	2b01      	cmp	r3, #1
    1128:	d000      	beq.n	112c <_spi_interrupt_handler+0x190>
    112a:	e763      	b.n	ff4 <_spi_interrupt_handler+0x58>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    112c:	79e3      	ldrb	r3, [r4, #7]
    112e:	2b00      	cmp	r3, #0
    1130:	d000      	beq.n	1134 <_spi_interrupt_handler+0x198>
    1132:	e75f      	b.n	ff4 <_spi_interrupt_handler+0x58>
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    1134:	3302      	adds	r3, #2
    1136:	7533      	strb	r3, [r6, #20]
			module->dir = SPI_DIRECTION_IDLE;
    1138:	3301      	adds	r3, #1
    113a:	7263      	strb	r3, [r4, #9]
			module->status = STATUS_OK;
    113c:	2200      	movs	r2, #0
    113e:	3335      	adds	r3, #53	; 0x35
    1140:	54e2      	strb	r2, [r4, r3]
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    1142:	07fb      	lsls	r3, r7, #31
    1144:	d400      	bmi.n	1148 <_spi_interrupt_handler+0x1ac>
    1146:	e755      	b.n	ff4 <_spi_interrupt_handler+0x58>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
    1148:	0020      	movs	r0, r4
    114a:	68e3      	ldr	r3, [r4, #12]
    114c:	4798      	blx	r3
    114e:	e751      	b.n	ff4 <_spi_interrupt_handler+0x58>
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    1150:	2380      	movs	r3, #128	; 0x80
    1152:	7533      	strb	r3, [r6, #20]
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    1154:	7633      	strb	r3, [r6, #24]
		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    1156:	067b      	lsls	r3, r7, #25
    1158:	d400      	bmi.n	115c <_spi_interrupt_handler+0x1c0>
    115a:	e74f      	b.n	ffc <_spi_interrupt_handler+0x60>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    115c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    115e:	0020      	movs	r0, r4
    1160:	4798      	blx	r3
}
    1162:	e74b      	b.n	ffc <_spi_interrupt_handler+0x60>
    1164:	20000540 	.word	0x20000540
    1168:	20000558 	.word	0x20000558

0000116c <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    116c:	b5f0      	push	{r4, r5, r6, r7, lr}
    116e:	46de      	mov	lr, fp
    1170:	4657      	mov	r7, sl
    1172:	464e      	mov	r6, r9
    1174:	4645      	mov	r5, r8
    1176:	b5e0      	push	{r5, r6, r7, lr}
    1178:	b091      	sub	sp, #68	; 0x44
    117a:	0005      	movs	r5, r0
    117c:	000c      	movs	r4, r1
    117e:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    1180:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1182:	0008      	movs	r0, r1
    1184:	4bbc      	ldr	r3, [pc, #752]	; (1478 <usart_init+0x30c>)
    1186:	4798      	blx	r3
    1188:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    118a:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    118c:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    118e:	07db      	lsls	r3, r3, #31
    1190:	d506      	bpl.n	11a0 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    1192:	b011      	add	sp, #68	; 0x44
    1194:	bc3c      	pop	{r2, r3, r4, r5}
    1196:	4690      	mov	r8, r2
    1198:	4699      	mov	r9, r3
    119a:	46a2      	mov	sl, r4
    119c:	46ab      	mov	fp, r5
    119e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    11a0:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    11a2:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    11a4:	079b      	lsls	r3, r3, #30
    11a6:	d4f4      	bmi.n	1192 <usart_init+0x26>
    11a8:	49b4      	ldr	r1, [pc, #720]	; (147c <usart_init+0x310>)
    11aa:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    11ac:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    11ae:	2301      	movs	r3, #1
    11b0:	40bb      	lsls	r3, r7
    11b2:	4303      	orrs	r3, r0
    11b4:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    11b6:	a90f      	add	r1, sp, #60	; 0x3c
    11b8:	272d      	movs	r7, #45	; 0x2d
    11ba:	5df3      	ldrb	r3, [r6, r7]
    11bc:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    11be:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    11c0:	b2d3      	uxtb	r3, r2
    11c2:	9302      	str	r3, [sp, #8]
    11c4:	0018      	movs	r0, r3
    11c6:	4bae      	ldr	r3, [pc, #696]	; (1480 <usart_init+0x314>)
    11c8:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    11ca:	9802      	ldr	r0, [sp, #8]
    11cc:	4bad      	ldr	r3, [pc, #692]	; (1484 <usart_init+0x318>)
    11ce:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    11d0:	5df0      	ldrb	r0, [r6, r7]
    11d2:	2100      	movs	r1, #0
    11d4:	4bac      	ldr	r3, [pc, #688]	; (1488 <usart_init+0x31c>)
    11d6:	4798      	blx	r3
	module->character_size = config->character_size;
    11d8:	7af3      	ldrb	r3, [r6, #11]
    11da:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    11dc:	2324      	movs	r3, #36	; 0x24
    11de:	5cf3      	ldrb	r3, [r6, r3]
    11e0:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    11e2:	2325      	movs	r3, #37	; 0x25
    11e4:	5cf3      	ldrb	r3, [r6, r3]
    11e6:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    11e8:	7ef3      	ldrb	r3, [r6, #27]
    11ea:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    11ec:	7f33      	ldrb	r3, [r6, #28]
    11ee:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    11f0:	682b      	ldr	r3, [r5, #0]
    11f2:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    11f4:	0018      	movs	r0, r3
    11f6:	4ba0      	ldr	r3, [pc, #640]	; (1478 <usart_init+0x30c>)
    11f8:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    11fa:	3014      	adds	r0, #20
	uint16_t baud  = 0;
    11fc:	2200      	movs	r2, #0
    11fe:	230e      	movs	r3, #14
    1200:	a906      	add	r1, sp, #24
    1202:	468c      	mov	ip, r1
    1204:	4463      	add	r3, ip
    1206:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    1208:	8a32      	ldrh	r2, [r6, #16]
    120a:	9202      	str	r2, [sp, #8]
    120c:	2380      	movs	r3, #128	; 0x80
    120e:	01db      	lsls	r3, r3, #7
    1210:	429a      	cmp	r2, r3
    1212:	d100      	bne.n	1216 <usart_init+0xaa>
    1214:	e09e      	b.n	1354 <usart_init+0x1e8>
    1216:	d90f      	bls.n	1238 <usart_init+0xcc>
    1218:	23c0      	movs	r3, #192	; 0xc0
    121a:	01db      	lsls	r3, r3, #7
    121c:	9a02      	ldr	r2, [sp, #8]
    121e:	429a      	cmp	r2, r3
    1220:	d100      	bne.n	1224 <usart_init+0xb8>
    1222:	e092      	b.n	134a <usart_init+0x1de>
    1224:	2380      	movs	r3, #128	; 0x80
    1226:	021b      	lsls	r3, r3, #8
    1228:	429a      	cmp	r2, r3
    122a:	d000      	beq.n	122e <usart_init+0xc2>
    122c:	e11f      	b.n	146e <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    122e:	2303      	movs	r3, #3
    1230:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1232:	2300      	movs	r3, #0
    1234:	9307      	str	r3, [sp, #28]
    1236:	e008      	b.n	124a <usart_init+0xde>
	switch (config->sample_rate) {
    1238:	2380      	movs	r3, #128	; 0x80
    123a:	019b      	lsls	r3, r3, #6
    123c:	429a      	cmp	r2, r3
    123e:	d000      	beq.n	1242 <usart_init+0xd6>
    1240:	e115      	b.n	146e <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1242:	2310      	movs	r3, #16
    1244:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1246:	3b0f      	subs	r3, #15
    1248:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    124a:	6833      	ldr	r3, [r6, #0]
    124c:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    124e:	68f3      	ldr	r3, [r6, #12]
    1250:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    1252:	6973      	ldr	r3, [r6, #20]
    1254:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1256:	7e33      	ldrb	r3, [r6, #24]
    1258:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    125a:	2326      	movs	r3, #38	; 0x26
    125c:	5cf3      	ldrb	r3, [r6, r3]
    125e:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    1260:	6873      	ldr	r3, [r6, #4]
    1262:	4699      	mov	r9, r3
	switch (transfer_mode)
    1264:	2b00      	cmp	r3, #0
    1266:	d100      	bne.n	126a <usart_init+0xfe>
    1268:	e0a0      	b.n	13ac <usart_init+0x240>
    126a:	2380      	movs	r3, #128	; 0x80
    126c:	055b      	lsls	r3, r3, #21
    126e:	4599      	cmp	r9, r3
    1270:	d100      	bne.n	1274 <usart_init+0x108>
    1272:	e084      	b.n	137e <usart_init+0x212>
	if(config->encoding_format_enable) {
    1274:	7e73      	ldrb	r3, [r6, #25]
    1276:	2b00      	cmp	r3, #0
    1278:	d002      	beq.n	1280 <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    127a:	7eb3      	ldrb	r3, [r6, #26]
    127c:	4642      	mov	r2, r8
    127e:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1280:	682a      	ldr	r2, [r5, #0]
    1282:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1284:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1286:	2b00      	cmp	r3, #0
    1288:	d1fc      	bne.n	1284 <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
    128a:	330e      	adds	r3, #14
    128c:	aa06      	add	r2, sp, #24
    128e:	4694      	mov	ip, r2
    1290:	4463      	add	r3, ip
    1292:	881b      	ldrh	r3, [r3, #0]
    1294:	4642      	mov	r2, r8
    1296:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    1298:	9b05      	ldr	r3, [sp, #20]
    129a:	9a03      	ldr	r2, [sp, #12]
    129c:	4313      	orrs	r3, r2
    129e:	9a04      	ldr	r2, [sp, #16]
    12a0:	4313      	orrs	r3, r2
    12a2:	464a      	mov	r2, r9
    12a4:	4313      	orrs	r3, r2
    12a6:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    12a8:	465b      	mov	r3, fp
    12aa:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    12ac:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    12ae:	4653      	mov	r3, sl
    12b0:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    12b2:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    12b4:	2327      	movs	r3, #39	; 0x27
    12b6:	5cf3      	ldrb	r3, [r6, r3]
    12b8:	2b00      	cmp	r3, #0
    12ba:	d101      	bne.n	12c0 <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    12bc:	3304      	adds	r3, #4
    12be:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    12c0:	7e73      	ldrb	r3, [r6, #25]
    12c2:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    12c4:	7f32      	ldrb	r2, [r6, #28]
    12c6:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    12c8:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    12ca:	7f72      	ldrb	r2, [r6, #29]
    12cc:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    12ce:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    12d0:	2224      	movs	r2, #36	; 0x24
    12d2:	5cb2      	ldrb	r2, [r6, r2]
    12d4:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    12d6:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    12d8:	2225      	movs	r2, #37	; 0x25
    12da:	5cb2      	ldrb	r2, [r6, r2]
    12dc:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    12de:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    12e0:	7ab1      	ldrb	r1, [r6, #10]
    12e2:	7af2      	ldrb	r2, [r6, #11]
    12e4:	4311      	orrs	r1, r2
    12e6:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    12e8:	8933      	ldrh	r3, [r6, #8]
    12ea:	2bff      	cmp	r3, #255	; 0xff
    12ec:	d100      	bne.n	12f0 <usart_init+0x184>
    12ee:	e081      	b.n	13f4 <usart_init+0x288>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    12f0:	2280      	movs	r2, #128	; 0x80
    12f2:	0452      	lsls	r2, r2, #17
    12f4:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    12f6:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    12f8:	232c      	movs	r3, #44	; 0x2c
    12fa:	5cf3      	ldrb	r3, [r6, r3]
    12fc:	2b00      	cmp	r3, #0
    12fe:	d103      	bne.n	1308 <usart_init+0x19c>
    1300:	4b62      	ldr	r3, [pc, #392]	; (148c <usart_init+0x320>)
    1302:	789b      	ldrb	r3, [r3, #2]
    1304:	079b      	lsls	r3, r3, #30
    1306:	d501      	bpl.n	130c <usart_init+0x1a0>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    1308:	2380      	movs	r3, #128	; 0x80
    130a:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    130c:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    130e:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1310:	2b00      	cmp	r3, #0
    1312:	d1fc      	bne.n	130e <usart_init+0x1a2>
	usart_hw->CTRLB.reg = ctrlb;
    1314:	4643      	mov	r3, r8
    1316:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1318:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    131a:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    131c:	2b00      	cmp	r3, #0
    131e:	d1fc      	bne.n	131a <usart_init+0x1ae>
	usart_hw->CTRLA.reg = ctrla;
    1320:	4643      	mov	r3, r8
    1322:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1324:	ab0e      	add	r3, sp, #56	; 0x38
    1326:	2280      	movs	r2, #128	; 0x80
    1328:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    132a:	2200      	movs	r2, #0
    132c:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    132e:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1330:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    1332:	6b33      	ldr	r3, [r6, #48]	; 0x30
    1334:	930a      	str	r3, [sp, #40]	; 0x28
    1336:	6b73      	ldr	r3, [r6, #52]	; 0x34
    1338:	930b      	str	r3, [sp, #44]	; 0x2c
    133a:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    133c:	930c      	str	r3, [sp, #48]	; 0x30
    133e:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    1340:	9302      	str	r3, [sp, #8]
    1342:	930d      	str	r3, [sp, #52]	; 0x34
    1344:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1346:	ae0a      	add	r6, sp, #40	; 0x28
    1348:	e063      	b.n	1412 <usart_init+0x2a6>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    134a:	2308      	movs	r3, #8
    134c:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    134e:	3b07      	subs	r3, #7
    1350:	9307      	str	r3, [sp, #28]
    1352:	e77a      	b.n	124a <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
    1354:	6833      	ldr	r3, [r6, #0]
    1356:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    1358:	68f3      	ldr	r3, [r6, #12]
    135a:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    135c:	6973      	ldr	r3, [r6, #20]
    135e:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1360:	7e33      	ldrb	r3, [r6, #24]
    1362:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1364:	2326      	movs	r3, #38	; 0x26
    1366:	5cf3      	ldrb	r3, [r6, r3]
    1368:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    136a:	6873      	ldr	r3, [r6, #4]
    136c:	4699      	mov	r9, r3
	switch (transfer_mode)
    136e:	2b00      	cmp	r3, #0
    1370:	d018      	beq.n	13a4 <usart_init+0x238>
    1372:	2380      	movs	r3, #128	; 0x80
    1374:	055b      	lsls	r3, r3, #21
    1376:	4599      	cmp	r9, r3
    1378:	d001      	beq.n	137e <usart_init+0x212>
	enum status_code status_code = STATUS_OK;
    137a:	2000      	movs	r0, #0
    137c:	e025      	b.n	13ca <usart_init+0x25e>
			if (!config->use_external_clock) {
    137e:	2327      	movs	r3, #39	; 0x27
    1380:	5cf3      	ldrb	r3, [r6, r3]
    1382:	2b00      	cmp	r3, #0
    1384:	d000      	beq.n	1388 <usart_init+0x21c>
    1386:	e775      	b.n	1274 <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    1388:	6a33      	ldr	r3, [r6, #32]
    138a:	001f      	movs	r7, r3
    138c:	b2c0      	uxtb	r0, r0
    138e:	4b40      	ldr	r3, [pc, #256]	; (1490 <usart_init+0x324>)
    1390:	4798      	blx	r3
    1392:	0001      	movs	r1, r0
    1394:	220e      	movs	r2, #14
    1396:	ab06      	add	r3, sp, #24
    1398:	469c      	mov	ip, r3
    139a:	4462      	add	r2, ip
    139c:	0038      	movs	r0, r7
    139e:	4b3d      	ldr	r3, [pc, #244]	; (1494 <usart_init+0x328>)
    13a0:	4798      	blx	r3
    13a2:	e012      	b.n	13ca <usart_init+0x25e>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    13a4:	2308      	movs	r3, #8
    13a6:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    13a8:	2300      	movs	r3, #0
    13aa:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    13ac:	2327      	movs	r3, #39	; 0x27
    13ae:	5cf3      	ldrb	r3, [r6, r3]
    13b0:	2b00      	cmp	r3, #0
    13b2:	d00e      	beq.n	13d2 <usart_init+0x266>
				status_code =
    13b4:	9b06      	ldr	r3, [sp, #24]
    13b6:	9300      	str	r3, [sp, #0]
    13b8:	9b07      	ldr	r3, [sp, #28]
    13ba:	220e      	movs	r2, #14
    13bc:	a906      	add	r1, sp, #24
    13be:	468c      	mov	ip, r1
    13c0:	4462      	add	r2, ip
    13c2:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    13c4:	6a30      	ldr	r0, [r6, #32]
    13c6:	4f34      	ldr	r7, [pc, #208]	; (1498 <usart_init+0x32c>)
    13c8:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    13ca:	2800      	cmp	r0, #0
    13cc:	d000      	beq.n	13d0 <usart_init+0x264>
    13ce:	e6e0      	b.n	1192 <usart_init+0x26>
    13d0:	e750      	b.n	1274 <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
    13d2:	6a33      	ldr	r3, [r6, #32]
    13d4:	001f      	movs	r7, r3
    13d6:	b2c0      	uxtb	r0, r0
    13d8:	4b2d      	ldr	r3, [pc, #180]	; (1490 <usart_init+0x324>)
    13da:	4798      	blx	r3
    13dc:	0001      	movs	r1, r0
				status_code =
    13de:	9b06      	ldr	r3, [sp, #24]
    13e0:	9300      	str	r3, [sp, #0]
    13e2:	9b07      	ldr	r3, [sp, #28]
    13e4:	220e      	movs	r2, #14
    13e6:	a806      	add	r0, sp, #24
    13e8:	4684      	mov	ip, r0
    13ea:	4462      	add	r2, ip
    13ec:	0038      	movs	r0, r7
    13ee:	4f2a      	ldr	r7, [pc, #168]	; (1498 <usart_init+0x32c>)
    13f0:	47b8      	blx	r7
    13f2:	e7ea      	b.n	13ca <usart_init+0x25e>
		if(config->lin_slave_enable) {
    13f4:	7ef3      	ldrb	r3, [r6, #27]
    13f6:	2b00      	cmp	r3, #0
    13f8:	d100      	bne.n	13fc <usart_init+0x290>
    13fa:	e77d      	b.n	12f8 <usart_init+0x18c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    13fc:	2380      	movs	r3, #128	; 0x80
    13fe:	04db      	lsls	r3, r3, #19
    1400:	431f      	orrs	r7, r3
    1402:	e779      	b.n	12f8 <usart_init+0x18c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1404:	0020      	movs	r0, r4
    1406:	4b25      	ldr	r3, [pc, #148]	; (149c <usart_init+0x330>)
    1408:	4798      	blx	r3
    140a:	e007      	b.n	141c <usart_init+0x2b0>
    140c:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    140e:	2f04      	cmp	r7, #4
    1410:	d00d      	beq.n	142e <usart_init+0x2c2>
    1412:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1414:	00bb      	lsls	r3, r7, #2
    1416:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    1418:	2800      	cmp	r0, #0
    141a:	d0f3      	beq.n	1404 <usart_init+0x298>
		if (current_pinmux != PINMUX_UNUSED) {
    141c:	1c43      	adds	r3, r0, #1
    141e:	d0f5      	beq.n	140c <usart_init+0x2a0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1420:	a90e      	add	r1, sp, #56	; 0x38
    1422:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1424:	0c00      	lsrs	r0, r0, #16
    1426:	b2c0      	uxtb	r0, r0
    1428:	4b1d      	ldr	r3, [pc, #116]	; (14a0 <usart_init+0x334>)
    142a:	4798      	blx	r3
    142c:	e7ee      	b.n	140c <usart_init+0x2a0>
		module->callback[i]            = NULL;
    142e:	2300      	movs	r3, #0
    1430:	60eb      	str	r3, [r5, #12]
    1432:	612b      	str	r3, [r5, #16]
    1434:	616b      	str	r3, [r5, #20]
    1436:	61ab      	str	r3, [r5, #24]
    1438:	61eb      	str	r3, [r5, #28]
    143a:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    143c:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    143e:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    1440:	2200      	movs	r2, #0
    1442:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    1444:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    1446:	3330      	adds	r3, #48	; 0x30
    1448:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    144a:	3301      	adds	r3, #1
    144c:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    144e:	3301      	adds	r3, #1
    1450:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    1452:	3301      	adds	r3, #1
    1454:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    1456:	6828      	ldr	r0, [r5, #0]
    1458:	4b07      	ldr	r3, [pc, #28]	; (1478 <usart_init+0x30c>)
    145a:	4798      	blx	r3
    145c:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    145e:	4911      	ldr	r1, [pc, #68]	; (14a4 <usart_init+0x338>)
    1460:	4b11      	ldr	r3, [pc, #68]	; (14a8 <usart_init+0x33c>)
    1462:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1464:	00a4      	lsls	r4, r4, #2
    1466:	4b11      	ldr	r3, [pc, #68]	; (14ac <usart_init+0x340>)
    1468:	50e5      	str	r5, [r4, r3]
	return status_code;
    146a:	2000      	movs	r0, #0
    146c:	e691      	b.n	1192 <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    146e:	2310      	movs	r3, #16
    1470:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1472:	2300      	movs	r3, #0
    1474:	9307      	str	r3, [sp, #28]
    1476:	e6e8      	b.n	124a <usart_init+0xde>
    1478:	00000afd 	.word	0x00000afd
    147c:	40000400 	.word	0x40000400
    1480:	00001b95 	.word	0x00001b95
    1484:	00001b09 	.word	0x00001b09
    1488:	00000939 	.word	0x00000939
    148c:	41002000 	.word	0x41002000
    1490:	00001bb1 	.word	0x00001bb1
    1494:	0000087b 	.word	0x0000087b
    1498:	000008a5 	.word	0x000008a5
    149c:	00000985 	.word	0x00000985
    14a0:	00001c8d 	.word	0x00001c8d
    14a4:	0000159d 	.word	0x0000159d
    14a8:	00000b39 	.word	0x00000b39
    14ac:	20000540 	.word	0x20000540

000014b0 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    14b0:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    14b2:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    14b4:	2a00      	cmp	r2, #0
    14b6:	d101      	bne.n	14bc <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    14b8:	0018      	movs	r0, r3
    14ba:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    14bc:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    14be:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    14c0:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    14c2:	2a00      	cmp	r2, #0
    14c4:	d1f8      	bne.n	14b8 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    14c6:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
    14c8:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    14ca:	2a00      	cmp	r2, #0
    14cc:	d1fc      	bne.n	14c8 <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    14ce:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    14d0:	2102      	movs	r1, #2
    14d2:	7e1a      	ldrb	r2, [r3, #24]
    14d4:	420a      	tst	r2, r1
    14d6:	d0fc      	beq.n	14d2 <usart_write_wait+0x22>
	return STATUS_OK;
    14d8:	2300      	movs	r3, #0
    14da:	e7ed      	b.n	14b8 <usart_write_wait+0x8>

000014dc <usart_write_buffer_wait>:
 */
enum status_code usart_write_buffer_wait(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    14dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    14de:	46ce      	mov	lr, r9
    14e0:	4647      	mov	r7, r8
    14e2:	b580      	push	{r7, lr}
    14e4:	b083      	sub	sp, #12
    14e6:	0005      	movs	r5, r0
    14e8:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    14ea:	2017      	movs	r0, #23
	if (length == 0) {
    14ec:	2a00      	cmp	r2, #0
    14ee:	d104      	bne.n	14fa <usart_write_buffer_wait+0x1e>
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
}
    14f0:	b003      	add	sp, #12
    14f2:	bc0c      	pop	{r2, r3}
    14f4:	4690      	mov	r8, r2
    14f6:	4699      	mov	r9, r3
    14f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->transmitter_enabled)) {
    14fa:	79eb      	ldrb	r3, [r5, #7]
		return STATUS_ERR_DENIED;
    14fc:	3005      	adds	r0, #5
	if (!(module->transmitter_enabled)) {
    14fe:	2b00      	cmp	r3, #0
    1500:	d0f6      	beq.n	14f0 <usart_write_buffer_wait+0x14>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1502:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1504:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    1506:	2b00      	cmp	r3, #0
    1508:	d1fc      	bne.n	1504 <usart_write_buffer_wait+0x28>
	while (length--) {
    150a:	3a01      	subs	r2, #1
    150c:	b293      	uxth	r3, r2
    150e:	4699      	mov	r9, r3
    1510:	2600      	movs	r6, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    1512:	2701      	movs	r7, #1
	while (length--) {
    1514:	4b1f      	ldr	r3, [pc, #124]	; (1594 <usart_write_buffer_wait+0xb8>)
    1516:	4698      	mov	r8, r3
    1518:	e011      	b.n	153e <usart_write_buffer_wait+0x62>
		uint16_t data_to_send = tx_data[tx_pos++];
    151a:	1c73      	adds	r3, r6, #1
    151c:	b29b      	uxth	r3, r3
    151e:	9a01      	ldr	r2, [sp, #4]
    1520:	5d91      	ldrb	r1, [r2, r6]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1522:	796a      	ldrb	r2, [r5, #5]
    1524:	2a01      	cmp	r2, #1
    1526:	d017      	beq.n	1558 <usart_write_buffer_wait+0x7c>
		uint16_t data_to_send = tx_data[tx_pos++];
    1528:	b289      	uxth	r1, r1
    152a:	001e      	movs	r6, r3
		usart_write_wait(module, data_to_send);
    152c:	0028      	movs	r0, r5
    152e:	4b1a      	ldr	r3, [pc, #104]	; (1598 <usart_write_buffer_wait+0xbc>)
    1530:	4798      	blx	r3
	while (length--) {
    1532:	464b      	mov	r3, r9
    1534:	3b01      	subs	r3, #1
    1536:	b29b      	uxth	r3, r3
    1538:	4699      	mov	r9, r3
    153a:	4543      	cmp	r3, r8
    153c:	d013      	beq.n	1566 <usart_write_buffer_wait+0x8a>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    153e:	7e23      	ldrb	r3, [r4, #24]
    1540:	423b      	tst	r3, r7
    1542:	d1ea      	bne.n	151a <usart_write_buffer_wait+0x3e>
    1544:	4b13      	ldr	r3, [pc, #76]	; (1594 <usart_write_buffer_wait+0xb8>)
    1546:	7e22      	ldrb	r2, [r4, #24]
    1548:	423a      	tst	r2, r7
    154a:	d1e6      	bne.n	151a <usart_write_buffer_wait+0x3e>
			} else if (i == USART_TIMEOUT) {
    154c:	2b01      	cmp	r3, #1
    154e:	d019      	beq.n	1584 <usart_write_buffer_wait+0xa8>
    1550:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    1552:	2b00      	cmp	r3, #0
    1554:	d1f7      	bne.n	1546 <usart_write_buffer_wait+0x6a>
    1556:	e7e0      	b.n	151a <usart_write_buffer_wait+0x3e>
			data_to_send |= (tx_data[tx_pos++] << 8);
    1558:	3602      	adds	r6, #2
    155a:	b2b6      	uxth	r6, r6
    155c:	9a01      	ldr	r2, [sp, #4]
    155e:	5cd3      	ldrb	r3, [r2, r3]
    1560:	021b      	lsls	r3, r3, #8
    1562:	4319      	orrs	r1, r3
    1564:	e7e2      	b.n	152c <usart_write_buffer_wait+0x50>
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    1566:	7e23      	ldrb	r3, [r4, #24]
    1568:	079b      	lsls	r3, r3, #30
    156a:	d40d      	bmi.n	1588 <usart_write_buffer_wait+0xac>
    156c:	4b09      	ldr	r3, [pc, #36]	; (1594 <usart_write_buffer_wait+0xb8>)
    156e:	2102      	movs	r1, #2
    1570:	7e22      	ldrb	r2, [r4, #24]
    1572:	420a      	tst	r2, r1
    1574:	d10a      	bne.n	158c <usart_write_buffer_wait+0xb0>
		} else if (i == USART_TIMEOUT) {
    1576:	2b01      	cmp	r3, #1
    1578:	d00a      	beq.n	1590 <usart_write_buffer_wait+0xb4>
    157a:	3b01      	subs	r3, #1
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    157c:	2b00      	cmp	r3, #0
    157e:	d1f7      	bne.n	1570 <usart_write_buffer_wait+0x94>
	return STATUS_OK;
    1580:	2000      	movs	r0, #0
    1582:	e7b5      	b.n	14f0 <usart_write_buffer_wait+0x14>
				return STATUS_ERR_TIMEOUT;
    1584:	2012      	movs	r0, #18
    1586:	e7b3      	b.n	14f0 <usart_write_buffer_wait+0x14>
	return STATUS_OK;
    1588:	2000      	movs	r0, #0
    158a:	e7b1      	b.n	14f0 <usart_write_buffer_wait+0x14>
    158c:	2000      	movs	r0, #0
    158e:	e7af      	b.n	14f0 <usart_write_buffer_wait+0x14>
			return STATUS_ERR_TIMEOUT;
    1590:	2012      	movs	r0, #18
    1592:	e7ad      	b.n	14f0 <usart_write_buffer_wait+0x14>
    1594:	0000ffff 	.word	0x0000ffff
    1598:	000014b1 	.word	0x000014b1

0000159c <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    159c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    159e:	0080      	lsls	r0, r0, #2
    15a0:	4b62      	ldr	r3, [pc, #392]	; (172c <_usart_interrupt_handler+0x190>)
    15a2:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    15a4:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    15a6:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    15a8:	2b00      	cmp	r3, #0
    15aa:	d1fc      	bne.n	15a6 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    15ac:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    15ae:	7da6      	ldrb	r6, [r4, #22]
    15b0:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    15b2:	2330      	movs	r3, #48	; 0x30
    15b4:	5ceb      	ldrb	r3, [r5, r3]
    15b6:	2231      	movs	r2, #49	; 0x31
    15b8:	5caf      	ldrb	r7, [r5, r2]
    15ba:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    15bc:	07f3      	lsls	r3, r6, #31
    15be:	d522      	bpl.n	1606 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    15c0:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    15c2:	b29b      	uxth	r3, r3
    15c4:	2b00      	cmp	r3, #0
    15c6:	d01c      	beq.n	1602 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    15c8:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    15ca:	7813      	ldrb	r3, [r2, #0]
    15cc:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    15ce:	1c51      	adds	r1, r2, #1
    15d0:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    15d2:	7969      	ldrb	r1, [r5, #5]
    15d4:	2901      	cmp	r1, #1
    15d6:	d00e      	beq.n	15f6 <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    15d8:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    15da:	05db      	lsls	r3, r3, #23
    15dc:	0ddb      	lsrs	r3, r3, #23
    15de:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    15e0:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    15e2:	3b01      	subs	r3, #1
    15e4:	b29b      	uxth	r3, r3
    15e6:	85eb      	strh	r3, [r5, #46]	; 0x2e
    15e8:	2b00      	cmp	r3, #0
    15ea:	d10c      	bne.n	1606 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    15ec:	3301      	adds	r3, #1
    15ee:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    15f0:	3301      	adds	r3, #1
    15f2:	75a3      	strb	r3, [r4, #22]
    15f4:	e007      	b.n	1606 <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    15f6:	7851      	ldrb	r1, [r2, #1]
    15f8:	0209      	lsls	r1, r1, #8
    15fa:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    15fc:	3202      	adds	r2, #2
    15fe:	62aa      	str	r2, [r5, #40]	; 0x28
    1600:	e7eb      	b.n	15da <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1602:	2301      	movs	r3, #1
    1604:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    1606:	07b3      	lsls	r3, r6, #30
    1608:	d506      	bpl.n	1618 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    160a:	2302      	movs	r3, #2
    160c:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    160e:	2200      	movs	r2, #0
    1610:	3331      	adds	r3, #49	; 0x31
    1612:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    1614:	07fb      	lsls	r3, r7, #31
    1616:	d41a      	bmi.n	164e <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    1618:	0773      	lsls	r3, r6, #29
    161a:	d565      	bpl.n	16e8 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    161c:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    161e:	b29b      	uxth	r3, r3
    1620:	2b00      	cmp	r3, #0
    1622:	d05f      	beq.n	16e4 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1624:	8b63      	ldrh	r3, [r4, #26]
    1626:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    1628:	071a      	lsls	r2, r3, #28
    162a:	d414      	bmi.n	1656 <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    162c:	223f      	movs	r2, #63	; 0x3f
    162e:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    1630:	2b00      	cmp	r3, #0
    1632:	d034      	beq.n	169e <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    1634:	079a      	lsls	r2, r3, #30
    1636:	d511      	bpl.n	165c <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    1638:	221a      	movs	r2, #26
    163a:	2332      	movs	r3, #50	; 0x32
    163c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    163e:	3b30      	subs	r3, #48	; 0x30
    1640:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    1642:	077b      	lsls	r3, r7, #29
    1644:	d550      	bpl.n	16e8 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    1646:	0028      	movs	r0, r5
    1648:	696b      	ldr	r3, [r5, #20]
    164a:	4798      	blx	r3
    164c:	e04c      	b.n	16e8 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    164e:	0028      	movs	r0, r5
    1650:	68eb      	ldr	r3, [r5, #12]
    1652:	4798      	blx	r3
    1654:	e7e0      	b.n	1618 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    1656:	2237      	movs	r2, #55	; 0x37
    1658:	4013      	ands	r3, r2
    165a:	e7e9      	b.n	1630 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    165c:	075a      	lsls	r2, r3, #29
    165e:	d505      	bpl.n	166c <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    1660:	221e      	movs	r2, #30
    1662:	2332      	movs	r3, #50	; 0x32
    1664:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1666:	3b2e      	subs	r3, #46	; 0x2e
    1668:	8363      	strh	r3, [r4, #26]
    166a:	e7ea      	b.n	1642 <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    166c:	07da      	lsls	r2, r3, #31
    166e:	d505      	bpl.n	167c <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    1670:	2213      	movs	r2, #19
    1672:	2332      	movs	r3, #50	; 0x32
    1674:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1676:	3b31      	subs	r3, #49	; 0x31
    1678:	8363      	strh	r3, [r4, #26]
    167a:	e7e2      	b.n	1642 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    167c:	06da      	lsls	r2, r3, #27
    167e:	d505      	bpl.n	168c <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    1680:	2242      	movs	r2, #66	; 0x42
    1682:	2332      	movs	r3, #50	; 0x32
    1684:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1686:	3b22      	subs	r3, #34	; 0x22
    1688:	8363      	strh	r3, [r4, #26]
    168a:	e7da      	b.n	1642 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    168c:	2220      	movs	r2, #32
    168e:	421a      	tst	r2, r3
    1690:	d0d7      	beq.n	1642 <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    1692:	3221      	adds	r2, #33	; 0x21
    1694:	2332      	movs	r3, #50	; 0x32
    1696:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1698:	3b12      	subs	r3, #18
    169a:	8363      	strh	r3, [r4, #26]
    169c:	e7d1      	b.n	1642 <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    169e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    16a0:	05db      	lsls	r3, r3, #23
    16a2:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    16a4:	b2da      	uxtb	r2, r3
    16a6:	6a69      	ldr	r1, [r5, #36]	; 0x24
    16a8:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    16aa:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    16ac:	1c51      	adds	r1, r2, #1
    16ae:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    16b0:	7969      	ldrb	r1, [r5, #5]
    16b2:	2901      	cmp	r1, #1
    16b4:	d010      	beq.n	16d8 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    16b6:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    16b8:	3b01      	subs	r3, #1
    16ba:	b29b      	uxth	r3, r3
    16bc:	85ab      	strh	r3, [r5, #44]	; 0x2c
    16be:	2b00      	cmp	r3, #0
    16c0:	d112      	bne.n	16e8 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    16c2:	3304      	adds	r3, #4
    16c4:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    16c6:	2200      	movs	r2, #0
    16c8:	332e      	adds	r3, #46	; 0x2e
    16ca:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    16cc:	07bb      	lsls	r3, r7, #30
    16ce:	d50b      	bpl.n	16e8 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    16d0:	0028      	movs	r0, r5
    16d2:	692b      	ldr	r3, [r5, #16]
    16d4:	4798      	blx	r3
    16d6:	e007      	b.n	16e8 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    16d8:	0a1b      	lsrs	r3, r3, #8
    16da:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    16dc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    16de:	3301      	adds	r3, #1
    16e0:	626b      	str	r3, [r5, #36]	; 0x24
    16e2:	e7e8      	b.n	16b6 <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    16e4:	2304      	movs	r3, #4
    16e6:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    16e8:	06f3      	lsls	r3, r6, #27
    16ea:	d504      	bpl.n	16f6 <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    16ec:	2310      	movs	r3, #16
    16ee:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    16f0:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    16f2:	06fb      	lsls	r3, r7, #27
    16f4:	d40e      	bmi.n	1714 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    16f6:	06b3      	lsls	r3, r6, #26
    16f8:	d504      	bpl.n	1704 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    16fa:	2320      	movs	r3, #32
    16fc:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    16fe:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    1700:	073b      	lsls	r3, r7, #28
    1702:	d40b      	bmi.n	171c <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    1704:	0733      	lsls	r3, r6, #28
    1706:	d504      	bpl.n	1712 <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    1708:	2308      	movs	r3, #8
    170a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    170c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    170e:	06bb      	lsls	r3, r7, #26
    1710:	d408      	bmi.n	1724 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    1712:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    1714:	0028      	movs	r0, r5
    1716:	69eb      	ldr	r3, [r5, #28]
    1718:	4798      	blx	r3
    171a:	e7ec      	b.n	16f6 <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    171c:	0028      	movs	r0, r5
    171e:	69ab      	ldr	r3, [r5, #24]
    1720:	4798      	blx	r3
    1722:	e7ef      	b.n	1704 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    1724:	6a2b      	ldr	r3, [r5, #32]
    1726:	0028      	movs	r0, r5
    1728:	4798      	blx	r3
}
    172a:	e7f2      	b.n	1712 <_usart_interrupt_handler+0x176>
    172c:	20000540 	.word	0x20000540

00001730 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    1730:	b510      	push	{r4, lr}
	switch (clock_source) {
    1732:	2808      	cmp	r0, #8
    1734:	d803      	bhi.n	173e <system_clock_source_get_hz+0xe>
    1736:	0080      	lsls	r0, r0, #2
    1738:	4b1b      	ldr	r3, [pc, #108]	; (17a8 <system_clock_source_get_hz+0x78>)
    173a:	581b      	ldr	r3, [r3, r0]
    173c:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    173e:	2000      	movs	r0, #0
    1740:	e030      	b.n	17a4 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc.frequency;
    1742:	4b1a      	ldr	r3, [pc, #104]	; (17ac <system_clock_source_get_hz+0x7c>)
    1744:	6918      	ldr	r0, [r3, #16]
    1746:	e02d      	b.n	17a4 <system_clock_source_get_hz+0x74>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    1748:	4b19      	ldr	r3, [pc, #100]	; (17b0 <system_clock_source_get_hz+0x80>)
    174a:	6a1b      	ldr	r3, [r3, #32]
    174c:	059b      	lsls	r3, r3, #22
    174e:	0f9b      	lsrs	r3, r3, #30
    1750:	4818      	ldr	r0, [pc, #96]	; (17b4 <system_clock_source_get_hz+0x84>)
    1752:	40d8      	lsrs	r0, r3
    1754:	e026      	b.n	17a4 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc32k.frequency;
    1756:	4b15      	ldr	r3, [pc, #84]	; (17ac <system_clock_source_get_hz+0x7c>)
    1758:	6958      	ldr	r0, [r3, #20]
    175a:	e023      	b.n	17a4 <system_clock_source_get_hz+0x74>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    175c:	4b13      	ldr	r3, [pc, #76]	; (17ac <system_clock_source_get_hz+0x7c>)
    175e:	681b      	ldr	r3, [r3, #0]
			return 0;
    1760:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1762:	079b      	lsls	r3, r3, #30
    1764:	d51e      	bpl.n	17a4 <system_clock_source_get_hz+0x74>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1766:	4912      	ldr	r1, [pc, #72]	; (17b0 <system_clock_source_get_hz+0x80>)
    1768:	2210      	movs	r2, #16
    176a:	68cb      	ldr	r3, [r1, #12]
    176c:	421a      	tst	r2, r3
    176e:	d0fc      	beq.n	176a <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    1770:	4b0e      	ldr	r3, [pc, #56]	; (17ac <system_clock_source_get_hz+0x7c>)
    1772:	681b      	ldr	r3, [r3, #0]
    1774:	075b      	lsls	r3, r3, #29
    1776:	d401      	bmi.n	177c <system_clock_source_get_hz+0x4c>
		return 48000000UL;
    1778:	480f      	ldr	r0, [pc, #60]	; (17b8 <system_clock_source_get_hz+0x88>)
    177a:	e013      	b.n	17a4 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    177c:	2000      	movs	r0, #0
    177e:	4b0f      	ldr	r3, [pc, #60]	; (17bc <system_clock_source_get_hz+0x8c>)
    1780:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    1782:	4b0a      	ldr	r3, [pc, #40]	; (17ac <system_clock_source_get_hz+0x7c>)
    1784:	689b      	ldr	r3, [r3, #8]
    1786:	041b      	lsls	r3, r3, #16
    1788:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    178a:	4358      	muls	r0, r3
    178c:	e00a      	b.n	17a4 <system_clock_source_get_hz+0x74>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    178e:	2350      	movs	r3, #80	; 0x50
    1790:	4a07      	ldr	r2, [pc, #28]	; (17b0 <system_clock_source_get_hz+0x80>)
    1792:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    1794:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1796:	075b      	lsls	r3, r3, #29
    1798:	d504      	bpl.n	17a4 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.dpll.frequency;
    179a:	4b04      	ldr	r3, [pc, #16]	; (17ac <system_clock_source_get_hz+0x7c>)
    179c:	68d8      	ldr	r0, [r3, #12]
    179e:	e001      	b.n	17a4 <system_clock_source_get_hz+0x74>
		return 32768UL;
    17a0:	2080      	movs	r0, #128	; 0x80
    17a2:	0200      	lsls	r0, r0, #8
	}
}
    17a4:	bd10      	pop	{r4, pc}
    17a6:	46c0      	nop			; (mov r8, r8)
    17a8:	00002758 	.word	0x00002758
    17ac:	20000460 	.word	0x20000460
    17b0:	40000800 	.word	0x40000800
    17b4:	007a1200 	.word	0x007a1200
    17b8:	02dc6c00 	.word	0x02dc6c00
    17bc:	00001bb1 	.word	0x00001bb1

000017c0 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    17c0:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    17c2:	490c      	ldr	r1, [pc, #48]	; (17f4 <system_clock_source_osc8m_set_config+0x34>)
    17c4:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    17c6:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    17c8:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    17ca:	7840      	ldrb	r0, [r0, #1]
    17cc:	2201      	movs	r2, #1
    17ce:	4010      	ands	r0, r2
    17d0:	0180      	lsls	r0, r0, #6
    17d2:	2640      	movs	r6, #64	; 0x40
    17d4:	43b3      	bics	r3, r6
    17d6:	4303      	orrs	r3, r0
    17d8:	402a      	ands	r2, r5
    17da:	01d2      	lsls	r2, r2, #7
    17dc:	2080      	movs	r0, #128	; 0x80
    17de:	4383      	bics	r3, r0
    17e0:	4313      	orrs	r3, r2
    17e2:	2203      	movs	r2, #3
    17e4:	4022      	ands	r2, r4
    17e6:	0212      	lsls	r2, r2, #8
    17e8:	4803      	ldr	r0, [pc, #12]	; (17f8 <system_clock_source_osc8m_set_config+0x38>)
    17ea:	4003      	ands	r3, r0
    17ec:	4313      	orrs	r3, r2
    17ee:	620b      	str	r3, [r1, #32]
}
    17f0:	bd70      	pop	{r4, r5, r6, pc}
    17f2:	46c0      	nop			; (mov r8, r8)
    17f4:	40000800 	.word	0x40000800
    17f8:	fffffcff 	.word	0xfffffcff

000017fc <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    17fc:	2808      	cmp	r0, #8
    17fe:	d803      	bhi.n	1808 <system_clock_source_enable+0xc>
    1800:	0080      	lsls	r0, r0, #2
    1802:	4b25      	ldr	r3, [pc, #148]	; (1898 <system_clock_source_enable+0x9c>)
    1804:	581b      	ldr	r3, [r3, r0]
    1806:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1808:	2017      	movs	r0, #23
    180a:	e044      	b.n	1896 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    180c:	4a23      	ldr	r2, [pc, #140]	; (189c <system_clock_source_enable+0xa0>)
    180e:	6a13      	ldr	r3, [r2, #32]
    1810:	2102      	movs	r1, #2
    1812:	430b      	orrs	r3, r1
    1814:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    1816:	2000      	movs	r0, #0
    1818:	e03d      	b.n	1896 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    181a:	4a20      	ldr	r2, [pc, #128]	; (189c <system_clock_source_enable+0xa0>)
    181c:	6993      	ldr	r3, [r2, #24]
    181e:	2102      	movs	r1, #2
    1820:	430b      	orrs	r3, r1
    1822:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    1824:	2000      	movs	r0, #0
		break;
    1826:	e036      	b.n	1896 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    1828:	4a1c      	ldr	r2, [pc, #112]	; (189c <system_clock_source_enable+0xa0>)
    182a:	8a13      	ldrh	r3, [r2, #16]
    182c:	2102      	movs	r1, #2
    182e:	430b      	orrs	r3, r1
    1830:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    1832:	2000      	movs	r0, #0
		break;
    1834:	e02f      	b.n	1896 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    1836:	4a19      	ldr	r2, [pc, #100]	; (189c <system_clock_source_enable+0xa0>)
    1838:	8a93      	ldrh	r3, [r2, #20]
    183a:	2102      	movs	r1, #2
    183c:	430b      	orrs	r3, r1
    183e:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    1840:	2000      	movs	r0, #0
		break;
    1842:	e028      	b.n	1896 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    1844:	4916      	ldr	r1, [pc, #88]	; (18a0 <system_clock_source_enable+0xa4>)
    1846:	680b      	ldr	r3, [r1, #0]
    1848:	2202      	movs	r2, #2
    184a:	4313      	orrs	r3, r2
    184c:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    184e:	4b13      	ldr	r3, [pc, #76]	; (189c <system_clock_source_enable+0xa0>)
    1850:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1852:	0019      	movs	r1, r3
    1854:	320e      	adds	r2, #14
    1856:	68cb      	ldr	r3, [r1, #12]
    1858:	421a      	tst	r2, r3
    185a:	d0fc      	beq.n	1856 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    185c:	4a10      	ldr	r2, [pc, #64]	; (18a0 <system_clock_source_enable+0xa4>)
    185e:	6891      	ldr	r1, [r2, #8]
    1860:	4b0e      	ldr	r3, [pc, #56]	; (189c <system_clock_source_enable+0xa0>)
    1862:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1864:	6852      	ldr	r2, [r2, #4]
    1866:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    1868:	2200      	movs	r2, #0
    186a:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    186c:	0019      	movs	r1, r3
    186e:	3210      	adds	r2, #16
    1870:	68cb      	ldr	r3, [r1, #12]
    1872:	421a      	tst	r2, r3
    1874:	d0fc      	beq.n	1870 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1876:	4b0a      	ldr	r3, [pc, #40]	; (18a0 <system_clock_source_enable+0xa4>)
    1878:	681b      	ldr	r3, [r3, #0]
    187a:	b29b      	uxth	r3, r3
    187c:	4a07      	ldr	r2, [pc, #28]	; (189c <system_clock_source_enable+0xa0>)
    187e:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    1880:	2000      	movs	r0, #0
    1882:	e008      	b.n	1896 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    1884:	4905      	ldr	r1, [pc, #20]	; (189c <system_clock_source_enable+0xa0>)
    1886:	2244      	movs	r2, #68	; 0x44
    1888:	5c8b      	ldrb	r3, [r1, r2]
    188a:	2002      	movs	r0, #2
    188c:	4303      	orrs	r3, r0
    188e:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    1890:	2000      	movs	r0, #0
		break;
    1892:	e000      	b.n	1896 <system_clock_source_enable+0x9a>
		return STATUS_OK;
    1894:	2000      	movs	r0, #0
}
    1896:	4770      	bx	lr
    1898:	0000277c 	.word	0x0000277c
    189c:	40000800 	.word	0x40000800
    18a0:	20000460 	.word	0x20000460

000018a4 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    18a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    18a6:	46c6      	mov	lr, r8
    18a8:	b500      	push	{lr}
    18aa:	b084      	sub	sp, #16
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    18ac:	22c2      	movs	r2, #194	; 0xc2
    18ae:	00d2      	lsls	r2, r2, #3
    18b0:	4b21      	ldr	r3, [pc, #132]	; (1938 <system_clock_init+0x94>)
    18b2:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    18b4:	4a21      	ldr	r2, [pc, #132]	; (193c <system_clock_init+0x98>)
    18b6:	6853      	ldr	r3, [r2, #4]
    18b8:	211e      	movs	r1, #30
    18ba:	438b      	bics	r3, r1
    18bc:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    18be:	2301      	movs	r3, #1
    18c0:	466a      	mov	r2, sp
    18c2:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    18c4:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    18c6:	4d1e      	ldr	r5, [pc, #120]	; (1940 <system_clock_init+0x9c>)
    18c8:	b2e0      	uxtb	r0, r4
    18ca:	4669      	mov	r1, sp
    18cc:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    18ce:	3401      	adds	r4, #1
    18d0:	2c25      	cmp	r4, #37	; 0x25
    18d2:	d1f9      	bne.n	18c8 <system_clock_init+0x24>
	config->run_in_standby  = false;
    18d4:	a803      	add	r0, sp, #12
    18d6:	2400      	movs	r4, #0
    18d8:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    18da:	2301      	movs	r3, #1
    18dc:	4698      	mov	r8, r3
    18de:	7083      	strb	r3, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    18e0:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    18e2:	4b18      	ldr	r3, [pc, #96]	; (1944 <system_clock_init+0xa0>)
    18e4:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    18e6:	2006      	movs	r0, #6
    18e8:	4b17      	ldr	r3, [pc, #92]	; (1948 <system_clock_init+0xa4>)
    18ea:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    18ec:	4b17      	ldr	r3, [pc, #92]	; (194c <system_clock_init+0xa8>)
    18ee:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    18f0:	466b      	mov	r3, sp
    18f2:	705c      	strb	r4, [r3, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    18f4:	2706      	movs	r7, #6
    18f6:	701f      	strb	r7, [r3, #0]
#endif
	config->run_in_standby     = false;
    18f8:	721c      	strb	r4, [r3, #8]
	config->output_enable      = false;
    18fa:	725c      	strb	r4, [r3, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    18fc:	2310      	movs	r3, #16
    18fe:	9301      	str	r3, [sp, #4]
    1900:	4669      	mov	r1, sp
    1902:	2003      	movs	r0, #3
    1904:	4e12      	ldr	r6, [pc, #72]	; (1950 <system_clock_init+0xac>)
    1906:	47b0      	blx	r6
    1908:	2003      	movs	r0, #3
    190a:	4d12      	ldr	r5, [pc, #72]	; (1954 <system_clock_init+0xb0>)
    190c:	47a8      	blx	r5
	PM->CPUSEL.reg = (uint32_t)divider;
    190e:	4b12      	ldr	r3, [pc, #72]	; (1958 <system_clock_init+0xb4>)
    1910:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    1912:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    1914:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    1916:	72dc      	strb	r4, [r3, #11]
	config->division_factor    = 1;
    1918:	4643      	mov	r3, r8
    191a:	9301      	str	r3, [sp, #4]
	config->high_when_disabled = false;
    191c:	466b      	mov	r3, sp
    191e:	705c      	strb	r4, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    1920:	701f      	strb	r7, [r3, #0]
	config->run_in_standby     = false;
    1922:	721c      	strb	r4, [r3, #8]
	config->output_enable      = false;
    1924:	725c      	strb	r4, [r3, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    1926:	4669      	mov	r1, sp
    1928:	2000      	movs	r0, #0
    192a:	47b0      	blx	r6
    192c:	2000      	movs	r0, #0
    192e:	47a8      	blx	r5
#endif
}
    1930:	b004      	add	sp, #16
    1932:	bc04      	pop	{r2}
    1934:	4690      	mov	r8, r2
    1936:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1938:	40000800 	.word	0x40000800
    193c:	41004000 	.word	0x41004000
    1940:	00001b95 	.word	0x00001b95
    1944:	000017c1 	.word	0x000017c1
    1948:	000017fd 	.word	0x000017fd
    194c:	0000195d 	.word	0x0000195d
    1950:	00001981 	.word	0x00001981
    1954:	00001a39 	.word	0x00001a39
    1958:	40000400 	.word	0x40000400

0000195c <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    195c:	4a06      	ldr	r2, [pc, #24]	; (1978 <system_gclk_init+0x1c>)
    195e:	6993      	ldr	r3, [r2, #24]
    1960:	2108      	movs	r1, #8
    1962:	430b      	orrs	r3, r1
    1964:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    1966:	2201      	movs	r2, #1
    1968:	4b04      	ldr	r3, [pc, #16]	; (197c <system_gclk_init+0x20>)
    196a:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    196c:	0019      	movs	r1, r3
    196e:	780b      	ldrb	r3, [r1, #0]
    1970:	4213      	tst	r3, r2
    1972:	d1fc      	bne.n	196e <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1974:	4770      	bx	lr
    1976:	46c0      	nop			; (mov r8, r8)
    1978:	40000400 	.word	0x40000400
    197c:	40000c00 	.word	0x40000c00

00001980 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1980:	b570      	push	{r4, r5, r6, lr}
    1982:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1984:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1986:	780d      	ldrb	r5, [r1, #0]
    1988:	022d      	lsls	r5, r5, #8
    198a:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    198c:	784b      	ldrb	r3, [r1, #1]
    198e:	2b00      	cmp	r3, #0
    1990:	d002      	beq.n	1998 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1992:	2380      	movs	r3, #128	; 0x80
    1994:	02db      	lsls	r3, r3, #11
    1996:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1998:	7a4b      	ldrb	r3, [r1, #9]
    199a:	2b00      	cmp	r3, #0
    199c:	d002      	beq.n	19a4 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    199e:	2380      	movs	r3, #128	; 0x80
    19a0:	031b      	lsls	r3, r3, #12
    19a2:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    19a4:	6848      	ldr	r0, [r1, #4]
    19a6:	2801      	cmp	r0, #1
    19a8:	d910      	bls.n	19cc <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    19aa:	1e43      	subs	r3, r0, #1
    19ac:	4218      	tst	r0, r3
    19ae:	d134      	bne.n	1a1a <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    19b0:	2802      	cmp	r0, #2
    19b2:	d930      	bls.n	1a16 <system_gclk_gen_set_config+0x96>
    19b4:	2302      	movs	r3, #2
    19b6:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    19b8:	3201      	adds	r2, #1
						mask <<= 1) {
    19ba:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    19bc:	4298      	cmp	r0, r3
    19be:	d8fb      	bhi.n	19b8 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    19c0:	0212      	lsls	r2, r2, #8
    19c2:	4332      	orrs	r2, r6
    19c4:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    19c6:	2380      	movs	r3, #128	; 0x80
    19c8:	035b      	lsls	r3, r3, #13
    19ca:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    19cc:	7a0b      	ldrb	r3, [r1, #8]
    19ce:	2b00      	cmp	r3, #0
    19d0:	d002      	beq.n	19d8 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    19d2:	2380      	movs	r3, #128	; 0x80
    19d4:	039b      	lsls	r3, r3, #14
    19d6:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    19d8:	4a13      	ldr	r2, [pc, #76]	; (1a28 <system_gclk_gen_set_config+0xa8>)
    19da:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    19dc:	b25b      	sxtb	r3, r3
    19de:	2b00      	cmp	r3, #0
    19e0:	dbfb      	blt.n	19da <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    19e2:	4b12      	ldr	r3, [pc, #72]	; (1a2c <system_gclk_gen_set_config+0xac>)
    19e4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    19e6:	4b12      	ldr	r3, [pc, #72]	; (1a30 <system_gclk_gen_set_config+0xb0>)
    19e8:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    19ea:	4a0f      	ldr	r2, [pc, #60]	; (1a28 <system_gclk_gen_set_config+0xa8>)
    19ec:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    19ee:	b25b      	sxtb	r3, r3
    19f0:	2b00      	cmp	r3, #0
    19f2:	dbfb      	blt.n	19ec <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    19f4:	4b0c      	ldr	r3, [pc, #48]	; (1a28 <system_gclk_gen_set_config+0xa8>)
    19f6:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    19f8:	001a      	movs	r2, r3
    19fa:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    19fc:	b25b      	sxtb	r3, r3
    19fe:	2b00      	cmp	r3, #0
    1a00:	dbfb      	blt.n	19fa <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    1a02:	4a09      	ldr	r2, [pc, #36]	; (1a28 <system_gclk_gen_set_config+0xa8>)
    1a04:	6853      	ldr	r3, [r2, #4]
    1a06:	2180      	movs	r1, #128	; 0x80
    1a08:	0249      	lsls	r1, r1, #9
    1a0a:	400b      	ands	r3, r1
    1a0c:	431d      	orrs	r5, r3
    1a0e:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    1a10:	4b08      	ldr	r3, [pc, #32]	; (1a34 <system_gclk_gen_set_config+0xb4>)
    1a12:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1a14:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    1a16:	2200      	movs	r2, #0
    1a18:	e7d2      	b.n	19c0 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    1a1a:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    1a1c:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    1a1e:	2380      	movs	r3, #128	; 0x80
    1a20:	029b      	lsls	r3, r3, #10
    1a22:	431d      	orrs	r5, r3
    1a24:	e7d2      	b.n	19cc <system_gclk_gen_set_config+0x4c>
    1a26:	46c0      	nop			; (mov r8, r8)
    1a28:	40000c00 	.word	0x40000c00
    1a2c:	000006f5 	.word	0x000006f5
    1a30:	40000c08 	.word	0x40000c08
    1a34:	00000735 	.word	0x00000735

00001a38 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1a38:	b510      	push	{r4, lr}
    1a3a:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1a3c:	4a0b      	ldr	r2, [pc, #44]	; (1a6c <system_gclk_gen_enable+0x34>)
    1a3e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1a40:	b25b      	sxtb	r3, r3
    1a42:	2b00      	cmp	r3, #0
    1a44:	dbfb      	blt.n	1a3e <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    1a46:	4b0a      	ldr	r3, [pc, #40]	; (1a70 <system_gclk_gen_enable+0x38>)
    1a48:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1a4a:	4b0a      	ldr	r3, [pc, #40]	; (1a74 <system_gclk_gen_enable+0x3c>)
    1a4c:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1a4e:	4a07      	ldr	r2, [pc, #28]	; (1a6c <system_gclk_gen_enable+0x34>)
    1a50:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1a52:	b25b      	sxtb	r3, r3
    1a54:	2b00      	cmp	r3, #0
    1a56:	dbfb      	blt.n	1a50 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1a58:	4a04      	ldr	r2, [pc, #16]	; (1a6c <system_gclk_gen_enable+0x34>)
    1a5a:	6851      	ldr	r1, [r2, #4]
    1a5c:	2380      	movs	r3, #128	; 0x80
    1a5e:	025b      	lsls	r3, r3, #9
    1a60:	430b      	orrs	r3, r1
    1a62:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    1a64:	4b04      	ldr	r3, [pc, #16]	; (1a78 <system_gclk_gen_enable+0x40>)
    1a66:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1a68:	bd10      	pop	{r4, pc}
    1a6a:	46c0      	nop			; (mov r8, r8)
    1a6c:	40000c00 	.word	0x40000c00
    1a70:	000006f5 	.word	0x000006f5
    1a74:	40000c04 	.word	0x40000c04
    1a78:	00000735 	.word	0x00000735

00001a7c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1a7c:	b570      	push	{r4, r5, r6, lr}
    1a7e:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1a80:	4a1a      	ldr	r2, [pc, #104]	; (1aec <system_gclk_gen_get_hz+0x70>)
    1a82:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1a84:	b25b      	sxtb	r3, r3
    1a86:	2b00      	cmp	r3, #0
    1a88:	dbfb      	blt.n	1a82 <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    1a8a:	4b19      	ldr	r3, [pc, #100]	; (1af0 <system_gclk_gen_get_hz+0x74>)
    1a8c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1a8e:	4b19      	ldr	r3, [pc, #100]	; (1af4 <system_gclk_gen_get_hz+0x78>)
    1a90:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1a92:	4a16      	ldr	r2, [pc, #88]	; (1aec <system_gclk_gen_get_hz+0x70>)
    1a94:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1a96:	b25b      	sxtb	r3, r3
    1a98:	2b00      	cmp	r3, #0
    1a9a:	dbfb      	blt.n	1a94 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1a9c:	4e13      	ldr	r6, [pc, #76]	; (1aec <system_gclk_gen_get_hz+0x70>)
    1a9e:	6870      	ldr	r0, [r6, #4]
    1aa0:	04c0      	lsls	r0, r0, #19
    1aa2:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1aa4:	4b14      	ldr	r3, [pc, #80]	; (1af8 <system_gclk_gen_get_hz+0x7c>)
    1aa6:	4798      	blx	r3
    1aa8:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1aaa:	4b12      	ldr	r3, [pc, #72]	; (1af4 <system_gclk_gen_get_hz+0x78>)
    1aac:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1aae:	6876      	ldr	r6, [r6, #4]
    1ab0:	02f6      	lsls	r6, r6, #11
    1ab2:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1ab4:	4b11      	ldr	r3, [pc, #68]	; (1afc <system_gclk_gen_get_hz+0x80>)
    1ab6:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1ab8:	4a0c      	ldr	r2, [pc, #48]	; (1aec <system_gclk_gen_get_hz+0x70>)
    1aba:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1abc:	b25b      	sxtb	r3, r3
    1abe:	2b00      	cmp	r3, #0
    1ac0:	dbfb      	blt.n	1aba <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1ac2:	4b0a      	ldr	r3, [pc, #40]	; (1aec <system_gclk_gen_get_hz+0x70>)
    1ac4:	689c      	ldr	r4, [r3, #8]
    1ac6:	0224      	lsls	r4, r4, #8
    1ac8:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    1aca:	4b0d      	ldr	r3, [pc, #52]	; (1b00 <system_gclk_gen_get_hz+0x84>)
    1acc:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    1ace:	2e00      	cmp	r6, #0
    1ad0:	d107      	bne.n	1ae2 <system_gclk_gen_get_hz+0x66>
    1ad2:	2c01      	cmp	r4, #1
    1ad4:	d907      	bls.n	1ae6 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    1ad6:	0021      	movs	r1, r4
    1ad8:	0028      	movs	r0, r5
    1ada:	4b0a      	ldr	r3, [pc, #40]	; (1b04 <system_gclk_gen_get_hz+0x88>)
    1adc:	4798      	blx	r3
    1ade:	0005      	movs	r5, r0
    1ae0:	e001      	b.n	1ae6 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    1ae2:	3401      	adds	r4, #1
    1ae4:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    1ae6:	0028      	movs	r0, r5
    1ae8:	bd70      	pop	{r4, r5, r6, pc}
    1aea:	46c0      	nop			; (mov r8, r8)
    1aec:	40000c00 	.word	0x40000c00
    1af0:	000006f5 	.word	0x000006f5
    1af4:	40000c04 	.word	0x40000c04
    1af8:	00001731 	.word	0x00001731
    1afc:	40000c08 	.word	0x40000c08
    1b00:	00000735 	.word	0x00000735
    1b04:	000022e9 	.word	0x000022e9

00001b08 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    1b08:	b510      	push	{r4, lr}
    1b0a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1b0c:	4b06      	ldr	r3, [pc, #24]	; (1b28 <system_gclk_chan_enable+0x20>)
    1b0e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1b10:	4b06      	ldr	r3, [pc, #24]	; (1b2c <system_gclk_chan_enable+0x24>)
    1b12:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1b14:	4a06      	ldr	r2, [pc, #24]	; (1b30 <system_gclk_chan_enable+0x28>)
    1b16:	8853      	ldrh	r3, [r2, #2]
    1b18:	2180      	movs	r1, #128	; 0x80
    1b1a:	01c9      	lsls	r1, r1, #7
    1b1c:	430b      	orrs	r3, r1
    1b1e:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    1b20:	4b04      	ldr	r3, [pc, #16]	; (1b34 <system_gclk_chan_enable+0x2c>)
    1b22:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1b24:	bd10      	pop	{r4, pc}
    1b26:	46c0      	nop			; (mov r8, r8)
    1b28:	000006f5 	.word	0x000006f5
    1b2c:	40000c02 	.word	0x40000c02
    1b30:	40000c00 	.word	0x40000c00
    1b34:	00000735 	.word	0x00000735

00001b38 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1b38:	b510      	push	{r4, lr}
    1b3a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1b3c:	4b0f      	ldr	r3, [pc, #60]	; (1b7c <system_gclk_chan_disable+0x44>)
    1b3e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1b40:	4b0f      	ldr	r3, [pc, #60]	; (1b80 <system_gclk_chan_disable+0x48>)
    1b42:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1b44:	4a0f      	ldr	r2, [pc, #60]	; (1b84 <system_gclk_chan_disable+0x4c>)
    1b46:	8853      	ldrh	r3, [r2, #2]
    1b48:	051b      	lsls	r3, r3, #20
    1b4a:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1b4c:	8853      	ldrh	r3, [r2, #2]
    1b4e:	490e      	ldr	r1, [pc, #56]	; (1b88 <system_gclk_chan_disable+0x50>)
    1b50:	400b      	ands	r3, r1
    1b52:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1b54:	8853      	ldrh	r3, [r2, #2]
    1b56:	490d      	ldr	r1, [pc, #52]	; (1b8c <system_gclk_chan_disable+0x54>)
    1b58:	400b      	ands	r3, r1
    1b5a:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1b5c:	0011      	movs	r1, r2
    1b5e:	2280      	movs	r2, #128	; 0x80
    1b60:	01d2      	lsls	r2, r2, #7
    1b62:	884b      	ldrh	r3, [r1, #2]
    1b64:	4213      	tst	r3, r2
    1b66:	d1fc      	bne.n	1b62 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1b68:	4906      	ldr	r1, [pc, #24]	; (1b84 <system_gclk_chan_disable+0x4c>)
    1b6a:	884a      	ldrh	r2, [r1, #2]
    1b6c:	0203      	lsls	r3, r0, #8
    1b6e:	4806      	ldr	r0, [pc, #24]	; (1b88 <system_gclk_chan_disable+0x50>)
    1b70:	4002      	ands	r2, r0
    1b72:	4313      	orrs	r3, r2
    1b74:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    1b76:	4b06      	ldr	r3, [pc, #24]	; (1b90 <system_gclk_chan_disable+0x58>)
    1b78:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1b7a:	bd10      	pop	{r4, pc}
    1b7c:	000006f5 	.word	0x000006f5
    1b80:	40000c02 	.word	0x40000c02
    1b84:	40000c00 	.word	0x40000c00
    1b88:	fffff0ff 	.word	0xfffff0ff
    1b8c:	ffffbfff 	.word	0xffffbfff
    1b90:	00000735 	.word	0x00000735

00001b94 <system_gclk_chan_set_config>:
{
    1b94:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1b96:	780c      	ldrb	r4, [r1, #0]
    1b98:	0224      	lsls	r4, r4, #8
    1b9a:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    1b9c:	4b02      	ldr	r3, [pc, #8]	; (1ba8 <system_gclk_chan_set_config+0x14>)
    1b9e:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1ba0:	b2a4      	uxth	r4, r4
    1ba2:	4b02      	ldr	r3, [pc, #8]	; (1bac <system_gclk_chan_set_config+0x18>)
    1ba4:	805c      	strh	r4, [r3, #2]
}
    1ba6:	bd10      	pop	{r4, pc}
    1ba8:	00001b39 	.word	0x00001b39
    1bac:	40000c00 	.word	0x40000c00

00001bb0 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1bb0:	b510      	push	{r4, lr}
    1bb2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1bb4:	4b06      	ldr	r3, [pc, #24]	; (1bd0 <system_gclk_chan_get_hz+0x20>)
    1bb6:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1bb8:	4b06      	ldr	r3, [pc, #24]	; (1bd4 <system_gclk_chan_get_hz+0x24>)
    1bba:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1bbc:	4b06      	ldr	r3, [pc, #24]	; (1bd8 <system_gclk_chan_get_hz+0x28>)
    1bbe:	885c      	ldrh	r4, [r3, #2]
    1bc0:	0524      	lsls	r4, r4, #20
    1bc2:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    1bc4:	4b05      	ldr	r3, [pc, #20]	; (1bdc <system_gclk_chan_get_hz+0x2c>)
    1bc6:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1bc8:	0020      	movs	r0, r4
    1bca:	4b05      	ldr	r3, [pc, #20]	; (1be0 <system_gclk_chan_get_hz+0x30>)
    1bcc:	4798      	blx	r3
}
    1bce:	bd10      	pop	{r4, pc}
    1bd0:	000006f5 	.word	0x000006f5
    1bd4:	40000c02 	.word	0x40000c02
    1bd8:	40000c00 	.word	0x40000c00
    1bdc:	00000735 	.word	0x00000735
    1be0:	00001a7d 	.word	0x00001a7d

00001be4 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    1be4:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    1be6:	78d3      	ldrb	r3, [r2, #3]
    1be8:	2b00      	cmp	r3, #0
    1bea:	d135      	bne.n	1c58 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1bec:	7813      	ldrb	r3, [r2, #0]
    1bee:	2b80      	cmp	r3, #128	; 0x80
    1bf0:	d029      	beq.n	1c46 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1bf2:	061b      	lsls	r3, r3, #24
    1bf4:	2480      	movs	r4, #128	; 0x80
    1bf6:	0264      	lsls	r4, r4, #9
    1bf8:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1bfa:	7854      	ldrb	r4, [r2, #1]
    1bfc:	2502      	movs	r5, #2
    1bfe:	43ac      	bics	r4, r5
    1c00:	d106      	bne.n	1c10 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1c02:	7894      	ldrb	r4, [r2, #2]
    1c04:	2c00      	cmp	r4, #0
    1c06:	d120      	bne.n	1c4a <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    1c08:	2480      	movs	r4, #128	; 0x80
    1c0a:	02a4      	lsls	r4, r4, #10
    1c0c:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1c0e:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1c10:	7854      	ldrb	r4, [r2, #1]
    1c12:	3c01      	subs	r4, #1
    1c14:	2c01      	cmp	r4, #1
    1c16:	d91c      	bls.n	1c52 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1c18:	040d      	lsls	r5, r1, #16
    1c1a:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1c1c:	24a0      	movs	r4, #160	; 0xa0
    1c1e:	05e4      	lsls	r4, r4, #23
    1c20:	432c      	orrs	r4, r5
    1c22:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1c24:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1c26:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1c28:	24d0      	movs	r4, #208	; 0xd0
    1c2a:	0624      	lsls	r4, r4, #24
    1c2c:	432c      	orrs	r4, r5
    1c2e:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1c30:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1c32:	78d4      	ldrb	r4, [r2, #3]
    1c34:	2c00      	cmp	r4, #0
    1c36:	d122      	bne.n	1c7e <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1c38:	035b      	lsls	r3, r3, #13
    1c3a:	d51c      	bpl.n	1c76 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1c3c:	7893      	ldrb	r3, [r2, #2]
    1c3e:	2b01      	cmp	r3, #1
    1c40:	d01e      	beq.n	1c80 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    1c42:	6141      	str	r1, [r0, #20]
    1c44:	e017      	b.n	1c76 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    1c46:	2300      	movs	r3, #0
    1c48:	e7d7      	b.n	1bfa <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1c4a:	24c0      	movs	r4, #192	; 0xc0
    1c4c:	02e4      	lsls	r4, r4, #11
    1c4e:	4323      	orrs	r3, r4
    1c50:	e7dd      	b.n	1c0e <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1c52:	4c0d      	ldr	r4, [pc, #52]	; (1c88 <_system_pinmux_config+0xa4>)
    1c54:	4023      	ands	r3, r4
    1c56:	e7df      	b.n	1c18 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    1c58:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1c5a:	040c      	lsls	r4, r1, #16
    1c5c:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1c5e:	23a0      	movs	r3, #160	; 0xa0
    1c60:	05db      	lsls	r3, r3, #23
    1c62:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1c64:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1c66:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1c68:	23d0      	movs	r3, #208	; 0xd0
    1c6a:	061b      	lsls	r3, r3, #24
    1c6c:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1c6e:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    1c70:	78d3      	ldrb	r3, [r2, #3]
    1c72:	2b00      	cmp	r3, #0
    1c74:	d103      	bne.n	1c7e <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1c76:	7853      	ldrb	r3, [r2, #1]
    1c78:	3b01      	subs	r3, #1
    1c7a:	2b01      	cmp	r3, #1
    1c7c:	d902      	bls.n	1c84 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    1c7e:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    1c80:	6181      	str	r1, [r0, #24]
    1c82:	e7f8      	b.n	1c76 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    1c84:	6081      	str	r1, [r0, #8]
}
    1c86:	e7fa      	b.n	1c7e <_system_pinmux_config+0x9a>
    1c88:	fffbffff 	.word	0xfffbffff

00001c8c <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1c8c:	b510      	push	{r4, lr}
    1c8e:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    1c90:	09c1      	lsrs	r1, r0, #7
		return NULL;
    1c92:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1c94:	2900      	cmp	r1, #0
    1c96:	d104      	bne.n	1ca2 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1c98:	0943      	lsrs	r3, r0, #5
    1c9a:	01db      	lsls	r3, r3, #7
    1c9c:	4905      	ldr	r1, [pc, #20]	; (1cb4 <system_pinmux_pin_set_config+0x28>)
    1c9e:	468c      	mov	ip, r1
    1ca0:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1ca2:	241f      	movs	r4, #31
    1ca4:	4020      	ands	r0, r4
    1ca6:	2101      	movs	r1, #1
    1ca8:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    1caa:	0018      	movs	r0, r3
    1cac:	4b02      	ldr	r3, [pc, #8]	; (1cb8 <system_pinmux_pin_set_config+0x2c>)
    1cae:	4798      	blx	r3
}
    1cb0:	bd10      	pop	{r4, pc}
    1cb2:	46c0      	nop			; (mov r8, r8)
    1cb4:	41004400 	.word	0x41004400
    1cb8:	00001be5 	.word	0x00001be5

00001cbc <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1cbc:	4770      	bx	lr
	...

00001cc0 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1cc0:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1cc2:	4b05      	ldr	r3, [pc, #20]	; (1cd8 <system_init+0x18>)
    1cc4:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1cc6:	4b05      	ldr	r3, [pc, #20]	; (1cdc <system_init+0x1c>)
    1cc8:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1cca:	4b05      	ldr	r3, [pc, #20]	; (1ce0 <system_init+0x20>)
    1ccc:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1cce:	4b05      	ldr	r3, [pc, #20]	; (1ce4 <system_init+0x24>)
    1cd0:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    1cd2:	4b05      	ldr	r3, [pc, #20]	; (1ce8 <system_init+0x28>)
    1cd4:	4798      	blx	r3
}
    1cd6:	bd10      	pop	{r4, pc}
    1cd8:	000018a5 	.word	0x000018a5
    1cdc:	00000765 	.word	0x00000765
    1ce0:	00001cbd 	.word	0x00001cbd
    1ce4:	00001cbd 	.word	0x00001cbd
    1ce8:	00001cbd 	.word	0x00001cbd

00001cec <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1cec:	e7fe      	b.n	1cec <Dummy_Handler>
	...

00001cf0 <Reset_Handler>:
{
    1cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    1cf2:	4a2a      	ldr	r2, [pc, #168]	; (1d9c <Reset_Handler+0xac>)
    1cf4:	4b2a      	ldr	r3, [pc, #168]	; (1da0 <Reset_Handler+0xb0>)
    1cf6:	429a      	cmp	r2, r3
    1cf8:	d011      	beq.n	1d1e <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    1cfa:	001a      	movs	r2, r3
    1cfc:	4b29      	ldr	r3, [pc, #164]	; (1da4 <Reset_Handler+0xb4>)
    1cfe:	429a      	cmp	r2, r3
    1d00:	d20d      	bcs.n	1d1e <Reset_Handler+0x2e>
    1d02:	4a29      	ldr	r2, [pc, #164]	; (1da8 <Reset_Handler+0xb8>)
    1d04:	3303      	adds	r3, #3
    1d06:	1a9b      	subs	r3, r3, r2
    1d08:	089b      	lsrs	r3, r3, #2
    1d0a:	3301      	adds	r3, #1
    1d0c:	009b      	lsls	r3, r3, #2
    1d0e:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    1d10:	4823      	ldr	r0, [pc, #140]	; (1da0 <Reset_Handler+0xb0>)
    1d12:	4922      	ldr	r1, [pc, #136]	; (1d9c <Reset_Handler+0xac>)
    1d14:	588c      	ldr	r4, [r1, r2]
    1d16:	5084      	str	r4, [r0, r2]
    1d18:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    1d1a:	429a      	cmp	r2, r3
    1d1c:	d1fa      	bne.n	1d14 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    1d1e:	4a23      	ldr	r2, [pc, #140]	; (1dac <Reset_Handler+0xbc>)
    1d20:	4b23      	ldr	r3, [pc, #140]	; (1db0 <Reset_Handler+0xc0>)
    1d22:	429a      	cmp	r2, r3
    1d24:	d20a      	bcs.n	1d3c <Reset_Handler+0x4c>
    1d26:	43d3      	mvns	r3, r2
    1d28:	4921      	ldr	r1, [pc, #132]	; (1db0 <Reset_Handler+0xc0>)
    1d2a:	185b      	adds	r3, r3, r1
    1d2c:	2103      	movs	r1, #3
    1d2e:	438b      	bics	r3, r1
    1d30:	3304      	adds	r3, #4
    1d32:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    1d34:	2100      	movs	r1, #0
    1d36:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    1d38:	4293      	cmp	r3, r2
    1d3a:	d1fc      	bne.n	1d36 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1d3c:	4a1d      	ldr	r2, [pc, #116]	; (1db4 <Reset_Handler+0xc4>)
    1d3e:	21ff      	movs	r1, #255	; 0xff
    1d40:	4b1d      	ldr	r3, [pc, #116]	; (1db8 <Reset_Handler+0xc8>)
    1d42:	438b      	bics	r3, r1
    1d44:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    1d46:	39fd      	subs	r1, #253	; 0xfd
    1d48:	2390      	movs	r3, #144	; 0x90
    1d4a:	005b      	lsls	r3, r3, #1
    1d4c:	4a1b      	ldr	r2, [pc, #108]	; (1dbc <Reset_Handler+0xcc>)
    1d4e:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    1d50:	4a1b      	ldr	r2, [pc, #108]	; (1dc0 <Reset_Handler+0xd0>)
    1d52:	78d3      	ldrb	r3, [r2, #3]
    1d54:	2503      	movs	r5, #3
    1d56:	43ab      	bics	r3, r5
    1d58:	2402      	movs	r4, #2
    1d5a:	4323      	orrs	r3, r4
    1d5c:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    1d5e:	78d3      	ldrb	r3, [r2, #3]
    1d60:	270c      	movs	r7, #12
    1d62:	43bb      	bics	r3, r7
    1d64:	2608      	movs	r6, #8
    1d66:	4333      	orrs	r3, r6
    1d68:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    1d6a:	4b16      	ldr	r3, [pc, #88]	; (1dc4 <Reset_Handler+0xd4>)
    1d6c:	7b98      	ldrb	r0, [r3, #14]
    1d6e:	2230      	movs	r2, #48	; 0x30
    1d70:	4390      	bics	r0, r2
    1d72:	2220      	movs	r2, #32
    1d74:	4310      	orrs	r0, r2
    1d76:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    1d78:	7b99      	ldrb	r1, [r3, #14]
    1d7a:	43b9      	bics	r1, r7
    1d7c:	4331      	orrs	r1, r6
    1d7e:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    1d80:	7b9a      	ldrb	r2, [r3, #14]
    1d82:	43aa      	bics	r2, r5
    1d84:	4322      	orrs	r2, r4
    1d86:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    1d88:	4a0f      	ldr	r2, [pc, #60]	; (1dc8 <Reset_Handler+0xd8>)
    1d8a:	6853      	ldr	r3, [r2, #4]
    1d8c:	2180      	movs	r1, #128	; 0x80
    1d8e:	430b      	orrs	r3, r1
    1d90:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    1d92:	4b0e      	ldr	r3, [pc, #56]	; (1dcc <Reset_Handler+0xdc>)
    1d94:	4798      	blx	r3
        main();
    1d96:	4b0e      	ldr	r3, [pc, #56]	; (1dd0 <Reset_Handler+0xe0>)
    1d98:	4798      	blx	r3
    1d9a:	e7fe      	b.n	1d9a <Reset_Handler+0xaa>
    1d9c:	00002800 	.word	0x00002800
    1da0:	20000000 	.word	0x20000000
    1da4:	2000001c 	.word	0x2000001c
    1da8:	20000004 	.word	0x20000004
    1dac:	2000001c 	.word	0x2000001c
    1db0:	20000590 	.word	0x20000590
    1db4:	e000ed00 	.word	0xe000ed00
    1db8:	00000000 	.word	0x00000000
    1dbc:	41007000 	.word	0x41007000
    1dc0:	41005000 	.word	0x41005000
    1dc4:	41004800 	.word	0x41004800
    1dc8:	41004000 	.word	0x41004000
    1dcc:	00002455 	.word	0x00002455
    1dd0:	00002155 	.word	0x00002155

00001dd4 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
    1dd4:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    1dd6:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    1dd8:	689a      	ldr	r2, [r3, #8]
    1dda:	608a      	str	r2, [r1, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
    1ddc:	689a      	ldr	r2, [r3, #8]
    1dde:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
    1de0:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    1de2:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
    1de4:	6803      	ldr	r3, [r0, #0]
    1de6:	3301      	adds	r3, #1
    1de8:	6003      	str	r3, [r0, #0]
}
    1dea:	4770      	bx	lr

00001dec <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    1dec:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    1dee:	6842      	ldr	r2, [r0, #4]
    1df0:	6881      	ldr	r1, [r0, #8]
    1df2:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    1df4:	6882      	ldr	r2, [r0, #8]
    1df6:	6841      	ldr	r1, [r0, #4]
    1df8:	6051      	str	r1, [r2, #4]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    1dfa:	685a      	ldr	r2, [r3, #4]
    1dfc:	4290      	cmp	r0, r2
    1dfe:	d005      	beq.n	1e0c <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    1e00:	2200      	movs	r2, #0
    1e02:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
    1e04:	681a      	ldr	r2, [r3, #0]
    1e06:	1e50      	subs	r0, r2, #1
    1e08:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
    1e0a:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    1e0c:	6882      	ldr	r2, [r0, #8]
    1e0e:	605a      	str	r2, [r3, #4]
    1e10:	e7f6      	b.n	1e00 <uxListRemove+0x14>

00001e12 <SVC_Handler>:

void vPortSVCHandler( void )
{
	/* This function is no longer used, but retained for backward
	compatibility. */
}
    1e12:	4770      	bx	lr

00001e14 <ulSetInterruptMaskFromISR>:
}
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
    1e14:	f3ef 8010 	mrs	r0, PRIMASK
    1e18:	b672      	cpsid	i
    1e1a:	4770      	bx	lr
					" bx lr				  "
				  );

	/* To avoid compiler warnings.  This line will never be reached. */
	return 0;
}
    1e1c:	2000      	movs	r0, #0

00001e1e <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( uint32_t ulMask )
{
	__asm volatile(
    1e1e:	f380 8810 	msr	PRIMASK, r0
    1e22:	4770      	bx	lr

00001e24 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
    1e24:	f3ef 8009 	mrs	r0, PSP
    1e28:	4b0e      	ldr	r3, [pc, #56]	; (1e64 <pxCurrentTCBConst>)
    1e2a:	681a      	ldr	r2, [r3, #0]
    1e2c:	3820      	subs	r0, #32
    1e2e:	6010      	str	r0, [r2, #0]
    1e30:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
    1e32:	4644      	mov	r4, r8
    1e34:	464d      	mov	r5, r9
    1e36:	4656      	mov	r6, sl
    1e38:	465f      	mov	r7, fp
    1e3a:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
    1e3c:	b508      	push	{r3, lr}
    1e3e:	b672      	cpsid	i
    1e40:	f000 f8d2 	bl	1fe8 <vTaskSwitchContext>
    1e44:	b662      	cpsie	i
    1e46:	bc0c      	pop	{r2, r3}
    1e48:	6811      	ldr	r1, [r2, #0]
    1e4a:	6808      	ldr	r0, [r1, #0]
    1e4c:	3010      	adds	r0, #16
    1e4e:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
    1e50:	46a0      	mov	r8, r4
    1e52:	46a9      	mov	r9, r5
    1e54:	46b2      	mov	sl, r6
    1e56:	46bb      	mov	fp, r7
    1e58:	f380 8809 	msr	PSP, r0
    1e5c:	3820      	subs	r0, #32
    1e5e:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
    1e60:	4718      	bx	r3
    1e62:	46c0      	nop			; (mov r8, r8)

00001e64 <pxCurrentTCBConst>:
    1e64:	20000478 	.word	0x20000478

00001e68 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
    1e68:	b510      	push	{r4, lr}
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
    1e6a:	4b07      	ldr	r3, [pc, #28]	; (1e88 <SysTick_Handler+0x20>)
    1e6c:	4798      	blx	r3
    1e6e:	0004      	movs	r4, r0
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
    1e70:	4b06      	ldr	r3, [pc, #24]	; (1e8c <SysTick_Handler+0x24>)
    1e72:	4798      	blx	r3
    1e74:	2800      	cmp	r0, #0
    1e76:	d003      	beq.n	1e80 <SysTick_Handler+0x18>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
    1e78:	2280      	movs	r2, #128	; 0x80
    1e7a:	0552      	lsls	r2, r2, #21
    1e7c:	4b04      	ldr	r3, [pc, #16]	; (1e90 <SysTick_Handler+0x28>)
    1e7e:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
    1e80:	0020      	movs	r0, r4
    1e82:	4b04      	ldr	r3, [pc, #16]	; (1e94 <SysTick_Handler+0x2c>)
    1e84:	4798      	blx	r3
}
    1e86:	bd10      	pop	{r4, pc}
    1e88:	00001e15 	.word	0x00001e15
    1e8c:	00001ec5 	.word	0x00001ec5
    1e90:	e000ed04 	.word	0xe000ed04
    1e94:	00001e1f 	.word	0x00001e1f

00001e98 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    1e98:	4b08      	ldr	r3, [pc, #32]	; (1ebc <prvResetNextTaskUnblockTime+0x24>)
    1e9a:	681b      	ldr	r3, [r3, #0]
    1e9c:	681b      	ldr	r3, [r3, #0]
    1e9e:	2b00      	cmp	r3, #0
    1ea0:	d007      	beq.n	1eb2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    1ea2:	4b06      	ldr	r3, [pc, #24]	; (1ebc <prvResetNextTaskUnblockTime+0x24>)
    1ea4:	681b      	ldr	r3, [r3, #0]
    1ea6:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
    1ea8:	68db      	ldr	r3, [r3, #12]
    1eaa:	685a      	ldr	r2, [r3, #4]
    1eac:	4b04      	ldr	r3, [pc, #16]	; (1ec0 <prvResetNextTaskUnblockTime+0x28>)
    1eae:	601a      	str	r2, [r3, #0]
	}
}
    1eb0:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
    1eb2:	2201      	movs	r2, #1
    1eb4:	4252      	negs	r2, r2
    1eb6:	4b02      	ldr	r3, [pc, #8]	; (1ec0 <prvResetNextTaskUnblockTime+0x28>)
    1eb8:	601a      	str	r2, [r3, #0]
    1eba:	e7f9      	b.n	1eb0 <prvResetNextTaskUnblockTime+0x18>
    1ebc:	2000047c 	.word	0x2000047c
    1ec0:	20000018 	.word	0x20000018

00001ec4 <xTaskIncrementTick>:
{
    1ec4:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ec6:	b083      	sub	sp, #12
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    1ec8:	4b39      	ldr	r3, [pc, #228]	; (1fb0 <xTaskIncrementTick+0xec>)
    1eca:	681b      	ldr	r3, [r3, #0]
    1ecc:	2b00      	cmp	r3, #0
    1ece:	d161      	bne.n	1f94 <xTaskIncrementTick+0xd0>
		++xTickCount;
    1ed0:	4b38      	ldr	r3, [pc, #224]	; (1fb4 <xTaskIncrementTick+0xf0>)
    1ed2:	681a      	ldr	r2, [r3, #0]
    1ed4:	3201      	adds	r2, #1
    1ed6:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
    1ed8:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
    1eda:	2e00      	cmp	r6, #0
    1edc:	d112      	bne.n	1f04 <xTaskIncrementTick+0x40>
				taskSWITCH_DELAYED_LISTS();
    1ede:	4b36      	ldr	r3, [pc, #216]	; (1fb8 <xTaskIncrementTick+0xf4>)
    1ee0:	681b      	ldr	r3, [r3, #0]
    1ee2:	681b      	ldr	r3, [r3, #0]
    1ee4:	2b00      	cmp	r3, #0
    1ee6:	d001      	beq.n	1eec <xTaskIncrementTick+0x28>
    1ee8:	b672      	cpsid	i
    1eea:	e7fe      	b.n	1eea <xTaskIncrementTick+0x26>
    1eec:	4a32      	ldr	r2, [pc, #200]	; (1fb8 <xTaskIncrementTick+0xf4>)
    1eee:	6811      	ldr	r1, [r2, #0]
    1ef0:	4b32      	ldr	r3, [pc, #200]	; (1fbc <xTaskIncrementTick+0xf8>)
    1ef2:	6818      	ldr	r0, [r3, #0]
    1ef4:	6010      	str	r0, [r2, #0]
    1ef6:	6019      	str	r1, [r3, #0]
    1ef8:	4a31      	ldr	r2, [pc, #196]	; (1fc0 <xTaskIncrementTick+0xfc>)
    1efa:	6813      	ldr	r3, [r2, #0]
    1efc:	3301      	adds	r3, #1
    1efe:	6013      	str	r3, [r2, #0]
    1f00:	4b30      	ldr	r3, [pc, #192]	; (1fc4 <xTaskIncrementTick+0x100>)
    1f02:	4798      	blx	r3
			if( xConstTickCount >= xNextTaskUnblockTime )
    1f04:	4b30      	ldr	r3, [pc, #192]	; (1fc8 <xTaskIncrementTick+0x104>)
    1f06:	681b      	ldr	r3, [r3, #0]
BaseType_t xSwitchRequired = pdFALSE;
    1f08:	2400      	movs	r4, #0
			if( xConstTickCount >= xNextTaskUnblockTime )
    1f0a:	429e      	cmp	r6, r3
    1f0c:	d333      	bcc.n	1f76 <xTaskIncrementTick+0xb2>
    1f0e:	2400      	movs	r4, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    1f10:	4f29      	ldr	r7, [pc, #164]	; (1fb8 <xTaskIncrementTick+0xf4>)
    1f12:	683b      	ldr	r3, [r7, #0]
    1f14:	681b      	ldr	r3, [r3, #0]
    1f16:	2b00      	cmp	r3, #0
    1f18:	d029      	beq.n	1f6e <xTaskIncrementTick+0xaa>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    1f1a:	4b27      	ldr	r3, [pc, #156]	; (1fb8 <xTaskIncrementTick+0xf4>)
    1f1c:	681b      	ldr	r3, [r3, #0]
    1f1e:	68db      	ldr	r3, [r3, #12]
    1f20:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    1f22:	686b      	ldr	r3, [r5, #4]
						if( xConstTickCount < xItemValue )
    1f24:	429e      	cmp	r6, r3
    1f26:	d332      	bcc.n	1f8e <xTaskIncrementTick+0xca>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    1f28:	1d2b      	adds	r3, r5, #4
    1f2a:	9301      	str	r3, [sp, #4]
    1f2c:	0018      	movs	r0, r3
    1f2e:	4b27      	ldr	r3, [pc, #156]	; (1fcc <xTaskIncrementTick+0x108>)
    1f30:	4798      	blx	r3
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    1f32:	6aab      	ldr	r3, [r5, #40]	; 0x28
    1f34:	2b00      	cmp	r3, #0
    1f36:	d003      	beq.n	1f40 <xTaskIncrementTick+0x7c>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    1f38:	0028      	movs	r0, r5
    1f3a:	3018      	adds	r0, #24
    1f3c:	4b23      	ldr	r3, [pc, #140]	; (1fcc <xTaskIncrementTick+0x108>)
    1f3e:	4798      	blx	r3
						prvAddTaskToReadyList( pxTCB );
    1f40:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    1f42:	4a23      	ldr	r2, [pc, #140]	; (1fd0 <xTaskIncrementTick+0x10c>)
    1f44:	6812      	ldr	r2, [r2, #0]
    1f46:	4293      	cmp	r3, r2
    1f48:	d901      	bls.n	1f4e <xTaskIncrementTick+0x8a>
    1f4a:	4a21      	ldr	r2, [pc, #132]	; (1fd0 <xTaskIncrementTick+0x10c>)
    1f4c:	6013      	str	r3, [r2, #0]
    1f4e:	0098      	lsls	r0, r3, #2
    1f50:	18c0      	adds	r0, r0, r3
    1f52:	0080      	lsls	r0, r0, #2
    1f54:	4b1f      	ldr	r3, [pc, #124]	; (1fd4 <xTaskIncrementTick+0x110>)
    1f56:	1818      	adds	r0, r3, r0
    1f58:	9901      	ldr	r1, [sp, #4]
    1f5a:	4b1f      	ldr	r3, [pc, #124]	; (1fd8 <xTaskIncrementTick+0x114>)
    1f5c:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    1f5e:	4b1f      	ldr	r3, [pc, #124]	; (1fdc <xTaskIncrementTick+0x118>)
    1f60:	681b      	ldr	r3, [r3, #0]
    1f62:	6aea      	ldr	r2, [r5, #44]	; 0x2c
    1f64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1f66:	429a      	cmp	r2, r3
    1f68:	d3d3      	bcc.n	1f12 <xTaskIncrementTick+0x4e>
								xSwitchRequired = pdTRUE;
    1f6a:	2401      	movs	r4, #1
    1f6c:	e7d1      	b.n	1f12 <xTaskIncrementTick+0x4e>
						xNextTaskUnblockTime = portMAX_DELAY;
    1f6e:	2201      	movs	r2, #1
    1f70:	4252      	negs	r2, r2
    1f72:	4b15      	ldr	r3, [pc, #84]	; (1fc8 <xTaskIncrementTick+0x104>)
    1f74:	601a      	str	r2, [r3, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    1f76:	4b19      	ldr	r3, [pc, #100]	; (1fdc <xTaskIncrementTick+0x118>)
    1f78:	681b      	ldr	r3, [r3, #0]
    1f7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1f7c:	0093      	lsls	r3, r2, #2
    1f7e:	189b      	adds	r3, r3, r2
    1f80:	009b      	lsls	r3, r3, #2
    1f82:	4a14      	ldr	r2, [pc, #80]	; (1fd4 <xTaskIncrementTick+0x110>)
    1f84:	589b      	ldr	r3, [r3, r2]
    1f86:	2b01      	cmp	r3, #1
    1f88:	d909      	bls.n	1f9e <xTaskIncrementTick+0xda>
				xSwitchRequired = pdTRUE;
    1f8a:	2401      	movs	r4, #1
    1f8c:	e007      	b.n	1f9e <xTaskIncrementTick+0xda>
							xNextTaskUnblockTime = xItemValue;
    1f8e:	4a0e      	ldr	r2, [pc, #56]	; (1fc8 <xTaskIncrementTick+0x104>)
    1f90:	6013      	str	r3, [r2, #0]
							break;
    1f92:	e7f0      	b.n	1f76 <xTaskIncrementTick+0xb2>
		++uxPendedTicks;
    1f94:	4a12      	ldr	r2, [pc, #72]	; (1fe0 <xTaskIncrementTick+0x11c>)
    1f96:	6813      	ldr	r3, [r2, #0]
    1f98:	3301      	adds	r3, #1
    1f9a:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
    1f9c:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
    1f9e:	4b11      	ldr	r3, [pc, #68]	; (1fe4 <xTaskIncrementTick+0x120>)
    1fa0:	681b      	ldr	r3, [r3, #0]
    1fa2:	2b00      	cmp	r3, #0
    1fa4:	d000      	beq.n	1fa8 <xTaskIncrementTick+0xe4>
			xSwitchRequired = pdTRUE;
    1fa6:	2401      	movs	r4, #1
}
    1fa8:	0020      	movs	r0, r4
    1faa:	b003      	add	sp, #12
    1fac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1fae:	46c0      	nop			; (mov r8, r8)
    1fb0:	200004ec 	.word	0x200004ec
    1fb4:	200004f8 	.word	0x200004f8
    1fb8:	2000047c 	.word	0x2000047c
    1fbc:	20000480 	.word	0x20000480
    1fc0:	200004f4 	.word	0x200004f4
    1fc4:	00001e99 	.word	0x00001e99
    1fc8:	20000018 	.word	0x20000018
    1fcc:	00001ded 	.word	0x00001ded
    1fd0:	200004f0 	.word	0x200004f0
    1fd4:	20000484 	.word	0x20000484
    1fd8:	00001dd5 	.word	0x00001dd5
    1fdc:	20000478 	.word	0x20000478
    1fe0:	200004e8 	.word	0x200004e8
    1fe4:	200004fc 	.word	0x200004fc

00001fe8 <vTaskSwitchContext>:
{
    1fe8:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    1fea:	4b26      	ldr	r3, [pc, #152]	; (2084 <STACK_SIZE+0x84>)
    1fec:	681b      	ldr	r3, [r3, #0]
    1fee:	2b00      	cmp	r3, #0
    1ff0:	d121      	bne.n	2036 <STACK_SIZE+0x36>
		xYieldPending = pdFALSE;
    1ff2:	2200      	movs	r2, #0
    1ff4:	4b24      	ldr	r3, [pc, #144]	; (2088 <STACK_SIZE+0x88>)
    1ff6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
    1ff8:	4b24      	ldr	r3, [pc, #144]	; (208c <STACK_SIZE+0x8c>)
    1ffa:	681a      	ldr	r2, [r3, #0]
    1ffc:	0093      	lsls	r3, r2, #2
    1ffe:	189b      	adds	r3, r3, r2
    2000:	009b      	lsls	r3, r3, #2
    2002:	4a23      	ldr	r2, [pc, #140]	; (2090 <STACK_SIZE+0x90>)
    2004:	589b      	ldr	r3, [r3, r2]
    2006:	2b00      	cmp	r3, #0
    2008:	d119      	bne.n	203e <STACK_SIZE+0x3e>
    200a:	4b20      	ldr	r3, [pc, #128]	; (208c <STACK_SIZE+0x8c>)
    200c:	681b      	ldr	r3, [r3, #0]
    200e:	2b00      	cmp	r3, #0
    2010:	d00f      	beq.n	2032 <STACK_SIZE+0x32>
    2012:	4a1e      	ldr	r2, [pc, #120]	; (208c <STACK_SIZE+0x8c>)
    2014:	4c1e      	ldr	r4, [pc, #120]	; (2090 <STACK_SIZE+0x90>)
    2016:	0010      	movs	r0, r2
    2018:	6813      	ldr	r3, [r2, #0]
    201a:	3b01      	subs	r3, #1
    201c:	6013      	str	r3, [r2, #0]
    201e:	6811      	ldr	r1, [r2, #0]
    2020:	008b      	lsls	r3, r1, #2
    2022:	185b      	adds	r3, r3, r1
    2024:	009b      	lsls	r3, r3, #2
    2026:	591b      	ldr	r3, [r3, r4]
    2028:	2b00      	cmp	r3, #0
    202a:	d108      	bne.n	203e <STACK_SIZE+0x3e>
    202c:	6803      	ldr	r3, [r0, #0]
    202e:	2b00      	cmp	r3, #0
    2030:	d1f2      	bne.n	2018 <STACK_SIZE+0x18>
    2032:	b672      	cpsid	i
    2034:	e7fe      	b.n	2034 <STACK_SIZE+0x34>
		xYieldPending = pdTRUE;
    2036:	2201      	movs	r2, #1
    2038:	4b13      	ldr	r3, [pc, #76]	; (2088 <STACK_SIZE+0x88>)
    203a:	601a      	str	r2, [r3, #0]
}
    203c:	bd10      	pop	{r4, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK();
    203e:	4b13      	ldr	r3, [pc, #76]	; (208c <STACK_SIZE+0x8c>)
    2040:	681a      	ldr	r2, [r3, #0]
    2042:	4813      	ldr	r0, [pc, #76]	; (2090 <STACK_SIZE+0x90>)
    2044:	0093      	lsls	r3, r2, #2
    2046:	1899      	adds	r1, r3, r2
    2048:	0089      	lsls	r1, r1, #2
    204a:	1841      	adds	r1, r0, r1
    204c:	684c      	ldr	r4, [r1, #4]
    204e:	6864      	ldr	r4, [r4, #4]
    2050:	604c      	str	r4, [r1, #4]
    2052:	189b      	adds	r3, r3, r2
    2054:	009b      	lsls	r3, r3, #2
    2056:	3308      	adds	r3, #8
    2058:	18c3      	adds	r3, r0, r3
    205a:	429c      	cmp	r4, r3
    205c:	d009      	beq.n	2072 <STACK_SIZE+0x72>
    205e:	0093      	lsls	r3, r2, #2
    2060:	189a      	adds	r2, r3, r2
    2062:	0092      	lsls	r2, r2, #2
    2064:	4b0a      	ldr	r3, [pc, #40]	; (2090 <STACK_SIZE+0x90>)
    2066:	189a      	adds	r2, r3, r2
    2068:	6853      	ldr	r3, [r2, #4]
    206a:	68da      	ldr	r2, [r3, #12]
    206c:	4b09      	ldr	r3, [pc, #36]	; (2094 <STACK_SIZE+0x94>)
    206e:	601a      	str	r2, [r3, #0]
}
    2070:	e7e4      	b.n	203c <STACK_SIZE+0x3c>
		taskSELECT_HIGHEST_PRIORITY_TASK();
    2072:	6860      	ldr	r0, [r4, #4]
    2074:	0093      	lsls	r3, r2, #2
    2076:	189b      	adds	r3, r3, r2
    2078:	009b      	lsls	r3, r3, #2
    207a:	4905      	ldr	r1, [pc, #20]	; (2090 <STACK_SIZE+0x90>)
    207c:	18cb      	adds	r3, r1, r3
    207e:	6058      	str	r0, [r3, #4]
    2080:	e7ed      	b.n	205e <STACK_SIZE+0x5e>
    2082:	46c0      	nop			; (mov r8, r8)
    2084:	200004ec 	.word	0x200004ec
    2088:	200004fc 	.word	0x200004fc
    208c:	200004f0 	.word	0x200004f0
    2090:	20000484 	.word	0x20000484
    2094:	20000478 	.word	0x20000478

00002098 <configure_usart>:

static OLED1_CREATE_INSTANCE(oled1, OLED1_EXT_HEADER);
struct usart_module usart_instance;

void configure_usart(void)
{
    2098:	b530      	push	{r4, r5, lr}
    209a:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    209c:	2380      	movs	r3, #128	; 0x80
    209e:	05db      	lsls	r3, r3, #23
    20a0:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    20a2:	2300      	movs	r3, #0
    20a4:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    20a6:	22ff      	movs	r2, #255	; 0xff
    20a8:	4669      	mov	r1, sp
    20aa:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    20ac:	2200      	movs	r2, #0
    20ae:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    20b0:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
    20b2:	2196      	movs	r1, #150	; 0x96
    20b4:	0189      	lsls	r1, r1, #6
    20b6:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    20b8:	2101      	movs	r1, #1
    20ba:	2024      	movs	r0, #36	; 0x24
    20bc:	466c      	mov	r4, sp
    20be:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    20c0:	3001      	adds	r0, #1
    20c2:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    20c4:	3125      	adds	r1, #37	; 0x25
    20c6:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    20c8:	3101      	adds	r1, #1
    20ca:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    20cc:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    20ce:	3105      	adds	r1, #5
    20d0:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    20d2:	3101      	adds	r1, #1
    20d4:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    20d6:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    20d8:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    20da:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    20dc:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    20de:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    20e0:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    20e2:	2313      	movs	r3, #19
    20e4:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    20e6:	7762      	strb	r2, [r4, #29]
	usart_get_config_defaults(&config_usart);
	//! [setup_config_defaults]

	//! [setup_change_config]
	config_usart.baudrate    = 9600;
	config_usart.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
    20e8:	2380      	movs	r3, #128	; 0x80
    20ea:	035b      	lsls	r3, r3, #13
    20ec:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
    20ee:	4b12      	ldr	r3, [pc, #72]	; (2138 <configure_usart+0xa0>)
    20f0:	930c      	str	r3, [sp, #48]	; 0x30
	config_usart.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
    20f2:	4b12      	ldr	r3, [pc, #72]	; (213c <configure_usart+0xa4>)
    20f4:	930d      	str	r3, [sp, #52]	; 0x34
	config_usart.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
    20f6:	2301      	movs	r3, #1
    20f8:	425b      	negs	r3, r3
    20fa:	930e      	str	r3, [sp, #56]	; 0x38
	config_usart.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
    20fc:	930f      	str	r3, [sp, #60]	; 0x3c
	//! [setup_change_config]

	//! [setup_set_config]
	while (usart_init(&usart_instance,
    20fe:	4d10      	ldr	r5, [pc, #64]	; (2140 <configure_usart+0xa8>)
    2100:	4c10      	ldr	r4, [pc, #64]	; (2144 <configure_usart+0xac>)
    2102:	466a      	mov	r2, sp
    2104:	4910      	ldr	r1, [pc, #64]	; (2148 <configure_usart+0xb0>)
    2106:	0028      	movs	r0, r5
    2108:	47a0      	blx	r4
    210a:	2800      	cmp	r0, #0
    210c:	d1f9      	bne.n	2102 <configure_usart+0x6a>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    210e:	4d0c      	ldr	r5, [pc, #48]	; (2140 <configure_usart+0xa8>)
    2110:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    2112:	0020      	movs	r0, r4
    2114:	4b0d      	ldr	r3, [pc, #52]	; (214c <configure_usart+0xb4>)
    2116:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    2118:	231f      	movs	r3, #31
    211a:	4018      	ands	r0, r3
    211c:	3b1e      	subs	r3, #30
    211e:	4083      	lsls	r3, r0
    2120:	4a0b      	ldr	r2, [pc, #44]	; (2150 <configure_usart+0xb8>)
    2122:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    2124:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    2126:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    2128:	2b00      	cmp	r3, #0
    212a:	d1fc      	bne.n	2126 <configure_usart+0x8e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    212c:	6823      	ldr	r3, [r4, #0]
    212e:	2202      	movs	r2, #2
    2130:	4313      	orrs	r3, r2
    2132:	6023      	str	r3, [r4, #0]
	//! [setup_set_config]

	//! [setup_enable]
	usart_enable(&usart_instance);
	//! [setup_enable]
}
    2134:	b011      	add	sp, #68	; 0x44
    2136:	bd30      	pop	{r4, r5, pc}
    2138:	00040003 	.word	0x00040003
    213c:	00050003 	.word	0x00050003
    2140:	2000055c 	.word	0x2000055c
    2144:	0000116d 	.word	0x0000116d
    2148:	42000800 	.word	0x42000800
    214c:	00000b75 	.word	0x00000b75
    2150:	e000e100 	.word	0xe000e100

00002154 <main>:

int main (void)
{
    2154:	b5f0      	push	{r4, r5, r6, r7, lr}
    2156:	46c6      	mov	lr, r8
    2158:	b500      	push	{lr}
    215a:	b092      	sub	sp, #72	; 0x48
	config->powersave  = false;
    215c:	ac01      	add	r4, sp, #4
    215e:	2700      	movs	r7, #0
    2160:	70a7      	strb	r7, [r4, #2]
		port_base->OUTSET.reg = pin_mask;
    2162:	4e54      	ldr	r6, [pc, #336]	; (22b4 <main+0x160>)
    2164:	2380      	movs	r3, #128	; 0x80
    2166:	02db      	lsls	r3, r3, #11
    2168:	61b3      	str	r3, [r6, #24]
    216a:	2380      	movs	r3, #128	; 0x80
    216c:	031b      	lsls	r3, r3, #12
    216e:	4698      	mov	r8, r3
    2170:	61b3      	str	r3, [r6, #24]
    2172:	2380      	movs	r3, #128	; 0x80
    2174:	055b      	lsls	r3, r3, #21
    2176:	61b3      	str	r3, [r6, #24]

	port_pin_set_output_level(oled1->led0_pin, !OLED1_LED_ACTIVE);
	port_pin_set_output_level(oled1->led1_pin, !OLED1_LED_ACTIVE);
	port_pin_set_output_level(oled1->led2_pin, !OLED1_LED_ACTIVE);

	pin_conf.direction  = PORT_PIN_DIR_OUTPUT_WTH_READBACK;
    2178:	2302      	movs	r3, #2
    217a:	7023      	strb	r3, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
    217c:	7067      	strb	r7, [r4, #1]
	port_pin_set_config(oled1->led0_pin, &pin_conf);
    217e:	0021      	movs	r1, r4
    2180:	2012      	movs	r0, #18
    2182:	4d4d      	ldr	r5, [pc, #308]	; (22b8 <main+0x164>)
    2184:	47a8      	blx	r5
	port_pin_set_config(oled1->led1_pin, &pin_conf);
    2186:	0021      	movs	r1, r4
    2188:	2013      	movs	r0, #19
    218a:	47a8      	blx	r5
	port_pin_set_config(oled1->led2_pin, &pin_conf);
    218c:	0021      	movs	r1, r4
    218e:	201c      	movs	r0, #28
    2190:	47a8      	blx	r5

	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    2192:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    2194:	2301      	movs	r3, #1
    2196:	7063      	strb	r3, [r4, #1]
	port_pin_set_config(oled1->button0_pin, &pin_conf);
    2198:	0021      	movs	r1, r4
    219a:	2016      	movs	r0, #22
    219c:	47a8      	blx	r5
	port_pin_set_config(oled1->button1_pin, &pin_conf);
    219e:	0021      	movs	r1, r4
    21a0:	2006      	movs	r0, #6
    21a2:	47a8      	blx	r5
	port_pin_set_config(oled1->button2_pin, &pin_conf);
    21a4:	0021      	movs	r1, r4
    21a6:	2007      	movs	r0, #7
    21a8:	47a8      	blx	r5
	oled1_init(&oled1);
	
	// Configure SERCOM USART for reception from EDBG Virtual COM Port
	//cdc_rx_init(&cdc_usart, &cdc_rx_handler);
	
	system_init();
    21aa:	4b44      	ldr	r3, [pc, #272]	; (22bc <main+0x168>)
    21ac:	4798      	blx	r3
	gfx_mono_init();
    21ae:	4b44      	ldr	r3, [pc, #272]	; (22c0 <main+0x16c>)
    21b0:	4798      	blx	r3
		port_base->OUTCLR.reg = pin_mask;
    21b2:	4643      	mov	r3, r8
    21b4:	6173      	str	r3, [r6, #20]
	
	oled1_set_led_state(&oled1, OLED1_LED2_ID, true);
	
	configure_usart();
    21b6:	4b43      	ldr	r3, [pc, #268]	; (22c4 <main+0x170>)
    21b8:	4798      	blx	r3
	
	// Print the about text in an expanding area
	
	char pressButton1[] = "SAMR21_barUp      ";
    21ba:	aa0d      	add	r2, sp, #52	; 0x34
    21bc:	4b42      	ldr	r3, [pc, #264]	; (22c8 <main+0x174>)
    21be:	cb13      	ldmia	r3!, {r0, r1, r4}
    21c0:	c213      	stmia	r2!, {r0, r1, r4}
    21c2:	0011      	movs	r1, r2
    21c4:	681a      	ldr	r2, [r3, #0]
    21c6:	600a      	str	r2, [r1, #0]
    21c8:	889a      	ldrh	r2, [r3, #4]
    21ca:	808a      	strh	r2, [r1, #4]
    21cc:	799b      	ldrb	r3, [r3, #6]
    21ce:	718b      	strb	r3, [r1, #6]
	char pressButton2[] = "SAMR21_barDown    ";
    21d0:	aa08      	add	r2, sp, #32
    21d2:	4b3e      	ldr	r3, [pc, #248]	; (22cc <main+0x178>)
    21d4:	cb13      	ldmia	r3!, {r0, r1, r4}
    21d6:	c213      	stmia	r2!, {r0, r1, r4}
    21d8:	0011      	movs	r1, r2
    21da:	681a      	ldr	r2, [r3, #0]
    21dc:	600a      	str	r2, [r1, #0]
    21de:	889a      	ldrh	r2, [r3, #4]
    21e0:	808a      	strh	r2, [r1, #4]
    21e2:	799b      	ldrb	r3, [r3, #6]
    21e4:	718b      	strb	r3, [r1, #6]
	char pressButton3[] = "SAMR21_resetEEPROM...";	// Escreve no mximo 21 caracteres por linha
    21e6:	a902      	add	r1, sp, #8
    21e8:	4b39      	ldr	r3, [pc, #228]	; (22d0 <main+0x17c>)
    21ea:	000a      	movs	r2, r1
    21ec:	cb13      	ldmia	r3!, {r0, r1, r4}
    21ee:	c213      	stmia	r2!, {r0, r1, r4}
    21f0:	cb03      	ldmia	r3!, {r0, r1}
    21f2:	c203      	stmia	r2!, {r0, r1}
    21f4:	881b      	ldrh	r3, [r3, #0]
    21f6:	8013      	strh	r3, [r2, #0]
		gfx_mono_draw_char(secondLine[i], i*SYSFONT_WIDTH, 3*SYSFONT_HEIGHT, &sysfont);
	*/
	
	do {
		if(oled1_get_button_state(&oled1, OLED1_BUTTON1_ID)){
			usart_write_buffer_wait(&usart_instance, pressButton1, sizeof(pressButton1));
    21f8:	4b36      	ldr	r3, [pc, #216]	; (22d4 <main+0x180>)
    21fa:	4698      	mov	r8, r3
    21fc:	e057      	b.n	22ae <main+0x15a>
			usart_write_buffer_wait(&usart_instance, '\n', 1);
			for(i = 0; i < sizeof(pressButton1) - 1; i++)
				gfx_mono_draw_char(pressButton1[i], i*SYSFONT_WIDTH, 0, &sysfont);
			delay_cycles_ms(50);
    21fe:	2032      	movs	r0, #50	; 0x32
    2200:	4b35      	ldr	r3, [pc, #212]	; (22d8 <main+0x184>)
    2202:	4798      	blx	r3
	return (port_base->IN.reg & pin_mask);
    2204:	6a3b      	ldr	r3, [r7, #32]
		}
		
		if(oled1_get_button_state(&oled1, OLED1_BUTTON2_ID)){
    2206:	065b      	lsls	r3, r3, #25
    2208:	d51b      	bpl.n	2242 <main+0xee>
    220a:	6a3b      	ldr	r3, [r7, #32]
			for(i = 0; i < sizeof(pressButton2) - 1; i++)
				gfx_mono_draw_char(pressButton2[i], i*SYSFONT_WIDTH, 0, &sysfont);
			delay_cycles_ms(50);
		}
		
		if(oled1_get_button_state(&oled1, OLED1_BUTTON3_ID)){
    220c:	061b      	lsls	r3, r3, #24
    220e:	d533      	bpl.n	2278 <main+0x124>
    2210:	6a3b      	ldr	r3, [r7, #32]
		if(oled1_get_button_state(&oled1, OLED1_BUTTON1_ID)){
    2212:	025b      	lsls	r3, r3, #9
    2214:	d4f6      	bmi.n	2204 <main+0xb0>
			usart_write_buffer_wait(&usart_instance, pressButton1, sizeof(pressButton1));
    2216:	2213      	movs	r2, #19
    2218:	a90d      	add	r1, sp, #52	; 0x34
    221a:	4830      	ldr	r0, [pc, #192]	; (22dc <main+0x188>)
    221c:	47c0      	blx	r8
			usart_write_buffer_wait(&usart_instance, '\n', 1);
    221e:	2201      	movs	r2, #1
    2220:	210a      	movs	r1, #10
    2222:	482e      	ldr	r0, [pc, #184]	; (22dc <main+0x188>)
    2224:	47c0      	blx	r8
    2226:	ae0d      	add	r6, sp, #52	; 0x34
    2228:	2400      	movs	r4, #0
				gfx_mono_draw_char(pressButton1[i], i*SYSFONT_WIDTH, 0, &sysfont);
    222a:	4d2d      	ldr	r5, [pc, #180]	; (22e0 <main+0x18c>)
    222c:	7830      	ldrb	r0, [r6, #0]
    222e:	4b2d      	ldr	r3, [pc, #180]	; (22e4 <main+0x190>)
    2230:	2200      	movs	r2, #0
    2232:	0021      	movs	r1, r4
    2234:	47a8      	blx	r5
    2236:	3601      	adds	r6, #1
    2238:	3406      	adds	r4, #6
    223a:	b2e4      	uxtb	r4, r4
			for(i = 0; i < sizeof(pressButton1) - 1; i++)
    223c:	2c6c      	cmp	r4, #108	; 0x6c
    223e:	d1f5      	bne.n	222c <main+0xd8>
    2240:	e7dd      	b.n	21fe <main+0xaa>
			usart_write_buffer_wait(&usart_instance, pressButton2, sizeof(pressButton2));
    2242:	4c26      	ldr	r4, [pc, #152]	; (22dc <main+0x188>)
    2244:	2213      	movs	r2, #19
    2246:	a908      	add	r1, sp, #32
    2248:	0020      	movs	r0, r4
    224a:	4e22      	ldr	r6, [pc, #136]	; (22d4 <main+0x180>)
    224c:	47b0      	blx	r6
			usart_write_buffer_wait(&usart_instance, '\n', 1);
    224e:	2201      	movs	r2, #1
    2250:	210a      	movs	r1, #10
    2252:	0020      	movs	r0, r4
    2254:	47b0      	blx	r6
    2256:	ad08      	add	r5, sp, #32
    2258:	2400      	movs	r4, #0
				gfx_mono_draw_char(pressButton2[i], i*SYSFONT_WIDTH, 0, &sysfont);
    225a:	4e21      	ldr	r6, [pc, #132]	; (22e0 <main+0x18c>)
    225c:	7828      	ldrb	r0, [r5, #0]
    225e:	4b21      	ldr	r3, [pc, #132]	; (22e4 <main+0x190>)
    2260:	2200      	movs	r2, #0
    2262:	0021      	movs	r1, r4
    2264:	47b0      	blx	r6
    2266:	3501      	adds	r5, #1
    2268:	3406      	adds	r4, #6
    226a:	b2e4      	uxtb	r4, r4
			for(i = 0; i < sizeof(pressButton2) - 1; i++)
    226c:	2c6c      	cmp	r4, #108	; 0x6c
    226e:	d1f5      	bne.n	225c <main+0x108>
			delay_cycles_ms(50);
    2270:	2032      	movs	r0, #50	; 0x32
    2272:	4b19      	ldr	r3, [pc, #100]	; (22d8 <main+0x184>)
    2274:	4798      	blx	r3
    2276:	e7c8      	b.n	220a <main+0xb6>
			usart_write_buffer_wait(&usart_instance, pressButton3, sizeof(pressButton3));
    2278:	4e18      	ldr	r6, [pc, #96]	; (22dc <main+0x188>)
    227a:	2216      	movs	r2, #22
    227c:	a902      	add	r1, sp, #8
    227e:	0030      	movs	r0, r6
    2280:	4c14      	ldr	r4, [pc, #80]	; (22d4 <main+0x180>)
    2282:	47a0      	blx	r4
			usart_write_buffer_wait(&usart_instance, '\n', 1);
    2284:	2201      	movs	r2, #1
    2286:	210a      	movs	r1, #10
    2288:	0030      	movs	r0, r6
    228a:	47a0      	blx	r4
    228c:	af02      	add	r7, sp, #8
    228e:	2400      	movs	r4, #0
			for(i = 0; i < sizeof(pressButton3) - 1; i++)
				gfx_mono_draw_char(pressButton3[i], i*SYSFONT_WIDTH, 0, &sysfont);
    2290:	4d14      	ldr	r5, [pc, #80]	; (22e4 <main+0x190>)
    2292:	4e13      	ldr	r6, [pc, #76]	; (22e0 <main+0x18c>)
    2294:	7838      	ldrb	r0, [r7, #0]
    2296:	002b      	movs	r3, r5
    2298:	2200      	movs	r2, #0
    229a:	0021      	movs	r1, r4
    229c:	47b0      	blx	r6
    229e:	3701      	adds	r7, #1
    22a0:	3406      	adds	r4, #6
    22a2:	b2e4      	uxtb	r4, r4
			for(i = 0; i < sizeof(pressButton3) - 1; i++)
    22a4:	2c7e      	cmp	r4, #126	; 0x7e
    22a6:	d1f5      	bne.n	2294 <main+0x140>
			delay_cycles_ms(50);
    22a8:	2032      	movs	r0, #50	; 0x32
    22aa:	4b0b      	ldr	r3, [pc, #44]	; (22d8 <main+0x184>)
    22ac:	4798      	blx	r3
    22ae:	4f01      	ldr	r7, [pc, #4]	; (22b4 <main+0x160>)
    22b0:	e7ae      	b.n	2210 <main+0xbc>
    22b2:	46c0      	nop			; (mov r8, r8)
    22b4:	41004400 	.word	0x41004400
    22b8:	0000079d 	.word	0x0000079d
    22bc:	00001cc1 	.word	0x00001cc1
    22c0:	00000635 	.word	0x00000635
    22c4:	00002099 	.word	0x00002099
    22c8:	000027a0 	.word	0x000027a0
    22cc:	000027b4 	.word	0x000027b4
    22d0:	000027c8 	.word	0x000027c8
    22d4:	000014dd 	.word	0x000014dd
    22d8:	000003bd 	.word	0x000003bd
    22dc:	2000055c 	.word	0x2000055c
    22e0:	00000511 	.word	0x00000511
    22e4:	20000008 	.word	0x20000008

000022e8 <__udivsi3>:
    22e8:	2200      	movs	r2, #0
    22ea:	0843      	lsrs	r3, r0, #1
    22ec:	428b      	cmp	r3, r1
    22ee:	d374      	bcc.n	23da <__udivsi3+0xf2>
    22f0:	0903      	lsrs	r3, r0, #4
    22f2:	428b      	cmp	r3, r1
    22f4:	d35f      	bcc.n	23b6 <__udivsi3+0xce>
    22f6:	0a03      	lsrs	r3, r0, #8
    22f8:	428b      	cmp	r3, r1
    22fa:	d344      	bcc.n	2386 <__udivsi3+0x9e>
    22fc:	0b03      	lsrs	r3, r0, #12
    22fe:	428b      	cmp	r3, r1
    2300:	d328      	bcc.n	2354 <__udivsi3+0x6c>
    2302:	0c03      	lsrs	r3, r0, #16
    2304:	428b      	cmp	r3, r1
    2306:	d30d      	bcc.n	2324 <__udivsi3+0x3c>
    2308:	22ff      	movs	r2, #255	; 0xff
    230a:	0209      	lsls	r1, r1, #8
    230c:	ba12      	rev	r2, r2
    230e:	0c03      	lsrs	r3, r0, #16
    2310:	428b      	cmp	r3, r1
    2312:	d302      	bcc.n	231a <__udivsi3+0x32>
    2314:	1212      	asrs	r2, r2, #8
    2316:	0209      	lsls	r1, r1, #8
    2318:	d065      	beq.n	23e6 <__udivsi3+0xfe>
    231a:	0b03      	lsrs	r3, r0, #12
    231c:	428b      	cmp	r3, r1
    231e:	d319      	bcc.n	2354 <__udivsi3+0x6c>
    2320:	e000      	b.n	2324 <__udivsi3+0x3c>
    2322:	0a09      	lsrs	r1, r1, #8
    2324:	0bc3      	lsrs	r3, r0, #15
    2326:	428b      	cmp	r3, r1
    2328:	d301      	bcc.n	232e <__udivsi3+0x46>
    232a:	03cb      	lsls	r3, r1, #15
    232c:	1ac0      	subs	r0, r0, r3
    232e:	4152      	adcs	r2, r2
    2330:	0b83      	lsrs	r3, r0, #14
    2332:	428b      	cmp	r3, r1
    2334:	d301      	bcc.n	233a <__udivsi3+0x52>
    2336:	038b      	lsls	r3, r1, #14
    2338:	1ac0      	subs	r0, r0, r3
    233a:	4152      	adcs	r2, r2
    233c:	0b43      	lsrs	r3, r0, #13
    233e:	428b      	cmp	r3, r1
    2340:	d301      	bcc.n	2346 <__udivsi3+0x5e>
    2342:	034b      	lsls	r3, r1, #13
    2344:	1ac0      	subs	r0, r0, r3
    2346:	4152      	adcs	r2, r2
    2348:	0b03      	lsrs	r3, r0, #12
    234a:	428b      	cmp	r3, r1
    234c:	d301      	bcc.n	2352 <__udivsi3+0x6a>
    234e:	030b      	lsls	r3, r1, #12
    2350:	1ac0      	subs	r0, r0, r3
    2352:	4152      	adcs	r2, r2
    2354:	0ac3      	lsrs	r3, r0, #11
    2356:	428b      	cmp	r3, r1
    2358:	d301      	bcc.n	235e <__udivsi3+0x76>
    235a:	02cb      	lsls	r3, r1, #11
    235c:	1ac0      	subs	r0, r0, r3
    235e:	4152      	adcs	r2, r2
    2360:	0a83      	lsrs	r3, r0, #10
    2362:	428b      	cmp	r3, r1
    2364:	d301      	bcc.n	236a <__udivsi3+0x82>
    2366:	028b      	lsls	r3, r1, #10
    2368:	1ac0      	subs	r0, r0, r3
    236a:	4152      	adcs	r2, r2
    236c:	0a43      	lsrs	r3, r0, #9
    236e:	428b      	cmp	r3, r1
    2370:	d301      	bcc.n	2376 <__udivsi3+0x8e>
    2372:	024b      	lsls	r3, r1, #9
    2374:	1ac0      	subs	r0, r0, r3
    2376:	4152      	adcs	r2, r2
    2378:	0a03      	lsrs	r3, r0, #8
    237a:	428b      	cmp	r3, r1
    237c:	d301      	bcc.n	2382 <__udivsi3+0x9a>
    237e:	020b      	lsls	r3, r1, #8
    2380:	1ac0      	subs	r0, r0, r3
    2382:	4152      	adcs	r2, r2
    2384:	d2cd      	bcs.n	2322 <__udivsi3+0x3a>
    2386:	09c3      	lsrs	r3, r0, #7
    2388:	428b      	cmp	r3, r1
    238a:	d301      	bcc.n	2390 <__udivsi3+0xa8>
    238c:	01cb      	lsls	r3, r1, #7
    238e:	1ac0      	subs	r0, r0, r3
    2390:	4152      	adcs	r2, r2
    2392:	0983      	lsrs	r3, r0, #6
    2394:	428b      	cmp	r3, r1
    2396:	d301      	bcc.n	239c <__udivsi3+0xb4>
    2398:	018b      	lsls	r3, r1, #6
    239a:	1ac0      	subs	r0, r0, r3
    239c:	4152      	adcs	r2, r2
    239e:	0943      	lsrs	r3, r0, #5
    23a0:	428b      	cmp	r3, r1
    23a2:	d301      	bcc.n	23a8 <__udivsi3+0xc0>
    23a4:	014b      	lsls	r3, r1, #5
    23a6:	1ac0      	subs	r0, r0, r3
    23a8:	4152      	adcs	r2, r2
    23aa:	0903      	lsrs	r3, r0, #4
    23ac:	428b      	cmp	r3, r1
    23ae:	d301      	bcc.n	23b4 <__udivsi3+0xcc>
    23b0:	010b      	lsls	r3, r1, #4
    23b2:	1ac0      	subs	r0, r0, r3
    23b4:	4152      	adcs	r2, r2
    23b6:	08c3      	lsrs	r3, r0, #3
    23b8:	428b      	cmp	r3, r1
    23ba:	d301      	bcc.n	23c0 <__udivsi3+0xd8>
    23bc:	00cb      	lsls	r3, r1, #3
    23be:	1ac0      	subs	r0, r0, r3
    23c0:	4152      	adcs	r2, r2
    23c2:	0883      	lsrs	r3, r0, #2
    23c4:	428b      	cmp	r3, r1
    23c6:	d301      	bcc.n	23cc <__udivsi3+0xe4>
    23c8:	008b      	lsls	r3, r1, #2
    23ca:	1ac0      	subs	r0, r0, r3
    23cc:	4152      	adcs	r2, r2
    23ce:	0843      	lsrs	r3, r0, #1
    23d0:	428b      	cmp	r3, r1
    23d2:	d301      	bcc.n	23d8 <__udivsi3+0xf0>
    23d4:	004b      	lsls	r3, r1, #1
    23d6:	1ac0      	subs	r0, r0, r3
    23d8:	4152      	adcs	r2, r2
    23da:	1a41      	subs	r1, r0, r1
    23dc:	d200      	bcs.n	23e0 <__udivsi3+0xf8>
    23de:	4601      	mov	r1, r0
    23e0:	4152      	adcs	r2, r2
    23e2:	4610      	mov	r0, r2
    23e4:	4770      	bx	lr
    23e6:	e7ff      	b.n	23e8 <__udivsi3+0x100>
    23e8:	b501      	push	{r0, lr}
    23ea:	2000      	movs	r0, #0
    23ec:	f000 f806 	bl	23fc <__aeabi_idiv0>
    23f0:	bd02      	pop	{r1, pc}
    23f2:	46c0      	nop			; (mov r8, r8)

000023f4 <__aeabi_uidivmod>:
    23f4:	2900      	cmp	r1, #0
    23f6:	d0f7      	beq.n	23e8 <__udivsi3+0x100>
    23f8:	e776      	b.n	22e8 <__udivsi3>
    23fa:	4770      	bx	lr

000023fc <__aeabi_idiv0>:
    23fc:	4770      	bx	lr
    23fe:	46c0      	nop			; (mov r8, r8)

00002400 <__aeabi_lmul>:
    2400:	b5f0      	push	{r4, r5, r6, r7, lr}
    2402:	46ce      	mov	lr, r9
    2404:	4647      	mov	r7, r8
    2406:	0415      	lsls	r5, r2, #16
    2408:	0c2d      	lsrs	r5, r5, #16
    240a:	002e      	movs	r6, r5
    240c:	b580      	push	{r7, lr}
    240e:	0407      	lsls	r7, r0, #16
    2410:	0c14      	lsrs	r4, r2, #16
    2412:	0c3f      	lsrs	r7, r7, #16
    2414:	4699      	mov	r9, r3
    2416:	0c03      	lsrs	r3, r0, #16
    2418:	437e      	muls	r6, r7
    241a:	435d      	muls	r5, r3
    241c:	4367      	muls	r7, r4
    241e:	4363      	muls	r3, r4
    2420:	197f      	adds	r7, r7, r5
    2422:	0c34      	lsrs	r4, r6, #16
    2424:	19e4      	adds	r4, r4, r7
    2426:	469c      	mov	ip, r3
    2428:	42a5      	cmp	r5, r4
    242a:	d903      	bls.n	2434 <__aeabi_lmul+0x34>
    242c:	2380      	movs	r3, #128	; 0x80
    242e:	025b      	lsls	r3, r3, #9
    2430:	4698      	mov	r8, r3
    2432:	44c4      	add	ip, r8
    2434:	464b      	mov	r3, r9
    2436:	4351      	muls	r1, r2
    2438:	4343      	muls	r3, r0
    243a:	0436      	lsls	r6, r6, #16
    243c:	0c36      	lsrs	r6, r6, #16
    243e:	0c25      	lsrs	r5, r4, #16
    2440:	0424      	lsls	r4, r4, #16
    2442:	4465      	add	r5, ip
    2444:	19a4      	adds	r4, r4, r6
    2446:	1859      	adds	r1, r3, r1
    2448:	1949      	adds	r1, r1, r5
    244a:	0020      	movs	r0, r4
    244c:	bc0c      	pop	{r2, r3}
    244e:	4690      	mov	r8, r2
    2450:	4699      	mov	r9, r3
    2452:	bdf0      	pop	{r4, r5, r6, r7, pc}

00002454 <__libc_init_array>:
    2454:	b570      	push	{r4, r5, r6, lr}
    2456:	2600      	movs	r6, #0
    2458:	4d0c      	ldr	r5, [pc, #48]	; (248c <__libc_init_array+0x38>)
    245a:	4c0d      	ldr	r4, [pc, #52]	; (2490 <__libc_init_array+0x3c>)
    245c:	1b64      	subs	r4, r4, r5
    245e:	10a4      	asrs	r4, r4, #2
    2460:	42a6      	cmp	r6, r4
    2462:	d109      	bne.n	2478 <__libc_init_array+0x24>
    2464:	2600      	movs	r6, #0
    2466:	f000 f9bb 	bl	27e0 <_init>
    246a:	4d0a      	ldr	r5, [pc, #40]	; (2494 <__libc_init_array+0x40>)
    246c:	4c0a      	ldr	r4, [pc, #40]	; (2498 <__libc_init_array+0x44>)
    246e:	1b64      	subs	r4, r4, r5
    2470:	10a4      	asrs	r4, r4, #2
    2472:	42a6      	cmp	r6, r4
    2474:	d105      	bne.n	2482 <__libc_init_array+0x2e>
    2476:	bd70      	pop	{r4, r5, r6, pc}
    2478:	00b3      	lsls	r3, r6, #2
    247a:	58eb      	ldr	r3, [r5, r3]
    247c:	4798      	blx	r3
    247e:	3601      	adds	r6, #1
    2480:	e7ee      	b.n	2460 <__libc_init_array+0xc>
    2482:	00b3      	lsls	r3, r6, #2
    2484:	58eb      	ldr	r3, [r5, r3]
    2486:	4798      	blx	r3
    2488:	3601      	adds	r6, #1
    248a:	e7f2      	b.n	2472 <__libc_init_array+0x1e>
    248c:	000027ec 	.word	0x000027ec
    2490:	000027ec 	.word	0x000027ec
    2494:	000027ec 	.word	0x000027ec
    2498:	000027f0 	.word	0x000027f0

0000249c <memset>:
    249c:	0003      	movs	r3, r0
    249e:	1882      	adds	r2, r0, r2
    24a0:	4293      	cmp	r3, r2
    24a2:	d100      	bne.n	24a6 <memset+0xa>
    24a4:	4770      	bx	lr
    24a6:	7019      	strb	r1, [r3, #0]
    24a8:	3301      	adds	r3, #1
    24aa:	e7f9      	b.n	24a0 <memset+0x4>

000024ac <sysfont_glyphs>:
    24ac:	0000 0000 0000 2000 2020 2020 2000 5050     .......     . PP
    24bc:	0050 0000 5000 f850 f850 5050 7820 70a0     P....PP.P.PP x.p
    24cc:	f028 c020 10c8 4020 1898 9060 40a0 90a8     (. ... @..`..@..
    24dc:	6068 4020 0000 0000 2010 4040 2040 4010     h` @..... @@@ .@
    24ec:	1020 1010 4020 5000 f820 5020 0000 2020      ... @.P . P..  
    24fc:	20f8 0020 0000 0000 2060 0040 0000 00f8     .  .....` @.....
    250c:	0000 0000 0000 6000 0060 1008 4020 0080     .......``... @..
    251c:	8870 a898 88c8 2070 2060 2020 7020 8870     p.....p `    pp.
    252c:	1008 4020 f8f8 2010 0810 7088 3010 9050     .. @... ...p.0P.
    253c:	10f8 f810 f080 0808 7088 4030 f080 8888     .........p0@....
    254c:	f870 1008 4020 4040 8870 7088 8888 7070     p... @@@p..p..pp
    255c:	8888 0878 6010 6000 0060 6060 0000 6060     ..x..`.``.``..``
    256c:	6000 4020 1008 4020 1020 0008 f800 f800     .` @.. @ .......
    257c:	0000 4080 1020 4020 7080 0888 2010 2000     ...@ . @.p... . 
    258c:	8870 6808 a8a8 7070 8888 f888 8888 88f0     p..h..pp........
    259c:	f088 8888 70f0 8088 8080 7088 90e0 8888     .....p.....p....
    25ac:	9088 f8e0 8080 80f0 f880 80f8 e080 8080     ................
    25bc:	7080 8088 9880 7088 8888 f888 8888 7088     .p.....p.......p
    25cc:	2020 2020 7020 1038 1010 9010 8860 a090          p8.....`...
    25dc:	a0c0 8890 8080 8080 8080 88f8 a8d8 8888     ................
    25ec:	8888 8888 a8c8 8898 7088 8888 8888 7088     .........p.....p
    25fc:	88f0 f088 8080 7080 8888 a888 6890 88f0     .......p.....h..
    260c:	f088 90a0 7888 8080 0870 f008 20f8 2020     .....x..p....   
    261c:	2020 8820 8888 8888 7088 8888 8888 5088        ......p.....P
    262c:	8820 8888 a8a8 88d8 8888 2050 8850 8888      .........P P...
    263c:	5088 2020 2020 08f8 2010 8040 38f8 2020     .P    ... @..8  
    264c:	2020 3820 8000 2040 0810 e000 2020 2020        8..@ ....    
    265c:	e020 5020 0088 0000 0000 0000 0000 f800      . P............
    266c:	2040 0010 0000 0000 7000 7808 7888 8080     @ .......p.x.x..
    267c:	c8b0 8888 00f0 7000 8080 7088 0808 9868     .......p...p..h.
    268c:	8888 0078 7000 f888 7080 4830 e040 4040     ..x..p...p0H@.@@
    269c:	0040 7800 7888 3008 8080 c8b0 8888 2088     @..x.x.0....... 
    26ac:	6000 2020 7020 0010 1030 9010 4060 4840     .`   p..0...`@@H
    26bc:	6050 4850 2060 2020 2020 0070 d000 a8a8     P`PH`     p.....
    26cc:	8888 0000 c8b0 8888 0088 7000 8888 7088     ...........p...p
    26dc:	0000 88f0 80f0 0080 6800 7898 0808 0000     .........h.x....
    26ec:	c8b0 8080 0080 7000 7080 f008 4040 40e0     .......p.p..@@.@
    26fc:	4840 0030 8800 8888 6898 0000 8888 5088     @H0......h.....P
    270c:	0020 8800 a888 50a8 0000 5088 5020 0088      ......P...P P..
    271c:	8800 7888 7008 0000 10f8 4020 10f8 2020     ...x.p.... @..  
    272c:	2040 1020 2020 2020 2020 4020 2020 2010     @  .       @  . 
    273c:	4020 0000 0800 4200 0c00 4200 1000 4200      @.....B...B...B
    274c:	1400 4200 1800 4200 1c00 4200 1742 0000     ...B...B...BB...
    275c:	173e 0000 173e 0000 17a0 0000 17a0 0000     >...>...........
    276c:	1756 0000 1748 0000 175c 0000 178e 0000     V...H...\.......
    277c:	1828 0000 1808 0000 1808 0000 1894 0000     (...............
    278c:	181a 0000 1836 0000 180c 0000 1844 0000     ....6.......D...
    279c:	1884 0000 4153 524d 3132 625f 7261 7055     ....SAMR21_barUp
    27ac:	2020 2020 2020 0000 4153 524d 3132 625f           ..SAMR21_b
    27bc:	7261 6f44 6e77 2020 2020 0000 4153 524d     arDown    ..SAMR
    27cc:	3132 725f 7365 7465 4545 5250 4d4f 2e2e     21_resetEEPROM..
    27dc:	002e 0000                                   ....

000027e0 <_init>:
    27e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    27e2:	46c0      	nop			; (mov r8, r8)
    27e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    27e6:	bc08      	pop	{r3}
    27e8:	469e      	mov	lr, r3
    27ea:	4770      	bx	lr

000027ec <__init_array_start>:
    27ec:	000000dd 	.word	0x000000dd

000027f0 <_fini>:
    27f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    27f2:	46c0      	nop			; (mov r8, r8)
    27f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    27f6:	bc08      	pop	{r3}
    27f8:	469e      	mov	lr, r3
    27fa:	4770      	bx	lr

000027fc <__fini_array_start>:
    27fc:	000000b5 	.word	0x000000b5
