<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="TRANSMISOR_OFDM.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="PPDU_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tb_Transmisor_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tb_Transmisor_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Tb_Transmisor_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="interleaver_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_interleaver_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1591009363" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1591009363">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591011148" xil_pn:in_ck="5720077947415379842" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1591011148">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PPDU.vhd"/>
      <outfile xil_pn:name="PPDU_FEC.vhd"/>
      <outfile xil_pn:name="PPDU_fec_scrambler.vhd"/>
      <outfile xil_pn:name="Transmisor.vhd"/>
      <outfile xil_pn:name="div_frec.vhd"/>
      <outfile xil_pn:name="fec.vhdl"/>
      <outfile xil_pn:name="interleaver.vhdl"/>
      <outfile xil_pn:name="mapper.vhdl"/>
      <outfile xil_pn:name="ppd_fec_scrambler_interleaver.vhd"/>
      <outfile xil_pn:name="scrambler.vhdl"/>
      <outfile xil_pn:name="tb_PPDU.vhd"/>
      <outfile xil_pn:name="tb_PPDU_fec.vhd"/>
      <outfile xil_pn:name="tb_Transmisor.vhd"/>
      <outfile xil_pn:name="tb_div_frec.vhd"/>
      <outfile xil_pn:name="tb_fec.vhd"/>
      <outfile xil_pn:name="tb_interleaver.vhd"/>
      <outfile xil_pn:name="tb_ppdu_fec_scrambler.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1591011555" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8325230396612678461" xil_pn:start_ts="1591011555">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591011555" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3143702429018726785" xil_pn:start_ts="1591011555">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591009363" xil_pn:in_ck="5715967421431192104" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7164154426666639422" xil_pn:start_ts="1591009363">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/IFFT.ngc"/>
      <outfile xil_pn:name="ipcore_dir/IFFT.vhd"/>
      <outfile xil_pn:name="ipcore_dir/RAM_INTERLEAVER.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM_INTERLEAVER.vhd"/>
      <outfile xil_pn:name="ipcore_dir/RAM_mapper.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM_mapper.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ROM1.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ROM1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1591011148" xil_pn:in_ck="-428951224279169462" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1591011148">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PPDU.vhd"/>
      <outfile xil_pn:name="PPDU_FEC.vhd"/>
      <outfile xil_pn:name="PPDU_fec_scrambler.vhd"/>
      <outfile xil_pn:name="Transmisor.vhd"/>
      <outfile xil_pn:name="div_frec.vhd"/>
      <outfile xil_pn:name="fec.vhdl"/>
      <outfile xil_pn:name="interleaver.vhdl"/>
      <outfile xil_pn:name="ipcore_dir/IFFT.vhd"/>
      <outfile xil_pn:name="ipcore_dir/RAM_INTERLEAVER.vhd"/>
      <outfile xil_pn:name="ipcore_dir/RAM_mapper.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ROM1.vhd"/>
      <outfile xil_pn:name="mapper.vhdl"/>
      <outfile xil_pn:name="ppd_fec_scrambler_interleaver.vhd"/>
      <outfile xil_pn:name="scrambler.vhdl"/>
      <outfile xil_pn:name="tb_PPDU.vhd"/>
      <outfile xil_pn:name="tb_PPDU_fec.vhd"/>
      <outfile xil_pn:name="tb_Transmisor.vhd"/>
      <outfile xil_pn:name="tb_div_frec.vhd"/>
      <outfile xil_pn:name="tb_fec.vhd"/>
      <outfile xil_pn:name="tb_interleaver.vhd"/>
      <outfile xil_pn:name="tb_ppdu_fec_scrambler.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1591011570" xil_pn:in_ck="-428951224279169462" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6592725819862117092" xil_pn:start_ts="1591011555">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Tb_Transmisor_beh.prj"/>
      <outfile xil_pn:name="Tb_Transmisor_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1591011571" xil_pn:in_ck="1000183353823495131" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3849093686305706601" xil_pn:start_ts="1591011570">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Tb_Transmisor_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1590898401" xil_pn:in_ck="9142380130531552804" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1590898401">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
