Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct 20 17:02:40 2024
| Host         : Kashfy-yoga7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk_6p25MHz/slow_clk_reg/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: nolabel_line66/get_fps_clock/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 342 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.786        0.000                      0                  145        0.251        0.000                      0                  145        4.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.786        0.000                      0                  145        0.251        0.000                      0                  145        4.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.786ns  (required time - arrival time)
  Source:                 nolabel_line66/get_fps_clock/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/get_fps_clock/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 1.459ns (41.208%)  route 2.082ns (58.792%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.564     5.085    nolabel_line66/get_fps_clock/clk_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  nolabel_line66/get_fps_clock/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  nolabel_line66/get_fps_clock/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.838     6.379    nolabel_line66/get_fps_clock/COUNT_reg[3]
    SLICE_X30Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.503 r  nolabel_line66/get_fps_clock/COUNT[0]_i_15/O
                         net (fo=1, routed)           0.000     6.503    nolabel_line66/get_fps_clock/COUNT[0]_i_15_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.036 r  nolabel_line66/get_fps_clock/COUNT_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.036    nolabel_line66/get_fps_clock/COUNT_reg[0]_i_8_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.153 r  nolabel_line66/get_fps_clock/COUNT_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.153    nolabel_line66/get_fps_clock/COUNT_reg[0]_i_3_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.382 r  nolabel_line66/get_fps_clock/COUNT_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.244     8.626    nolabel_line66/get_fps_clock/clear
    SLICE_X31Y48         FDRE                                         r  nolabel_line66/get_fps_clock/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.446    14.787    nolabel_line66/get_fps_clock/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  nolabel_line66/get_fps_clock/COUNT_reg[28]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y48         FDRE (Setup_fdre_C_R)       -0.615    14.412    nolabel_line66/get_fps_clock/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                          -8.626    
  -------------------------------------------------------------------
                         slack                                  5.786    

Slack (MET) :             5.786ns  (required time - arrival time)
  Source:                 nolabel_line66/get_fps_clock/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/get_fps_clock/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 1.459ns (41.208%)  route 2.082ns (58.792%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.564     5.085    nolabel_line66/get_fps_clock/clk_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  nolabel_line66/get_fps_clock/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  nolabel_line66/get_fps_clock/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.838     6.379    nolabel_line66/get_fps_clock/COUNT_reg[3]
    SLICE_X30Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.503 r  nolabel_line66/get_fps_clock/COUNT[0]_i_15/O
                         net (fo=1, routed)           0.000     6.503    nolabel_line66/get_fps_clock/COUNT[0]_i_15_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.036 r  nolabel_line66/get_fps_clock/COUNT_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.036    nolabel_line66/get_fps_clock/COUNT_reg[0]_i_8_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.153 r  nolabel_line66/get_fps_clock/COUNT_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.153    nolabel_line66/get_fps_clock/COUNT_reg[0]_i_3_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.382 r  nolabel_line66/get_fps_clock/COUNT_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.244     8.626    nolabel_line66/get_fps_clock/clear
    SLICE_X31Y48         FDRE                                         r  nolabel_line66/get_fps_clock/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.446    14.787    nolabel_line66/get_fps_clock/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  nolabel_line66/get_fps_clock/COUNT_reg[29]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y48         FDRE (Setup_fdre_C_R)       -0.615    14.412    nolabel_line66/get_fps_clock/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                          -8.626    
  -------------------------------------------------------------------
                         slack                                  5.786    

Slack (MET) :             5.786ns  (required time - arrival time)
  Source:                 nolabel_line66/get_fps_clock/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/get_fps_clock/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 1.459ns (41.208%)  route 2.082ns (58.792%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.564     5.085    nolabel_line66/get_fps_clock/clk_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  nolabel_line66/get_fps_clock/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  nolabel_line66/get_fps_clock/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.838     6.379    nolabel_line66/get_fps_clock/COUNT_reg[3]
    SLICE_X30Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.503 r  nolabel_line66/get_fps_clock/COUNT[0]_i_15/O
                         net (fo=1, routed)           0.000     6.503    nolabel_line66/get_fps_clock/COUNT[0]_i_15_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.036 r  nolabel_line66/get_fps_clock/COUNT_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.036    nolabel_line66/get_fps_clock/COUNT_reg[0]_i_8_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.153 r  nolabel_line66/get_fps_clock/COUNT_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.153    nolabel_line66/get_fps_clock/COUNT_reg[0]_i_3_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.382 r  nolabel_line66/get_fps_clock/COUNT_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.244     8.626    nolabel_line66/get_fps_clock/clear
    SLICE_X31Y48         FDRE                                         r  nolabel_line66/get_fps_clock/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.446    14.787    nolabel_line66/get_fps_clock/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  nolabel_line66/get_fps_clock/COUNT_reg[30]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y48         FDRE (Setup_fdre_C_R)       -0.615    14.412    nolabel_line66/get_fps_clock/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                          -8.626    
  -------------------------------------------------------------------
                         slack                                  5.786    

Slack (MET) :             5.786ns  (required time - arrival time)
  Source:                 nolabel_line66/get_fps_clock/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/get_fps_clock/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 1.459ns (41.208%)  route 2.082ns (58.792%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.564     5.085    nolabel_line66/get_fps_clock/clk_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  nolabel_line66/get_fps_clock/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  nolabel_line66/get_fps_clock/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.838     6.379    nolabel_line66/get_fps_clock/COUNT_reg[3]
    SLICE_X30Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.503 r  nolabel_line66/get_fps_clock/COUNT[0]_i_15/O
                         net (fo=1, routed)           0.000     6.503    nolabel_line66/get_fps_clock/COUNT[0]_i_15_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.036 r  nolabel_line66/get_fps_clock/COUNT_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.036    nolabel_line66/get_fps_clock/COUNT_reg[0]_i_8_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.153 r  nolabel_line66/get_fps_clock/COUNT_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.153    nolabel_line66/get_fps_clock/COUNT_reg[0]_i_3_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.382 r  nolabel_line66/get_fps_clock/COUNT_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.244     8.626    nolabel_line66/get_fps_clock/clear
    SLICE_X31Y48         FDRE                                         r  nolabel_line66/get_fps_clock/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.446    14.787    nolabel_line66/get_fps_clock/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  nolabel_line66/get_fps_clock/COUNT_reg[31]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y48         FDRE (Setup_fdre_C_R)       -0.615    14.412    nolabel_line66/get_fps_clock/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                          -8.626    
  -------------------------------------------------------------------
                         slack                                  5.786    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 clk_6p25MHz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 1.472ns (41.825%)  route 2.047ns (58.175%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.558     5.079    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  clk_6p25MHz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  clk_6p25MHz/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.835     6.370    clk_6p25MHz/COUNT_reg[3]
    SLICE_X28Y35         LUT3 (Prop_lut3_I2_O)        0.124     6.494 r  clk_6p25MHz/COUNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.494    clk_6p25MHz/COUNT0_carry_i_3_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.044 r  clk_6p25MHz/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.044    clk_6p25MHz/COUNT0_carry_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  clk_6p25MHz/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.158    clk_6p25MHz/COUNT0_carry__0_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.386 r  clk_6p25MHz/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.213     8.599    clk_6p25MHz/clear
    SLICE_X29Y40         FDRE                                         r  clk_6p25MHz/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.445    14.786    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X29Y40         FDRE                                         r  clk_6p25MHz/COUNT_reg[28]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X29Y40         FDRE (Setup_fdre_C_R)       -0.618    14.407    clk_6p25MHz/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 clk_6p25MHz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 1.472ns (41.825%)  route 2.047ns (58.175%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.558     5.079    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  clk_6p25MHz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  clk_6p25MHz/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.835     6.370    clk_6p25MHz/COUNT_reg[3]
    SLICE_X28Y35         LUT3 (Prop_lut3_I2_O)        0.124     6.494 r  clk_6p25MHz/COUNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.494    clk_6p25MHz/COUNT0_carry_i_3_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.044 r  clk_6p25MHz/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.044    clk_6p25MHz/COUNT0_carry_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  clk_6p25MHz/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.158    clk_6p25MHz/COUNT0_carry__0_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.386 r  clk_6p25MHz/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.213     8.599    clk_6p25MHz/clear
    SLICE_X29Y40         FDRE                                         r  clk_6p25MHz/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.445    14.786    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X29Y40         FDRE                                         r  clk_6p25MHz/COUNT_reg[29]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X29Y40         FDRE (Setup_fdre_C_R)       -0.618    14.407    clk_6p25MHz/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 clk_6p25MHz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 1.472ns (41.825%)  route 2.047ns (58.175%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.558     5.079    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  clk_6p25MHz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  clk_6p25MHz/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.835     6.370    clk_6p25MHz/COUNT_reg[3]
    SLICE_X28Y35         LUT3 (Prop_lut3_I2_O)        0.124     6.494 r  clk_6p25MHz/COUNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.494    clk_6p25MHz/COUNT0_carry_i_3_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.044 r  clk_6p25MHz/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.044    clk_6p25MHz/COUNT0_carry_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  clk_6p25MHz/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.158    clk_6p25MHz/COUNT0_carry__0_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.386 r  clk_6p25MHz/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.213     8.599    clk_6p25MHz/clear
    SLICE_X29Y40         FDRE                                         r  clk_6p25MHz/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.445    14.786    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X29Y40         FDRE                                         r  clk_6p25MHz/COUNT_reg[30]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X29Y40         FDRE (Setup_fdre_C_R)       -0.618    14.407    clk_6p25MHz/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 clk_6p25MHz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 1.472ns (41.825%)  route 2.047ns (58.175%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.558     5.079    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  clk_6p25MHz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  clk_6p25MHz/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.835     6.370    clk_6p25MHz/COUNT_reg[3]
    SLICE_X28Y35         LUT3 (Prop_lut3_I2_O)        0.124     6.494 r  clk_6p25MHz/COUNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.494    clk_6p25MHz/COUNT0_carry_i_3_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.044 r  clk_6p25MHz/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.044    clk_6p25MHz/COUNT0_carry_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  clk_6p25MHz/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.158    clk_6p25MHz/COUNT0_carry__0_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.386 r  clk_6p25MHz/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.213     8.599    clk_6p25MHz/clear
    SLICE_X29Y40         FDRE                                         r  clk_6p25MHz/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.445    14.786    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X29Y40         FDRE                                         r  clk_6p25MHz/COUNT_reg[31]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X29Y40         FDRE (Setup_fdre_C_R)       -0.618    14.407    clk_6p25MHz/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 nolabel_line66/get_fps_clock/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/get_fps_clock/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 1.459ns (42.884%)  route 1.943ns (57.116%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.564     5.085    nolabel_line66/get_fps_clock/clk_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  nolabel_line66/get_fps_clock/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  nolabel_line66/get_fps_clock/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.838     6.379    nolabel_line66/get_fps_clock/COUNT_reg[3]
    SLICE_X30Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.503 r  nolabel_line66/get_fps_clock/COUNT[0]_i_15/O
                         net (fo=1, routed)           0.000     6.503    nolabel_line66/get_fps_clock/COUNT[0]_i_15_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.036 r  nolabel_line66/get_fps_clock/COUNT_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.036    nolabel_line66/get_fps_clock/COUNT_reg[0]_i_8_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.153 r  nolabel_line66/get_fps_clock/COUNT_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.153    nolabel_line66/get_fps_clock/COUNT_reg[0]_i_3_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.382 r  nolabel_line66/get_fps_clock/COUNT_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.105     8.487    nolabel_line66/get_fps_clock/clear
    SLICE_X31Y47         FDRE                                         r  nolabel_line66/get_fps_clock/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.446    14.787    nolabel_line66/get_fps_clock/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  nolabel_line66/get_fps_clock/COUNT_reg[24]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y47         FDRE (Setup_fdre_C_R)       -0.615    14.412    nolabel_line66/get_fps_clock/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 nolabel_line66/get_fps_clock/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/get_fps_clock/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 1.459ns (42.884%)  route 1.943ns (57.116%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.564     5.085    nolabel_line66/get_fps_clock/clk_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  nolabel_line66/get_fps_clock/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  nolabel_line66/get_fps_clock/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.838     6.379    nolabel_line66/get_fps_clock/COUNT_reg[3]
    SLICE_X30Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.503 r  nolabel_line66/get_fps_clock/COUNT[0]_i_15/O
                         net (fo=1, routed)           0.000     6.503    nolabel_line66/get_fps_clock/COUNT[0]_i_15_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.036 r  nolabel_line66/get_fps_clock/COUNT_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.036    nolabel_line66/get_fps_clock/COUNT_reg[0]_i_8_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.153 r  nolabel_line66/get_fps_clock/COUNT_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.153    nolabel_line66/get_fps_clock/COUNT_reg[0]_i_3_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.382 r  nolabel_line66/get_fps_clock/COUNT_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.105     8.487    nolabel_line66/get_fps_clock/clear
    SLICE_X31Y47         FDRE                                         r  nolabel_line66/get_fps_clock/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.446    14.787    nolabel_line66/get_fps_clock/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  nolabel_line66/get_fps_clock/COUNT_reg[25]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y47         FDRE (Setup_fdre_C_R)       -0.615    14.412    nolabel_line66/get_fps_clock/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                  5.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 draw_sq/oled_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_sq/oled_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.268%)  route 0.157ns (45.732%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.554     1.437    draw_sq/clk_IBUF_BUFG
    SLICE_X51Y23         FDRE                                         r  draw_sq/oled_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  draw_sq/oled_data_reg[4]/Q
                         net (fo=6, routed)           0.157     1.735    nolabel_line66/oled_data[0]
    SLICE_X51Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.780 r  nolabel_line66/oled_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.780    draw_sq/sprite_no_reg[1]_1
    SLICE_X51Y23         FDRE                                         r  draw_sq/oled_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.822     1.949    draw_sq/clk_IBUF_BUFG
    SLICE_X51Y23         FDRE                                         r  draw_sq/oled_data_reg[4]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.092     1.529    draw_sq/oled_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_6p25MHz/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.562     1.445    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X29Y40         FDRE                                         r  clk_6p25MHz/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_6p25MHz/COUNT_reg[31]/Q
                         net (fo=3, routed)           0.118     1.704    clk_6p25MHz/COUNT_reg[31]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clk_6p25MHz/COUNT_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    clk_6p25MHz/COUNT_reg[28]_i_1_n_4
    SLICE_X29Y40         FDRE                                         r  clk_6p25MHz/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.832     1.959    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X29Y40         FDRE                                         r  clk_6p25MHz/COUNT_reg[31]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X29Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_6p25MHz/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 draw_sq/oled_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_sq/oled_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.554     1.437    draw_sq/clk_IBUF_BUFG
    SLICE_X51Y23         FDRE                                         r  draw_sq/oled_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  draw_sq/oled_data_reg[10]/Q
                         net (fo=7, routed)           0.170     1.749    nolabel_line66/oled_data[1]
    SLICE_X51Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.794 r  nolabel_line66/oled_data[10]_i_1/O
                         net (fo=1, routed)           0.000     1.794    draw_sq/sprite_no_reg[1]_0
    SLICE_X51Y23         FDRE                                         r  draw_sq/oled_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.822     1.949    draw_sq/clk_IBUF_BUFG
    SLICE_X51Y23         FDRE                                         r  draw_sq/oled_data_reg[10]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.091     1.528    draw_sq/oled_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_6p25MHz/COUNT_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz/COUNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.562     1.445    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X29Y40         FDRE                                         r  clk_6p25MHz/COUNT_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_6p25MHz/COUNT_reg[28]/Q
                         net (fo=3, routed)           0.117     1.703    clk_6p25MHz/COUNT_reg[28]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.818 r  clk_6p25MHz/COUNT_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.818    clk_6p25MHz/COUNT_reg[28]_i_1_n_7
    SLICE_X29Y40         FDRE                                         r  clk_6p25MHz/COUNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.832     1.959    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X29Y40         FDRE                                         r  clk_6p25MHz/COUNT_reg[28]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X29Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_6p25MHz/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 nolabel_line66/get_fps_clock/COUNT_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/get_fps_clock/COUNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.564     1.447    nolabel_line66/get_fps_clock/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  nolabel_line66/get_fps_clock/COUNT_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line66/get_fps_clock/COUNT_reg[28]/Q
                         net (fo=3, routed)           0.117     1.705    nolabel_line66/get_fps_clock/COUNT_reg[28]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.820 r  nolabel_line66/get_fps_clock/COUNT_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.820    nolabel_line66/get_fps_clock/COUNT_reg[28]_i_1__0_n_7
    SLICE_X31Y48         FDRE                                         r  nolabel_line66/get_fps_clock/COUNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.833     1.960    nolabel_line66/get_fps_clock/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  nolabel_line66/get_fps_clock/COUNT_reg[28]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X31Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    nolabel_line66/get_fps_clock/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 clk_6p25MHz/COUNT_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.562     1.445    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X29Y40         FDRE                                         r  clk_6p25MHz/COUNT_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_6p25MHz/COUNT_reg[30]/Q
                         net (fo=3, routed)           0.122     1.708    clk_6p25MHz/COUNT_reg[30]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  clk_6p25MHz/COUNT_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    clk_6p25MHz/COUNT_reg[28]_i_1_n_5
    SLICE_X29Y40         FDRE                                         r  clk_6p25MHz/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.832     1.959    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X29Y40         FDRE                                         r  clk_6p25MHz/COUNT_reg[30]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X29Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_6p25MHz/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 clk_6p25MHz/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz/COUNT_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.561     1.444    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE                                         r  clk_6p25MHz/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk_6p25MHz/COUNT_reg[26]/Q
                         net (fo=3, routed)           0.122     1.707    clk_6p25MHz/COUNT_reg[26]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  clk_6p25MHz/COUNT_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    clk_6p25MHz/COUNT_reg[24]_i_1_n_5
    SLICE_X29Y39         FDRE                                         r  clk_6p25MHz/COUNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.831     1.958    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE                                         r  clk_6p25MHz/COUNT_reg[26]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_6p25MHz/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 nolabel_line66/get_fps_clock/COUNT_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/get_fps_clock/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.564     1.447    nolabel_line66/get_fps_clock/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  nolabel_line66/get_fps_clock/COUNT_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line66/get_fps_clock/COUNT_reg[30]/Q
                         net (fo=3, routed)           0.122     1.710    nolabel_line66/get_fps_clock/COUNT_reg[30]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  nolabel_line66/get_fps_clock/COUNT_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.821    nolabel_line66/get_fps_clock/COUNT_reg[28]_i_1__0_n_5
    SLICE_X31Y48         FDRE                                         r  nolabel_line66/get_fps_clock/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.833     1.960    nolabel_line66/get_fps_clock/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  nolabel_line66/get_fps_clock/COUNT_reg[30]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X31Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    nolabel_line66/get_fps_clock/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 nolabel_line66/get_fps_clock/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/get_fps_clock/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.846%)  route 0.129ns (34.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.563     1.446    nolabel_line66/get_fps_clock/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  nolabel_line66/get_fps_clock/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line66/get_fps_clock/COUNT_reg[11]/Q
                         net (fo=3, routed)           0.129     1.716    nolabel_line66/get_fps_clock/COUNT_reg[11]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.824 r  nolabel_line66/get_fps_clock/COUNT_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.824    nolabel_line66/get_fps_clock/COUNT_reg[8]_i_1__0_n_4
    SLICE_X31Y43         FDRE                                         r  nolabel_line66/get_fps_clock/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.832     1.959    nolabel_line66/get_fps_clock/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  nolabel_line66/get_fps_clock/COUNT_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    nolabel_line66/get_fps_clock/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 clk_6p25MHz/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.846%)  route 0.129ns (34.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.559     1.442    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X29Y35         FDRE                                         r  clk_6p25MHz/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_6p25MHz/COUNT_reg[11]/Q
                         net (fo=3, routed)           0.129     1.712    clk_6p25MHz/COUNT_reg[11]
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.820 r  clk_6p25MHz/COUNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.820    clk_6p25MHz/COUNT_reg[8]_i_1_n_4
    SLICE_X29Y35         FDRE                                         r  clk_6p25MHz/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.828     1.955    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X29Y35         FDRE                                         r  clk_6p25MHz/COUNT_reg[11]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X29Y35         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_6p25MHz/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y23   draw_sq/oled_data_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y23   draw_sq/oled_data_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y23   draw_sq/oled_data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y41   nolabel_line66/get_fps_clock/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y43   nolabel_line66/get_fps_clock/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y43   nolabel_line66/get_fps_clock/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y44   nolabel_line66/get_fps_clock/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y44   nolabel_line66/get_fps_clock/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y44   nolabel_line66/get_fps_clock/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   nolabel_line66/get_fps_clock/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   nolabel_line66/get_fps_clock/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   nolabel_line66/get_fps_clock/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   nolabel_line66/get_fps_clock/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   nolabel_line66/get_fps_clock/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   nolabel_line66/get_fps_clock/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   nolabel_line66/get_fps_clock/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   nolabel_line66/get_fps_clock/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   nolabel_line66/get_fps_clock/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   nolabel_line66/get_fps_clock/COUNT_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y16   choose_direction/x_vect_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y16   choose_direction/x_vect_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y33   clk_6p25MHz/COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y35   clk_6p25MHz/COUNT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y35   clk_6p25MHz/COUNT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y36   clk_6p25MHz/COUNT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y36   clk_6p25MHz/COUNT_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y36   clk_6p25MHz/COUNT_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y36   clk_6p25MHz/COUNT_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y37   clk_6p25MHz/COUNT_reg[16]/C



