[submodule "VHDL/psi_tb"]
	path = VHDL/psi_tb
	url = ../../paulscherrerinstitute/psi_tb.git
[submodule "VHDL/psi_common"]
	path = VHDL/psi_common
	url = ../../paulscherrerinstitute/psi_common.git
[submodule "TCL/PsiSim"]
	path = TCL/PsiSim
	url = ../../paulscherrerinstitute/PsiSim.git
[submodule "Python/PsiPyUtils"]
	path = Python/PsiPyUtils
	url = ../../paulscherrerinstitute/PsiPyUtils.git
[submodule "Python/TbGenerator"]
	path = Python/TbGenerator
	url = ../../paulscherrerinstitute/TbGenerator.git
[submodule "Python/VivadoScripting"]
	path = Python/VivadoScripting
	url = ../../paulscherrerinstitute/VivadoScripting.git
[submodule "Python/IseScripting"]
	path = Python/IseScripting
	url = ../../paulscherrerinstitute/IseScripting.git
[submodule "VHDL/en_cl_fix"]
	path = VHDL/en_cl_fix
	url = ../../paulscherrerinstitute/en_cl_fix.git
[submodule "VHDL/psi_fix"]
	path = VHDL/psi_fix
	url = ../../paulscherrerinstitute/psi_fix.git
[submodule "TCL/PsiIpPackage"]
	path = TCL/PsiIpPackage
	url = ../../paulscherrerinstitute/PsiIpPackage.git
[submodule "VivadoIp/vivadoIP_data_rec"]
	path = VivadoIp/vivadoIP_data_rec
	url = ../../paulscherrerinstitute/vivadoIP_data_rec.git
[submodule "VivadoIp/vivadoIP_clock_measure"]
	path = VivadoIp/vivadoIP_clock_measure
	url = ../../paulscherrerinstitute/vivadoIP_clock_measure.git
[submodule "VivadoIp/vivadoIP_spi_simple"]
	path = VivadoIp/vivadoIP_spi_simple
	url = ../../paulscherrerinstitute/vivadoIP_spi_simple.git
[submodule "VivadoIp/vivadoIP_axis_data_gen"]
	path = VivadoIp/vivadoIP_axis_data_gen
	url = ../../paulscherrerinstitute/vivadoIP_axis_data_gen.git
[submodule "VivadoIp/vivadoIP_mem_test"]
	path = VivadoIp/vivadoIP_mem_test
	url = ../../paulscherrerinstitute/vivadoIP_mem_test.git
[submodule "VHDL/psi_multi_stream_daq"]
	path = VHDL/psi_multi_stream_daq
	url = ../../paulscherrerinstitute/psi_multi_stream_daq.git
[submodule "VivadoIp/vivadoIP_psi_ms_daq"]
	path = VivadoIp/vivadoIP_psi_ms_daq
	url = ../../paulscherrerinstitute/vivadoIP_psi_ms_daq.git
[submodule "Python/PsiFpgaLibDependencies"]
	path = Python/PsiFpgaLibDependencies
	url = ../../paulscherrerinstitute/PsiFpgaLibDependencies.git
[submodule "VivadoIp/vivadoIP_i2c_devreg"]
	path = VivadoIp/vivadoIP_i2c_devreg
	url = ../../paulscherrerinstitute/vivadoIP_i2c_devreg.git
[submodule "VivadoIp/vivadoIP_power_sink"]
	path = VivadoIp/vivadoIP_power_sink
	url = ../../paulscherrerinstitute/vivadoIP_power_sink.git
[submodule "VivadoIp/vivadoIP_fpga_base"]
	path = VivadoIp/vivadoIP_fpga_base
	url = ../../paulscherrerinstitute/vivadoIP_fpga_base.git
[submodule "VivadoIp/vivadoIP_sync_edge_det"]
	path = VivadoIp/vivadoIP_sync_edge_det
	url = ../../paulscherrerinstitute/vivadoIP_sync_edge_det.git
[submodule "VivadoIp/vivadoIP_axi_mm_reader"]
	path = VivadoIp/vivadoIP_axi_mm_reader
	url = ../../paulscherrerinstitute/vivadoIP_axi_mm_reader.git
