{
  "module_name": "spear1310_clock.c",
  "hash_id": "defa9076e0d79d997b4c0263b94abb3b50ce7e7f594067cea9810eeb0f9bf40e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/spear/spear1310_clock.c",
  "human_readable_source": "\n \n\n#include <linux/clkdev.h>\n#include <linux/clk/spear.h>\n#include <linux/err.h>\n#include <linux/io.h>\n#include <linux/spinlock_types.h>\n#include \"clk.h\"\n\n \n#define SPEAR1310_PLL_CFG\t\t\t(misc_base + 0x210)\n\t \n\t#define SPEAR1310_CLCD_SYNT_CLK_MASK\t\t1\n\t#define SPEAR1310_CLCD_SYNT_CLK_SHIFT\t\t31\n\t#define SPEAR1310_RAS_SYNT2_3_CLK_MASK\t\t2\n\t#define SPEAR1310_RAS_SYNT2_3_CLK_SHIFT\t\t29\n\t#define SPEAR1310_RAS_SYNT_CLK_MASK\t\t2\n\t#define SPEAR1310_RAS_SYNT0_1_CLK_SHIFT\t\t27\n\t#define SPEAR1310_PLL_CLK_MASK\t\t\t2\n\t#define SPEAR1310_PLL3_CLK_SHIFT\t\t24\n\t#define SPEAR1310_PLL2_CLK_SHIFT\t\t22\n\t#define SPEAR1310_PLL1_CLK_SHIFT\t\t20\n\n#define SPEAR1310_PLL1_CTR\t\t\t(misc_base + 0x214)\n#define SPEAR1310_PLL1_FRQ\t\t\t(misc_base + 0x218)\n#define SPEAR1310_PLL2_CTR\t\t\t(misc_base + 0x220)\n#define SPEAR1310_PLL2_FRQ\t\t\t(misc_base + 0x224)\n#define SPEAR1310_PLL3_CTR\t\t\t(misc_base + 0x22C)\n#define SPEAR1310_PLL3_FRQ\t\t\t(misc_base + 0x230)\n#define SPEAR1310_PLL4_CTR\t\t\t(misc_base + 0x238)\n#define SPEAR1310_PLL4_FRQ\t\t\t(misc_base + 0x23C)\n#define SPEAR1310_PERIP_CLK_CFG\t\t\t(misc_base + 0x244)\n\t \n\t#define SPEAR1310_GPT_OSC24_VAL\t\t\t0\n\t#define SPEAR1310_GPT_APB_VAL\t\t\t1\n\t#define SPEAR1310_GPT_CLK_MASK\t\t\t1\n\t#define SPEAR1310_GPT3_CLK_SHIFT\t\t11\n\t#define SPEAR1310_GPT2_CLK_SHIFT\t\t10\n\t#define SPEAR1310_GPT1_CLK_SHIFT\t\t9\n\t#define SPEAR1310_GPT0_CLK_SHIFT\t\t8\n\t#define SPEAR1310_UART_CLK_PLL5_VAL\t\t0\n\t#define SPEAR1310_UART_CLK_OSC24_VAL\t\t1\n\t#define SPEAR1310_UART_CLK_SYNT_VAL\t\t2\n\t#define SPEAR1310_UART_CLK_MASK\t\t\t2\n\t#define SPEAR1310_UART_CLK_SHIFT\t\t4\n\n\t#define SPEAR1310_AUX_CLK_PLL5_VAL\t\t0\n\t#define SPEAR1310_AUX_CLK_SYNT_VAL\t\t1\n\t#define SPEAR1310_CLCD_CLK_MASK\t\t\t2\n\t#define SPEAR1310_CLCD_CLK_SHIFT\t\t2\n\t#define SPEAR1310_C3_CLK_MASK\t\t\t1\n\t#define SPEAR1310_C3_CLK_SHIFT\t\t\t1\n\n#define SPEAR1310_GMAC_CLK_CFG\t\t\t(misc_base + 0x248)\n\t#define SPEAR1310_GMAC_PHY_IF_SEL_MASK\t\t3\n\t#define SPEAR1310_GMAC_PHY_IF_SEL_SHIFT\t\t4\n\t#define SPEAR1310_GMAC_PHY_CLK_MASK\t\t1\n\t#define SPEAR1310_GMAC_PHY_CLK_SHIFT\t\t3\n\t#define SPEAR1310_GMAC_PHY_INPUT_CLK_MASK\t2\n\t#define SPEAR1310_GMAC_PHY_INPUT_CLK_SHIFT\t1\n\n#define SPEAR1310_I2S_CLK_CFG\t\t\t(misc_base + 0x24C)\n\t \n\t#define SPEAR1310_I2S_SCLK_X_MASK\t\t0x1F\n\t#define SPEAR1310_I2S_SCLK_X_SHIFT\t\t27\n\t#define SPEAR1310_I2S_SCLK_Y_MASK\t\t0x1F\n\t#define SPEAR1310_I2S_SCLK_Y_SHIFT\t\t22\n\t#define SPEAR1310_I2S_SCLK_EQ_SEL_SHIFT\t\t21\n\t#define SPEAR1310_I2S_SCLK_SYNTH_ENB\t\t20\n\t#define SPEAR1310_I2S_PRS1_CLK_X_MASK\t\t0xFF\n\t#define SPEAR1310_I2S_PRS1_CLK_X_SHIFT\t\t12\n\t#define SPEAR1310_I2S_PRS1_CLK_Y_MASK\t\t0xFF\n\t#define SPEAR1310_I2S_PRS1_CLK_Y_SHIFT\t\t4\n\t#define SPEAR1310_I2S_PRS1_EQ_SEL_SHIFT\t\t3\n\t#define SPEAR1310_I2S_REF_SEL_MASK\t\t1\n\t#define SPEAR1310_I2S_REF_SHIFT\t\t\t2\n\t#define SPEAR1310_I2S_SRC_CLK_MASK\t\t2\n\t#define SPEAR1310_I2S_SRC_CLK_SHIFT\t\t0\n\n#define SPEAR1310_C3_CLK_SYNT\t\t\t(misc_base + 0x250)\n#define SPEAR1310_UART_CLK_SYNT\t\t\t(misc_base + 0x254)\n#define SPEAR1310_GMAC_CLK_SYNT\t\t\t(misc_base + 0x258)\n#define SPEAR1310_SDHCI_CLK_SYNT\t\t(misc_base + 0x25C)\n#define SPEAR1310_CFXD_CLK_SYNT\t\t\t(misc_base + 0x260)\n#define SPEAR1310_ADC_CLK_SYNT\t\t\t(misc_base + 0x264)\n#define SPEAR1310_AMBA_CLK_SYNT\t\t\t(misc_base + 0x268)\n#define SPEAR1310_CLCD_CLK_SYNT\t\t\t(misc_base + 0x270)\n#define SPEAR1310_RAS_CLK_SYNT0\t\t\t(misc_base + 0x280)\n#define SPEAR1310_RAS_CLK_SYNT1\t\t\t(misc_base + 0x288)\n#define SPEAR1310_RAS_CLK_SYNT2\t\t\t(misc_base + 0x290)\n#define SPEAR1310_RAS_CLK_SYNT3\t\t\t(misc_base + 0x298)\n\t \n\n#define SPEAR1310_PERIP1_CLK_ENB\t\t(misc_base + 0x300)\n\t \n\t#define SPEAR1310_RTC_CLK_ENB\t\t\t31\n\t#define SPEAR1310_ADC_CLK_ENB\t\t\t30\n\t#define SPEAR1310_C3_CLK_ENB\t\t\t29\n\t#define SPEAR1310_JPEG_CLK_ENB\t\t\t28\n\t#define SPEAR1310_CLCD_CLK_ENB\t\t\t27\n\t#define SPEAR1310_DMA_CLK_ENB\t\t\t25\n\t#define SPEAR1310_GPIO1_CLK_ENB\t\t\t24\n\t#define SPEAR1310_GPIO0_CLK_ENB\t\t\t23\n\t#define SPEAR1310_GPT1_CLK_ENB\t\t\t22\n\t#define SPEAR1310_GPT0_CLK_ENB\t\t\t21\n\t#define SPEAR1310_I2S0_CLK_ENB\t\t\t20\n\t#define SPEAR1310_I2S1_CLK_ENB\t\t\t19\n\t#define SPEAR1310_I2C0_CLK_ENB\t\t\t18\n\t#define SPEAR1310_SSP_CLK_ENB\t\t\t17\n\t#define SPEAR1310_UART_CLK_ENB\t\t\t15\n\t#define SPEAR1310_PCIE_SATA_2_CLK_ENB\t\t14\n\t#define SPEAR1310_PCIE_SATA_1_CLK_ENB\t\t13\n\t#define SPEAR1310_PCIE_SATA_0_CLK_ENB\t\t12\n\t#define SPEAR1310_UOC_CLK_ENB\t\t\t11\n\t#define SPEAR1310_UHC1_CLK_ENB\t\t\t10\n\t#define SPEAR1310_UHC0_CLK_ENB\t\t\t9\n\t#define SPEAR1310_GMAC_CLK_ENB\t\t\t8\n\t#define SPEAR1310_CFXD_CLK_ENB\t\t\t7\n\t#define SPEAR1310_SDHCI_CLK_ENB\t\t\t6\n\t#define SPEAR1310_SMI_CLK_ENB\t\t\t5\n\t#define SPEAR1310_FSMC_CLK_ENB\t\t\t4\n\t#define SPEAR1310_SYSRAM0_CLK_ENB\t\t3\n\t#define SPEAR1310_SYSRAM1_CLK_ENB\t\t2\n\t#define SPEAR1310_SYSROM_CLK_ENB\t\t1\n\t#define SPEAR1310_BUS_CLK_ENB\t\t\t0\n\n#define SPEAR1310_PERIP2_CLK_ENB\t\t(misc_base + 0x304)\n\t \n\t#define SPEAR1310_THSENS_CLK_ENB\t\t8\n\t#define SPEAR1310_I2S_REF_PAD_CLK_ENB\t\t7\n\t#define SPEAR1310_ACP_CLK_ENB\t\t\t6\n\t#define SPEAR1310_GPT3_CLK_ENB\t\t\t5\n\t#define SPEAR1310_GPT2_CLK_ENB\t\t\t4\n\t#define SPEAR1310_KBD_CLK_ENB\t\t\t3\n\t#define SPEAR1310_CPU_DBG_CLK_ENB\t\t2\n\t#define SPEAR1310_DDR_CORE_CLK_ENB\t\t1\n\t#define SPEAR1310_DDR_CTRL_CLK_ENB\t\t0\n\n#define SPEAR1310_RAS_CLK_ENB\t\t\t(misc_base + 0x310)\n\t \n\t#define SPEAR1310_SYNT3_CLK_ENB\t\t\t17\n\t#define SPEAR1310_SYNT2_CLK_ENB\t\t\t16\n\t#define SPEAR1310_SYNT1_CLK_ENB\t\t\t15\n\t#define SPEAR1310_SYNT0_CLK_ENB\t\t\t14\n\t#define SPEAR1310_PCLK3_CLK_ENB\t\t\t13\n\t#define SPEAR1310_PCLK2_CLK_ENB\t\t\t12\n\t#define SPEAR1310_PCLK1_CLK_ENB\t\t\t11\n\t#define SPEAR1310_PCLK0_CLK_ENB\t\t\t10\n\t#define SPEAR1310_PLL3_CLK_ENB\t\t\t9\n\t#define SPEAR1310_PLL2_CLK_ENB\t\t\t8\n\t#define SPEAR1310_C125M_PAD_CLK_ENB\t\t7\n\t#define SPEAR1310_C30M_CLK_ENB\t\t\t6\n\t#define SPEAR1310_C48M_CLK_ENB\t\t\t5\n\t#define SPEAR1310_OSC_25M_CLK_ENB\t\t4\n\t#define SPEAR1310_OSC_32K_CLK_ENB\t\t3\n\t#define SPEAR1310_OSC_24M_CLK_ENB\t\t2\n\t#define SPEAR1310_PCLK_CLK_ENB\t\t\t1\n\t#define SPEAR1310_ACLK_CLK_ENB\t\t\t0\n\n \n#define SPEAR1310_RAS_CTRL_REG0\t\t\t(ras_base + 0x000)\n\t#define SPEAR1310_SSP1_CLK_MASK\t\t\t3\n\t#define SPEAR1310_SSP1_CLK_SHIFT\t\t26\n\t#define SPEAR1310_TDM_CLK_MASK\t\t\t1\n\t#define SPEAR1310_TDM2_CLK_SHIFT\t\t24\n\t#define SPEAR1310_TDM1_CLK_SHIFT\t\t23\n\t#define SPEAR1310_I2C_CLK_MASK\t\t\t1\n\t#define SPEAR1310_I2C7_CLK_SHIFT\t\t22\n\t#define SPEAR1310_I2C6_CLK_SHIFT\t\t21\n\t#define SPEAR1310_I2C5_CLK_SHIFT\t\t20\n\t#define SPEAR1310_I2C4_CLK_SHIFT\t\t19\n\t#define SPEAR1310_I2C3_CLK_SHIFT\t\t18\n\t#define SPEAR1310_I2C2_CLK_SHIFT\t\t17\n\t#define SPEAR1310_I2C1_CLK_SHIFT\t\t16\n\t#define SPEAR1310_GPT64_CLK_MASK\t\t1\n\t#define SPEAR1310_GPT64_CLK_SHIFT\t\t15\n\t#define SPEAR1310_RAS_UART_CLK_MASK\t\t1\n\t#define SPEAR1310_UART5_CLK_SHIFT\t\t14\n\t#define SPEAR1310_UART4_CLK_SHIFT\t\t13\n\t#define SPEAR1310_UART3_CLK_SHIFT\t\t12\n\t#define SPEAR1310_UART2_CLK_SHIFT\t\t11\n\t#define SPEAR1310_UART1_CLK_SHIFT\t\t10\n\t#define SPEAR1310_PCI_CLK_MASK\t\t\t1\n\t#define SPEAR1310_PCI_CLK_SHIFT\t\t\t0\n\n#define SPEAR1310_RAS_CTRL_REG1\t\t\t(ras_base + 0x004)\n\t#define SPEAR1310_PHY_CLK_MASK\t\t\t0x3\n\t#define SPEAR1310_RMII_PHY_CLK_SHIFT\t\t0\n\t#define SPEAR1310_SMII_RGMII_PHY_CLK_SHIFT\t2\n\n#define SPEAR1310_RAS_SW_CLK_CTRL\t\t(ras_base + 0x0148)\n\t#define SPEAR1310_CAN1_CLK_ENB\t\t\t25\n\t#define SPEAR1310_CAN0_CLK_ENB\t\t\t24\n\t#define SPEAR1310_GPT64_CLK_ENB\t\t\t23\n\t#define SPEAR1310_SSP1_CLK_ENB\t\t\t22\n\t#define SPEAR1310_I2C7_CLK_ENB\t\t\t21\n\t#define SPEAR1310_I2C6_CLK_ENB\t\t\t20\n\t#define SPEAR1310_I2C5_CLK_ENB\t\t\t19\n\t#define SPEAR1310_I2C4_CLK_ENB\t\t\t18\n\t#define SPEAR1310_I2C3_CLK_ENB\t\t\t17\n\t#define SPEAR1310_I2C2_CLK_ENB\t\t\t16\n\t#define SPEAR1310_I2C1_CLK_ENB\t\t\t15\n\t#define SPEAR1310_UART5_CLK_ENB\t\t\t14\n\t#define SPEAR1310_UART4_CLK_ENB\t\t\t13\n\t#define SPEAR1310_UART3_CLK_ENB\t\t\t12\n\t#define SPEAR1310_UART2_CLK_ENB\t\t\t11\n\t#define SPEAR1310_UART1_CLK_ENB\t\t\t10\n\t#define SPEAR1310_RS485_1_CLK_ENB\t\t9\n\t#define SPEAR1310_RS485_0_CLK_ENB\t\t8\n\t#define SPEAR1310_TDM2_CLK_ENB\t\t\t7\n\t#define SPEAR1310_TDM1_CLK_ENB\t\t\t6\n\t#define SPEAR1310_PCI_CLK_ENB\t\t\t5\n\t#define SPEAR1310_GMII_CLK_ENB\t\t\t4\n\t#define SPEAR1310_MII2_CLK_ENB\t\t\t3\n\t#define SPEAR1310_MII1_CLK_ENB\t\t\t2\n\t#define SPEAR1310_MII0_CLK_ENB\t\t\t1\n\t#define SPEAR1310_ESRAM_CLK_ENB\t\t\t0\n\nstatic DEFINE_SPINLOCK(_lock);\n\n \nstatic struct pll_rate_tbl pll_rtbl[] = {\n\t \n\t{.mode = 0, .m = 0x83, .n = 0x04, .p = 0x5},  \n\t{.mode = 0, .m = 0x7D, .n = 0x06, .p = 0x3},  \n\t{.mode = 0, .m = 0x64, .n = 0x06, .p = 0x1},  \n\t{.mode = 0, .m = 0x7D, .n = 0x06, .p = 0x1},  \n\t{.mode = 0, .m = 0xA6, .n = 0x06, .p = 0x1},  \n\t{.mode = 0, .m = 0xC8, .n = 0x06, .p = 0x1},  \n\t{.mode = 0, .m = 0x7D, .n = 0x06, .p = 0x0},  \n};\n\n \nstatic struct pll_rate_tbl pll4_rtbl[] = {\n\t{.mode = 0, .m = 0x7D, .n = 0x06, .p = 0x2},  \n\t{.mode = 0, .m = 0xA6, .n = 0x06, .p = 0x2},  \n\t{.mode = 0, .m = 0xC8, .n = 0x06, .p = 0x2},  \n\t{.mode = 0, .m = 0x7D, .n = 0x06, .p = 0x0},  \n};\n\n \nstatic struct aux_rate_tbl aux_rtbl[] = {\n\t \n\t{.xscale = 10, .yscale = 204, .eq = 0},  \n\t{.xscale = 4, .yscale = 21, .eq = 0},  \n\t{.xscale = 2, .yscale = 6, .eq = 0},  \n\t{.xscale = 2, .yscale = 4, .eq = 0},  \n\t{.xscale = 1, .yscale = 3, .eq = 1},  \n\t{.xscale = 1, .yscale = 2, .eq = 1},  \n};\n\n \nstatic struct aux_rate_tbl gmac_rtbl[] = {\n\t \n\t{.xscale = 2, .yscale = 6, .eq = 0},  \n\t{.xscale = 2, .yscale = 4, .eq = 0},  \n\t{.xscale = 1, .yscale = 3, .eq = 1},  \n\t{.xscale = 1, .yscale = 2, .eq = 1},  \n};\n\n \nstatic struct frac_rate_tbl clcd_rtbl[] = {\n\t{.div = 0x14000},  \n\t{.div = 0x1284B},  \n\t{.div = 0x0D8D3},  \n\t{.div = 0x0B72C},  \n\t{.div = 0x089EE},  \n\t{.div = 0x06f1C},  \n\t{.div = 0x06E58},  \n\t{.div = 0x06c1B},  \n\t{.div = 0x04A12},  \n\t{.div = 0x0378E},  \n};\n\n \nstatic const struct aux_clk_masks i2s_prs1_masks = {\n\t.eq_sel_mask = AUX_EQ_SEL_MASK,\n\t.eq_sel_shift = SPEAR1310_I2S_PRS1_EQ_SEL_SHIFT,\n\t.eq1_mask = AUX_EQ1_SEL,\n\t.eq2_mask = AUX_EQ2_SEL,\n\t.xscale_sel_mask = SPEAR1310_I2S_PRS1_CLK_X_MASK,\n\t.xscale_sel_shift = SPEAR1310_I2S_PRS1_CLK_X_SHIFT,\n\t.yscale_sel_mask = SPEAR1310_I2S_PRS1_CLK_Y_MASK,\n\t.yscale_sel_shift = SPEAR1310_I2S_PRS1_CLK_Y_SHIFT,\n};\n\n \nstatic struct aux_clk_masks i2s_sclk_masks = {\n\t.eq_sel_mask = AUX_EQ_SEL_MASK,\n\t.eq_sel_shift = SPEAR1310_I2S_SCLK_EQ_SEL_SHIFT,\n\t.eq1_mask = AUX_EQ1_SEL,\n\t.eq2_mask = AUX_EQ2_SEL,\n\t.xscale_sel_mask = SPEAR1310_I2S_SCLK_X_MASK,\n\t.xscale_sel_shift = SPEAR1310_I2S_SCLK_X_SHIFT,\n\t.yscale_sel_mask = SPEAR1310_I2S_SCLK_Y_MASK,\n\t.yscale_sel_shift = SPEAR1310_I2S_SCLK_Y_SHIFT,\n\t.enable_bit = SPEAR1310_I2S_SCLK_SYNTH_ENB,\n};\n\n \nstatic struct aux_rate_tbl i2s_prs1_rtbl[] = {\n\t \n\t{.xscale = 1, .yscale = 12, .eq = 0},  \n\t{.xscale = 11, .yscale = 96, .eq = 0},  \n\t{.xscale = 1, .yscale = 6, .eq = 0},  \n\t{.xscale = 11, .yscale = 48, .eq = 0},  \n\n\t \n\t{.xscale = 1, .yscale = 3, .eq = 0},\n\n\t \n\t{.xscale = 17, .yscale = 37, .eq = 0},  \n\n\t{.xscale = 1, .yscale = 2, .eq = 0},  \n};\n\n \nstatic struct aux_rate_tbl i2s_sclk_rtbl[] = {\n\t \n\t{.xscale = 1, .yscale = 4, .eq = 0},  \n\t{.xscale = 1, .yscale = 2, .eq = 0},  \n};\n\n \n \nstatic struct aux_rate_tbl adc_rtbl[] = {\n\t \n\t{.xscale = 1, .yscale = 31, .eq = 0},  \n\t{.xscale = 2, .yscale = 21, .eq = 0},  \n\t{.xscale = 4, .yscale = 21, .eq = 0},  \n\t{.xscale = 10, .yscale = 42, .eq = 0},  \n};\n\n \nstatic struct frac_rate_tbl gen_rtbl[] = {\n\t \n\t{.div = 0x14000},  \n\t{.div = 0x0A000},  \n\t{.div = 0x05000},  \n\t{.div = 0x02000},  \n};\n\n \nstatic const char *vco_parents[] = { \"osc_24m_clk\", \"osc_25m_clk\", };\nstatic const char *gpt_parents[] = { \"osc_24m_clk\", \"apb_clk\", };\nstatic const char *uart0_parents[] = { \"pll5_clk\", \"uart_syn_gclk\", };\nstatic const char *c3_parents[] = { \"pll5_clk\", \"c3_syn_gclk\", };\nstatic const char *gmac_phy_input_parents[] = { \"gmii_pad_clk\", \"pll2_clk\",\n\t\"osc_25m_clk\", };\nstatic const char *gmac_phy_parents[] = { \"phy_input_mclk\", \"phy_syn_gclk\", };\nstatic const char *clcd_synth_parents[] = { \"vco1div4_clk\", \"pll2_clk\", };\nstatic const char *clcd_pixel_parents[] = { \"pll5_clk\", \"clcd_syn_clk\", };\nstatic const char *i2s_src_parents[] = { \"vco1div2_clk\", \"none\", \"pll3_clk\",\n\t\"i2s_src_pad_clk\", };\nstatic const char *i2s_ref_parents[] = { \"i2s_src_mclk\", \"i2s_prs1_clk\", };\nstatic const char *gen_synth0_1_parents[] = { \"vco1div4_clk\", \"vco3div2_clk\",\n\t\"pll3_clk\", };\nstatic const char *gen_synth2_3_parents[] = { \"vco1div4_clk\", \"vco3div2_clk\",\n\t\"pll2_clk\", };\nstatic const char *rmii_phy_parents[] = { \"ras_tx50_clk\", \"none\",\n\t\"ras_pll2_clk\", \"ras_syn0_clk\", };\nstatic const char *smii_rgmii_phy_parents[] = { \"none\", \"ras_tx125_clk\",\n\t\"ras_pll2_clk\", \"ras_syn0_clk\", };\nstatic const char *uart_parents[] = { \"ras_apb_clk\", \"gen_syn3_clk\", };\nstatic const char *i2c_parents[] = { \"ras_apb_clk\", \"gen_syn1_clk\", };\nstatic const char *ssp1_parents[] = { \"ras_apb_clk\", \"gen_syn1_clk\",\n\t\"ras_plclk0_clk\", };\nstatic const char *pci_parents[] = { \"ras_pll3_clk\", \"gen_syn2_clk\", };\nstatic const char *tdm_parents[] = { \"ras_pll3_clk\", \"gen_syn1_clk\", };\n\nvoid __init spear1310_clk_init(void __iomem *misc_base, void __iomem *ras_base)\n{\n\tstruct clk *clk, *clk1;\n\n\tclk = clk_register_fixed_rate(NULL, \"osc_32k_clk\", NULL, 0, 32000);\n\tclk_register_clkdev(clk, \"osc_32k_clk\", NULL);\n\n\tclk = clk_register_fixed_rate(NULL, \"osc_24m_clk\", NULL, 0, 24000000);\n\tclk_register_clkdev(clk, \"osc_24m_clk\", NULL);\n\n\tclk = clk_register_fixed_rate(NULL, \"osc_25m_clk\", NULL, 0, 25000000);\n\tclk_register_clkdev(clk, \"osc_25m_clk\", NULL);\n\n\tclk = clk_register_fixed_rate(NULL, \"gmii_pad_clk\", NULL, 0, 125000000);\n\tclk_register_clkdev(clk, \"gmii_pad_clk\", NULL);\n\n\tclk = clk_register_fixed_rate(NULL, \"i2s_src_pad_clk\", NULL, 0,\n\t\t\t\t      12288000);\n\tclk_register_clkdev(clk, \"i2s_src_pad_clk\", NULL);\n\n\t \n\tclk = clk_register_gate(NULL, \"rtc-spear\", \"osc_32k_clk\", 0,\n\t\t\tSPEAR1310_PERIP1_CLK_ENB, SPEAR1310_RTC_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"e0580000.rtc\");\n\n\t \n\t \n\tclk = clk_register_mux(NULL, \"vco1_mclk\", vco_parents,\n\t\t\tARRAY_SIZE(vco_parents), CLK_SET_RATE_NO_REPARENT,\n\t\t\tSPEAR1310_PLL_CFG, SPEAR1310_PLL1_CLK_SHIFT,\n\t\t\tSPEAR1310_PLL_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"vco1_mclk\", NULL);\n\tclk = clk_register_vco_pll(\"vco1_clk\", \"pll1_clk\", NULL, \"vco1_mclk\",\n\t\t\t0, SPEAR1310_PLL1_CTR, SPEAR1310_PLL1_FRQ, pll_rtbl,\n\t\t\tARRAY_SIZE(pll_rtbl), &_lock, &clk1, NULL);\n\tclk_register_clkdev(clk, \"vco1_clk\", NULL);\n\tclk_register_clkdev(clk1, \"pll1_clk\", NULL);\n\n\tclk = clk_register_mux(NULL, \"vco2_mclk\", vco_parents,\n\t\t\tARRAY_SIZE(vco_parents), CLK_SET_RATE_NO_REPARENT,\n\t\t\tSPEAR1310_PLL_CFG, SPEAR1310_PLL2_CLK_SHIFT,\n\t\t\tSPEAR1310_PLL_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"vco2_mclk\", NULL);\n\tclk = clk_register_vco_pll(\"vco2_clk\", \"pll2_clk\", NULL, \"vco2_mclk\",\n\t\t\t0, SPEAR1310_PLL2_CTR, SPEAR1310_PLL2_FRQ, pll_rtbl,\n\t\t\tARRAY_SIZE(pll_rtbl), &_lock, &clk1, NULL);\n\tclk_register_clkdev(clk, \"vco2_clk\", NULL);\n\tclk_register_clkdev(clk1, \"pll2_clk\", NULL);\n\n\tclk = clk_register_mux(NULL, \"vco3_mclk\", vco_parents,\n\t\t\tARRAY_SIZE(vco_parents), CLK_SET_RATE_NO_REPARENT,\n\t\t\tSPEAR1310_PLL_CFG, SPEAR1310_PLL3_CLK_SHIFT,\n\t\t\tSPEAR1310_PLL_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"vco3_mclk\", NULL);\n\tclk = clk_register_vco_pll(\"vco3_clk\", \"pll3_clk\", NULL, \"vco3_mclk\",\n\t\t\t0, SPEAR1310_PLL3_CTR, SPEAR1310_PLL3_FRQ, pll_rtbl,\n\t\t\tARRAY_SIZE(pll_rtbl), &_lock, &clk1, NULL);\n\tclk_register_clkdev(clk, \"vco3_clk\", NULL);\n\tclk_register_clkdev(clk1, \"pll3_clk\", NULL);\n\n\tclk = clk_register_vco_pll(\"vco4_clk\", \"pll4_clk\", NULL, \"osc_24m_clk\",\n\t\t\t0, SPEAR1310_PLL4_CTR, SPEAR1310_PLL4_FRQ, pll4_rtbl,\n\t\t\tARRAY_SIZE(pll4_rtbl), &_lock, &clk1, NULL);\n\tclk_register_clkdev(clk, \"vco4_clk\", NULL);\n\tclk_register_clkdev(clk1, \"pll4_clk\", NULL);\n\n\tclk = clk_register_fixed_rate(NULL, \"pll5_clk\", \"osc_24m_clk\", 0,\n\t\t\t48000000);\n\tclk_register_clkdev(clk, \"pll5_clk\", NULL);\n\n\tclk = clk_register_fixed_rate(NULL, \"pll6_clk\", \"osc_25m_clk\", 0,\n\t\t\t25000000);\n\tclk_register_clkdev(clk, \"pll6_clk\", NULL);\n\n\t \n\tclk = clk_register_fixed_factor(NULL, \"vco1div2_clk\", \"vco1_clk\", 0, 1,\n\t\t\t2);\n\tclk_register_clkdev(clk, \"vco1div2_clk\", NULL);\n\n\tclk = clk_register_fixed_factor(NULL, \"vco1div4_clk\", \"vco1_clk\", 0, 1,\n\t\t\t4);\n\tclk_register_clkdev(clk, \"vco1div4_clk\", NULL);\n\n\tclk = clk_register_fixed_factor(NULL, \"vco2div2_clk\", \"vco2_clk\", 0, 1,\n\t\t\t2);\n\tclk_register_clkdev(clk, \"vco2div2_clk\", NULL);\n\n\tclk = clk_register_fixed_factor(NULL, \"vco3div2_clk\", \"vco3_clk\", 0, 1,\n\t\t\t2);\n\tclk_register_clkdev(clk, \"vco3div2_clk\", NULL);\n\n\t \n\tclk_register_fixed_factor(NULL, \"thermal_clk\", \"osc_24m_clk\", 0, 1,\n\t\t\t128);\n\tclk = clk_register_gate(NULL, \"thermal_gclk\", \"thermal_clk\", 0,\n\t\t\tSPEAR1310_PERIP2_CLK_ENB, SPEAR1310_THSENS_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"spear_thermal\");\n\n\t \n\tclk = clk_register_fixed_factor(NULL, \"ddr_clk\", \"pll4_clk\", 0, 1,\n\t\t\t1);\n\tclk_register_clkdev(clk, \"ddr_clk\", NULL);\n\n\t \n\tclk = clk_register_fixed_factor(NULL, \"cpu_clk\", \"pll1_clk\",\n\t\t\tCLK_SET_RATE_PARENT, 1, 2);\n\tclk_register_clkdev(clk, \"cpu_clk\", NULL);\n\n\tclk = clk_register_fixed_factor(NULL, \"wdt_clk\", \"cpu_clk\", 0, 1,\n\t\t\t2);\n\tclk_register_clkdev(clk, NULL, \"ec800620.wdt\");\n\n\tclk = clk_register_fixed_factor(NULL, \"smp_twd_clk\", \"cpu_clk\", 0, 1,\n\t\t\t2);\n\tclk_register_clkdev(clk, NULL, \"smp_twd\");\n\n\tclk = clk_register_fixed_factor(NULL, \"ahb_clk\", \"pll1_clk\", 0, 1,\n\t\t\t6);\n\tclk_register_clkdev(clk, \"ahb_clk\", NULL);\n\n\tclk = clk_register_fixed_factor(NULL, \"apb_clk\", \"pll1_clk\", 0, 1,\n\t\t\t12);\n\tclk_register_clkdev(clk, \"apb_clk\", NULL);\n\n\t \n\tclk = clk_register_mux(NULL, \"gpt0_mclk\", gpt_parents,\n\t\t\tARRAY_SIZE(gpt_parents), CLK_SET_RATE_NO_REPARENT,\n\t\t\tSPEAR1310_PERIP_CLK_CFG, SPEAR1310_GPT0_CLK_SHIFT,\n\t\t\tSPEAR1310_GPT_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"gpt0_mclk\", NULL);\n\tclk = clk_register_gate(NULL, \"gpt0_clk\", \"gpt0_mclk\", 0,\n\t\t\tSPEAR1310_PERIP1_CLK_ENB, SPEAR1310_GPT0_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"gpt0\");\n\n\tclk = clk_register_mux(NULL, \"gpt1_mclk\", gpt_parents,\n\t\t\tARRAY_SIZE(gpt_parents), CLK_SET_RATE_NO_REPARENT,\n\t\t\tSPEAR1310_PERIP_CLK_CFG, SPEAR1310_GPT1_CLK_SHIFT,\n\t\t\tSPEAR1310_GPT_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"gpt1_mclk\", NULL);\n\tclk = clk_register_gate(NULL, \"gpt1_clk\", \"gpt1_mclk\", 0,\n\t\t\tSPEAR1310_PERIP1_CLK_ENB, SPEAR1310_GPT1_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"gpt1\");\n\n\tclk = clk_register_mux(NULL, \"gpt2_mclk\", gpt_parents,\n\t\t\tARRAY_SIZE(gpt_parents), CLK_SET_RATE_NO_REPARENT,\n\t\t\tSPEAR1310_PERIP_CLK_CFG, SPEAR1310_GPT2_CLK_SHIFT,\n\t\t\tSPEAR1310_GPT_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"gpt2_mclk\", NULL);\n\tclk = clk_register_gate(NULL, \"gpt2_clk\", \"gpt2_mclk\", 0,\n\t\t\tSPEAR1310_PERIP2_CLK_ENB, SPEAR1310_GPT2_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"gpt2\");\n\n\tclk = clk_register_mux(NULL, \"gpt3_mclk\", gpt_parents,\n\t\t\tARRAY_SIZE(gpt_parents), CLK_SET_RATE_NO_REPARENT,\n\t\t\tSPEAR1310_PERIP_CLK_CFG, SPEAR1310_GPT3_CLK_SHIFT,\n\t\t\tSPEAR1310_GPT_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"gpt3_mclk\", NULL);\n\tclk = clk_register_gate(NULL, \"gpt3_clk\", \"gpt3_mclk\", 0,\n\t\t\tSPEAR1310_PERIP2_CLK_ENB, SPEAR1310_GPT3_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"gpt3\");\n\n\t \n\tclk = clk_register_aux(\"uart_syn_clk\", \"uart_syn_gclk\", \"vco1div2_clk\",\n\t\t\t0, SPEAR1310_UART_CLK_SYNT, NULL, aux_rtbl,\n\t\t\tARRAY_SIZE(aux_rtbl), &_lock, &clk1);\n\tclk_register_clkdev(clk, \"uart_syn_clk\", NULL);\n\tclk_register_clkdev(clk1, \"uart_syn_gclk\", NULL);\n\n\tclk = clk_register_mux(NULL, \"uart0_mclk\", uart0_parents,\n\t\t\tARRAY_SIZE(uart0_parents),\n\t\t\tCLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,\n\t\t\tSPEAR1310_PERIP_CLK_CFG, SPEAR1310_UART_CLK_SHIFT,\n\t\t\tSPEAR1310_UART_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"uart0_mclk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"uart0_clk\", \"uart0_mclk\",\n\t\t\tCLK_SET_RATE_PARENT, SPEAR1310_PERIP1_CLK_ENB,\n\t\t\tSPEAR1310_UART_CLK_ENB, 0, &_lock);\n\tclk_register_clkdev(clk, NULL, \"e0000000.serial\");\n\n\tclk = clk_register_aux(\"sdhci_syn_clk\", \"sdhci_syn_gclk\",\n\t\t\t\"vco1div2_clk\", 0, SPEAR1310_SDHCI_CLK_SYNT, NULL,\n\t\t\taux_rtbl, ARRAY_SIZE(aux_rtbl), &_lock, &clk1);\n\tclk_register_clkdev(clk, \"sdhci_syn_clk\", NULL);\n\tclk_register_clkdev(clk1, \"sdhci_syn_gclk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"sdhci_clk\", \"sdhci_syn_gclk\",\n\t\t\tCLK_SET_RATE_PARENT, SPEAR1310_PERIP1_CLK_ENB,\n\t\t\tSPEAR1310_SDHCI_CLK_ENB, 0, &_lock);\n\tclk_register_clkdev(clk, NULL, \"b3000000.sdhci\");\n\n\tclk = clk_register_aux(\"cfxd_syn_clk\", \"cfxd_syn_gclk\", \"vco1div2_clk\",\n\t\t\t0, SPEAR1310_CFXD_CLK_SYNT, NULL, aux_rtbl,\n\t\t\tARRAY_SIZE(aux_rtbl), &_lock, &clk1);\n\tclk_register_clkdev(clk, \"cfxd_syn_clk\", NULL);\n\tclk_register_clkdev(clk1, \"cfxd_syn_gclk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"cfxd_clk\", \"cfxd_syn_gclk\",\n\t\t\tCLK_SET_RATE_PARENT, SPEAR1310_PERIP1_CLK_ENB,\n\t\t\tSPEAR1310_CFXD_CLK_ENB, 0, &_lock);\n\tclk_register_clkdev(clk, NULL, \"b2800000.cf\");\n\tclk_register_clkdev(clk, NULL, \"arasan_xd\");\n\n\tclk = clk_register_aux(\"c3_syn_clk\", \"c3_syn_gclk\", \"vco1div2_clk\",\n\t\t\t0, SPEAR1310_C3_CLK_SYNT, NULL, aux_rtbl,\n\t\t\tARRAY_SIZE(aux_rtbl), &_lock, &clk1);\n\tclk_register_clkdev(clk, \"c3_syn_clk\", NULL);\n\tclk_register_clkdev(clk1, \"c3_syn_gclk\", NULL);\n\n\tclk = clk_register_mux(NULL, \"c3_mclk\", c3_parents,\n\t\t\tARRAY_SIZE(c3_parents),\n\t\t\tCLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,\n\t\t\tSPEAR1310_PERIP_CLK_CFG, SPEAR1310_C3_CLK_SHIFT,\n\t\t\tSPEAR1310_C3_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"c3_mclk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"c3_clk\", \"c3_mclk\", 0,\n\t\t\tSPEAR1310_PERIP1_CLK_ENB, SPEAR1310_C3_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"c3\");\n\n\t \n\tclk = clk_register_mux(NULL, \"phy_input_mclk\", gmac_phy_input_parents,\n\t\t\tARRAY_SIZE(gmac_phy_input_parents),\n\t\t\tCLK_SET_RATE_NO_REPARENT, SPEAR1310_GMAC_CLK_CFG,\n\t\t\tSPEAR1310_GMAC_PHY_INPUT_CLK_SHIFT,\n\t\t\tSPEAR1310_GMAC_PHY_INPUT_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"phy_input_mclk\", NULL);\n\n\tclk = clk_register_aux(\"phy_syn_clk\", \"phy_syn_gclk\", \"phy_input_mclk\",\n\t\t\t0, SPEAR1310_GMAC_CLK_SYNT, NULL, gmac_rtbl,\n\t\t\tARRAY_SIZE(gmac_rtbl), &_lock, &clk1);\n\tclk_register_clkdev(clk, \"phy_syn_clk\", NULL);\n\tclk_register_clkdev(clk1, \"phy_syn_gclk\", NULL);\n\n\tclk = clk_register_mux(NULL, \"phy_mclk\", gmac_phy_parents,\n\t\t\tARRAY_SIZE(gmac_phy_parents), CLK_SET_RATE_NO_REPARENT,\n\t\t\tSPEAR1310_PERIP_CLK_CFG, SPEAR1310_GMAC_PHY_CLK_SHIFT,\n\t\t\tSPEAR1310_GMAC_PHY_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"stmmacphy.0\", NULL);\n\n\t \n\tclk = clk_register_mux(NULL, \"clcd_syn_mclk\", clcd_synth_parents,\n\t\t\tARRAY_SIZE(clcd_synth_parents),\n\t\t\tCLK_SET_RATE_NO_REPARENT, SPEAR1310_CLCD_CLK_SYNT,\n\t\t\tSPEAR1310_CLCD_SYNT_CLK_SHIFT,\n\t\t\tSPEAR1310_CLCD_SYNT_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"clcd_syn_mclk\", NULL);\n\n\tclk = clk_register_frac(\"clcd_syn_clk\", \"clcd_syn_mclk\", 0,\n\t\t\tSPEAR1310_CLCD_CLK_SYNT, clcd_rtbl,\n\t\t\tARRAY_SIZE(clcd_rtbl), &_lock);\n\tclk_register_clkdev(clk, \"clcd_syn_clk\", NULL);\n\n\tclk = clk_register_mux(NULL, \"clcd_pixel_mclk\", clcd_pixel_parents,\n\t\t\tARRAY_SIZE(clcd_pixel_parents),\n\t\t\tCLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,\n\t\t\tSPEAR1310_PERIP_CLK_CFG, SPEAR1310_CLCD_CLK_SHIFT,\n\t\t\tSPEAR1310_CLCD_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"clcd_pixel_mclk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"clcd_clk\", \"clcd_pixel_mclk\", 0,\n\t\t\tSPEAR1310_PERIP1_CLK_ENB, SPEAR1310_CLCD_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"e1000000.clcd\");\n\n\t \n\tclk = clk_register_mux(NULL, \"i2s_src_mclk\", i2s_src_parents,\n\t\t\tARRAY_SIZE(i2s_src_parents), CLK_SET_RATE_NO_REPARENT,\n\t\t\tSPEAR1310_I2S_CLK_CFG, SPEAR1310_I2S_SRC_CLK_SHIFT,\n\t\t\tSPEAR1310_I2S_SRC_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"i2s_src_mclk\", NULL);\n\n\tclk = clk_register_aux(\"i2s_prs1_clk\", NULL, \"i2s_src_mclk\", 0,\n\t\t\tSPEAR1310_I2S_CLK_CFG, &i2s_prs1_masks, i2s_prs1_rtbl,\n\t\t\tARRAY_SIZE(i2s_prs1_rtbl), &_lock, NULL);\n\tclk_register_clkdev(clk, \"i2s_prs1_clk\", NULL);\n\n\tclk = clk_register_mux(NULL, \"i2s_ref_mclk\", i2s_ref_parents,\n\t\t\tARRAY_SIZE(i2s_ref_parents),\n\t\t\tCLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,\n\t\t\tSPEAR1310_I2S_CLK_CFG, SPEAR1310_I2S_REF_SHIFT,\n\t\t\tSPEAR1310_I2S_REF_SEL_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"i2s_ref_mclk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"i2s_ref_pad_clk\", \"i2s_ref_mclk\", 0,\n\t\t\tSPEAR1310_PERIP2_CLK_ENB, SPEAR1310_I2S_REF_PAD_CLK_ENB,\n\t\t\t0, &_lock);\n\tclk_register_clkdev(clk, \"i2s_ref_pad_clk\", NULL);\n\n\tclk = clk_register_aux(\"i2s_sclk_clk\", \"i2s_sclk_gclk\",\n\t\t\t\"i2s_ref_mclk\", 0, SPEAR1310_I2S_CLK_CFG,\n\t\t\t&i2s_sclk_masks, i2s_sclk_rtbl,\n\t\t\tARRAY_SIZE(i2s_sclk_rtbl), &_lock, &clk1);\n\tclk_register_clkdev(clk, \"i2s_sclk_clk\", NULL);\n\tclk_register_clkdev(clk1, \"i2s_sclk_gclk\", NULL);\n\n\t \n\tclk = clk_register_gate(NULL, \"i2c0_clk\", \"ahb_clk\", 0,\n\t\t\tSPEAR1310_PERIP1_CLK_ENB, SPEAR1310_I2C0_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"e0280000.i2c\");\n\n\tclk = clk_register_gate(NULL, \"dma_clk\", \"ahb_clk\", 0,\n\t\t\tSPEAR1310_PERIP1_CLK_ENB, SPEAR1310_DMA_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"ea800000.dma\");\n\tclk_register_clkdev(clk, NULL, \"eb000000.dma\");\n\n\tclk = clk_register_gate(NULL, \"jpeg_clk\", \"ahb_clk\", 0,\n\t\t\tSPEAR1310_PERIP1_CLK_ENB, SPEAR1310_JPEG_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"b2000000.jpeg\");\n\n\tclk = clk_register_gate(NULL, \"gmac_clk\", \"ahb_clk\", 0,\n\t\t\tSPEAR1310_PERIP1_CLK_ENB, SPEAR1310_GMAC_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"e2000000.eth\");\n\n\tclk = clk_register_gate(NULL, \"fsmc_clk\", \"ahb_clk\", 0,\n\t\t\tSPEAR1310_PERIP1_CLK_ENB, SPEAR1310_FSMC_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"b0000000.flash\");\n\n\tclk = clk_register_gate(NULL, \"smi_clk\", \"ahb_clk\", 0,\n\t\t\tSPEAR1310_PERIP1_CLK_ENB, SPEAR1310_SMI_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"ea000000.flash\");\n\n\tclk = clk_register_gate(NULL, \"usbh0_clk\", \"ahb_clk\", 0,\n\t\t\tSPEAR1310_PERIP1_CLK_ENB, SPEAR1310_UHC0_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"e4000000.ohci\");\n\tclk_register_clkdev(clk, NULL, \"e4800000.ehci\");\n\n\tclk = clk_register_gate(NULL, \"usbh1_clk\", \"ahb_clk\", 0,\n\t\t\tSPEAR1310_PERIP1_CLK_ENB, SPEAR1310_UHC1_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"e5000000.ohci\");\n\tclk_register_clkdev(clk, NULL, \"e5800000.ehci\");\n\n\tclk = clk_register_gate(NULL, \"uoc_clk\", \"ahb_clk\", 0,\n\t\t\tSPEAR1310_PERIP1_CLK_ENB, SPEAR1310_UOC_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"e3800000.otg\");\n\n\tclk = clk_register_gate(NULL, \"pcie_sata_0_clk\", \"ahb_clk\", 0,\n\t\t\tSPEAR1310_PERIP1_CLK_ENB, SPEAR1310_PCIE_SATA_0_CLK_ENB,\n\t\t\t0, &_lock);\n\tclk_register_clkdev(clk, NULL, \"b1000000.pcie\");\n\tclk_register_clkdev(clk, NULL, \"b1000000.ahci\");\n\n\tclk = clk_register_gate(NULL, \"pcie_sata_1_clk\", \"ahb_clk\", 0,\n\t\t\tSPEAR1310_PERIP1_CLK_ENB, SPEAR1310_PCIE_SATA_1_CLK_ENB,\n\t\t\t0, &_lock);\n\tclk_register_clkdev(clk, NULL, \"b1800000.pcie\");\n\tclk_register_clkdev(clk, NULL, \"b1800000.ahci\");\n\n\tclk = clk_register_gate(NULL, \"pcie_sata_2_clk\", \"ahb_clk\", 0,\n\t\t\tSPEAR1310_PERIP1_CLK_ENB, SPEAR1310_PCIE_SATA_2_CLK_ENB,\n\t\t\t0, &_lock);\n\tclk_register_clkdev(clk, NULL, \"b4000000.pcie\");\n\tclk_register_clkdev(clk, NULL, \"b4000000.ahci\");\n\n\tclk = clk_register_gate(NULL, \"sysram0_clk\", \"ahb_clk\", 0,\n\t\t\tSPEAR1310_PERIP1_CLK_ENB, SPEAR1310_SYSRAM0_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, \"sysram0_clk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"sysram1_clk\", \"ahb_clk\", 0,\n\t\t\tSPEAR1310_PERIP1_CLK_ENB, SPEAR1310_SYSRAM1_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, \"sysram1_clk\", NULL);\n\n\tclk = clk_register_aux(\"adc_syn_clk\", \"adc_syn_gclk\", \"ahb_clk\",\n\t\t\t0, SPEAR1310_ADC_CLK_SYNT, NULL, adc_rtbl,\n\t\t\tARRAY_SIZE(adc_rtbl), &_lock, &clk1);\n\tclk_register_clkdev(clk, \"adc_syn_clk\", NULL);\n\tclk_register_clkdev(clk1, \"adc_syn_gclk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"adc_clk\", \"adc_syn_gclk\",\n\t\t\tCLK_SET_RATE_PARENT, SPEAR1310_PERIP1_CLK_ENB,\n\t\t\tSPEAR1310_ADC_CLK_ENB, 0, &_lock);\n\tclk_register_clkdev(clk, NULL, \"e0080000.adc\");\n\n\t \n\tclk = clk_register_gate(NULL, \"ssp0_clk\", \"apb_clk\", 0,\n\t\t\tSPEAR1310_PERIP1_CLK_ENB, SPEAR1310_SSP_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"e0100000.spi\");\n\n\tclk = clk_register_gate(NULL, \"gpio0_clk\", \"apb_clk\", 0,\n\t\t\tSPEAR1310_PERIP1_CLK_ENB, SPEAR1310_GPIO0_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"e0600000.gpio\");\n\n\tclk = clk_register_gate(NULL, \"gpio1_clk\", \"apb_clk\", 0,\n\t\t\tSPEAR1310_PERIP1_CLK_ENB, SPEAR1310_GPIO1_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"e0680000.gpio\");\n\n\tclk = clk_register_gate(NULL, \"i2s0_clk\", \"apb_clk\", 0,\n\t\t\tSPEAR1310_PERIP1_CLK_ENB, SPEAR1310_I2S0_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"e0180000.i2s\");\n\n\tclk = clk_register_gate(NULL, \"i2s1_clk\", \"apb_clk\", 0,\n\t\t\tSPEAR1310_PERIP1_CLK_ENB, SPEAR1310_I2S1_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"e0200000.i2s\");\n\n\tclk = clk_register_gate(NULL, \"kbd_clk\", \"apb_clk\", 0,\n\t\t\tSPEAR1310_PERIP2_CLK_ENB, SPEAR1310_KBD_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"e0300000.kbd\");\n\n\t \n\tclk = clk_register_mux(NULL, \"gen_syn0_1_mclk\", gen_synth0_1_parents,\n\t\t\tARRAY_SIZE(gen_synth0_1_parents),\n\t\t\tCLK_SET_RATE_NO_REPARENT, SPEAR1310_PLL_CFG,\n\t\t\tSPEAR1310_RAS_SYNT0_1_CLK_SHIFT,\n\t\t\tSPEAR1310_RAS_SYNT_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"gen_syn0_1_clk\", NULL);\n\n\tclk = clk_register_mux(NULL, \"gen_syn2_3_mclk\", gen_synth2_3_parents,\n\t\t\tARRAY_SIZE(gen_synth2_3_parents),\n\t\t\tCLK_SET_RATE_NO_REPARENT, SPEAR1310_PLL_CFG,\n\t\t\tSPEAR1310_RAS_SYNT2_3_CLK_SHIFT,\n\t\t\tSPEAR1310_RAS_SYNT_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"gen_syn2_3_clk\", NULL);\n\n\tclk = clk_register_frac(\"gen_syn0_clk\", \"gen_syn0_1_clk\", 0,\n\t\t\tSPEAR1310_RAS_CLK_SYNT0, gen_rtbl, ARRAY_SIZE(gen_rtbl),\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, \"gen_syn0_clk\", NULL);\n\n\tclk = clk_register_frac(\"gen_syn1_clk\", \"gen_syn0_1_clk\", 0,\n\t\t\tSPEAR1310_RAS_CLK_SYNT1, gen_rtbl, ARRAY_SIZE(gen_rtbl),\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, \"gen_syn1_clk\", NULL);\n\n\tclk = clk_register_frac(\"gen_syn2_clk\", \"gen_syn2_3_clk\", 0,\n\t\t\tSPEAR1310_RAS_CLK_SYNT2, gen_rtbl, ARRAY_SIZE(gen_rtbl),\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, \"gen_syn2_clk\", NULL);\n\n\tclk = clk_register_frac(\"gen_syn3_clk\", \"gen_syn2_3_clk\", 0,\n\t\t\tSPEAR1310_RAS_CLK_SYNT3, gen_rtbl, ARRAY_SIZE(gen_rtbl),\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, \"gen_syn3_clk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"ras_osc_24m_clk\", \"osc_24m_clk\", 0,\n\t\t\tSPEAR1310_RAS_CLK_ENB, SPEAR1310_OSC_24M_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, \"ras_osc_24m_clk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"ras_osc_25m_clk\", \"osc_25m_clk\", 0,\n\t\t\tSPEAR1310_RAS_CLK_ENB, SPEAR1310_OSC_25M_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, \"ras_osc_25m_clk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"ras_osc_32k_clk\", \"osc_32k_clk\", 0,\n\t\t\tSPEAR1310_RAS_CLK_ENB, SPEAR1310_OSC_32K_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, \"ras_osc_32k_clk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"ras_pll2_clk\", \"pll2_clk\", 0,\n\t\t\tSPEAR1310_RAS_CLK_ENB, SPEAR1310_PLL2_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, \"ras_pll2_clk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"ras_pll3_clk\", \"pll3_clk\", 0,\n\t\t\tSPEAR1310_RAS_CLK_ENB, SPEAR1310_PLL3_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, \"ras_pll3_clk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"ras_tx125_clk\", \"gmii_pad_clk\", 0,\n\t\t\tSPEAR1310_RAS_CLK_ENB, SPEAR1310_C125M_PAD_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, \"ras_tx125_clk\", NULL);\n\n\tclk = clk_register_fixed_rate(NULL, \"ras_30m_fixed_clk\", \"pll5_clk\", 0,\n\t\t\t30000000);\n\tclk = clk_register_gate(NULL, \"ras_30m_clk\", \"ras_30m_fixed_clk\", 0,\n\t\t\tSPEAR1310_RAS_CLK_ENB, SPEAR1310_C30M_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, \"ras_30m_clk\", NULL);\n\n\tclk = clk_register_fixed_rate(NULL, \"ras_48m_fixed_clk\", \"pll5_clk\", 0,\n\t\t\t48000000);\n\tclk = clk_register_gate(NULL, \"ras_48m_clk\", \"ras_48m_fixed_clk\", 0,\n\t\t\tSPEAR1310_RAS_CLK_ENB, SPEAR1310_C48M_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, \"ras_48m_clk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"ras_ahb_clk\", \"ahb_clk\", 0,\n\t\t\tSPEAR1310_RAS_CLK_ENB, SPEAR1310_ACLK_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, \"ras_ahb_clk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"ras_apb_clk\", \"apb_clk\", 0,\n\t\t\tSPEAR1310_RAS_CLK_ENB, SPEAR1310_PCLK_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, \"ras_apb_clk\", NULL);\n\n\tclk = clk_register_fixed_rate(NULL, \"ras_plclk0_clk\", NULL, 0,\n\t\t\t50000000);\n\n\tclk = clk_register_fixed_rate(NULL, \"ras_tx50_clk\", NULL, 0, 50000000);\n\n\tclk = clk_register_gate(NULL, \"can0_clk\", \"apb_clk\", 0,\n\t\t\tSPEAR1310_RAS_SW_CLK_CTRL, SPEAR1310_CAN0_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"c_can_platform.0\");\n\n\tclk = clk_register_gate(NULL, \"can1_clk\", \"apb_clk\", 0,\n\t\t\tSPEAR1310_RAS_SW_CLK_CTRL, SPEAR1310_CAN1_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"c_can_platform.1\");\n\n\tclk = clk_register_gate(NULL, \"ras_smii0_clk\", \"ras_ahb_clk\", 0,\n\t\t\tSPEAR1310_RAS_SW_CLK_CTRL, SPEAR1310_MII0_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"5c400000.eth\");\n\n\tclk = clk_register_gate(NULL, \"ras_smii1_clk\", \"ras_ahb_clk\", 0,\n\t\t\tSPEAR1310_RAS_SW_CLK_CTRL, SPEAR1310_MII1_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"5c500000.eth\");\n\n\tclk = clk_register_gate(NULL, \"ras_smii2_clk\", \"ras_ahb_clk\", 0,\n\t\t\tSPEAR1310_RAS_SW_CLK_CTRL, SPEAR1310_MII2_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"5c600000.eth\");\n\n\tclk = clk_register_gate(NULL, \"ras_rgmii_clk\", \"ras_ahb_clk\", 0,\n\t\t\tSPEAR1310_RAS_SW_CLK_CTRL, SPEAR1310_GMII_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"5c700000.eth\");\n\n\tclk = clk_register_mux(NULL, \"smii_rgmii_phy_mclk\",\n\t\t\tsmii_rgmii_phy_parents,\n\t\t\tARRAY_SIZE(smii_rgmii_phy_parents),\n\t\t\tCLK_SET_RATE_NO_REPARENT, SPEAR1310_RAS_CTRL_REG1,\n\t\t\tSPEAR1310_SMII_RGMII_PHY_CLK_SHIFT,\n\t\t\tSPEAR1310_PHY_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"stmmacphy.1\", NULL);\n\tclk_register_clkdev(clk, \"stmmacphy.2\", NULL);\n\tclk_register_clkdev(clk, \"stmmacphy.4\", NULL);\n\n\tclk = clk_register_mux(NULL, \"rmii_phy_mclk\", rmii_phy_parents,\n\t\t\tARRAY_SIZE(rmii_phy_parents), CLK_SET_RATE_NO_REPARENT,\n\t\t\tSPEAR1310_RAS_CTRL_REG1, SPEAR1310_RMII_PHY_CLK_SHIFT,\n\t\t\tSPEAR1310_PHY_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"stmmacphy.3\", NULL);\n\n\tclk = clk_register_mux(NULL, \"uart1_mclk\", uart_parents,\n\t\t\tARRAY_SIZE(uart_parents), CLK_SET_RATE_NO_REPARENT,\n\t\t\tSPEAR1310_RAS_CTRL_REG0, SPEAR1310_UART1_CLK_SHIFT,\n\t\t\tSPEAR1310_RAS_UART_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"uart1_mclk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"uart1_clk\", \"uart1_mclk\", 0,\n\t\t\tSPEAR1310_RAS_SW_CLK_CTRL, SPEAR1310_UART1_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"5c800000.serial\");\n\n\tclk = clk_register_mux(NULL, \"uart2_mclk\", uart_parents,\n\t\t\tARRAY_SIZE(uart_parents), CLK_SET_RATE_NO_REPARENT,\n\t\t\tSPEAR1310_RAS_CTRL_REG0, SPEAR1310_UART2_CLK_SHIFT,\n\t\t\tSPEAR1310_RAS_UART_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"uart2_mclk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"uart2_clk\", \"uart2_mclk\", 0,\n\t\t\tSPEAR1310_RAS_SW_CLK_CTRL, SPEAR1310_UART2_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"5c900000.serial\");\n\n\tclk = clk_register_mux(NULL, \"uart3_mclk\", uart_parents,\n\t\t\tARRAY_SIZE(uart_parents), CLK_SET_RATE_NO_REPARENT,\n\t\t\tSPEAR1310_RAS_CTRL_REG0, SPEAR1310_UART3_CLK_SHIFT,\n\t\t\tSPEAR1310_RAS_UART_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"uart3_mclk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"uart3_clk\", \"uart3_mclk\", 0,\n\t\t\tSPEAR1310_RAS_SW_CLK_CTRL, SPEAR1310_UART3_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"5ca00000.serial\");\n\n\tclk = clk_register_mux(NULL, \"uart4_mclk\", uart_parents,\n\t\t\tARRAY_SIZE(uart_parents), CLK_SET_RATE_NO_REPARENT,\n\t\t\tSPEAR1310_RAS_CTRL_REG0, SPEAR1310_UART4_CLK_SHIFT,\n\t\t\tSPEAR1310_RAS_UART_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"uart4_mclk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"uart4_clk\", \"uart4_mclk\", 0,\n\t\t\tSPEAR1310_RAS_SW_CLK_CTRL, SPEAR1310_UART4_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"5cb00000.serial\");\n\n\tclk = clk_register_mux(NULL, \"uart5_mclk\", uart_parents,\n\t\t\tARRAY_SIZE(uart_parents), CLK_SET_RATE_NO_REPARENT,\n\t\t\tSPEAR1310_RAS_CTRL_REG0, SPEAR1310_UART5_CLK_SHIFT,\n\t\t\tSPEAR1310_RAS_UART_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"uart5_mclk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"uart5_clk\", \"uart5_mclk\", 0,\n\t\t\tSPEAR1310_RAS_SW_CLK_CTRL, SPEAR1310_UART5_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"5cc00000.serial\");\n\n\tclk = clk_register_mux(NULL, \"i2c1_mclk\", i2c_parents,\n\t\t\tARRAY_SIZE(i2c_parents), CLK_SET_RATE_NO_REPARENT,\n\t\t\tSPEAR1310_RAS_CTRL_REG0, SPEAR1310_I2C1_CLK_SHIFT,\n\t\t\tSPEAR1310_I2C_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"i2c1_mclk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"i2c1_clk\", \"i2c1_mclk\", 0,\n\t\t\tSPEAR1310_RAS_SW_CLK_CTRL, SPEAR1310_I2C1_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"5cd00000.i2c\");\n\n\tclk = clk_register_mux(NULL, \"i2c2_mclk\", i2c_parents,\n\t\t\tARRAY_SIZE(i2c_parents), CLK_SET_RATE_NO_REPARENT,\n\t\t\tSPEAR1310_RAS_CTRL_REG0, SPEAR1310_I2C2_CLK_SHIFT,\n\t\t\tSPEAR1310_I2C_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"i2c2_mclk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"i2c2_clk\", \"i2c2_mclk\", 0,\n\t\t\tSPEAR1310_RAS_SW_CLK_CTRL, SPEAR1310_I2C2_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"5ce00000.i2c\");\n\n\tclk = clk_register_mux(NULL, \"i2c3_mclk\", i2c_parents,\n\t\t\tARRAY_SIZE(i2c_parents), CLK_SET_RATE_NO_REPARENT,\n\t\t\tSPEAR1310_RAS_CTRL_REG0, SPEAR1310_I2C3_CLK_SHIFT,\n\t\t\tSPEAR1310_I2C_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"i2c3_mclk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"i2c3_clk\", \"i2c3_mclk\", 0,\n\t\t\tSPEAR1310_RAS_SW_CLK_CTRL, SPEAR1310_I2C3_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"5cf00000.i2c\");\n\n\tclk = clk_register_mux(NULL, \"i2c4_mclk\", i2c_parents,\n\t\t\tARRAY_SIZE(i2c_parents), CLK_SET_RATE_NO_REPARENT,\n\t\t\tSPEAR1310_RAS_CTRL_REG0, SPEAR1310_I2C4_CLK_SHIFT,\n\t\t\tSPEAR1310_I2C_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"i2c4_mclk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"i2c4_clk\", \"i2c4_mclk\", 0,\n\t\t\tSPEAR1310_RAS_SW_CLK_CTRL, SPEAR1310_I2C4_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"5d000000.i2c\");\n\n\tclk = clk_register_mux(NULL, \"i2c5_mclk\", i2c_parents,\n\t\t\tARRAY_SIZE(i2c_parents), CLK_SET_RATE_NO_REPARENT,\n\t\t\tSPEAR1310_RAS_CTRL_REG0, SPEAR1310_I2C5_CLK_SHIFT,\n\t\t\tSPEAR1310_I2C_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"i2c5_mclk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"i2c5_clk\", \"i2c5_mclk\", 0,\n\t\t\tSPEAR1310_RAS_SW_CLK_CTRL, SPEAR1310_I2C5_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"5d100000.i2c\");\n\n\tclk = clk_register_mux(NULL, \"i2c6_mclk\", i2c_parents,\n\t\t\tARRAY_SIZE(i2c_parents), CLK_SET_RATE_NO_REPARENT,\n\t\t\tSPEAR1310_RAS_CTRL_REG0, SPEAR1310_I2C6_CLK_SHIFT,\n\t\t\tSPEAR1310_I2C_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"i2c6_mclk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"i2c6_clk\", \"i2c6_mclk\", 0,\n\t\t\tSPEAR1310_RAS_SW_CLK_CTRL, SPEAR1310_I2C6_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"5d200000.i2c\");\n\n\tclk = clk_register_mux(NULL, \"i2c7_mclk\", i2c_parents,\n\t\t\tARRAY_SIZE(i2c_parents), CLK_SET_RATE_NO_REPARENT,\n\t\t\tSPEAR1310_RAS_CTRL_REG0, SPEAR1310_I2C7_CLK_SHIFT,\n\t\t\tSPEAR1310_I2C_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"i2c7_mclk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"i2c7_clk\", \"i2c7_mclk\", 0,\n\t\t\tSPEAR1310_RAS_SW_CLK_CTRL, SPEAR1310_I2C7_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"5d300000.i2c\");\n\n\tclk = clk_register_mux(NULL, \"ssp1_mclk\", ssp1_parents,\n\t\t\tARRAY_SIZE(ssp1_parents), CLK_SET_RATE_NO_REPARENT,\n\t\t\tSPEAR1310_RAS_CTRL_REG0, SPEAR1310_SSP1_CLK_SHIFT,\n\t\t\tSPEAR1310_SSP1_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"ssp1_mclk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"ssp1_clk\", \"ssp1_mclk\", 0,\n\t\t\tSPEAR1310_RAS_SW_CLK_CTRL, SPEAR1310_SSP1_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"5d400000.spi\");\n\n\tclk = clk_register_mux(NULL, \"pci_mclk\", pci_parents,\n\t\t\tARRAY_SIZE(pci_parents), CLK_SET_RATE_NO_REPARENT,\n\t\t\tSPEAR1310_RAS_CTRL_REG0, SPEAR1310_PCI_CLK_SHIFT,\n\t\t\tSPEAR1310_PCI_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"pci_mclk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"pci_clk\", \"pci_mclk\", 0,\n\t\t\tSPEAR1310_RAS_SW_CLK_CTRL, SPEAR1310_PCI_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"pci\");\n\n\tclk = clk_register_mux(NULL, \"tdm1_mclk\", tdm_parents,\n\t\t\tARRAY_SIZE(tdm_parents), CLK_SET_RATE_NO_REPARENT,\n\t\t\tSPEAR1310_RAS_CTRL_REG0, SPEAR1310_TDM1_CLK_SHIFT,\n\t\t\tSPEAR1310_TDM_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"tdm1_mclk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"tdm1_clk\", \"tdm1_mclk\", 0,\n\t\t\tSPEAR1310_RAS_SW_CLK_CTRL, SPEAR1310_TDM1_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"tdm_hdlc.0\");\n\n\tclk = clk_register_mux(NULL, \"tdm2_mclk\", tdm_parents,\n\t\t\tARRAY_SIZE(tdm_parents), CLK_SET_RATE_NO_REPARENT,\n\t\t\tSPEAR1310_RAS_CTRL_REG0, SPEAR1310_TDM2_CLK_SHIFT,\n\t\t\tSPEAR1310_TDM_CLK_MASK, 0, &_lock);\n\tclk_register_clkdev(clk, \"tdm2_mclk\", NULL);\n\n\tclk = clk_register_gate(NULL, \"tdm2_clk\", \"tdm2_mclk\", 0,\n\t\t\tSPEAR1310_RAS_SW_CLK_CTRL, SPEAR1310_TDM2_CLK_ENB, 0,\n\t\t\t&_lock);\n\tclk_register_clkdev(clk, NULL, \"tdm_hdlc.1\");\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}