optim shift strategi for a block transfer ccd memori forthe purpos of thi paper a block transfer ccd memoriis compos of serial shift regist whose shift rate canvari but which have a definit minimum shift rate therefresh rate and a definit maximum shift rate the bitiin the shift regist ar number 0 to n 1and block of n bit ar alwai transfer alwai startat bit 0 what is the best shift strategi sothat a block transfer request occur at a random timewill have to wait the minim amount of time beforbit 0 can be reach the minimum shift rate requirdoe not allow on to simpli park at bit 0and wait for a transfer request the optim strategi involvshift as slowli as possibl until bit 0 is passthen shift as quickli as possibl until a critic boundariis reach shortli befor bit 0 come around again thiis call the hurri up and wait strategi and iswell known outsid the comput field the block transfer ccdmemori can also be view as a page drum witha variabl bound rotat speed cacm mai 1978 site rpage drum charg coupl devic shift regist memori memori hierarchielectron drum latenc 3 72 5 39 6 34 635 ca780510 dh februari 26 1979 1 05 pm 26284 3097 3097 4 3097 2496 5 3097 3097 53097 3097 5 3097 3097 5 3097