--------------------------------------------------------------------------------
Release 13.3 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\13.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_core.twx top_core.ncd -o top_core.twr top_core.pcf -ucf
top_cpu_ucf.ucf

Design file:              top_core.ncd
Physical constraint file: top_core.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.20 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    2.609(R)|      SLOW  |   -1.006(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
cpu_clk     |         7.899(R)|      SLOW  |         4.270(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.748|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<1>          |led_data<0>    |    9.651|
SW<1>          |led_data<1>    |    9.995|
SW<1>          |led_data<2>    |   10.138|
SW<1>          |led_data<3>    |    9.816|
SW<1>          |led_data<4>    |    9.688|
SW<1>          |led_data<5>    |    9.045|
SW<1>          |led_data<6>    |    9.512|
SW<1>          |led_data<7>    |    9.310|
SW<2>          |led_data<0>    |   10.460|
SW<2>          |led_data<1>    |   10.783|
SW<2>          |led_data<2>    |   10.667|
SW<2>          |led_data<3>    |   10.445|
SW<2>          |led_data<4>    |    9.922|
SW<2>          |led_data<5>    |    9.718|
SW<2>          |led_data<6>    |   10.135|
SW<2>          |led_data<7>    |    9.639|
---------------+---------------+---------+


Analysis completed Sat Sep 07 13:24:55 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 159 MB



