===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 26.7877 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.4441 ( 11.4%)    4.4441 ( 16.6%)  FIR Parser
   23.8939 ( 61.4%)   14.4170 ( 53.8%)  'firrtl.circuit' Pipeline
    2.8429 (  7.3%)    1.5852 (  5.9%)    'firrtl.module' Pipeline
    2.5509 (  6.6%)    1.4250 (  5.3%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.2919 (  0.8%)    0.1601 (  0.6%)      LowerCHIRRTL
    0.3071 (  0.8%)    0.3071 (  1.1%)    InferWidths
    1.3314 (  3.4%)    1.3314 (  5.0%)    InferResets
    0.0854 (  0.2%)    0.0854 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0973 (  0.3%)    0.0973 (  0.4%)    PrefixModules
    1.3749 (  3.5%)    1.3749 (  5.1%)    LowerFIRRTLTypes
   10.3299 ( 26.5%)    5.7380 ( 21.4%)    'firrtl.module' Pipeline
    3.3174 (  8.5%)    1.8185 (  6.8%)      ExpandWhens
    7.0125 ( 18.0%)    3.9195 ( 14.6%)      Canonicalizer
    0.3112 (  0.8%)    0.3112 (  1.2%)    Inliner
    1.0837 (  2.8%)    1.0837 (  4.0%)    IMConstProp
    0.0458 (  0.1%)    0.0458 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    3.8083 (  9.8%)    2.1537 (  8.0%)    'firrtl.module' Pipeline
    3.8083 (  9.8%)    2.1537 (  8.0%)      Canonicalizer
    0.2641 (  0.7%)    0.2641 (  1.0%)    CreateSiFiveMetadata
    0.1574 (  0.4%)    0.1574 (  0.6%)    EmitOMIR
    0.0455 (  0.1%)    0.0455 (  0.2%)      (A) circt::firrtl::InstanceGraph
    1.7997 (  4.6%)    1.7997 (  6.7%)  LowerFIRRTLToHW
    0.9383 (  2.4%)    0.9383 (  3.5%)  HWMemSimImpl
    4.9501 ( 12.7%)    2.6464 (  9.9%)  'hw.module' Pipeline
    0.1553 (  0.4%)    0.0827 (  0.3%)    HWCleanup
    1.5327 (  3.9%)    0.8550 (  3.2%)    CSE
    0.0058 (  0.0%)    0.0030 (  0.0%)      (A) DominanceInfo
    2.0645 (  5.3%)    1.0448 (  3.9%)    Canonicalizer
    0.0159 (  0.0%)    0.0083 (  0.0%)    HWLegalizeModules
    1.1216 (  2.9%)    0.6257 (  2.3%)    PrettifyVerilog
    2.5273 (  6.5%)    2.5273 (  9.4%)  ExportVerilog
    0.0027 (  0.0%)    0.0027 (  0.0%)  Rest
   38.9110 (100.0%)   26.7877 (100.0%)  Total

{
  totalTime: 26.829,
  maxMemory: 917262336
}
