### WEEK-1 ACTIVITIES:
1.Types of modelling:

1.[switch level modelling and gate level modelling with examples]().

[example: 1 of gate level modelling:half_adder](https://github.com/ASHREDD/digital_ic_design_workshop/blob/main/WEEK-1/MODELLING_TYPES.md)

[example: 2 of gate level modelling:4x1 multiplexer](https://github.com/ASHREDD/digital_ic_design_workshop/blob/main/WEEK-1/MUX_4X1_GATE_LEVEL.md).

[example: 3 of gate level modelling:2x1 multiplexer](https://github.com/ASHREDD/digital_ic_design_workshop/blob/main/WEEK-1/MUX_2X1.md).

[example of switch level modelling:inverter](https://github.com/ASHREDD/digital_ic_design_workshop/blob/main/WEEK-1/MODELLING_TYPES.md).


2.[Data flow level modelling](https://github.com/ASHREDD/digital_ic_design_workshop/blob/main/WEEK-1/DFLM%20(1).md).

[Example:1 of data flow level modelling:2x1 multiplexer](https://github.com/ASHREDD/digital_ic_design_workshop/blob/main/WEEK-1/MUX_2X1.md).

[Example:2 of data flow level modelling:half adder](https://github.com/ASHREDD/digital_ic_design_workshop/blob/main/WEEK-1/half_adder_dfm.md).



3.Structural level modelling

[example:Ripple carry adder](https://github.com/ASHREDD/digital_ic_design_workshop/blob/main/WEEK-1/RIPPLE_CARRY_ADD.md).

[example:Full adder](https://github.com/ASHREDD/digital_ic_design_workshop/blob/main/WEEK-1/FULLADDER_STRUCTURAL.md).
