$date
	Sun Oct 23 02:34:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#756355
b100 !
1"
#756358
b100 &
b100 %
1$
#756359
0"
#756362
b10 &
b10 %
#756366
b1 &
1#
b1 %
#756370
b0 &
b0 %
0#
0$
#1676361
b10010 !
1"
#1676362
b10010 &
b10010 %
1$
#1676363
0"
#1676366
b1001 &
b1001 %
#1676370
b11100 &
b11100 %
#1676374
b1110 &
b1110 %
#1676378
b111 &
b111 %
#1676382
b10110 &
b10110 %
#1676386
b1011 &
b1011 %
#1676390
b100010 &
b100010 %
#1676394
b10001 &
b10001 %
#1676398
b110100 &
b110100 %
#1676402
b11010 &
b11010 %
#1676406
b1101 &
b1101 %
#1676410
b101000 &
b101000 %
#1676414
b10100 &
b10100 %
#1676418
b1010 &
b1010 %
#1676422
b101 &
b101 %
#1676426
b10000 &
b10000 %
#1676430
b1000 &
b1000 %
#1676434
b100 &
b100 %
#1676438
b10 &
b10 %
#1676442
b1 &
b1 %
1#
#1676446
b0 &
0#
b0 %
0$
#2754909
b11000 !
1"
#2754910
b11000 &
b11000 %
1$
#2754911
0"
#2754914
b1100 &
b1100 %
#2754918
b110 &
b110 %
#2754922
b11 &
b11 %
#2754926
b1010 &
b1010 %
#2754930
b101 &
b101 %
#2754934
b10000 &
b10000 %
#2754938
b1000 &
b1000 %
#2754942
b100 &
b100 %
#2754946
b10 &
b10 %
#2754950
b1 &
1#
b1 %
#2754954
b0 &
b0 %
0#
0$
#4500012
