Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 18 Nov 2018 02:38:16 -0000
Received: from icoremail.net (unknown [209.85.214.176])
	by mail-app2 (Coremail) with SMTP id by_KCgC3f9EToPBb+U2tAQ--.51308S3;
	Sun, 18 Nov 2018 07:11:17 +0800 (CST)
Received: from mail-pl1-f176.google.com (unknown [209.85.214.176])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwBnT0sRoPBbOARPAA--.3948S3;
	Sun, 18 Nov 2018 07:11:13 +0800 (CST)
Received: by mail-pl1-f176.google.com with SMTP id b22-v6so7374048pls.7
        for <xuliker@zju.edu.cn>; Sat, 17 Nov 2018 15:11:13 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:date:from:to:cc
         :subject:message-id:references:mime-version:content-disposition
         :in-reply-to:user-agent:sender:precedence:list-id;
        bh=RhDUrBKIKL67W3Kulv3NZ8twu2irptkhsB4jIfRYTac=;
        b=Pmj0UZIuU6Foelhq5LNLkwiY+07w36YrFsgCadmvxxze+EQYggxme9gDh+E0gbKfMC
         1f0AU6y2dtRkd7vbRWGFExWPqbiwh72zQUtDR66Q8ie3h6Pe/n2UgGCWX3vl0zKm9V1k
         zmHFzScBqfB1GwVDb3FqQYOuaPSyyiVt1ST2UVnBzhBJM8IlorwwEkm1wxQ+T12pXKSO
         x1dLt0lCURNMb7HC0J0xmqGCiIbl5KuAt6vLb55WLX2p8pTrVZ+d4v9KbV3T5J1XjO+8
         Moo/Or+pyKSMSP3VI0nxQ8s2hMzghCUtHZHVeHaLsf5Z9OaXJllTpTHllrJiBqfdCRZz
         khhQ==
X-Gm-Message-State: AGRZ1gKzNi3qGNQPVWtGvnQ3Z+yzofKUbzr34r5l078pUta8+oHqfO2L
	G21MxWabXVsrUqv0eLdXCRgJBda5qzVdV+TA2UempzAi225ASQlVbw==
X-Received: by 2002:a17:902:7e44:: with SMTP id a4mr16600779pln.338.1542496273044;
        Sat, 17 Nov 2018 15:11:13 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp979040pju;
        Sat, 17 Nov 2018 15:11:11 -0800 (PST)
X-Google-Smtp-Source: AJdET5eTcU81wo46I3QPWTvZcnOaJqhEmuDxsHCj/8yCAGIGgsNpXfGCHHYdlSa/5FX2CrAbLesD
X-Received: by 2002:a17:902:2f84:: with SMTP id t4-v6mr16438794plb.239.1542496271933;
        Sat, 17 Nov 2018 15:11:11 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542496271; cv=none;
        d=google.com; s=arc-20160816;
        b=gaUEQQRpWxRoIak+O6U7VFhGapdnnROn8GYdtXsi0FDNDcEmbBnftcAD4IEN/SYXYT
         QBZLJsUjYcgNG/XpGbmtNs7m8dGd0SIt3hniO5yu8+6p2qkKTnaH4IFx4brmolJEGL4E
         mPkruCw7BQqYAixrVCGoax96SvPi73D2eHGoenHF4aGNx+74Ng/+FMgE3IYAJt3ptUVW
         tz6zfAHhiglh97thCqSgGuNyqaGmkZDAdFA7LsrRki+Y6WXPCep4DQCMHQFA4O1krnBi
         CuuWvaWnXw7hjpQUUimyDd646ppVZ8kD403GNWZdUMs9rXNQT5Ocu4ohqp+oBLsRu6/n
         jdlw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:user-agent:in-reply-to
         :content-disposition:mime-version:references:message-id:subject:cc
         :to:from:date:dkim-signature;
        bh=RhDUrBKIKL67W3Kulv3NZ8twu2irptkhsB4jIfRYTac=;
        b=iPuYKU2fQ91Eu0DgT+neWu5CvqGgvBkruHZ4kVyEinPov6GyuMFbUmVuZsbvIKsjrd
         0KNUbh9N4EGVXzUVL+qiciPtb64Ag7uhpKES8TAwdp3D4b+HY8l4YTXzWTFaK3DJ+t+P
         +c9hdYCDv7QlPBbOMD0Fmmo7Xy5JK8HLOffI0KHU7hTEOeDsM+4HEiP/epFHs31Lca0q
         ixluqVvWGUeV16YKR/lvesTDvmf+Cw5YzUUohqw2pj7w+xIdO/c8JmzJtdd99MFfTP69
         1mlgtwPup5pIsC+Vbm88Mu72f1+kynmkDuCaY6lublyXiUj6rekkJLkEvKhzLlylyjzo
         PihA==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@linaro.org header.s=google header.b=NQvwL4dc;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id i12si18961969pgq.466.2018.11.17.15.10.57;
        Sat, 17 Nov 2018 15:11:11 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726991AbeKRJ3K (ORCPT <rfc822;javier.barrio.mart@gmail.com>
        + 99 others); Sun, 18 Nov 2018 04:29:10 -0500
Received: from mail-pl1-f193.google.com ([209.85.214.193]:41845 "EHLO
        mail-pl1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726804AbeKRJ3K (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Sun, 18 Nov 2018 04:29:10 -0500
Received: by mail-pl1-f193.google.com with SMTP id u6so1932827plm.8
        for <linux-kernel@vger.kernel.org>; Sat, 17 Nov 2018 15:10:51 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=linaro.org; s=google;
        h=date:from:to:cc:subject:message-id:references:mime-version
         :content-disposition:in-reply-to:user-agent;
        bh=RhDUrBKIKL67W3Kulv3NZ8twu2irptkhsB4jIfRYTac=;
        b=NQvwL4dcvvDz6K3S9TxZqFD8XU04leAngJOH15QNKV2EVTul/G1qf0STVlNuN/HxcX
         7OL+3gyS0Z5yc5BBH2JMNzCYnyYRC6BNDKywa8WIGrinjoHflzgytWeZ4kKf+3qMO9TZ
         /NtRZefYn6Oz/yHs4jFfw38Hqw9G73dVGXvJA=
X-Received: by 2002:a17:902:a81:: with SMTP id 1-v6mr16672333plp.20.1542496250774;
        Sat, 17 Nov 2018 15:10:50 -0800 (PST)
Received: from minitux (104-188-17-28.lightspeed.sndgca.sbcglobal.net. [104.188.17.28])
        by smtp.gmail.com with ESMTPSA id 64sm503850pff.101.2018.11.17.15.10.49
        (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256);
        Sat, 17 Nov 2018 15:10:49 -0800 (PST)
Date: Sat, 17 Nov 2018 15:10:47 -0800
From: Bjorn Andersson <bjorn.andersson@linaro.org>
To: Vinod Koul <vkoul@kernel.org>
Cc: Andy Gross <andy.gross@linaro.org>,
        linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org,
        linux-arm-msm@vger.kernel.org
Subject: Re: [PATCH v5 01/18] arm64: dts: qcom: qcs404: add base dts files
Message-ID: <20181117231047.GA2225@minitux>
References: <20181109094417.12109-1-vkoul@kernel.org>
 <20181109094417.12109-2-vkoul@kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <20181109094417.12109-2-vkoul@kernel.org>
User-Agent: Mutt/1.10.1 (2018-07-13)
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwBnT0sRoPBbOARPAA--.3948S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxJF45Kr4UCw4fKrWrAr18Zrb_yoWruF4kp3
	srC393WF4Iqr129w13XF1kCFnxJ395CFyq9rnrurW8Ar9F9r42yFW7Kr18Gr4agr4DZw12
	qFn3ZrW2k3ZIg3DanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUU0bIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUU9Yb7Iv0xC_Kw4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Gr0_Xr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_GcCE3s1le2I262IYc4CY6c
	8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_Jr0_
	Jr4lYx0Ex4A2jsIE14v26r1j6r4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvEwIxGrw
	CjxxvEa2IrMxkF7I0Ew4C26cxK6c8Ij28IcwCY0x0Ix7I2Y4AK64vIr41lcIIF0xvE2Ix0
	cI8IcVAFwI0_Jr0_JF4lcIIF0xvE2Ix0cI8IcVCY1x0267AKxVWUJVW8JwCYIxAIcVC2z2
	80aVAFwI0_Cr0_Gr1UMxvI42IY6I8E87Iv6xkF7I0E14v26r4j6r4UJwCF04k20xvY0x0E
	wIxGrwCF04k20xvEw4C26cxK6c8Ij28IcwCF72vE77IF4wCFx2IqxVCFs4IE7xkEbVWUJV
	W8JwC20s026c02F40E14v26r1j6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF67kF
	1VAFwI0_JF0_Jw1lIxkGc2Ij64vIr41lIxAIcVCF04k26cxKx2IYs7xG6Fyj6rWUJbIYCT
	nIWIevJa73UjIFyTuYvjxU9J73DUUUU

On Fri 09 Nov 01:44 PST 2018, Vinod Koul wrote:

> Add base dts files for QCS404 chipset along with cpu, timer,
> gcc and uart2 nodes.
> 
> Signed-off-by: Vinod Koul <vkoul@kernel.org>

Reviewed-by: Bjorn Andersson <bjorn.andersson@linaro.org>

Regards,
Bjorn

> ---
>  arch/arm64/boot/dts/qcom/qcs404.dtsi | 175 +++++++++++++++++++++++++++++++++++
>  1 file changed, 175 insertions(+)
>  create mode 100644 arch/arm64/boot/dts/qcom/qcs404.dtsi
> 
> diff --git a/arch/arm64/boot/dts/qcom/qcs404.dtsi b/arch/arm64/boot/dts/qcom/qcs404.dtsi
> new file mode 100644
> index 000000000000..91abcdc78505
> --- /dev/null
> +++ b/arch/arm64/boot/dts/qcom/qcs404.dtsi
> @@ -0,0 +1,175 @@
> +// SPDX-License-Identifier: GPL-2.0
> +// Copyright (c) 2018, Linaro Limited
> +
> +#include <dt-bindings/interrupt-controller/arm-gic.h>
> +#include <dt-bindings/clock/qcom,gcc-qcs404.h>
> +
> +/ {
> +	interrupt-parent = <&intc>;
> +
> +	#address-cells = <2>;
> +	#size-cells = <2>;
> +
> +	chosen { };
> +
> +	clocks {
> +		xo_board: xo-board {
> +			compatible = "fixed-clock";
> +			#clock-cells = <0>;
> +			clock-frequency = <19200000>;
> +		};
> +	};
> +
> +	cpus {
> +		#address-cells = <1>;
> +		#size-cells = <0>;
> +
> +		CPU0: cpu@100 {
> +			device_type = "cpu";
> +			compatible = "arm,cortex-a53";
> +			reg = <0x100>;
> +			enable-method = "psci";
> +			next-level-cache = <&L2_0>;
> +		};
> +
> +		CPU1: cpu@101 {
> +			device_type = "cpu";
> +			compatible = "arm,cortex-a53";
> +			reg = <0x101>;
> +			enable-method = "psci";
> +			next-level-cache = <&L2_0>;
> +		};
> +
> +		CPU2: cpu@102 {
> +			device_type = "cpu";
> +			compatible = "arm,cortex-a53";
> +			reg = <0x102>;
> +			enable-method = "psci";
> +			next-level-cache = <&L2_0>;
> +		};
> +
> +		CPU3: cpu@103 {
> +			device_type = "cpu";
> +			compatible = "arm,cortex-a53";
> +			reg = <0x103>;
> +			enable-method = "psci";
> +			next-level-cache = <&L2_0>;
> +		};
> +
> +		L2_0: l2-cache {
> +			compatible = "cache";
> +			cache-level = <2>;
> +		};
> +	};
> +
> +	memory@80000000 {
> +		device_type = "memory";
> +		/* We expect the bootloader to fill in the size */
> +		reg = <0 0x80000000 0 0>;
> +	};
> +
> +	psci {
> +		compatible = "arm,psci-1.0";
> +		method = "smc";
> +	};
> +
> +	soc: soc@0 {
> +		#address-cells = <1>;
> +		#size-cells = <1>;
> +		ranges = <0 0 0 0xffffffff>;
> +		compatible = "simple-bus";
> +
> +		gcc: clock-controller@1800000 {
> +			compatible = "qcom,gcc-qcs404";
> +			reg = <0x01800000 0x80000>;
> +			#clock-cells = <1>;
> +
> +			assigned-clocks = <&gcc GCC_APSS_AHB_CLK_SRC>;
> +			assigned-clock-rates = <19200000>;
> +		};
> +
> +		blsp1_uart2: serial@78b1000 {
> +			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
> +			reg = <0x078b1000 0x200>;
> +			interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>;
> +			clocks = <&gcc GCC_BLSP1_UART2_APPS_CLK>, <&gcc GCC_BLSP1_AHB_CLK>;
> +			clock-names = "core", "iface";
> +			status = "okay";
> +		};
> +
> +		intc: interrupt-controller@b000000 {
> +			compatible = "qcom,msm-qgic2";
> +			interrupt-controller;
> +			#interrupt-cells = <3>;
> +			reg = <0x0b000000 0x1000>,
> +			      <0x0b002000 0x1000>;
> +		};
> +
> +		timer@b120000 {
> +			#address-cells = <1>;
> +			#size-cells = <1>;
> +			ranges;
> +			compatible = "arm,armv7-timer-mem";
> +			reg = <0x0b120000 0x1000>;
> +			clock-frequency = <19200000>;
> +
> +			frame@b121000 {
> +				frame-number = <0>;
> +				interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
> +					     <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
> +				reg = <0x0b121000 0x1000>,
> +				      <0x0b122000 0x1000>;
> +			};
> +
> +			frame@b123000 {
> +				frame-number = <1>;
> +				interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
> +				reg = <0x0b123000 0x1000>;
> +				status = "disabled";
> +			};
> +
> +			frame@b124000 {
> +				frame-number = <2>;
> +				interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
> +				reg = <0x0b124000 0x1000>;
> +				status = "disabled";
> +			};
> +
> +			frame@b125000 {
> +				frame-number = <3>;
> +				interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
> +				reg = <0x0b125000 0x1000>;
> +				status = "disabled";
> +			};
> +
> +			frame@b126000 {
> +				frame-number = <4>;
> +				interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
> +				reg = <0x0b126000 0x1000>;
> +				status = "disabled";
> +			};
> +
> +			frame@b127000 {
> +				frame-number = <5>;
> +				interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
> +				reg = <0xb127000 0x1000>;
> +				status = "disabled";
> +			};
> +
> +			frame@b128000 {
> +				frame-number = <6>;
> +				interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
> +				reg = <0x0b128000 0x1000>;
> +				status = "disabled";
> +			};
> +		};
> +	};
> +
> +	timer {
> +		compatible = "arm,armv8-timer";
> +		interrupts = <GIC_PPI 2 0xff08>,
> +			     <GIC_PPI 3 0xff08>,
> +			     <GIC_PPI 4 0xff08>,
> +			     <GIC_PPI 1 0xff08>;
> +	};
> +};
> -- 
> 2.14.4
> 
