

================================================================
== Vitis HLS Report for 'RNI_Pipeline_NEURONS_LOOP_1'
================================================================
* Date:           Mon Oct 28 16:02:34 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.276 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- NEURONS_LOOP_1  |       65|       65|         3|          1|          1|    64|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    101|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      30|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      30|    137|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln153_fu_155_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln155_fu_177_p2   |         +|   0|  0|  14|           9|           9|
    |add_ln74_fu_96_p2     |         +|   0|  0|  15|           8|           1|
    |icmp_ln155_fu_207_p2  |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln74_fu_85_p2    |      icmp|   0|  0|  15|           8|           8|
    |or_ln155_fu_183_p2    |        or|   0|  0|   9|           9|           9|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 101|          67|          46|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_sig_allocacmp_neuron_index_3  |   9|          2|    8|         16|
    |neuron_index_fu_56               |   9|          2|    8|         16|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  36|          8|   18|         36|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+---+----+-----+-----------+
    |                     Name                    | FF| LUT| Bits| Const Bits|
    +---------------------------------------------+---+----+-----+-----------+
    |NEURONS_MEMBRANE_addr_reg_228                |  8|   0|    8|          0|
    |NEURONS_MEMBRANE_addr_reg_228_pp0_iter1_reg  |  8|   0|    8|          0|
    |ap_CS_fsm                                    |  1|   0|    1|          0|
    |ap_done_reg                                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg             |  1|   0|    1|          0|
    |icmp_ln155_reg_234                           |  1|   0|    1|          0|
    |neuron_index_fu_56                           |  8|   0|    8|          0|
    +---------------------------------------------+---+----+-----+-----------+
    |Total                                        | 30|   0|   30|          0|
    +---------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_NEURONS_LOOP_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_NEURONS_LOOP_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_NEURONS_LOOP_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_NEURONS_LOOP_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_NEURONS_LOOP_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_NEURONS_LOOP_1|  return value|
|NEURONS_MEMBRANE_address0  |  out|    8|   ap_memory|             NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_ce0       |  out|    1|   ap_memory|             NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_we0       |  out|    1|   ap_memory|             NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_d0        |  out|   16|   ap_memory|             NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_address1  |  out|    8|   ap_memory|             NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_ce1       |  out|    1|   ap_memory|             NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_q1        |   in|   16|   ap_memory|             NEURONS_MEMBRANE|         array|
+---------------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%neuron_index = alloca i32 1"   --->   Operation 6 'alloca' 'neuron_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 128, i8 %neuron_index"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc31.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%neuron_index_3 = load i8 %neuron_index" [src/RNI.cpp:74->src/RNI.cpp:32]   --->   Operation 9 'load' 'neuron_index_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.91ns)   --->   "%icmp_ln74 = icmp_eq  i8 %neuron_index_3, i8 192" [src/RNI.cpp:74->src/RNI.cpp:32]   --->   Operation 11 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %for.inc31.i.split, void %for.inc31.i204.preheader.exitStub" [src/RNI.cpp:74->src/RNI.cpp:32]   --->   Operation 12 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%neuron_index_cast = zext i8 %neuron_index_3" [src/RNI.cpp:74->src/RNI.cpp:32]   --->   Operation 13 'zext' 'neuron_index_cast' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %neuron_index_cast" [src/RNI.cpp:150->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 14 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:150->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 15 'load' 'NEURONS_MEMBRANE_load' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_1 : Operation 16 [1/1] (1.91ns)   --->   "%add_ln74 = add i8 %neuron_index_3, i8 1" [src/RNI.cpp:74->src/RNI.cpp:32]   --->   Operation 16 'add' 'add_ln74' <Predicate = (!icmp_ln74)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln74 = store i8 %add_ln74, i8 %neuron_index" [src/RNI.cpp:74->src/RNI.cpp:32]   --->   Operation 17 'store' 'store_ln74' <Predicate = (!icmp_ln74)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.27>
ST_2 : Operation 18 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:150->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 18 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %NEURONS_MEMBRANE_load, i32 1, i32 15" [src/RNI.cpp:153->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 19 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln153 = sext i15 %trunc_ln2" [src/RNI.cpp:153->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 20 'sext' 'sext_ln153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln153_1 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %NEURONS_MEMBRANE_load, i32 2, i32 15" [src/RNI.cpp:153->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 21 'partselect' 'trunc_ln153_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln153_1 = sext i14 %trunc_ln153_1" [src/RNI.cpp:153->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 22 'sext' 'sext_ln153_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln153_6 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %NEURONS_MEMBRANE_load, i32 2, i32 10" [src/RNI.cpp:153->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 23 'partselect' 'trunc_ln153_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln153_7 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %NEURONS_MEMBRANE_load, i32 1, i32 9" [src/RNI.cpp:153->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 24 'partselect' 'trunc_ln153_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.94ns)   --->   "%add_ln153 = add i16 %sext_ln153, i16 %sext_ln153_1" [src/RNI.cpp:153->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 25 'add' 'add_ln153' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln155)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %NEURONS_MEMBRANE_load, i32 8" [src/RNI.cpp:150->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 26 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln155)   --->   "%sign = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_3, i8 0" [src/RNI.cpp:150->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 27 'bitconcatenate' 'sign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.82ns)   --->   "%add_ln155 = add i9 %trunc_ln153_7, i9 %trunc_ln153_6" [src/RNI.cpp:155->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 28 'add' 'add_ln155' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln155)   --->   "%or_ln155 = or i9 %add_ln155, i9 %sign" [src/RNI.cpp:155->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 29 'or' 'or_ln155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln155)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %add_ln153, i32 9, i32 15" [src/RNI.cpp:155->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 30 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln155)   --->   "%or_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 %tmp, i9 %or_ln155" [src/RNI.cpp:155->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 31 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.07ns) (out node of the LUT)   --->   "%icmp_ln155 = icmp_ne  i16 %or_ln, i16 0" [src/RNI.cpp:155->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 32 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln74 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/RNI.cpp:74->src/RNI.cpp:32]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/RNI.cpp:74->src/RNI.cpp:32]   --->   Operation 34 'specloopname' 'specloopname_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i1 %icmp_ln155" [src/RNI.cpp:155->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 35 'zext' 'zext_ln155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (3.25ns)   --->   "%store_ln155 = store i16 %zext_ln155, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:155->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 36 'store' 'store_ln155' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.inc31.i" [src/RNI.cpp:74->src/RNI.cpp:32]   --->   Operation 37 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ NEURONS_MEMBRANE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
neuron_index           (alloca           ) [ 0100]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
neuron_index_3         (load             ) [ 0000]
specpipeline_ln0       (specpipeline     ) [ 0000]
icmp_ln74              (icmp             ) [ 0110]
br_ln74                (br               ) [ 0000]
neuron_index_cast      (zext             ) [ 0000]
NEURONS_MEMBRANE_addr  (getelementptr    ) [ 0111]
add_ln74               (add              ) [ 0000]
store_ln74             (store            ) [ 0000]
NEURONS_MEMBRANE_load  (load             ) [ 0000]
trunc_ln2              (partselect       ) [ 0000]
sext_ln153             (sext             ) [ 0000]
trunc_ln153_1          (partselect       ) [ 0000]
sext_ln153_1           (sext             ) [ 0000]
trunc_ln153_6          (partselect       ) [ 0000]
trunc_ln153_7          (partselect       ) [ 0000]
add_ln153              (add              ) [ 0000]
tmp_3                  (bitselect        ) [ 0000]
sign                   (bitconcatenate   ) [ 0000]
add_ln155              (add              ) [ 0000]
or_ln155               (or               ) [ 0000]
tmp                    (partselect       ) [ 0000]
or_ln                  (bitconcatenate   ) [ 0000]
icmp_ln155             (icmp             ) [ 0101]
speclooptripcount_ln74 (speclooptripcount) [ 0000]
specloopname_ln74      (specloopname     ) [ 0000]
zext_ln155             (zext             ) [ 0000]
store_ln155            (store            ) [ 0000]
br_ln74                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="NEURONS_MEMBRANE">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEMBRANE"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i7.i9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="neuron_index_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="neuron_index/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="NEURONS_MEMBRANE_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="8" slack="0"/>
<pin id="64" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEMBRANE_addr/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="8" slack="2"/>
<pin id="69" dir="0" index="1" bw="16" slack="0"/>
<pin id="70" dir="0" index="2" bw="0" slack="0"/>
<pin id="72" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="73" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="74" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="75" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="NEURONS_MEMBRANE_load/1 store_ln155/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln0_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="8" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="neuron_index_3_load_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="neuron_index_3/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="icmp_ln74_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="8" slack="0"/>
<pin id="88" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="neuron_index_cast_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="0"/>
<pin id="93" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="neuron_index_cast/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add_ln74_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln74_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="trunc_ln2_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="15" slack="0"/>
<pin id="109" dir="0" index="1" bw="16" slack="0"/>
<pin id="110" dir="0" index="2" bw="1" slack="0"/>
<pin id="111" dir="0" index="3" bw="5" slack="0"/>
<pin id="112" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="sext_ln153_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="15" slack="0"/>
<pin id="119" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln153/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="trunc_ln153_1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="14" slack="0"/>
<pin id="123" dir="0" index="1" bw="16" slack="0"/>
<pin id="124" dir="0" index="2" bw="3" slack="0"/>
<pin id="125" dir="0" index="3" bw="5" slack="0"/>
<pin id="126" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln153_1/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="sext_ln153_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="14" slack="0"/>
<pin id="133" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln153_1/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="trunc_ln153_6_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="9" slack="0"/>
<pin id="137" dir="0" index="1" bw="16" slack="0"/>
<pin id="138" dir="0" index="2" bw="3" slack="0"/>
<pin id="139" dir="0" index="3" bw="5" slack="0"/>
<pin id="140" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln153_6/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="trunc_ln153_7_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="9" slack="0"/>
<pin id="147" dir="0" index="1" bw="16" slack="0"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="0" index="3" bw="5" slack="0"/>
<pin id="150" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln153_7/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln153_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="15" slack="0"/>
<pin id="157" dir="0" index="1" bw="14" slack="0"/>
<pin id="158" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln153/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_3_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="16" slack="0"/>
<pin id="164" dir="0" index="2" bw="5" slack="0"/>
<pin id="165" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="sign_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="9" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sign/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln155_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="9" slack="0"/>
<pin id="179" dir="0" index="1" bw="9" slack="0"/>
<pin id="180" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="or_ln155_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="0"/>
<pin id="185" dir="0" index="1" bw="9" slack="0"/>
<pin id="186" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln155/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="0"/>
<pin id="191" dir="0" index="1" bw="16" slack="0"/>
<pin id="192" dir="0" index="2" bw="5" slack="0"/>
<pin id="193" dir="0" index="3" bw="5" slack="0"/>
<pin id="194" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="or_ln_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="0" index="1" bw="7" slack="0"/>
<pin id="202" dir="0" index="2" bw="9" slack="0"/>
<pin id="203" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln155_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln155/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln155_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155/3 "/>
</bind>
</comp>

<comp id="217" class="1005" name="neuron_index_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="neuron_index "/>
</bind>
</comp>

<comp id="224" class="1005" name="icmp_ln74_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln74 "/>
</bind>
</comp>

<comp id="228" class="1005" name="NEURONS_MEMBRANE_addr_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="1"/>
<pin id="230" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_addr "/>
</bind>
</comp>

<comp id="234" class="1005" name="icmp_ln155_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln155 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="16" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="76"><net_src comp="60" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="89"><net_src comp="82" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="82" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="100"><net_src comp="82" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="96" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="67" pin="7"/><net_sink comp="107" pin=1"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="107" pin=3"/></net>

<net id="120"><net_src comp="107" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="67" pin="7"/><net_sink comp="121" pin=1"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="121" pin=3"/></net>

<net id="134"><net_src comp="121" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="67" pin="7"/><net_sink comp="135" pin=1"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="135" pin=3"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="67" pin="7"/><net_sink comp="145" pin=1"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="145" pin=3"/></net>

<net id="159"><net_src comp="117" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="131" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="67" pin="7"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="174"><net_src comp="38" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="161" pin="3"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="181"><net_src comp="145" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="135" pin="4"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="169" pin="3"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="42" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="155" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="198"><net_src comp="22" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="204"><net_src comp="44" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="189" pin="4"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="183" pin="2"/><net_sink comp="199" pin=2"/></net>

<net id="211"><net_src comp="199" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="46" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="213" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="220"><net_src comp="56" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="223"><net_src comp="217" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="227"><net_src comp="85" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="60" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="237"><net_src comp="207" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="213" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: NEURONS_MEMBRANE | {3 }
 - Input state : 
	Port: RNI_Pipeline_NEURONS_LOOP_1 : NEURONS_MEMBRANE | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		neuron_index_3 : 1
		icmp_ln74 : 2
		br_ln74 : 3
		neuron_index_cast : 2
		NEURONS_MEMBRANE_addr : 3
		NEURONS_MEMBRANE_load : 4
		add_ln74 : 2
		store_ln74 : 3
	State 2
		trunc_ln2 : 1
		sext_ln153 : 2
		trunc_ln153_1 : 1
		sext_ln153_1 : 2
		trunc_ln153_6 : 1
		trunc_ln153_7 : 1
		add_ln153 : 3
		tmp_3 : 1
		sign : 2
		add_ln155 : 2
		or_ln155 : 3
		tmp : 4
		or_ln : 5
		icmp_ln155 : 6
	State 3
		store_ln155 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |      add_ln74_fu_96     |    0    |    15   |
|    add   |     add_ln153_fu_155    |    0    |    20   |
|          |     add_ln155_fu_177    |    0    |    14   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln74_fu_85     |    0    |    15   |
|          |    icmp_ln155_fu_207    |    0    |    23   |
|----------|-------------------------|---------|---------|
|    or    |     or_ln155_fu_183     |    0    |    9    |
|----------|-------------------------|---------|---------|
|   zext   | neuron_index_cast_fu_91 |    0    |    0    |
|          |    zext_ln155_fu_213    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     trunc_ln2_fu_107    |    0    |    0    |
|          |   trunc_ln153_1_fu_121  |    0    |    0    |
|partselect|   trunc_ln153_6_fu_135  |    0    |    0    |
|          |   trunc_ln153_7_fu_145  |    0    |    0    |
|          |        tmp_fu_189       |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   |    sext_ln153_fu_117    |    0    |    0    |
|          |   sext_ln153_1_fu_131   |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|       tmp_3_fu_161      |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       sign_fu_169       |    0    |    0    |
|          |       or_ln_fu_199      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    96   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|NEURONS_MEMBRANE_addr_reg_228|    8   |
|      icmp_ln155_reg_234     |    1   |
|      icmp_ln74_reg_224      |    1   |
|     neuron_index_reg_217    |    8   |
+-----------------------------+--------+
|            Total            |   18   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   96   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   18   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   18   |   105  |
+-----------+--------+--------+--------+
