

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_1u_config5_s'
================================================================
* Date:           Sun May 25 00:12:57 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.321 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max  |   Type  |
    +---------+---------+-----------+-----------+------+-------+---------+
    |     5121|    11265| 25.605 us | 56.325 us |  5121|  11265|   none  |
    +---------+---------+-----------+-----------+------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                 |                                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                     Instance                                    |                                Module                                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_1u_config5_s_fu_191  |compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_1u_config5_s  |        2|        8| 10.000 ns | 40.000 ns |    2|    8|   none  |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     5120|    11264|  5 ~ 11  |          -|          -|  1024|    no    |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %0" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %codeRepl ], [ %add_ln84, %.reset ]" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 15 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.88ns)   --->   "%icmp_ln84 = icmp eq i11 %indvar_flatten, -1024" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 16 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.63ns)   --->   "%add_ln84 = add i11 %indvar_flatten, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 17 'add' 'add_ln84' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln84, label %"conv_2d_buffer_cl<array<ap_fixed<4, 2, 5, 3, 0>, 8u>, array<ap_fixed<4, 2, 5, 3, 0>, 1u>, config5>.exit", label %.reset" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.18ns)   --->   "%empty_56 = call { i4, i4, i4, i4, i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P(i4* %data_V_data_0_V, i4* %data_V_data_1_V, i4* %data_V_data_2_V, i4* %data_V_data_3_V, i4* %data_V_data_4_V, i4* %data_V_data_5_V, i4* %data_V_data_6_V, i4* %data_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 19 'read' 'empty_56' <Predicate = (!icmp_ln84)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_56, 0" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 20 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_56, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 21 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_56, 2" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 22 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_56, 3" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 23 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_56, 4" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 24 'extractvalue' 'tmp_data_4_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_56, 5" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 25 'extractvalue' 'tmp_data_5_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_data_6_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_56, 6" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 26 'extractvalue' 'tmp_data_6_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_data_7_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_56, 7" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 27 'extractvalue' 'tmp_data_7_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 28 'ret' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 29 [2/2] (3.25ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,1u>,config5>"(i4 %tmp_data_0_V, i4 %tmp_data_1_V, i4 %tmp_data_2_V, i4 %tmp_data_3_V, i4 %tmp_data_4_V, i4 %tmp_data_5_V, i4 %tmp_data_6_V, i4 %tmp_data_7_V, i4* %res_V_data_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 29 'call' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)"   --->   Operation 30 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str17) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:86->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 32 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/2] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,1u>,config5>"(i4 %tmp_data_0_V, i4 %tmp_data_1_V, i4 %tmp_data_2_V, i4 %tmp_data_3_V, i4 %tmp_data_4_V, i4 %tmp_data_5_V, i4 %tmp_data_6_V, i4 %tmp_data_7_V, i4* %res_V_data_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_data_V_1_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_34]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_35]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_37]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_38]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_39]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_40]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_41]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_42]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_43]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_44]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_45]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_46]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_47]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_56]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_59]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_60]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_62]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_64]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_65]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_67]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_68]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_69]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_70]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_1_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
br_ln84           (br               ) [ 01111]
indvar_flatten    (phi              ) [ 00100]
icmp_ln84         (icmp             ) [ 00111]
add_ln84          (add              ) [ 01111]
br_ln84           (br               ) [ 00000]
empty_56          (read             ) [ 00000]
tmp_data_0_V      (extractvalue     ) [ 00011]
tmp_data_1_V      (extractvalue     ) [ 00011]
tmp_data_2_V      (extractvalue     ) [ 00011]
tmp_data_3_V      (extractvalue     ) [ 00011]
tmp_data_4_V      (extractvalue     ) [ 00011]
tmp_data_5_V      (extractvalue     ) [ 00011]
tmp_data_6_V      (extractvalue     ) [ 00011]
tmp_data_7_V      (extractvalue     ) [ 00011]
ret_ln114         (ret              ) [ 00000]
specloopname_ln0  (specloopname     ) [ 00000]
empty             (speclooptripcount) [ 00000]
specloopname_ln86 (specloopname     ) [ 00000]
call_ln92         (call             ) [ 00000]
br_ln0            (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_data_V_1_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_data_V_1_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_data_V_1_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_1_14">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_14"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_1_15">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_15"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_1_16">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_1_17">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_17"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_1_19">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_19"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_1_20">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_20"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_1_21">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_21"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_1_22">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_22"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_data_V_1_23">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_23"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_1_34">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_34"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_data_V_1_35">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_35"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_data_V_1_37">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_37"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_data_V_1_38">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_38"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_data_V_1_39">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_39"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="kernel_data_V_1_40">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_40"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="kernel_data_V_1_41">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_41"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="kernel_data_V_1_42">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_42"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="kernel_data_V_1_43">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_43"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="kernel_data_V_1_44">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_44"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="kernel_data_V_1_45">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_45"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="kernel_data_V_1_46">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_46"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="kernel_data_V_1_47">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_47"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="kernel_data_V_1_56">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_56"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="kernel_data_V_1_59">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_59"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="kernel_data_V_1_60">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_60"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="kernel_data_V_1_62">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_62"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="kernel_data_V_1_64">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_64"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="kernel_data_V_1_65">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_65"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="kernel_data_V_1_67">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_67"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="kernel_data_V_1_68">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_68"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="kernel_data_V_1_69">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_69"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="kernel_data_V_1_70">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_70"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="line_buffer_Array_V_1_0_0">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="line_buffer_Array_V_1_1_0">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="line_buffer_Array_V_1_0_1">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="line_buffer_Array_V_1_1_1">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="line_buffer_Array_V_1_0_2">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="line_buffer_Array_V_1_1_2">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="line_buffer_Array_V_1_0_3">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="line_buffer_Array_V_1_1_3">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="line_buffer_Array_V_1_0_4">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="line_buffer_Array_V_1_1_4">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="line_buffer_Array_V_1_0_5">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="line_buffer_Array_V_1_1_5">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="line_buffer_Array_V_1_0_6">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="line_buffer_Array_V_1_1_6">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="line_buffer_Array_V_1_0_7">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="line_buffer_Array_V_1_1_7">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="sX">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="sY">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="pY">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="pX">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,1u>,config5>"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="160" class="1004" name="empty_56_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="4" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="0" index="3" bw="4" slack="0"/>
<pin id="165" dir="0" index="4" bw="4" slack="0"/>
<pin id="166" dir="0" index="5" bw="4" slack="0"/>
<pin id="167" dir="0" index="6" bw="4" slack="0"/>
<pin id="168" dir="0" index="7" bw="4" slack="0"/>
<pin id="169" dir="0" index="8" bw="4" slack="0"/>
<pin id="170" dir="1" index="9" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_56/2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="indvar_flatten_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="1"/>
<pin id="182" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="indvar_flatten_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="11" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_1u_config5_s_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="4" slack="1"/>
<pin id="194" dir="0" index="2" bw="4" slack="1"/>
<pin id="195" dir="0" index="3" bw="4" slack="1"/>
<pin id="196" dir="0" index="4" bw="4" slack="1"/>
<pin id="197" dir="0" index="5" bw="4" slack="1"/>
<pin id="198" dir="0" index="6" bw="4" slack="1"/>
<pin id="199" dir="0" index="7" bw="4" slack="1"/>
<pin id="200" dir="0" index="8" bw="4" slack="1"/>
<pin id="201" dir="0" index="9" bw="4" slack="0"/>
<pin id="202" dir="0" index="10" bw="4" slack="0"/>
<pin id="203" dir="0" index="11" bw="4" slack="0"/>
<pin id="204" dir="0" index="12" bw="4" slack="0"/>
<pin id="205" dir="0" index="13" bw="4" slack="0"/>
<pin id="206" dir="0" index="14" bw="4" slack="0"/>
<pin id="207" dir="0" index="15" bw="4" slack="0"/>
<pin id="208" dir="0" index="16" bw="4" slack="0"/>
<pin id="209" dir="0" index="17" bw="4" slack="0"/>
<pin id="210" dir="0" index="18" bw="4" slack="0"/>
<pin id="211" dir="0" index="19" bw="4" slack="0"/>
<pin id="212" dir="0" index="20" bw="4" slack="0"/>
<pin id="213" dir="0" index="21" bw="4" slack="0"/>
<pin id="214" dir="0" index="22" bw="4" slack="0"/>
<pin id="215" dir="0" index="23" bw="4" slack="0"/>
<pin id="216" dir="0" index="24" bw="4" slack="0"/>
<pin id="217" dir="0" index="25" bw="4" slack="0"/>
<pin id="218" dir="0" index="26" bw="4" slack="0"/>
<pin id="219" dir="0" index="27" bw="4" slack="0"/>
<pin id="220" dir="0" index="28" bw="4" slack="0"/>
<pin id="221" dir="0" index="29" bw="4" slack="0"/>
<pin id="222" dir="0" index="30" bw="4" slack="0"/>
<pin id="223" dir="0" index="31" bw="4" slack="0"/>
<pin id="224" dir="0" index="32" bw="4" slack="0"/>
<pin id="225" dir="0" index="33" bw="4" slack="0"/>
<pin id="226" dir="0" index="34" bw="4" slack="0"/>
<pin id="227" dir="0" index="35" bw="4" slack="0"/>
<pin id="228" dir="0" index="36" bw="4" slack="0"/>
<pin id="229" dir="0" index="37" bw="4" slack="0"/>
<pin id="230" dir="0" index="38" bw="4" slack="0"/>
<pin id="231" dir="0" index="39" bw="4" slack="0"/>
<pin id="232" dir="0" index="40" bw="4" slack="0"/>
<pin id="233" dir="0" index="41" bw="4" slack="0"/>
<pin id="234" dir="0" index="42" bw="4" slack="0"/>
<pin id="235" dir="0" index="43" bw="4" slack="0"/>
<pin id="236" dir="0" index="44" bw="4" slack="0"/>
<pin id="237" dir="0" index="45" bw="4" slack="0"/>
<pin id="238" dir="0" index="46" bw="4" slack="0"/>
<pin id="239" dir="0" index="47" bw="4" slack="0"/>
<pin id="240" dir="0" index="48" bw="4" slack="0"/>
<pin id="241" dir="0" index="49" bw="4" slack="0"/>
<pin id="242" dir="0" index="50" bw="4" slack="0"/>
<pin id="243" dir="0" index="51" bw="4" slack="0"/>
<pin id="244" dir="0" index="52" bw="4" slack="0"/>
<pin id="245" dir="0" index="53" bw="4" slack="0"/>
<pin id="246" dir="0" index="54" bw="4" slack="0"/>
<pin id="247" dir="0" index="55" bw="4" slack="0"/>
<pin id="248" dir="0" index="56" bw="4" slack="0"/>
<pin id="249" dir="0" index="57" bw="4" slack="0"/>
<pin id="250" dir="0" index="58" bw="4" slack="0"/>
<pin id="251" dir="0" index="59" bw="4" slack="0"/>
<pin id="252" dir="0" index="60" bw="4" slack="0"/>
<pin id="253" dir="0" index="61" bw="32" slack="0"/>
<pin id="254" dir="0" index="62" bw="32" slack="0"/>
<pin id="255" dir="0" index="63" bw="32" slack="0"/>
<pin id="256" dir="0" index="64" bw="32" slack="0"/>
<pin id="257" dir="1" index="65" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln92/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln84_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="11" slack="0"/>
<pin id="317" dir="0" index="1" bw="11" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln84_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="11" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_data_0_V_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_data_1_V_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_data_2_V_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_data_3_V_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_data_4_V_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_4_V/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_data_5_V_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_5_V/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_data_6_V_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_6_V/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_data_7_V_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_7_V/2 "/>
</bind>
</comp>

<comp id="362" class="1005" name="add_ln84_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="11" slack="0"/>
<pin id="364" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln84 "/>
</bind>
</comp>

<comp id="367" class="1005" name="tmp_data_0_V_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="1"/>
<pin id="369" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="372" class="1005" name="tmp_data_1_V_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="1"/>
<pin id="374" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="377" class="1005" name="tmp_data_2_V_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="1"/>
<pin id="379" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

<comp id="382" class="1005" name="tmp_data_3_V_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="1"/>
<pin id="384" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V "/>
</bind>
</comp>

<comp id="387" class="1005" name="tmp_data_4_V_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="1"/>
<pin id="389" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_4_V "/>
</bind>
</comp>

<comp id="392" class="1005" name="tmp_data_5_V_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="1"/>
<pin id="394" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_5_V "/>
</bind>
</comp>

<comp id="397" class="1005" name="tmp_data_6_V_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="1"/>
<pin id="399" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_6_V "/>
</bind>
</comp>

<comp id="402" class="1005" name="tmp_data_7_V_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="1"/>
<pin id="404" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_7_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="171"><net_src comp="146" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="172"><net_src comp="0" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="175"><net_src comp="6" pin="0"/><net_sink comp="160" pin=4"/></net>

<net id="176"><net_src comp="8" pin="0"/><net_sink comp="160" pin=5"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="160" pin=6"/></net>

<net id="178"><net_src comp="12" pin="0"/><net_sink comp="160" pin=7"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="160" pin=8"/></net>

<net id="183"><net_src comp="140" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="258"><net_src comp="148" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="259"><net_src comp="16" pin="0"/><net_sink comp="191" pin=9"/></net>

<net id="260"><net_src comp="18" pin="0"/><net_sink comp="191" pin=10"/></net>

<net id="261"><net_src comp="20" pin="0"/><net_sink comp="191" pin=11"/></net>

<net id="262"><net_src comp="22" pin="0"/><net_sink comp="191" pin=12"/></net>

<net id="263"><net_src comp="24" pin="0"/><net_sink comp="191" pin=13"/></net>

<net id="264"><net_src comp="26" pin="0"/><net_sink comp="191" pin=14"/></net>

<net id="265"><net_src comp="28" pin="0"/><net_sink comp="191" pin=15"/></net>

<net id="266"><net_src comp="30" pin="0"/><net_sink comp="191" pin=16"/></net>

<net id="267"><net_src comp="32" pin="0"/><net_sink comp="191" pin=17"/></net>

<net id="268"><net_src comp="34" pin="0"/><net_sink comp="191" pin=18"/></net>

<net id="269"><net_src comp="36" pin="0"/><net_sink comp="191" pin=19"/></net>

<net id="270"><net_src comp="38" pin="0"/><net_sink comp="191" pin=20"/></net>

<net id="271"><net_src comp="40" pin="0"/><net_sink comp="191" pin=21"/></net>

<net id="272"><net_src comp="42" pin="0"/><net_sink comp="191" pin=22"/></net>

<net id="273"><net_src comp="44" pin="0"/><net_sink comp="191" pin=23"/></net>

<net id="274"><net_src comp="46" pin="0"/><net_sink comp="191" pin=24"/></net>

<net id="275"><net_src comp="48" pin="0"/><net_sink comp="191" pin=25"/></net>

<net id="276"><net_src comp="50" pin="0"/><net_sink comp="191" pin=26"/></net>

<net id="277"><net_src comp="52" pin="0"/><net_sink comp="191" pin=27"/></net>

<net id="278"><net_src comp="54" pin="0"/><net_sink comp="191" pin=28"/></net>

<net id="279"><net_src comp="56" pin="0"/><net_sink comp="191" pin=29"/></net>

<net id="280"><net_src comp="58" pin="0"/><net_sink comp="191" pin=30"/></net>

<net id="281"><net_src comp="60" pin="0"/><net_sink comp="191" pin=31"/></net>

<net id="282"><net_src comp="62" pin="0"/><net_sink comp="191" pin=32"/></net>

<net id="283"><net_src comp="64" pin="0"/><net_sink comp="191" pin=33"/></net>

<net id="284"><net_src comp="66" pin="0"/><net_sink comp="191" pin=34"/></net>

<net id="285"><net_src comp="68" pin="0"/><net_sink comp="191" pin=35"/></net>

<net id="286"><net_src comp="70" pin="0"/><net_sink comp="191" pin=36"/></net>

<net id="287"><net_src comp="72" pin="0"/><net_sink comp="191" pin=37"/></net>

<net id="288"><net_src comp="74" pin="0"/><net_sink comp="191" pin=38"/></net>

<net id="289"><net_src comp="76" pin="0"/><net_sink comp="191" pin=39"/></net>

<net id="290"><net_src comp="78" pin="0"/><net_sink comp="191" pin=40"/></net>

<net id="291"><net_src comp="80" pin="0"/><net_sink comp="191" pin=41"/></net>

<net id="292"><net_src comp="82" pin="0"/><net_sink comp="191" pin=42"/></net>

<net id="293"><net_src comp="84" pin="0"/><net_sink comp="191" pin=43"/></net>

<net id="294"><net_src comp="86" pin="0"/><net_sink comp="191" pin=44"/></net>

<net id="295"><net_src comp="88" pin="0"/><net_sink comp="191" pin=45"/></net>

<net id="296"><net_src comp="90" pin="0"/><net_sink comp="191" pin=46"/></net>

<net id="297"><net_src comp="92" pin="0"/><net_sink comp="191" pin=47"/></net>

<net id="298"><net_src comp="94" pin="0"/><net_sink comp="191" pin=48"/></net>

<net id="299"><net_src comp="96" pin="0"/><net_sink comp="191" pin=49"/></net>

<net id="300"><net_src comp="98" pin="0"/><net_sink comp="191" pin=50"/></net>

<net id="301"><net_src comp="100" pin="0"/><net_sink comp="191" pin=51"/></net>

<net id="302"><net_src comp="102" pin="0"/><net_sink comp="191" pin=52"/></net>

<net id="303"><net_src comp="104" pin="0"/><net_sink comp="191" pin=53"/></net>

<net id="304"><net_src comp="106" pin="0"/><net_sink comp="191" pin=54"/></net>

<net id="305"><net_src comp="108" pin="0"/><net_sink comp="191" pin=55"/></net>

<net id="306"><net_src comp="110" pin="0"/><net_sink comp="191" pin=56"/></net>

<net id="307"><net_src comp="112" pin="0"/><net_sink comp="191" pin=57"/></net>

<net id="308"><net_src comp="114" pin="0"/><net_sink comp="191" pin=58"/></net>

<net id="309"><net_src comp="116" pin="0"/><net_sink comp="191" pin=59"/></net>

<net id="310"><net_src comp="118" pin="0"/><net_sink comp="191" pin=60"/></net>

<net id="311"><net_src comp="120" pin="0"/><net_sink comp="191" pin=61"/></net>

<net id="312"><net_src comp="122" pin="0"/><net_sink comp="191" pin=62"/></net>

<net id="313"><net_src comp="124" pin="0"/><net_sink comp="191" pin=63"/></net>

<net id="314"><net_src comp="126" pin="0"/><net_sink comp="191" pin=64"/></net>

<net id="319"><net_src comp="184" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="142" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="184" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="144" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="160" pin="9"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="160" pin="9"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="160" pin="9"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="160" pin="9"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="160" pin="9"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="160" pin="9"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="160" pin="9"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="160" pin="9"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="321" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="370"><net_src comp="327" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="375"><net_src comp="331" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="380"><net_src comp="335" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="191" pin=3"/></net>

<net id="385"><net_src comp="339" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="191" pin=4"/></net>

<net id="390"><net_src comp="343" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="191" pin=5"/></net>

<net id="395"><net_src comp="347" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="191" pin=6"/></net>

<net id="400"><net_src comp="351" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="191" pin=7"/></net>

<net id="405"><net_src comp="355" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="191" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_V | {3 4 }
	Port: kernel_data_V_1_8 | {3 4 }
	Port: kernel_data_V_1_9 | {3 4 }
	Port: kernel_data_V_1_11 | {3 4 }
	Port: kernel_data_V_1_14 | {3 4 }
	Port: kernel_data_V_1_15 | {3 4 }
	Port: kernel_data_V_1_16 | {3 4 }
	Port: kernel_data_V_1_17 | {3 4 }
	Port: kernel_data_V_1_19 | {3 4 }
	Port: kernel_data_V_1_20 | {3 4 }
	Port: kernel_data_V_1_21 | {3 4 }
	Port: kernel_data_V_1_22 | {3 4 }
	Port: kernel_data_V_1_23 | {3 4 }
	Port: kernel_data_V_1_34 | {3 4 }
	Port: kernel_data_V_1_35 | {3 4 }
	Port: kernel_data_V_1_37 | {3 4 }
	Port: kernel_data_V_1_38 | {3 4 }
	Port: kernel_data_V_1_39 | {3 4 }
	Port: kernel_data_V_1_40 | {3 4 }
	Port: kernel_data_V_1_41 | {3 4 }
	Port: kernel_data_V_1_42 | {3 4 }
	Port: kernel_data_V_1_43 | {3 4 }
	Port: kernel_data_V_1_44 | {3 4 }
	Port: kernel_data_V_1_45 | {3 4 }
	Port: kernel_data_V_1_46 | {3 4 }
	Port: kernel_data_V_1_47 | {3 4 }
	Port: kernel_data_V_1_56 | {3 4 }
	Port: kernel_data_V_1_59 | {3 4 }
	Port: kernel_data_V_1_60 | {3 4 }
	Port: kernel_data_V_1_62 | {3 4 }
	Port: kernel_data_V_1_64 | {3 4 }
	Port: kernel_data_V_1_65 | {3 4 }
	Port: kernel_data_V_1_67 | {3 4 }
	Port: kernel_data_V_1_68 | {3 4 }
	Port: kernel_data_V_1_69 | {3 4 }
	Port: kernel_data_V_1_70 | {3 4 }
	Port: line_buffer_Array_V_1_0_0 | {3 4 }
	Port: line_buffer_Array_V_1_1_0 | {3 4 }
	Port: line_buffer_Array_V_1_0_1 | {3 4 }
	Port: line_buffer_Array_V_1_1_1 | {3 4 }
	Port: line_buffer_Array_V_1_0_2 | {3 4 }
	Port: line_buffer_Array_V_1_1_2 | {3 4 }
	Port: line_buffer_Array_V_1_0_3 | {3 4 }
	Port: line_buffer_Array_V_1_1_3 | {3 4 }
	Port: line_buffer_Array_V_1_0_4 | {3 4 }
	Port: line_buffer_Array_V_1_1_4 | {3 4 }
	Port: line_buffer_Array_V_1_0_5 | {3 4 }
	Port: line_buffer_Array_V_1_1_5 | {3 4 }
	Port: line_buffer_Array_V_1_0_6 | {3 4 }
	Port: line_buffer_Array_V_1_1_6 | {3 4 }
	Port: line_buffer_Array_V_1_0_7 | {3 4 }
	Port: line_buffer_Array_V_1_1_7 | {3 4 }
	Port: sX | {3 4 }
	Port: sY | {3 4 }
	Port: pY | {3 4 }
	Port: pX | {3 4 }
 - Input state : 
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : data_V_data_0_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : data_V_data_1_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : data_V_data_2_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : data_V_data_3_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : data_V_data_4_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : data_V_data_5_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : data_V_data_6_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : data_V_data_7_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_8 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_9 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_11 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_14 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_15 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_16 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_17 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_19 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_20 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_21 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_22 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_23 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_34 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_35 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_37 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_38 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_39 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_40 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_41 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_42 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_43 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_44 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_45 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_46 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_47 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_56 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_59 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_60 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_62 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_64 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_65 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_67 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_68 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_69 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : kernel_data_V_1_70 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : line_buffer_Array_V_1_0_0 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : line_buffer_Array_V_1_1_0 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : line_buffer_Array_V_1_0_1 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : line_buffer_Array_V_1_1_1 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : line_buffer_Array_V_1_0_2 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : line_buffer_Array_V_1_1_2 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : line_buffer_Array_V_1_0_3 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : line_buffer_Array_V_1_1_3 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : line_buffer_Array_V_1_0_4 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : line_buffer_Array_V_1_1_4 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : line_buffer_Array_V_1_0_5 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : line_buffer_Array_V_1_1_5 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : line_buffer_Array_V_1_0_6 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : line_buffer_Array_V_1_1_6 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : line_buffer_Array_V_1_0_7 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : line_buffer_Array_V_1_1_7 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : sX | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : sY | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : pY | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,1u>,config5> : pX | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln84 : 1
		add_ln84 : 1
		br_ln84 : 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------|---------|---------|
| Operation|                                 Functional Unit                                 |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------|---------|---------|
|   call   | grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_1u_config5_s_fu_191 |   537   |   1171  |
|----------|---------------------------------------------------------------------------------|---------|---------|
|   icmp   |                                 icmp_ln84_fu_315                                |    0    |    13   |
|----------|---------------------------------------------------------------------------------|---------|---------|
|    add   |                                 add_ln84_fu_321                                 |    0    |    13   |
|----------|---------------------------------------------------------------------------------|---------|---------|
|   read   |                               empty_56_read_fu_160                              |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|
|          |                               tmp_data_0_V_fu_327                               |    0    |    0    |
|          |                               tmp_data_1_V_fu_331                               |    0    |    0    |
|          |                               tmp_data_2_V_fu_335                               |    0    |    0    |
|extractvalue|                               tmp_data_3_V_fu_339                               |    0    |    0    |
|          |                               tmp_data_4_V_fu_343                               |    0    |    0    |
|          |                               tmp_data_5_V_fu_347                               |    0    |    0    |
|          |                               tmp_data_6_V_fu_351                               |    0    |    0    |
|          |                               tmp_data_7_V_fu_355                               |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                                 |   537   |   1197  |
|----------|---------------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln84_reg_362   |   11   |
|indvar_flatten_reg_180|   11   |
| tmp_data_0_V_reg_367 |    4   |
| tmp_data_1_V_reg_372 |    4   |
| tmp_data_2_V_reg_377 |    4   |
| tmp_data_3_V_reg_382 |    4   |
| tmp_data_4_V_reg_387 |    4   |
| tmp_data_5_V_reg_392 |    4   |
| tmp_data_6_V_reg_397 |    4   |
| tmp_data_7_V_reg_402 |    4   |
+----------------------+--------+
|         Total        |   54   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   537  |  1197  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   54   |    -   |
+-----------+--------+--------+
|   Total   |   591  |  1197  |
+-----------+--------+--------+
