Protel Design System Design Rule Check
PCB File : C:\Users\Raymond_Meng\Desktop\µ¥Æ¬»ú¿ÎÉè\51mian\51main.PcbDoc
Date     : 2021/12/17
Time     : 19:46:47

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Drilled SMT Pads found
   Pad USB1-5(2980.88mil,-927.97mil) on Top Layer
   Pad USB1-4(2980.88mil,-953.56mil) on Top Layer
   Pad USB1-3(2980.88mil,-979.15mil) on Top Layer
   Pad USB1-2(2980.88mil,-1004.74mil) on Top Layer
   Pad USB1-1(2980.88mil,-1030.33mil) on Top Layer
   Pad USB1-0(3150.64mil,-915.92mil) on Top Layer
   Pad USB1-0(3150mil,-1045mil) on Top Layer

Processing Rule : Clearance Constraint (Gap=5mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=45mil) (Preferred=40mil) (InNet('GND'))
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=40mil) (Preferred=25mil) (InNet('+3.3'))
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=40mil) (Preferred=30mil) (InNet('+5'))
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=30mil) (Preferred=15mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-1(1765.891mil,-958.63mil) on Top Layer And Pad U1-2(1788.165mil,-936.356mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-10(1966.356mil,-758.165mil) on Top Layer And Pad U1-11(1988.63mil,-735.891mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-10(1966.356mil,-758.165mil) on Top Layer And Pad U1-9(1944.082mil,-780.439mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-12(1988.63mil,-644.109mil) on Top Layer And Pad U1-13(1966.356mil,-621.835mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-13(1966.356mil,-621.835mil) on Top Layer And Pad U1-14(1944.082mil,-599.561mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-14(1944.082mil,-599.561mil) on Top Layer And Pad U1-15(1921.808mil,-577.287mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.244mil < 10mil) Between Pad U1-14(1944.082mil,-599.561mil) on Top Layer And Via (1900mil,-600mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-15(1921.808mil,-577.287mil) on Top Layer And Pad U1-16(1899.534mil,-555.013mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.857mil < 10mil) Between Pad U1-15(1921.808mil,-577.287mil) on Top Layer And Via (1905mil,-545mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.857mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-16(1899.534mil,-555.013mil) on Top Layer And Pad U1-17(1877.261mil,-532.74mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.476mil < 10mil) Between Pad U1-16(1899.534mil,-555.013mil) on Top Layer And Via (1900mil,-600mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.476mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-17(1877.261mil,-532.74mil) on Top Layer And Pad U1-18(1854.987mil,-510.466mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.426mil < 10mil) Between Pad U1-17(1877.261mil,-532.74mil) on Top Layer And Via (1905mil,-545mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.426mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-18(1854.987mil,-510.466mil) on Top Layer And Pad U1-19(1832.713mil,-488.192mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-19(1832.713mil,-488.192mil) on Top Layer And Pad U1-20(1810.439mil,-465.918mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-2(1788.165mil,-936.356mil) on Top Layer And Pad U1-3(1810.439mil,-914.082mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-20(1810.439mil,-465.918mil) on Top Layer And Pad U1-21(1788.165mil,-443.644mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-21(1788.165mil,-443.644mil) on Top Layer And Pad U1-22(1765.891mil,-421.37mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-23(1674.109mil,-421.37mil) on Top Layer And Pad U1-24(1651.835mil,-443.644mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-24(1651.835mil,-443.644mil) on Top Layer And Pad U1-25(1629.561mil,-465.918mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-25(1629.561mil,-465.918mil) on Top Layer And Pad U1-26(1607.287mil,-488.192mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-26(1607.287mil,-488.192mil) on Top Layer And Pad U1-27(1585.013mil,-510.466mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-27(1585.013mil,-510.466mil) on Top Layer And Pad U1-28(1562.74mil,-532.74mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-28(1562.74mil,-532.74mil) on Top Layer And Pad U1-29(1540.466mil,-555.013mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-29(1540.466mil,-555.013mil) on Top Layer And Pad U1-30(1518.192mil,-577.287mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-3(1810.439mil,-914.082mil) on Top Layer And Pad U1-4(1832.713mil,-891.808mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-30(1518.192mil,-577.287mil) on Top Layer And Pad U1-31(1495.918mil,-599.561mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-31(1495.918mil,-599.561mil) on Top Layer And Pad U1-32(1473.644mil,-621.835mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-32(1473.644mil,-621.835mil) on Top Layer And Pad U1-33(1451.37mil,-644.109mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-34(1451.37mil,-735.891mil) on Top Layer And Pad U1-35(1473.644mil,-758.165mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-35(1473.644mil,-758.165mil) on Top Layer And Pad U1-36(1495.918mil,-780.439mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-36(1495.918mil,-780.439mil) on Top Layer And Pad U1-37(1518.192mil,-802.713mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-37(1518.192mil,-802.713mil) on Top Layer And Pad U1-38(1540.466mil,-824.987mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-38(1540.466mil,-824.987mil) on Top Layer And Pad U1-39(1562.74mil,-847.26mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-39(1562.74mil,-847.26mil) on Top Layer And Pad U1-40(1585.013mil,-869.534mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-4(1832.713mil,-891.808mil) on Top Layer And Pad U1-5(1854.987mil,-869.534mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.322mil < 10mil) Between Pad U1-4(1832.713mil,-891.808mil) on Top Layer And Via (1850mil,-865mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.322mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-40(1585.013mil,-869.534mil) on Top Layer And Pad U1-41(1607.287mil,-891.808mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-41(1607.287mil,-891.808mil) on Top Layer And Pad U1-42(1629.561mil,-914.082mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-42(1629.561mil,-914.082mil) on Top Layer And Pad U1-43(1651.835mil,-936.356mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-43(1651.835mil,-936.356mil) on Top Layer And Pad U1-44(1674.109mil,-958.63mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-5(1854.987mil,-869.534mil) on Top Layer And Pad U1-6(1877.261mil,-847.26mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-6(1877.261mil,-847.26mil) on Top Layer And Pad U1-7(1899.534mil,-824.987mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.961mil < 10mil) Between Pad U1-6(1877.261mil,-847.26mil) on Top Layer And Via (1850mil,-865mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.961mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-7(1899.534mil,-824.987mil) on Top Layer And Pad U1-8(1921.808mil,-802.713mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.783mil < 10mil) Between Pad U1-8(1921.808mil,-802.713mil) on Top Layer And Pad U1-9(1944.082mil,-780.439mil) on Top Layer [Top Solder] Mask Sliver [5.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.861mil < 10mil) Between Pad USB1-0(3011.77mil,-1073.64mil) on Multi-Layer And Pad USB1-1(2980.88mil,-1030.33mil) on Top Layer [Top Solder] Mask Sliver [0.861mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.481mil < 10mil) Between Pad USB1-0(3011.77mil,-883.04mil) on Multi-Layer And Pad USB1-5(2980.88mil,-927.97mil) on Top Layer [Top Solder] Mask Sliver [2.481mil]
Rule Violations :48

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Arc (1007.008mil,-1170mil) on Top Overlay And Pad Q1-1(1032.599mil,-1150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.104mil < 10mil) Between Arc (1035.406mil,-566.301mil) on Top Overlay And Pad C12-1(1055mil,-580mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Arc (1035.406mil,-678.594mil) on Top Overlay And Pad C12-2(1055mil,-665mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Arc (1040mil,-802.008mil) on Top Overlay And Pad Q2-1(1060mil,-827.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (1050.665mil,-414.275mil) on Top Overlay And Pad C10-2(1037.07mil,-433.775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Arc (1050.665mil,-453.369mil) on Top Overlay And Pad C10-2(1037.07mil,-433.775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (1074.5mil,-566.406mil) on Top Overlay And Pad C12-1(1055mil,-580mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (1074.5mil,-678.594mil) on Top Overlay And Pad C12-2(1055mil,-665mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.104mil < 10mil) Between Arc (1130.406mil,-566.301mil) on Top Overlay And Pad C11-1(1150mil,-580mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Arc (1130.406mil,-678.594mil) on Top Overlay And Pad C11-2(1150mil,-665mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (1169.5mil,-566.406mil) on Top Overlay And Pad C11-1(1150mil,-580mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (1169.5mil,-678.594mil) on Top Overlay And Pad C11-2(1150mil,-665mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (1255.5mil,-1226.406mil) on Top Overlay And Pad C3-2(1275mil,-1240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (1255.5mil,-1338.594mil) on Top Overlay And Pad C3-1(1275mil,-1325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Arc (1294.594mil,-1226.406mil) on Top Overlay And Pad C3-2(1275mil,-1240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.104mil < 10mil) Between Arc (1294.594mil,-1338.699mil) on Top Overlay And Pad C3-1(1275mil,-1325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (1405.5mil,-1226.406mil) on Top Overlay And Pad C5-2(1425mil,-1240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (1405.5mil,-1338.594mil) on Top Overlay And Pad C5-1(1425mil,-1325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Arc (1416.5mil,-214mil) on Top Overlay And Pad LED1-1(1438.5mil,-246.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Arc (1444.594mil,-1226.406mil) on Top Overlay And Pad C5-2(1425mil,-1240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.104mil < 10mil) Between Arc (1444.594mil,-1338.699mil) on Top Overlay And Pad C5-1(1425mil,-1325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (1560.5mil,-1226.406mil) on Top Overlay And Pad C4-2(1580mil,-1240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (1560.5mil,-1338.594mil) on Top Overlay And Pad C4-1(1580mil,-1325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Arc (1599.594mil,-1226.406mil) on Top Overlay And Pad C4-2(1580mil,-1240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.104mil < 10mil) Between Arc (1599.594mil,-1338.699mil) on Top Overlay And Pad C4-1(1580mil,-1325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1780mil,-1265mil) on Top Overlay And Pad E4-1(1715mil,-1265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.844mil < 10mil) Between Arc (1780mil,-1265mil) on Top Overlay And Pad E4-2(1844.961mil,-1265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Arc (1841.5mil,-214mil) on Top Overlay And Pad LED2-1(1863.5mil,-246.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.104mil < 10mil) Between Arc (2181.301mil,-234.594mil) on Top Overlay And Pad C9-1(2195mil,-215mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (2181.406mil,-195.5mil) on Top Overlay And Pad C9-1(2195mil,-215mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2235mil,-1045mil) on Top Overlay And Pad E3-1(2300mil,-1045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2235mil,-1045mil) on Top Overlay And Pad E3-2(2170.039mil,-1045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2235mil,-755mil) on Top Overlay And Pad E2-1(2300mil,-755mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2235mil,-755mil) on Top Overlay And Pad E2-2(2170.039mil,-755mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2235mil,-900mil) on Top Overlay And Pad E1-1(2300mil,-900mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2235mil,-900mil) on Top Overlay And Pad E1-2(2170.039mil,-900mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Arc (2293.594mil,-234.594mil) on Top Overlay And Pad C9-2(2280mil,-215mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (2293.595mil,-195.5mil) on Top Overlay And Pad C9-2(2280mil,-215mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.232mil < 10mil) Between Arc (2445mil,-1080mil) on Top Overlay And Pad U2-1(2480mil,-1088.347mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Arc (2456.406mil,-1275.406mil) on Top Overlay And Pad C8-2(2470mil,-1295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (2456.406mil,-1314.5mil) on Top Overlay And Pad C8-2(2470mil,-1295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (2568.595mil,-1314.5mil) on Top Overlay And Pad C8-1(2555mil,-1295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.104mil < 10mil) Between Arc (2568.699mil,-1275.406mil) on Top Overlay And Pad C8-1(2555mil,-1295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Arc (2626.406mil,-1275.406mil) on Top Overlay And Pad C6-2(2640mil,-1295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (2626.406mil,-1314.5mil) on Top Overlay And Pad C6-2(2640mil,-1295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Arc (2736.406mil,-405.406mil) on Top Overlay And Pad C1-2(2750mil,-425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (2736.406mil,-444.5mil) on Top Overlay And Pad C1-2(2750mil,-425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (2738.595mil,-1314.5mil) on Top Overlay And Pad C6-1(2725mil,-1295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.104mil < 10mil) Between Arc (2738.699mil,-1275.406mil) on Top Overlay And Pad C6-1(2725mil,-1295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.38mil < 10mil) Between Arc (2765mil,-755mil) on Top Overlay And Pad V1-1(2740mil,-715.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.379mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (2848.595mil,-444.5mil) on Top Overlay And Pad C1-1(2835mil,-425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.104mil < 10mil) Between Arc (2848.699mil,-405.406mil) on Top Overlay And Pad C1-1(2835mil,-425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (2895.5mil,-611.406mil) on Top Overlay And Pad C2-2(2915mil,-625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (2895.5mil,-723.594mil) on Top Overlay And Pad C2-1(2915mil,-710mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Arc (2934.594mil,-611.406mil) on Top Overlay And Pad C2-2(2915mil,-625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.104mil < 10mil) Between Arc (2934.595mil,-723.699mil) on Top Overlay And Pad C2-1(2915mil,-710mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (3055.5mil,-1191.406mil) on Top Overlay And Pad C7-2(3075mil,-1205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (3055.5mil,-1303.594mil) on Top Overlay And Pad C7-1(3075mil,-1290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Arc (3094.594mil,-1191.406mil) on Top Overlay And Pad C7-2(3075mil,-1205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.104mil < 10mil) Between Arc (3094.594mil,-1303.699mil) on Top Overlay And Pad C7-1(3075mil,-1290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.104mil < 10mil) Between Arc (938.371mil,-453.369mil) on Top Overlay And Pad C10-1(952.07mil,-433.775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (938.476mil,-414.275mil) on Top Overlay And Pad C10-1(952.07mil,-433.775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.647mil < 10mil) Between Pad C10-1(952.07mil,-433.775mil) on Top Layer And Track (920.07mil,-452.275mil)(920.07mil,-415.275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.647mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C10-1(952.07mil,-433.775mil) on Top Layer And Track (937.955mil,-395.775mil)(1050.159mil,-395.775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C10-1(952.07mil,-433.775mil) on Top Layer And Track (939.371mil,-471.775mil)(1050.184mil,-471.775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C10-2(1037.07mil,-433.775mil) on Top Layer And Track (1069.07mil,-452.369mil)(1069.07mil,-415.275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C10-2(1037.07mil,-433.775mil) on Top Layer And Track (937.955mil,-395.775mil)(1050.159mil,-395.775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C10-2(1037.07mil,-433.775mil) on Top Layer And Track (939.371mil,-471.775mil)(1050.184mil,-471.775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C1-1(2835mil,-425mil) on Top Layer And Track (2736.887mil,-387mil)(2847.699mil,-387mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C1-1(2835mil,-425mil) on Top Layer And Track (2736.912mil,-463mil)(2849.115mil,-463mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C1-1(2835mil,-425mil) on Top Layer And Track (2867mil,-443.5mil)(2867mil,-406.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C11-1(1150mil,-580mil) on Top Layer And Track (1112mil,-678.114mil)(1112mil,-567.301mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C11-1(1150mil,-580mil) on Top Layer And Track (1131.5mil,-548mil)(1168.5mil,-548mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C11-1(1150mil,-580mil) on Top Layer And Track (1188mil,-678.088mil)(1188mil,-565.885mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.626mil < 10mil) Between Pad C11-2(1150mil,-665mil) on Top Layer And Text "R12" (1036.399mil,-680.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.626mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C11-2(1150mil,-665mil) on Top Layer And Track (1112mil,-678.114mil)(1112mil,-567.301mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.647mil < 10mil) Between Pad C11-2(1150mil,-665mil) on Top Layer And Track (1131.406mil,-697mil)(1168.5mil,-697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.647mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C11-2(1150mil,-665mil) on Top Layer And Track (1188mil,-678.088mil)(1188mil,-565.885mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.603mil < 10mil) Between Pad C1-2(2750mil,-425mil) on Top Layer And Track (2718mil,-443.5mil)(2718mil,-406.406mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.603mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C1-2(2750mil,-425mil) on Top Layer And Track (2736.887mil,-387mil)(2847.699mil,-387mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C1-2(2750mil,-425mil) on Top Layer And Track (2736.912mil,-463mil)(2849.115mil,-463mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C12-1(1055mil,-580mil) on Top Layer And Track (1017mil,-678.114mil)(1017mil,-567.301mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C12-1(1055mil,-580mil) on Top Layer And Track (1036.5mil,-548mil)(1073.5mil,-548mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C12-1(1055mil,-580mil) on Top Layer And Track (1093mil,-678.088mil)(1093mil,-565.885mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C12-2(1055mil,-665mil) on Top Layer And Text "R12" (1036.399mil,-680.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C12-2(1055mil,-665mil) on Top Layer And Track (1017mil,-678.114mil)(1017mil,-567.301mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.647mil < 10mil) Between Pad C12-2(1055mil,-665mil) on Top Layer And Track (1036.406mil,-697mil)(1073.5mil,-697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.647mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C12-2(1055mil,-665mil) on Top Layer And Track (1093mil,-678.088mil)(1093mil,-565.885mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C2-1(2915mil,-710mil) on Top Layer And Track (2877mil,-724.115mil)(2877mil,-611.912mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.647mil < 10mil) Between Pad C2-1(2915mil,-710mil) on Top Layer And Track (2896.5mil,-742mil)(2933.5mil,-742mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.647mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C2-1(2915mil,-710mil) on Top Layer And Track (2953mil,-722.699mil)(2953mil,-611.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C2-2(2915mil,-625mil) on Top Layer And Track (2877mil,-724.115mil)(2877mil,-611.912mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C2-2(2915mil,-625mil) on Top Layer And Track (2896.5mil,-593mil)(2933.594mil,-593mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C2-2(2915mil,-625mil) on Top Layer And Track (2953mil,-722.699mil)(2953mil,-611.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C3-1(1275mil,-1325mil) on Top Layer And Track (1237mil,-1339.115mil)(1237mil,-1226.911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.647mil < 10mil) Between Pad C3-1(1275mil,-1325mil) on Top Layer And Track (1256.5mil,-1357mil)(1293.5mil,-1357mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.647mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C3-1(1275mil,-1325mil) on Top Layer And Track (1313mil,-1337.699mil)(1313mil,-1226.887mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C3-2(1275mil,-1240mil) on Top Layer And Track (1237mil,-1339.115mil)(1237mil,-1226.911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C3-2(1275mil,-1240mil) on Top Layer And Track (1256.5mil,-1208mil)(1293.594mil,-1208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C3-2(1275mil,-1240mil) on Top Layer And Track (1313mil,-1337.699mil)(1313mil,-1226.887mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C4-1(1580mil,-1325mil) on Top Layer And Track (1542mil,-1339.115mil)(1542mil,-1226.911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.647mil < 10mil) Between Pad C4-1(1580mil,-1325mil) on Top Layer And Track (1561.5mil,-1357mil)(1598.5mil,-1357mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.647mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C4-1(1580mil,-1325mil) on Top Layer And Track (1618mil,-1337.699mil)(1618mil,-1226.887mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C4-2(1580mil,-1240mil) on Top Layer And Track (1542mil,-1339.115mil)(1542mil,-1226.911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C4-2(1580mil,-1240mil) on Top Layer And Track (1561.5mil,-1208mil)(1598.594mil,-1208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C4-2(1580mil,-1240mil) on Top Layer And Track (1618mil,-1337.699mil)(1618mil,-1226.887mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C5-1(1425mil,-1325mil) on Top Layer And Track (1387mil,-1339.115mil)(1387mil,-1226.911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.647mil < 10mil) Between Pad C5-1(1425mil,-1325mil) on Top Layer And Track (1406.5mil,-1357mil)(1443.5mil,-1357mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.647mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C5-1(1425mil,-1325mil) on Top Layer And Track (1463mil,-1337.699mil)(1463mil,-1226.887mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C5-2(1425mil,-1240mil) on Top Layer And Track (1387mil,-1339.115mil)(1387mil,-1226.911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C5-2(1425mil,-1240mil) on Top Layer And Track (1406.5mil,-1208mil)(1443.594mil,-1208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C5-2(1425mil,-1240mil) on Top Layer And Track (1463mil,-1337.699mil)(1463mil,-1226.887mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C6-1(2725mil,-1295mil) on Top Layer And Track (2626.887mil,-1257mil)(2737.699mil,-1257mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C6-1(2725mil,-1295mil) on Top Layer And Track (2626.912mil,-1333mil)(2739.115mil,-1333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C6-1(2725mil,-1295mil) on Top Layer And Track (2757mil,-1313.5mil)(2757mil,-1276.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.603mil < 10mil) Between Pad C6-2(2640mil,-1295mil) on Top Layer And Track (2608mil,-1313.5mil)(2608mil,-1276.406mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.603mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C6-2(2640mil,-1295mil) on Top Layer And Track (2626.887mil,-1257mil)(2737.699mil,-1257mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C6-2(2640mil,-1295mil) on Top Layer And Track (2626.912mil,-1333mil)(2739.115mil,-1333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C7-1(3075mil,-1290mil) on Top Layer And Track (3037mil,-1304.115mil)(3037mil,-1191.911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.647mil < 10mil) Between Pad C7-1(3075mil,-1290mil) on Top Layer And Track (3056.5mil,-1322mil)(3093.5mil,-1322mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.647mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C7-1(3075mil,-1290mil) on Top Layer And Track (3113mil,-1191.887mil)(3113mil,-1302.699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C7-2(3075mil,-1205mil) on Top Layer And Track (3037mil,-1304.115mil)(3037mil,-1191.911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C7-2(3075mil,-1205mil) on Top Layer And Track (3056.5mil,-1173mil)(3093.594mil,-1173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C7-2(3075mil,-1205mil) on Top Layer And Track (3113mil,-1191.887mil)(3113mil,-1302.699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C8-1(2555mil,-1295mil) on Top Layer And Track (2456.887mil,-1257mil)(2567.699mil,-1257mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C8-1(2555mil,-1295mil) on Top Layer And Track (2456.912mil,-1333mil)(2569.115mil,-1333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C8-1(2555mil,-1295mil) on Top Layer And Track (2587mil,-1313.5mil)(2587mil,-1276.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.603mil < 10mil) Between Pad C8-2(2470mil,-1295mil) on Top Layer And Track (2438mil,-1313.5mil)(2438mil,-1276.406mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.603mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C8-2(2470mil,-1295mil) on Top Layer And Track (2456.887mil,-1257mil)(2567.699mil,-1257mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C8-2(2470mil,-1295mil) on Top Layer And Track (2456.912mil,-1333mil)(2569.115mil,-1333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-1(2195mil,-215mil) on Top Layer And Text "X2" (2129mil,-248mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.647mil < 10mil) Between Pad C9-1(2195mil,-215mil) on Top Layer And Track (2163mil,-233.5mil)(2163mil,-196.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.647mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C9-1(2195mil,-215mil) on Top Layer And Track (2180.885mil,-177mil)(2293.089mil,-177mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C9-1(2195mil,-215mil) on Top Layer And Track (2182.301mil,-253mil)(2293.114mil,-253mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C9-2(2280mil,-215mil) on Top Layer And Track (2180.885mil,-177mil)(2293.089mil,-177mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C9-2(2280mil,-215mil) on Top Layer And Track (2182.301mil,-253mil)(2293.114mil,-253mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C9-2(2280mil,-215mil) on Top Layer And Track (2312mil,-233.594mil)(2312mil,-196.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mil < 10mil) Between Pad D1-1(2992.559mil,-535mil) on Top Layer And Text "R1" (2993.595mil,-595.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D1-1(2992.559mil,-535mil) on Top Layer And Track (2955mil,-500mil)(3015mil,-500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D1-1(2992.559mil,-535mil) on Top Layer And Track (2955mil,-570mil)(2955mil,-500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.233mil < 10mil) Between Pad D1-1(2992.559mil,-535mil) on Top Layer And Track (2955mil,-570mil)(3015mil,-570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad D1-1(2992.559mil,-535mil) on Top Layer And Track (3030mil,-515mil)(3050mil,-535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad D1-1(2992.559mil,-535mil) on Top Layer And Track (3030mil,-525mil)(3030mil,-515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad D1-1(2992.559mil,-535mil) on Top Layer And Track (3030mil,-525mil)(3036.044mil,-531.044mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad D1-1(2992.559mil,-535mil) on Top Layer And Track (3030mil,-545mil)(3035mil,-545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad D1-1(2992.559mil,-535mil) on Top Layer And Track (3030mil,-555mil)(3030mil,-515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad D1-1(2992.559mil,-535mil) on Top Layer And Track (3030mil,-555mil)(3050mil,-535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.882mil < 10mil) Between Pad D1-1(2992.559mil,-535mil) on Top Layer And Track (3035mil,-545mil)(3040mil,-540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad D1-2(3087.441mil,-535mil) on Top Layer And Track (3030mil,-515mil)(3050mil,-535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad D1-2(3087.441mil,-535mil) on Top Layer And Track (3030mil,-555mil)(3050mil,-535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D1-2(3087.441mil,-535mil) on Top Layer And Track (3065mil,-500mil)(3125mil,-500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D1-2(3087.441mil,-535mil) on Top Layer And Track (3065mil,-570mil)(3125mil,-570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D1-2(3087.441mil,-535mil) on Top Layer And Track (3125mil,-570mil)(3125mil,-500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.697mil < 10mil) Between Pad D2-1(2960.118mil,-1190mil) on Top Layer And Track (2988mil,-1220mil)(2988mil,-1160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.697mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.073mil < 10mil) Between Pad D2-2(2849.882mil,-1190mil) on Top Layer And Text "U2" (2849.992mil,-1145.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.073mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(2849.882mil,-1190mil) on Top Layer And Text "X1" (2794mil,-1198mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.697mil < 10mil) Between Pad D2-2(2849.882mil,-1190mil) on Top Layer And Track (2822mil,-1177mil)(2822mil,-1202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.697mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.921mil < 10mil) Between Pad D2-2(2849.882mil,-1190mil) on Top Layer And Track (2822mil,-1177mil)(2839mil,-1160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.213mil < 10mil) Between Pad D2-2(2849.882mil,-1190mil) on Top Layer And Track (2822mil,-1202mil)(2840mil,-1220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D3-1(2182.398mil,-625.003mil) on Top Layer And Text "E2" (2147mil,-656mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.697mil < 10mil) Between Pad D3-1(2182.398mil,-625.003mil) on Top Layer And Track (2154.517mil,-655.003mil)(2154.517mil,-595.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.697mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad E1-1(2300mil,-900mil) on Top Layer And Track (2299.961mil,-935.039mil)(2299.961mil,-864.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad E1-2(2170.039mil,-900mil) on Top Layer And Text "E3" (2147mil,-946mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad E1-2(2170.039mil,-900mil) on Top Layer And Track (2170.039mil,-964.961mil)(2170.039mil,-835.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad E2-1(2300mil,-755mil) on Top Layer And Track (2299.961mil,-790.039mil)(2299.961mil,-719.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad E2-2(2170.039mil,-755mil) on Top Layer And Text "E1" (2147mil,-801mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad E2-2(2170.039mil,-755mil) on Top Layer And Track (2170.039mil,-819.961mil)(2170.039mil,-690.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad E3-1(2300mil,-1045mil) on Top Layer And Track (2299.961mil,-1080.039mil)(2299.961mil,-1009.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad E3-2(2170.039mil,-1045mil) on Top Layer And Track (2170.039mil,-1109.961mil)(2170.039mil,-980.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad E4-1(1715mil,-1265mil) on Top Layer And Track (1715.04mil,-1300.039mil)(1715.04mil,-1229.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad E4-2(1844.961mil,-1265mil) on Top Layer And Track (1844.961mil,-1329.961mil)(1844.961mil,-1200.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.412mil < 10mil) Between Pad LED1-1(1438.5mil,-246.457mil) on Top Layer And Text "U1" (1365mil,-295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.412mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.795mil < 10mil) Between Pad LED1-1(1438.5mil,-246.457mil) on Top Layer And Track (1433.5mil,-286mil)(1433.5mil,-266mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-1(1438.5mil,-246.457mil) on Top Layer And Track (1438.5mil,-229mil)(1448.5mil,-219mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.709mil < 10mil) Between Pad LED1-1(1438.5mil,-246.457mil) on Top Layer And Track (1448.5mil,-219mil)(1571.5mil,-219mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.233mil < 10mil) Between Pad LED1-2(1438.5mil,-303.543mil) on Top Layer And Text "U1" (1365mil,-295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.233mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-2(1438.5mil,-303.543mil) on Top Layer And Track (1433.5mil,-286mil)(1433.5mil,-266mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-2(1438.5mil,-303.543mil) on Top Layer And Track (1433.5mil,-331mil)(1433.5mil,-321mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.709mil < 10mil) Between Pad LED1-2(1438.5mil,-303.543mil) on Top Layer And Track (1433.5mil,-331mil)(1571.5mil,-331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.709mil < 10mil) Between Pad LED1-3(1571.5mil,-303.543mil) on Top Layer And Track (1433.5mil,-331mil)(1571.5mil,-331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.795mil < 10mil) Between Pad LED1-3(1571.5mil,-303.543mil) on Top Layer And Track (1571.5mil,-284mil)(1571.5mil,-264mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-3(1571.5mil,-303.543mil) on Top Layer And Track (1571.5mil,-331mil)(1571.5mil,-319mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.709mil < 10mil) Between Pad LED1-4(1571.5mil,-246.457mil) on Top Layer And Track (1448.5mil,-219mil)(1571.5mil,-219mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-4(1571.5mil,-246.457mil) on Top Layer And Track (1571.5mil,-229mil)(1571.5mil,-219mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-4(1571.5mil,-246.457mil) on Top Layer And Track (1571.5mil,-284mil)(1571.5mil,-264mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.795mil < 10mil) Between Pad LED2-1(1863.5mil,-246.457mil) on Top Layer And Track (1858.5mil,-286mil)(1858.5mil,-266mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-1(1863.5mil,-246.457mil) on Top Layer And Track (1863.5mil,-229mil)(1873.5mil,-219mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.709mil < 10mil) Between Pad LED2-1(1863.5mil,-246.457mil) on Top Layer And Track (1873.5mil,-219mil)(1996.5mil,-219mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-2(1863.5mil,-303.543mil) on Top Layer And Track (1858.5mil,-286mil)(1858.5mil,-266mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-2(1863.5mil,-303.543mil) on Top Layer And Track (1858.5mil,-331mil)(1858.5mil,-321mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.709mil < 10mil) Between Pad LED2-2(1863.5mil,-303.543mil) on Top Layer And Track (1858.5mil,-331mil)(1996.5mil,-331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.709mil < 10mil) Between Pad LED2-3(1996.5mil,-303.543mil) on Top Layer And Track (1858.5mil,-331mil)(1996.5mil,-331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.795mil < 10mil) Between Pad LED2-3(1996.5mil,-303.543mil) on Top Layer And Track (1996.5mil,-284mil)(1996.5mil,-264mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-3(1996.5mil,-303.543mil) on Top Layer And Track (1996.5mil,-331mil)(1996.5mil,-319mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.969mil < 10mil) Between Pad LED2-3(1996.5mil,-303.543mil) on Top Layer And Track (2033.997mil,-316.929mil)(2033.997mil,-183.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.969mil < 10mil) Between Pad LED2-3(1996.5mil,-303.543mil) on Top Layer And Track (2033.997mil,-316.929mil)(2105.997mil,-316.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.709mil < 10mil) Between Pad LED2-4(1996.5mil,-246.457mil) on Top Layer And Track (1873.5mil,-219mil)(1996.5mil,-219mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-4(1996.5mil,-246.457mil) on Top Layer And Track (1996.5mil,-229mil)(1996.5mil,-219mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-4(1996.5mil,-246.457mil) on Top Layer And Track (1996.5mil,-284mil)(1996.5mil,-264mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.969mil < 10mil) Between Pad LED2-4(1996.5mil,-246.457mil) on Top Layer And Track (2033.997mil,-316.929mil)(2033.997mil,-183.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q2-2(1060mil,-902.402mil) on Top Layer And Text "R11" (1004mil,-915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R10-1(1332.405mil,-1074.997mil) on Top Layer And Track (1228.071mil,-1038.997mil)(1361.929mil,-1038.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R10-1(1332.405mil,-1074.997mil) on Top Layer And Track (1228.071mil,-1110.997mil)(1361.929mil,-1110.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.024mil < 10mil) Between Pad R10-1(1332.405mil,-1074.997mil) on Top Layer And Track (1361.929mil,-1110.997mil)(1361.929mil,-1038.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R10-2(1257.602mil,-1074.997mil) on Top Layer And Track (1228.071mil,-1038.997mil)(1361.929mil,-1038.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.031mil < 10mil) Between Pad R10-2(1257.602mil,-1074.997mil) on Top Layer And Track (1228.071mil,-1110.997mil)(1228.071mil,-1038.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R10-2(1257.602mil,-1074.997mil) on Top Layer And Track (1228.071mil,-1110.997mil)(1361.929mil,-1110.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R1-1(3017.595mil,-665.003mil) on Top Layer And Track (2988.071mil,-629.003mil)(3121.929mil,-629.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.024mil < 10mil) Between Pad R1-1(3017.595mil,-665.003mil) on Top Layer And Track (2988.071mil,-701.003mil)(2988.071mil,-629.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R1-1(3017.595mil,-665.003mil) on Top Layer And Track (2988.071mil,-701.003mil)(3121.929mil,-701.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.024mil < 10mil) Between Pad R11-1(1102.405mil,-984.997mil) on Top Layer And Track (1131.929mil,-1020.997mil)(1131.929mil,-948.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R11-1(1102.405mil,-984.997mil) on Top Layer And Track (998.071mil,-1020.997mil)(1131.929mil,-1020.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R11-1(1102.405mil,-984.997mil) on Top Layer And Track (998.071mil,-948.997mil)(1131.929mil,-948.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-2(1027.602mil,-984.997mil) on Top Layer And Text "Q1" (1007mil,-998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R11-2(1027.602mil,-984.997mil) on Top Layer And Track (998.071mil,-1020.997mil)(1131.929mil,-1020.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.031mil < 10mil) Between Pad R11-2(1027.602mil,-984.997mil) on Top Layer And Track (998.071mil,-1020.997mil)(998.071mil,-948.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R11-2(1027.602mil,-984.997mil) on Top Layer And Track (998.071mil,-948.997mil)(1131.929mil,-948.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R1-2(3092.398mil,-665.003mil) on Top Layer And Track (2988.071mil,-629.003mil)(3121.929mil,-629.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R1-2(3092.398mil,-665.003mil) on Top Layer And Track (2988.071mil,-701.003mil)(3121.929mil,-701.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.031mil < 10mil) Between Pad R1-2(3092.398mil,-665.003mil) on Top Layer And Track (3121.929mil,-701.003mil)(3121.929mil,-629.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R12-1(1134.803mil,-750mil) on Top Layer And Track (1030.469mil,-714mil)(1164.328mil,-714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R12-1(1134.803mil,-750mil) on Top Layer And Track (1030.469mil,-786mil)(1164.328mil,-786mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.024mil < 10mil) Between Pad R12-1(1134.803mil,-750mil) on Top Layer And Track (1164.328mil,-786mil)(1164.328mil,-714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-2(1060mil,-750mil) on Top Layer And Text "Q2" (1038mil,-762mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R12-2(1060mil,-750mil) on Top Layer And Track (1030.469mil,-714mil)(1164.328mil,-714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.031mil < 10mil) Between Pad R12-2(1060mil,-750mil) on Top Layer And Track (1030.469mil,-786mil)(1030.469mil,-714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R12-2(1060mil,-750mil) on Top Layer And Track (1030.469mil,-786mil)(1164.328mil,-786mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R13-1(1332.405mil,-954.997mil) on Top Layer And Track (1228.071mil,-918.997mil)(1361.929mil,-918.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R13-1(1332.405mil,-954.997mil) on Top Layer And Track (1228.071mil,-990.997mil)(1361.929mil,-990.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.024mil < 10mil) Between Pad R13-1(1332.405mil,-954.997mil) on Top Layer And Track (1361.929mil,-990.997mil)(1361.929mil,-918.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad R13-2(1257.602mil,-954.997mil) on Top Layer And Text "R10" (1232.512mil,-1019.995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R13-2(1257.602mil,-954.997mil) on Top Layer And Track (1228.071mil,-918.997mil)(1361.929mil,-918.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.031mil < 10mil) Between Pad R13-2(1257.602mil,-954.997mil) on Top Layer And Track (1228.071mil,-990.997mil)(1228.071mil,-918.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R13-2(1257.602mil,-954.997mil) on Top Layer And Track (1228.071mil,-990.997mil)(1361.929mil,-990.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R15-1(1270mil,-425mil) on Top Layer And Track (1165.666mil,-389mil)(1299.524mil,-389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R15-1(1270mil,-425mil) on Top Layer And Track (1165.666mil,-461mil)(1299.524mil,-461mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.024mil < 10mil) Between Pad R15-1(1270mil,-425mil) on Top Layer And Track (1299.524mil,-461mil)(1299.524mil,-389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R15-2(1195.197mil,-425mil) on Top Layer And Track (1165.666mil,-389mil)(1299.524mil,-389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.031mil < 10mil) Between Pad R15-2(1195.197mil,-425mil) on Top Layer And Track (1165.666mil,-461mil)(1165.666mil,-389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R15-2(1195.197mil,-425mil) on Top Layer And Track (1165.666mil,-461mil)(1299.524mil,-461mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R2-1(2036.447mil,-983.548mil) on Top Layer And Track (1937.216mil,-1031.868mil)(2031.868mil,-937.216mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R2-1(2036.447mil,-983.548mil) on Top Layer And Track (1988.128mil,-1082.78mil)(2082.78mil,-988.128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.024mil < 10mil) Between Pad R2-1(2036.447mil,-983.548mil) on Top Layer And Track (2031.868mil,-937.216mil)(2082.78mil,-988.128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.031mil < 10mil) Between Pad R2-2(1983.553mil,-1036.442mil) on Top Layer And Track (1937.216mil,-1031.868mil)(1988.128mil,-1082.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R2-2(1983.553mil,-1036.442mil) on Top Layer And Track (1937.216mil,-1031.868mil)(2031.868mil,-937.216mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R2-2(1983.553mil,-1036.442mil) on Top Layer And Track (1988.128mil,-1082.78mil)(2082.78mil,-988.128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-1(1197.595mil,-335.003mil) on Top Layer And Track (1168.071mil,-299.003mil)(1301.929mil,-299.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.024mil < 10mil) Between Pad R3-1(1197.595mil,-335.003mil) on Top Layer And Track (1168.071mil,-371.003mil)(1168.071mil,-299.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-1(1197.595mil,-335.003mil) on Top Layer And Track (1168.071mil,-371.003mil)(1301.929mil,-371.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-2(1272.399mil,-335.003mil) on Top Layer And Track (1168.071mil,-299.003mil)(1301.929mil,-299.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-2(1272.399mil,-335.003mil) on Top Layer And Track (1168.071mil,-371.003mil)(1301.929mil,-371.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.031mil < 10mil) Between Pad R3-2(1272.399mil,-335.003mil) on Top Layer And Track (1301.929mil,-371.003mil)(1301.929mil,-299.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R4-1(2259.803mil,-530mil) on Top Layer And Track (2155.469mil,-494mil)(2289.328mil,-494mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R4-1(2259.803mil,-530mil) on Top Layer And Track (2155.469mil,-566mil)(2289.328mil,-566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.024mil < 10mil) Between Pad R4-1(2259.803mil,-530mil) on Top Layer And Track (2289.328mil,-566mil)(2289.328mil,-494mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-2(2185mil,-530mil) on Top Layer And Text "D3" (2161mil,-562mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R4-2(2185mil,-530mil) on Top Layer And Track (2155.469mil,-494mil)(2289.328mil,-494mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.031mil < 10mil) Between Pad R4-2(2185mil,-530mil) on Top Layer And Track (2155.469mil,-566mil)(2155.469mil,-494mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R4-2(2185mil,-530mil) on Top Layer And Track (2155.469mil,-566mil)(2289.328mil,-566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.024mil < 10mil) Between Pad R5-1(2069.997mil,-212.595mil) on Top Layer And Track (2033.997mil,-183.071mil)(2105.997mil,-183.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R5-1(2069.997mil,-212.595mil) on Top Layer And Track (2033.997mil,-316.929mil)(2033.997mil,-183.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R5-1(2069.997mil,-212.595mil) on Top Layer And Track (2105.997mil,-316.929mil)(2105.997mil,-183.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R5-2(2069.997mil,-287.398mil) on Top Layer And Track (2033.997mil,-316.929mil)(2033.997mil,-183.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.031mil < 10mil) Between Pad R5-2(2069.997mil,-287.398mil) on Top Layer And Track (2033.997mil,-316.929mil)(2105.997mil,-316.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R5-2(2069.997mil,-287.398mil) on Top Layer And Track (2105.997mil,-316.929mil)(2105.997mil,-183.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R6-1(330.197mil,-1275mil) on Top Layer And Track (300.673mil,-1239mil)(434.531mil,-1239mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.024mil < 10mil) Between Pad R6-1(330.197mil,-1275mil) on Top Layer And Track (300.673mil,-1311mil)(300.673mil,-1239mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R6-1(330.197mil,-1275mil) on Top Layer And Track (300.673mil,-1311mil)(434.531mil,-1311mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R6-2(405mil,-1275mil) on Top Layer And Track (300.673mil,-1239mil)(434.531mil,-1239mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R6-2(405mil,-1275mil) on Top Layer And Track (300.673mil,-1311mil)(434.531mil,-1311mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.031mil < 10mil) Between Pad R6-2(405mil,-1275mil) on Top Layer And Track (434.531mil,-1311mil)(434.531mil,-1239mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R7-1(560mil,-1275mil) on Top Layer And Track (455.666mil,-1239mil)(589.524mil,-1239mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R7-1(560mil,-1275mil) on Top Layer And Track (455.666mil,-1311mil)(589.524mil,-1311mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.024mil < 10mil) Between Pad R7-1(560mil,-1275mil) on Top Layer And Track (589.524mil,-1311mil)(589.524mil,-1239mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R7-2(485.197mil,-1275mil) on Top Layer And Track (455.666mil,-1239mil)(589.524mil,-1239mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.031mil < 10mil) Between Pad R7-2(485.197mil,-1275mil) on Top Layer And Track (455.666mil,-1311mil)(455.666mil,-1239mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R7-2(485.197mil,-1275mil) on Top Layer And Track (455.666mil,-1311mil)(589.524mil,-1311mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R8-1(717.405mil,-454.997mil) on Top Layer And Track (613.071mil,-418.997mil)(746.929mil,-418.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R8-1(717.405mil,-454.997mil) on Top Layer And Track (613.071mil,-490.997mil)(746.929mil,-490.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.024mil < 10mil) Between Pad R8-1(717.405mil,-454.997mil) on Top Layer And Track (746.929mil,-490.997mil)(746.929mil,-418.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R8-2(642.602mil,-454.997mil) on Top Layer And Track (613.071mil,-418.997mil)(746.929mil,-418.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.031mil < 10mil) Between Pad R8-2(642.602mil,-454.997mil) on Top Layer And Track (613.071mil,-490.997mil)(613.071mil,-418.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R8-2(642.602mil,-454.997mil) on Top Layer And Track (613.071mil,-490.997mil)(746.929mil,-490.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R9-1(797.595mil,-455.003mil) on Top Layer And Track (768.071mil,-419.003mil)(901.929mil,-419.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.024mil < 10mil) Between Pad R9-1(797.595mil,-455.003mil) on Top Layer And Track (768.071mil,-491.003mil)(768.071mil,-419.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R9-1(797.595mil,-455.003mil) on Top Layer And Track (768.071mil,-491.003mil)(901.929mil,-491.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R9-2(872.399mil,-455.003mil) on Top Layer And Track (768.071mil,-419.003mil)(901.929mil,-419.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R9-2(872.399mil,-455.003mil) on Top Layer And Track (768.071mil,-491.003mil)(901.929mil,-491.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.031mil < 10mil) Between Pad R9-2(872.399mil,-455.003mil) on Top Layer And Track (901.929mil,-491.003mil)(901.929mil,-419.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.343mil < 10mil) Between Pad S1-1(2070mil,-1285mil) on Top Layer And Track (2079.842mil,-1235.787mil)(2079.842mil,-1206.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.343mil < 10mil) Between Pad S1-1(2070mil,-1285mil) on Top Layer And Track (2079.842mil,-1334.213mil)(2079.842mil,-1363.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.343mil < 10mil) Between Pad S1-2(2345.591mil,-1285mil) on Top Layer And Track (2335.59mil,-1363.74mil)(2335.748mil,-1334.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.343mil < 10mil) Between Pad S1-2(2345.591mil,-1285mil) on Top Layer And Track (2335.748mil,-1235.787mil)(2335.748mil,-1206.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-8(2830mil,-1088.347mil) on Top Layer And Text "D2" (2828mil,-1126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-1(328.797mil,-1157.303mil) on Top Layer And Text "R6" (307mil,-1205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad U3-1(328.797mil,-1157.303mil) on Top Layer And Track (348.473mil,-1096.28mil)(348.473mil,-623.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad U3-1(328.797mil,-1157.303mil) on Top Layer And Track (348.473mil,-1096.28mil)(860.283mil,-1096.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad U3-1(328.797mil,-1157.303mil) on Top Layer And Track (365.456mil,-1175mil)(370.878mil,-1175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad U3-1(328.797mil,-1157.303mil) on Top Layer And Track (-5.857mil,-1175mil)(292.138mil,-1175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.881mil < 10mil) Between Pad U3-10(801.238mil,-562.747mil) on Top Layer And Track (348.473mil,-623.84mil)(860.283mil,-623.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad U3-10(801.238mil,-562.747mil) on Top Layer And Track (759.156mil,-545.1mil)(764.578mil,-545.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad U3-10(801.238mil,-562.747mil) on Top Layer And Track (837.896mil,-545.1mil)(843.318mil,-545.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.931mil < 10mil) Between Pad U3-11(722.498mil,-562.697mil) on Top Layer And Track (348.473mil,-623.84mil)(860.283mil,-623.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.931mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad U3-11(722.498mil,-562.697mil) on Top Layer And Track (680.416mil,-545.1mil)(685.838mil,-545.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad U3-11(722.498mil,-562.697mil) on Top Layer And Track (759.156mil,-545.1mil)(764.578mil,-545.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.901mil < 10mil) Between Pad U3-12(643.758mil,-562.727mil) on Top Layer And Track (348.473mil,-623.84mil)(860.283mil,-623.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad U3-12(643.758mil,-562.727mil) on Top Layer And Track (601.676mil,-545.1mil)(607.098mil,-545.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad U3-12(643.758mil,-562.727mil) on Top Layer And Track (680.416mil,-545.1mil)(685.838mil,-545.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U3-13(565.017mil,-562.757mil) on Top Layer And Track (348.473mil,-623.84mil)(860.283mil,-623.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad U3-13(565.017mil,-562.757mil) on Top Layer And Track (522.936mil,-545.1mil)(528.358mil,-545.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad U3-13(565.017mil,-562.757mil) on Top Layer And Track (601.676mil,-545.1mil)(607.098mil,-545.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.901mil < 10mil) Between Pad U3-14(486.277mil,-562.727mil) on Top Layer And Track (348.473mil,-623.84mil)(860.283mil,-623.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad U3-14(486.277mil,-562.727mil) on Top Layer And Track (444.196mil,-545.1mil)(449.618mil,-545.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad U3-14(486.277mil,-562.727mil) on Top Layer And Track (522.936mil,-545.1mil)(528.358mil,-545.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.891mil < 10mil) Between Pad U3-15(407.537mil,-562.737mil) on Top Layer And Track (348.473mil,-623.84mil)(860.283mil,-623.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad U3-15(407.537mil,-562.737mil) on Top Layer And Track (365.456mil,-545.1mil)(370.878mil,-545.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad U3-15(407.537mil,-562.737mil) on Top Layer And Track (444.196mil,-545.1mil)(449.618mil,-545.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.275mil < 10mil) Between Pad U3-16(328.797mil,-562.727mil) on Top Layer And Track (348.473mil,-1096.28mil)(348.473mil,-623.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.275mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.901mil < 10mil) Between Pad U3-16(328.797mil,-562.727mil) on Top Layer And Track (348.473mil,-623.84mil)(860.283mil,-623.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad U3-16(328.797mil,-562.727mil) on Top Layer And Track (365.456mil,-545.1mil)(370.878mil,-545.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad U3-16(328.797mil,-562.727mil) on Top Layer And Track (-5.857mil,-545.1mil)(292.138mil,-545.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.09mil < 10mil) Between Pad U3-17(931.199mil,-1056.84mil) on Top Layer And Track (938.937mil,-1020.191mil)(938.937mil,-1014.849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad U3-17(931.199mil,-1056.84mil) on Top Layer And Track (938.937mil,-1175mil)(938.937mil,-1093.509mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad U3-18(931.139mil,-978.18mil) on Top Layer And Track (938.937mil,-1020.191mil)(938.937mil,-1014.849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.09mil < 10mil) Between Pad U3-18(931.139mil,-978.18mil) on Top Layer And Track (938.937mil,-941.531mil)(938.937mil,-936.159mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.09mil < 10mil) Between Pad U3-19(931.159mil,-899.49mil) on Top Layer And Track (938.937mil,-862.841mil)(938.937mil,-857.389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad U3-19(931.159mil,-899.49mil) on Top Layer And Track (938.937mil,-941.531mil)(938.937mil,-936.159mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad U3-2(407.537mil,-1157.303mil) on Top Layer And Track (348.473mil,-1096.28mil)(860.283mil,-1096.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad U3-2(407.537mil,-1157.303mil) on Top Layer And Track (365.456mil,-1175mil)(370.878mil,-1175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad U3-2(407.537mil,-1157.303mil) on Top Layer And Track (444.196mil,-1175mil)(449.618mil,-1175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.09mil < 10mil) Between Pad U3-20(931.159mil,-820.72mil) on Top Layer And Track (938.937mil,-784.071mil)(938.937mil,-778.679mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad U3-20(931.159mil,-820.72mil) on Top Layer And Track (938.937mil,-862.841mil)(938.937mil,-857.389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.09mil < 10mil) Between Pad U3-21(931.159mil,-742.01mil) on Top Layer And Track (938.937mil,-705.361mil)(938.937mil,-699.939mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad U3-21(931.159mil,-742.01mil) on Top Layer And Track (938.937mil,-784.071mil)(938.937mil,-778.679mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.09mil < 10mil) Between Pad U3-22(931.189mil,-663.27mil) on Top Layer And Track (938.937mil,-626.621mil)(938.937mil,-545.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad U3-22(931.189mil,-663.27mil) on Top Layer And Track (938.937mil,-705.361mil)(938.937mil,-699.939mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad U3-4(565.017mil,-1157.303mil) on Top Layer And Track (348.473mil,-1096.28mil)(860.283mil,-1096.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad U3-4(565.017mil,-1157.303mil) on Top Layer And Track (522.936mil,-1175mil)(528.358mil,-1175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad U3-4(565.017mil,-1157.303mil) on Top Layer And Track (601.676mil,-1175mil)(607.098mil,-1175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad U3-5(643.758mil,-1157.303mil) on Top Layer And Track (348.473mil,-1096.28mil)(860.283mil,-1096.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad U3-5(643.758mil,-1157.303mil) on Top Layer And Track (601.676mil,-1175mil)(607.098mil,-1175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad U3-5(643.758mil,-1157.303mil) on Top Layer And Track (680.416mil,-1175mil)(685.838mil,-1175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad U3-6(722.498mil,-1157.303mil) on Top Layer And Track (348.473mil,-1096.28mil)(860.283mil,-1096.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad U3-6(722.498mil,-1157.303mil) on Top Layer And Track (680.416mil,-1175mil)(685.838mil,-1175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad U3-6(722.498mil,-1157.303mil) on Top Layer And Track (759.156mil,-1175mil)(764.578mil,-1175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad U3-7(801.238mil,-1157.303mil) on Top Layer And Track (348.473mil,-1096.28mil)(860.283mil,-1096.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad U3-7(801.238mil,-1157.303mil) on Top Layer And Track (759.156mil,-1175mil)(764.578mil,-1175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad U3-7(801.238mil,-1157.303mil) on Top Layer And Track (837.896mil,-1175mil)(843.318mil,-1175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.78mil < 10mil) Between Pad U3-8(879.978mil,-1157.273mil) on Top Layer And Track (348.473mil,-1096.28mil)(860.283mil,-1096.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad U3-8(879.978mil,-1157.273mil) on Top Layer And Track (837.896mil,-1175mil)(843.318mil,-1175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.78mil < 10mil) Between Pad U3-8(879.978mil,-1157.273mil) on Top Layer And Track (860.283mil,-1096.28mil)(860.283mil,-623.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad U3-8(879.978mil,-1157.273mil) on Top Layer And Track (916.636mil,-1175mil)(938.937mil,-1175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.82mil < 10mil) Between Pad U3-9(879.978mil,-562.807mil) on Top Layer And Track (348.473mil,-623.84mil)(860.283mil,-623.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.82mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad U3-9(879.978mil,-562.807mil) on Top Layer And Track (837.896mil,-545.1mil)(843.318mil,-545.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.82mil < 10mil) Between Pad U3-9(879.978mil,-562.807mil) on Top Layer And Track (860.283mil,-1096.28mil)(860.283mil,-623.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.82mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad U3-9(879.978mil,-562.807mil) on Top Layer And Track (916.636mil,-545.1mil)(938.937mil,-545.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.555mil < 10mil) Between Pad USB1-0(3011.77mil,-1073.64mil) on Multi-Layer And Track (2972.8mil,-1136.22mil)(2972.8mil,-821.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.555mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.555mil < 10mil) Between Pad USB1-0(3011.77mil,-883.04mil) on Multi-Layer And Track (2972.8mil,-1136.22mil)(2972.8mil,-821.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.555mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-0(3118.07mil,-1121.24mil) on Multi-Layer And Text "C7" (3043mil,-1139mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-0(3118.07mil,-1121.24mil) on Multi-Layer And Track (2972.8mil,-1136.22mil)(3198.78mil,-1136.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.763mil < 10mil) Between Pad USB1-0(3118.07mil,-1121.24mil) on Multi-Layer And Track (3171.62mil,-1111.81mil)(3171.62mil,-845.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.763mil < 10mil) Between Pad USB1-0(3118.07mil,-1121.24mil) on Multi-Layer And Track (3171.62mil,-1111.81mil)(3194.85mil,-1135.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-0(3150.64mil,-915.92mil) on Top Layer And Track (3171.62mil,-1111.81mil)(3171.62mil,-845.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-0(3150mil,-1045mil) on Top Layer And Track (3171.62mil,-1111.81mil)(3171.62mil,-845.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-1(2980.88mil,-1030.33mil) on Top Layer And Track (2972.8mil,-1136.22mil)(2972.8mil,-821.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-2(2980.88mil,-1004.74mil) on Top Layer And Track (2972.8mil,-1136.22mil)(2972.8mil,-821.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-3(2980.88mil,-979.15mil) on Top Layer And Track (2972.8mil,-1136.22mil)(2972.8mil,-821.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-4(2980.88mil,-953.56mil) on Top Layer And Track (2972.8mil,-1136.22mil)(2972.8mil,-821.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-5(2980.88mil,-927.97mil) on Top Layer And Track (2972.8mil,-1136.22mil)(2972.8mil,-821.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Pad X1-1(2968.898mil,-1295mil) on Top Layer And Track (2885mil,-1270mil)(2915mil,-1270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Pad X1-1(2968.898mil,-1295mil) on Top Layer And Track (2885mil,-1285mil)(2915mil,-1285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Pad X1-1(2968.898mil,-1295mil) on Top Layer And Track (2885mil,-1305mil)(2915mil,-1305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Pad X1-1(2968.898mil,-1295mil) on Top Layer And Track (2885mil,-1320mil)(2915mil,-1320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.59mil < 10mil) Between Pad X1-1(2968.898mil,-1295mil) on Top Layer And Track (2900mil,-1335mil)(2920mil,-1335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Pad X1-1(2968.898mil,-1295mil) on Top Layer And Track (2915mil,-1305mil)(2915mil,-1285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.324mil < 10mil) Between Pad X1-1(2968.898mil,-1295mil) on Top Layer And Track (2998.419mil,-1232.014mil)(2998.419mil,-1238.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.324mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.337mil < 10mil) Between Pad X1-1(2968.898mil,-1295mil) on Top Layer And Track (2998.419mil,-1351.581mil)(2998.419mil,-1357.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.337mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.311mil < 10mil) Between Pad X1-2(2831.102mil,-1295mil) on Top Layer And Track (2801.568mil,-1238.445mil)(2801.568mil,-1232.014mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.324mil < 10mil) Between Pad X1-2(2831.102mil,-1295mil) on Top Layer And Track (2801.568mil,-1357.998mil)(2801.568mil,-1351.568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.324mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.591mil < 10mil) Between Pad X1-2(2831.102mil,-1295mil) on Top Layer And Track (2880mil,-1255mil)(2885mil,-1255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Pad X1-2(2831.102mil,-1295mil) on Top Layer And Track (2885mil,-1255mil)(2900mil,-1255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Pad X1-2(2831.102mil,-1295mil) on Top Layer And Track (2885mil,-1270mil)(2915mil,-1270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Pad X1-2(2831.102mil,-1295mil) on Top Layer And Track (2885mil,-1285mil)(2915mil,-1285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Pad X1-2(2831.102mil,-1295mil) on Top Layer And Track (2885mil,-1305mil)(2885mil,-1285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Pad X1-2(2831.102mil,-1295mil) on Top Layer And Track (2885mil,-1305mil)(2915mil,-1305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Pad X1-2(2831.102mil,-1295mil) on Top Layer And Track (2885mil,-1320mil)(2915mil,-1320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.337mil < 10mil) Between Pad X2-1(2166.102mil,-345mil) on Top Layer And Track (2136.581mil,-288.419mil)(2136.581mil,-282.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.337mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.324mil < 10mil) Between Pad X2-1(2166.102mil,-345mil) on Top Layer And Track (2136.581mil,-407.986mil)(2136.581mil,-401.568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.324mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.591mil < 10mil) Between Pad X2-1(2166.102mil,-345mil) on Top Layer And Track (2215mil,-305mil)(2235mil,-305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Pad X2-1(2166.102mil,-345mil) on Top Layer And Track (2220mil,-320mil)(2250mil,-320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Pad X2-1(2166.102mil,-345mil) on Top Layer And Track (2220mil,-335mil)(2250mil,-335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Pad X2-1(2166.102mil,-345mil) on Top Layer And Track (2220mil,-355mil)(2220mil,-335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Pad X2-1(2166.102mil,-345mil) on Top Layer And Track (2220mil,-355mil)(2250mil,-355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Pad X2-1(2166.102mil,-345mil) on Top Layer And Track (2220mil,-370mil)(2250mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Pad X2-2(2303.898mil,-345mil) on Top Layer And Track (2220mil,-320mil)(2250mil,-320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Pad X2-2(2303.898mil,-345mil) on Top Layer And Track (2220mil,-335mil)(2250mil,-335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Pad X2-2(2303.898mil,-345mil) on Top Layer And Track (2220mil,-355mil)(2250mil,-355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Pad X2-2(2303.898mil,-345mil) on Top Layer And Track (2220mil,-370mil)(2250mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Pad X2-2(2303.898mil,-345mil) on Top Layer And Track (2235mil,-385mil)(2250mil,-385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Pad X2-2(2303.898mil,-345mil) on Top Layer And Track (2250mil,-355mil)(2250mil,-335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.591mil < 10mil) Between Pad X2-2(2303.898mil,-345mil) on Top Layer And Track (2250mil,-385mil)(2255mil,-385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.324mil < 10mil) Between Pad X2-2(2303.898mil,-345mil) on Top Layer And Track (2333.432mil,-288.432mil)(2333.432mil,-282.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.324mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.311mil < 10mil) Between Pad X2-2(2303.898mil,-345mil) on Top Layer And Track (2333.432mil,-407.986mil)(2333.432mil,-401.555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.311mil]
Rule Violations :403

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (8.026mil < 10mil) Between Arc (1035.406mil,-678.594mil) on Top Overlay And Text "R12" (1036.399mil,-680.003mil) on Top Overlay Silk Text to Silk Clearance [8.026mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (1050.665mil,-414.275mil) on Top Overlay And Text "R15" (1075.108mil,-419.998mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.098mil < 10mil) Between Arc (1050.665mil,-453.369mil) on Top Overlay And Text "C12" (1023mil,-514mil) on Top Overlay Silk Text to Silk Clearance [4.098mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (1074.5mil,-678.594mil) on Top Overlay And Text "R12" (1036.399mil,-680.003mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (1130.406mil,-678.594mil) on Top Overlay And Text "R12" (1036.399mil,-680.003mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (2181.301mil,-234.594mil) on Top Overlay And Text "X2" (2129mil,-248mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (2235mil,-755mil) on Top Overlay And Text "E1" (2147mil,-801mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (2235mil,-900mil) on Top Overlay And Text "E3" (2147mil,-946mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (2934.595mil,-723.699mil) on Top Overlay And Text "USB1" (2947.04mil,-776.74mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.235mil < 10mil) Between Text "C12" (1023mil,-514mil) on Top Overlay And Track (939.371mil,-471.775mil)(1050.184mil,-471.775mil) on Top Overlay Silk Text to Silk Clearance [3.235mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C7" (3043mil,-1139mil) on Top Overlay And Track (2972.8mil,-1136.22mil)(3198.78mil,-1136.22mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.005mil < 10mil) Between Text "D2" (2828mil,-1126mil) on Top Overlay And Text "U2" (2849.992mil,-1145.005mil) on Top Overlay Silk Text to Silk Clearance [9.005mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D3" (2161mil,-562mil) on Top Overlay And Track (2155.469mil,-566mil)(2155.469mil,-494mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D3" (2161mil,-562mil) on Top Overlay And Track (2155.469mil,-566mil)(2289.328mil,-566mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "E1" (2147mil,-801mil) on Top Overlay And Track (2170.039mil,-819.961mil)(2170.039mil,-690.039mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.961mil < 10mil) Between Text "E1" (2147mil,-801mil) on Top Overlay And Track (2170.039mil,-819.961mil)(2270.039mil,-819.961mil) on Top Overlay Silk Text to Silk Clearance [9.961mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "E2" (2147mil,-656mil) on Top Overlay And Track (2154.517mil,-655.003mil)(2154.517mil,-595.003mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "E2" (2147mil,-656mil) on Top Overlay And Track (2154.517mil,-655.003mil)(2206.517mil,-655.003mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "E3" (2147mil,-946mil) on Top Overlay And Track (2170.039mil,-964.961mil)(2170.039mil,-835.039mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.961mil < 10mil) Between Text "E3" (2147mil,-946mil) on Top Overlay And Track (2170.039mil,-964.961mil)(2270.039mil,-964.961mil) on Top Overlay Silk Text to Silk Clearance [9.961mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Q1" (1007mil,-998mil) on Top Overlay And Track (998.071mil,-1020.997mil)(998.071mil,-948.997mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.01mil < 10mil) Between Text "Q2" (1038mil,-762mil) on Top Overlay And Track (1030.469mil,-714mil)(1164.328mil,-714mil) on Top Overlay Silk Text to Silk Clearance [9.01mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Q2" (1038mil,-762mil) on Top Overlay And Track (1030.469mil,-786mil)(1030.469mil,-714mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R1" (2993.595mil,-595.003mil) on Top Overlay And Track (2955mil,-570mil)(3015mil,-570mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.113mil < 10mil) Between Text "R1" (2993.595mil,-595.003mil) on Top Overlay And Track (3030mil,-555mil)(3030mil,-515mil) on Top Overlay Silk Text to Silk Clearance [0.113mil]
   Violation between Silk To Silk Clearance Constraint: (0.113mil < 10mil) Between Text "R1" (2993.595mil,-595.003mil) on Top Overlay And Track (3030mil,-555mil)(3050mil,-535mil) on Top Overlay Silk Text to Silk Clearance [0.113mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R10" (1232.512mil,-1019.995mil) on Top Overlay And Track (1228.071mil,-990.997mil)(1228.071mil,-918.997mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R10" (1232.512mil,-1019.995mil) on Top Overlay And Track (1228.071mil,-990.997mil)(1361.929mil,-990.997mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.997mil < 10mil) Between Text "R12" (1036.399mil,-680.003mil) on Top Overlay And Track (1036.406mil,-697mil)(1073.5mil,-697mil) on Top Overlay Silk Text to Silk Clearance [7.997mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R12" (1036.399mil,-680.003mil) on Top Overlay And Track (1093mil,-678.088mil)(1093mil,-565.885mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R12" (1036.399mil,-680.003mil) on Top Overlay And Track (1112mil,-678.114mil)(1112mil,-567.301mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R15" (1075.108mil,-419.998mil) on Top Overlay And Track (1069.07mil,-452.369mil)(1069.07mil,-415.275mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.615mil < 10mil) Between Text "R15" (1075.108mil,-419.998mil) on Top Overlay And Track (1165.666mil,-389mil)(1299.524mil,-389mil) on Top Overlay Silk Text to Silk Clearance [6.616mil]
   Violation between Silk To Silk Clearance Constraint: (6.583mil < 10mil) Between Text "R15" (1075.108mil,-419.998mil) on Top Overlay And Track (1165.666mil,-461mil)(1165.666mil,-389mil) on Top Overlay Silk Text to Silk Clearance [6.583mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R6" (307mil,-1205mil) on Top Overlay And Track (365.456mil,-1175mil)(370.878mil,-1175mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.862mil < 10mil) Between Text "R6" (307mil,-1205mil) on Top Overlay And Track (-5.857mil,-1175mil)(292.138mil,-1175mil) on Top Overlay Silk Text to Silk Clearance [4.862mil]
   Violation between Silk To Silk Clearance Constraint: (2.382mil < 10mil) Between Text "R7" (462mil,-1205mil) on Top Overlay And Track (444.196mil,-1175mil)(449.618mil,-1175mil) on Top Overlay Silk Text to Silk Clearance [2.382mil]
   Violation between Silk To Silk Clearance Constraint: (0.952mil < 10mil) Between Text "R7" (462mil,-1205mil) on Top Overlay And Track (522.936mil,-1175mil)(528.358mil,-1175mil) on Top Overlay Silk Text to Silk Clearance [0.952mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U2" (2849.992mil,-1145.005mil) on Top Overlay And Text "X1" (2794mil,-1198mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U2" (2849.992mil,-1145.005mil) on Top Overlay And Track (2822mil,-1177mil)(2822mil,-1202mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U2" (2849.992mil,-1145.005mil) on Top Overlay And Track (2822mil,-1177mil)(2839mil,-1160mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U2" (2849.992mil,-1145.005mil) on Top Overlay And Track (2839mil,-1160mil)(2871mil,-1160mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.349mil < 10mil) Between Text "USB1" (2947.04mil,-776.74mil) on Top Overlay And Track (2896.5mil,-742mil)(2933.5mil,-742mil) on Top Overlay Silk Text to Silk Clearance [5.349mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "X1" (2794mil,-1198mil) on Top Overlay And Track (2822mil,-1177mil)(2822mil,-1202mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "X1" (2794mil,-1198mil) on Top Overlay And Track (2822mil,-1177mil)(2839mil,-1160mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "X1" (2794mil,-1198mil) on Top Overlay And Track (2822mil,-1202mil)(2840mil,-1220mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.321mil < 10mil) Between Text "X1" (2794mil,-1198mil) on Top Overlay And Track (2839mil,-1160mil)(2871mil,-1160mil) on Top Overlay Silk Text to Silk Clearance [4.321mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "X2" (2129mil,-248mil) on Top Overlay And Track (2163mil,-233.5mil)(2163mil,-196.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "X2" (2129mil,-248mil) on Top Overlay And Track (2182.301mil,-253mil)(2293.114mil,-253mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :49

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02