#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jun 21 11:28:22 2019
# Process ID: 7064
# Current directory: C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3636 C:\Users\AshanWarnakulasuriya\Desktop\Mphil\20180916\done_edited\done_edited.xpr
# Log file: C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/vivado.log
# Journal file: C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.xpr
INFO: [Project 1-313] Project file moved from 'E:/diary/16-9-2018/done_edited' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libps7.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libremoteport.so'. Please regenerate to continue.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_auto_pc_0
design_1_processing_system7_0_0
design_1_axi_gpio_1_0
design_1_xbar_0
design_1_ps7_0_axi_periph_0
design_1_rst_ps7_0_100M_0

INFO: [Project 1-230] Project 'done_edited.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 731.297 ; gain = 99.469
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {design_1_processing_system7_0_0 design_1_rst_ps7_0_100M_0 design_1_axi_gpio_1_0 design_1_ps7_0_axi_periph_0}] -log ip_upgrade.log
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:module_ref:axi_lite_slave:1.0 - axi_lite_slave_0
Adding component instance block -- xilinx.com:module_ref:adc:1.0 - adc_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_lite_slave_0/interrupt(intr) and /axi_gpio_1/gpio_io_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_lite_slave_0/interrupt(intr) and /adc_0/recieve_ready(undef)
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_gpio_1_0 (AXI GPIO 2.0) from revision 13 to revision 21
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_lite_slave_0/interrupt(intr) and /axi_gpio_1_upgraded_ipi/gpio_io_i(undef)
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [IP_Flow 19-3422] Upgraded design_1_processing_system7_0_0 (ZYNQ7 Processing System 5.5) from revision 3 to revision 6
INFO: [IP_Flow 19-3422] Upgraded design_1_ps7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 12 to revision 20
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded design_1_rst_ps7_0_100M_0 (Processor System Reset 5.0) from revision 10 to revision 13
Wrote  : <C:\Users\AshanWarnakulasuriya\Desktop\Mphil\20180916\done_edited\done_edited.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [BD 41-2124] The block design file <C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.srcs/sources_1/bd/design_1/design_1.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : <C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 946.363 ; gain = 162.879
export_ip_user_files -of_objects [get_ips {design_1_processing_system7_0_0 design_1_rst_ps7_0_100M_0 design_1_axi_gpio_1_0 design_1_ps7_0_axi_periph_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1761] Reset pin '/adc_0/resetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/adc_0/adc_clock
/adc_0/h_clock

WARNING: [BD 41-927] Following properties on pin /axi_lite_slave_0/S_AXI_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /adc_0/adc_clock have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /adc_0/h_clock have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\AshanWarnakulasuriya\Desktop\Mphil\20180916\done_edited\done_edited.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_lite_slave_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_pc .
Exporting to file C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 1139.305 ; gain = 181.223
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 2 {design_1_axi_lite_slave_0_0_synth_1 design_1_adc_0_0_synth_1 design_1_processing_system7_0_0_synth_1 design_1_axi_gpio_1_0_synth_1 design_1_rst_ps7_0_100M_0_synth_1 design_1_xbar_0_synth_1 design_1_auto_pc_2_synth_1 design_1_auto_pc_0_synth_1 design_1_auto_pc_1_synth_1}
[Fri Jun 21 11:33:31 2019] Launched design_1_axi_lite_slave_0_0_synth_1, design_1_adc_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_axi_gpio_1_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_xbar_0_synth_1, design_1_auto_pc_2_synth_1, design_1_auto_pc_0_synth_1, design_1_auto_pc_1_synth_1...
Run output will be captured here:
design_1_axi_lite_slave_0_0_synth_1: C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.runs/design_1_axi_lite_slave_0_0_synth_1/runme.log
design_1_adc_0_0_synth_1: C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.runs/design_1_adc_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_axi_gpio_1_0_synth_1: C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.runs/design_1_axi_gpio_1_0_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_xbar_0_synth_1: C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.runs/design_1_xbar_0_synth_1/runme.log
design_1_auto_pc_2_synth_1: C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.runs/design_1_auto_pc_2_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.runs/design_1_auto_pc_1_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1153.090 ; gain = 13.785
export_simulation -of_objects [get_files C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.ip_user_files -ipstatic_source_dir C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.cache/compile_simlib/modelsim} {questa=C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.cache/compile_simlib/questa} {riviera=C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.cache/compile_simlib/riviera} {activehdl=C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
set_property location {4 1328 557} [get_bd_cells adc_0]
set_property location {4.5 1425 541} [get_bd_cells adc_0]
set_property location {-67 705} [get_bd_ports signal_in]
set_property location {-36 683} [get_bd_ports signal_in]
set_property location {-107 700} [get_bd_ports signal_in]
set_property location {4 1336 520} [get_bd_cells adc_0]
set_property location {4 1382 517} [get_bd_cells adc_0]
set_property location {1718 442} [get_bd_intf_ports FIXED_IO]
set_property location {1620 243} [get_bd_intf_ports FIXED_IO]
set_property location {1620 283} [get_bd_intf_ports FIXED_IO]
set_property location {1623 311} [get_bd_intf_ports FIXED_IO]
set_property location {1623 330} [get_bd_intf_ports FIXED_IO]
set_property location {1623 307} [get_bd_intf_ports FIXED_IO]
regenerate_bd_layout
set_property location {4 1241 517} [get_bd_cells adc_0]
set_property location {1511 417} [get_bd_intf_ports FIXED_IO]
regenerate_bd_layout
set_property location {-40 718} [get_bd_ports signal_in]
set_property location {-14 710} [get_bd_ports signal_in]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
save_bd_design
Wrote  : <C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 21 16:19:03 2019...
