/* 
RON KRAKOVSKY
*/

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

--------------------------------------------------

entity VGA_IMAGE is
generic(

);
port(	
	csi_sink_clk	 	 : in std_logic; -- clock
	rsi_sink_reset	 	 : in std_logic; -- reset in LOW = '0'


);
end VGA_IMAGE;  

--------------------------------------------------

architecture behav of VGA_IMAGE is
type mem_t is array(0 to samples-1) of unsigned(width_memory_data-1 downto 0); -- ufix10_En8
signal ram : mem_t;
attribute ram_init_file : string;
attribute ram_init_file of ram :
signal is "mif_hann.mif";

begin

    process(csi_sink_clk, rsi_sink_reset)
    begin
		if rsi_sink_reset = '0' then 
			
		elsif rising_edge(csi_sink_clk) then 
				
		end if;
    end process;

end behav;