Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 422694b736a745ec90a02c04c5c6b441 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot mux_2bit_2_to_1_dataflow_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.mux_2bit_2_to_1_dataflow_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "mux_2bit_2_to_1_dataflow_tb_time_impl.sdf", for root module "mux_2bit_2_to_1_dataflow_tb/DUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "mux_2bit_2_to_1_dataflow_tb_time_impl.sdf", for root module "mux_2bit_2_to_1_dataflow_tb/DUT".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.mux_2bit_2_to_1_dataflow
Compiling module xil_defaultlib.mux_2bit_2_to_1_dataflow_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux_2bit_2_to_1_dataflow_tb_time_impl
