--lpm_mux CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone IV E" LPM_SIZE=2 LPM_WIDTH=32 LPM_WIDTHS=1 data result sel
--VERSION_BEGIN 11.1SP2 cbx_lpm_mux 2012:01:25:21:14:56:SJ cbx_mgl 2012:01:25:21:17:49:SJ  VERSION_END


-- Copyright (C) 1991-2011 Altera Corporation
--  Your use of Altera Corporation's design tools, logic functions 
--  and other software and tools, and its AMPP partner logic 
--  functions, and any output files from any of the foregoing 
--  (including device programming or simulation files), and any 
--  associated documentation or information are expressly subject 
--  to the terms and conditions of the Altera Program License 
--  Subscription Agreement, Altera MegaCore Function License 
--  Agreement, or other applicable license agreement, including, 
--  without limitation, that your use is for the sole purpose of 
--  programming logic devices manufactured by Altera and sold by 
--  Altera or its authorized distributors.  Please refer to the 
--  applicable agreement for further details.



--synthesis_resources = lut 32 
SUBDESIGN mux_gob
( 
	data[63..0]	:	input;
	result[31..0]	:	output;
	sel[0..0]	:	input;
) 
VARIABLE 
	result_node[31..0]	: WIRE;
	sel_node[0..0]	: WIRE;
	w_data567w[1..0]	: WIRE;
	w_data581w[1..0]	: WIRE;
	w_data593w[1..0]	: WIRE;
	w_data605w[1..0]	: WIRE;
	w_data617w[1..0]	: WIRE;
	w_data629w[1..0]	: WIRE;
	w_data641w[1..0]	: WIRE;
	w_data653w[1..0]	: WIRE;
	w_data665w[1..0]	: WIRE;
	w_data677w[1..0]	: WIRE;
	w_data689w[1..0]	: WIRE;
	w_data701w[1..0]	: WIRE;
	w_data713w[1..0]	: WIRE;
	w_data725w[1..0]	: WIRE;
	w_data737w[1..0]	: WIRE;
	w_data749w[1..0]	: WIRE;
	w_data761w[1..0]	: WIRE;
	w_data773w[1..0]	: WIRE;
	w_data785w[1..0]	: WIRE;
	w_data797w[1..0]	: WIRE;
	w_data809w[1..0]	: WIRE;
	w_data821w[1..0]	: WIRE;
	w_data833w[1..0]	: WIRE;
	w_data845w[1..0]	: WIRE;
	w_data857w[1..0]	: WIRE;
	w_data869w[1..0]	: WIRE;
	w_data881w[1..0]	: WIRE;
	w_data893w[1..0]	: WIRE;
	w_data905w[1..0]	: WIRE;
	w_data917w[1..0]	: WIRE;
	w_data929w[1..0]	: WIRE;
	w_data941w[1..0]	: WIRE;

BEGIN 
	result[] = result_node[];
	result_node[] = ( ((sel_node[] & w_data941w[1..1]) # ((! sel_node[]) & w_data941w[0..0])), ((sel_node[] & w_data929w[1..1]) # ((! sel_node[]) & w_data929w[0..0])), ((sel_node[] & w_data917w[1..1]) # ((! sel_node[]) & w_data917w[0..0])), ((sel_node[] & w_data905w[1..1]) # ((! sel_node[]) & w_data905w[0..0])), ((sel_node[] & w_data893w[1..1]) # ((! sel_node[]) & w_data893w[0..0])), ((sel_node[] & w_data881w[1..1]) # ((! sel_node[]) & w_data881w[0..0])), ((sel_node[] & w_data869w[1..1]) # ((! sel_node[]) & w_data869w[0..0])), ((sel_node[] & w_data857w[1..1]) # ((! sel_node[]) & w_data857w[0..0])), ((sel_node[] & w_data845w[1..1]) # ((! sel_node[]) & w_data845w[0..0])), ((sel_node[] & w_data833w[1..1]) # ((! sel_node[]) & w_data833w[0..0])), ((sel_node[] & w_data821w[1..1]) # ((! sel_node[]) & w_data821w[0..0])), ((sel_node[] & w_data809w[1..1]) # ((! sel_node[]) & w_data809w[0..0])), ((sel_node[] & w_data797w[1..1]) # ((! sel_node[]) & w_data797w[0..0])), ((sel_node[] & w_data785w[1..1]) # ((! sel_node[]) & w_data785w[0..0])), ((sel_node[] & w_data773w[1..1]) # ((! sel_node[]) & w_data773w[0..0])), ((sel_node[] & w_data761w[1..1]) # ((! sel_node[]) & w_data761w[0..0])), ((sel_node[] & w_data749w[1..1]) # ((! sel_node[]) & w_data749w[0..0])), ((sel_node[] & w_data737w[1..1]) # ((! sel_node[]) & w_data737w[0..0])), ((sel_node[] & w_data725w[1..1]) # ((! sel_node[]) & w_data725w[0..0])), ((sel_node[] & w_data713w[1..1]) # ((! sel_node[]) & w_data713w[0..0])), ((sel_node[] & w_data701w[1..1]) # ((! sel_node[]) & w_data701w[0..0])), ((sel_node[] & w_data689w[1..1]) # ((! sel_node[]) & w_data689w[0..0])), ((sel_node[] & w_data677w[1..1]) # ((! sel_node[]) & w_data677w[0..0])), ((sel_node[] & w_data665w[1..1]) # ((! sel_node[]) & w_data665w[0..0])), ((sel_node[] & w_data653w[1..1]) # ((! sel_node[]) & w_data653w[0..0])), ((sel_node[] & w_data641w[1..1]) # ((! sel_node[]) & w_data641w[0..0])), ((sel_node[] & w_data629w[1..1]) # ((! sel_node[]) & w_data629w[0..0])), ((sel_node[] & w_data617w[1..1]) # ((! sel_node[]) & w_data617w[0..0])), ((sel_node[] & w_data605w[1..1]) # ((! sel_node[]) & w_data605w[0..0])), ((sel_node[] & w_data593w[1..1]) # ((! sel_node[]) & w_data593w[0..0])), ((sel_node[] & w_data581w[1..1]) # ((! sel_node[]) & w_data581w[0..0])), ((sel_node[] & w_data567w[1..1]) # ((! sel_node[]) & w_data567w[0..0])));
	sel_node[] = ( sel[0..0]);
	w_data567w[] = ( data[32..32], data[0..0]);
	w_data581w[] = ( data[33..33], data[1..1]);
	w_data593w[] = ( data[34..34], data[2..2]);
	w_data605w[] = ( data[35..35], data[3..3]);
	w_data617w[] = ( data[36..36], data[4..4]);
	w_data629w[] = ( data[37..37], data[5..5]);
	w_data641w[] = ( data[38..38], data[6..6]);
	w_data653w[] = ( data[39..39], data[7..7]);
	w_data665w[] = ( data[40..40], data[8..8]);
	w_data677w[] = ( data[41..41], data[9..9]);
	w_data689w[] = ( data[42..42], data[10..10]);
	w_data701w[] = ( data[43..43], data[11..11]);
	w_data713w[] = ( data[44..44], data[12..12]);
	w_data725w[] = ( data[45..45], data[13..13]);
	w_data737w[] = ( data[46..46], data[14..14]);
	w_data749w[] = ( data[47..47], data[15..15]);
	w_data761w[] = ( data[48..48], data[16..16]);
	w_data773w[] = ( data[49..49], data[17..17]);
	w_data785w[] = ( data[50..50], data[18..18]);
	w_data797w[] = ( data[51..51], data[19..19]);
	w_data809w[] = ( data[52..52], data[20..20]);
	w_data821w[] = ( data[53..53], data[21..21]);
	w_data833w[] = ( data[54..54], data[22..22]);
	w_data845w[] = ( data[55..55], data[23..23]);
	w_data857w[] = ( data[56..56], data[24..24]);
	w_data869w[] = ( data[57..57], data[25..25]);
	w_data881w[] = ( data[58..58], data[26..26]);
	w_data893w[] = ( data[59..59], data[27..27]);
	w_data905w[] = ( data[60..60], data[28..28]);
	w_data917w[] = ( data[61..61], data[29..29]);
	w_data929w[] = ( data[62..62], data[30..30]);
	w_data941w[] = ( data[63..63], data[31..31]);
END;
--VALID FILE
