# Asynchronous-FIFO-Design-and-Verification
+ Designed and implemented an asynchronous FIFO supporting dual clock domains for reliable cross- clock data transfer.
+ Implemented double-flip-flop synchronization to mitigate metastability across clock domain crossings
<br>
The image attached below is generated based on the testbench code execution.<br>
<br><img width="1688" height="786" alt="Screenshot 2026-01-29 010644" src="https://github.com/user-attachments/assets/0f7e4226-ca31-462d-b5db-8ca95c745591" />
