<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - ldpc_encoder.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../ldpc_encoder.vhd" target="rtwreport_document_frame" id="linkToText_plain">ldpc_encoder.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/hdlsrc/ldpc_model_array/ldpc_encoder.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2021-02-07 13:53:13</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.9 and HDL Coder 3.17</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" id="9">    9   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="10">   10   </a><span class="CT">-- Rate and Clocking Details</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- Model base rate: 1</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Target subsystem base rate: 1</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- </span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- Clock Enable  Sample Time</span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="CT">-- ce_out        1</span>
</span><span><a class="LN" id="19">   19   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="20">   20   </a><span class="CT">-- </span>
</span><span><a class="LN" id="21">   21   </a><span class="CT">-- </span>
</span><span><a class="LN" id="22">   22   </a><span class="CT">-- Output Signal                 Clock Enable  Sample Time</span>
</span><span><a class="LN" id="23">   23   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="24">   24   </a><span class="CT">-- out_rsvd                      ce_out        1</span>
</span><span><a class="LN" id="25">   25   </a><span class="CT">-- valid                         ce_out        1</span>
</span><span><a class="LN" id="26">   26   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="27">   27   </a><span class="CT">-- </span>
</span><span><a class="LN" id="28">   28   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="29">   29   </a>
</span><span><a class="LN" id="30">   30   </a>
</span><span><a class="LN" id="31">   31   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="32">   32   </a><span class="CT">-- </span>
</span><span><a class="LN" id="33">   33   </a><span class="CT">-- Module: ldpc_encoder</span>
</span><span><a class="LN" id="34">   34   </a><span class="CT">-- Source Path: ldpc_model_array/ldpc_encoder</span>
</span><span><a class="LN" id="35">   35   </a><span class="CT">-- Hierarchy Level: 0</span>
</span><span><a class="LN" id="36">   36   </a><span class="CT">-- </span>
</span><span><a class="LN" id="37">   37   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="38">   38   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="39">   39   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="40">   40   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="41">   41   </a><span class="KW">USE</span> work.ldpc_encoder_pac.<span class="KW">ALL</span>;
</span><span><a class="LN" id="42">   42   </a>
</span><span><a class="LN" id="43">   43   </a><span class="KW">ENTITY</span> ldpc_encoder <span class="KW">IS</span>
</span><span><a class="LN" id="44">   44   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="45">   45   </a>        reset_x                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="46">   46   </a>        clk_enable                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="47">   47   </a>        input_bit                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="48">   48   </a>        start                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="49">   49   </a>        rst                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="50">   50   </a>        end_of_frame                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="51">   51   </a>        ce_out                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="52">   52   </a>        out_rsvd                          :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="53">   53   </a>        valid                             :   <span class="KW">OUT</span>   std_logic  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="54">   54   </a>        );
</span><span><a class="LN" id="55">   55   </a><span class="KW">END</span> ldpc_encoder;
</span><span><a class="LN" id="56">   56   </a>
</span><span><a class="LN" id="57">   57   </a>
</span><span><a class="LN" id="58">   58   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> ldpc_encoder <span class="KW">IS</span>
</span><span><a class="LN" id="59">   59   </a>
</span><span><a class="LN" id="60">   60   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="61">   61   </a>  <span class="KW">COMPONENT</span> address_calculator
</span><span><a class="LN" id="62">   62   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="63">   63   </a>          reset_x                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="64">   64   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="65">   65   </a>          rst                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="66">   66   </a>          addresses1                      :   <span class="KW">OUT</span>   vector_of_std_logic_vector16(0 <span class="KW">TO</span> 11)  <span class="CT">-- uint16 [12]</span>
</span><span><a class="LN" id="67">   67   </a>          );
</span><span><a class="LN" id="68">   68   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="69">   69   </a>
</span><span><a class="LN" id="70">   70   </a>  <span class="KW">COMPONENT</span> fsm_select_xor
</span><span><a class="LN" id="71">   71   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="72">   72   </a>          reset_x                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="73">   73   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="74">   74   </a>          addresses                       :   <span class="KW">IN</span>    vector_of_std_logic_vector16(0 <span class="KW">TO</span> 11);  <span class="CT">-- uint16 [12]</span>
</span><span><a class="LN" id="75">   75   </a>          input_bit                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="76">   76   </a>          start                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="77">   77   </a>          enable                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="78">   78   </a>          serial_out                      :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="79">   79   </a>          valid                           :   <span class="KW">OUT</span>   std_logic  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="80">   80   </a>          );
</span><span><a class="LN" id="81">   81   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="82">   82   </a>
</span><span><a class="LN" id="83">   83   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="84">   84   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : address_calculator
</span><span><a class="LN" id="85">   85   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.address_calculator(rtl);
</span><span><a class="LN" id="86">   86   </a>
</span><span><a class="LN" id="87">   87   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : fsm_select_xor
</span><span><a class="LN" id="88">   88   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.fsm_select_xor(rtl);
</span><span><a class="LN" id="89">   89   </a>
</span><span><a class="LN" id="90">   90   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="91">   91   </a>  <span class="KW">SIGNAL</span> enb                              : std_logic;
</span><span><a class="LN" id="92">   92   </a>  <span class="KW">SIGNAL</span> addresses                        : vector_of_std_logic_vector16(0 <span class="KW">TO</span> 11);  <span class="CT">-- ufix16 [12]</span>
</span><span><a class="LN" id="93">   93   </a>  <span class="KW">SIGNAL</span> serial_out                       : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="94">   94   </a>  <span class="KW">SIGNAL</span> Delay1_out1                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="95">   95   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1            : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="96">   96   </a>
</span><span><a class="LN" id="97">   97   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="98">   98   </a>  <span class="CT">-- Sequential xor</span>
</span><span><a class="LN" id="99">   99   </a>
</span><span><a class="LN" id="100" href="matlab:coder.internal.code2model('ldpc_model_array:77')" name="code2model">  100   </a>  u_address_calculator : address_calculator
</span><span><a class="LN" id="101" href="matlab:coder.internal.code2model('ldpc_model_array:77')" name="code2model">  101   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="102" href="matlab:coder.internal.code2model('ldpc_model_array:77')" name="code2model">  102   </a>              reset_x =&gt; reset_x,
</span><span><a class="LN" id="103" href="matlab:coder.internal.code2model('ldpc_model_array:77')" name="code2model">  103   </a>              enb =&gt; clk_enable,
</span><span><a class="LN" id="104" href="matlab:coder.internal.code2model('ldpc_model_array:77')" name="code2model">  104   </a>              rst =&gt; rst,
</span><span><a class="LN" id="105" href="matlab:coder.internal.code2model('ldpc_model_array:77')" name="code2model">  105   </a>              addresses1 =&gt; addresses  <span class="CT">-- uint16 [12]</span>
</span><span><a class="LN" id="106" href="matlab:coder.internal.code2model('ldpc_model_array:77')" name="code2model">  106   </a>              );
</span><span><a class="LN" id="107">  107   </a>
</span><span><a class="LN" id="108" href="matlab:coder.internal.code2model({'ldpc_model_array:92','ldpc_model_array:67','ldpc_model_array:68'})" name="code2model">  108   </a>  u_fsm_select_xor : fsm_select_xor
</span><span><a class="LN" id="109" href="matlab:coder.internal.code2model({'ldpc_model_array:92','ldpc_model_array:67','ldpc_model_array:68'})" name="code2model">  109   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="110" href="matlab:coder.internal.code2model({'ldpc_model_array:92','ldpc_model_array:67','ldpc_model_array:68'})" name="code2model">  110   </a>              reset_x =&gt; reset_x,
</span><span><a class="LN" id="111" href="matlab:coder.internal.code2model({'ldpc_model_array:92','ldpc_model_array:67','ldpc_model_array:68'})" name="code2model">  111   </a>              enb =&gt; clk_enable,
</span><span><a class="LN" id="112" href="matlab:coder.internal.code2model({'ldpc_model_array:92','ldpc_model_array:67','ldpc_model_array:68'})" name="code2model">  112   </a>              addresses =&gt; addresses,  <span class="CT">-- uint16 [12]</span>
</span><span><a class="LN" id="113" href="matlab:coder.internal.code2model({'ldpc_model_array:92','ldpc_model_array:67','ldpc_model_array:68'})" name="code2model">  113   </a>              input_bit =&gt; input_bit,
</span><span><a class="LN" id="114" href="matlab:coder.internal.code2model({'ldpc_model_array:92','ldpc_model_array:67','ldpc_model_array:68'})" name="code2model">  114   </a>              start =&gt; start,
</span><span><a class="LN" id="115" href="matlab:coder.internal.code2model({'ldpc_model_array:92','ldpc_model_array:67','ldpc_model_array:68'})" name="code2model">  115   </a>              enable =&gt; end_of_frame,
</span><span><a class="LN" id="116" href="matlab:coder.internal.code2model({'ldpc_model_array:92','ldpc_model_array:67','ldpc_model_array:68'})" name="code2model">  116   </a>              serial_out =&gt; serial_out,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="117" href="matlab:coder.internal.code2model({'ldpc_model_array:92','ldpc_model_array:67','ldpc_model_array:68'})" name="code2model">  117   </a>              valid =&gt; valid  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="118" href="matlab:coder.internal.code2model({'ldpc_model_array:92','ldpc_model_array:67','ldpc_model_array:68'})" name="code2model">  118   </a>              );
</span><span><a class="LN" id="119">  119   </a>
</span><span><a class="LN" id="120">  120   </a>  enb &lt;= clk_enable;
</span><span><a class="LN" id="121">  121   </a>
</span><span><a class="LN" id="122" href="matlab:coder.internal.code2model('ldpc_model_array:95')" name="code2model">  122   </a>  Logical_Operator_out1 &lt;= serial_out <span class="KW">XOR</span> Delay1_out1;
</span><span><a class="LN" id="123">  123   </a>
</span><span><a class="LN" id="124" href="matlab:coder.internal.code2model('ldpc_model_array:94')" name="code2model">  124   </a>  Delay1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="125" href="matlab:coder.internal.code2model('ldpc_model_array:94')" name="code2model">  125   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="126" href="matlab:coder.internal.code2model('ldpc_model_array:94')" name="code2model">  126   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="127" href="matlab:coder.internal.code2model('ldpc_model_array:94')" name="code2model">  127   </a>      <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="128" href="matlab:coder.internal.code2model('ldpc_model_array:94')" name="code2model">  128   </a>        Delay1_out1 &lt;= '0';
</span><span><a class="LN" id="129" href="matlab:coder.internal.code2model('ldpc_model_array:94')" name="code2model">  129   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="130" href="matlab:coder.internal.code2model('ldpc_model_array:94')" name="code2model">  130   </a>        Delay1_out1 &lt;= Logical_Operator_out1;
</span><span><a class="LN" id="131" href="matlab:coder.internal.code2model('ldpc_model_array:94')" name="code2model">  131   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="132" href="matlab:coder.internal.code2model('ldpc_model_array:94')" name="code2model">  132   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="133" href="matlab:coder.internal.code2model('ldpc_model_array:94')" name="code2model">  133   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_process;
</span><span><a class="LN" id="134">  134   </a>
</span><span><a class="LN" id="135">  135   </a>
</span><span><a class="LN" id="136">  136   </a>  ce_out &lt;= clk_enable;
</span><span><a class="LN" id="137">  137   </a>
</span><span><a class="LN" id="138">  138   </a>  out_rsvd &lt;= Delay1_out1;
</span><span><a class="LN" id="139">  139   </a>
</span><span><a class="LN" id="140">  140   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="141">  141   </a>
</span><span><a class="LN" id="142">  142   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
