#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jul 17 21:33:13 2019
# Process ID: 3524
# Current directory: C:/Users/ZYY/Documents/Vivado/project_1/project_1.runs/system_Speaker_0_0_synth_1
# Command line: vivado.exe -log system_Speaker_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_Speaker_0_0.tcl
# Log file: C:/Users/ZYY/Documents/Vivado/project_1/project_1.runs/system_Speaker_0_0_synth_1/system_Speaker_0_0.vds
# Journal file: C:/Users/ZYY/Documents/Vivado/project_1/project_1.runs/system_Speaker_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_Speaker_0_0.tcl -notrace
Command: synth_design -top system_Speaker_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3952 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 455.137 ; gain = 95.953
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_Speaker_0_0' [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ip/system_Speaker_0_0/synth/system_Speaker_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Speaker' [c:/Users/ZYY/Documents/Vivado/project_1/Users/ZYY/Documents/Vivado/Speaker/Speaker.srcs/sources_1/new/Speaker.v:23]
	Parameter Time_Count bound to: 10000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/ZYY/Documents/Vivado/project_1/Users/ZYY/Documents/Vivado/Speaker/Speaker.srcs/sources_1/new/Speaker.v:60]
WARNING: [Synth 8-5788] Register Time_Count_Reg_reg in module Speaker is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/ZYY/Documents/Vivado/project_1/Users/ZYY/Documents/Vivado/Speaker/Speaker.srcs/sources_1/new/Speaker.v:46]
WARNING: [Synth 8-5788] Register Divide_Frequency_reg in module Speaker is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/ZYY/Documents/Vivado/project_1/Users/ZYY/Documents/Vivado/Speaker/Speaker.srcs/sources_1/new/Speaker.v:48]
WARNING: [Synth 8-5788] Register Divide_Count_reg in module Speaker is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/ZYY/Documents/Vivado/project_1/Users/ZYY/Documents/Vivado/Speaker/Speaker.srcs/sources_1/new/Speaker.v:108]
WARNING: [Synth 8-5788] Register PWM_reg in module Speaker is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/ZYY/Documents/Vivado/project_1/Users/ZYY/Documents/Vivado/Speaker/Speaker.srcs/sources_1/new/Speaker.v:109]
INFO: [Synth 8-6155] done synthesizing module 'Speaker' (1#1) [c:/Users/ZYY/Documents/Vivado/project_1/Users/ZYY/Documents/Vivado/Speaker/Speaker.srcs/sources_1/new/Speaker.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_Speaker_0_0' (2#1) [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ip/system_Speaker_0_0/synth/system_Speaker_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 509.543 ; gain = 150.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 509.543 ; gain = 150.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 509.543 ; gain = 150.359
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ZYY/Documents/Vivado/project_1/Users/ZYY/Documents/Vivado/Speaker/Speaker.srcs/constrs_1/new/Speaker.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'sysclk'. [c:/Users/ZYY/Documents/Vivado/project_1/Users/ZYY/Documents/Vivado/Speaker/Speaker.srcs/constrs_1/new/Speaker.xdc:2]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports sysclk]'. [c:/Users/ZYY/Documents/Vivado/project_1/Users/ZYY/Documents/Vivado/Speaker/Speaker.srcs/constrs_1/new/Speaker.xdc:2]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [c:/Users/ZYY/Documents/Vivado/project_1/Users/ZYY/Documents/Vivado/Speaker/Speaker.srcs/constrs_1/new/Speaker.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/ZYY/Documents/Vivado/project_1/Users/ZYY/Documents/Vivado/Speaker/Speaker.srcs/constrs_1/new/Speaker.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_Speaker_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_Speaker_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/ZYY/Documents/Vivado/project_1/project_1.runs/system_Speaker_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ZYY/Documents/Vivado/project_1/project_1.runs/system_Speaker_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 849.438 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 849.438 ; gain = 490.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 849.438 ; gain = 490.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/ZYY/Documents/Vivado/project_1/project_1.runs/system_Speaker_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 849.438 ; gain = 490.254
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ZYY/Documents/Vivado/project_1/Users/ZYY/Documents/Vivado/Speaker/Speaker.srcs/sources_1/new/Speaker.v:58]
INFO: [Synth 8-5545] ROM "Direction_Flag" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 849.438 ; gain = 490.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	  37 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Speaker 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	  37 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Direction_Flag" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 849.438 ; gain = 490.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------------+---------------+----------------+
|Module Name | RTL Object       | Depth x Width | Implemented As | 
+------------+------------------+---------------+----------------+
|Speaker     | Divide_Frequency | 64x18         | LUT            | 
+------------+------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 869.695 ; gain = 510.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 869.770 ; gain = 510.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 889.734 ; gain = 530.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 889.734 ; gain = 530.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 889.734 ; gain = 530.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 889.734 ; gain = 530.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 889.734 ; gain = 530.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 889.734 ; gain = 530.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 889.734 ; gain = 530.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    15|
|2     |LUT1   |     2|
|3     |LUT2   |    45|
|4     |LUT3   |     1|
|5     |LUT4   |    24|
|6     |LUT5   |     4|
|7     |LUT6   |    26|
|8     |FDCE   |    62|
|9     |FDRE   |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   187|
|2     |  inst   |Speaker |   187|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 889.734 ; gain = 530.551
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 889.734 ; gain = 190.656
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 889.734 ; gain = 530.551
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 892.879 ; gain = 545.168
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.runs/system_Speaker_0_0_synth_1/system_Speaker_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ip/system_Speaker_0_0/system_Speaker_0_0.xci
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.runs/system_Speaker_0_0_synth_1/system_Speaker_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_Speaker_0_0_utilization_synth.rpt -pb system_Speaker_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 892.879 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul 17 21:34:20 2019...
