; Generated by PSoC Designer 5.0.423.0
;
; C1CHA address and mask equates
C1CHA_Data_ADDR:	equ	0h
C1CHA_DriveMode_0_ADDR:	equ	100h
C1CHA_DriveMode_1_ADDR:	equ	101h
C1CHA_DriveMode_2_ADDR:	equ	3h
C1CHA_GlobalSelect_ADDR:	equ	2h
C1CHA_IntCtrl_0_ADDR:	equ	102h
C1CHA_IntCtrl_1_ADDR:	equ	103h
C1CHA_IntEn_ADDR:	equ	1h
C1CHA_MASK:	equ	1h
; C1CHB address and mask equates
C1CHB_Data_ADDR:	equ	0h
C1CHB_DriveMode_0_ADDR:	equ	100h
C1CHB_DriveMode_1_ADDR:	equ	101h
C1CHB_DriveMode_2_ADDR:	equ	3h
C1CHB_GlobalSelect_ADDR:	equ	2h
C1CHB_IntCtrl_0_ADDR:	equ	102h
C1CHB_IntCtrl_1_ADDR:	equ	103h
C1CHB_IntEn_ADDR:	equ	1h
C1CHB_MASK:	equ	2h
; C2CHA address and mask equates
C2CHA_Data_ADDR:	equ	0h
C2CHA_DriveMode_0_ADDR:	equ	100h
C2CHA_DriveMode_1_ADDR:	equ	101h
C2CHA_DriveMode_2_ADDR:	equ	3h
C2CHA_GlobalSelect_ADDR:	equ	2h
C2CHA_IntCtrl_0_ADDR:	equ	102h
C2CHA_IntCtrl_1_ADDR:	equ	103h
C2CHA_IntEn_ADDR:	equ	1h
C2CHA_MASK:	equ	4h
; C2CHB address and mask equates
C2CHB_Data_ADDR:	equ	0h
C2CHB_DriveMode_0_ADDR:	equ	100h
C2CHB_DriveMode_1_ADDR:	equ	101h
C2CHB_DriveMode_2_ADDR:	equ	3h
C2CHB_GlobalSelect_ADDR:	equ	2h
C2CHB_IntCtrl_0_ADDR:	equ	102h
C2CHB_IntCtrl_1_ADDR:	equ	103h
C2CHB_IntEn_ADDR:	equ	1h
C2CHB_MASK:	equ	8h
; UART_MIRR_RX address and mask equates
UART_MIRR_RX_Data_ADDR:	equ	0h
UART_MIRR_RX_DriveMode_0_ADDR:	equ	100h
UART_MIRR_RX_DriveMode_1_ADDR:	equ	101h
UART_MIRR_RX_DriveMode_2_ADDR:	equ	3h
UART_MIRR_RX_GlobalSelect_ADDR:	equ	2h
UART_MIRR_RX_IntCtrl_0_ADDR:	equ	102h
UART_MIRR_RX_IntCtrl_1_ADDR:	equ	103h
UART_MIRR_RX_IntEn_ADDR:	equ	1h
UART_MIRR_RX_MASK:	equ	10h
; UART_MIRR_TX address and mask equates
UART_MIRR_TX_Data_ADDR:	equ	0h
UART_MIRR_TX_DriveMode_0_ADDR:	equ	100h
UART_MIRR_TX_DriveMode_1_ADDR:	equ	101h
UART_MIRR_TX_DriveMode_2_ADDR:	equ	3h
UART_MIRR_TX_GlobalSelect_ADDR:	equ	2h
UART_MIRR_TX_IntCtrl_0_ADDR:	equ	102h
UART_MIRR_TX_IntCtrl_1_ADDR:	equ	103h
UART_MIRR_TX_IntEn_ADDR:	equ	1h
UART_MIRR_TX_MASK:	equ	20h
; UART_RX address and mask equates
UART_RX_Data_ADDR:	equ	0h
UART_RX_DriveMode_0_ADDR:	equ	100h
UART_RX_DriveMode_1_ADDR:	equ	101h
UART_RX_DriveMode_2_ADDR:	equ	3h
UART_RX_GlobalSelect_ADDR:	equ	2h
UART_RX_IntCtrl_0_ADDR:	equ	102h
UART_RX_IntCtrl_1_ADDR:	equ	103h
UART_RX_IntEn_ADDR:	equ	1h
UART_RX_MASK:	equ	40h
; UART_TX address and mask equates
UART_TX_Data_ADDR:	equ	0h
UART_TX_DriveMode_0_ADDR:	equ	100h
UART_TX_DriveMode_1_ADDR:	equ	101h
UART_TX_DriveMode_2_ADDR:	equ	3h
UART_TX_GlobalSelect_ADDR:	equ	2h
UART_TX_IntCtrl_0_ADDR:	equ	102h
UART_TX_IntCtrl_1_ADDR:	equ	103h
UART_TX_IntEn_ADDR:	equ	1h
UART_TX_MASK:	equ	80h
; IN_JACK address and mask equates
IN_JACK_Data_ADDR:	equ	4h
IN_JACK_DriveMode_0_ADDR:	equ	104h
IN_JACK_DriveMode_1_ADDR:	equ	105h
IN_JACK_DriveMode_2_ADDR:	equ	7h
IN_JACK_GlobalSelect_ADDR:	equ	6h
IN_JACK_IntCtrl_0_ADDR:	equ	106h
IN_JACK_IntCtrl_1_ADDR:	equ	107h
IN_JACK_IntEn_ADDR:	equ	5h
IN_JACK_MASK:	equ	1h
; PWM1_A address and mask equates
PWM1_A_Data_ADDR:	equ	4h
PWM1_A_DriveMode_0_ADDR:	equ	104h
PWM1_A_DriveMode_1_ADDR:	equ	105h
PWM1_A_DriveMode_2_ADDR:	equ	7h
PWM1_A_GlobalSelect_ADDR:	equ	6h
PWM1_A_IntCtrl_0_ADDR:	equ	106h
PWM1_A_IntCtrl_1_ADDR:	equ	107h
PWM1_A_IntEn_ADDR:	equ	5h
PWM1_A_MASK:	equ	2h
; PWM1_B address and mask equates
PWM1_B_Data_ADDR:	equ	4h
PWM1_B_DriveMode_0_ADDR:	equ	104h
PWM1_B_DriveMode_1_ADDR:	equ	105h
PWM1_B_DriveMode_2_ADDR:	equ	7h
PWM1_B_GlobalSelect_ADDR:	equ	6h
PWM1_B_IntCtrl_0_ADDR:	equ	106h
PWM1_B_IntCtrl_1_ADDR:	equ	107h
PWM1_B_IntEn_ADDR:	equ	5h
PWM1_B_MASK:	equ	4h
; PWM2_A address and mask equates
PWM2_A_Data_ADDR:	equ	4h
PWM2_A_DriveMode_0_ADDR:	equ	104h
PWM2_A_DriveMode_1_ADDR:	equ	105h
PWM2_A_DriveMode_2_ADDR:	equ	7h
PWM2_A_GlobalSelect_ADDR:	equ	6h
PWM2_A_IntCtrl_0_ADDR:	equ	106h
PWM2_A_IntCtrl_1_ADDR:	equ	107h
PWM2_A_IntEn_ADDR:	equ	5h
PWM2_A_MASK:	equ	8h
; PWM2_B address and mask equates
PWM2_B_Data_ADDR:	equ	4h
PWM2_B_DriveMode_0_ADDR:	equ	104h
PWM2_B_DriveMode_1_ADDR:	equ	105h
PWM2_B_DriveMode_2_ADDR:	equ	7h
PWM2_B_GlobalSelect_ADDR:	equ	6h
PWM2_B_IntCtrl_0_ADDR:	equ	106h
PWM2_B_IntCtrl_1_ADDR:	equ	107h
PWM2_B_IntEn_ADDR:	equ	5h
PWM2_B_MASK:	equ	10h
; I2CHW_1SDA address and mask equates
I2CHW_1SDA_Data_ADDR:	equ	4h
I2CHW_1SDA_DriveMode_0_ADDR:	equ	104h
I2CHW_1SDA_DriveMode_1_ADDR:	equ	105h
I2CHW_1SDA_DriveMode_2_ADDR:	equ	7h
I2CHW_1SDA_GlobalSelect_ADDR:	equ	6h
I2CHW_1SDA_IntCtrl_0_ADDR:	equ	106h
I2CHW_1SDA_IntCtrl_1_ADDR:	equ	107h
I2CHW_1SDA_IntEn_ADDR:	equ	5h
I2CHW_1SDA_MASK:	equ	20h
; LED2 address and mask equates
LED2_Data_ADDR:	equ	4h
LED2_DriveMode_0_ADDR:	equ	104h
LED2_DriveMode_1_ADDR:	equ	105h
LED2_DriveMode_2_ADDR:	equ	7h
LED2_GlobalSelect_ADDR:	equ	6h
LED2_IntCtrl_0_ADDR:	equ	106h
LED2_IntCtrl_1_ADDR:	equ	107h
LED2_IntEn_ADDR:	equ	5h
LED2_MASK:	equ	40h
; I2CHW_1SCL address and mask equates
I2CHW_1SCL_Data_ADDR:	equ	4h
I2CHW_1SCL_DriveMode_0_ADDR:	equ	104h
I2CHW_1SCL_DriveMode_1_ADDR:	equ	105h
I2CHW_1SCL_DriveMode_2_ADDR:	equ	7h
I2CHW_1SCL_GlobalSelect_ADDR:	equ	6h
I2CHW_1SCL_IntCtrl_0_ADDR:	equ	106h
I2CHW_1SCL_IntCtrl_1_ADDR:	equ	107h
I2CHW_1SCL_IntEn_ADDR:	equ	5h
I2CHW_1SCL_MASK:	equ	80h
; LED1 address and mask equates
LED1_Data_ADDR:	equ	8h
LED1_DriveMode_0_ADDR:	equ	108h
LED1_DriveMode_1_ADDR:	equ	109h
LED1_DriveMode_2_ADDR:	equ	bh
LED1_GlobalSelect_ADDR:	equ	ah
LED1_IntCtrl_0_ADDR:	equ	10ah
LED1_IntCtrl_1_ADDR:	equ	10bh
LED1_IntEn_ADDR:	equ	9h
LED1_MASK:	equ	2h
; LED3 address and mask equates
LED3_Data_ADDR:	equ	8h
LED3_DriveMode_0_ADDR:	equ	108h
LED3_DriveMode_1_ADDR:	equ	109h
LED3_DriveMode_2_ADDR:	equ	bh
LED3_GlobalSelect_ADDR:	equ	ah
LED3_IntCtrl_0_ADDR:	equ	10ah
LED3_IntCtrl_1_ADDR:	equ	10bh
LED3_IntEn_ADDR:	equ	9h
LED3_MASK:	equ	80h
