// Seed: 3347255038
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input tri id_2
);
  wire id_4;
  module_2 modCall_1 (
      id_4,
      id_4
  );
  assign module_1.type_1 = 0;
endmodule
macromodule module_1 (
    input wor id_0,
    output tri0 id_1,
    output tri1 id_2,
    input tri0 id_3,
    input wire id_4,
    input supply0 id_5,
    input tri1 id_6
);
  initial id_1 = 1 & id_3;
  wire id_8;
  final
    @* begin : LABEL_0
      begin : LABEL_0
        begin : LABEL_0
          deassign id_2;
        end
      end
    end
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5
  );
endmodule
program module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  if (id_3 !== 1) logic [7:0][-1] id_4 (.id_0((-1)));
  else
    `define pp_5 0
  wire id_6;
  wire id_7;
  assign module_0.type_0 = 0;
  reg id_8;
  assign id_1 = id_7;
  localparam id_9 = 1;
  always_latch id_8 <= id_9;
  id_10(
      1
  );
endmodule
