$date
	Tue Jan 31 10:54:25 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ s0 $end
$var reg 1 % s1 $end
$scope module m0 $end
$var wire 1 " a $end
$var wire 1 & andw $end
$var wire 1 # b $end
$var wire 1 ' nandw $end
$var wire 1 ( norw $end
$var wire 1 ) nots0 $end
$var wire 1 * nots1 $end
$var wire 1 + orw $end
$var wire 1 ! out $end
$var wire 1 $ s0 $end
$var wire 1 % s1 $end
$var wire 4 , w [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
1+
1*
1)
0(
1'
0&
0%
0$
1#
0"
0!
$end
#10
1!
0)
b10 ,
1$
#20
0!
0*
1)
b0 ,
1%
0$
#30
1!
0)
b1000 ,
1$
#40
