// Seed: 166902584
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input wire id_2,
    input tri id_3,
    input wire id_4,
    input supply0 id_5,
    output uwire id_6,
    input wor id_7,
    input tri id_8,
    input uwire id_9
    , id_14,
    input tri0 id_10,
    input tri0 id_11,
    output tri id_12
);
  assign id_14[1] = id_4;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    output tri1 id_2,
    input supply0 id_3,
    input wor id_4,
    input tri1 id_5,
    output wand id_6,
    output uwire id_7,
    output supply1 id_8,
    output uwire id_9,
    input wand id_10,
    output uwire id_11,
    inout uwire id_12,
    output tri0 id_13,
    input wand id_14,
    input wire id_15,
    input tri id_16,
    input tri id_17,
    input wand id_18,
    input wand id_19,
    input uwire id_20,
    input tri0 id_21,
    output tri0 id_22,
    output tri id_23,
    input wor id_24,
    input wor id_25,
    input supply0 id_26,
    output logic id_27,
    input tri1 id_28,
    input supply1 id_29,
    input tri1 id_30,
    input wire id_31,
    output wor id_32,
    input tri1 id_33,
    input wand id_34,
    input uwire id_35,
    input tri0 id_36,
    output supply0 id_37,
    input supply1 id_38,
    input tri id_39,
    output tri id_40,
    output uwire id_41,
    input supply1 id_42,
    input supply1 id_43
    , id_46,
    output tri1 id_44
);
  assign id_37 = id_39;
  assign id_40 = 1;
  wire id_47;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_35,
      id_14,
      id_43,
      id_31,
      id_30,
      id_39,
      id_23,
      id_19,
      id_15,
      id_31,
      id_21,
      id_30,
      id_1
  );
  wire id_48;
  ;
  initial
    if (1 || 1) begin : LABEL_0
      id_27 <= 1;
      $signed(62);
      ;
    end
endmodule
