#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000280cdf5b600 .scope module, "seven_seg" "seven_seg" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_100mhz";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 4 "Anode_Activate";
    .port_info 3 /OUTPUT 7 "LED_out";
v00000280ce16c7e0_0 .var "Anode_Activate", 3 0;
v00000280ce16bfc0_0 .var "LED_BCD", 3 0;
v00000280ce16c060_0 .net "LED_activating_counter", 1 0, L_00000280ce1837c0;  1 drivers
v00000280ce16cc40_0 .var "LED_out", 6 0;
o00000280ce11a5f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000280ce16c2e0_0 .net "clk_100mhz", 0 0, o00000280ce11a5f8;  0 drivers
v00000280ce16c420_0 .var "clk_1hz", 0 0;
v00000280ce16b980_0 .var "count", 31 0;
v00000280ce16bca0_0 .var "displayed_number", 15 0;
v00000280ce16ca60_0 .var "refresh_counter", 19 0;
o00000280ce119218 .functor BUFZ 1, C4<z>; HiZ drive
v00000280ce16c740_0 .net "reset", 0 0, o00000280ce119218;  0 drivers
v00000280ce16bd40_0 .net "result", 31 0, L_00000280ce01bb80;  1 drivers
E_00000280ce10c9f0 .event anyedge, v00000280ce16bfc0_0;
E_00000280ce10d070 .event anyedge, v00000280ce16c060_0, v00000280ce16bca0_0;
E_00000280ce10c430 .event posedge, v00000280ce167350_0, v00000280ce16c2e0_0;
L_00000280ce1837c0 .part v00000280ce16ca60_0, 18, 2;
S_00000280cdfbf660 .scope module, "uut" "top_module" 2 21, 3 1 0, S_00000280cdf5b600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 32 "display_data";
v00000280ce1686e0_0 .net "ALUControl", 3 0, v00000280ce114760_0;  1 drivers
v00000280ce168d20_0 .net "ALUSrc", 0 0, v00000280ce114e40_0;  1 drivers
v00000280ce16a080_0 .net "Carry", 0 0, v00000280ce114580_0;  1 drivers
v00000280ce169900_0 .net "DataAddr", 31 0, v00000280ce00b050_0;  1 drivers
v00000280ce169360_0 .net "ImmSrc", 1 0, v00000280ce115480_0;  1 drivers
v00000280ce169680_0 .net "Instr", 31 0, L_00000280ce01c1a0;  1 drivers
v00000280ce16a120_0 .net "MemWrite", 0 0, v00000280ce114b20_0;  1 drivers
v00000280ce168320_0 .net "Negative", 0 0, v00000280ce114620_0;  1 drivers
v00000280ce169d60_0 .net "Overflow", 0 0, v00000280ce00b550_0;  1 drivers
v00000280ce1697c0_0 .net "PC", 31 0, v00000280ce166b30_0;  1 drivers
v00000280ce1685a0_0 .net "PCSrc", 0 0, L_00000280ce01b720;  1 drivers
v00000280ce168460_0 .net "ReadData", 31 0, L_00000280ce01be90;  1 drivers
o00000280ce118708 .functor BUFZ 1, C4<z>; HiZ drive
v00000280ce169860_0 .net "RegSrc", 0 0, o00000280ce118708;  0 drivers
v00000280ce169b80_0 .net "RegWrite", 0 0, v00000280ce115ac0_0;  1 drivers
v00000280ce168780_0 .net "ResultSrc", 1 0, v00000280ce114440_0;  1 drivers
v00000280ce168500_0 .net "WriteData", 31 0, L_00000280ce01b790;  1 drivers
v00000280ce168820_0 .net "Zero", 0 0, v00000280ce00b910_0;  1 drivers
v00000280ce168a00_0 .net "clk", 0 0, v00000280ce16c420_0;  1 drivers
v00000280ce115d40_0 .net "display_data", 31 0, L_00000280ce01bb80;  alias, 1 drivers
v00000280ce16bc00_0 .net "reset", 0 0, o00000280ce119218;  alias, 0 drivers
S_00000280cdfb1290 .scope module, "CP1" "controlpath" 3 20, 4 1 0, S_00000280cdfbf660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Zero";
    .port_info 1 /INPUT 32 "Instr";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegSrc";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 4 "ALUControl";
    .port_info 8 /OUTPUT 2 "ResultSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
L_00000280ce01be20 .functor BUFZ 1, v00000280ce114b20_0, C4<0>, C4<0>, C4<0>;
L_00000280ce01b720 .functor AND 1, v00000280ce115020_0, v00000280ce00b910_0, C4<1>, C4<1>;
v00000280ce115f20_0 .net "ALUControl", 3 0, v00000280ce114760_0;  alias, 1 drivers
v00000280ce1141c0_0 .net "ALUOp", 1 0, v00000280ce1155c0_0;  1 drivers
v00000280ce1148a0_0 .net "ALUSrc", 0 0, v00000280ce114e40_0;  alias, 1 drivers
v00000280ce114940_0 .net "Branch", 0 0, v00000280ce115020_0;  1 drivers
v00000280ce115840_0 .net "ImmSrc", 1 0, v00000280ce115480_0;  alias, 1 drivers
v00000280ce116060_0 .net "Instr", 31 0, L_00000280ce01c1a0;  alias, 1 drivers
v00000280ce115160_0 .net "Jump", 0 0, v00000280ce114800_0;  1 drivers
v00000280ce115ca0_0 .net "MemWrite", 0 0, v00000280ce114b20_0;  alias, 1 drivers
v00000280ce114260_0 .net "PCSrc", 0 0, L_00000280ce01b720;  alias, 1 drivers
v00000280ce1149e0_0 .net "RegSrc", 0 0, o00000280ce118708;  alias, 0 drivers
v00000280ce115200_0 .net "RegWrite", 0 0, v00000280ce115ac0_0;  alias, 1 drivers
v00000280ce1144e0_0 .net "ResultSrc", 1 0, v00000280ce114440_0;  alias, 1 drivers
v00000280ce114c60_0 .net "WE", 0 0, L_00000280ce01be20;  1 drivers
v00000280ce115520_0 .net "Zero", 0 0, v00000280ce00b910_0;  alias, 1 drivers
L_00000280ce182dc0 .part L_00000280ce01c1a0, 0, 7;
L_00000280ce183860 .part L_00000280ce01c1a0, 12, 3;
L_00000280ce182fa0 .part L_00000280ce01c1a0, 30, 1;
L_00000280ce183040 .part L_00000280ce01c1a0, 4, 1;
S_00000280cdfb1420 .scope module, "AD1" "ALU_Decoder" 4 27, 5 1 0, S_00000280cdfb1290;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "opb5";
    .port_info 4 /OUTPUT 4 "ALUControl";
v00000280ce114760_0 .var "ALUControl", 3 0;
v00000280ce115b60_0 .net "ALUOp", 1 0, v00000280ce1155c0_0;  alias, 1 drivers
v00000280ce114a80_0 .net "funct3", 2 0, L_00000280ce183860;  1 drivers
v00000280ce115c00_0 .net "funct7b5", 0 0, L_00000280ce182fa0;  1 drivers
v00000280ce1152a0_0 .net "opb5", 0 0, L_00000280ce183040;  1 drivers
E_00000280ce10c8f0 .event anyedge, v00000280ce1152a0_0, v00000280ce115c00_0, v00000280ce114a80_0, v00000280ce115b60_0;
S_00000280cdf81760 .scope module, "MD1" "Main_Decoder" 4 21, 6 1 0, S_00000280cdfb1290;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 2 "ImmSrc";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 2 "ResultSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUOp";
    .port_info 8 /OUTPUT 1 "Jump";
v00000280ce1155c0_0 .var "ALUOp", 1 0;
v00000280ce114e40_0 .var "ALUSrc", 0 0;
v00000280ce115020_0 .var "Branch", 0 0;
v00000280ce115480_0 .var "ImmSrc", 1 0;
v00000280ce114800_0 .var "Jump", 0 0;
v00000280ce114b20_0 .var "MemWrite", 0 0;
v00000280ce115ac0_0 .var "RegWrite", 0 0;
v00000280ce114440_0 .var "ResultSrc", 1 0;
v00000280ce114bc0_0 .net "op", 6 0, L_00000280ce182dc0;  1 drivers
E_00000280ce10c270 .event anyedge, v00000280ce114bc0_0;
S_00000280cdf818f0 .scope module, "DM1" "Data_Memory" 3 24, 7 1 0, S_00000280cdfbf660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "WD";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "WE";
    .port_info 4 /OUTPUT 32 "RD";
L_00000280ce01be90 .functor BUFZ 32, L_00000280ce183360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000280ce115660_0 .net "A", 31 0, v00000280ce00b050_0;  alias, 1 drivers
v00000280ce115700_0 .net "CLK", 0 0, v00000280ce16c420_0;  alias, 1 drivers
v00000280ce1157a0_0 .net "RD", 31 0, L_00000280ce01be90;  alias, 1 drivers
v00000280ce1158e0_0 .net "WD", 31 0, L_00000280ce01b790;  alias, 1 drivers
v00000280ce114d00_0 .net "WE", 0 0, v00000280ce114b20_0;  alias, 1 drivers
v00000280ce1146c0_0 .net *"_ivl_0", 31 0, L_00000280ce183360;  1 drivers
v00000280ce114da0_0 .net *"_ivl_3", 29 0, L_00000280ce183400;  1 drivers
v00000280ce115980_0 .var/i "i", 31 0;
v00000280ce115a20 .array "mem", 63 0, 31 0;
E_00000280ce10c570 .event posedge, v00000280ce115700_0;
L_00000280ce183360 .array/port v00000280ce115a20, L_00000280ce183400;
L_00000280ce183400 .part v00000280ce00b050_0, 2, 30;
S_00000280cdf78260 .scope module, "DP1" "datapath" 3 15, 8 1 0, S_00000280cdfbf660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite";
    .port_info 1 /INPUT 1 "ALUSrc";
    .port_info 2 /INPUT 1 "PCSrc";
    .port_info 3 /INPUT 1 "RegSrc";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 2 "ResultSrc";
    .port_info 6 /INPUT 4 "ALUControl";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /INPUT 32 "RD";
    .port_info 10 /INPUT 32 "Instr";
    .port_info 11 /OUTPUT 1 "Zero";
    .port_info 12 /OUTPUT 1 "Overflow";
    .port_info 13 /OUTPUT 1 "Carry";
    .port_info 14 /OUTPUT 1 "Negative";
    .port_info 15 /OUTPUT 32 "PC";
    .port_info 16 /OUTPUT 32 "WD";
    .port_info 17 /OUTPUT 32 "ALUResult";
    .port_info 18 /OUTPUT 32 "display_data";
L_00000280ce01b790 .functor BUFZ 32, L_00000280ce183cc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000280ce167e90_0 .net "ALUControl", 3 0, v00000280ce114760_0;  alias, 1 drivers
v00000280ce1699a0_0 .net "ALUResult", 31 0, v00000280ce00b050_0;  alias, 1 drivers
v00000280ce169400_0 .net "ALUSrc", 0 0, v00000280ce114e40_0;  alias, 1 drivers
v00000280ce1690e0_0 .net "B", 31 0, v00000280ce115de0_0;  1 drivers
v00000280ce168f00_0 .net "Carry", 0 0, v00000280ce114580_0;  alias, 1 drivers
v00000280ce1688c0_0 .net "ImmExt", 31 0, v00000280ce166f90_0;  1 drivers
v00000280ce169180_0 .net "ImmSrc", 1 0, v00000280ce115480_0;  alias, 1 drivers
v00000280ce1683c0_0 .net "Instr", 31 0, L_00000280ce01c1a0;  alias, 1 drivers
v00000280ce168aa0_0 .net "Negative", 0 0, v00000280ce114620_0;  alias, 1 drivers
v00000280ce168dc0_0 .net "Overflow", 0 0, v00000280ce00b550_0;  alias, 1 drivers
v00000280ce168e60_0 .net "PC", 31 0, v00000280ce166b30_0;  alias, 1 drivers
v00000280ce1694a0_0 .net "PCPlus4", 31 0, L_00000280ce183900;  1 drivers
v00000280ce169fe0_0 .net "PCSrc", 0 0, L_00000280ce01b720;  alias, 1 drivers
v00000280ce168fa0_0 .net "PCTarget", 31 0, L_00000280ce1841c0;  1 drivers
v00000280ce168280_0 .net "PC_Next", 31 0, v00000280ce166a90_0;  1 drivers
v00000280ce169040_0 .net "RD", 31 0, L_00000280ce01be90;  alias, 1 drivers
v00000280ce169a40_0 .net "RD1", 31 0, L_00000280ce182be0;  1 drivers
v00000280ce169e00_0 .net "RD2", 31 0, L_00000280ce183cc0;  1 drivers
v00000280ce168b40_0 .net "RegSrc", 0 0, o00000280ce118708;  alias, 0 drivers
v00000280ce168be0_0 .net "RegWrite", 0 0, v00000280ce115ac0_0;  alias, 1 drivers
v00000280ce168960_0 .net "Result", 31 0, v00000280ce167cb0_0;  1 drivers
v00000280ce169cc0_0 .net "ResultSrc", 1 0, v00000280ce114440_0;  alias, 1 drivers
v00000280ce169540_0 .net "WD", 31 0, L_00000280ce01b790;  alias, 1 drivers
v00000280ce169c20_0 .net "Zero", 0 0, v00000280ce00b910_0;  alias, 1 drivers
v00000280ce169ae0_0 .net "clk", 0 0, v00000280ce16c420_0;  alias, 1 drivers
v00000280ce169220_0 .net "display_data", 31 0, L_00000280ce01bb80;  alias, 1 drivers
v00000280ce168c80_0 .net "reset", 0 0, o00000280ce119218;  alias, 0 drivers
L_00000280ce183720 .part L_00000280ce01c1a0, 15, 5;
L_00000280ce182780 .part L_00000280ce01c1a0, 20, 5;
L_00000280ce182820 .part L_00000280ce01c1a0, 7, 5;
S_00000280cdf783f0 .scope module, "ALM" "ALU_Mux" 8 48, 9 1 0, S_00000280cdf78260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "WD";
    .port_info 1 /INPUT 32 "ImmExt";
    .port_info 2 /INPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 32 "B";
v00000280ce1150c0_0 .net "ALUSrc", 0 0, v00000280ce114e40_0;  alias, 1 drivers
v00000280ce115de0_0 .var "B", 31 0;
v00000280ce115e80_0 .net "ImmExt", 31 0, v00000280ce166f90_0;  alias, 1 drivers
v00000280ce114300_0 .net "WD", 31 0, L_00000280ce183cc0;  alias, 1 drivers
E_00000280ce10c9b0 .event anyedge, v00000280ce114e40_0, v00000280ce114300_0, v00000280ce115e80_0;
S_00000280cdfbcc30 .scope module, "AR" "ALU" 8 51, 10 1 0, S_00000280cdf78260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "Zero";
    .port_info 5 /OUTPUT 1 "Overflow";
    .port_info 6 /OUTPUT 1 "Carry";
    .port_info 7 /OUTPUT 1 "Negative";
v00000280ce115fc0_0 .net "A", 31 0, L_00000280ce182be0;  alias, 1 drivers
v00000280ce1143a0_0 .net "B", 31 0, v00000280ce115de0_0;  alias, 1 drivers
v00000280ce114580_0 .var "Carry", 0 0;
v00000280ce114620_0 .var "Negative", 0 0;
v00000280ce00b550_0 .var "Overflow", 0 0;
v00000280ce00b910_0 .var "Zero", 0 0;
v00000280ce00cb30_0 .net "control", 3 0, v00000280ce114760_0;  alias, 1 drivers
v00000280ce00b050_0 .var "result", 31 0;
v00000280ce00bff0_0 .var "temp", 32 0;
E_00000280ce10ccb0/0 .event anyedge, v00000280ce114760_0, v00000280ce115fc0_0, v00000280ce115de0_0, v00000280ce00bff0_0;
E_00000280ce10ccb0/1 .event anyedge, v00000280ce115660_0;
E_00000280ce10ccb0 .event/or E_00000280ce10ccb0/0, E_00000280ce10ccb0/1;
S_00000280cdfbcdc0 .scope module, "P1" "PC_Plus_4" 8 30, 11 1 0, S_00000280cdf78260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "PCPlus4";
v00000280cdff0710_0 .net "PC", 31 0, v00000280ce166b30_0;  alias, 1 drivers
v00000280ce167670_0 .net "PCPlus4", 31 0, L_00000280ce183900;  alias, 1 drivers
v00000280ce166270_0 .var/i "p4", 31 0;
L_00000280ce183900 .arith/sum 32, v00000280ce166b30_0, v00000280ce166270_0;
S_00000280cdfae970 .scope module, "P2" "PC_Target" 8 31, 12 1 0, S_00000280cdf78260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "ImmExt";
    .port_info 2 /OUTPUT 32 "PCTarget";
v00000280ce167170_0 .net "ImmExt", 31 0, v00000280ce166f90_0;  alias, 1 drivers
v00000280ce1670d0_0 .net "PC", 31 0, v00000280ce166b30_0;  alias, 1 drivers
v00000280ce166db0_0 .net "PCTarget", 31 0, L_00000280ce1841c0;  alias, 1 drivers
L_00000280ce1841c0 .arith/sum 32, v00000280ce166b30_0, v00000280ce166f90_0;
S_00000280cdfaeb00 .scope module, "P3" "PC_Mux" 8 32, 13 1 0, S_00000280cdf78260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PCSrc";
    .port_info 1 /INPUT 32 "PC_Target";
    .port_info 2 /INPUT 32 "PC_Plus_4";
    .port_info 3 /OUTPUT 32 "PC_Next";
v00000280ce166310_0 .net "PCSrc", 0 0, L_00000280ce01b720;  alias, 1 drivers
v00000280ce166a90_0 .var "PC_Next", 31 0;
v00000280ce1664f0_0 .net "PC_Plus_4", 31 0, L_00000280ce183900;  alias, 1 drivers
v00000280ce1669f0_0 .net "PC_Target", 31 0, L_00000280ce1841c0;  alias, 1 drivers
E_00000280ce10d870 .event anyedge, v00000280ce114260_0, v00000280ce166db0_0, v00000280ce167670_0;
S_00000280cdfa81b0 .scope module, "PC1" "PC_Reg" 8 35, 14 1 0, S_00000280cdf78260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "PC";
v00000280ce166b30_0 .var "PC", 31 0;
v00000280ce167d50_0 .net "PCNext", 31 0, v00000280ce166a90_0;  alias, 1 drivers
v00000280ce167490_0 .net "clk", 0 0, v00000280ce16c420_0;  alias, 1 drivers
v00000280ce167350_0 .net "reset", 0 0, o00000280ce119218;  alias, 0 drivers
E_00000280ce10dcf0 .event posedge, v00000280ce167350_0, v00000280ce115700_0;
S_00000280cdfa8340 .scope module, "RF" "Register_File" 8 44, 15 1 0, S_00000280cdf78260;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RA1";
    .port_info 1 /INPUT 5 "RA2";
    .port_info 2 /INPUT 5 "WA3";
    .port_info 3 /INPUT 32 "WD3";
    .port_info 4 /INPUT 1 "WE3";
    .port_info 5 /INPUT 1 "CLK";
    .port_info 6 /OUTPUT 32 "RD1";
    .port_info 7 /OUTPUT 32 "RD2";
    .port_info 8 /OUTPUT 32 "display_data";
v00000280ce167c10_4 .array/port v00000280ce167c10, 4;
L_00000280ce01bb80 .functor BUFZ 32, v00000280ce167c10_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000280ce1668b0_0 .net "CLK", 0 0, v00000280ce16c420_0;  alias, 1 drivers
v00000280ce166770_0 .net "RA1", 4 0, L_00000280ce183720;  1 drivers
v00000280ce166bd0_0 .net "RA2", 4 0, L_00000280ce182780;  1 drivers
v00000280ce166590_0 .net "RD1", 31 0, L_00000280ce182be0;  alias, 1 drivers
v00000280ce167710_0 .net "RD2", 31 0, L_00000280ce183cc0;  alias, 1 drivers
v00000280ce166810_0 .net "WA3", 4 0, L_00000280ce182820;  1 drivers
v00000280ce167fd0_0 .net "WD3", 31 0, v00000280ce167cb0_0;  alias, 1 drivers
v00000280ce1677b0_0 .net "WE3", 0 0, v00000280ce115ac0_0;  alias, 1 drivers
v00000280ce167b70_0 .net *"_ivl_0", 31 0, L_00000280ce183e00;  1 drivers
v00000280ce167210_0 .net *"_ivl_10", 31 0, L_00000280ce182460;  1 drivers
v00000280ce167850_0 .net *"_ivl_12", 6 0, L_00000280ce182b40;  1 drivers
L_00000280ce1843c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000280ce166e50_0 .net *"_ivl_15", 1 0, L_00000280ce1843c0;  1 drivers
v00000280ce167f30_0 .net *"_ivl_18", 31 0, L_00000280ce1832c0;  1 drivers
L_00000280ce184408 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000280ce166c70_0 .net *"_ivl_21", 26 0, L_00000280ce184408;  1 drivers
L_00000280ce184450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000280ce1663b0_0 .net/2u *"_ivl_22", 31 0, L_00000280ce184450;  1 drivers
v00000280ce168070_0 .net *"_ivl_24", 0 0, L_00000280ce182500;  1 drivers
L_00000280ce184498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000280ce167ad0_0 .net/2u *"_ivl_26", 31 0, L_00000280ce184498;  1 drivers
v00000280ce167530_0 .net *"_ivl_28", 31 0, L_00000280ce183540;  1 drivers
L_00000280ce1842e8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000280ce168110_0 .net *"_ivl_3", 26 0, L_00000280ce1842e8;  1 drivers
v00000280ce166950_0 .net *"_ivl_30", 6 0, L_00000280ce1835e0;  1 drivers
L_00000280ce1844e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000280ce1672b0_0 .net *"_ivl_33", 1 0, L_00000280ce1844e0;  1 drivers
L_00000280ce184330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000280ce167030_0 .net/2u *"_ivl_4", 31 0, L_00000280ce184330;  1 drivers
v00000280ce166d10_0 .net *"_ivl_6", 0 0, L_00000280ce1826e0;  1 drivers
L_00000280ce184378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000280ce167990_0 .net/2u *"_ivl_8", 31 0, L_00000280ce184378;  1 drivers
v00000280ce166450_0 .net "display_data", 31 0, L_00000280ce01bb80;  alias, 1 drivers
v00000280ce166630_0 .var/i "i", 31 0;
v00000280ce167c10 .array "regfile", 31 0, 31 0;
L_00000280ce183e00 .concat [ 5 27 0 0], L_00000280ce183720, L_00000280ce1842e8;
L_00000280ce1826e0 .cmp/eq 32, L_00000280ce183e00, L_00000280ce184330;
L_00000280ce182460 .array/port v00000280ce167c10, L_00000280ce182b40;
L_00000280ce182b40 .concat [ 5 2 0 0], L_00000280ce183720, L_00000280ce1843c0;
L_00000280ce182be0 .functor MUXZ 32, L_00000280ce182460, L_00000280ce184378, L_00000280ce1826e0, C4<>;
L_00000280ce1832c0 .concat [ 5 27 0 0], L_00000280ce182780, L_00000280ce184408;
L_00000280ce182500 .cmp/eq 32, L_00000280ce1832c0, L_00000280ce184450;
L_00000280ce183540 .array/port v00000280ce167c10, L_00000280ce1835e0;
L_00000280ce1835e0 .concat [ 5 2 0 0], L_00000280ce182780, L_00000280ce1844e0;
L_00000280ce183cc0 .functor MUXZ 32, L_00000280ce183540, L_00000280ce184498, L_00000280ce182500, C4<>;
S_00000280cdfa6c70 .scope module, "RM" "Result_Mux" 8 54, 16 1 0, S_00000280cdf78260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALUResult";
    .port_info 1 /INPUT 32 "ReadData";
    .port_info 2 /INPUT 32 "PC_Plus_4";
    .port_info 3 /INPUT 2 "ResultSrc";
    .port_info 4 /OUTPUT 32 "Result";
v00000280ce1673f0_0 .net "ALUResult", 31 0, v00000280ce00b050_0;  alias, 1 drivers
v00000280ce1678f0_0 .net "PC_Plus_4", 31 0, L_00000280ce183900;  alias, 1 drivers
v00000280ce167a30_0 .net "ReadData", 31 0, L_00000280ce01be90;  alias, 1 drivers
v00000280ce167cb0_0 .var "Result", 31 0;
v00000280ce166ef0_0 .net "ResultSrc", 1 0, v00000280ce114440_0;  alias, 1 drivers
E_00000280ce10ddf0 .event anyedge, v00000280ce114440_0, v00000280ce115660_0, v00000280ce1157a0_0, v00000280ce167670_0;
S_00000280cdfa6e00 .scope module, "SE" "Sign_Extender" 8 33, 17 1 0, S_00000280cdf78260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmExt";
v00000280ce166f90_0 .var "ImmExt", 31 0;
v00000280ce1666d0_0 .net "ImmSrc", 1 0, v00000280ce115480_0;  alias, 1 drivers
v00000280ce167df0_0 .net "Instr", 31 0, L_00000280ce01c1a0;  alias, 1 drivers
E_00000280ce10e070 .event anyedge, v00000280ce115480_0, v00000280ce116060_0;
S_00000280ce16ad80 .scope module, "IM1" "Instruction_Memory" 3 22, 18 1 0, S_00000280cdfbf660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "RD";
L_00000280ce01c1a0 .functor BUFZ 32, L_00000280ce183f40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000280ce168640_0 .net "A", 31 0, v00000280ce166b30_0;  alias, 1 drivers
v00000280ce169720_0 .net "RD", 31 0, L_00000280ce01c1a0;  alias, 1 drivers
v00000280ce1695e0_0 .net *"_ivl_0", 31 0, L_00000280ce183f40;  1 drivers
v00000280ce1692c0_0 .net *"_ivl_3", 29 0, L_00000280ce1830e0;  1 drivers
v00000280ce169f40 .array "mem", 10 0, 31 0;
L_00000280ce183f40 .array/port v00000280ce169f40, L_00000280ce1830e0;
L_00000280ce1830e0 .part v00000280ce166b30_0, 2, 30;
S_00000280cdfbf4d0 .scope module, "top_tb" "top_tb" 19 1;
 .timescale 0 0;
v00000280ce182320_0 .var "clk", 0 0;
v00000280ce183680_0 .net "display_data", 31 0, L_00000280ce01b6b0;  1 drivers
v00000280ce182640_0 .var "reset", 0 0;
S_00000280ce16aa60 .scope module, "DUT" "top_module" 19 5, 3 1 0, S_00000280cdfbf4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 32 "display_data";
v00000280ce173ec0_0 .net "ALUControl", 3 0, v00000280ce16bac0_0;  1 drivers
v00000280ce173f60_0 .net "ALUSrc", 0 0, v00000280ce16bf20_0;  1 drivers
v00000280ce174000_0 .net "Carry", 0 0, v00000280ce16e570_0;  1 drivers
v00000280ce16d7b0_0 .net "DataAddr", 31 0, v00000280ce16e250_0;  1 drivers
v00000280ce182d20_0 .net "ImmSrc", 1 0, v00000280ce16ba20_0;  1 drivers
v00000280ce182c80_0 .net "Instr", 31 0, L_00000280ce01bbf0;  1 drivers
v00000280ce1823c0_0 .net "MemWrite", 0 0, v00000280ce16b3e0_0;  1 drivers
v00000280ce1828c0_0 .net "Negative", 0 0, v00000280ce16e9d0_0;  1 drivers
v00000280ce183ea0_0 .net "Overflow", 0 0, v00000280ce16e4d0_0;  1 drivers
v00000280ce183220_0 .net "PC", 31 0, v00000280ce16db70_0;  1 drivers
v00000280ce1839a0_0 .net "PCSrc", 0 0, L_00000280ce01c050;  1 drivers
v00000280ce1834a0_0 .net "ReadData", 31 0, L_00000280ce01b800;  1 drivers
o00000280ce11ace8 .functor BUFZ 1, C4<z>; HiZ drive
v00000280ce182aa0_0 .net "RegSrc", 0 0, o00000280ce11ace8;  0 drivers
v00000280ce182960_0 .net "RegWrite", 0 0, v00000280ce16cb00_0;  1 drivers
v00000280ce183180_0 .net "ResultSrc", 1 0, v00000280ce16c380_0;  1 drivers
v00000280ce182a00_0 .net "WriteData", 31 0, L_00000280ce01bd40;  1 drivers
v00000280ce184120_0 .net "Zero", 0 0, v00000280ce16e930_0;  1 drivers
v00000280ce182e60_0 .net "clk", 0 0, v00000280ce182320_0;  1 drivers
v00000280ce182f00_0 .net "display_data", 31 0, L_00000280ce01b6b0;  alias, 1 drivers
v00000280ce1825a0_0 .net "reset", 0 0, v00000280ce182640_0;  1 drivers
S_00000280ce16a420 .scope module, "CP1" "controlpath" 3 20, 4 1 0, S_00000280ce16aa60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Zero";
    .port_info 1 /INPUT 32 "Instr";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegSrc";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 4 "ALUControl";
    .port_info 8 /OUTPUT 2 "ResultSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
L_00000280ce01b950 .functor BUFZ 1, v00000280ce16b3e0_0, C4<0>, C4<0>, C4<0>;
L_00000280ce01c050 .functor AND 1, v00000280ce16b8e0_0, v00000280ce16e930_0, C4<1>, C4<1>;
v00000280ce16d140_0 .net "ALUControl", 3 0, v00000280ce16bac0_0;  alias, 1 drivers
v00000280ce16c240_0 .net "ALUOp", 1 0, v00000280ce16bde0_0;  1 drivers
v00000280ce16d0a0_0 .net "ALUSrc", 0 0, v00000280ce16bf20_0;  alias, 1 drivers
v00000280ce16b480_0 .net "Branch", 0 0, v00000280ce16b8e0_0;  1 drivers
v00000280ce16b340_0 .net "ImmSrc", 1 0, v00000280ce16ba20_0;  alias, 1 drivers
v00000280ce16c4c0_0 .net "Instr", 31 0, L_00000280ce01bbf0;  alias, 1 drivers
v00000280ce16c9c0_0 .net "Jump", 0 0, v00000280ce16be80_0;  1 drivers
v00000280ce16b520_0 .net "MemWrite", 0 0, v00000280ce16b3e0_0;  alias, 1 drivers
v00000280ce16cf60_0 .net "PCSrc", 0 0, L_00000280ce01c050;  alias, 1 drivers
v00000280ce16c560_0 .net "RegSrc", 0 0, o00000280ce11ace8;  alias, 0 drivers
v00000280ce16c600_0 .net "RegWrite", 0 0, v00000280ce16cb00_0;  alias, 1 drivers
v00000280ce16c6a0_0 .net "ResultSrc", 1 0, v00000280ce16c380_0;  alias, 1 drivers
v00000280ce16c880_0 .net "WE", 0 0, L_00000280ce01b950;  1 drivers
v00000280ce16c920_0 .net "Zero", 0 0, v00000280ce16e930_0;  alias, 1 drivers
L_00000280ce1df2e0 .part L_00000280ce01bbf0, 0, 7;
L_00000280ce1dfc40 .part L_00000280ce01bbf0, 12, 3;
L_00000280ce1df100 .part L_00000280ce01bbf0, 30, 1;
L_00000280ce1df240 .part L_00000280ce01bbf0, 4, 1;
S_00000280ce16a740 .scope module, "AD1" "ALU_Decoder" 4 27, 5 1 0, S_00000280ce16a420;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "opb5";
    .port_info 4 /OUTPUT 4 "ALUControl";
v00000280ce16bac0_0 .var "ALUControl", 3 0;
v00000280ce16bb60_0 .net "ALUOp", 1 0, v00000280ce16bde0_0;  alias, 1 drivers
v00000280ce16ce20_0 .net "funct3", 2 0, L_00000280ce1dfc40;  1 drivers
v00000280ce16b7a0_0 .net "funct7b5", 0 0, L_00000280ce1df100;  1 drivers
v00000280ce16b2a0_0 .net "opb5", 0 0, L_00000280ce1df240;  1 drivers
E_00000280ce10d8b0 .event anyedge, v00000280ce16b2a0_0, v00000280ce16b7a0_0, v00000280ce16ce20_0, v00000280ce16bb60_0;
S_00000280ce16abf0 .scope module, "MD1" "Main_Decoder" 4 21, 6 1 0, S_00000280ce16a420;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 2 "ImmSrc";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 2 "ResultSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUOp";
    .port_info 8 /OUTPUT 1 "Jump";
v00000280ce16bde0_0 .var "ALUOp", 1 0;
v00000280ce16bf20_0 .var "ALUSrc", 0 0;
v00000280ce16b8e0_0 .var "Branch", 0 0;
v00000280ce16ba20_0 .var "ImmSrc", 1 0;
v00000280ce16be80_0 .var "Jump", 0 0;
v00000280ce16b3e0_0 .var "MemWrite", 0 0;
v00000280ce16cb00_0 .var "RegWrite", 0 0;
v00000280ce16c380_0 .var "ResultSrc", 1 0;
v00000280ce16c1a0_0 .net "op", 6 0, L_00000280ce1df2e0;  1 drivers
E_00000280ce10dbf0 .event anyedge, v00000280ce16c1a0_0;
S_00000280ce16af10 .scope module, "DM1" "Data_Memory" 3 24, 7 1 0, S_00000280ce16aa60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "WD";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "WE";
    .port_info 4 /OUTPUT 32 "RD";
L_00000280ce01b800 .functor BUFZ 32, L_00000280ce1e00a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000280ce16cba0_0 .net "A", 31 0, v00000280ce16e250_0;  alias, 1 drivers
v00000280ce16cce0_0 .net "CLK", 0 0, v00000280ce182320_0;  alias, 1 drivers
v00000280ce16cd80_0 .net "RD", 31 0, L_00000280ce01b800;  alias, 1 drivers
v00000280ce16cec0_0 .net "WD", 31 0, L_00000280ce01bd40;  alias, 1 drivers
v00000280ce16b5c0_0 .net "WE", 0 0, v00000280ce16b3e0_0;  alias, 1 drivers
v00000280ce16d000_0 .net *"_ivl_0", 31 0, L_00000280ce1e00a0;  1 drivers
v00000280ce16b660_0 .net *"_ivl_3", 29 0, L_00000280ce1dfce0;  1 drivers
v00000280ce16b700_0 .var/i "i", 31 0;
v00000280ce16b840 .array "mem", 63 0, 31 0;
E_00000280ce10d8f0 .event posedge, v00000280ce16cce0_0;
L_00000280ce1e00a0 .array/port v00000280ce16b840, L_00000280ce1dfce0;
L_00000280ce1dfce0 .part v00000280ce16e250_0, 2, 30;
S_00000280ce16a8d0 .scope module, "DP1" "datapath" 3 15, 8 1 0, S_00000280ce16aa60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite";
    .port_info 1 /INPUT 1 "ALUSrc";
    .port_info 2 /INPUT 1 "PCSrc";
    .port_info 3 /INPUT 1 "RegSrc";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 2 "ResultSrc";
    .port_info 6 /INPUT 4 "ALUControl";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /INPUT 32 "RD";
    .port_info 10 /INPUT 32 "Instr";
    .port_info 11 /OUTPUT 1 "Zero";
    .port_info 12 /OUTPUT 1 "Overflow";
    .port_info 13 /OUTPUT 1 "Carry";
    .port_info 14 /OUTPUT 1 "Negative";
    .port_info 15 /OUTPUT 32 "PC";
    .port_info 16 /OUTPUT 32 "WD";
    .port_info 17 /OUTPUT 32 "ALUResult";
    .port_info 18 /OUTPUT 32 "display_data";
L_00000280ce01bd40 .functor BUFZ 32, L_00000280ce1dfb00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000280ce173560_0 .net "ALUControl", 3 0, v00000280ce16bac0_0;  alias, 1 drivers
v00000280ce174c80_0 .net "ALUResult", 31 0, v00000280ce16e250_0;  alias, 1 drivers
v00000280ce173b00_0 .net "ALUSrc", 0 0, v00000280ce16bf20_0;  alias, 1 drivers
v00000280ce174140_0 .net "B", 31 0, v00000280ce16df30_0;  1 drivers
v00000280ce174960_0 .net "Carry", 0 0, v00000280ce16e570_0;  alias, 1 drivers
v00000280ce174820_0 .net "ImmExt", 31 0, v00000280ce1737e0_0;  1 drivers
v00000280ce175040_0 .net "ImmSrc", 1 0, v00000280ce16ba20_0;  alias, 1 drivers
v00000280ce174d20_0 .net "Instr", 31 0, L_00000280ce01bbf0;  alias, 1 drivers
v00000280ce174320_0 .net "Negative", 0 0, v00000280ce16e9d0_0;  alias, 1 drivers
v00000280ce174dc0_0 .net "Overflow", 0 0, v00000280ce16e4d0_0;  alias, 1 drivers
v00000280ce1743c0_0 .net "PC", 31 0, v00000280ce16db70_0;  alias, 1 drivers
v00000280ce174640_0 .net "PCPlus4", 31 0, L_00000280ce183a40;  1 drivers
v00000280ce175180_0 .net "PCSrc", 0 0, L_00000280ce01c050;  alias, 1 drivers
v00000280ce173880_0 .net "PCTarget", 31 0, L_00000280ce183ae0;  1 drivers
v00000280ce174e60_0 .net "PC_Next", 31 0, v00000280ce16de90_0;  1 drivers
v00000280ce1746e0_0 .net "RD", 31 0, L_00000280ce01b800;  alias, 1 drivers
v00000280ce173ba0_0 .net "RD1", 31 0, L_00000280ce184080;  1 drivers
v00000280ce1745a0_0 .net "RD2", 31 0, L_00000280ce1dfb00;  1 drivers
v00000280ce174a00_0 .net "RegSrc", 0 0, o00000280ce11ace8;  alias, 0 drivers
v00000280ce1739c0_0 .net "RegWrite", 0 0, v00000280ce16cb00_0;  alias, 1 drivers
v00000280ce173920_0 .net "Result", 31 0, v00000280ce174280_0;  1 drivers
v00000280ce174f00_0 .net "ResultSrc", 1 0, v00000280ce16c380_0;  alias, 1 drivers
v00000280ce174fa0_0 .net "WD", 31 0, L_00000280ce01bd40;  alias, 1 drivers
v00000280ce1750e0_0 .net "Zero", 0 0, v00000280ce16e930_0;  alias, 1 drivers
v00000280ce173ce0_0 .net "clk", 0 0, v00000280ce182320_0;  alias, 1 drivers
v00000280ce173c40_0 .net "display_data", 31 0, L_00000280ce01b6b0;  alias, 1 drivers
v00000280ce1732e0_0 .net "reset", 0 0, v00000280ce182640_0;  alias, 1 drivers
L_00000280ce1df9c0 .part L_00000280ce01bbf0, 15, 5;
L_00000280ce1e0000 .part L_00000280ce01bbf0, 20, 5;
L_00000280ce1df6a0 .part L_00000280ce01bbf0, 7, 5;
S_00000280ce16b0a0 .scope module, "ALM" "ALU_Mux" 8 48, 9 1 0, S_00000280ce16a8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "WD";
    .port_info 1 /INPUT 32 "ImmExt";
    .port_info 2 /INPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 32 "B";
v00000280ce16e390_0 .net "ALUSrc", 0 0, v00000280ce16bf20_0;  alias, 1 drivers
v00000280ce16df30_0 .var "B", 31 0;
v00000280ce16e890_0 .net "ImmExt", 31 0, v00000280ce1737e0_0;  alias, 1 drivers
v00000280ce16e110_0 .net "WD", 31 0, L_00000280ce1dfb00;  alias, 1 drivers
E_00000280ce10d670 .event anyedge, v00000280ce16bf20_0, v00000280ce16e110_0, v00000280ce16e890_0;
S_00000280ce16a290 .scope module, "AR" "ALU" 8 51, 10 1 0, S_00000280ce16a8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "Zero";
    .port_info 5 /OUTPUT 1 "Overflow";
    .port_info 6 /OUTPUT 1 "Carry";
    .port_info 7 /OUTPUT 1 "Negative";
v00000280ce16ea70_0 .net "A", 31 0, L_00000280ce184080;  alias, 1 drivers
v00000280ce16e750_0 .net "B", 31 0, v00000280ce16df30_0;  alias, 1 drivers
v00000280ce16e570_0 .var "Carry", 0 0;
v00000280ce16e9d0_0 .var "Negative", 0 0;
v00000280ce16e4d0_0 .var "Overflow", 0 0;
v00000280ce16e930_0 .var "Zero", 0 0;
v00000280ce16e1b0_0 .net "control", 3 0, v00000280ce16bac0_0;  alias, 1 drivers
v00000280ce16e250_0 .var "result", 31 0;
v00000280ce16eb10_0 .var "temp", 32 0;
E_00000280ce10d6f0/0 .event anyedge, v00000280ce16bac0_0, v00000280ce16ea70_0, v00000280ce16df30_0, v00000280ce16eb10_0;
E_00000280ce10d6f0/1 .event anyedge, v00000280ce16cba0_0;
E_00000280ce10d6f0 .event/or E_00000280ce10d6f0/0, E_00000280ce10d6f0/1;
S_00000280ce16a5b0 .scope module, "P1" "PC_Plus_4" 8 30, 11 1 0, S_00000280ce16a8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "PCPlus4";
v00000280ce16d850_0 .net "PC", 31 0, v00000280ce16db70_0;  alias, 1 drivers
v00000280ce16f010_0 .net "PCPlus4", 31 0, L_00000280ce183a40;  alias, 1 drivers
v00000280ce16e7f0_0 .var/i "p4", 31 0;
L_00000280ce183a40 .arith/sum 32, v00000280ce16db70_0, v00000280ce16e7f0_0;
S_00000280ce16f5e0 .scope module, "P2" "PC_Target" 8 31, 12 1 0, S_00000280ce16a8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "ImmExt";
    .port_info 2 /OUTPUT 32 "PCTarget";
v00000280ce16ef70_0 .net "ImmExt", 31 0, v00000280ce1737e0_0;  alias, 1 drivers
v00000280ce16ebb0_0 .net "PC", 31 0, v00000280ce16db70_0;  alias, 1 drivers
v00000280ce16ec50_0 .net "PCTarget", 31 0, L_00000280ce183ae0;  alias, 1 drivers
L_00000280ce183ae0 .arith/sum 32, v00000280ce16db70_0, v00000280ce1737e0_0;
S_00000280ce16f770 .scope module, "P3" "PC_Mux" 8 32, 13 1 0, S_00000280ce16a8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PCSrc";
    .port_info 1 /INPUT 32 "PC_Target";
    .port_info 2 /INPUT 32 "PC_Plus_4";
    .port_info 3 /OUTPUT 32 "PC_Next";
v00000280ce16e430_0 .net "PCSrc", 0 0, L_00000280ce01c050;  alias, 1 drivers
v00000280ce16de90_0 .var "PC_Next", 31 0;
v00000280ce16ecf0_0 .net "PC_Plus_4", 31 0, L_00000280ce183a40;  alias, 1 drivers
v00000280ce16dad0_0 .net "PC_Target", 31 0, L_00000280ce183ae0;  alias, 1 drivers
E_00000280ce10d9b0 .event anyedge, v00000280ce16cf60_0, v00000280ce16ec50_0, v00000280ce16f010_0;
S_00000280ce16f450 .scope module, "PC1" "PC_Reg" 8 35, 14 1 0, S_00000280ce16a8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "PC";
v00000280ce16db70_0 .var "PC", 31 0;
v00000280ce16d3f0_0 .net "PCNext", 31 0, v00000280ce16de90_0;  alias, 1 drivers
v00000280ce16f0b0_0 .net "clk", 0 0, v00000280ce182320_0;  alias, 1 drivers
v00000280ce16f150_0 .net "reset", 0 0, v00000280ce182640_0;  alias, 1 drivers
E_00000280ce10d230 .event posedge, v00000280ce16f150_0, v00000280ce16cce0_0;
S_00000280ce170bc0 .scope module, "RF" "Register_File" 8 44, 15 1 0, S_00000280ce16a8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RA1";
    .port_info 1 /INPUT 5 "RA2";
    .port_info 2 /INPUT 5 "WA3";
    .port_info 3 /INPUT 32 "WD3";
    .port_info 4 /INPUT 1 "WE3";
    .port_info 5 /INPUT 1 "CLK";
    .port_info 6 /OUTPUT 32 "RD1";
    .port_info 7 /OUTPUT 32 "RD2";
    .port_info 8 /OUTPUT 32 "display_data";
v00000280ce173420_4 .array/port v00000280ce173420, 4;
L_00000280ce01b6b0 .functor BUFZ 32, v00000280ce173420_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000280ce16d8f0_0 .net "CLK", 0 0, v00000280ce182320_0;  alias, 1 drivers
v00000280ce16ee30_0 .net "RA1", 4 0, L_00000280ce1df9c0;  1 drivers
v00000280ce16da30_0 .net "RA2", 4 0, L_00000280ce1e0000;  1 drivers
v00000280ce16eed0_0 .net "RD1", 31 0, L_00000280ce184080;  alias, 1 drivers
v00000280ce16e6b0_0 .net "RD2", 31 0, L_00000280ce1dfb00;  alias, 1 drivers
v00000280ce16dfd0_0 .net "WA3", 4 0, L_00000280ce1df6a0;  1 drivers
v00000280ce16e070_0 .net "WD3", 31 0, v00000280ce174280_0;  alias, 1 drivers
v00000280ce16e610_0 .net "WE3", 0 0, v00000280ce16cb00_0;  alias, 1 drivers
v00000280ce16e2f0_0 .net *"_ivl_0", 31 0, L_00000280ce183b80;  1 drivers
v00000280ce16d2b0_0 .net *"_ivl_10", 31 0, L_00000280ce183c20;  1 drivers
v00000280ce16d710_0 .net *"_ivl_12", 6 0, L_00000280ce183d60;  1 drivers
L_00000280ce184600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000280ce16d990_0 .net *"_ivl_15", 1 0, L_00000280ce184600;  1 drivers
v00000280ce16d350_0 .net *"_ivl_18", 31 0, L_00000280ce1dfba0;  1 drivers
L_00000280ce184648 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000280ce16d490_0 .net *"_ivl_21", 26 0, L_00000280ce184648;  1 drivers
L_00000280ce184690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000280ce16d530_0 .net/2u *"_ivl_22", 31 0, L_00000280ce184690;  1 drivers
v00000280ce16d5d0_0 .net *"_ivl_24", 0 0, L_00000280ce1df1a0;  1 drivers
L_00000280ce1846d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000280ce16d670_0 .net/2u *"_ivl_26", 31 0, L_00000280ce1846d8;  1 drivers
v00000280ce16dc10_0 .net *"_ivl_28", 31 0, L_00000280ce1df420;  1 drivers
L_00000280ce184528 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000280ce16dcb0_0 .net *"_ivl_3", 26 0, L_00000280ce184528;  1 drivers
v00000280ce16dd50_0 .net *"_ivl_30", 6 0, L_00000280ce1dfec0;  1 drivers
L_00000280ce184720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000280ce16ddf0_0 .net *"_ivl_33", 1 0, L_00000280ce184720;  1 drivers
L_00000280ce184570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000280ce174b40_0 .net/2u *"_ivl_4", 31 0, L_00000280ce184570;  1 drivers
v00000280ce173a60_0 .net *"_ivl_6", 0 0, L_00000280ce183fe0;  1 drivers
L_00000280ce1845b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000280ce1740a0_0 .net/2u *"_ivl_8", 31 0, L_00000280ce1845b8;  1 drivers
v00000280ce1748c0_0 .net "display_data", 31 0, L_00000280ce01b6b0;  alias, 1 drivers
v00000280ce174780_0 .var/i "i", 31 0;
v00000280ce173420 .array "regfile", 31 0, 31 0;
L_00000280ce183b80 .concat [ 5 27 0 0], L_00000280ce1df9c0, L_00000280ce184528;
L_00000280ce183fe0 .cmp/eq 32, L_00000280ce183b80, L_00000280ce184570;
L_00000280ce183c20 .array/port v00000280ce173420, L_00000280ce183d60;
L_00000280ce183d60 .concat [ 5 2 0 0], L_00000280ce1df9c0, L_00000280ce184600;
L_00000280ce184080 .functor MUXZ 32, L_00000280ce183c20, L_00000280ce1845b8, L_00000280ce183fe0, C4<>;
L_00000280ce1dfba0 .concat [ 5 27 0 0], L_00000280ce1e0000, L_00000280ce184648;
L_00000280ce1df1a0 .cmp/eq 32, L_00000280ce1dfba0, L_00000280ce184690;
L_00000280ce1df420 .array/port v00000280ce173420, L_00000280ce1dfec0;
L_00000280ce1dfec0 .concat [ 5 2 0 0], L_00000280ce1e0000, L_00000280ce184720;
L_00000280ce1dfb00 .functor MUXZ 32, L_00000280ce1df420, L_00000280ce1846d8, L_00000280ce1df1a0, C4<>;
S_00000280ce170d50 .scope module, "RM" "Result_Mux" 8 54, 16 1 0, S_00000280ce16a8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALUResult";
    .port_info 1 /INPUT 32 "ReadData";
    .port_info 2 /INPUT 32 "PC_Plus_4";
    .port_info 3 /INPUT 2 "ResultSrc";
    .port_info 4 /OUTPUT 32 "Result";
v00000280ce173740_0 .net "ALUResult", 31 0, v00000280ce16e250_0;  alias, 1 drivers
v00000280ce174aa0_0 .net "PC_Plus_4", 31 0, L_00000280ce183a40;  alias, 1 drivers
v00000280ce174460_0 .net "ReadData", 31 0, L_00000280ce01b800;  alias, 1 drivers
v00000280ce174280_0 .var "Result", 31 0;
v00000280ce1734c0_0 .net "ResultSrc", 1 0, v00000280ce16c380_0;  alias, 1 drivers
E_00000280ce10de30 .event anyedge, v00000280ce16c380_0, v00000280ce16cba0_0, v00000280ce16cd80_0, v00000280ce16f010_0;
S_00000280ce1703f0 .scope module, "SE" "Sign_Extender" 8 33, 17 1 0, S_00000280ce16a8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmExt";
v00000280ce1737e0_0 .var "ImmExt", 31 0;
v00000280ce174500_0 .net "ImmSrc", 1 0, v00000280ce16ba20_0;  alias, 1 drivers
v00000280ce174be0_0 .net "Instr", 31 0, L_00000280ce01bbf0;  alias, 1 drivers
E_00000280ce10d1f0 .event anyedge, v00000280ce16ba20_0, v00000280ce16c4c0_0;
S_00000280ce170580 .scope module, "IM1" "Instruction_Memory" 3 22, 18 1 0, S_00000280ce16aa60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "RD";
L_00000280ce01bbf0 .functor BUFZ 32, L_00000280ce1deca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000280ce1741e0_0 .net "A", 31 0, v00000280ce16db70_0;  alias, 1 drivers
v00000280ce173600_0 .net "RD", 31 0, L_00000280ce01bbf0;  alias, 1 drivers
v00000280ce173d80_0 .net *"_ivl_0", 31 0, L_00000280ce1deca0;  1 drivers
v00000280ce1736a0_0 .net *"_ivl_3", 29 0, L_00000280ce1e0140;  1 drivers
v00000280ce173e20 .array "mem", 10 0, 31 0;
L_00000280ce1deca0 .array/port v00000280ce173e20, L_00000280ce1e0140;
L_00000280ce1e0140 .part v00000280ce16db70_0, 2, 30;
    .scope S_00000280cdfbcdc0;
T_0 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000280ce166270_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_00000280cdfaeb00;
T_1 ;
    %wait E_00000280ce10d870;
    %load/vec4 v00000280ce166310_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v00000280ce1669f0_0;
    %store/vec4 v00000280ce166a90_0, 0, 32;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v00000280ce1664f0_0;
    %store/vec4 v00000280ce166a90_0, 0, 32;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000280cdfa6e00;
T_2 ;
    %wait E_00000280ce10e070;
    %load/vec4 v00000280ce1666d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000280ce166f90_0, 0, 32;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v00000280ce167df0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000280ce167df0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000280ce166f90_0, 0, 32;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v00000280ce167df0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000280ce167df0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000280ce167df0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000280ce166f90_0, 0, 32;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v00000280ce167df0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000280ce167df0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000280ce167df0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000280ce167df0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000280ce166f90_0, 0, 32;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v00000280ce167df0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v00000280ce167df0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000280ce167df0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000280ce167df0_0;
    %parti/s 19, 12, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v00000280ce166f90_0, 0, 32;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000280cdfa81b0;
T_3 ;
    %wait E_00000280ce10dcf0;
    %load/vec4 v00000280ce167350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000280ce166b30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000280ce167d50_0;
    %assign/vec4 v00000280ce166b30_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000280cdfa8340;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000280ce166630_0, 0, 32;
T_4.0 ;
    %load/vec4 v00000280ce166630_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000280ce166630_0;
    %store/vec4a v00000280ce167c10, 4, 0;
    %load/vec4 v00000280ce166630_0;
    %addi 1, 0, 32;
    %store/vec4 v00000280ce166630_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_00000280cdfa8340;
T_5 ;
    %wait E_00000280ce10c570;
    %load/vec4 v00000280ce1677b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000280ce166810_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000280ce167fd0_0;
    %load/vec4 v00000280ce166810_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000280ce167c10, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000280cdf783f0;
T_6 ;
    %wait E_00000280ce10c9b0;
    %load/vec4 v00000280ce1150c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v00000280ce114300_0;
    %store/vec4 v00000280ce115de0_0, 0, 32;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v00000280ce115e80_0;
    %store/vec4 v00000280ce115de0_0, 0, 32;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000280cdfbcc30;
T_7 ;
    %wait E_00000280ce10ccb0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000280ce00b050_0, 0, 32;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v00000280ce00bff0_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce00b910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce00b550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce114580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce114620_0, 0, 1;
    %load/vec4 v00000280ce00cb30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000280ce00b050_0, 0, 32;
    %jmp T_7.14;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000280ce115fc0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000280ce1143a0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v00000280ce00bff0_0, 0, 33;
    %load/vec4 v00000280ce00bff0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000280ce00b050_0, 0, 32;
    %load/vec4 v00000280ce00bff0_0;
    %parti/s 1, 32, 7;
    %store/vec4 v00000280ce114580_0, 0, 1;
    %load/vec4 v00000280ce115fc0_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v00000280ce1143a0_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v00000280ce00b050_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v00000280ce115fc0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000280ce1143a0_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v00000280ce00b050_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %or;
    %store/vec4 v00000280ce00b550_0, 0, 1;
    %jmp T_7.14;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000280ce115fc0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000280ce1143a0_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %add;
    %addi 1, 0, 33;
    %store/vec4 v00000280ce00bff0_0, 0, 33;
    %load/vec4 v00000280ce00bff0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000280ce00b050_0, 0, 32;
    %load/vec4 v00000280ce00bff0_0;
    %parti/s 1, 32, 7;
    %store/vec4 v00000280ce114580_0, 0, 1;
    %load/vec4 v00000280ce115fc0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000280ce1143a0_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v00000280ce00b050_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v00000280ce115fc0_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v00000280ce1143a0_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v00000280ce00b050_0;
    %parti/s 1, 31, 6;
    %and;
    %or;
    %store/vec4 v00000280ce00b550_0, 0, 1;
    %jmp T_7.14;
T_7.2 ;
    %load/vec4 v00000280ce115fc0_0;
    %load/vec4 v00000280ce1143a0_0;
    %and;
    %store/vec4 v00000280ce00b050_0, 0, 32;
    %jmp T_7.14;
T_7.3 ;
    %load/vec4 v00000280ce115fc0_0;
    %load/vec4 v00000280ce1143a0_0;
    %or;
    %store/vec4 v00000280ce00b050_0, 0, 32;
    %jmp T_7.14;
T_7.4 ;
    %load/vec4 v00000280ce115fc0_0;
    %load/vec4 v00000280ce1143a0_0;
    %xor;
    %store/vec4 v00000280ce00b050_0, 0, 32;
    %jmp T_7.14;
T_7.5 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v00000280ce115fc0_0;
    %load/vec4 v00000280ce1143a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000280ce00b050_0, 0, 32;
    %jmp T_7.14;
T_7.6 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v00000280ce115fc0_0;
    %load/vec4 v00000280ce1143a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000280ce00b050_0, 0, 32;
    %jmp T_7.14;
T_7.7 ;
    %load/vec4 v00000280ce115fc0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v00000280ce00b050_0, 0, 32;
    %jmp T_7.14;
T_7.8 ;
    %load/vec4 v00000280ce115fc0_0;
    %load/vec4 v00000280ce1143a0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %add;
    %store/vec4 v00000280ce00b050_0, 0, 32;
    %jmp T_7.14;
T_7.9 ;
    %load/vec4 v00000280ce1143a0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v00000280ce00b050_0, 0, 32;
    %jmp T_7.14;
T_7.10 ;
    %load/vec4 v00000280ce115fc0_0;
    %load/vec4 v00000280ce1143a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000280ce00b050_0, 0, 32;
    %jmp T_7.14;
T_7.11 ;
    %load/vec4 v00000280ce115fc0_0;
    %load/vec4 v00000280ce1143a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000280ce00b050_0, 0, 32;
    %jmp T_7.14;
T_7.12 ;
    %load/vec4 v00000280ce115fc0_0;
    %load/vec4 v00000280ce1143a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v00000280ce00b050_0, 0, 32;
    %jmp T_7.14;
T_7.14 ;
    %pop/vec4 1;
    %load/vec4 v00000280ce00b050_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000280ce00b910_0, 0, 1;
    %load/vec4 v00000280ce00b050_0;
    %parti/s 1, 31, 6;
    %store/vec4 v00000280ce114620_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000280cdfa6c70;
T_8 ;
    %wait E_00000280ce10ddf0;
    %load/vec4 v00000280ce166ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v00000280ce1673f0_0;
    %store/vec4 v00000280ce167cb0_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v00000280ce167a30_0;
    %store/vec4 v00000280ce167cb0_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v00000280ce1678f0_0;
    %store/vec4 v00000280ce167cb0_0, 0, 32;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v00000280ce1678f0_0;
    %store/vec4 v00000280ce167cb0_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000280cdf81760;
T_9 ;
    %wait E_00000280ce10c270;
    %load/vec4 v00000280ce114bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce115ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce115480_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce114e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce114b20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce114440_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce115020_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce1155c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce114800_0, 0, 1;
    %jmp T_9.11;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce115ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce115480_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce114e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce114b20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce114440_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce115020_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce1155c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce114800_0, 0, 1;
    %jmp T_9.11;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce115ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce115480_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce114e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce114b20_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000280ce114440_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce115020_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce1155c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce114800_0, 0, 1;
    %jmp T_9.11;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce115ac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000280ce115480_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce114e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce114b20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce114440_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce115020_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce1155c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce114800_0, 0, 1;
    %jmp T_9.11;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce115ac0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000280ce115480_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce114e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce114b20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce114440_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce115020_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000280ce1155c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce114800_0, 0, 1;
    %jmp T_9.11;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce115ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce115480_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce114e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce114b20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce114440_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce115020_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000280ce1155c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce114800_0, 0, 1;
    %jmp T_9.11;
T_9.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce115ac0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000280ce115480_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce114e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce114b20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce114440_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce115020_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000280ce1155c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce114800_0, 0, 1;
    %jmp T_9.11;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce115ac0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000280ce115480_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce114e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce114b20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000280ce114440_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce115020_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce1155c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce114800_0, 0, 1;
    %jmp T_9.11;
T_9.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce115ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce115480_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce114e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce114b20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000280ce114440_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce115020_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce1155c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce114800_0, 0, 1;
    %jmp T_9.11;
T_9.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce115ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce115480_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce114e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce114b20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce114440_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce115020_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000280ce1155c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce114800_0, 0, 1;
    %jmp T_9.11;
T_9.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce115ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce115480_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce114e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce114b20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce114440_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce115020_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000280ce1155c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce114800_0, 0, 1;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000280cdfb1420;
T_10 ;
    %wait E_00000280ce10c8f0;
    %load/vec4 v00000280ce115b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000280ce114760_0, 0, 4;
    %jmp T_10.5;
T_10.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000280ce114760_0, 0, 4;
    %jmp T_10.5;
T_10.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000280ce114760_0, 0, 4;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v00000280ce114a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000280ce114760_0, 0, 4;
    %jmp T_10.15;
T_10.6 ;
    %load/vec4 v00000280ce115c00_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_10.18, 4;
    %load/vec4 v00000280ce1152a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000280ce114760_0, 0, 4;
    %jmp T_10.17;
T_10.16 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000280ce114760_0, 0, 4;
T_10.17 ;
    %jmp T_10.15;
T_10.7 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000280ce114760_0, 0, 4;
    %jmp T_10.15;
T_10.8 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000280ce114760_0, 0, 4;
    %jmp T_10.15;
T_10.9 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000280ce114760_0, 0, 4;
    %jmp T_10.15;
T_10.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000280ce114760_0, 0, 4;
    %jmp T_10.15;
T_10.11 ;
    %load/vec4 v00000280ce115c00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.19, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v00000280ce114760_0, 0, 4;
    %jmp T_10.20;
T_10.19 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000280ce114760_0, 0, 4;
T_10.20 ;
    %jmp T_10.15;
T_10.12 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000280ce114760_0, 0, 4;
    %jmp T_10.15;
T_10.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000280ce114760_0, 0, 4;
    %jmp T_10.15;
T_10.15 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v00000280ce114a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000280ce114760_0, 0, 4;
    %jmp T_10.24;
T_10.21 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000280ce114760_0, 0, 4;
    %jmp T_10.24;
T_10.22 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000280ce114760_0, 0, 4;
    %jmp T_10.24;
T_10.24 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000280ce16ad80;
T_11 ;
    %pushi/vec4 179, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000280ce169f40, 4, 0;
    %pushi/vec4 563, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000280ce169f40, 4, 0;
    %pushi/vec4 10518803, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000280ce169f40, 4, 0;
    %pushi/vec4 33203, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000280ce169f40, 4, 0;
    %pushi/vec4 2197603, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000280ce169f40, 4, 0;
    %pushi/vec4 4293171, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000280ce169f40, 4, 0;
    %pushi/vec4 1147283, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000280ce169f40, 4, 0;
    %pushi/vec4 4261415651, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000280ce169f40, 4, 0;
    %pushi/vec4 131251, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000280ce169f40, 4, 0;
    %pushi/vec4 10526755, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000280ce169f40, 4, 0;
    %pushi/vec4 41091, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000280ce169f40, 4, 0;
    %end;
    .thread T_11;
    .scope S_00000280cdf818f0;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000280ce115980_0, 0, 32;
T_12.0 ;
    %load/vec4 v00000280ce115980_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000280ce115980_0;
    %store/vec4a v00000280ce115a20, 4, 0;
    %load/vec4 v00000280ce115980_0;
    %addi 1, 0, 32;
    %store/vec4 v00000280ce115980_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_00000280cdf818f0;
T_13 ;
    %wait E_00000280ce10c570;
    %load/vec4 v00000280ce114d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000280ce1158e0_0;
    %load/vec4 v00000280ce115660_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000280ce115a20, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000280cdf5b600;
T_14 ;
    %wait E_00000280ce10c430;
    %load/vec4 v00000280ce16c740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000280ce16c420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000280ce16b980_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000280ce16b980_0;
    %cmpi/e 49999999, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v00000280ce16c420_0;
    %inv;
    %assign/vec4 v00000280ce16c420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000280ce16b980_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v00000280ce16b980_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000280ce16b980_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000280cdf5b600;
T_15 ;
    %wait E_00000280ce10c430;
    %load/vec4 v00000280ce16c740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000280ce16bca0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000280ce16bd40_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v00000280ce16bca0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000280cdf5b600;
T_16 ;
    %wait E_00000280ce10c430;
    %load/vec4 v00000280ce16c740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v00000280ce16ca60_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000280ce16ca60_0;
    %addi 1, 0, 20;
    %assign/vec4 v00000280ce16ca60_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000280cdf5b600;
T_17 ;
    %wait E_00000280ce10d070;
    %load/vec4 v00000280ce16c060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000280ce16c7e0_0, 0, 4;
    %load/vec4 v00000280ce16bca0_0;
    %pad/u 32;
    %pushi/vec4 1000, 0, 32;
    %div;
    %pad/u 4;
    %store/vec4 v00000280ce16bfc0_0, 0, 4;
    %jmp T_17.4;
T_17.1 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v00000280ce16c7e0_0, 0, 4;
    %load/vec4 v00000280ce16bca0_0;
    %pad/u 32;
    %pushi/vec4 1000, 0, 32;
    %mod;
    %pushi/vec4 100, 0, 32;
    %div;
    %pad/u 4;
    %store/vec4 v00000280ce16bfc0_0, 0, 4;
    %jmp T_17.4;
T_17.2 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v00000280ce16c7e0_0, 0, 4;
    %load/vec4 v00000280ce16bca0_0;
    %pad/u 32;
    %pushi/vec4 1000, 0, 32;
    %mod;
    %pushi/vec4 100, 0, 32;
    %mod;
    %pushi/vec4 10, 0, 32;
    %div;
    %pad/u 4;
    %store/vec4 v00000280ce16bfc0_0, 0, 4;
    %jmp T_17.4;
T_17.3 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v00000280ce16c7e0_0, 0, 4;
    %load/vec4 v00000280ce16bca0_0;
    %pad/u 32;
    %pushi/vec4 1000, 0, 32;
    %mod;
    %pushi/vec4 100, 0, 32;
    %mod;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v00000280ce16bfc0_0, 0, 4;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000280cdf5b600;
T_18 ;
    %wait E_00000280ce10c9f0;
    %load/vec4 v00000280ce16bfc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v00000280ce16cc40_0, 0, 7;
    %jmp T_18.11;
T_18.0 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v00000280ce16cc40_0, 0, 7;
    %jmp T_18.11;
T_18.1 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v00000280ce16cc40_0, 0, 7;
    %jmp T_18.11;
T_18.2 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v00000280ce16cc40_0, 0, 7;
    %jmp T_18.11;
T_18.3 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v00000280ce16cc40_0, 0, 7;
    %jmp T_18.11;
T_18.4 ;
    %pushi/vec4 76, 0, 7;
    %store/vec4 v00000280ce16cc40_0, 0, 7;
    %jmp T_18.11;
T_18.5 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v00000280ce16cc40_0, 0, 7;
    %jmp T_18.11;
T_18.6 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v00000280ce16cc40_0, 0, 7;
    %jmp T_18.11;
T_18.7 ;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v00000280ce16cc40_0, 0, 7;
    %jmp T_18.11;
T_18.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000280ce16cc40_0, 0, 7;
    %jmp T_18.11;
T_18.9 ;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v00000280ce16cc40_0, 0, 7;
    %jmp T_18.11;
T_18.11 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000280ce16a5b0;
T_19 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000280ce16e7f0_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_00000280ce16f770;
T_20 ;
    %wait E_00000280ce10d9b0;
    %load/vec4 v00000280ce16e430_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %jmp T_20.2;
T_20.0 ;
    %load/vec4 v00000280ce16dad0_0;
    %store/vec4 v00000280ce16de90_0, 0, 32;
    %jmp T_20.2;
T_20.1 ;
    %load/vec4 v00000280ce16ecf0_0;
    %store/vec4 v00000280ce16de90_0, 0, 32;
    %jmp T_20.2;
T_20.2 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_00000280ce1703f0;
T_21 ;
    %wait E_00000280ce10d1f0;
    %load/vec4 v00000280ce174500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000280ce1737e0_0, 0, 32;
    %jmp T_21.5;
T_21.0 ;
    %load/vec4 v00000280ce174be0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000280ce174be0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000280ce1737e0_0, 0, 32;
    %jmp T_21.5;
T_21.1 ;
    %load/vec4 v00000280ce174be0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000280ce174be0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000280ce174be0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000280ce1737e0_0, 0, 32;
    %jmp T_21.5;
T_21.2 ;
    %load/vec4 v00000280ce174be0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000280ce174be0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000280ce174be0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000280ce174be0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000280ce1737e0_0, 0, 32;
    %jmp T_21.5;
T_21.3 ;
    %load/vec4 v00000280ce174be0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v00000280ce174be0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000280ce174be0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000280ce174be0_0;
    %parti/s 19, 12, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v00000280ce1737e0_0, 0, 32;
    %jmp T_21.5;
T_21.5 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000280ce16f450;
T_22 ;
    %wait E_00000280ce10d230;
    %load/vec4 v00000280ce16f150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000280ce16db70_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v00000280ce16d3f0_0;
    %assign/vec4 v00000280ce16db70_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_00000280ce170bc0;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000280ce174780_0, 0, 32;
T_23.0 ;
    %load/vec4 v00000280ce174780_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_23.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000280ce174780_0;
    %store/vec4a v00000280ce173420, 4, 0;
    %load/vec4 v00000280ce174780_0;
    %addi 1, 0, 32;
    %store/vec4 v00000280ce174780_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %end;
    .thread T_23;
    .scope S_00000280ce170bc0;
T_24 ;
    %wait E_00000280ce10d8f0;
    %load/vec4 v00000280ce16e610_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.2, 9;
    %load/vec4 v00000280ce16dfd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v00000280ce16e070_0;
    %load/vec4 v00000280ce16dfd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000280ce173420, 0, 4;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_00000280ce16b0a0;
T_25 ;
    %wait E_00000280ce10d670;
    %load/vec4 v00000280ce16e390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %jmp T_25.2;
T_25.0 ;
    %load/vec4 v00000280ce16e110_0;
    %store/vec4 v00000280ce16df30_0, 0, 32;
    %jmp T_25.2;
T_25.1 ;
    %load/vec4 v00000280ce16e890_0;
    %store/vec4 v00000280ce16df30_0, 0, 32;
    %jmp T_25.2;
T_25.2 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_00000280ce16a290;
T_26 ;
    %wait E_00000280ce10d6f0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000280ce16e250_0, 0, 32;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v00000280ce16eb10_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16e930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16e4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16e570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16e9d0_0, 0, 1;
    %load/vec4 v00000280ce16e1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_26.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_26.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_26.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_26.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_26.12, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000280ce16e250_0, 0, 32;
    %jmp T_26.14;
T_26.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000280ce16ea70_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000280ce16e750_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v00000280ce16eb10_0, 0, 33;
    %load/vec4 v00000280ce16eb10_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000280ce16e250_0, 0, 32;
    %load/vec4 v00000280ce16eb10_0;
    %parti/s 1, 32, 7;
    %store/vec4 v00000280ce16e570_0, 0, 1;
    %load/vec4 v00000280ce16ea70_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v00000280ce16e750_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v00000280ce16e250_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v00000280ce16ea70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000280ce16e750_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v00000280ce16e250_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %or;
    %store/vec4 v00000280ce16e4d0_0, 0, 1;
    %jmp T_26.14;
T_26.1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000280ce16ea70_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000280ce16e750_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %add;
    %addi 1, 0, 33;
    %store/vec4 v00000280ce16eb10_0, 0, 33;
    %load/vec4 v00000280ce16eb10_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000280ce16e250_0, 0, 32;
    %load/vec4 v00000280ce16eb10_0;
    %parti/s 1, 32, 7;
    %store/vec4 v00000280ce16e570_0, 0, 1;
    %load/vec4 v00000280ce16ea70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000280ce16e750_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v00000280ce16e250_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v00000280ce16ea70_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v00000280ce16e750_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v00000280ce16e250_0;
    %parti/s 1, 31, 6;
    %and;
    %or;
    %store/vec4 v00000280ce16e4d0_0, 0, 1;
    %jmp T_26.14;
T_26.2 ;
    %load/vec4 v00000280ce16ea70_0;
    %load/vec4 v00000280ce16e750_0;
    %and;
    %store/vec4 v00000280ce16e250_0, 0, 32;
    %jmp T_26.14;
T_26.3 ;
    %load/vec4 v00000280ce16ea70_0;
    %load/vec4 v00000280ce16e750_0;
    %or;
    %store/vec4 v00000280ce16e250_0, 0, 32;
    %jmp T_26.14;
T_26.4 ;
    %load/vec4 v00000280ce16ea70_0;
    %load/vec4 v00000280ce16e750_0;
    %xor;
    %store/vec4 v00000280ce16e250_0, 0, 32;
    %jmp T_26.14;
T_26.5 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v00000280ce16ea70_0;
    %load/vec4 v00000280ce16e750_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000280ce16e250_0, 0, 32;
    %jmp T_26.14;
T_26.6 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v00000280ce16ea70_0;
    %load/vec4 v00000280ce16e750_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000280ce16e250_0, 0, 32;
    %jmp T_26.14;
T_26.7 ;
    %load/vec4 v00000280ce16ea70_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v00000280ce16e250_0, 0, 32;
    %jmp T_26.14;
T_26.8 ;
    %load/vec4 v00000280ce16ea70_0;
    %load/vec4 v00000280ce16e750_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %add;
    %store/vec4 v00000280ce16e250_0, 0, 32;
    %jmp T_26.14;
T_26.9 ;
    %load/vec4 v00000280ce16e750_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v00000280ce16e250_0, 0, 32;
    %jmp T_26.14;
T_26.10 ;
    %load/vec4 v00000280ce16ea70_0;
    %load/vec4 v00000280ce16e750_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000280ce16e250_0, 0, 32;
    %jmp T_26.14;
T_26.11 ;
    %load/vec4 v00000280ce16ea70_0;
    %load/vec4 v00000280ce16e750_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000280ce16e250_0, 0, 32;
    %jmp T_26.14;
T_26.12 ;
    %load/vec4 v00000280ce16ea70_0;
    %load/vec4 v00000280ce16e750_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v00000280ce16e250_0, 0, 32;
    %jmp T_26.14;
T_26.14 ;
    %pop/vec4 1;
    %load/vec4 v00000280ce16e250_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000280ce16e930_0, 0, 1;
    %load/vec4 v00000280ce16e250_0;
    %parti/s 1, 31, 6;
    %store/vec4 v00000280ce16e9d0_0, 0, 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_00000280ce170d50;
T_27 ;
    %wait E_00000280ce10de30;
    %load/vec4 v00000280ce1734c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %jmp T_27.4;
T_27.0 ;
    %load/vec4 v00000280ce173740_0;
    %store/vec4 v00000280ce174280_0, 0, 32;
    %jmp T_27.4;
T_27.1 ;
    %load/vec4 v00000280ce174460_0;
    %store/vec4 v00000280ce174280_0, 0, 32;
    %jmp T_27.4;
T_27.2 ;
    %load/vec4 v00000280ce174aa0_0;
    %store/vec4 v00000280ce174280_0, 0, 32;
    %jmp T_27.4;
T_27.3 ;
    %load/vec4 v00000280ce174aa0_0;
    %store/vec4 v00000280ce174280_0, 0, 32;
    %jmp T_27.4;
T_27.4 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_00000280ce16abf0;
T_28 ;
    %wait E_00000280ce10dbf0;
    %load/vec4 v00000280ce16c1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_28.8, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_28.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16cb00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce16ba20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16bf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16b3e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce16c380_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16b8e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce16bde0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16be80_0, 0, 1;
    %jmp T_28.11;
T_28.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16cb00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce16ba20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16bf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16b3e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce16c380_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16b8e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce16bde0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16be80_0, 0, 1;
    %jmp T_28.11;
T_28.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce16cb00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce16ba20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce16bf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16b3e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000280ce16c380_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16b8e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce16bde0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16be80_0, 0, 1;
    %jmp T_28.11;
T_28.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16cb00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000280ce16ba20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce16bf20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce16b3e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce16c380_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16b8e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce16bde0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16be80_0, 0, 1;
    %jmp T_28.11;
T_28.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce16cb00_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000280ce16ba20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16bf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16b3e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce16c380_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16b8e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000280ce16bde0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16be80_0, 0, 1;
    %jmp T_28.11;
T_28.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce16cb00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce16ba20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce16bf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16b3e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce16c380_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16b8e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000280ce16bde0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16be80_0, 0, 1;
    %jmp T_28.11;
T_28.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16cb00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000280ce16ba20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16bf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16b3e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce16c380_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce16b8e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000280ce16bde0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16be80_0, 0, 1;
    %jmp T_28.11;
T_28.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce16cb00_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000280ce16ba20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16bf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16b3e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000280ce16c380_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16b8e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce16bde0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce16be80_0, 0, 1;
    %jmp T_28.11;
T_28.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce16cb00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce16ba20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce16bf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16b3e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000280ce16c380_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16b8e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce16bde0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce16be80_0, 0, 1;
    %jmp T_28.11;
T_28.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce16cb00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce16ba20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce16bf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16b3e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce16c380_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16b8e0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000280ce16bde0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16be80_0, 0, 1;
    %jmp T_28.11;
T_28.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce16cb00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce16ba20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce16bf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16b3e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000280ce16c380_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16b8e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000280ce16bde0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce16be80_0, 0, 1;
    %jmp T_28.11;
T_28.11 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_00000280ce16a740;
T_29 ;
    %wait E_00000280ce10d8b0;
    %load/vec4 v00000280ce16bb60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000280ce16bac0_0, 0, 4;
    %jmp T_29.5;
T_29.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000280ce16bac0_0, 0, 4;
    %jmp T_29.5;
T_29.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000280ce16bac0_0, 0, 4;
    %jmp T_29.5;
T_29.2 ;
    %load/vec4 v00000280ce16ce20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.13, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000280ce16bac0_0, 0, 4;
    %jmp T_29.15;
T_29.6 ;
    %load/vec4 v00000280ce16b7a0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_29.18, 4;
    %load/vec4 v00000280ce16b2a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_29.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.16, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000280ce16bac0_0, 0, 4;
    %jmp T_29.17;
T_29.16 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000280ce16bac0_0, 0, 4;
T_29.17 ;
    %jmp T_29.15;
T_29.7 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000280ce16bac0_0, 0, 4;
    %jmp T_29.15;
T_29.8 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000280ce16bac0_0, 0, 4;
    %jmp T_29.15;
T_29.9 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000280ce16bac0_0, 0, 4;
    %jmp T_29.15;
T_29.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000280ce16bac0_0, 0, 4;
    %jmp T_29.15;
T_29.11 ;
    %load/vec4 v00000280ce16b7a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_29.19, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v00000280ce16bac0_0, 0, 4;
    %jmp T_29.20;
T_29.19 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000280ce16bac0_0, 0, 4;
T_29.20 ;
    %jmp T_29.15;
T_29.12 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000280ce16bac0_0, 0, 4;
    %jmp T_29.15;
T_29.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000280ce16bac0_0, 0, 4;
    %jmp T_29.15;
T_29.15 ;
    %pop/vec4 1;
    %jmp T_29.5;
T_29.3 ;
    %load/vec4 v00000280ce16ce20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.22, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000280ce16bac0_0, 0, 4;
    %jmp T_29.24;
T_29.21 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000280ce16bac0_0, 0, 4;
    %jmp T_29.24;
T_29.22 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000280ce16bac0_0, 0, 4;
    %jmp T_29.24;
T_29.24 ;
    %pop/vec4 1;
    %jmp T_29.5;
T_29.5 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_00000280ce170580;
T_30 ;
    %pushi/vec4 179, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000280ce173e20, 4, 0;
    %pushi/vec4 563, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000280ce173e20, 4, 0;
    %pushi/vec4 10518803, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000280ce173e20, 4, 0;
    %pushi/vec4 33203, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000280ce173e20, 4, 0;
    %pushi/vec4 2197603, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000280ce173e20, 4, 0;
    %pushi/vec4 4293171, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000280ce173e20, 4, 0;
    %pushi/vec4 1147283, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000280ce173e20, 4, 0;
    %pushi/vec4 4261415651, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000280ce173e20, 4, 0;
    %pushi/vec4 131251, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000280ce173e20, 4, 0;
    %pushi/vec4 10526755, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000280ce173e20, 4, 0;
    %pushi/vec4 41091, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000280ce173e20, 4, 0;
    %end;
    .thread T_30;
    .scope S_00000280ce16af10;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000280ce16b700_0, 0, 32;
T_31.0 ;
    %load/vec4 v00000280ce16b700_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_31.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000280ce16b700_0;
    %store/vec4a v00000280ce16b840, 4, 0;
    %load/vec4 v00000280ce16b700_0;
    %addi 1, 0, 32;
    %store/vec4 v00000280ce16b700_0, 0, 32;
    %jmp T_31.0;
T_31.1 ;
    %end;
    .thread T_31;
    .scope S_00000280ce16af10;
T_32 ;
    %wait E_00000280ce10d8f0;
    %load/vec4 v00000280ce16b5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v00000280ce16cec0_0;
    %load/vec4 v00000280ce16cba0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000280ce16b840, 0, 4;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_00000280cdfbf4d0;
T_33 ;
    %delay 5, 0;
    %load/vec4 v00000280ce182320_0;
    %inv;
    %store/vec4 v00000280ce182320_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_00000280cdfbf4d0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce182320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000280ce182640_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000280ce182640_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 19 18 "$finish" {0 0 0};
    %end;
    .thread T_34;
    .scope S_00000280cdfbf4d0;
T_35 ;
    %vpi_call 19 22 "$dumpfile", "execute.vcd" {0 0 0};
    %vpi_call 19 23 "$dumpvars" {0 0 0};
    %end;
    .thread T_35;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "seven_seg.v";
    "top_module.v";
    "controlpath.v";
    "ALU_Decoder.v";
    "Main_Decoder.v";
    "data_memory.v";
    "datapath.v";
    "ALU_Mux.v";
    "ALU.v";
    "PC_Plus_4.v";
    "PC_Target.v";
    "PC_Mux.v";
    "PC_Reg.v";
    "register_file.v";
    "Result_Mux.v";
    "Sign_Extender.v";
    "instruction_memory.v";
    "top_tb.v";
