0.7
2020.2
May 22 2024
19:03:11
//psf/Home/Documents/Projects/FPGA-BNN-Project/bnn_inference_on_fpga/bnn_inference_on_fpga.sim/sim_1/impl/timing/xsim/bnn_top_tb_time_impl.v,1748460228,verilog,,//psf/Home/Documents/Projects/FPGA-BNN-Project/bnn_inference_on_fpga/bnn_inference_on_fpga.srcs/sim_1/new/bnn_top_tb.v,,bnn_inference;bnn_top;dense_kernel_rom;glbl;seven_segment_decoder,,,,,,,,
//psf/Home/Documents/Projects/FPGA-BNN-Project/bnn_inference_on_fpga/bnn_inference_on_fpga.srcs/sim_1/new/bnn_top_tb.v,1748353208,verilog,,,,bnn_top_tb,,,,,,,,
