MODULE main
VAR
    s : {s0, s1, s2, s3, s4};
    a : boolean;
    b : boolean;
ASSIGN
    init(s) := {s0};
    next(s) := case
        s = s0 : s1;
        s = s1 : s2;
        s = s2 : s3;
        s = s3 : s4;
        s = s4 : s0;
    esac;
    a := case
        s = s0 : FALSE;
        TRUE : TRUE;
    esac;
    b := case
        s = s0 : TRUE;
        TRUE : FALSE;
    esac;
    CTLSPEC EG(AX a) & b
    CTLSPEC EBG 0..3 AX a
