{"top":"global.TestNestedClockTupleMain",
"namespaces":{
  "global":{
    "modules":{
      "DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse":{
        "type":["Record",[
          ["I","BitIn"],
          ["O","Bit"],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          }
        },
        "connections":[
          ["self.CLK","inst0.clk"],
          ["self.I","inst0.in.0"],
          ["self.O","inst0.out.0"]
        ]
      },
      "TestNestedClockTuple":{
        "type":["Record",[
          ["I",["Record",[["clk1",["Named","coreir.clkIn"]],["clk2",["Named","coreir.clkIn"]],["i","BitIn"]]]],
          ["O",["Array",2,"Bit"]]
        ]],
        "instances":{
          "inst0":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse"
          },
          "inst1":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse"
          }
        },
        "connections":[
          ["self.I.clk1","inst0.CLK"],
          ["self.I.i","inst0.I"],
          ["self.O.0","inst0.O"],
          ["self.I.clk2","inst1.CLK"],
          ["self.I.i","inst1.I"],
          ["self.O.1","inst1.O"]
        ]
      },
      "TestNestedClockTupleMain":{
        "type":["Record",[
          ["CLK",["Named","coreir.clkIn"]],
          ["I","BitIn"],
          ["O",["Array",2,"Bit"]]
        ]],
        "instances":{
          "inst0":{
            "modref":"global.TestNestedClockTuple"
          }
        },
        "connections":[
          ["self.O","inst0.O"]
        ]
      }
    }
  }
}
}