\hypertarget{control_unit_8h_source}{}\doxysection{control\+Unit.\+h}

\begin{DoxyCode}{0}
\DoxyCodeLine{1 \textcolor{preprocessor}{\#ifndef CONTROLUNIT\_H}}
\DoxyCodeLine{2 \textcolor{preprocessor}{\#define CONTROLUNIT\_H}}
\DoxyCodeLine{3 }
\DoxyCodeLine{4 \textcolor{preprocessor}{\#include "{}dataMemory.h"{}}}
\DoxyCodeLine{5 \textcolor{preprocessor}{\#include "{}instructionMemory.h"{}}}
\DoxyCodeLine{6 \textcolor{preprocessor}{\#include "{}register.h"{}}}
\DoxyCodeLine{7 \textcolor{preprocessor}{\#include "{}riscvInstruction.h"{}}}
\DoxyCodeLine{8 }
\DoxyCodeLine{9 \textcolor{keyword}{namespace }riscv\_emulator \{}
\DoxyCodeLine{10 }
\DoxyCodeLine{22 \textcolor{keyword}{class }\mbox{\hyperlink{classriscv__emulator_1_1_control_unit}{ControlUnit}} \{}
\DoxyCodeLine{23     \textcolor{keyword}{private}:}
\DoxyCodeLine{30         \textcolor{keywordtype}{int} get\_opcode\_extend(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{36         \textcolor{keywordtype}{int} get\_rd(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{42         \textcolor{keywordtype}{int} get\_rs1(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{48         \textcolor{keywordtype}{int} get\_rs2(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{53         \textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{int} get\_upper\_12\_immediate(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{63         \textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{int} get\_address\_b\_type(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr); }
\DoxyCodeLine{67         \textcolor{keywordtype}{void} sign\_extend\_12\_bit(\textcolor{keywordtype}{bool} bool\_with\_12\_bit\_val[32]);}
\DoxyCodeLine{68 }
\DoxyCodeLine{69         \textcolor{comment}{// Begin functions for overall instructions.}}
\DoxyCodeLine{75 \textcolor{comment}{}        \textcolor{keywordtype}{void} u\_lui(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{80         \textcolor{keywordtype}{void} i\_addi(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{84         \textcolor{keywordtype}{void} i\_andi(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{88         \textcolor{keywordtype}{void} i\_ori(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{92         \textcolor{keywordtype}{void} i\_xori(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{96         \textcolor{keywordtype}{void} i\_slti(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{100         \textcolor{keywordtype}{void} i\_sltiu(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{110         \textcolor{keywordtype}{void} b\_beq(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{115         \textcolor{keywordtype}{void} b\_bne(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{120         \textcolor{keywordtype}{void} b\_blt(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{125         \textcolor{keywordtype}{void} b\_bge(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{130         \textcolor{keywordtype}{void} b\_bltu(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{135         \textcolor{keywordtype}{void} b\_bgeu(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{140         \textcolor{keywordtype}{void} r\_sll(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{144         \textcolor{keywordtype}{void} r\_slt(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{148         \textcolor{keywordtype}{void} r\_sltu(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{152         \textcolor{keywordtype}{void} r\_xor(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{156         \textcolor{keywordtype}{void} r\_or(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{160         \textcolor{keywordtype}{void} r\_and(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{161 }
\DoxyCodeLine{162 }
\DoxyCodeLine{163     \textcolor{keyword}{public}:}
\DoxyCodeLine{167         \textcolor{keywordtype}{void} \mbox{\hyperlink{classriscv__emulator_1_1_control_unit_a6ebe6090821473bb5dc5db224f89c6a0}{increment\_pc}}();}
\DoxyCodeLine{171         \textcolor{keywordtype}{void} \mbox{\hyperlink{classriscv__emulator_1_1_control_unit_a7433eded2bcf9fc0986aac6a04aaed92}{decrement\_pc}}();}
\DoxyCodeLine{175         \textcolor{keywordtype}{void} \mbox{\hyperlink{classriscv__emulator_1_1_control_unit_a170260143d97b4fe1c292f90526c3c88}{adjust\_PC\_with\_address}}(\textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{int} address);}
\DoxyCodeLine{185         \textcolor{keywordtype}{void} \mbox{\hyperlink{classriscv__emulator_1_1_control_unit_ad9eb3588a84a01c8e5a3edc804036eb0}{increment\_bool}}(\textcolor{keywordtype}{bool} bool\_to\_increment[REGISTER\_BITS]);}
\DoxyCodeLine{189         \textcolor{keywordtype}{void} \mbox{\hyperlink{classriscv__emulator_1_1_control_unit_a6002d19461636bb6e684560f30fb4ac8}{decrement\_bool}}(\textcolor{keywordtype}{bool} bool\_to\_decrement[REGISTER\_BITS]);}
\DoxyCodeLine{200        \textcolor{keywordtype}{void} \mbox{\hyperlink{classriscv__emulator_1_1_control_unit_aa2b9ec244bb6a3b0eeea3102f98a1b57}{add\_to\_bool}}(\textcolor{keywordtype}{bool} bool\_to\_add[REGISTER\_BITS], \textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{int} immediate);}
\DoxyCodeLine{211        \textcolor{keywordtype}{int} \mbox{\hyperlink{classriscv__emulator_1_1_control_unit_a852705dfe821c4b4d568868af12da58e}{compare\_two\_bools\_signed}}(\textcolor{keywordtype}{bool} bool0[REGISTER\_BITS], \textcolor{keywordtype}{bool} bool1[REGISTER\_BITS]);}
\DoxyCodeLine{216        \textcolor{keywordtype}{int} \mbox{\hyperlink{classriscv__emulator_1_1_control_unit_ac357775cfc25410ab12e545c63592d20}{compare\_two\_bools\_unsigned}}(\textcolor{keywordtype}{bool} bool0[REGISTER\_BITS], \textcolor{keywordtype}{bool} bool1[REGISTER\_BITS]);}
\DoxyCodeLine{221        \textcolor{keywordtype}{bool} \mbox{\hyperlink{classriscv__emulator_1_1_control_unit_ad82cf958ef9754410bfb691056eed645}{logical\_xor}}(\textcolor{keywordtype}{bool} bool0, \textcolor{keywordtype}{bool} bool1);}
\DoxyCodeLine{225        \textcolor{keywordtype}{void} \mbox{\hyperlink{classriscv__emulator_1_1_control_unit_a34b0ed882d4c3a4f3feb32ef09ada207}{arraywise\_xor}}(\textcolor{keywordtype}{bool} bool0[REGISTER\_BITS], \textcolor{keywordtype}{bool} bool1[REGISTER\_BITS], \textcolor{keywordtype}{bool} array\_for\_result[REGISTER\_BITS]);}
\DoxyCodeLine{226 }
\DoxyCodeLine{227         \textcolor{comment}{// the control unit has pointers to all these so it can access them directly}}
\DoxyCodeLine{228         \mbox{\hyperlink{classriscv__emulator_1_1_data_memory}{DataMemory}} *ctrlDataMem = \textcolor{keyword}{nullptr};}
\DoxyCodeLine{229         \mbox{\hyperlink{classriscv__emulator_1_1_register}{Register}} *ctrlPC = \textcolor{keyword}{nullptr};}
\DoxyCodeLine{230         \mbox{\hyperlink{classriscv__emulator_1_1_register}{Register}} *ctrlRegisters[32];}
\DoxyCodeLine{231         \textcolor{comment}{// the control unit doesn't need to access the instruction memory since it won't be messing with instructions, only with the program counter}}
\DoxyCodeLine{232         }
\DoxyCodeLine{240         \textcolor{keywordtype}{void} \mbox{\hyperlink{classriscv__emulator_1_1_control_unit_ab0ad7748b0c86b046aea42526d31eb6f}{execute\_instruction}}(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} ctrlInstruction);}
\DoxyCodeLine{241 }
\DoxyCodeLine{242         \mbox{\hyperlink{classriscv__emulator_1_1_control_unit}{ControlUnit}}();}
\DoxyCodeLine{243         \mbox{\hyperlink{classriscv__emulator_1_1_control_unit}{\string~ControlUnit}}();}
\DoxyCodeLine{244 \};}
\DoxyCodeLine{245 }
\DoxyCodeLine{246 \} \textcolor{comment}{// namespace riscv\_emulator}}
\DoxyCodeLine{247 }
\DoxyCodeLine{248 \textcolor{preprocessor}{\#endif}}

\end{DoxyCode}
