{"Wen-mei W. Hwu": [0, ["Data relocation and prefetching for programs with large data sets", ["Yoji Yamada", "John C. Gyllenhaal", "Grant E. Haab", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1994.717449", 10, "micro", 1994], ["Characterizing the impact of predicated execution on branch prediction", ["Scott A. Mahlke", "Richard E. Hank", "Roger A. Bringmann", "John C. Gyllenhaal", "David M. Gallagher", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1994.717461", 11, "micro", 1994]], "Bruce K. Holmer": [0, ["Analysis of the conditional skip instructions of the HP precision architecture", ["Jonathan P. Vogel", "Bruce K. Holmer"], "https://doi.org/10.1109/MICRO.1994.717460", 10, "micro", 1994]], "Trevor N. Mudge": [0, ["A comparison of two pipeline organizations", ["Michael Golden", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.1994.717454", 9, "micro", 1994]], "Shin-Ming Liu": [0, ["Improving resource utilization of the MIPS R8000 via post-scheduling global instruction distribution", ["Raymond Lo", "Sun Chan", "Fred C. Chow", "Shin-Ming Liu"], "https://doi.org/10.1109/MICRO.1994.717453", 5, "micro", 1994]], "Christine Eisenbeis": [0, ["Software pipelining with register allocation and spilling", ["Jian Wang", "Andreas Krall", "M. Anton Ertl", "Christine Eisenbeis"], "https://doi.org/10.1109/MICRO.1994.717421", 5, "micro", 1994]], "Gary S. Tyson": [0, ["The effects of predicated execution on branch prediction", ["Gary S. Tyson"], "https://doi.org/10.1109/MICRO.1994.717459", 11, "micro", 1994]], "Matthew T. OKeefe": [0, ["Reducing memory traffic with CRegs", ["Peter Dahl", "Matthew T. OKeefe"], "https://doi.org/10.1109/MICRO.1994.717423", 5, "micro", 1994]], "Youfeng Wu": [1.002183125820011e-06, ["A study of pointer aliasing for software pipelining using run-time disambiguation", ["Bogong Su", "Stanley Habib", "Wei Zhao", "Jian Wang", "Youfeng Wu"], "https://doi.org/10.1109/MICRO.1994.717429", 6, "micro", 1994]], "Mark Smotherman": [0, ["A fill-unit approach to multiple instruction issue", ["Manoj Franklin", "Mark Smotherman"], "https://doi.org/10.1109/MICRO.1994.717455", 10, "micro", 1994]], "Henk Corporaal": [0, ["Register file port requirements of transport triggered architectures", ["Jan Hoogerbrugge", "Henk Corporaal"], "https://doi.org/10.1109/MICRO.1994.717458", 5, "micro", 1994]], "Guang R. Gao": [0, ["Minimizing register requirements under resource-constrained rate-optimal software pipelining", ["Ramaswamy Govindarajan", "Erik R. Altman", "Guang R. Gao"], "https://doi.org/10.1109/MICRO.1994.717418", 10, "micro", 1994]], "Alvin M. Despain": [0, ["Minimizing branch misprediction penalties for superpipelined processors", ["Ching-Long Su", "Alvin M. Despain"], "https://doi.org/10.1109/MICRO.1994.717451", 5, "micro", 1994]], "Sadun Anik": [0, ["Height reduction of control recurrences for ILP processors", ["Michael S. Schlansker", "Vinod Kathail", "Sadun Anik"], "https://doi.org/10.1109/MICRO.1994.717409", 12, "micro", 1994]], "Yale N. Patt": [0, ["Branch classification: a new mechanism for improving branch predictor performance", ["Po-Yung Chang", "Eric Hao", "Tse-Yu Yeh", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1994.717404", 10, "micro", 1994], ["Facilitating superscalar processing via a combined static/dynamic register renaming scheme", ["Eric Sprangle", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1994.717452", 5, "micro", 1994], ["The effect of speculatively updating branch history on branch prediction accuracy, revisited", ["Eric Hao", "Po-Yung Chang", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1994.717462", 5, "micro", 1994]], "Santosh G. Abraham": [0, ["Minimum register requirements for a modulo schedule", ["Alexandre E. Eichenberger", "Edward S. Davidson", "Santosh G. Abraham"], "https://doi.org/10.1109/MICRO.1994.717415", 10, "micro", 1994]], "B. Ramakrishna Rau": [0, ["Iterative modulo scheduling: an algorithm for software pipelining loops", ["B. Ramakrishna Rau"], "https://doi.org/10.1109/MICRO.1994.717412", 12, "micro", 1994]], "Andrew R. Pleszkun": [0, ["Techniques for compressing program address traces", ["Andrew R. Pleszkun"], "https://doi.org/10.1109/MICRO.1994.717407", 8, "micro", 1994]], "Michael D. Smith": [0, ["A high-performance microarchitecture with hardware-programmable functional units", ["Rahul Razdan", "Michael D. Smith"], "https://doi.org/10.1109/MICRO.1994.717456", 9, "micro", 1994]], "J. Stan Cox": [0, ["Using branch handling hardware to support profile-driven optimization", ["Thomas M. Conte", "Burzin A. Patel", "J. Stan Cox"], "https://doi.org/10.1109/MICRO.1994.717402", 10, "micro", 1994]], "John Paul Shen": [0, ["Theoretical modeling of superscalar processor performance", ["Derek B. Noonburg", "John Paul Shen"], "https://doi.org/10.1109/MICRO.1994.717410", 11, "micro", 1994]], "James R. Larus": [0, ["Static branch frequency and program profile analysis", ["Youfeng Wu", "James R. Larus"], "https://doi.org/10.1109/MICRO.1994.717399", 11, "micro", 1994]], "Gurindar S. Sohi": [0, ["The anatomy of the register file in a multiscalar processor", ["Scott E. Breach", "T. N. Vijaykumar", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.1994.717457", 10, "micro", 1994]], "Dror E. Maydan": [0, ["Dynamic memory disambiguation for array references", ["David Bernstein", "Doron Cohen", "Dror E. Maydan"], "https://doi.org/10.1109/MICRO.1994.717426", 7, "micro", 1994]], "Lishing Liu": [0, ["Cache designs with partial address matching", ["Lishing Liu"], "https://doi.org/10.1109/MICRO.1994.717450", 9, "micro", 1994]]}