0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/hrish/Downloads/ReRAM_Thesis/Project Folder/Sim/Sim.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,xil_defaultlib,,,,,,
C:/Users/hrish/Downloads/ReRAM_Thesis/Project Folder/Sim/Sim.srcs/sim_1/new/reram_cell_tb.sv,1753706930,systemVerilog,,,,reram_cell_tb,,xil_defaultlib,C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/hrish/Downloads/ReRAM_Thesis/Project Folder/Sim/Sim.srcs/sim_1/new/reram_core_tb.sv,1753635885,systemVerilog,,,,reram_core_tb,,xil_defaultlib,C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/hrish/Downloads/ReRAM_Thesis/Project Folder/Sim/Sim.srcs/sources_1/new/reram_cell.sv,1753648571,systemVerilog,,C:/Users/hrish/Downloads/ReRAM_Thesis/Project Folder/Sim/Sim.srcs/sim_1/new/reram_cell_tb.sv,,reram_cell,,xil_defaultlib,C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/hrish/Downloads/ReRAM_Thesis/Project Folder/Sim/Sim.srcs/sources_1/new/reram_core.sv,1753635762,systemVerilog,,C:/Users/hrish/Downloads/ReRAM_Thesis/Project Folder/Sim/Sim.srcs/sim_1/new/reram_core_tb.sv,,reram_core,,xil_defaultlib,C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
