<!--
Devices using this peripheral: 
      MKM33Z5
-->
      <peripheral>
         <?sourceFile "RTC_MKM" ?>
         <name>RTC</name>
         <description>Independent Real-time clock</description>
         <prependToName>RTC</prependToName>
         <baseAddress>0x40050000</baseAddress>
         <size>16</size>
         <access>read-write</access>
         <resetValue>0x0</resetValue>
         <resetMask>0xFFFFFFFF</resetMask>
         <addressBlock>
            <?width "16" ?>
            <offset>0x0</offset>
            <size>0x18</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <?width "16" ?>
            <offset>0x20</offset>
            <size>0xA</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <?width "16" ?>
            <offset>0x2C</offset>
            <size>0x4</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <?width "16" ?>
            <offset>0x32</offset>
            <size>0x6</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <?width "16" ?>
            <offset>0x40</offset>
            <size>0x4</size>
            <usage>registers</usage>
         </addressBlock>
         <registers>
            <register>
               <name>YEARMON</name>
               <description>Year and Month Counters Register</description>
               <addressOffset>0x0</addressOffset>
               <fields>
                  <field>
                     <name>MON_CNT</name>
                     <description>These bits give the value of the Months Counter.\n
Valid Values are 1..12 =&gt; Jan..Dec</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>YROFST</name>
                     <description>Year Offset Count Value\n
These bits indicate the offset in years from the base year (hard coded as 2112) and do not show the
actual year value. This is a signed value.
Valid values are 128 to 127.
With the Base Year as 2112 and if the value of YEAR field is 0x10, the actual year will be 2112 + 16 =
2128</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>DAYS</name>
               <description>Days and Day-of-Week Counters Register</description>
               <addressOffset>0x2</addressOffset>
               <fields>
                  <field>
                     <name>DAY_CNT</name>
                     <description>Days Counter Value.\n
Valid values are 1..31</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>5</bitWidth>
                  </field>
                  <field>
                     <name>DOW</name>
                     <description>Day of Week Counter Value.\n
Valid values are 0..6 =&gt; Sunday..Saturday</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>3</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>HOURMIN</name>
               <description>Hours and Minutes Counters Register</description>
               <addressOffset>0x4</addressOffset>
               <fields>
                  <field>
                     <name>MIN_CNT</name>
                     <description>Minutes Counter Value\n
Valid count values are 0 to 59</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>6</bitWidth>
                  </field>
                  <field>
                     <name>HOUR_CNT</name>
                     <description>Hours Counter Value\n
Valid count values are 0 to 23</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>5</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>SECONDS</name>
               <description>Seconds Counters Register</description>
               <addressOffset>0x6</addressOffset>
               <fields>
                  <field>
                     <name>SEC_CNT</name>
                     <description>Seconds Counter Value\n
Valid count values are 0 to 59</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>6</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>ALM_YEARMON</name>
               <description>Year and Months Alarm Register</description>
               <addressOffset>0x8</addressOffset>
               <fields>
                  <field>
                     <name>ALM_MON</name>
                     <description>Months Value for Alarm.\n
Same as Months Counter Value in YEARMON</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>ALM_YEAR</name>
                     <description>Year Value for Alarm.\n
Same as Years Offset Value in YEARMON</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>ALM_DAYS</name>
               <description>Days Alarm Register</description>
               <addressOffset>0xA</addressOffset>
               <fields>
                  <field>
                     <name>ALM_DAY</name>
                     <description>Days Value for Alarm.\n
Same as Days Counter Value in DAYS</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>5</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>ALM_HOURMIN</name>
               <description>Hours and Minutes Alarm Register</description>
               <addressOffset>0xC</addressOffset>
               <fields>
                  <field>
                     <name>ALM_MIN</name>
                     <description>Minutes Value for Alarm.\n
Same as Minutes Counter Value in HOURMIN</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>6</bitWidth>
                  </field>
                  <field>
                     <name>ALM_HOUR</name>
                     <description>Hours Value for Alarm.\n
Same as Hours Counter Value in HOURMIN</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>5</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>ALM_SECONDS</name>
               <description>Seconds Alarm Register</description>
               <addressOffset>0xE</addressOffset>
               <fields>
                  <field>
                     <name>ALM_SEC</name>
                     <description>Seconds Value for Alarm.\n
Same as Seconds Counter Value in SECONDS</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>6</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>CTRL</name>
               <description>Control Register</description>
               <addressOffset>0x10</addressOffset>
               <fields>
                  <field>
                     <name>FINEEN</name>
                     <description>Fine compensation enable bit</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>COMP_EN</name>
                     <description>Compensation enable bit 
0:- Coarse Compensation is disabled.\n 
1:- Coarse Compensation is enabled. \n
Note:- If both the bits are meant to be set &apos;1&apos; hardware will not let the COMP_EN bit to be
written 1</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>ALM_MATCH</name>
                     <description>Alarm Match bits.\n
These bits define the type of alarm function. These bits select which time and calendar counters will be
used for matching and generate an alarm</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>2</bitWidth>
                  </field>
                  <field>
                     <name>TIMER_STB_MASK</name>
                     <description>Sampling timer clocks mask</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>DST_EN</name>
                     <description>Daylight Saving Enable.\n
The date and time for daylight saving changes are stored in the Daylight Saving Registers. These
registers can be changed when this bit is 0. Once this bit is set, those registers cannot be changed and
when time and date match the values in those registers, daylight adjustment will happen. To disable
Daylight Saving function, this bit should be set to 0</description>
                     <bitOffset>6</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>SWR</name>
                     <description>Software Reset bit.\n
Self clearing bit. Asserting this field clears the contents of alarm, interrupt (status and enable except
tamper interrupt enable bit ) registers, STATUS[CMP_DONE], and STATUS[BUS_ERR] and has no effect
on DST, calendaring,Standby time and tamper detect</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>CLKOUT</name>
                     <description>RTC Clock Output Selection.
Selects which clock to output from SoC for use outside RTC</description>
                     <bitOffset>13</bitOffset>
                     <bitWidth>2</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>STATUS</name>
               <description>Status Register</description>
               <addressOffset>0x12</addressOffset>
               <fields>
                  <field>
                     <name>INVAL_BIT</name>
                     <description>Invalidate CPU read/write access bit.\n
This read-only bit indicates the time /date counters are invalid or changing</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>WRITE_PROT_EN</name>
                     <description>Write Protect Enable status bit.\n
This read-only bit indicates that registers are in locked mode and write to them is disabled</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>CPU_LOW_VOLT</name>
                     <description>CPU Low Voltage Warning status bit.\n
This bit is asserted when the MCU/CPU power falls below the read only threshold</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>RST_SRC</name>
                     <description>Reset Source bit.\n
This bit indicates to the user software the cause for reset to the part and subsequent boot up of CPU</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>CMP_INT</name>
                     <description>Compensation Interval bit.\n
This read-only status bit is asserted for a time equal to compensation interval seconds</description>
                     <bitOffset>5</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>WE</name>
                     <description>Write Enable bits.\n
These bits control the entry and exit of the write protection mode. Both registers are protected by the write
protection mechanism. These are self clearing bits. Reads will return zeros</description>
                     <bitOffset>6</bitOffset>
                     <bitWidth>2</bitWidth>
                  </field>
                  <field>
                     <name>BUS_ERR</name>
                     <description>Bus Error bit.\n
This bit indicates that a read or write cycle was initiated by software when the INVAL_BIT was set</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>2</bitWidth>
                  </field>
                  <field>
                     <name>CMP_DONE</name>
                     <description>Compensation Done bit.\n
This bit indicates that current compensation cycle is complete.\n
The bit gets cleared by writing 1 to it</description>
                     <bitOffset>11</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>STATUS_B</name>
               <description>Status Register</description>
               <addressOffset>0x12</addressOffset>
               <size>8</size>
               <resetMask>0xFF</resetMask>
               <fields>
                  <field>
                     <name>INVAL_BIT</name>
                     <description>Invalidate CPU read/write access bit.\n
This read-only bit indicates the time /date counters are invalid or changing</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>WRITE_PROT_EN</name>
                     <description>Write Protect Enable status bit.\n
This read-only bit indicates that registers are in locked mode and write to them is disabled</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>CPU_LOW_VOLT</name>
                     <description>CPU Low Voltage Warning status bit.\n
This bit is asserted when the MCU/CPU power falls below the read only threshold</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>RST_SRC</name>
                     <description>Reset Source bit.\n
This bit indicates to the user software the cause for reset to the part and subsequent boot up of CPU</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>CMP_INT</name>
                     <description>Compensation Interval bit.\n
This read-only status bit is asserted for a time equal to compensation interval seconds</description>
                     <bitOffset>5</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>WE</name>
                     <description>Write Enable bits.\n
These bits control the entry and exit of the write protection mode. Both registers are protected by the write
protection mechanism. These are self clearing bits. Reads will return zeros</description>
                     <bitOffset>6</bitOffset>
                     <bitWidth>2</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>ISR</name>
               <description>Interrupt Status Register</description>
               <addressOffset>0x14</addressOffset>
               <fields>
                  <field>
                     <name>TAMPER_IS</name>
                     <description>Tamper Interrupt Status bit.\n
This field is cleared when TAMPER_SCR[TMPR_STS] is cleared</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>ALM_IS</name>
                     <description>Alarm Interrupt Status bit.\n
This bit indicates that the alarm value programmed matches the counter values</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>DAY_IS</name>
                     <description>Days Interrupt Status bit</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>HOUR_IS</name>
                     <description>Hours Interrupt Status bit</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>MIN_IS</name>
                     <description>Minutes Interrupt Status bit</description>
                     <bitOffset>5</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>IS_1HZ</name>
                     <description>1 Hz Interval Interrupt Status bit</description>
                     <bitOffset>6</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>IS_2HZ</name>
                     <description>2 Hz Interval Interrupt Status bit</description>
                     <bitOffset>7</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>IS_4HZ</name>
                     <description>4 Hz Interval Interrupt Status bit</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>IS_8HZ</name>
                     <description>8 Hz Interval Interrupt Status bit</description>
                     <bitOffset>9</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>IS_16HZ</name>
                     <description>16 Hz Interval Interrupt Status bit</description>
                     <bitOffset>10</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>IS_32HZ</name>
                     <description>32 Hz Interval Interrupt Status bit</description>
                     <bitOffset>11</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>IS_64HZ</name>
                     <description>64 Hz Interval Interrupt Status bit</description>
                     <bitOffset>12</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>IS_128HZ</name>
                     <description>128 Hz Interval Interrupt Status bit</description>
                     <bitOffset>13</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>IS_256HZ</name>
                     <description>256 Hz Interval Interrupt Status bit</description>
                     <bitOffset>14</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>IS_512HZ</name>
                     <description>512 Hz Interval Interrupt Status bit</description>
                     <bitOffset>15</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>IER</name>
               <description>Interrupt Enable Register</description>
               <addressOffset>0x16</addressOffset>
               <fields>
                  <field>
                     <name>TAMPER_IE</name>
                     <description>Tamper Interrupt Enable bit.\n
This field is cleared when TAMPER_SCR[TMPR_STS] is cleared</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>ALM_IE</name>
                     <description>Alarm Interrupt Enable bit.\n
This bit indicates that the alarm value programmed matches the counter values</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>DAY_IE</name>
                     <description>Days Interrupt Enable bit</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>HOUR_IE</name>
                     <description>Hours Interrupt Enable bit</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>MIN_IE</name>
                     <description>Minutes Interrupt Enable bit</description>
                     <bitOffset>5</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>IE_1HZ</name>
                     <description>1 Hz Interval Interrupt Enable bit</description>
                     <bitOffset>6</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>IE_2HZ</name>
                     <description>2 Hz Interval Interrupt Enable bit</description>
                     <bitOffset>7</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>IE_4HZ</name>
                     <description>4 Hz Interval Interrupt Enable bit</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>IE_8HZ</name>
                     <description>8 Hz Interval Interrupt Enable bit</description>
                     <bitOffset>9</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>IE_16HZ</name>
                     <description>16 Hz Interval Interrupt Enable bit</description>
                     <bitOffset>10</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>IE_32HZ</name>
                     <description>32 Hz Interval Interrupt Enable bit</description>
                     <bitOffset>11</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>IE_64HZ</name>
                     <description>64 Hz Interval Interrupt Enable bit</description>
                     <bitOffset>12</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>IE_128HZ</name>
                     <description>128 Hz Interval Interrupt Enable bit</description>
                     <bitOffset>13</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>IE_256HZ</name>
                     <description>256 Hz Interval Interrupt Enable bit</description>
                     <bitOffset>14</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>IE_512HZ</name>
                     <description>512 Hz Interval Interrupt Enable bit</description>
                     <bitOffset>15</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>GP_DATA_REG</name>
               <description>General Purpose Data Register\n
The use of the bits in this register are specific to the MCU. See the Chip Configuration
chapter for description of this register. Software reset has no effect on the contents of this
register</description>
               <addressOffset>0x20</addressOffset>
               <size>16</size>
               <access>read-write</access>
               <resetMask>0xFFFF</resetMask>
            </register>
            <register>
               <name>OSC</name>
               <description>RTC Control Register\n
(Alias for GP_DATA_REG)</description>
               <addressOffset>0x20</addressOffset>
               <resetMask>0xFF</resetMask>
               <fields>
                  <field>
                     <name>OSC_DISABLE</name>
                     <description>32 kHz RTC OSC Control</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Enable oscillator</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Disable oscillator</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>SC2P</name>
                     <description>Oscillator 2 pF Capacitor Load Configure</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Disable the selection</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Add 2 pF capacitor to the oscillator load</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>SC4P</name>
                     <description>Oscillator 4 pF Capacitor Load Configure</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Disable the selection</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Add 4 pF capacitor to the oscillator load</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>SC8P</name>
                     <description>Oscillator 8 pF Capacitor Load Configure</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Disable the selection</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Add 8 pF capacitor to the oscillator load</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>SC16P</name>
                     <description>Oscillator 16 pF Capacitor Load Configure</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Disable the selection</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Add 16 pF capacitor to the oscillator load</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>BOOT_MODE</name>
                     <description>Boot mode override bit\n
This bit can be used to override the boot to happen in VLPR mode. 
The effect of this bit can be seen on next system reset</description>
                     <bitOffset>7</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Boot in RUN</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Boot in VLPR</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
               </fields>
            </register>
            <register>
               <name>DST_HOUR</name>
               <description>Daylight Saving Hour Register</description>
               <addressOffset>0x22</addressOffset>
               <fields>
                  <field>
                     <name>DST_END_HOUR</name>
                     <description>Daylight Saving Time (DST) Hours End Value.
This is the hour value for the time when DST is reversed</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>5</bitWidth>
                  </field>
                  <field>
                     <name>DST_START_HOUR</name>
                     <description>Daylight Saving Time (DST) Hours Start Value.
This is the hour value for the time when DST comes into effect</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>5</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>DST_MONTH</name>
               <description>Daylight Saving Month Register</description>
               <addressOffset>0x24</addressOffset>
               <fields>
                  <field>
                     <name>DST_END_MONTH</name>
                     <description>Daylight Saving Time (DST) Month End Value.
This is the month value for the time when DST is reversed</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>DST_START_MONTH</name>
                     <description>Daylight Saving Time (DST) Month Start Value.
This is the month value for the time when DST comes in to effect</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>DST_DAY</name>
               <description>Daylight Saving Day Register</description>
               <addressOffset>0x26</addressOffset>
               <fields>
                  <field>
                     <name>DST_END_DAY</name>
                     <description>Daylight Saving Time (DST) Day Start Value.
This is the day value for the time when DST comes into effect</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>5</bitWidth>
                  </field>
                  <field>
                     <name>DST_START_DAY</name>
                     <description>Daylight Saving Time (DST) Day End Value.
This is the day value for the time when DST is reversed</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>5</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>COMPEN</name>
               <description>Compensation Register\n
The compensation register stores the compensation value that will be used by the
compensation block to correct the 1 Hz clock</description>
               <addressOffset>0x28</addressOffset>
               <size>16</size>
               <access>read-write</access>
               <resetMask>0xFFFF</resetMask>
            </register>
            <register>
               <name>TAMPER_DIRECTION</name>
               <description>Tamper Direction Register</description>
               <addressOffset>0x2C</addressOffset>
               <fields>
                  <field>
                     <name>A_P_TAMP</name>
                     <description>Defines the active/passive selection of the tamper pins</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>I_O_TAMP</name>
                     <description>Defines the I/O capability of tamper pins.
NOTE: When the corresponding A_P_TAMP field, that is, bit 0 is set to passive mode, this field is only
readable and always reads as 0</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>TAMPER_QSCR</name>
               <description>Tamper Queue Status and Control Register</description>
               <addressOffset>0x2E</addressOffset>
               <fields>
                  <field>
                     <name>Q_FULL</name>
                     <description>Tamper Queue full status bit</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>Q_FULL_INT_EN</name>
                     <description>Queue full interrupt enable bit</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>Q_CLEAR</name>
                     <description>This field when set clears the Tamper Queue. This is an auto clear bit. It gets cleared in the next cycle</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>LFSR_CLK_SEL</name>
                     <description>This field defines the clock selection for LFSR module. This value should be the same for all the active
tamper filter clock selects (defined for the input pin)</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>3</bitWidth>
                  </field>
                  <field>
                     <name>LFSR_DURATION</name>
                     <description>LFSR Filter duration period:- Denotes the LFSR clocks after which the LFSR shifts its value. This value
should be the same value used for all the Active tamper filter duration period (defined for the input pin)</description>
                     <bitOffset>12</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>TAMPER_SCR</name>
               <description>Tamper Status and Control Register</description>
               <addressOffset>0x32</addressOffset>
               <fields>
                  <field>
                     <name>TMPR_EN</name>
                     <description>Tamper Status Bit\n
Indicates if a tamper event was detected or not. Writing &apos;1&apos; to this field clears the tamper status</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>TMPR_STS</name>
                     <description>Tamper Control\n
Controls the generation of tamper interrupt from corresponding tamper status bit. Enabled on reset</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>FILTER01_CFG</name>
               <description>Tamper 01 Filter Configuration Register</description>
               <addressOffset>0x34</addressOffset>
               <fields>
                  <field>
                     <name>FIL_DUR1</name>
                     <description>Tamper Detect Bit 1 Filter Duration\n
This bit indicates the number of tamper filter clock cycles for which the TAMPER[1] signal should remains
stable before being detected as a tamper. These bits are used by the tamper filtering operation</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>3</bitWidth>
                  </field>
                  <field>
                     <name>CLK_SEL1</name>
                     <description>amper Filter 1 Clock Select\n
This bit is a write once bit and selects the clock source for tamper filter for tamper detect input bit 1</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>3</bitWidth>
                  </field>
                  <field>
                     <name>POL1</name>
                     <description>Tamper Detect Input Bit 1 Polarity Control\n
This bit controls the polarity of tamper detect input bit 1 (TAMPER[1])</description>
                     <bitOffset>7</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>FIL_DUR0</name>
                     <description>Tamper Detect Bit 0 Filter Duration\n
This bit indicates the number of tamper filter clock cycles for which the TAMPER[0] signal should remains
stable before being detected as a tamper. These bits are used by the tamper filtering operation</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>CLK_SEL0</name>
                     <description>Tamper Filter 0 Clock Select\n
This bit is a write once bit and selects the clock source for tamper filter for tamper detect input bit 0</description>
                     <bitOffset>12</bitOffset>
                     <bitWidth>3</bitWidth>
                  </field>
                  <field>
                     <name>POL0</name>
                     <description>Tamper Detect Input Bit 0 Polarity Control
This bit controls the polarity of tamper detect input bit 0 (TAMPER[0])</description>
                     <bitOffset>15</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>FILTER2_CFG</name>
               <description>Tamper 2 Filter Configuration Register</description>
               <addressOffset>0x36</addressOffset>
               <fields>
                  <field>
                     <name>FIL_DUR2</name>
                     <description>Tamper Detect Bit 0 Filter Duration\n
This bit indicates the number of tamper filter clock cycles for which the TAMPER[2] signal should remains
stable before being detected as a tamper. These bits are used by the tamper filtering operation</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>CLK_SEL2</name>
                     <description>Tamper Filter 2 Clock Select\n
This bit is a write once bit and selects the clock source for tamper filter for tamper detect input bit 2</description>
                     <bitOffset>12</bitOffset>
                     <bitWidth>3</bitWidth>
                  </field>
                  <field>
                     <name>POL2</name>
                     <description>Tamper Detect Input Bit 2 Polarity Control
This bit controls the polarity of tamper detect input bit 2 (TAMPER[2])</description>
                     <bitOffset>15</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>TAMPER_QUEUE</name>
               <description>Tamper Queue Register\n
Tamper queue register provides the Time stamp and the Pin number on which the tamper
occured</description>
               <addressOffset>0x40</addressOffset>
               <fields>
                  <field>
                     <name>TAMPER_DATA</name>
                     <description>Tamper type stamp and pin number information register\n
The complete tamper time stamp and status information can be obtained by making two read accesses to
this register:\n
The first read gives the following information:\n
- TAMPER_DATA[4:0] = Hour\n
- TAMPER_DATA[9:5] = Day\n
- TAMPER_DATA[13:10] = Month\n
- TAMPER_DATA[15:14] = 00\n
The second read gives the remaining information, that is:\n
- TAMPER_DATA[5:0] = seconds\n
- TAMPER_DATA[11:6] = minutes\n
- TAMPER_DATA[14:12] = Tamper Index, that is, index of tamper status bits from 0 to 3\n
- TAMPER_DATA[15] = 0\n
NOTE: The year value can be obtained by reading the year counter register</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>15</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>CTRL2</name>
               <description>Control 2 Register</description>
               <addressOffset>0x42</addressOffset>
               <fields>
                  <field>
                     <name>TAMP_CFG_OVER</name>
                     <description>Tamper Configuration Over
NOTE: Set this field to 1 only when all the tamper_cfg registers are programmed</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>WAKEUP_STATUS</name>
                     <description>Wakeup Status\n
00 The wakeup/hibernation pin is in HiZ mode.
01 The wakeup/hibernation pin is at logic 0. MCU is in sleep mode</description>
                     <bitOffset>5</bitOffset>
                     <bitWidth>2</bitWidth>
                  </field>
                  <field>
                     <name>WAKEUP_MODE</name>
                     <description>Wakeup Mode\n
0 Tamper pin 0 is used as the tamper pin.
1 Tamper pin 0 is used as a wakeup/hibernation pin</description>
                     <bitOffset>7</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
         </registers>
      </peripheral>
