/*
 * STM32_RCC.c
 *
 *  Created on: Oct 20, 2025
 *      Author: ANAS
 */


#include <STM32_RCC.h>


void rcc_init (void)
{
	rcc_ptr->AHB1ENR |= SET_GPTIO_CLOCK_ENABLE;					/// enabled the clock for GPIOs
//	rcc_ptr->APB1ENR |= SET_TIM2_CLOCK_ENABLE;					/// enabled the clock of TIMER2
//	rcc_ptr->APB1ENR |= SET_TIM4_CLOCK_ENABLE;					/// Enabled the clock of TIMER4
	rcc_ptr->APB2ENR |= (1 << 8);   							/// Enabled ADC1 clock
	rcc_ptr->APB2ENR |= (1 << 9);   							/// Enabled ADC2 clock
	rcc_ptr->APB2ENR |= (1 << 10);  							/// Enabled ADC3 clock

}

void clock_enable_LSI (void)
{
	rcc_ptr->CSR |= 1<<0 ;										/// Enable the low speed internal clock
}

void reset_reason_check(volatile uint8_t *reset_reason)
{
    uint32_t csr = rcc_ptr->CSR;  								/// Read the reset reason only once

    if (csr & (1 << 29))
        *reset_reason = INDEPENDENT_WATCHDOG_RESET;

    else if (csr & (1 << 30))
        *reset_reason = WINDOW_WATCHDOG_RESET;

    else if (csr & (1 << 26))
        *reset_reason = RESET_BUTTON_RESET;   					// NRST pin

    else if (csr & (1 << 27))
        *reset_reason = POWER_ON_RESET;       					// normal

    else if (csr & (1 << 25))
        *reset_reason = BROWN_OUT_RESET;      					// unstable power

    else if (csr & (1 << 28))
        *reset_reason = SOFTWARE_RESET;       					// NVIC_SystemReset

    else
        *reset_reason = UNKNOWN_RESET;

    rcc_ptr->CSR |= (1 << 23);									// Clear all reset flags
}
