INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/PAgarwal_lab0/PAgarwal_lab0.srcs/sources_1/imports/PAgarwal_lab0/lab0_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab0_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/Integrated Systems Design/PAgarwal_lab0/PAgarwal_lab0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
