Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct  6 22:44:58 2025
| Host         : LAPTOP-5OB0NPE4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|     14 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              12 |            5 |
| No           | Yes                   | No                     |             132 |           18 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              42 |            8 |
| Yes          | Yes                   | No                     |             104 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------+----------------------------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal             |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------+----------------------------------------+------------------+----------------+
| ~clk6p25m_BUFG |                                       |                                        |                1 |              2 |
|  clk_IBUF_BUFG | oled_display_inst/frame_begin         | reset_IBUF                             |                2 |             14 |
|  clk_IBUF_BUFG |                                       | reset_IBUF                             |                6 |             20 |
|  clk_IBUF_BUFG | task_s_inst/check_collision_inst/E[0] | reset_IBUF                             |                6 |             28 |
| ~clk6p25m_BUFG |                                       | reset_IBUF                             |                4 |             34 |
| ~clk6p25m_BUFG | oled_display_inst/delay[0]_i_1_n_0    | reset_IBUF                             |                5 |             40 |
| ~clk6p25m_BUFG | oled_display_inst/state               | reset_IBUF                             |               11 |             64 |
| ~clk6p25m_BUFG |                                       | oled_display_inst/spi_word[39]_i_1_n_0 |               13 |             90 |
+----------------+---------------------------------------+----------------------------------------+------------------+----------------+


