

================================================================
== Vitis HLS Report for 'LeNet_wrapper'
================================================================
* Date:           Sun Nov  3 13:42:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%connect_0 = alloca i64 1" [LeNet_wrapper.cpp:13]   --->   Operation 23 'alloca' 'connect_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%connect_1 = alloca i64 1" [LeNet_wrapper.cpp:13]   --->   Operation 24 'alloca' 'connect_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%connect_2 = alloca i64 1" [LeNet_wrapper.cpp:13]   --->   Operation 25 'alloca' 'connect_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%connect_3 = alloca i64 1" [LeNet_wrapper.cpp:13]   --->   Operation 26 'alloca' 'connect_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%connect_4 = alloca i64 1" [LeNet_wrapper.cpp:13]   --->   Operation 27 'alloca' 'connect_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%connect_5 = alloca i64 1" [LeNet_wrapper.cpp:13]   --->   Operation 28 'alloca' 'connect_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%connect_6 = alloca i64 1" [LeNet_wrapper.cpp:13]   --->   Operation 29 'alloca' 'connect_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%connect_7 = alloca i64 1" [LeNet_wrapper.cpp:13]   --->   Operation 30 'alloca' 'connect_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%connect_8 = alloca i64 1" [LeNet_wrapper.cpp:13]   --->   Operation 31 'alloca' 'connect_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln24 = call void @AXI_DMA_SLAVE, i64 %in_stream, i32 %connect_0" [LeNet_wrapper.cpp:24]   --->   Operation 32 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln24 = call void @AXI_DMA_SLAVE, i64 %in_stream, i32 %connect_0" [LeNet_wrapper.cpp:24]   --->   Operation 33 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln27 = call void @SCIG<5u, 1u, 28u, 20u, 24u, 0u>, i32 %connect_0, i32 %connect_1" [LeNet_wrapper.cpp:27]   --->   Operation 34 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln27 = call void @SCIG<5u, 1u, 28u, 20u, 24u, 0u>, i32 %connect_0, i32 %connect_1" [LeNet_wrapper.cpp:27]   --->   Operation 35 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln29 = call void @SMM<1u, 25u, 20u>, i32 %connect_1, i32 %connect_2, i32 %B_COL_1, i32 %B_ROW_1, i32 %OFMDim_current_1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10" [LeNet_wrapper.cpp:29]   --->   Operation 36 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln29 = call void @SMM<1u, 25u, 20u>, i32 %connect_1, i32 %connect_2, i32 %B_COL_1, i32 %B_ROW_1, i32 %OFMDim_current_1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10" [LeNet_wrapper.cpp:29]   --->   Operation 37 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln32 = call void @pool<2u, 20u, 24u>, i32 %connect_2, i32 %connect_3, i32 %IFMCH_curr_1, i32 %IFMDim_curr_1" [LeNet_wrapper.cpp:32]   --->   Operation 38 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln32 = call void @pool<2u, 20u, 24u>, i32 %connect_2, i32 %connect_3, i32 %IFMCH_curr_1, i32 %IFMDim_curr_1" [LeNet_wrapper.cpp:32]   --->   Operation 39 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln33 = call void @SCIG<5u, 20u, 12u, 50u, 8u, 0u>, i32 %connect_3, i32 %connect_4" [LeNet_wrapper.cpp:33]   --->   Operation 40 'call' 'call_ln33' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln33 = call void @SCIG<5u, 20u, 12u, 50u, 8u, 0u>, i32 %connect_3, i32 %connect_4" [LeNet_wrapper.cpp:33]   --->   Operation 41 'call' 'call_ln33' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln34 = call void @SMM<1u, 500u, 50u>, i32 %connect_4, i32 %connect_5, i32 %B_COL, i32 %B_ROW, i32 %OFMDim_current, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10" [LeNet_wrapper.cpp:34]   --->   Operation 42 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln34 = call void @SMM<1u, 500u, 50u>, i32 %connect_4, i32 %connect_5, i32 %B_COL, i32 %B_ROW, i32 %OFMDim_current, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10" [LeNet_wrapper.cpp:34]   --->   Operation 43 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln35 = call void @pool<2u, 50u, 8u>, i32 %connect_5, i32 %connect_6, i32 %IFMCH_curr, i32 %IFMDim_curr" [LeNet_wrapper.cpp:35]   --->   Operation 44 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln35 = call void @pool<2u, 50u, 8u>, i32 %connect_5, i32 %connect_6, i32 %IFMCH_curr, i32 %IFMDim_curr" [LeNet_wrapper.cpp:35]   --->   Operation 45 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 46 [2/2] (0.00ns)   --->   "%call_ln36 = call void @FC<1u, 800u, 500u>, i32 %connect_6, i32 %connect_7, i32 %B_COL_2, i32 %B_ROW_2, i32 %OFMDim_current_2, i8 %B, i8 %A" [LeNet_wrapper.cpp:36]   --->   Operation 46 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln36 = call void @FC<1u, 800u, 500u>, i32 %connect_6, i32 %connect_7, i32 %B_COL_2, i32 %B_ROW_2, i32 %OFMDim_current_2, i8 %B, i8 %A" [LeNet_wrapper.cpp:36]   --->   Operation 47 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln37 = call void @FC<1u, 500u, 10u>, i32 %connect_7, i32 %connect_8, i32 %B_COL_3, i32 %B_ROW_3, i32 %OFMDim_current_3" [LeNet_wrapper.cpp:37]   --->   Operation 48 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln37 = call void @FC<1u, 500u, 10u>, i32 %connect_7, i32 %connect_8, i32 %B_COL_3, i32 %B_ROW_3, i32 %OFMDim_current_3" [LeNet_wrapper.cpp:37]   --->   Operation 49 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 50 [2/2] (0.00ns)   --->   "%call_ln39 = call void @AXI_DMA_MASTER, i32 %connect_8, i64 %out_stream" [LeNet_wrapper.cpp:39]   --->   Operation 50 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln39 = call void @AXI_DMA_MASTER, i32 %connect_8, i64 %out_stream" [LeNet_wrapper.cpp:39]   --->   Operation 51 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 52 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln7 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_3" [LeNet_wrapper.cpp:7]   --->   Operation 52 'specdataflowpipeline' 'specdataflowpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 71 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 73 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 74 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 78 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 79 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 81 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 82 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 83 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 84 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 85 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 85 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 86 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 86 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 87 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 88 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 89 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [LeNet_wrapper.cpp:3]   --->   Operation 89 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0" [LeNet_wrapper.cpp:3]   --->   Operation 90 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_stream, void @empty_7, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_stream"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_stream, void @empty_7, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_stream"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 95 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @connect_0_str, i32 1, void @p_str, void @p_str, i32 50, i32 50, i32 %connect_0, i32 %connect_0"   --->   Operation 95 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 97 [1/1] (0.00ns)   --->   "%empty_190 = specchannel i32 @_ssdm_op_SpecChannel, void @connect_1_str, i32 1, void @p_str, void @p_str, i32 50, i32 50, i32 %connect_1, i32 %connect_1"   --->   Operation 97 'specchannel' 'empty_190' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 99 [1/1] (0.00ns)   --->   "%empty_191 = specchannel i32 @_ssdm_op_SpecChannel, void @connect_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %connect_2, i32 %connect_2"   --->   Operation 99 'specchannel' 'empty_191' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 101 [1/1] (0.00ns)   --->   "%empty_192 = specchannel i32 @_ssdm_op_SpecChannel, void @connect_3_str, i32 1, void @p_str, void @p_str, i32 50, i32 50, i32 %connect_3, i32 %connect_3"   --->   Operation 101 'specchannel' 'empty_192' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 103 [1/1] (0.00ns)   --->   "%empty_193 = specchannel i32 @_ssdm_op_SpecChannel, void @connect_4_str, i32 1, void @p_str, void @p_str, i32 50, i32 50, i32 %connect_4, i32 %connect_4"   --->   Operation 103 'specchannel' 'empty_193' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 105 [1/1] (0.00ns)   --->   "%empty_194 = specchannel i32 @_ssdm_op_SpecChannel, void @connect_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %connect_5, i32 %connect_5"   --->   Operation 105 'specchannel' 'empty_194' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 107 [1/1] (0.00ns)   --->   "%empty_195 = specchannel i32 @_ssdm_op_SpecChannel, void @connect_6_str, i32 1, void @p_str, void @p_str, i32 50, i32 50, i32 %connect_6, i32 %connect_6"   --->   Operation 107 'specchannel' 'empty_195' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 109 [1/1] (0.00ns)   --->   "%empty_196 = specchannel i32 @_ssdm_op_SpecChannel, void @connect_7_str, i32 1, void @p_str, void @p_str, i32 50, i32 50, i32 %connect_7, i32 %connect_7"   --->   Operation 109 'specchannel' 'empty_196' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 111 [1/1] (0.00ns)   --->   "%empty_197 = specchannel i32 @_ssdm_op_SpecChannel, void @connect_8_str, i32 1, void @p_str, void @p_str, i32 50, i32 50, i32 %connect_8, i32 %connect_8"   --->   Operation 111 'specchannel' 'empty_197' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_8, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [LeNet_wrapper.cpp:41]   --->   Operation 113 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
