<?xml version="1.0"?>
<configuration platform="PCH_6XXP">
<!--
CHIPSEC: Platform Security Assessment Framework
Copyright (c) 2021, Intel Corporation

This program is free software; you can redistribute it and/or
modify it under the terms of the GNU General Public License
as published by the Free Software Foundation; Version 2.

This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.

Contact information:
chipsec@intel.com
-->

<!--
XML configuration file for Intel 500 Series Chipset Family Platform Controller Hub

http://www.intel.com/content/www/us/en/processors/core/core-technical-resources.html
https://cdrdv2.intel.com/v1/dl/getContent/636174

* Intel 600 Series Chipset Family On-Package Platform Controller Hub Datasheet 626817
-->

  <!-- #################################### -->
  <!--                                      -->
  <!-- Information                          -->
  <!--                                      -->
  <!-- #################################### -->
  <info>
    <sku did="0x5182" name="6xxP" code="PCH_6XXP" longname="Intel ADL-P (600) PCH" />
    <sku did="0x5187" name="6xxP" code="PCH_6XXP" longname="Intel ADL-M (600) PCH" />
  </info>

  <!-- #################################### -->
  <!--                                      -->
  <!-- Integrated devices                   -->
  <!--                                      -->
  <!-- #################################### -->
  <pci>
    <device name="P2SBC" bus="0x0" dev="0x1F" fun="1" did="0x51A0" config="P2SB.p2sbc1.xml" />

    <!-- High Definition Audio - HDA -s most likely fused off -->
    <device name="HDA"     bus="0x00" dev="0x1F" fun="3" />
    <device name="SMBUS"   bus="0x00" dev="0x1F" fun="4" config="SMBUS.smbus0.xml" />
    <device name="SPI"     bus="0x00" dev="0x1F" fun="5" config="SPI.spi0.xml" >
      <subcomponent type="mmiobar" name="SPIBAR" register="SPIBAR0" base_field="MEMBAR" size="0x1000" desc="SPI mmio Range" config="SPI.spibar0.xml" />
    </device>
    <device name="SPI"     bus="0x00" dev="0x1F" fun="5" config="SPI.descriptor0.xml" />

    <device name="MEI1"  bus="0x0" dev="0x16" fun="0" did="0x51E0" config="ME.mei0.xml" />
    <device name="I2C0" bus="0x0" dev="0x15" fun="0" did="0x51E8" config="I2C.i2c.xml"/>
    <device name="I2C1" bus="0x0" dev="0x15" fun="1" did="0x51E9" config="I2C.i2c.xml"/>
    <device name="I2C2" bus="0x0" dev="0x15" fun="2" did="0x51EA" config="I2C.i2c.xml"/>
    <device name="I2C3" bus="0x0" dev="0x19" fun="0" did="0x51EB" config="I2C.i2c.xml"/>
    <device name="SATA" bus="0x0" dev="0x17" fun="0" did="0x51D3" config="SATA.sata0.xml">
      <subcomponent type="mmiobar" name="ABAR" register="ABAR" base_field="BA" size="0x1000" desc="ABAR mmio Range on SATA" config="SATA.abar0.xml" />
    </device>

    <device name="PCIE1" bus="0x0" dev="0x1C" fun="0" did="0x51B8" config="PCIE.pcie.xml"/>
    <device name="PCIE2" bus="0x0" dev="0x1C" fun="1" did="0x51B9" config="PCIE.pcie.xml"/>
    <device name="PCIE3" bus="0x0" dev="0x1C" fun="2" did="0x51BA" config="PCIE.pcie.xml"/>
    <device name="PCIE4" bus="0x0" dev="0x1C" fun="3" did="0x51BB" config="PCIE.pcie.xml"/>
    <device name="PCIE5" bus="0x0" dev="0x1C" fun="4" did="0x51BC" config="PCIE.pcie.xml"/>
    <device name="PCIE6" bus="0x0" dev="0x1C" fun="5" did="0x51BD" config="PCIE.pcie.xml"/>
    <device name="PCIE7" bus="0x0" dev="0x1C" fun="6" did="0x518E" config="PCIE.pcie.xml"/>
    <device name="PCIE8" bus="0x0" dev="0x1C" fun="7" did="0x518F" config="PCIE.pcie.xml"/>
    <device name="PCIE9" bus="0x0" dev="0x1D" fun="0" did="0x51B0" config="PCIE.pcie.xml"/>
    <device name="PCIE10" bus="0x0" dev="0x1D" fun="1" did="0x51B1" config="PCIE.pcie.xml"/>
    <device name="PCIE11" bus="0x0" dev="0x1D" fun="2" did="0x51B2" config="PCIE.pcie.xml"/>
    <device name="PCIE12" bus="0x0" dev="0x1D" fun="3" did="0x51B3" config="PCIE.pcie.xml"/>

  </pci>

  <io>
    <definition name="IO" port="0xCF9" config="IO.io0.xml" />
  </io>

  <mm_msgbus>
    <definition name="RTC" port="0xC3" config="RTC.rtc0.xml" />
  </mm_msgbus>

</configuration>
