# Lab 1: é¡¹ç›®åˆå§‹åŒ–ä¸é¡¶å±‚æ¡†æ¶è®¾è®¡

## ğŸ“‹ å®éªŒæ¦‚è¿°

| é¡¹ç›® | å†…å®¹ |
|------|------|
| **å®éªŒåç§°** | ARM Cortex-A9 é¡¶å±‚æ¡†æ¶è®¾è®¡ |
| **é¢„è®¡æ—¶é•¿** | 4-6 å°æ—¶ |
| **éš¾åº¦ç­‰çº§** | â­â­â˜†â˜†â˜† |
| **å‰ç½®å®éªŒ** | æ—  |

## ğŸ¯ å®éªŒç›®æ ‡

1. å»ºç«‹è§„èŒƒçš„ Vivado é¡¹ç›®ç»“æ„
2. ç†è§£ ARM Cortex-A9 å¤„ç†å™¨çš„é¡¶å±‚æ¶æ„
3. å®šä¹‰æ‰€æœ‰æ¨¡å—çš„æ¥å£ä¿¡å·
4. åˆ›å»ºé¡¶å±‚æ¡†æ¶æ¨¡å— `cortex_a9_top.v`
5. ç¼–å†™åŸºç¡€æµ‹è¯•å¹³å°éªŒè¯æ¡†æ¶

---

## ğŸ“š ç†è®ºèƒŒæ™¯

### ARM Cortex-A9 æ•´ä½“æ¶æ„

```
                            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                            â”‚            ARM Cortex-A9 Core                â”‚
                            â”‚                                              â”‚
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
    â”‚ External â”‚â—€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â–¶â”‚  L1    â”‚â—€â”€â”€â–¶â”‚  CPU   â”‚â—€â”€â”€â–¶â”‚  L1    â”‚     â”‚
    â”‚ Memory   â”‚           â”‚  â”‚I-Cache â”‚    â”‚ Core   â”‚    â”‚D-Cache â”‚     â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
         â–²                 â”‚       â”‚             â”‚             â”‚          â”‚
         â”‚                 â”‚       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜          â”‚
         â”‚                 â”‚                     â”‚                        â”‚
         â”‚                 â”‚              â”Œâ”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”                 â”‚
         â”‚                 â”‚              â”‚   L2 Cache  â”‚                 â”‚
         â”‚                 â”‚              â”‚  Interface  â”‚                 â”‚
         â”‚                 â”‚              â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜                 â”‚
         â”‚                 â”‚                     â”‚                        â”‚
         â”‚                 â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚                                       â”‚
         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                        AXI Bus Interface
```

### 5 çº§æµæ°´çº¿æ¦‚è¿°

| é˜¶æ®µ | ç¼©å†™ | ä¸»è¦åŠŸèƒ½ | å…³é”®æ¨¡å— |
|------|------|----------|----------|
| å–æŒ‡ | IF | ä»å†…å­˜è·å–æŒ‡ä»¤ | PC, I-Cache, Branch Predictor |
| è¯‘ç  | ID | è§£ææŒ‡ä»¤ï¼Œè¯»å¯„å­˜å™¨ | Decoder, Register File |
| æ‰§è¡Œ | EX | ç®—æœ¯/é€»è¾‘è¿ç®— | ALU, Barrel Shifter, Multiplier |
| è®¿å­˜ | MEM | æ•°æ®å­˜å– | D-Cache, Load/Store Unit |
| å†™å› | WB | ç»“æœå†™å›å¯„å­˜å™¨ | Writeback Mux |

---

## ğŸ”§ å®éªŒæ­¥éª¤

### æ­¥éª¤ 1: åˆ›å»º Vivado é¡¹ç›®

1. å¯åŠ¨ Vivadoï¼Œé€‰æ‹© **Create Project**
2. é¡¹ç›®è®¾ç½®ï¼š
   - Project Name: `cortex_a9_hdl`
   - Project Location: é€‰æ‹©å·¥ä½œç›®å½•
   - Project Type: RTL Project
   - å–æ¶ˆå‹¾é€‰ "Do not specify sources at this time"
3. é€‰æ‹©ç›®æ ‡å™¨ä»¶ï¼ˆæ¨èï¼‰ï¼š
   - Part: `xc7z020clg400-1` (Zynq-7000)

### æ­¥éª¤ 2: å»ºç«‹ç›®å½•ç»“æ„

åœ¨é¡¹ç›®ä¸­åˆ›å»ºä»¥ä¸‹ç›®å½•ç»“æ„ï¼š

```
cortex_a9_hdl/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ core/           # æ ¸å¿ƒæ¨¡å—
â”‚   â”‚   â”œâ”€â”€ alu.v
â”‚   â”‚   â”œâ”€â”€ barrel_shifter.v
â”‚   â”‚   â”œâ”€â”€ register_file.v
â”‚   â”‚   â””â”€â”€ ...
â”‚   â”œâ”€â”€ cache/          # ç¼“å­˜æ¨¡å—
â”‚   â”‚   â”œâ”€â”€ l1_icache.v
â”‚   â”‚   â”œâ”€â”€ l1_dcache.v
â”‚   â”‚   â””â”€â”€ cache_controller.v
â”‚   â”œâ”€â”€ memory/         # å­˜å‚¨æ¥å£
â”‚   â”‚   â””â”€â”€ memory_interface.v
â”‚   â”œâ”€â”€ pipeline/       # æµæ°´çº¿æ§åˆ¶
â”‚   â”‚   â”œâ”€â”€ hazard_unit.v
â”‚   â”‚   â””â”€â”€ forwarding_unit.v
â”‚   â””â”€â”€ top/           # é¡¶å±‚æ¨¡å—
â”‚       â””â”€â”€ cortex_a9_top.v
â”œâ”€â”€ tb/                 # æµ‹è¯•å¹³å°
â”‚   â””â”€â”€ tb_cortex_a9.v
â”œâ”€â”€ include/            # å¤´æ–‡ä»¶
â”‚   â””â”€â”€ defines.vh
â””â”€â”€ sim/                # ä»¿çœŸè„šæœ¬
    â””â”€â”€ wave.do
```

### æ­¥éª¤ 3: åˆ›å»ºå…¨å±€å®šä¹‰æ–‡ä»¶

åˆ›å»º `include/defines.vh`ï¼Œå®šä¹‰å…¨å±€å‚æ•°å’Œå¸¸é‡ã€‚

### æ­¥éª¤ 4: å®ç°é¡¶å±‚æ¨¡å—æ¡†æ¶

å‚è€ƒä¸‹æ–¹ä»£ç æ¨¡æ¿ï¼Œåˆ›å»º `cortex_a9_top.v`ã€‚

### æ­¥éª¤ 5: åˆ›å»ºåŸºç¡€æµ‹è¯•å¹³å°

åˆ›å»ºæµ‹è¯•å¹³å° `tb_cortex_a9.v`ï¼ŒéªŒè¯æ¨¡å—å®ä¾‹åŒ–æ­£ç¡®ã€‚

### æ­¥éª¤ 6: è¿è¡Œç»¼åˆæ£€æŸ¥

åœ¨ Vivado ä¸­è¿è¡Œç»¼åˆï¼Œç¡®ä¿æ— è¯­æ³•é”™è¯¯ã€‚

---

## ğŸ“ ä»£ç æ¨¡æ¿

### defines.vh - å…¨å±€å®šä¹‰

```verilog
// ============================================================================
// File: defines.vh
// Description: Global definitions for ARM Cortex-A9 HDL implementation
// ============================================================================

`ifndef _DEFINES_VH_
`define _DEFINES_VH_

// ============================================================================
// åŸºæœ¬å‚æ•°
// ============================================================================
`define DATA_WIDTH      32
`define ADDR_WIDTH      32
`define REG_ADDR_WIDTH  4   // 16 ä¸ªé€šç”¨å¯„å­˜å™¨ (R0-R15)
`define REG_NUM         16

// ============================================================================
// ALU æ“ä½œç 
// ============================================================================
`define ALU_AND     4'b0000
`define ALU_EOR     4'b0001
`define ALU_SUB     4'b0010
`define ALU_RSB     4'b0011
`define ALU_ADD     4'b0100
`define ALU_ADC     4'b0101
`define ALU_SBC     4'b0110
`define ALU_RSC     4'b0111
`define ALU_TST     4'b1000
`define ALU_TEQ     4'b1001
`define ALU_CMP     4'b1010
`define ALU_CMN     4'b1011
`define ALU_ORR     4'b1100
`define ALU_MOV     4'b1101
`define ALU_BIC     4'b1110
`define ALU_MVN     4'b1111

// ============================================================================
// ç§»ä½ç±»å‹
// ============================================================================
`define SHIFT_LSL   2'b00   // Logical Shift Left
`define SHIFT_LSR   2'b01   // Logical Shift Right
`define SHIFT_ASR   2'b10   // Arithmetic Shift Right
`define SHIFT_ROR   2'b11   // Rotate Right

// ============================================================================
// æ¡ä»¶ç 
// ============================================================================
`define COND_EQ     4'b0000 // Equal
`define COND_NE     4'b0001 // Not Equal
`define COND_CS     4'b0010 // Carry Set
`define COND_CC     4'b0011 // Carry Clear
`define COND_MI     4'b0100 // Minus (Negative)
`define COND_PL     4'b0101 // Plus (Positive or Zero)
`define COND_VS     4'b0110 // Overflow Set
`define COND_VC     4'b0111 // Overflow Clear
`define COND_HI     4'b1000 // Higher (unsigned)
`define COND_LS     4'b1001 // Lower or Same (unsigned)
`define COND_GE     4'b1010 // Greater or Equal (signed)
`define COND_LT     4'b1011 // Less Than (signed)
`define COND_GT     4'b1100 // Greater Than (signed)
`define COND_LE     4'b1101 // Less or Equal (signed)
`define COND_AL     4'b1110 // Always

// ============================================================================
// Cache å‚æ•°
// ============================================================================
`define CACHE_SIZE      4096    // 4KB
`define CACHE_LINE_SIZE 16      // 16 bytes per line
`define CACHE_WAYS      1       // Direct-mapped

// ============================================================================
// æŒ‡ä»¤ç±»å‹
// ============================================================================
`define INST_TYPE_DP    3'b000  // Data Processing
`define INST_TYPE_MUL   3'b001  // Multiply
`define INST_TYPE_SDT   3'b010  // Single Data Transfer
`define INST_TYPE_BDT   3'b011  // Block Data Transfer
`define INST_TYPE_BR    3'b100  // Branch
`define INST_TYPE_SWI   3'b101  // Software Interrupt

`endif // _DEFINES_VH_
```

### cortex_a9_top.v - é¡¶å±‚æ¨¡å—æ¡†æ¶

```verilog
// ============================================================================
// File: cortex_a9_top.v
// Description: Top-level module for simplified ARM Cortex-A9 core
// Author: AI4ICLearning
// ============================================================================

`include "defines.vh"

module cortex_a9_top #(
    parameter DATA_WIDTH = 32,
    parameter ADDR_WIDTH = 32
)(
    // ========================================================================
    // æ—¶é’Ÿä¸å¤ä½
    // ========================================================================
    input  wire                     clk,
    input  wire                     rst_n,
    
    // ========================================================================
    // æŒ‡ä»¤å­˜å‚¨å™¨æ¥å£ (I-Cache/Memory)
    // ========================================================================
    output wire [ADDR_WIDTH-1:0]    imem_addr,
    output wire                     imem_rd_en,
    input  wire [DATA_WIDTH-1:0]    imem_rd_data,
    input  wire                     imem_rd_valid,
    
    // ========================================================================
    // æ•°æ®å­˜å‚¨å™¨æ¥å£ (D-Cache/Memory)
    // ========================================================================
    output wire [ADDR_WIDTH-1:0]    dmem_addr,
    output wire [DATA_WIDTH-1:0]    dmem_wr_data,
    output wire                     dmem_wr_en,
    output wire                     dmem_rd_en,
    output wire [3:0]               dmem_byte_en,
    input  wire [DATA_WIDTH-1:0]    dmem_rd_data,
    input  wire                     dmem_rd_valid,
    
    // ========================================================================
    // ä¸­æ–­æ¥å£
    // ========================================================================
    input  wire                     irq,
    input  wire                     fiq,
    
    // ========================================================================
    // è°ƒè¯•æ¥å£
    // ========================================================================
    output wire [ADDR_WIDTH-1:0]    debug_pc,
    output wire [DATA_WIDTH-1:0]    debug_instruction,
    output wire                     debug_halted
);

    // ========================================================================
    // å†…éƒ¨ä¿¡å·å£°æ˜
    // ========================================================================
    
    // IF Stage Signals
    wire [ADDR_WIDTH-1:0]   if_pc;
    wire [ADDR_WIDTH-1:0]   if_pc_plus_4;
    wire [DATA_WIDTH-1:0]   if_instruction;
    wire                    if_valid;
    
    // IF/ID Pipeline Register Outputs
    wire [ADDR_WIDTH-1:0]   id_pc;
    wire [DATA_WIDTH-1:0]   id_instruction;
    wire                    id_valid;
    
    // ID Stage Signals
    wire [3:0]              id_cond;
    wire [3:0]              id_opcode;
    wire                    id_s_flag;
    wire [3:0]              id_rn;
    wire [3:0]              id_rd;
    wire [3:0]              id_rs;
    wire [3:0]              id_rm;
    wire [11:0]             id_imm12;
    wire [DATA_WIDTH-1:0]   id_rn_data;
    wire [DATA_WIDTH-1:0]   id_rm_data;
    wire [DATA_WIDTH-1:0]   id_rs_data;
    
    // ID Stage Control Signals
    wire                    id_reg_write;
    wire                    id_mem_read;
    wire                    id_mem_write;
    wire                    id_branch;
    wire                    id_alu_src;
    wire [3:0]              id_alu_op;
    wire [1:0]              id_shift_type;
    
    // ID/EX Pipeline Register Outputs
    wire [ADDR_WIDTH-1:0]   ex_pc;
    wire [DATA_WIDTH-1:0]   ex_rn_data;
    wire [DATA_WIDTH-1:0]   ex_rm_data;
    wire [DATA_WIDTH-1:0]   ex_rs_data;
    wire [3:0]              ex_rd;
    wire [DATA_WIDTH-1:0]   ex_imm_ext;
    wire                    ex_reg_write;
    wire                    ex_mem_read;
    wire                    ex_mem_write;
    wire [3:0]              ex_alu_op;
    wire [1:0]              ex_shift_type;
    wire [4:0]              ex_shift_amount;
    
    // EX Stage Signals
    wire [DATA_WIDTH-1:0]   ex_alu_result;
    wire [DATA_WIDTH-1:0]   ex_shifted_operand;
    wire [3:0]              ex_alu_flags;  // NZCV
    wire                    ex_branch_taken;
    wire [ADDR_WIDTH-1:0]   ex_branch_target;
    
    // EX/MEM Pipeline Register Outputs
    wire [DATA_WIDTH-1:0]   mem_alu_result;
    wire [DATA_WIDTH-1:0]   mem_write_data;
    wire [3:0]              mem_rd;
    wire                    mem_reg_write;
    wire                    mem_mem_read;
    wire                    mem_mem_write;
    
    // MEM Stage Signals
    wire [DATA_WIDTH-1:0]   mem_read_data;
    
    // MEM/WB Pipeline Register Outputs
    wire [DATA_WIDTH-1:0]   wb_alu_result;
    wire [DATA_WIDTH-1:0]   wb_mem_data;
    wire [3:0]              wb_rd;
    wire                    wb_reg_write;
    wire                    wb_mem_to_reg;
    
    // WB Stage Signals
    wire [DATA_WIDTH-1:0]   wb_write_data;
    
    // Hazard/Forwarding Signals
    wire                    stall_if;
    wire                    stall_id;
    wire                    flush_id;
    wire                    flush_ex;
    wire [1:0]              forward_a;
    wire [1:0]              forward_b;
    
    // CPSR (Current Program Status Register)
    reg  [31:0]             cpsr;
    wire                    cpsr_n, cpsr_z, cpsr_c, cpsr_v;
    
    // ========================================================================
    // æ¨¡å—å®ä¾‹åŒ–
    // ========================================================================
    
    // ------------------------------------------------------------------------
    // Fetch Unit (IF Stage)
    // ------------------------------------------------------------------------
    fetch_unit #(
        .ADDR_WIDTH(ADDR_WIDTH),
        .DATA_WIDTH(DATA_WIDTH)
    ) u_fetch_unit (
        .clk            (clk),
        .rst_n          (rst_n),
        .stall          (stall_if),
        .branch_taken   (ex_branch_taken),
        .branch_target  (ex_branch_target),
        .pc             (if_pc),
        .pc_plus_4      (if_pc_plus_4),
        .imem_addr      (imem_addr),
        .imem_rd_en     (imem_rd_en),
        .imem_rd_data   (imem_rd_data),
        .imem_rd_valid  (imem_rd_valid),
        .instruction    (if_instruction),
        .valid          (if_valid)
    );
    
    // ------------------------------------------------------------------------
    // IF/ID Pipeline Register
    // ------------------------------------------------------------------------
    if_id_reg #(
        .ADDR_WIDTH(ADDR_WIDTH),
        .DATA_WIDTH(DATA_WIDTH)
    ) u_if_id_reg (
        .clk            (clk),
        .rst_n          (rst_n),
        .stall          (stall_id),
        .flush          (flush_id),
        .if_pc          (if_pc),
        .if_instruction (if_instruction),
        .if_valid       (if_valid),
        .id_pc          (id_pc),
        .id_instruction (id_instruction),
        .id_valid       (id_valid)
    );
    
    // ------------------------------------------------------------------------
    // Decode Unit (ID Stage)
    // ------------------------------------------------------------------------
    decode_unit #(
        .DATA_WIDTH(DATA_WIDTH)
    ) u_decode_unit (
        .clk            (clk),
        .rst_n          (rst_n),
        .instruction    (id_instruction),
        .pc             (id_pc),
        // Control outputs
        .cond           (id_cond),
        .opcode         (id_opcode),
        .s_flag         (id_s_flag),
        .rn             (id_rn),
        .rd             (id_rd),
        .rs             (id_rs),
        .rm             (id_rm),
        .imm12          (id_imm12),
        .reg_write      (id_reg_write),
        .mem_read       (id_mem_read),
        .mem_write      (id_mem_write),
        .branch         (id_branch),
        .alu_src        (id_alu_src),
        .alu_op         (id_alu_op),
        .shift_type     (id_shift_type)
    );
    
    // ------------------------------------------------------------------------
    // Register File
    // ------------------------------------------------------------------------
    register_file #(
        .DATA_WIDTH(DATA_WIDTH),
        .ADDR_WIDTH(4),
        .NUM_REGS(16)
    ) u_register_file (
        .clk            (clk),
        .rst_n          (rst_n),
        // Read ports
        .rd_addr_1      (id_rn),
        .rd_addr_2      (id_rm),
        .rd_addr_3      (id_rs),
        .rd_data_1      (id_rn_data),
        .rd_data_2      (id_rm_data),
        .rd_data_3      (id_rs_data),
        // Write port
        .wr_en          (wb_reg_write),
        .wr_addr        (wb_rd),
        .wr_data        (wb_write_data),
        // PC access
        .pc_in          (if_pc),
        .pc_out         ()
    );
    
    // ------------------------------------------------------------------------
    // ID/EX Pipeline Register
    // ------------------------------------------------------------------------
    id_ex_reg #(
        .ADDR_WIDTH(ADDR_WIDTH),
        .DATA_WIDTH(DATA_WIDTH)
    ) u_id_ex_reg (
        .clk            (clk),
        .rst_n          (rst_n),
        .flush          (flush_ex),
        // Inputs
        .id_pc          (id_pc),
        .id_rn_data     (id_rn_data),
        .id_rm_data     (id_rm_data),
        .id_rs_data     (id_rs_data),
        .id_rd          (id_rd),
        .id_imm12       (id_imm12),
        .id_reg_write   (id_reg_write),
        .id_mem_read    (id_mem_read),
        .id_mem_write   (id_mem_write),
        .id_alu_op      (id_alu_op),
        .id_shift_type  (id_shift_type),
        // Outputs
        .ex_pc          (ex_pc),
        .ex_rn_data     (ex_rn_data),
        .ex_rm_data     (ex_rm_data),
        .ex_rs_data     (ex_rs_data),
        .ex_rd          (ex_rd),
        .ex_imm_ext     (ex_imm_ext),
        .ex_reg_write   (ex_reg_write),
        .ex_mem_read    (ex_mem_read),
        .ex_mem_write   (ex_mem_write),
        .ex_alu_op      (ex_alu_op),
        .ex_shift_type  (ex_shift_type)
    );
    
    // ------------------------------------------------------------------------
    // Execute Unit (EX Stage)
    // ------------------------------------------------------------------------
    execute_unit #(
        .DATA_WIDTH(DATA_WIDTH),
        .ADDR_WIDTH(ADDR_WIDTH)
    ) u_execute_unit (
        .clk            (clk),
        .rst_n          (rst_n),
        // Data inputs
        .rn_data        (ex_rn_data),
        .rm_data        (ex_rm_data),
        .imm_data       (ex_imm_ext),
        .pc             (ex_pc),
        // Control inputs
        .alu_op         (ex_alu_op),
        .shift_type     (ex_shift_type),
        .shift_amount   (ex_shift_amount),
        .alu_src        (1'b0),  // TODO: Connect properly
        .carry_in       (cpsr_c),
        // Forwarding inputs
        .forward_a      (forward_a),
        .forward_b      (forward_b),
        .mem_fwd_data   (mem_alu_result),
        .wb_fwd_data    (wb_write_data),
        // Outputs
        .alu_result     (ex_alu_result),
        .shifted_op     (ex_shifted_operand),
        .alu_flags      (ex_alu_flags),
        .branch_taken   (ex_branch_taken),
        .branch_target  (ex_branch_target)
    );
    
    // ------------------------------------------------------------------------
    // EX/MEM Pipeline Register
    // ------------------------------------------------------------------------
    ex_mem_reg #(
        .DATA_WIDTH(DATA_WIDTH)
    ) u_ex_mem_reg (
        .clk            (clk),
        .rst_n          (rst_n),
        // Inputs
        .ex_alu_result  (ex_alu_result),
        .ex_write_data  (ex_rm_data),
        .ex_rd          (ex_rd),
        .ex_reg_write   (ex_reg_write),
        .ex_mem_read    (ex_mem_read),
        .ex_mem_write   (ex_mem_write),
        // Outputs
        .mem_alu_result (mem_alu_result),
        .mem_write_data (mem_write_data),
        .mem_rd         (mem_rd),
        .mem_reg_write  (mem_reg_write),
        .mem_mem_read   (mem_mem_read),
        .mem_mem_write  (mem_mem_write)
    );
    
    // ------------------------------------------------------------------------
    // Memory Unit (MEM Stage)
    // ------------------------------------------------------------------------
    memory_unit #(
        .DATA_WIDTH(DATA_WIDTH),
        .ADDR_WIDTH(ADDR_WIDTH)
    ) u_memory_unit (
        .clk            (clk),
        .rst_n          (rst_n),
        // Control
        .mem_read       (mem_mem_read),
        .mem_write      (mem_mem_write),
        // Data
        .addr           (mem_alu_result),
        .write_data     (mem_write_data),
        .read_data      (mem_read_data),
        // Memory interface
        .dmem_addr      (dmem_addr),
        .dmem_wr_data   (dmem_wr_data),
        .dmem_wr_en     (dmem_wr_en),
        .dmem_rd_en     (dmem_rd_en),
        .dmem_byte_en   (dmem_byte_en),
        .dmem_rd_data   (dmem_rd_data),
        .dmem_rd_valid  (dmem_rd_valid)
    );
    
    // ------------------------------------------------------------------------
    // MEM/WB Pipeline Register
    // ------------------------------------------------------------------------
    mem_wb_reg #(
        .DATA_WIDTH(DATA_WIDTH)
    ) u_mem_wb_reg (
        .clk            (clk),
        .rst_n          (rst_n),
        // Inputs
        .mem_alu_result (mem_alu_result),
        .mem_read_data  (mem_read_data),
        .mem_rd         (mem_rd),
        .mem_reg_write  (mem_reg_write),
        .mem_mem_read   (mem_mem_read),
        // Outputs
        .wb_alu_result  (wb_alu_result),
        .wb_mem_data    (wb_mem_data),
        .wb_rd          (wb_rd),
        .wb_reg_write   (wb_reg_write),
        .wb_mem_to_reg  (wb_mem_to_reg)
    );
    
    // ------------------------------------------------------------------------
    // Writeback Mux (WB Stage)
    // ------------------------------------------------------------------------
    assign wb_write_data = wb_mem_to_reg ? wb_mem_data : wb_alu_result;
    
    // ------------------------------------------------------------------------
    // Hazard Detection Unit
    // ------------------------------------------------------------------------
    hazard_unit u_hazard_unit (
        .clk            (clk),
        .rst_n          (rst_n),
        // ID stage info
        .id_rn          (id_rn),
        .id_rm          (id_rm),
        .id_branch      (id_branch),
        // EX stage info
        .ex_rd          (ex_rd),
        .ex_mem_read    (ex_mem_read),
        // MEM stage info
        .mem_rd         (mem_rd),
        .mem_reg_write  (mem_reg_write),
        // Branch
        .branch_taken   (ex_branch_taken),
        // Control outputs
        .stall_if       (stall_if),
        .stall_id       (stall_id),
        .flush_id       (flush_id),
        .flush_ex       (flush_ex)
    );
    
    // ------------------------------------------------------------------------
    // Forwarding Unit
    // ------------------------------------------------------------------------
    forwarding_unit u_forwarding_unit (
        // EX stage source registers
        .ex_rn          (id_rn),  // TODO: Need EX stage source reg
        .ex_rm          (id_rm),  // TODO: Need EX stage source reg
        // MEM stage destination
        .mem_rd         (mem_rd),
        .mem_reg_write  (mem_reg_write),
        // WB stage destination
        .wb_rd          (wb_rd),
        .wb_reg_write   (wb_reg_write),
        // Forwarding control
        .forward_a      (forward_a),
        .forward_b      (forward_b)
    );
    
    // ========================================================================
    // CPSR ç®¡ç†
    // ========================================================================
    assign cpsr_n = cpsr[31];
    assign cpsr_z = cpsr[30];
    assign cpsr_c = cpsr[29];
    assign cpsr_v = cpsr[28];
    
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            cpsr <= 32'h0000_001F;  // User mode
        end else begin
            // TODO: Update CPSR based on ALU flags when S bit is set
        end
    end
    
    // ========================================================================
    // è°ƒè¯•è¾“å‡º
    // ========================================================================
    assign debug_pc          = if_pc;
    assign debug_instruction = id_instruction;
    assign debug_halted      = 1'b0;  // TODO: Implement halt logic

endmodule
```

---

## ğŸ’¡ è®¾è®¡è¦ç‚¹è§£æ

### 1. æ¨¡å—åŒ–è®¾è®¡åŸåˆ™

æ¯ä¸ªæµæ°´çº¿é˜¶æ®µéƒ½åº”å°è£…ä¸ºç‹¬ç«‹æ¨¡å—ï¼š
- **é«˜å†…èš**: æ¨¡å—å†…éƒ¨åŠŸèƒ½ç´§å¯†ç›¸å…³
- **ä½è€¦åˆ**: æ¨¡å—é—´é€šè¿‡å®šä¹‰è‰¯å¥½çš„æ¥å£é€šä¿¡
- **å¯æµ‹è¯•æ€§**: æ¯ä¸ªæ¨¡å—å¯ç‹¬ç«‹éªŒè¯

### 2. æµæ°´çº¿å¯„å­˜å™¨è®¾è®¡

æµæ°´çº¿å¯„å­˜å™¨æ˜¯æµæ°´çº¿å¤„ç†å™¨çš„å…³é”®ï¼š

```verilog
// æµæ°´çº¿å¯„å­˜å™¨æ¨¡æ¿
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        // å¼‚æ­¥å¤ä½
        stage_out_reg <= 'd0;
    end else if (flush) begin
        // æµæ°´çº¿å†²åˆ· (æ’å…¥æ°”æ³¡)
        stage_out_reg <= 'd0;
    end else if (!stall) begin
        // æ­£å¸¸æµåŠ¨
        stage_out_reg <= stage_in;
    end
    // stall æ—¶ä¿æŒä¸å˜
end
```

### 3. å‘½åè§„èŒƒ

| å‰ç¼€ | å«ä¹‰ | ç¤ºä¾‹ |
|------|------|------|
| `if_` | IF é˜¶æ®µä¿¡å· | `if_pc`, `if_instruction` |
| `id_` | ID é˜¶æ®µä¿¡å· | `id_opcode`, `id_rn` |
| `ex_` | EX é˜¶æ®µä¿¡å· | `ex_alu_result` |
| `mem_` | MEM é˜¶æ®µä¿¡å· | `mem_read_data` |
| `wb_` | WB é˜¶æ®µä¿¡å· | `wb_write_data` |

---

## âœ… æ£€æŸ¥ç‚¹

å®Œæˆæœ¬å®éªŒåï¼Œè¯·ç¡®è®¤ï¼š

- [ ] Vivado é¡¹ç›®åˆ›å»ºæˆåŠŸ
- [ ] ç›®å½•ç»“æ„ç¬¦åˆè§„èŒƒ
- [ ] `defines.vh` åŒ…å«æ‰€æœ‰å¿…è¦çš„å®å®šä¹‰
- [ ] `cortex_a9_top.v` è¯­æ³•æ£€æŸ¥é€šè¿‡
- [ ] æ‰€æœ‰æ¨¡å—æ¥å£å·²å®šä¹‰ï¼ˆæ¨¡å—ä½“å¯ä¸ºç©ºï¼‰
- [ ] ç»¼åˆè¿è¡Œæ— é”™è¯¯ï¼ˆå…è®¸è­¦å‘Šï¼‰

---

## ğŸ“Š é¢„æœŸç»“æœ

è¿è¡Œç»¼åˆååº”çœ‹åˆ°ï¼š

1. **æ— è¯­æ³•é”™è¯¯**
2. **æ¨¡å—å±‚æ¬¡ç»“æ„** åœ¨ Hierarchy çª—å£æ˜¾ç¤ºæ­£ç¡®
3. **ç«¯å£è¿æ¥è­¦å‘Š** æ˜¯æ­£å¸¸çš„ï¼ˆå­æ¨¡å—å°šæœªå®ç°ï¼‰

---

---

## ğŸ“¦ å…³é”®æ¨¡å—ï¼šFetch Unit

### æ¨¡å—æ¦‚è¿°

`fetch_unit.v` æ˜¯å–æŒ‡é˜¶æ®µ (IF Stage) çš„æ ¸å¿ƒæ¨¡å—ï¼Œè´Ÿè´£ç®¡ç†ç¨‹åºè®¡æ•°å™¨ (PC) å’Œä»æŒ‡ä»¤å­˜å‚¨å™¨è·å–æŒ‡ä»¤ã€‚

### åŠŸèƒ½ç‰¹æ€§

1. **PC ç®¡ç†**
   - å¤ä½æ—¶åˆå§‹åŒ–ä¸º `0x00000000`
   - æ­£å¸¸æ‰§è¡Œæ—¶ PC é€’å¢ (+4)
   - æ”¯æŒåˆ†æ”¯è·³è½¬æ›´æ–° PC

2. **æµæ°´çº¿æ§åˆ¶**
   - Stall: æš‚åœå–æŒ‡æ“ä½œ
   - Flush: æ¸…é™¤å½“å‰æŒ‡ä»¤ï¼ˆæ’å…¥æ°”æ³¡ï¼‰
   - Branch: å¤„ç†åˆ†æ”¯è·³è½¬

3. **æŒ‡ä»¤å­˜å‚¨å™¨æ¥å£**
   - ç”Ÿæˆè¯»åœ°å€å’Œè¯»ä½¿èƒ½
   - æ¥æ”¶æŒ‡ä»¤æ•°æ®

### æ¥å£å®šä¹‰

```verilog
module fetch_unit #(
    parameter ADDR_WIDTH = 32,
    parameter DATA_WIDTH = 32
)(
    // æ—¶é’Ÿå¤ä½
    input  wire                     clk,
    input  wire                     rst_n,
    
    // æµæ°´çº¿æ§åˆ¶
    input  wire                     stall,          // æš‚åœå–æŒ‡
    input  wire                     flush,          // æ¸…é™¤æµæ°´çº¿
    input  wire                     branch_taken,   // åˆ†æ”¯å‘ç”Ÿ
    input  wire [ADDR_WIDTH-1:0]    branch_target,  // åˆ†æ”¯ç›®æ ‡åœ°å€
    
    // PC è¾“å‡º
    output reg  [ADDR_WIDTH-1:0]    pc,             // å½“å‰ PC
    output wire [ADDR_WIDTH-1:0]    pc_next,        // PC + 4
    
    // æŒ‡ä»¤å­˜å‚¨å™¨æ¥å£
    output wire [ADDR_WIDTH-1:0]    imem_addr,      // æŒ‡ä»¤åœ°å€
    output wire                     imem_rd_en,     // è¯»ä½¿èƒ½
    input  wire [DATA_WIDTH-1:0]    imem_rd_data,   // æŒ‡ä»¤æ•°æ®
    input  wire                     imem_rd_valid,  // æ•°æ®æœ‰æ•ˆ
    
    // è¾“å‡º
    output reg  [DATA_WIDTH-1:0]    instruction,    // å–å¾—çš„æŒ‡ä»¤
    output reg                      valid           // æŒ‡ä»¤æœ‰æ•ˆæ ‡å¿—
);
```

### PC æ›´æ–°é€»è¾‘

```
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚           PC æ›´æ–°ä¼˜å…ˆçº§             â”‚
                    â”‚                                     â”‚
                    â”‚  1. å¤ä½ (rst_n = 0) â†’ PC = 0       â”‚
                    â”‚  2. åˆ†æ”¯ (branch_taken) â†’ branch_target â”‚
                    â”‚  3. æš‚åœ (stall) â†’ ä¿æŒä¸å˜        â”‚
                    â”‚  4. æ­£å¸¸ â†’ PC + 4                  â”‚
                    â”‚                                     â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ä¸ cortex_a9_top.v çš„è¿æ¥

åœ¨é¡¶å±‚æ¨¡å—ä¸­ï¼Œfetch_unit çš„å®ä¾‹åŒ–å¦‚ä¸‹ï¼š

```verilog
fetch_unit #(
    .ADDR_WIDTH(ADDR_WIDTH),
    .DATA_WIDTH(DATA_WIDTH)
) u_fetch_unit (
    .clk            (clk),
    .rst_n          (rst_n),
    .stall          (stall_if),         // æ¥è‡ª hazard_unit
    .branch_taken   (ex_branch_taken),  // æ¥è‡ª execute_unit
    .branch_target  (ex_branch_target), // æ¥è‡ª execute_unit
    .pc             (if_pc),            // è¿æ¥åˆ° IF/ID å¯„å­˜å™¨
    .pc_plus_4      (if_pc_plus_4),
    .imem_addr      (imem_addr),        // è¿æ¥åˆ°å¤–éƒ¨æŒ‡ä»¤å­˜å‚¨å™¨
    .imem_rd_en     (imem_rd_en),
    .imem_rd_data   (imem_rd_data),
    .imem_rd_valid  (imem_rd_valid),
    .instruction    (if_instruction),   // è¿æ¥åˆ° IF/ID å¯„å­˜å™¨
    .valid          (if_valid)
);
```

---

## ğŸ”— ä¸‹ä¸€æ­¥

å®Œæˆæœ¬å®éªŒåï¼Œç»§ç»­ **Lab 2: ALU ä¸ Barrel Shifter è®¾è®¡**ï¼Œå¼€å§‹å®ç°æ‰§è¡Œå•å…ƒçš„æ ¸å¿ƒç»„ä»¶ã€‚
