Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: ALULab.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALULab.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALULab"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : ALULab
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : NO
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\work\Digital\Lab\Lab9\Lab9\Div10V2.vf" into library work
Parsing module <Div10V2>.
Analyzing Verilog file "C:\work\Digital\Lab\Lab9\Lab9\selector.vf" into library work
Parsing module <selector>.
Analyzing Verilog file "C:\work\Digital\Lab\Lab9\Lab9\Div100K.vf" into library work
Parsing module <Div10V2_MUSER_Div100K>.
Parsing module <Div100K>.
Analyzing Verilog file "C:\work\Digital\Lab\Lab9\Lab9\display.vf" into library work
Parsing module <M4_1E_HXILINX_display>.
Parsing module <M2_1_HXILINX_display>.
Parsing module <display>.
Analyzing Verilog file "C:\work\Digital\Lab\Lab9\Lab9\DEMUX4to1.vf" into library work
Parsing module <DEMUX4to1>.
Analyzing Verilog file "C:\work\Digital\Lab\Lab9\Lab9\ADDER.vf" into library work
Parsing module <ADDER>.
Analyzing Verilog file "C:\work\Digital\Lab\Lab9\Lab9\decodeTosegment.vf" into library work
Parsing module <OR6_HXILINX_decodeTosegment>.
Parsing module <decodeTosegment>.
Analyzing Verilog file "C:\work\Digital\Lab\Lab9\Lab9\ALULab.vf" into library work
Parsing module <BRLSHFT8_HXILINX_ALULab>.
Parsing module <ADSU8_HXILINX_ALULab>.
Parsing module <M4_1E_HXILINX_ALULab>.
Parsing module <M2_1_HXILINX_ALULab>.
Parsing module <selector_MUSER_ALULab>.
Parsing module <ADDER_MUSER_ALULab>.
Parsing module <DEMUX4to1_MUSER_ALULab>.
Parsing module <Div10V2_MUSER_ALULab>.
Parsing module <Div100K_MUSER_ALULab>.
Parsing module <display_MUSER_ALULab>.
Parsing module <ALULab>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ALULab>.

Elaborating module <DEMUX4to1_MUSER_ALULab>.

Elaborating module <INV>.

Elaborating module <AND4>.

Elaborating module <AND2>.

Elaborating module <display_MUSER_ALULab>.

Elaborating module <M4_1E_HXILINX_ALULab>.

Elaborating module <M2_1_HXILINX_ALULab>.

Elaborating module <OR2>.

Elaborating module <OR4>.

Elaborating module <VCC>.

Elaborating module <decodeTosegment>.

Elaborating module <AND3>.

Elaborating module <OR6_HXILINX_decodeTosegment>.

Elaborating module <OR5>.

Elaborating module <Div100K_MUSER_ALULab>.

Elaborating module <Div10V2_MUSER_ALULab>.

Elaborating module <FDC>.

Elaborating module <ADSU8_HXILINX_ALULab>.

Elaborating module <GND>.

Elaborating module <BRLSHFT8_HXILINX_ALULab>.

Elaborating module <ADDER_MUSER_ALULab>.

Elaborating module <XOR2>.

Elaborating module <selector_MUSER_ALULab>.

Elaborating module <FDP>.
WARNING:HDLCompiler:552 - "C:\work\Digital\Lab\Lab9\Lab9\ALULab.vf" Line 683: Input port SHL is not connected on this instance
WARNING:HDLCompiler:552 - "C:\work\Digital\Lab\Lab9\Lab9\ALULab.vf" Line 713: Input port S1 is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALULab>.
    Related source file is "C:\work\Digital\Lab\Lab9\Lab9\ALULab.vf".
    Set property "HU_SET = XLXI_49_12" for instance <XLXI_49>.
    Set property "HU_SET = XLXI_50_13" for instance <XLXI_50>.
    Set property "HU_SET = XLXI_57_14" for instance <XLXI_57>.
WARNING:Xst:2898 - Port 'S1', unconnected in block instance 'XLXI_57', is tied to GND.
WARNING:Xst:2898 - Port 'S2', unconnected in block instance 'XLXI_57', is tied to GND.
INFO:Xst:3210 - "C:\work\Digital\Lab\Lab9\Lab9\ALULab.vf" line 683: Output port <E> of the instance <XLXI_48> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\work\Digital\Lab\Lab9\Lab9\ALULab.vf" line 693: Output port <CO> of the instance <XLXI_49> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\work\Digital\Lab\Lab9\Lab9\ALULab.vf" line 693: Output port <OFL> of the instance <XLXI_49> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\work\Digital\Lab\Lab9\Lab9\ALULab.vf" line 701: Output port <CO> of the instance <XLXI_50> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\work\Digital\Lab\Lab9\Lab9\ALULab.vf" line 701: Output port <OFL> of the instance <XLXI_50> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ALULab> synthesized.

Synthesizing Unit <DEMUX4to1_MUSER_ALULab>.
    Related source file is "C:\work\Digital\Lab\Lab9\Lab9\ALULab.vf".
    Summary:
	no macro.
Unit <DEMUX4to1_MUSER_ALULab> synthesized.

Synthesizing Unit <display_MUSER_ALULab>.
    Related source file is "C:\work\Digital\Lab\Lab9\Lab9\ALULab.vf".
    Set property "HU_SET = XLXI_5_0" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_6_1" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_7_2" for instance <XLXI_7>.
    Set property "HU_SET = XLXI_8_3" for instance <XLXI_8>.
    Set property "HU_SET = XLXI_9_4" for instance <XLXI_9>.
    Set property "HU_SET = XLXI_10_5" for instance <XLXI_10>.
    Set property "HU_SET = XLXI_11_6" for instance <XLXI_11>.
    Set property "HU_SET = XLXI_12_7" for instance <XLXI_12>.
    Set property "HU_SET = XLXI_43_8" for instance <XLXI_43>.
    Set property "HU_SET = XLXI_44_9" for instance <XLXI_44>.
    Set property "HU_SET = XLXI_45_10" for instance <XLXI_45>.
    Set property "HU_SET = XLXI_46_11" for instance <XLXI_46>.
    Summary:
	no macro.
Unit <display_MUSER_ALULab> synthesized.

Synthesizing Unit <M4_1E_HXILINX_ALULab>.
    Related source file is "C:\work\Digital\Lab\Lab9\Lab9\ALULab.vf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 125.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_ALULab> synthesized.

Synthesizing Unit <M2_1_HXILINX_ALULab>.
    Related source file is "C:\work\Digital\Lab\Lab9\Lab9\ALULab.vf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_ALULab> synthesized.

Synthesizing Unit <decodeTosegment>.
    Related source file is "C:\work\Digital\Lab\Lab9\Lab9\decodeTosegment.vf".
    Set property "HU_SET = XLXI_16_27" for instance <XLXI_16>.
    Summary:
	no macro.
Unit <decodeTosegment> synthesized.

Synthesizing Unit <OR6_HXILINX_decodeTosegment>.
    Related source file is "C:\work\Digital\Lab\Lab9\Lab9\decodeTosegment.vf".
    Summary:
	no macro.
Unit <OR6_HXILINX_decodeTosegment> synthesized.

Synthesizing Unit <Div100K_MUSER_ALULab>.
    Related source file is "C:\work\Digital\Lab\Lab9\Lab9\ALULab.vf".
    Summary:
	no macro.
Unit <Div100K_MUSER_ALULab> synthesized.

Synthesizing Unit <Div10V2_MUSER_ALULab>.
    Related source file is "C:\work\Digital\Lab\Lab9\Lab9\ALULab.vf".
    Summary:
	no macro.
Unit <Div10V2_MUSER_ALULab> synthesized.

Synthesizing Unit <ADSU8_HXILINX_ALULab>.
    Related source file is "C:\work\Digital\Lab\Lab9\Lab9\ALULab.vf".
    Found 9-bit subtractor for signal <GND_19_o_GND_19_o_sub_3_OUT> created at line 94.
    Found 9-bit subtractor for signal <GND_19_o_GND_19_o_sub_4_OUT> created at line 94.
    Found 9-bit adder for signal <n0039> created at line 92.
    Found 9-bit adder for signal <BUS_0001_GND_19_o_add_1_OUT> created at line 92.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <ADSU8_HXILINX_ALULab> synthesized.

Synthesizing Unit <BRLSHFT8_HXILINX_ALULab>.
    Related source file is "C:\work\Digital\Lab\Lab9\Lab9\ALULab.vf".
    Found 1-bit 8-to-1 multiplexer for signal <O0> created at line 57.
    Found 1-bit 8-to-1 multiplexer for signal <O1> created at line 57.
    Found 1-bit 8-to-1 multiplexer for signal <O2> created at line 57.
    Found 1-bit 8-to-1 multiplexer for signal <O3> created at line 57.
    Found 1-bit 8-to-1 multiplexer for signal <O4> created at line 57.
    Found 1-bit 8-to-1 multiplexer for signal <O5> created at line 57.
    Found 1-bit 8-to-1 multiplexer for signal <O6> created at line 57.
    Found 1-bit 8-to-1 multiplexer for signal <O7> created at line 57.
    Summary:
	inferred   8 Multiplexer(s).
Unit <BRLSHFT8_HXILINX_ALULab> synthesized.

Synthesizing Unit <ADDER_MUSER_ALULab>.
    Related source file is "C:\work\Digital\Lab\Lab9\Lab9\ALULab.vf".
    Summary:
	no macro.
Unit <ADDER_MUSER_ALULab> synthesized.

Synthesizing Unit <selector_MUSER_ALULab>.
    Related source file is "C:\work\Digital\Lab\Lab9\Lab9\ALULab.vf".
    Summary:
	no macro.
Unit <selector_MUSER_ALULab> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 9-bit addsub                                          : 4
# Multiplexers                                         : 36
 1-bit 2-to-1 multiplexer                              : 16
 1-bit 4-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 8
 9-bit 2-to-1 multiplexer                              : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 9-bit addsub                                          : 4
# Registers                                            : 24
 Flip-Flops                                            : 24
# Multiplexers                                         : 32
 1-bit 2-to-1 multiplexer                              : 12
 1-bit 4-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 8
 9-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALULab> ...

Optimizing unit <DEMUX4to1_MUSER_ALULab> ...

Optimizing unit <Div10V2_MUSER_ALULab> ...

Optimizing unit <ADDER_MUSER_ALULab> ...

Optimizing unit <decodeTosegment> ...

Optimizing unit <ADSU8_HXILINX_ALULab> ...

Optimizing unit <XLXI_46> ...

Optimizing unit <XLXI_45> ...

Optimizing unit <XLXI_44> ...

Optimizing unit <XLXI_43> ...

Optimizing unit <display_MUSER_ALULab> ...

Optimizing unit <M4_1E_HXILINX_ALULab> ...

Optimizing unit <BRLSHFT8_HXILINX_ALULab> ...

Optimizing unit <OR6_HXILINX_decodeTosegment> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALULab, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 24
 Flip-Flops                                            : 24

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALULab.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 324
#      AND2                        : 93
#      AND3                        : 11
#      AND4                        : 6
#      GND                         : 2
#      INV                         : 81
#      LUT1                        : 7
#      LUT3                        : 36
#      LUT6                        : 9
#      MUXCY                       : 28
#      OR2                         : 2
#      OR4                         : 2
#      OR5                         : 5
#      VCC                         : 2
#      XOR2                        : 8
#      XORCY                       : 32
# FlipFlops/Latches                : 24
#      FDC                         : 23
#      FDP                         : 1
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 33
#      IBUF                        : 17
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              24  out of  11440     0%  
 Number of Slice LUTs:                  133  out of   5720     2%  
    Number used as Logic:               133  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    157
   Number with an unused Flip Flop:     133  out of    157    84%  
   Number with an unused LUT:            24  out of    157    15%  
   Number of fully used LUT-FF pairs:     0  out of    157     0%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                          35
 Number of bonded IOBs:                  35  out of    102    34%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
selAdd                             | BUFGP                       | 4     |
XLXI_47/XLXI_15/XLXN_6             | NONE(XLXI_47/XLXI_15/XLXI_6)| 1     |
XLXI_47/XLXI_15/XLXN_3             | NONE(XLXI_47/XLXI_15/XLXI_5)| 1     |
XLXI_47/XLXI_15/XLXN_1             | NONE(XLXI_47/XLXI_15/XLXI_4)| 1     |
XLXI_47/XLXI_14/XLXN_13            | NONE(XLXI_47/XLXI_15/XLXI_3)| 1     |
XLXI_47/XLXI_14/XLXN_6             | NONE(XLXI_47/XLXI_14/XLXI_6)| 1     |
XLXI_47/XLXI_14/XLXN_3             | NONE(XLXI_47/XLXI_14/XLXI_5)| 1     |
XLXI_47/XLXI_14/XLXN_1             | NONE(XLXI_47/XLXI_14/XLXI_4)| 1     |
XLXI_47/XLXI_16/XLXN_13            | NONE(XLXI_47/XLXI_14/XLXI_3)| 1     |
XLXI_47/XLXI_16/XLXN_6             | NONE(XLXI_47/XLXI_16/XLXI_6)| 1     |
XLXI_47/XLXI_16/XLXN_3             | NONE(XLXI_47/XLXI_16/XLXI_5)| 1     |
XLXI_47/XLXI_16/XLXN_1             | NONE(XLXI_47/XLXI_16/XLXI_4)| 1     |
XLXI_47/XLXI_13/XLXN_13            | NONE(XLXI_47/XLXI_16/XLXI_3)| 1     |
XLXI_47/XLXI_13/XLXN_6             | NONE(XLXI_47/XLXI_13/XLXI_6)| 1     |
XLXI_47/XLXI_13/XLXN_3             | NONE(XLXI_47/XLXI_13/XLXI_5)| 1     |
XLXI_47/XLXI_13/XLXN_1             | NONE(XLXI_47/XLXI_13/XLXI_4)| 1     |
XLXI_47/XLXI_12/XLXN_13            | NONE(XLXI_47/XLXI_13/XLXI_3)| 1     |
XLXI_47/XLXI_12/XLXN_6             | NONE(XLXI_47/XLXI_12/XLXI_6)| 1     |
XLXI_47/XLXI_12/XLXN_3             | NONE(XLXI_47/XLXI_12/XLXI_5)| 1     |
XLXI_47/XLXI_12/XLXN_1             | NONE(XLXI_47/XLXI_12/XLXI_4)| 1     |
CLK                                | BUFGP                       | 1     |
-----------------------------------+-----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.744ns (Maximum Frequency: 364.458MHz)
   Minimum input arrival time before clock: 2.335ns
   Maximum output required time after clock: 16.175ns
   Maximum combinational path delay: 14.421ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'selAdd'
  Clock period: 1.682ns (frequency: 594.513MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.682ns (Levels of Logic = 0)
  Source:            XLXI_66/XLXI_6 (FF)
  Destination:       XLXI_66/XLXI_7 (FF)
  Source Clock:      selAdd rising
  Destination Clock: selAdd rising

  Data Path: XLXI_66/XLXI_6 to XLXI_66/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             22   0.447   1.133  XLXI_66/XLXI_6 (L1_OBUF)
     FDC:D                     0.102          XLXI_66/XLXI_7
    ----------------------------------------
    Total                      1.682ns (0.549ns logic, 1.133ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_47/XLXI_15/XLXN_6'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_47/XLXI_15/XLXI_6 (FF)
  Destination:       XLXI_47/XLXI_15/XLXI_6 (FF)
  Source Clock:      XLXI_47/XLXI_15/XLXN_6 falling
  Destination Clock: XLXI_47/XLXI_15/XLXN_6 falling

  Data Path: XLXI_47/XLXI_15/XLXI_6 to XLXI_47/XLXI_15/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_47/XLXI_15/XLXI_6 (XLXI_47/XLXI_15/XLXN_13)
     AND2:I1->O            4   0.223   0.683  XLXI_47/XLXI_15/XLXI_11 (XLXI_47/XLXI_15/XLXN_18)
     FDC:CLR                   0.430          XLXI_47/XLXI_15/XLXI_6
    ----------------------------------------
    Total                      2.744ns (1.100ns logic, 1.644ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_47/XLXI_15/XLXN_3'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_47/XLXI_15/XLXI_5 (FF)
  Destination:       XLXI_47/XLXI_15/XLXI_5 (FF)
  Source Clock:      XLXI_47/XLXI_15/XLXN_3 falling
  Destination Clock: XLXI_47/XLXI_15/XLXN_3 falling

  Data Path: XLXI_47/XLXI_15/XLXI_5 to XLXI_47/XLXI_15/XLXI_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_47/XLXI_15/XLXI_5 (XLXI_47/XLXI_15/XLXN_6)
     INV:I->O              2   0.568   0.616  XLXI_47/XLXI_15/XLXI_9 (XLXI_47/XLXI_15/XLXN_12)
     FDC:D                     0.102          XLXI_47/XLXI_15/XLXI_5
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_47/XLXI_15/XLXN_1'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_47/XLXI_15/XLXI_4 (FF)
  Destination:       XLXI_47/XLXI_15/XLXI_4 (FF)
  Source Clock:      XLXI_47/XLXI_15/XLXN_1 falling
  Destination Clock: XLXI_47/XLXI_15/XLXN_1 falling

  Data Path: XLXI_47/XLXI_15/XLXI_4 to XLXI_47/XLXI_15/XLXI_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_47/XLXI_15/XLXI_4 (XLXI_47/XLXI_15/XLXN_3)
     AND2:I0->O            4   0.203   0.683  XLXI_47/XLXI_15/XLXI_11 (XLXI_47/XLXI_15/XLXN_18)
     FDC:CLR                   0.430          XLXI_47/XLXI_15/XLXI_4
    ----------------------------------------
    Total                      2.744ns (1.080ns logic, 1.664ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_47/XLXI_14/XLXN_13'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_47/XLXI_15/XLXI_3 (FF)
  Destination:       XLXI_47/XLXI_15/XLXI_3 (FF)
  Source Clock:      XLXI_47/XLXI_14/XLXN_13 falling
  Destination Clock: XLXI_47/XLXI_14/XLXN_13 falling

  Data Path: XLXI_47/XLXI_15/XLXI_3 to XLXI_47/XLXI_15/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_47/XLXI_15/XLXI_3 (XLXI_47/XLXI_15/XLXN_1)
     INV:I->O              2   0.568   0.616  XLXI_47/XLXI_15/XLXI_7 (XLXI_47/XLXI_15/XLXN_9)
     FDC:D                     0.102          XLXI_47/XLXI_15/XLXI_3
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_47/XLXI_14/XLXN_6'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_47/XLXI_14/XLXI_6 (FF)
  Destination:       XLXI_47/XLXI_14/XLXI_6 (FF)
  Source Clock:      XLXI_47/XLXI_14/XLXN_6 falling
  Destination Clock: XLXI_47/XLXI_14/XLXN_6 falling

  Data Path: XLXI_47/XLXI_14/XLXI_6 to XLXI_47/XLXI_14/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_47/XLXI_14/XLXI_6 (XLXI_47/XLXI_14/XLXN_13)
     AND2:I1->O            4   0.223   0.683  XLXI_47/XLXI_14/XLXI_11 (XLXI_47/XLXI_14/XLXN_18)
     FDC:CLR                   0.430          XLXI_47/XLXI_14/XLXI_6
    ----------------------------------------
    Total                      2.744ns (1.100ns logic, 1.644ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_47/XLXI_14/XLXN_3'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_47/XLXI_14/XLXI_5 (FF)
  Destination:       XLXI_47/XLXI_14/XLXI_5 (FF)
  Source Clock:      XLXI_47/XLXI_14/XLXN_3 falling
  Destination Clock: XLXI_47/XLXI_14/XLXN_3 falling

  Data Path: XLXI_47/XLXI_14/XLXI_5 to XLXI_47/XLXI_14/XLXI_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_47/XLXI_14/XLXI_5 (XLXI_47/XLXI_14/XLXN_6)
     INV:I->O              2   0.568   0.616  XLXI_47/XLXI_14/XLXI_9 (XLXI_47/XLXI_14/XLXN_12)
     FDC:D                     0.102          XLXI_47/XLXI_14/XLXI_5
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_47/XLXI_14/XLXN_1'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_47/XLXI_14/XLXI_4 (FF)
  Destination:       XLXI_47/XLXI_14/XLXI_4 (FF)
  Source Clock:      XLXI_47/XLXI_14/XLXN_1 falling
  Destination Clock: XLXI_47/XLXI_14/XLXN_1 falling

  Data Path: XLXI_47/XLXI_14/XLXI_4 to XLXI_47/XLXI_14/XLXI_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_47/XLXI_14/XLXI_4 (XLXI_47/XLXI_14/XLXN_3)
     AND2:I0->O            4   0.203   0.683  XLXI_47/XLXI_14/XLXI_11 (XLXI_47/XLXI_14/XLXN_18)
     FDC:CLR                   0.430          XLXI_47/XLXI_14/XLXI_4
    ----------------------------------------
    Total                      2.744ns (1.080ns logic, 1.664ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_47/XLXI_16/XLXN_13'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_47/XLXI_14/XLXI_3 (FF)
  Destination:       XLXI_47/XLXI_14/XLXI_3 (FF)
  Source Clock:      XLXI_47/XLXI_16/XLXN_13 falling
  Destination Clock: XLXI_47/XLXI_16/XLXN_13 falling

  Data Path: XLXI_47/XLXI_14/XLXI_3 to XLXI_47/XLXI_14/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_47/XLXI_14/XLXI_3 (XLXI_47/XLXI_14/XLXN_1)
     INV:I->O              2   0.568   0.616  XLXI_47/XLXI_14/XLXI_7 (XLXI_47/XLXI_14/XLXN_9)
     FDC:D                     0.102          XLXI_47/XLXI_14/XLXI_3
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_47/XLXI_16/XLXN_6'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_47/XLXI_16/XLXI_6 (FF)
  Destination:       XLXI_47/XLXI_16/XLXI_6 (FF)
  Source Clock:      XLXI_47/XLXI_16/XLXN_6 falling
  Destination Clock: XLXI_47/XLXI_16/XLXN_6 falling

  Data Path: XLXI_47/XLXI_16/XLXI_6 to XLXI_47/XLXI_16/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_47/XLXI_16/XLXI_6 (XLXI_47/XLXI_16/XLXN_13)
     AND2:I1->O            4   0.223   0.683  XLXI_47/XLXI_16/XLXI_11 (XLXI_47/XLXI_16/XLXN_18)
     FDC:CLR                   0.430          XLXI_47/XLXI_16/XLXI_6
    ----------------------------------------
    Total                      2.744ns (1.100ns logic, 1.644ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_47/XLXI_16/XLXN_3'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_47/XLXI_16/XLXI_5 (FF)
  Destination:       XLXI_47/XLXI_16/XLXI_5 (FF)
  Source Clock:      XLXI_47/XLXI_16/XLXN_3 falling
  Destination Clock: XLXI_47/XLXI_16/XLXN_3 falling

  Data Path: XLXI_47/XLXI_16/XLXI_5 to XLXI_47/XLXI_16/XLXI_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_47/XLXI_16/XLXI_5 (XLXI_47/XLXI_16/XLXN_6)
     INV:I->O              2   0.568   0.616  XLXI_47/XLXI_16/XLXI_9 (XLXI_47/XLXI_16/XLXN_12)
     FDC:D                     0.102          XLXI_47/XLXI_16/XLXI_5
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_47/XLXI_16/XLXN_1'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_47/XLXI_16/XLXI_4 (FF)
  Destination:       XLXI_47/XLXI_16/XLXI_4 (FF)
  Source Clock:      XLXI_47/XLXI_16/XLXN_1 falling
  Destination Clock: XLXI_47/XLXI_16/XLXN_1 falling

  Data Path: XLXI_47/XLXI_16/XLXI_4 to XLXI_47/XLXI_16/XLXI_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_47/XLXI_16/XLXI_4 (XLXI_47/XLXI_16/XLXN_3)
     AND2:I0->O            4   0.203   0.683  XLXI_47/XLXI_16/XLXI_11 (XLXI_47/XLXI_16/XLXN_18)
     FDC:CLR                   0.430          XLXI_47/XLXI_16/XLXI_4
    ----------------------------------------
    Total                      2.744ns (1.080ns logic, 1.664ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_47/XLXI_13/XLXN_13'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_47/XLXI_16/XLXI_3 (FF)
  Destination:       XLXI_47/XLXI_16/XLXI_3 (FF)
  Source Clock:      XLXI_47/XLXI_13/XLXN_13 falling
  Destination Clock: XLXI_47/XLXI_13/XLXN_13 falling

  Data Path: XLXI_47/XLXI_16/XLXI_3 to XLXI_47/XLXI_16/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_47/XLXI_16/XLXI_3 (XLXI_47/XLXI_16/XLXN_1)
     INV:I->O              2   0.568   0.616  XLXI_47/XLXI_16/XLXI_7 (XLXI_47/XLXI_16/XLXN_9)
     FDC:D                     0.102          XLXI_47/XLXI_16/XLXI_3
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_47/XLXI_13/XLXN_6'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_47/XLXI_13/XLXI_6 (FF)
  Destination:       XLXI_47/XLXI_13/XLXI_6 (FF)
  Source Clock:      XLXI_47/XLXI_13/XLXN_6 falling
  Destination Clock: XLXI_47/XLXI_13/XLXN_6 falling

  Data Path: XLXI_47/XLXI_13/XLXI_6 to XLXI_47/XLXI_13/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_47/XLXI_13/XLXI_6 (XLXI_47/XLXI_13/XLXN_13)
     AND2:I1->O            4   0.223   0.683  XLXI_47/XLXI_13/XLXI_11 (XLXI_47/XLXI_13/XLXN_18)
     FDC:CLR                   0.430          XLXI_47/XLXI_13/XLXI_6
    ----------------------------------------
    Total                      2.744ns (1.100ns logic, 1.644ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_47/XLXI_13/XLXN_3'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_47/XLXI_13/XLXI_5 (FF)
  Destination:       XLXI_47/XLXI_13/XLXI_5 (FF)
  Source Clock:      XLXI_47/XLXI_13/XLXN_3 falling
  Destination Clock: XLXI_47/XLXI_13/XLXN_3 falling

  Data Path: XLXI_47/XLXI_13/XLXI_5 to XLXI_47/XLXI_13/XLXI_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_47/XLXI_13/XLXI_5 (XLXI_47/XLXI_13/XLXN_6)
     INV:I->O              2   0.568   0.616  XLXI_47/XLXI_13/XLXI_9 (XLXI_47/XLXI_13/XLXN_12)
     FDC:D                     0.102          XLXI_47/XLXI_13/XLXI_5
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_47/XLXI_13/XLXN_1'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_47/XLXI_13/XLXI_4 (FF)
  Destination:       XLXI_47/XLXI_13/XLXI_4 (FF)
  Source Clock:      XLXI_47/XLXI_13/XLXN_1 falling
  Destination Clock: XLXI_47/XLXI_13/XLXN_1 falling

  Data Path: XLXI_47/XLXI_13/XLXI_4 to XLXI_47/XLXI_13/XLXI_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_47/XLXI_13/XLXI_4 (XLXI_47/XLXI_13/XLXN_3)
     AND2:I0->O            4   0.203   0.683  XLXI_47/XLXI_13/XLXI_11 (XLXI_47/XLXI_13/XLXN_18)
     FDC:CLR                   0.430          XLXI_47/XLXI_13/XLXI_4
    ----------------------------------------
    Total                      2.744ns (1.080ns logic, 1.664ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_47/XLXI_12/XLXN_13'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_47/XLXI_13/XLXI_3 (FF)
  Destination:       XLXI_47/XLXI_13/XLXI_3 (FF)
  Source Clock:      XLXI_47/XLXI_12/XLXN_13 falling
  Destination Clock: XLXI_47/XLXI_12/XLXN_13 falling

  Data Path: XLXI_47/XLXI_13/XLXI_3 to XLXI_47/XLXI_13/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_47/XLXI_13/XLXI_3 (XLXI_47/XLXI_13/XLXN_1)
     INV:I->O              2   0.568   0.616  XLXI_47/XLXI_13/XLXI_7 (XLXI_47/XLXI_13/XLXN_9)
     FDC:D                     0.102          XLXI_47/XLXI_13/XLXI_3
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_47/XLXI_12/XLXN_6'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_47/XLXI_12/XLXI_6 (FF)
  Destination:       XLXI_47/XLXI_12/XLXI_6 (FF)
  Source Clock:      XLXI_47/XLXI_12/XLXN_6 falling
  Destination Clock: XLXI_47/XLXI_12/XLXN_6 falling

  Data Path: XLXI_47/XLXI_12/XLXI_6 to XLXI_47/XLXI_12/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_47/XLXI_12/XLXI_6 (XLXI_47/XLXI_12/XLXN_13)
     AND2:I1->O            4   0.223   0.683  XLXI_47/XLXI_12/XLXI_11 (XLXI_47/XLXI_12/XLXN_18)
     FDC:CLR                   0.430          XLXI_47/XLXI_12/XLXI_6
    ----------------------------------------
    Total                      2.744ns (1.100ns logic, 1.644ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_47/XLXI_12/XLXN_3'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_47/XLXI_12/XLXI_5 (FF)
  Destination:       XLXI_47/XLXI_12/XLXI_5 (FF)
  Source Clock:      XLXI_47/XLXI_12/XLXN_3 falling
  Destination Clock: XLXI_47/XLXI_12/XLXN_3 falling

  Data Path: XLXI_47/XLXI_12/XLXI_5 to XLXI_47/XLXI_12/XLXI_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_47/XLXI_12/XLXI_5 (XLXI_47/XLXI_12/XLXN_6)
     INV:I->O              2   0.568   0.616  XLXI_47/XLXI_12/XLXI_9 (XLXI_47/XLXI_12/XLXN_12)
     FDC:D                     0.102          XLXI_47/XLXI_12/XLXI_5
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_47/XLXI_12/XLXN_1'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_47/XLXI_12/XLXI_4 (FF)
  Destination:       XLXI_47/XLXI_12/XLXI_4 (FF)
  Source Clock:      XLXI_47/XLXI_12/XLXN_1 falling
  Destination Clock: XLXI_47/XLXI_12/XLXN_1 falling

  Data Path: XLXI_47/XLXI_12/XLXI_4 to XLXI_47/XLXI_12/XLXI_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_47/XLXI_12/XLXI_4 (XLXI_47/XLXI_12/XLXN_3)
     AND2:I0->O            4   0.203   0.683  XLXI_47/XLXI_12/XLXI_11 (XLXI_47/XLXI_12/XLXN_18)
     FDC:CLR                   0.430          XLXI_47/XLXI_12/XLXI_4
    ----------------------------------------
    Total                      2.744ns (1.080ns logic, 1.664ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_47/XLXI_12/XLXI_3 (FF)
  Destination:       XLXI_47/XLXI_12/XLXI_3 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_47/XLXI_12/XLXI_3 to XLXI_47/XLXI_12/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_47/XLXI_12/XLXI_3 (XLXI_47/XLXI_12/XLXN_1)
     INV:I->O              2   0.568   0.616  XLXI_47/XLXI_12/XLXI_7 (XLXI_47/XLXI_12/XLXN_9)
     FDC:D                     0.102          XLXI_47/XLXI_12/XLXI_3
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'selAdd'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.335ns (Levels of Logic = 1)
  Source:            selSub (PAD)
  Destination:       XLXI_66/XLXI_8 (FF)
  Destination Clock: selAdd rising

  Data Path: selSub to XLXI_66/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.683  selSub_IBUF (selSub_IBUF)
     FDP:PRE                   0.430          XLXI_66/XLXI_2
    ----------------------------------------
    Total                      2.335ns (1.652ns logic, 0.683ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'selAdd'
  Total number of paths / destination ports: 53166 / 11
-------------------------------------------------------------------------
Offset:              16.175ns (Levels of Logic = 20)
  Source:            XLXI_66/XLXI_6 (FF)
  Destination:       segment<0> (PAD)
  Source Clock:      selAdd rising

  Data Path: XLXI_66/XLXI_6 to segment<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             22   0.447   1.133  XLXI_66/XLXI_6 (L1_OBUF)
     INV:I->O              3   0.568   0.898  XLXI_1/XLXI_2 (XLXI_1/XLXN_157)
     AND4:I2->O            8   0.320   1.167  XLXI_1/XLXI_5 (XLXI_1/XLXN_193)
     AND2:I0->O            1   0.203   0.808  XLXI_1/XLXI_6 (XLXN_104<0>)
     begin scope: 'XLXI_49:A<0>'
     LUT3:I0->O            1   0.205   0.000  Mmux_adsu_tmp_A_rs_lut<0> (Mmux_adsu_tmp_A_rs_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mmux_adsu_tmp_A_rs_cy<0> (Mmux_adsu_tmp_A_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_adsu_tmp_A_rs_cy<1> (Mmux_adsu_tmp_A_rs_cy<1>)
     XORCY:CI->O           1   0.180   0.580  Mmux_adsu_tmp_A_rs_xor<2> (Mmux_adsu_tmp_rs_lut<2>)
     LUT1:I0->O            1   0.205   0.000  Mmux_adsu_tmp_rs_cy<2>_rt (Mmux_adsu_tmp_rs_cy<2>_rt)
     MUXCY:S->O            1   0.172   0.000  Mmux_adsu_tmp_rs_cy<2> (Mmux_adsu_tmp_rs_cy<2>)
     XORCY:CI->O           1   0.180   0.684  Mmux_adsu_tmp_rs_xor<3> (S<3>)
     end scope: 'XLXI_49:S<3>'
     begin scope: 'XLXI_12/XLXI_8:D0'
     LUT6:I4->O            1   0.203   0.684  Mmux_O1 (O)
     end scope: 'XLXI_12/XLXI_8:O'
     begin scope: 'XLXI_12/XLXI_46:D0'
     LUT3:I1->O           22   0.203   1.133  Mmux_O11 (O)
     end scope: 'XLXI_12/XLXI_46:O'
     INV:I->O              1   0.568   0.924  XLXI_13/XLXI_7 (XLXI_13/XLXN_16)
     AND2:I1->O            1   0.223   0.944  XLXI_13/XLXI_6 (XLXI_13/XLXN_22)
     begin scope: 'XLXI_13/XLXI_16:I4'
     LUT6:I0->O            1   0.203   0.579  O1 (O)
     end scope: 'XLXI_13/XLXI_16:O'
     OBUF:I->O                 2.571          segment_0_OBUF (segment<0>)
    ----------------------------------------
    Total                     16.175ns (6.642ns logic, 9.533ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_47/XLXI_15/XLXN_6'
  Total number of paths / destination ports: 83 / 9
-------------------------------------------------------------------------
Offset:              9.954ns (Levels of Logic = 8)
  Source:            XLXI_47/XLXI_15/XLXI_6 (FF)
  Destination:       segment<0> (PAD)
  Source Clock:      XLXI_47/XLXI_15/XLXN_6 falling

  Data Path: XLXI_47/XLXI_15/XLXI_6 to segment<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  XLXI_47/XLXI_15/XLXI_6 (XLXI_47/XLXI_15/XLXN_13)
     INV:I->O              6   0.568   0.973  XLXI_47/XLXI_15/XLXI_10 (XLXN_174)
     begin scope: 'XLXI_12/XLXI_46:S0'
     LUT3:I0->O           22   0.205   1.133  Mmux_O11 (O)
     end scope: 'XLXI_12/XLXI_46:O'
     INV:I->O              1   0.568   0.924  XLXI_13/XLXI_7 (XLXI_13/XLXN_16)
     AND2:I1->O            1   0.223   0.944  XLXI_13/XLXI_6 (XLXI_13/XLXN_22)
     begin scope: 'XLXI_13/XLXI_16:I4'
     LUT6:I0->O            1   0.203   0.579  O1 (O)
     end scope: 'XLXI_13/XLXI_16:O'
     OBUF:I->O                 2.571          segment_0_OBUF (segment<0>)
    ----------------------------------------
    Total                      9.954ns (4.785ns logic, 5.169ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 19828 / 7
-------------------------------------------------------------------------
Delay:               14.421ns (Levels of Logic = 17)
  Source:            InputA<0> (PAD)
  Destination:       segment<3> (PAD)

  Data Path: InputA<0> to segment<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   1.028  InputA_0_IBUF (InputA_0_IBUF)
     AND2:I1->O            1   0.223   0.579  XLXI_1/XLXI_67 (XLXN_105<0>)
     begin scope: 'XLXI_50:A<0>'
     INV:I->O              1   0.206   0.000  Mmux_adsu_tmp_A_rs_lut<0>1_INV_0 (Mmux_adsu_tmp_A_rs_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mmux_adsu_tmp_A_rs_cy<0> (Mmux_adsu_tmp_A_rs_cy<0>)
     XORCY:CI->O           1   0.180   0.808  Mmux_adsu_tmp_A_rs_xor<1> (Mmux_adsu_tmp_rs_A<1>)
     LUT3:I0->O            1   0.205   0.000  Mmux_adsu_tmp_rs_lut<1> (Mmux_adsu_tmp_rs_lut<1>)
     XORCY:LI->O           1   0.136   0.684  Mmux_adsu_tmp_rs_xor<1> (S<1>)
     end scope: 'XLXI_50:S<1>'
     begin scope: 'XLXI_12/XLXI_6:D1'
     LUT3:I1->O            1   0.203   0.580  Mmux_O1_SW0 (N01)
     LUT6:I5->O            1   0.205   0.684  Mmux_O1 (O)
     end scope: 'XLXI_12/XLXI_6:O'
     begin scope: 'XLXI_12/XLXI_44:D0'
     LUT3:I1->O           20   0.203   1.092  Mmux_O11 (O)
     end scope: 'XLXI_12/XLXI_44:O'
     INV:I->O              1   0.568   0.924  XLXI_13/XLXI_30 (XLXI_13/XLXN_41)
     AND3:I1->O            1   0.223   0.944  XLXI_13/XLXI_28 (XLXI_13/XLXN_37)
     OR5:I0->O             1   0.203   0.579  XLXI_13/XLXI_42 (segment_1_OBUF)
     OBUF:I->O                 2.571          segment_1_OBUF (segment<1>)
    ----------------------------------------
    Total                     14.421ns (6.520ns logic, 7.901ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
CLK                   |    2.312|         |         |         |
XLXI_47/XLXI_12/XLXN_1|         |    2.744|         |         |
XLXI_47/XLXI_12/XLXN_6|         |    2.744|         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_47/XLXI_12/XLXN_1
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_47/XLXI_12/XLXN_1|         |         |    2.744|         |
XLXI_47/XLXI_12/XLXN_6|         |         |    2.744|         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_47/XLXI_12/XLXN_13
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
XLXI_47/XLXI_12/XLXN_13|         |         |    2.312|         |
XLXI_47/XLXI_13/XLXN_1 |         |         |    2.744|         |
XLXI_47/XLXI_13/XLXN_6 |         |         |    2.744|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_47/XLXI_12/XLXN_3
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_47/XLXI_12/XLXN_1|         |         |    2.744|         |
XLXI_47/XLXI_12/XLXN_3|         |         |    2.312|         |
XLXI_47/XLXI_12/XLXN_6|         |         |    2.744|         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_47/XLXI_12/XLXN_6
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_47/XLXI_12/XLXN_1|         |         |    2.744|         |
XLXI_47/XLXI_12/XLXN_6|         |         |    2.744|         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_47/XLXI_13/XLXN_1
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_47/XLXI_13/XLXN_1|         |         |    2.744|         |
XLXI_47/XLXI_13/XLXN_6|         |         |    2.744|         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_47/XLXI_13/XLXN_13
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
XLXI_47/XLXI_13/XLXN_13|         |         |    2.312|         |
XLXI_47/XLXI_16/XLXN_1 |         |         |    2.744|         |
XLXI_47/XLXI_16/XLXN_6 |         |         |    2.744|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_47/XLXI_13/XLXN_3
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_47/XLXI_13/XLXN_1|         |         |    2.744|         |
XLXI_47/XLXI_13/XLXN_3|         |         |    2.312|         |
XLXI_47/XLXI_13/XLXN_6|         |         |    2.744|         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_47/XLXI_13/XLXN_6
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_47/XLXI_13/XLXN_1|         |         |    2.744|         |
XLXI_47/XLXI_13/XLXN_6|         |         |    2.744|         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_47/XLXI_14/XLXN_1
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_47/XLXI_14/XLXN_1|         |         |    2.744|         |
XLXI_47/XLXI_14/XLXN_6|         |         |    2.744|         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_47/XLXI_14/XLXN_13
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
XLXI_47/XLXI_14/XLXN_13|         |         |    2.312|         |
XLXI_47/XLXI_15/XLXN_1 |         |         |    2.744|         |
XLXI_47/XLXI_15/XLXN_6 |         |         |    2.744|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_47/XLXI_14/XLXN_3
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_47/XLXI_14/XLXN_1|         |         |    2.744|         |
XLXI_47/XLXI_14/XLXN_3|         |         |    2.312|         |
XLXI_47/XLXI_14/XLXN_6|         |         |    2.744|         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_47/XLXI_14/XLXN_6
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_47/XLXI_14/XLXN_1|         |         |    2.744|         |
XLXI_47/XLXI_14/XLXN_6|         |         |    2.744|         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_47/XLXI_15/XLXN_1
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_47/XLXI_15/XLXN_1|         |         |    2.744|         |
XLXI_47/XLXI_15/XLXN_6|         |         |    2.744|         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_47/XLXI_15/XLXN_3
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_47/XLXI_15/XLXN_1|         |         |    2.744|         |
XLXI_47/XLXI_15/XLXN_3|         |         |    2.312|         |
XLXI_47/XLXI_15/XLXN_6|         |         |    2.744|         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_47/XLXI_15/XLXN_6
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_47/XLXI_15/XLXN_1|         |         |    2.744|         |
XLXI_47/XLXI_15/XLXN_6|         |         |    2.744|         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_47/XLXI_16/XLXN_1
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_47/XLXI_16/XLXN_1|         |         |    2.744|         |
XLXI_47/XLXI_16/XLXN_6|         |         |    2.744|         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_47/XLXI_16/XLXN_13
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
XLXI_47/XLXI_14/XLXN_1 |         |         |    2.744|         |
XLXI_47/XLXI_14/XLXN_6 |         |         |    2.744|         |
XLXI_47/XLXI_16/XLXN_13|         |         |    2.312|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_47/XLXI_16/XLXN_3
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_47/XLXI_16/XLXN_1|         |         |    2.744|         |
XLXI_47/XLXI_16/XLXN_3|         |         |    2.312|         |
XLXI_47/XLXI_16/XLXN_6|         |         |    2.744|         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_47/XLXI_16/XLXN_6
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_47/XLXI_16/XLXN_1|         |         |    2.744|         |
XLXI_47/XLXI_16/XLXN_6|         |         |    2.744|         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock selAdd
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
selAdd         |    1.682|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.33 secs
 
--> 

Total memory usage is 4486072 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    7 (   0 filtered)

