<h2 id="id-2018-05-21Meetingnotes--CustomerTest-BenchRequirements...-Date">Date</h2><p><time datetime="2018-05-21" class="date-past">21 May 2018</time></p><h2 id="id-2018-05-21Meetingnotes--CustomerTest-BenchRequirements...-Attendees">Attendees</h2><ul><li><p><a class="confluence-userlink user-mention" data-account-id="5ed63c82037d930c16bd8c73" href="https://arterisip.atlassian.net/wiki/people/5ed63c82037d930c16bd8c73?ref=confluence" target="_blank" data-linked-resource-id="327834" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Saad Zahid</a></p></li><li><p><a class="confluence-userlink user-mention" data-account-id="624b3806258562006fa69302" href="https://arterisip.atlassian.net/wiki/people/624b3806258562006fa69302?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chirag Gandhi (Deactivated)</a></p></li><li><a class="confluence-userlink user-mention" data-account-id="6245027a2e101c006a8e1370" href="https://arterisip.atlassian.net/wiki/people/6245027a2e101c006a8e1370?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">alexis boutillier (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b37b82e101c006a910636" href="https://arterisip.atlassian.net/wiki/people/624b37b82e101c006a910636?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Manadher Kharroubi (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b37fc258562006fa692fa" href="https://arterisip.atlassian.net/wiki/people/624b37fc258562006fa692fa?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">John Coddington (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b373df6a26900695fd0fc" href="https://arterisip.atlassian.net/wiki/people/624b373df6a26900695fd0fc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Syed Shah (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b373bf6a26900695fd0f8" href="https://arterisip.atlassian.net/wiki/people/624b373bf6a26900695fd0f8?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Joe Butler (Deactivated)</a></li></ul><h2 id="id-2018-05-21Meetingnotes--CustomerTest-BenchRequirements...-Agenda">Agenda</h2><ol><li>Requirements from CAE team to help them and Customers get the confidence in generated RTL.</li><li>What we need to deliver for Symphony Test bench (Presto)</li><li>What we need to deliver for Ncore 3.0 Test bench.</li><li>What Maestro need from Symphony DV team and Ncore DV team?.</li></ol><h2 id="id-2018-05-21Meetingnotes--CustomerTest-BenchRequirements...-Discussionitems">Discussion items</h2><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Notes</th></tr><tr><td class="confluenceTd"><ol><li>Items from JAMA (NCR3-MRD-76) – Customer Testbench<br/><ol><li>Resiliency test with customer hooks</li><li>RegisterMap tests</li><li>Error Logger tests</li><li>Power tests</li><li>Functional BIST step through - Already done in UVM</li><li>Security test (trustZone + firewall)</li><li>External ECC driving test (require customer to implement the placeholder)</li><li>Coherent memory map tests.</li><li>Coherent transactions.</li><li>Non-Coherent transactions.</li><li>DVM transactions.</li></ol></li><li><a class="confluence-userlink user-mention" data-account-id="6245027a2e101c006a8e1370" href="https://arterisip.atlassian.net/wiki/people/6245027a2e101c006a8e1370?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">alexis boutillier (Deactivated)</a> will sync-up CAE team and create details list of customer test-bench requirement for Symphony.<ol><li>System integrity tests.</li><li>System feature tests</li><li>Power aware verification tests (UPF?)</li><li>Memory map... ETC...</li></ol></li><li>Also discuss that SW will provide tool to auto-connect SV interfaces to RTL signal level wires.</li></ol></td></tr><tr><td class="confluenceTd"> </td></tr></tbody></table></div><h2 id="id-2018-05-21Meetingnotes--CustomerTest-BenchRequirements...-Actionitems">Action items</h2><ul class="inline-task-list" data-inline-tasks-content-id="16169506"><li data-inline-task-id="1"><a class="confluence-userlink user-mention" data-account-id="6245027a2e101c006a8e1370" href="https://arterisip.atlassian.net/wiki/people/6245027a2e101c006a8e1370?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">alexis boutillier (Deactivated)</a> will provide details list of item needed for Symphony customer level test-bench. (as explain above item # 2)</li><li data-inline-task-id="2"><a class="confluence-userlink user-mention" data-account-id="624b37b82e101c006a910636" href="https://arterisip.atlassian.net/wiki/people/624b37b82e101c006a910636?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Manadher Kharroubi (Deactivated)</a> will provide a tool to auto-connect System-Verilog interfaces to RTL top level wires.<br/><br/></li></ul>