
LoRa_sx1262.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c14  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005ac  08004cd4  08004cd4  00005cd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005280  08005280  0000707c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005280  08005280  0000707c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005280  08005280  0000707c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005280  08005280  00006280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005284  08005284  00006284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08005288  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000026c  2000007c  08005304  0000707c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002e8  08005304  000072e8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000707c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dbcb  00000000  00000000  000070a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002061  00000000  00000000  00014c6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b80  00000000  00000000  00016cd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008cb  00000000  00000000  00017850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000116d7  00000000  00000000  0001811b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e0e5  00000000  00000000  000297f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00068a6d  00000000  00000000  000378d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a0344  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003198  00000000  00000000  000a0388  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000a3520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000007c 	.word	0x2000007c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004cbc 	.word	0x08004cbc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000080 	.word	0x20000080
 8000104:	08004cbc 	.word	0x08004cbc

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000234:	b590      	push	{r4, r7, lr}
 8000236:	b08b      	sub	sp, #44	@ 0x2c
 8000238:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800023a:	2414      	movs	r4, #20
 800023c:	193b      	adds	r3, r7, r4
 800023e:	0018      	movs	r0, r3
 8000240:	2314      	movs	r3, #20
 8000242:	001a      	movs	r2, r3
 8000244:	2100      	movs	r1, #0
 8000246:	f003 fe89 	bl	8003f5c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800024a:	4b4b      	ldr	r3, [pc, #300]	@ (8000378 <MX_GPIO_Init+0x144>)
 800024c:	695a      	ldr	r2, [r3, #20]
 800024e:	4b4a      	ldr	r3, [pc, #296]	@ (8000378 <MX_GPIO_Init+0x144>)
 8000250:	2180      	movs	r1, #128	@ 0x80
 8000252:	0309      	lsls	r1, r1, #12
 8000254:	430a      	orrs	r2, r1
 8000256:	615a      	str	r2, [r3, #20]
 8000258:	4b47      	ldr	r3, [pc, #284]	@ (8000378 <MX_GPIO_Init+0x144>)
 800025a:	695a      	ldr	r2, [r3, #20]
 800025c:	2380      	movs	r3, #128	@ 0x80
 800025e:	031b      	lsls	r3, r3, #12
 8000260:	4013      	ands	r3, r2
 8000262:	613b      	str	r3, [r7, #16]
 8000264:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000266:	4b44      	ldr	r3, [pc, #272]	@ (8000378 <MX_GPIO_Init+0x144>)
 8000268:	695a      	ldr	r2, [r3, #20]
 800026a:	4b43      	ldr	r3, [pc, #268]	@ (8000378 <MX_GPIO_Init+0x144>)
 800026c:	2180      	movs	r1, #128	@ 0x80
 800026e:	03c9      	lsls	r1, r1, #15
 8000270:	430a      	orrs	r2, r1
 8000272:	615a      	str	r2, [r3, #20]
 8000274:	4b40      	ldr	r3, [pc, #256]	@ (8000378 <MX_GPIO_Init+0x144>)
 8000276:	695a      	ldr	r2, [r3, #20]
 8000278:	2380      	movs	r3, #128	@ 0x80
 800027a:	03db      	lsls	r3, r3, #15
 800027c:	4013      	ands	r3, r2
 800027e:	60fb      	str	r3, [r7, #12]
 8000280:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000282:	4b3d      	ldr	r3, [pc, #244]	@ (8000378 <MX_GPIO_Init+0x144>)
 8000284:	695a      	ldr	r2, [r3, #20]
 8000286:	4b3c      	ldr	r3, [pc, #240]	@ (8000378 <MX_GPIO_Init+0x144>)
 8000288:	2180      	movs	r1, #128	@ 0x80
 800028a:	0289      	lsls	r1, r1, #10
 800028c:	430a      	orrs	r2, r1
 800028e:	615a      	str	r2, [r3, #20]
 8000290:	4b39      	ldr	r3, [pc, #228]	@ (8000378 <MX_GPIO_Init+0x144>)
 8000292:	695a      	ldr	r2, [r3, #20]
 8000294:	2380      	movs	r3, #128	@ 0x80
 8000296:	029b      	lsls	r3, r3, #10
 8000298:	4013      	ands	r3, r2
 800029a:	60bb      	str	r3, [r7, #8]
 800029c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800029e:	4b36      	ldr	r3, [pc, #216]	@ (8000378 <MX_GPIO_Init+0x144>)
 80002a0:	695a      	ldr	r2, [r3, #20]
 80002a2:	4b35      	ldr	r3, [pc, #212]	@ (8000378 <MX_GPIO_Init+0x144>)
 80002a4:	2180      	movs	r1, #128	@ 0x80
 80002a6:	02c9      	lsls	r1, r1, #11
 80002a8:	430a      	orrs	r2, r1
 80002aa:	615a      	str	r2, [r3, #20]
 80002ac:	4b32      	ldr	r3, [pc, #200]	@ (8000378 <MX_GPIO_Init+0x144>)
 80002ae:	695a      	ldr	r2, [r3, #20]
 80002b0:	2380      	movs	r3, #128	@ 0x80
 80002b2:	02db      	lsls	r3, r3, #11
 80002b4:	4013      	ands	r3, r2
 80002b6:	607b      	str	r3, [r7, #4]
 80002b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|RESET_Pin, GPIO_PIN_RESET);
 80002ba:	2390      	movs	r3, #144	@ 0x90
 80002bc:	0059      	lsls	r1, r3, #1
 80002be:	2390      	movs	r3, #144	@ 0x90
 80002c0:	05db      	lsls	r3, r3, #23
 80002c2:	2200      	movs	r2, #0
 80002c4:	0018      	movs	r0, r3
 80002c6:	f001 ffc0 	bl	800224a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 80002ca:	2380      	movs	r3, #128	@ 0x80
 80002cc:	0159      	lsls	r1, r3, #5
 80002ce:	2390      	movs	r3, #144	@ 0x90
 80002d0:	05db      	lsls	r3, r3, #23
 80002d2:	2201      	movs	r2, #1
 80002d4:	0018      	movs	r0, r3
 80002d6:	f001 ffb8 	bl	800224a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80002da:	193b      	adds	r3, r7, r4
 80002dc:	2280      	movs	r2, #128	@ 0x80
 80002de:	0192      	lsls	r2, r2, #6
 80002e0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80002e2:	193b      	adds	r3, r7, r4
 80002e4:	2284      	movs	r2, #132	@ 0x84
 80002e6:	0392      	lsls	r2, r2, #14
 80002e8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002ea:	193b      	adds	r3, r7, r4
 80002ec:	2200      	movs	r2, #0
 80002ee:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80002f0:	193b      	adds	r3, r7, r4
 80002f2:	4a22      	ldr	r2, [pc, #136]	@ (800037c <MX_GPIO_Init+0x148>)
 80002f4:	0019      	movs	r1, r3
 80002f6:	0010      	movs	r0, r2
 80002f8:	f001 fe1a 	bl	8001f30 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin RESET_Pin NSS_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|RESET_Pin|NSS_Pin;
 80002fc:	0021      	movs	r1, r4
 80002fe:	193b      	adds	r3, r7, r4
 8000300:	2289      	movs	r2, #137	@ 0x89
 8000302:	0152      	lsls	r2, r2, #5
 8000304:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000306:	000c      	movs	r4, r1
 8000308:	193b      	adds	r3, r7, r4
 800030a:	2201      	movs	r2, #1
 800030c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800030e:	193b      	adds	r3, r7, r4
 8000310:	2200      	movs	r2, #0
 8000312:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000314:	193b      	adds	r3, r7, r4
 8000316:	2200      	movs	r2, #0
 8000318:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800031a:	193a      	adds	r2, r7, r4
 800031c:	2390      	movs	r3, #144	@ 0x90
 800031e:	05db      	lsls	r3, r3, #23
 8000320:	0011      	movs	r1, r2
 8000322:	0018      	movs	r0, r3
 8000324:	f001 fe04 	bl	8001f30 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO1_Pin */
  GPIO_InitStruct.Pin = DIO1_Pin;
 8000328:	0021      	movs	r1, r4
 800032a:	187b      	adds	r3, r7, r1
 800032c:	2280      	movs	r2, #128	@ 0x80
 800032e:	0052      	lsls	r2, r2, #1
 8000330:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000332:	187b      	adds	r3, r7, r1
 8000334:	2288      	movs	r2, #136	@ 0x88
 8000336:	0352      	lsls	r2, r2, #13
 8000338:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800033a:	187b      	adds	r3, r7, r1
 800033c:	2200      	movs	r2, #0
 800033e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(DIO1_GPIO_Port, &GPIO_InitStruct);
 8000340:	000c      	movs	r4, r1
 8000342:	187b      	adds	r3, r7, r1
 8000344:	4a0e      	ldr	r2, [pc, #56]	@ (8000380 <MX_GPIO_Init+0x14c>)
 8000346:	0019      	movs	r1, r3
 8000348:	0010      	movs	r0, r2
 800034a:	f001 fdf1 	bl	8001f30 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUSY_Pin */
  GPIO_InitStruct.Pin = BUSY_Pin;
 800034e:	0021      	movs	r1, r4
 8000350:	187b      	adds	r3, r7, r1
 8000352:	2280      	movs	r2, #128	@ 0x80
 8000354:	0092      	lsls	r2, r2, #2
 8000356:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000358:	187b      	adds	r3, r7, r1
 800035a:	2200      	movs	r2, #0
 800035c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800035e:	187b      	adds	r3, r7, r1
 8000360:	2200      	movs	r2, #0
 8000362:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BUSY_GPIO_Port, &GPIO_InitStruct);
 8000364:	187b      	adds	r3, r7, r1
 8000366:	4a06      	ldr	r2, [pc, #24]	@ (8000380 <MX_GPIO_Init+0x14c>)
 8000368:	0019      	movs	r1, r3
 800036a:	0010      	movs	r0, r2
 800036c:	f001 fde0 	bl	8001f30 <HAL_GPIO_Init>

}
 8000370:	46c0      	nop			@ (mov r8, r8)
 8000372:	46bd      	mov	sp, r7
 8000374:	b00b      	add	sp, #44	@ 0x2c
 8000376:	bd90      	pop	{r4, r7, pc}
 8000378:	40021000 	.word	0x40021000
 800037c:	48000800 	.word	0x48000800
 8000380:	48000400 	.word	0x48000400

08000384 <_write>:
/*!
 * @brief SPI2 Initialization
 */
void MX_SPI2_Init(void);
/* Function for UART Debugging */
int _write(int file, char *ptr, int len) {
 8000384:	b580      	push	{r7, lr}
 8000386:	b084      	sub	sp, #16
 8000388:	af00      	add	r7, sp, #0
 800038a:	60f8      	str	r0, [r7, #12]
 800038c:	60b9      	str	r1, [r7, #8]
 800038e:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	b29a      	uxth	r2, r3
 8000394:	2301      	movs	r3, #1
 8000396:	425b      	negs	r3, r3
 8000398:	68b9      	ldr	r1, [r7, #8]
 800039a:	4804      	ldr	r0, [pc, #16]	@ (80003ac <_write+0x28>)
 800039c:	f002 fdae 	bl	8002efc <HAL_UART_Transmit>
	return len;
 80003a0:	687b      	ldr	r3, [r7, #4]
}
 80003a2:	0018      	movs	r0, r3
 80003a4:	46bd      	mov	sp, r7
 80003a6:	b004      	add	sp, #16
 80003a8:	bd80      	pop	{r7, pc}
 80003aa:	46c0      	nop			@ (mov r8, r8)
 80003ac:	20000110 	.word	0x20000110

080003b0 <main>:
/*!
 * @brief Main application
 */
int main(void) {
 80003b0:	b580      	push	{r7, lr}
 80003b2:	af00      	add	r7, sp, #0
	// HAL Initialization
	HAL_Init();
 80003b4:	f001 fc80 	bl	8001cb8 <HAL_Init>

	SystemClock_Config();
 80003b8:	f000 fa88 	bl	80008cc <SystemClock_Config>
	MX_GPIO_Init();
 80003bc:	f7ff ff3a 	bl	8000234 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 80003c0:	f001 fbd4 	bl	8001b6c <MX_USART2_UART_Init>
	MX_SPI2_Init();
 80003c4:	f000 fa9e 	bl	8000904 <MX_SPI2_Init>

	printf("I am ready\n");
 80003c8:	4b23      	ldr	r3, [pc, #140]	@ (8000458 <main+0xa8>)
 80003ca:	0018      	movs	r0, r3
 80003cc:	f003 fc9a 	bl	8003d04 <puts>
	/* Initialize LoRa */
	LoRa_Init();
 80003d0:	f000 f858 	bl	8000484 <LoRa_Init>
	printf("Enter \"tx\" to send data and enter \"rx\" to receive data: ");
 80003d4:	4b21      	ldr	r3, [pc, #132]	@ (800045c <main+0xac>)
 80003d6:	0018      	movs	r0, r3
 80003d8:	f003 fc2e 	bl	8003c38 <iprintf>
	fflush(stdout);
 80003dc:	4b20      	ldr	r3, [pc, #128]	@ (8000460 <main+0xb0>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	689b      	ldr	r3, [r3, #8]
 80003e2:	0018      	movs	r0, r3
 80003e4:	f003 fb4c 	bl	8003a80 <fflush>

	while (1) {
		printf("Enter \"tx\" to send data and enter \"rx\" to receive data: ");
 80003e8:	4b1c      	ldr	r3, [pc, #112]	@ (800045c <main+0xac>)
 80003ea:	0018      	movs	r0, r3
 80003ec:	f003 fc24 	bl	8003c38 <iprintf>
		// Non-blocking reception of one character at a time
		HAL_UART_Receive(&huart2, (uint8_t*) rx_buffer, 2, HAL_MAX_DELAY);
 80003f0:	2301      	movs	r3, #1
 80003f2:	425b      	negs	r3, r3
 80003f4:	491b      	ldr	r1, [pc, #108]	@ (8000464 <main+0xb4>)
 80003f6:	481c      	ldr	r0, [pc, #112]	@ (8000468 <main+0xb8>)
 80003f8:	2202      	movs	r2, #2
 80003fa:	f002 fe1f 	bl	800303c <HAL_UART_Receive>
		rx_buffer[2] = '\0';  // Null-terminate the received string for safety
 80003fe:	4b19      	ldr	r3, [pc, #100]	@ (8000464 <main+0xb4>)
 8000400:	2200      	movs	r2, #0
 8000402:	709a      	strb	r2, [r3, #2]

		printf("\n[DEBUG] Received command: %s\n", rx_buffer); // Debug print to confirm reception
 8000404:	4a17      	ldr	r2, [pc, #92]	@ (8000464 <main+0xb4>)
 8000406:	4b19      	ldr	r3, [pc, #100]	@ (800046c <main+0xbc>)
 8000408:	0011      	movs	r1, r2
 800040a:	0018      	movs	r0, r3
 800040c:	f003 fc14 	bl	8003c38 <iprintf>

		if (strncmp(rx_buffer, "tx", 2) == 0) {
 8000410:	4917      	ldr	r1, [pc, #92]	@ (8000470 <main+0xc0>)
 8000412:	4b14      	ldr	r3, [pc, #80]	@ (8000464 <main+0xb4>)
 8000414:	2202      	movs	r2, #2
 8000416:	0018      	movs	r0, r3
 8000418:	f003 fda8 	bl	8003f6c <strncmp>
 800041c:	1e03      	subs	r3, r0, #0
 800041e:	d106      	bne.n	800042e <main+0x7e>
			printf("[INFO] Sending data via LoRa...\n");
 8000420:	4b14      	ldr	r3, [pc, #80]	@ (8000474 <main+0xc4>)
 8000422:	0018      	movs	r0, r3
 8000424:	f003 fc6e 	bl	8003d04 <puts>
			LoRa_Send();  // Start TX mode
 8000428:	f000 f936 	bl	8000698 <LoRa_Send>
 800042c:	e7dc      	b.n	80003e8 <main+0x38>
		} else if (strncmp(rx_buffer, "rx", 2) == 0) {
 800042e:	4912      	ldr	r1, [pc, #72]	@ (8000478 <main+0xc8>)
 8000430:	4b0c      	ldr	r3, [pc, #48]	@ (8000464 <main+0xb4>)
 8000432:	2202      	movs	r2, #2
 8000434:	0018      	movs	r0, r3
 8000436:	f003 fd99 	bl	8003f6c <strncmp>
 800043a:	1e03      	subs	r3, r0, #0
 800043c:	d106      	bne.n	800044c <main+0x9c>
			printf("[INFO] Receiving data via LoRa...\n");
 800043e:	4b0f      	ldr	r3, [pc, #60]	@ (800047c <main+0xcc>)
 8000440:	0018      	movs	r0, r3
 8000442:	f003 fc5f 	bl	8003d04 <puts>
			LoRa_Receive();  // Start RX mode
 8000446:	f000 f9a5 	bl	8000794 <LoRa_Receive>
 800044a:	e7cd      	b.n	80003e8 <main+0x38>
		} else {
			printf("[ERROR] Invalid command! Please enter \"tx\" or \"rx\".\n");
 800044c:	4b0c      	ldr	r3, [pc, #48]	@ (8000480 <main+0xd0>)
 800044e:	0018      	movs	r0, r3
 8000450:	f003 fc58 	bl	8003d04 <puts>
		printf("Enter \"tx\" to send data and enter \"rx\" to receive data: ");
 8000454:	e7c8      	b.n	80003e8 <main+0x38>
 8000456:	46c0      	nop			@ (mov r8, r8)
 8000458:	08004cd4 	.word	0x08004cd4
 800045c:	08004ce0 	.word	0x08004ce0
 8000460:	2000002c 	.word	0x2000002c
 8000464:	2000009c 	.word	0x2000009c
 8000468:	20000110 	.word	0x20000110
 800046c:	08004d1c 	.word	0x08004d1c
 8000470:	08004d3c 	.word	0x08004d3c
 8000474:	08004d40 	.word	0x08004d40
 8000478:	08004d60 	.word	0x08004d60
 800047c:	08004d64 	.word	0x08004d64
 8000480:	08004d88 	.word	0x08004d88

08000484 <LoRa_Init>:
		}
	}
}

void LoRa_Init(void) {
 8000484:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000486:	b087      	sub	sp, #28
 8000488:	af00      	add	r7, sp, #0
	printf("[INFO] lora init!\n");
 800048a:	4b6e      	ldr	r3, [pc, #440]	@ (8000644 <LoRa_Init+0x1c0>)
 800048c:	0018      	movs	r0, r3
 800048e:	f003 fc39 	bl	8003d04 <puts>

	sx126x_hal_reset(NULL);
 8000492:	2000      	movs	r0, #0
 8000494:	f001 f8a2 	bl	80015dc <sx126x_hal_reset>
	printf("[INFO] lora RESET!\n");
 8000498:	4b6b      	ldr	r3, [pc, #428]	@ (8000648 <LoRa_Init+0x1c4>)
 800049a:	0018      	movs	r0, r3
 800049c:	f003 fc32 	bl	8003d04 <puts>
	sx126x_hal_wakeup(NULL);
 80004a0:	2000      	movs	r0, #0
 80004a2:	f001 f8bb 	bl	800161c <sx126x_hal_wakeup>
	printf("[INFO] lora WAKEUP!\n");
 80004a6:	4b69      	ldr	r3, [pc, #420]	@ (800064c <LoRa_Init+0x1c8>)
 80004a8:	0018      	movs	r0, r3
 80004aa:	f003 fc2b 	bl	8003d04 <puts>
	sx126x_set_reg_mode(NULL, SX126X_REG_MODE_DCDC);
 80004ae:	2101      	movs	r1, #1
 80004b0:	2000      	movs	r0, #0
 80004b2:	f000 fbbe 	bl	8000c32 <sx126x_set_reg_mode>
	sx126x_set_dio2_as_rf_sw_ctrl(NULL, true);
 80004b6:	2101      	movs	r1, #1
 80004b8:	2000      	movs	r0, #0
 80004ba:	f000 fd8e 	bl	8000fda <sx126x_set_dio2_as_rf_sw_ctrl>

	sx126x_set_dio3_as_tcxo_ctrl(NULL, SX126X_TCXO_CTRL_3_3V, 500);
 80004be:	23fa      	movs	r3, #250	@ 0xfa
 80004c0:	005b      	lsls	r3, r3, #1
 80004c2:	001a      	movs	r2, r3
 80004c4:	2107      	movs	r1, #7
 80004c6:	2000      	movs	r0, #0
 80004c8:	f000 fda4 	bl	8001014 <sx126x_set_dio3_as_tcxo_ctrl>
	HAL_Delay(5);  // Small delay (~5ms) for TCXO stabilization
 80004cc:	2005      	movs	r0, #5
 80004ce:	f001 fc57 	bl	8001d80 <HAL_Delay>
	sx126x_cal(NULL, SX126X_CAL_ALL);
 80004d2:	217f      	movs	r1, #127	@ 0x7f
 80004d4:	2000      	movs	r0, #0
 80004d6:	f000 fbc8 	bl	8000c6a <sx126x_cal>
	// Step 4: Wait for the TCXO to stabilize
	HAL_Delay(5);  // Small delay (~5ms) for TCXO stabilization;
 80004da:	2005      	movs	r0, #5
 80004dc:	f001 fc50 	bl	8001d80 <HAL_Delay>

	sx126x_set_standby(NULL, SX126X_STANDBY_CFG_RC);
 80004e0:	2100      	movs	r1, #0
 80004e2:	2000      	movs	r0, #0
 80004e4:	f000 fb07 	bl	8000af6 <sx126x_set_standby>
	printf("[INFO] lora STAND-BY!\n");
 80004e8:	4b59      	ldr	r3, [pc, #356]	@ (8000650 <LoRa_Init+0x1cc>)
 80004ea:	0018      	movs	r0, r3
 80004ec:	f003 fc0a 	bl	8003d04 <puts>
	sx126x_set_pkt_type(NULL, SX126X_PKT_TYPE_LORA);
 80004f0:	2101      	movs	r1, #1
 80004f2:	2000      	movs	r0, #0
 80004f4:	f000 fe2a 	bl	800114c <sx126x_set_pkt_type>
	printf("[INFO] Setting sx1262 in LoRa mode!......\n");
 80004f8:	4b56      	ldr	r3, [pc, #344]	@ (8000654 <LoRa_Init+0x1d0>)
 80004fa:	0018      	movs	r0, r3
 80004fc:	f003 fc02 	bl	8003d04 <puts>
	sx126x_hal_status_t set_lora_freq = sx126x_set_rf_freq(NULL, 868000000); // 868 MHz (Europe) or 915 MHz (US)
 8000500:	2517      	movs	r5, #23
 8000502:	197c      	adds	r4, r7, r5
 8000504:	4b54      	ldr	r3, [pc, #336]	@ (8000658 <LoRa_Init+0x1d4>)
 8000506:	0019      	movs	r1, r3
 8000508:	2000      	movs	r0, #0
 800050a:	f000 fdaf 	bl	800106c <sx126x_set_rf_freq>
 800050e:	0003      	movs	r3, r0
 8000510:	7023      	strb	r3, [r4, #0]
	printf("[INFO] Setting frequency.........!\n");
 8000512:	4b52      	ldr	r3, [pc, #328]	@ (800065c <LoRa_Init+0x1d8>)
 8000514:	0018      	movs	r0, r3
 8000516:	f003 fbf5 	bl	8003d04 <puts>
	if (set_lora_freq == 0) {
 800051a:	197b      	adds	r3, r7, r5
 800051c:	781b      	ldrb	r3, [r3, #0]
 800051e:	2b00      	cmp	r3, #0
 8000520:	d104      	bne.n	800052c <LoRa_Init+0xa8>
		printf("[INFO] RF frequency set successfully.\n");
 8000522:	4b4f      	ldr	r3, [pc, #316]	@ (8000660 <LoRa_Init+0x1dc>)
 8000524:	0018      	movs	r0, r3
 8000526:	f003 fbed 	bl	8003d04 <puts>
 800052a:	e007      	b.n	800053c <LoRa_Init+0xb8>
	} else {
		printf("[ERROR] Failed to set RF frequency! Status: %d\n", set_lora_freq);
 800052c:	2317      	movs	r3, #23
 800052e:	18fb      	adds	r3, r7, r3
 8000530:	781a      	ldrb	r2, [r3, #0]
 8000532:	4b4c      	ldr	r3, [pc, #304]	@ (8000664 <LoRa_Init+0x1e0>)
 8000534:	0011      	movs	r1, r2
 8000536:	0018      	movs	r0, r3
 8000538:	f003 fb7e 	bl	8003c38 <iprintf>
	}

	sx126x_pa_cfg_params_t pa_config = { .pa_duty_cycle = 0x02, .hp_max = 0x02,
 800053c:	2110      	movs	r1, #16
 800053e:	187b      	adds	r3, r7, r1
 8000540:	4a49      	ldr	r2, [pc, #292]	@ (8000668 <LoRa_Init+0x1e4>)
 8000542:	6812      	ldr	r2, [r2, #0]
 8000544:	601a      	str	r2, [r3, #0]
			.device_sel = 0x00, .pa_lut = 0x01 };

	sx126x_set_pa_cfg(NULL, &pa_config);
 8000546:	187b      	adds	r3, r7, r1
 8000548:	0019      	movs	r1, r3
 800054a:	2000      	movs	r0, #0
 800054c:	f000 fba9 	bl	8000ca2 <sx126x_set_pa_cfg>

	sx126x_set_tx_params(NULL, 14, SX126X_RAMP_200_US);
 8000550:	2204      	movs	r2, #4
 8000552:	210e      	movs	r1, #14
 8000554:	2000      	movs	r0, #0
 8000556:	f000 fe15 	bl	8001184 <sx126x_set_tx_params>

	sx126x_set_rx_tx_fallback_mode( NULL, FALLBACK_MODE);
 800055a:	2120      	movs	r1, #32
 800055c:	2000      	movs	r0, #0
 800055e:	f000 fbc6 	bl	8000cee <sx126x_set_rx_tx_fallback_mode>

	sx126x_cfg_rx_boosted( NULL, ENABLE_RX_BOOST_MODE);
 8000562:	2100      	movs	r1, #0
 8000564:	2000      	movs	r0, #0
 8000566:	f000 ff71 	bl	800144c <sx126x_cfg_rx_boosted>

	sx126x_mod_params_lora_t mod_params = { .sf = SX126X_LORA_SF7, // Spreading Factor 7
 800056a:	250c      	movs	r5, #12
 800056c:	197b      	adds	r3, r7, r5
 800056e:	4a3f      	ldr	r2, [pc, #252]	@ (800066c <LoRa_Init+0x1e8>)
 8000570:	6812      	ldr	r2, [r2, #0]
 8000572:	601a      	str	r2, [r3, #0]
			.bw = SX126X_LORA_BW_125,    // Bandwidth 125 kHz = 0x04
			.cr = SX126X_LORA_CR_4_8,    // Coding Rate 4/5
			.ldro = 0                    // Low data rate optimization off
			};
	sx126x_hal_status_t set_lora_params = sx126x_set_lora_mod_params(NULL, &mod_params);
 8000574:	2616      	movs	r6, #22
 8000576:	19bc      	adds	r4, r7, r6
 8000578:	197b      	adds	r3, r7, r5
 800057a:	0019      	movs	r1, r3
 800057c:	2000      	movs	r0, #0
 800057e:	f000 fe26 	bl	80011ce <sx126x_set_lora_mod_params>
 8000582:	0003      	movs	r3, r0
 8000584:	7023      	strb	r3, [r4, #0]
	printf("[INFO] Setting LoRa Params....!\n");
 8000586:	4b3a      	ldr	r3, [pc, #232]	@ (8000670 <LoRa_Init+0x1ec>)
 8000588:	0018      	movs	r0, r3
 800058a:	f003 fbbb 	bl	8003d04 <puts>
	if(set_lora_params == 0){
 800058e:	19bb      	adds	r3, r7, r6
 8000590:	781b      	ldrb	r3, [r3, #0]
 8000592:	2b00      	cmp	r3, #0
 8000594:	d13a      	bne.n	800060c <LoRa_Init+0x188>
     printf("[INFO] Setting LoRa modulation parameters:\n");
 8000596:	4b37      	ldr	r3, [pc, #220]	@ (8000674 <LoRa_Init+0x1f0>)
 8000598:	0018      	movs	r0, r3
 800059a:	f003 fbb3 	bl	8003d04 <puts>
     printf("[INFO] Spreading Factor: SF%d\n", mod_params.sf);
 800059e:	197b      	adds	r3, r7, r5
 80005a0:	781b      	ldrb	r3, [r3, #0]
 80005a2:	001a      	movs	r2, r3
 80005a4:	4b34      	ldr	r3, [pc, #208]	@ (8000678 <LoRa_Init+0x1f4>)
 80005a6:	0011      	movs	r1, r2
 80005a8:	0018      	movs	r0, r3
 80005aa:	f003 fb45 	bl	8003c38 <iprintf>
     printf("[INFO] Bandwidth: %d kHz\n", (mod_params.bw == SX126X_LORA_BW_125) ? 125 :
 80005ae:	197b      	adds	r3, r7, r5
 80005b0:	785b      	ldrb	r3, [r3, #1]
 80005b2:	2b04      	cmp	r3, #4
 80005b4:	d00e      	beq.n	80005d4 <LoRa_Init+0x150>
                                          (mod_params.bw == SX126X_LORA_BW_250) ? 250 :
 80005b6:	197b      	adds	r3, r7, r5
 80005b8:	785b      	ldrb	r3, [r3, #1]
 80005ba:	2b05      	cmp	r3, #5
 80005bc:	d008      	beq.n	80005d0 <LoRa_Init+0x14c>
                                          (mod_params.bw == SX126X_LORA_BW_500) ? 500 : 0);
 80005be:	197b      	adds	r3, r7, r5
 80005c0:	785b      	ldrb	r3, [r3, #1]
 80005c2:	2b06      	cmp	r3, #6
 80005c4:	d102      	bne.n	80005cc <LoRa_Init+0x148>
 80005c6:	23fa      	movs	r3, #250	@ 0xfa
 80005c8:	005b      	lsls	r3, r3, #1
 80005ca:	e004      	b.n	80005d6 <LoRa_Init+0x152>
 80005cc:	2300      	movs	r3, #0
 80005ce:	e002      	b.n	80005d6 <LoRa_Init+0x152>
                                          (mod_params.bw == SX126X_LORA_BW_250) ? 250 :
 80005d0:	23fa      	movs	r3, #250	@ 0xfa
 80005d2:	e000      	b.n	80005d6 <LoRa_Init+0x152>
     printf("[INFO] Bandwidth: %d kHz\n", (mod_params.bw == SX126X_LORA_BW_125) ? 125 :
 80005d4:	237d      	movs	r3, #125	@ 0x7d
 80005d6:	4a29      	ldr	r2, [pc, #164]	@ (800067c <LoRa_Init+0x1f8>)
 80005d8:	0019      	movs	r1, r3
 80005da:	0010      	movs	r0, r2
 80005dc:	f003 fb2c 	bl	8003c38 <iprintf>
     printf("[INFO] Coding Rate: 4/%d\n", (mod_params.cr + 4));
 80005e0:	240c      	movs	r4, #12
 80005e2:	193b      	adds	r3, r7, r4
 80005e4:	789b      	ldrb	r3, [r3, #2]
 80005e6:	1d1a      	adds	r2, r3, #4
 80005e8:	4b25      	ldr	r3, [pc, #148]	@ (8000680 <LoRa_Init+0x1fc>)
 80005ea:	0011      	movs	r1, r2
 80005ec:	0018      	movs	r0, r3
 80005ee:	f003 fb23 	bl	8003c38 <iprintf>
     printf("[INFO] LDRO: %s\n", (mod_params.ldro) ? "Enabled" : "Disabled");
 80005f2:	193b      	adds	r3, r7, r4
 80005f4:	78db      	ldrb	r3, [r3, #3]
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d001      	beq.n	80005fe <LoRa_Init+0x17a>
 80005fa:	4b22      	ldr	r3, [pc, #136]	@ (8000684 <LoRa_Init+0x200>)
 80005fc:	e000      	b.n	8000600 <LoRa_Init+0x17c>
 80005fe:	4b22      	ldr	r3, [pc, #136]	@ (8000688 <LoRa_Init+0x204>)
 8000600:	4a22      	ldr	r2, [pc, #136]	@ (800068c <LoRa_Init+0x208>)
 8000602:	0019      	movs	r1, r3
 8000604:	0010      	movs	r0, r2
 8000606:	f003 fb17 	bl	8003c38 <iprintf>
 800060a:	e007      	b.n	800061c <LoRa_Init+0x198>
	} else{
		printf("[ERROR] Failed to set LoRa modulation parameters! Status: %d\n", set_lora_params);
 800060c:	2316      	movs	r3, #22
 800060e:	18fb      	adds	r3, r7, r3
 8000610:	781a      	ldrb	r2, [r3, #0]
 8000612:	4b1f      	ldr	r3, [pc, #124]	@ (8000690 <LoRa_Init+0x20c>)
 8000614:	0011      	movs	r1, r2
 8000616:	0018      	movs	r0, r3
 8000618:	f003 fb0e 	bl	8003c38 <iprintf>
	}
	sx126x_pkt_params_lora_t pkt_params = { .preamble_len_in_symb = 8, // Preamble length (symbols)
 800061c:	1d3b      	adds	r3, r7, #4
 800061e:	4a1d      	ldr	r2, [pc, #116]	@ (8000694 <LoRa_Init+0x210>)
 8000620:	6811      	ldr	r1, [r2, #0]
 8000622:	6019      	str	r1, [r3, #0]
 8000624:	8892      	ldrh	r2, [r2, #4]
 8000626:	809a      	strh	r2, [r3, #4]
			.header_type = SX126X_LORA_PKT_EXPLICIT,   // Explicit header
			.pld_len_in_bytes = 16,         // Payload length (adjust as needed)
			.crc_is_on = false,                         // Enable CRC
			.invert_iq_is_on = false                   // Normal IQ setup
			};
	sx126x_set_lora_pkt_params(
 8000628:	1d3b      	adds	r3, r7, #4
 800062a:	0019      	movs	r1, r3
 800062c:	2000      	movs	r0, #0
 800062e:	f000 fe0b 	bl	8001248 <sx126x_set_lora_pkt_params>
			NULL, &pkt_params);

	sx126x_set_lora_sync_word(NULL, 0x12);
 8000632:	2112      	movs	r1, #18
 8000634:	2000      	movs	r0, #0
 8000636:	f000 ff31 	bl	800149c <sx126x_set_lora_sync_word>

}
 800063a:	46c0      	nop			@ (mov r8, r8)
 800063c:	46bd      	mov	sp, r7
 800063e:	b007      	add	sp, #28
 8000640:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000642:	46c0      	nop			@ (mov r8, r8)
 8000644:	08004dbc 	.word	0x08004dbc
 8000648:	08004dd0 	.word	0x08004dd0
 800064c:	08004de4 	.word	0x08004de4
 8000650:	08004df8 	.word	0x08004df8
 8000654:	08004e10 	.word	0x08004e10
 8000658:	33bca100 	.word	0x33bca100
 800065c:	08004e3c 	.word	0x08004e3c
 8000660:	08004e60 	.word	0x08004e60
 8000664:	08004e88 	.word	0x08004e88
 8000668:	08004fc4 	.word	0x08004fc4
 800066c:	08004fc8 	.word	0x08004fc8
 8000670:	08004eb8 	.word	0x08004eb8
 8000674:	08004ed8 	.word	0x08004ed8
 8000678:	08004f04 	.word	0x08004f04
 800067c:	08004f24 	.word	0x08004f24
 8000680:	08004f40 	.word	0x08004f40
 8000684:	08004f5c 	.word	0x08004f5c
 8000688:	08004f64 	.word	0x08004f64
 800068c:	08004f70 	.word	0x08004f70
 8000690:	08004f84 	.word	0x08004f84
 8000694:	08004fcc 	.word	0x08004fcc

08000698 <LoRa_Send>:

/* Function to Send Data */
void LoRa_Send(void) {
 8000698:	b580      	push	{r7, lr}
 800069a:	b082      	sub	sp, #8
 800069c:	af02      	add	r7, sp, #8
	printf("[INFO] Initialized LoRa TX Function............\n");
 800069e:	4b31      	ldr	r3, [pc, #196]	@ (8000764 <LoRa_Send+0xcc>)
 80006a0:	0018      	movs	r0, r3
 80006a2:	f003 fb2f 	bl	8003d04 <puts>
	sx126x_set_buffer_base_address(NULL, 0x00, 0x80);
 80006a6:	2280      	movs	r2, #128	@ 0x80
 80006a8:	2100      	movs	r1, #0
 80006aa:	2000      	movs	r0, #0
 80006ac:	f000 fe46 	bl	800133c <sx126x_set_buffer_base_address>
	printf("[INFO] Sending DATA............\n");
 80006b0:	4b2d      	ldr	r3, [pc, #180]	@ (8000768 <LoRa_Send+0xd0>)
 80006b2:	0018      	movs	r0, r3
 80006b4:	f003 fb26 	bl	8003d04 <puts>
	sx126x_write_buffer(NULL, 0x00, tx_data, sizeof(tx_data));
 80006b8:	4a2c      	ldr	r2, [pc, #176]	@ (800076c <LoRa_Send+0xd4>)
 80006ba:	2311      	movs	r3, #17
 80006bc:	2100      	movs	r1, #0
 80006be:	2000      	movs	r0, #0
 80006c0:	f000 fb94 	bl	8000dec <sx126x_write_buffer>
	printf("[INFO] Send DATA size of '%d': %s\n", sizeof(tx_data), tx_data);
 80006c4:	4a29      	ldr	r2, [pc, #164]	@ (800076c <LoRa_Send+0xd4>)
 80006c6:	4b2a      	ldr	r3, [pc, #168]	@ (8000770 <LoRa_Send+0xd8>)
 80006c8:	2111      	movs	r1, #17
 80006ca:	0018      	movs	r0, r3
 80006cc:	f003 fab4 	bl	8003c38 <iprintf>
	sx126x_set_dio_irq_params(
 80006d0:	4a28      	ldr	r2, [pc, #160]	@ (8000774 <LoRa_Send+0xdc>)
 80006d2:	4929      	ldr	r1, [pc, #164]	@ (8000778 <LoRa_Send+0xe0>)
 80006d4:	2300      	movs	r3, #0
 80006d6:	9300      	str	r3, [sp, #0]
 80006d8:	2300      	movs	r3, #0
 80006da:	2000      	movs	r0, #0
 80006dc:	f000 fbd7 	bl	8000e8e <sx126x_set_dio_irq_params>
	NULL, SX126X_IRQ_ALL,
			SX126X_IRQ_TX_DONE | SX126X_IRQ_RX_DONE | SX126X_IRQ_TIMEOUT
					| SX126X_IRQ_HEADER_ERROR | SX126X_IRQ_CRC_ERROR,
			SX126X_IRQ_NONE, SX126X_IRQ_NONE);

	sx126x_clear_irq_status( NULL, SX126X_IRQ_ALL);
 80006e0:	4b25      	ldr	r3, [pc, #148]	@ (8000778 <LoRa_Send+0xe0>)
 80006e2:	0019      	movs	r1, r3
 80006e4:	2000      	movs	r0, #0
 80006e6:	f000 fc54 	bl	8000f92 <sx126x_clear_irq_status>

	/* Start Transmission */
	sx126x_set_tx(NULL, 5000); // 5000ms timeout
 80006ea:	4b24      	ldr	r3, [pc, #144]	@ (800077c <LoRa_Send+0xe4>)
 80006ec:	0019      	movs	r1, r3
 80006ee:	2000      	movs	r0, #0
 80006f0:	f000 fa1d 	bl	8000b2e <sx126x_set_tx>
//	}
//	sx126x_irq_mask_t irq_regs;
//	sx126x_status_t tx_status = sx126x_get_and_clear_irq_status( NULL, &irq_regs);
//	printf("Tx done\n");
//	//	apps_common_sx126x_irq_process( NULL);
	while (tx_done) {
 80006f4:	e02e      	b.n	8000754 <LoRa_Send+0xbc>
		sx126x_get_irq_status(NULL, &irqStatus);  // Poll IRQ status
 80006f6:	4b22      	ldr	r3, [pc, #136]	@ (8000780 <LoRa_Send+0xe8>)
 80006f8:	0019      	movs	r1, r3
 80006fa:	2000      	movs	r0, #0
 80006fc:	f000 fc1b 	bl	8000f36 <sx126x_get_irq_status>

		if (irqStatus & SX126X_IRQ_TX_DONE) {
 8000700:	4b1f      	ldr	r3, [pc, #124]	@ (8000780 <LoRa_Send+0xe8>)
 8000702:	881b      	ldrh	r3, [r3, #0]
 8000704:	001a      	movs	r2, r3
 8000706:	2301      	movs	r3, #1
 8000708:	4013      	ands	r3, r2
 800070a:	d011      	beq.n	8000730 <LoRa_Send+0x98>
			// Clear IRQ flags and restart TX
			printf("[DEBUG] IRQ State = %d\n", SX126X_IRQ_TX_DONE);
 800070c:	4b1d      	ldr	r3, [pc, #116]	@ (8000784 <LoRa_Send+0xec>)
 800070e:	2101      	movs	r1, #1
 8000710:	0018      	movs	r0, r3
 8000712:	f003 fa91 	bl	8003c38 <iprintf>
			printf("[INFO] Tx is Successful!\n");
 8000716:	4b1c      	ldr	r3, [pc, #112]	@ (8000788 <LoRa_Send+0xf0>)
 8000718:	0018      	movs	r0, r3
 800071a:	f003 faf3 	bl	8003d04 <puts>
			sx126x_clear_irq_status(NULL, SX126X_IRQ_ALL);
 800071e:	4b16      	ldr	r3, [pc, #88]	@ (8000778 <LoRa_Send+0xe0>)
 8000720:	0019      	movs	r1, r3
 8000722:	2000      	movs	r0, #0
 8000724:	f000 fc35 	bl	8000f92 <sx126x_clear_irq_status>
			tx_done = 0;
 8000728:	4b18      	ldr	r3, [pc, #96]	@ (800078c <LoRa_Send+0xf4>)
 800072a:	2200      	movs	r2, #0
 800072c:	701a      	strb	r2, [r3, #0]
 800072e:	e011      	b.n	8000754 <LoRa_Send+0xbc>

		}
		else if (irqStatus & SX126X_IRQ_TIMEOUT) {
 8000730:	4b13      	ldr	r3, [pc, #76]	@ (8000780 <LoRa_Send+0xe8>)
 8000732:	881b      	ldrh	r3, [r3, #0]
 8000734:	001a      	movs	r2, r3
 8000736:	2380      	movs	r3, #128	@ 0x80
 8000738:	009b      	lsls	r3, r3, #2
 800073a:	4013      	ands	r3, r2
 800073c:	d00a      	beq.n	8000754 <LoRa_Send+0xbc>
			// TX timed out, restart TX
			printf("TX Timeout, restarting...\r\n");
 800073e:	4b14      	ldr	r3, [pc, #80]	@ (8000790 <LoRa_Send+0xf8>)
 8000740:	0018      	movs	r0, r3
 8000742:	f003 fadf 	bl	8003d04 <puts>
			sx126x_clear_irq_status(NULL, SX126X_IRQ_ALL);
 8000746:	4b0c      	ldr	r3, [pc, #48]	@ (8000778 <LoRa_Send+0xe0>)
 8000748:	0019      	movs	r1, r3
 800074a:	2000      	movs	r0, #0
 800074c:	f000 fc21 	bl	8000f92 <sx126x_clear_irq_status>
			LoRa_Send();
 8000750:	f7ff ffa2 	bl	8000698 <LoRa_Send>
	while (tx_done) {
 8000754:	4b0d      	ldr	r3, [pc, #52]	@ (800078c <LoRa_Send+0xf4>)
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	2b00      	cmp	r3, #0
 800075a:	d1cc      	bne.n	80006f6 <LoRa_Send+0x5e>
		}
	}
}
 800075c:	46c0      	nop			@ (mov r8, r8)
 800075e:	46c0      	nop			@ (mov r8, r8)
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}
 8000764:	08004fd4 	.word	0x08004fd4
 8000768:	08005004 	.word	0x08005004
 800076c:	20000000 	.word	0x20000000
 8000770:	08005024 	.word	0x08005024
 8000774:	00000263 	.word	0x00000263
 8000778:	000043ff 	.word	0x000043ff
 800077c:	00001388 	.word	0x00001388
 8000780:	20000098 	.word	0x20000098
 8000784:	08005048 	.word	0x08005048
 8000788:	08005060 	.word	0x08005060
 800078c:	20000012 	.word	0x20000012
 8000790:	0800507c 	.word	0x0800507c

08000794 <LoRa_Receive>:

/* Function to Receive Data */
void LoRa_Receive(void) {
 8000794:	b5b0      	push	{r4, r5, r7, lr}
 8000796:	b0ce      	sub	sp, #312	@ 0x138
 8000798:	af02      	add	r7, sp, #8
	printf("[INFO] Lora RX Function initialised.....\n");
 800079a:	4b40      	ldr	r3, [pc, #256]	@ (800089c <LoRa_Receive+0x108>)
 800079c:	0018      	movs	r0, r3
 800079e:	f003 fab1 	bl	8003d04 <puts>
	// Enable RX interrupts (IRQ settings)
	sx126x_set_dio_irq_params(
 80007a2:	4a3f      	ldr	r2, [pc, #252]	@ (80008a0 <LoRa_Receive+0x10c>)
 80007a4:	493f      	ldr	r1, [pc, #252]	@ (80008a4 <LoRa_Receive+0x110>)
 80007a6:	2300      	movs	r3, #0
 80007a8:	9300      	str	r3, [sp, #0]
 80007aa:	2300      	movs	r3, #0
 80007ac:	2000      	movs	r0, #0
 80007ae:	f000 fb6e 	bl	8000e8e <sx126x_set_dio_irq_params>
	NULL, SX126X_IRQ_ALL,
			SX126X_IRQ_RX_DONE | SX126X_IRQ_TIMEOUT | SX126X_IRQ_HEADER_ERROR
					| SX126X_IRQ_CRC_ERROR, SX126X_IRQ_NONE, SX126X_IRQ_NONE);
	sx126x_clear_irq_status(NULL, SX126X_IRQ_RX_DONE);
 80007b2:	2102      	movs	r1, #2
 80007b4:	2000      	movs	r0, #0
 80007b6:	f000 fbec 	bl	8000f92 <sx126x_clear_irq_status>

	sx126x_set_rx(NULL, 5000); // 5000ms timeout
 80007ba:	4b3b      	ldr	r3, [pc, #236]	@ (80008a8 <LoRa_Receive+0x114>)
 80007bc:	0019      	movs	r1, r3
 80007be:	2000      	movs	r0, #0
 80007c0:	f000 f9f6 	bl	8000bb0 <sx126x_set_rx>
	printf("Here:\n");
 80007c4:	4b39      	ldr	r3, [pc, #228]	@ (80008ac <LoRa_Receive+0x118>)
 80007c6:	0018      	movs	r0, r3
 80007c8:	f003 fa9c 	bl	8003d04 <puts>
	while (rx_done) {
 80007cc:	e05c      	b.n	8000888 <LoRa_Receive+0xf4>
		sx126x_get_irq_status(NULL, &irqStatus);  // Poll IRQ status
 80007ce:	4b38      	ldr	r3, [pc, #224]	@ (80008b0 <LoRa_Receive+0x11c>)
 80007d0:	0019      	movs	r1, r3
 80007d2:	2000      	movs	r0, #0
 80007d4:	f000 fbaf 	bl	8000f36 <sx126x_get_irq_status>

		if (irqStatus & SX126X_IRQ_RX_DONE) {
 80007d8:	4b35      	ldr	r3, [pc, #212]	@ (80008b0 <LoRa_Receive+0x11c>)
 80007da:	881b      	ldrh	r3, [r3, #0]
 80007dc:	001a      	movs	r2, r3
 80007de:	2302      	movs	r3, #2
 80007e0:	4013      	ands	r3, r2
 80007e2:	d03c      	beq.n	800085e <LoRa_Receive+0xca>
			// Packet received successfully
			printf("[DEBUG] IRQ State = %d\n", SX126X_IRQ_RX_DONE);
 80007e4:	4b33      	ldr	r3, [pc, #204]	@ (80008b4 <LoRa_Receive+0x120>)
 80007e6:	2102      	movs	r1, #2
 80007e8:	0018      	movs	r0, r3
 80007ea:	f003 fa25 	bl	8003c38 <iprintf>
			sx126x_rx_buffer_status_t rxStatus;
			sx126x_get_rx_buffer_status(NULL, &rxStatus);
 80007ee:	2496      	movs	r4, #150	@ 0x96
 80007f0:	0064      	lsls	r4, r4, #1
 80007f2:	193b      	adds	r3, r7, r4
 80007f4:	0019      	movs	r1, r3
 80007f6:	2000      	movs	r0, #0
 80007f8:	f000 fdc5 	bl	8001386 <sx126x_get_rx_buffer_status>

			rxLength = rxStatus.pld_len_in_bytes;  // Get payload length
 80007fc:	0021      	movs	r1, r4
 80007fe:	187b      	adds	r3, r7, r1
 8000800:	781a      	ldrb	r2, [r3, #0]
 8000802:	4b2d      	ldr	r3, [pc, #180]	@ (80008b8 <LoRa_Receive+0x124>)
 8000804:	701a      	strb	r2, [r3, #0]
			uint8_t offset = rxStatus.buffer_start_pointer;
 8000806:	2430      	movs	r4, #48	@ 0x30
 8000808:	34ff      	adds	r4, #255	@ 0xff
 800080a:	193b      	adds	r3, r7, r4
 800080c:	187a      	adds	r2, r7, r1
 800080e:	7852      	ldrb	r2, [r2, #1]
 8000810:	701a      	strb	r2, [r3, #0]

			// Read the received data into rxBuffer
			sx126x_read_buffer(NULL, offset, (uint8_t*)rx_buffer, rxLength);
 8000812:	4b29      	ldr	r3, [pc, #164]	@ (80008b8 <LoRa_Receive+0x124>)
 8000814:	7818      	ldrb	r0, [r3, #0]
 8000816:	4a29      	ldr	r2, [pc, #164]	@ (80008bc <LoRa_Receive+0x128>)
 8000818:	193b      	adds	r3, r7, r4
 800081a:	7819      	ldrb	r1, [r3, #0]
 800081c:	0003      	movs	r3, r0
 800081e:	2000      	movs	r0, #0
 8000820:	f000 fb0b 	bl	8000e3a <sx126x_read_buffer>

			// Print to terminal
			char msg[300];
			snprintf(msg, sizeof(msg), "Received (%d bytes): %.*s\r\n",
 8000824:	4b24      	ldr	r3, [pc, #144]	@ (80008b8 <LoRa_Receive+0x124>)
 8000826:	781b      	ldrb	r3, [r3, #0]
 8000828:	001d      	movs	r5, r3
 800082a:	4b23      	ldr	r3, [pc, #140]	@ (80008b8 <LoRa_Receive+0x124>)
 800082c:	781b      	ldrb	r3, [r3, #0]
 800082e:	001c      	movs	r4, r3
 8000830:	4a23      	ldr	r2, [pc, #140]	@ (80008c0 <LoRa_Receive+0x12c>)
 8000832:	2396      	movs	r3, #150	@ 0x96
 8000834:	0059      	lsls	r1, r3, #1
 8000836:	0038      	movs	r0, r7
 8000838:	4b20      	ldr	r3, [pc, #128]	@ (80008bc <LoRa_Receive+0x128>)
 800083a:	9301      	str	r3, [sp, #4]
 800083c:	9400      	str	r4, [sp, #0]
 800083e:	002b      	movs	r3, r5
 8000840:	f003 fa6a 	bl	8003d18 <sniprintf>
					rxLength, rxLength, rx_buffer);
			printf(msg);
 8000844:	003b      	movs	r3, r7
 8000846:	0018      	movs	r0, r3
 8000848:	f003 f9f6 	bl	8003c38 <iprintf>

			// Clear IRQ flags and restart RX
			sx126x_clear_irq_status(NULL, SX126X_IRQ_ALL);
 800084c:	4b15      	ldr	r3, [pc, #84]	@ (80008a4 <LoRa_Receive+0x110>)
 800084e:	0019      	movs	r1, r3
 8000850:	2000      	movs	r0, #0
 8000852:	f000 fb9e 	bl	8000f92 <sx126x_clear_irq_status>
			rx_done = 0;
 8000856:	4b1b      	ldr	r3, [pc, #108]	@ (80008c4 <LoRa_Receive+0x130>)
 8000858:	2200      	movs	r2, #0
 800085a:	701a      	strb	r2, [r3, #0]
 800085c:	e011      	b.n	8000882 <LoRa_Receive+0xee>
		} else if (irqStatus & SX126X_IRQ_TIMEOUT) {
 800085e:	4b14      	ldr	r3, [pc, #80]	@ (80008b0 <LoRa_Receive+0x11c>)
 8000860:	881b      	ldrh	r3, [r3, #0]
 8000862:	001a      	movs	r2, r3
 8000864:	2380      	movs	r3, #128	@ 0x80
 8000866:	009b      	lsls	r3, r3, #2
 8000868:	4013      	ands	r3, r2
 800086a:	d00a      	beq.n	8000882 <LoRa_Receive+0xee>
			// RX timed out, restart RX
			printf("RX Timeout, restarting...\r\n");
 800086c:	4b16      	ldr	r3, [pc, #88]	@ (80008c8 <LoRa_Receive+0x134>)
 800086e:	0018      	movs	r0, r3
 8000870:	f003 fa48 	bl	8003d04 <puts>
			sx126x_clear_irq_status(NULL, SX126X_IRQ_ALL);
 8000874:	4b0b      	ldr	r3, [pc, #44]	@ (80008a4 <LoRa_Receive+0x110>)
 8000876:	0019      	movs	r1, r3
 8000878:	2000      	movs	r0, #0
 800087a:	f000 fb8a 	bl	8000f92 <sx126x_clear_irq_status>
			LoRa_Receive();
 800087e:	f7ff ff89 	bl	8000794 <LoRa_Receive>
		}

		// Small delay to avoid overloading the CPU (adjust as needed)
		HAL_Delay(10);
 8000882:	200a      	movs	r0, #10
 8000884:	f001 fa7c 	bl	8001d80 <HAL_Delay>
	while (rx_done) {
 8000888:	4b0e      	ldr	r3, [pc, #56]	@ (80008c4 <LoRa_Receive+0x130>)
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	2b00      	cmp	r3, #0
 800088e:	d19e      	bne.n	80007ce <LoRa_Receive+0x3a>
	}
}
 8000890:	46c0      	nop			@ (mov r8, r8)
 8000892:	46c0      	nop			@ (mov r8, r8)
 8000894:	46bd      	mov	sp, r7
 8000896:	b04c      	add	sp, #304	@ 0x130
 8000898:	bdb0      	pop	{r4, r5, r7, pc}
 800089a:	46c0      	nop			@ (mov r8, r8)
 800089c:	08005098 	.word	0x08005098
 80008a0:	00000262 	.word	0x00000262
 80008a4:	000043ff 	.word	0x000043ff
 80008a8:	00001388 	.word	0x00001388
 80008ac:	080050c4 	.word	0x080050c4
 80008b0:	20000098 	.word	0x20000098
 80008b4:	08005048 	.word	0x08005048
 80008b8:	200000a6 	.word	0x200000a6
 80008bc:	2000009c 	.word	0x2000009c
 80008c0:	080050cc 	.word	0x080050cc
 80008c4:	20000011 	.word	0x20000011
 80008c8:	080050e8 	.word	0x080050e8

080008cc <SystemClock_Config>:


/*!
 * @brief System Clock Configuration
 */
void SystemClock_Config(void) {
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
	// Configure your system clock here
}
 80008d0:	46c0      	nop			@ (mov r8, r8)
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}

080008d6 <Error_Handler>:
void Error_Handler(void) {
 80008d6:	b580      	push	{r7, lr}
 80008d8:	af00      	add	r7, sp, #0
	while (1) {
 80008da:	46c0      	nop			@ (mov r8, r8)
 80008dc:	e7fd      	b.n	80008da <Error_Handler+0x4>
	...

080008e0 <EXTI4_15_IRQHandler>:
//	        HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
//	        HAL_Delay(100);
	}
	/* USER CODE END Error_Handler_Debug */
}
void EXTI4_15_IRQHandler(void) {
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
	if (__HAL_GPIO_EXTI_GET_IT(RADIO_DIO1_PIN) != RESET) {
 80008e4:	4b06      	ldr	r3, [pc, #24]	@ (8000900 <EXTI4_15_IRQHandler+0x20>)
 80008e6:	695a      	ldr	r2, [r3, #20]
 80008e8:	2380      	movs	r3, #128	@ 0x80
 80008ea:	005b      	lsls	r3, r3, #1
 80008ec:	4013      	ands	r3, r2
 80008ee:	d003      	beq.n	80008f8 <EXTI4_15_IRQHandler+0x18>
		// Handle DIO1 interrupt
//        SX126xDioIrqHandler();
		__HAL_GPIO_EXTI_CLEAR_IT(RADIO_DIO1_PIN);
 80008f0:	4b03      	ldr	r3, [pc, #12]	@ (8000900 <EXTI4_15_IRQHandler+0x20>)
 80008f2:	2280      	movs	r2, #128	@ 0x80
 80008f4:	0052      	lsls	r2, r2, #1
 80008f6:	615a      	str	r2, [r3, #20]
	}
}
 80008f8:	46c0      	nop			@ (mov r8, r8)
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	46c0      	nop			@ (mov r8, r8)
 8000900:	40010400 	.word	0x40010400

08000904 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000908:	4b1f      	ldr	r3, [pc, #124]	@ (8000988 <MX_SPI2_Init+0x84>)
 800090a:	4a20      	ldr	r2, [pc, #128]	@ (800098c <MX_SPI2_Init+0x88>)
 800090c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800090e:	4b1e      	ldr	r3, [pc, #120]	@ (8000988 <MX_SPI2_Init+0x84>)
 8000910:	2282      	movs	r2, #130	@ 0x82
 8000912:	0052      	lsls	r2, r2, #1
 8000914:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000916:	4b1c      	ldr	r3, [pc, #112]	@ (8000988 <MX_SPI2_Init+0x84>)
 8000918:	2200      	movs	r2, #0
 800091a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800091c:	4b1a      	ldr	r3, [pc, #104]	@ (8000988 <MX_SPI2_Init+0x84>)
 800091e:	22e0      	movs	r2, #224	@ 0xe0
 8000920:	00d2      	lsls	r2, r2, #3
 8000922:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000924:	4b18      	ldr	r3, [pc, #96]	@ (8000988 <MX_SPI2_Init+0x84>)
 8000926:	2200      	movs	r2, #0
 8000928:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800092a:	4b17      	ldr	r3, [pc, #92]	@ (8000988 <MX_SPI2_Init+0x84>)
 800092c:	2200      	movs	r2, #0
 800092e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000930:	4b15      	ldr	r3, [pc, #84]	@ (8000988 <MX_SPI2_Init+0x84>)
 8000932:	2280      	movs	r2, #128	@ 0x80
 8000934:	0092      	lsls	r2, r2, #2
 8000936:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000938:	4b13      	ldr	r3, [pc, #76]	@ (8000988 <MX_SPI2_Init+0x84>)
 800093a:	2210      	movs	r2, #16
 800093c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800093e:	4b12      	ldr	r3, [pc, #72]	@ (8000988 <MX_SPI2_Init+0x84>)
 8000940:	2200      	movs	r2, #0
 8000942:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000944:	4b10      	ldr	r3, [pc, #64]	@ (8000988 <MX_SPI2_Init+0x84>)
 8000946:	2200      	movs	r2, #0
 8000948:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800094a:	4b0f      	ldr	r3, [pc, #60]	@ (8000988 <MX_SPI2_Init+0x84>)
 800094c:	2200      	movs	r2, #0
 800094e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000950:	4b0d      	ldr	r3, [pc, #52]	@ (8000988 <MX_SPI2_Init+0x84>)
 8000952:	2207      	movs	r2, #7
 8000954:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000956:	4b0c      	ldr	r3, [pc, #48]	@ (8000988 <MX_SPI2_Init+0x84>)
 8000958:	2200      	movs	r2, #0
 800095a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800095c:	4b0a      	ldr	r3, [pc, #40]	@ (8000988 <MX_SPI2_Init+0x84>)
 800095e:	2208      	movs	r2, #8
 8000960:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000962:	4b09      	ldr	r3, [pc, #36]	@ (8000988 <MX_SPI2_Init+0x84>)
 8000964:	0018      	movs	r0, r3
 8000966:	f001 fd05 	bl	8002374 <HAL_SPI_Init>
 800096a:	1e03      	subs	r3, r0, #0
 800096c:	d001      	beq.n	8000972 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800096e:	f7ff ffb2 	bl	80008d6 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
    printf("[DEBUG] SPI2 Initialized with Mode: %d, BaudRatePrescaler: %d\n", hspi2.Init.Mode, hspi2.Init.BaudRatePrescaler);
 8000972:	4b05      	ldr	r3, [pc, #20]	@ (8000988 <MX_SPI2_Init+0x84>)
 8000974:	6859      	ldr	r1, [r3, #4]
 8000976:	4b04      	ldr	r3, [pc, #16]	@ (8000988 <MX_SPI2_Init+0x84>)
 8000978:	69da      	ldr	r2, [r3, #28]
 800097a:	4b05      	ldr	r3, [pc, #20]	@ (8000990 <MX_SPI2_Init+0x8c>)
 800097c:	0018      	movs	r0, r3
 800097e:	f003 f95b 	bl	8003c38 <iprintf>

  /* USER CODE END SPI2_Init 2 */

}
 8000982:	46c0      	nop			@ (mov r8, r8)
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}
 8000988:	200000a8 	.word	0x200000a8
 800098c:	40003800 	.word	0x40003800
 8000990:	08005104 	.word	0x08005104

08000994 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000994:	b590      	push	{r4, r7, lr}
 8000996:	b08b      	sub	sp, #44	@ 0x2c
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800099c:	2414      	movs	r4, #20
 800099e:	193b      	adds	r3, r7, r4
 80009a0:	0018      	movs	r0, r3
 80009a2:	2314      	movs	r3, #20
 80009a4:	001a      	movs	r2, r3
 80009a6:	2100      	movs	r1, #0
 80009a8:	f003 fad8 	bl	8003f5c <memset>
  if(spiHandle->Instance==SPI2)
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	4a2e      	ldr	r2, [pc, #184]	@ (8000a6c <HAL_SPI_MspInit+0xd8>)
 80009b2:	4293      	cmp	r3, r2
 80009b4:	d155      	bne.n	8000a62 <HAL_SPI_MspInit+0xce>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80009b6:	4b2e      	ldr	r3, [pc, #184]	@ (8000a70 <HAL_SPI_MspInit+0xdc>)
 80009b8:	69da      	ldr	r2, [r3, #28]
 80009ba:	4b2d      	ldr	r3, [pc, #180]	@ (8000a70 <HAL_SPI_MspInit+0xdc>)
 80009bc:	2180      	movs	r1, #128	@ 0x80
 80009be:	01c9      	lsls	r1, r1, #7
 80009c0:	430a      	orrs	r2, r1
 80009c2:	61da      	str	r2, [r3, #28]
 80009c4:	4b2a      	ldr	r3, [pc, #168]	@ (8000a70 <HAL_SPI_MspInit+0xdc>)
 80009c6:	69da      	ldr	r2, [r3, #28]
 80009c8:	2380      	movs	r3, #128	@ 0x80
 80009ca:	01db      	lsls	r3, r3, #7
 80009cc:	4013      	ands	r3, r2
 80009ce:	613b      	str	r3, [r7, #16]
 80009d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80009d2:	4b27      	ldr	r3, [pc, #156]	@ (8000a70 <HAL_SPI_MspInit+0xdc>)
 80009d4:	695a      	ldr	r2, [r3, #20]
 80009d6:	4b26      	ldr	r3, [pc, #152]	@ (8000a70 <HAL_SPI_MspInit+0xdc>)
 80009d8:	2180      	movs	r1, #128	@ 0x80
 80009da:	0309      	lsls	r1, r1, #12
 80009dc:	430a      	orrs	r2, r1
 80009de:	615a      	str	r2, [r3, #20]
 80009e0:	4b23      	ldr	r3, [pc, #140]	@ (8000a70 <HAL_SPI_MspInit+0xdc>)
 80009e2:	695a      	ldr	r2, [r3, #20]
 80009e4:	2380      	movs	r3, #128	@ 0x80
 80009e6:	031b      	lsls	r3, r3, #12
 80009e8:	4013      	ands	r3, r2
 80009ea:	60fb      	str	r3, [r7, #12]
 80009ec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ee:	4b20      	ldr	r3, [pc, #128]	@ (8000a70 <HAL_SPI_MspInit+0xdc>)
 80009f0:	695a      	ldr	r2, [r3, #20]
 80009f2:	4b1f      	ldr	r3, [pc, #124]	@ (8000a70 <HAL_SPI_MspInit+0xdc>)
 80009f4:	2180      	movs	r1, #128	@ 0x80
 80009f6:	02c9      	lsls	r1, r1, #11
 80009f8:	430a      	orrs	r2, r1
 80009fa:	615a      	str	r2, [r3, #20]
 80009fc:	4b1c      	ldr	r3, [pc, #112]	@ (8000a70 <HAL_SPI_MspInit+0xdc>)
 80009fe:	695a      	ldr	r2, [r3, #20]
 8000a00:	2380      	movs	r3, #128	@ 0x80
 8000a02:	02db      	lsls	r3, r3, #11
 8000a04:	4013      	ands	r3, r2
 8000a06:	60bb      	str	r3, [r7, #8]
 8000a08:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000a0a:	193b      	adds	r3, r7, r4
 8000a0c:	220c      	movs	r2, #12
 8000a0e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a10:	193b      	adds	r3, r7, r4
 8000a12:	2202      	movs	r2, #2
 8000a14:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a16:	193b      	adds	r3, r7, r4
 8000a18:	2200      	movs	r2, #0
 8000a1a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a1c:	193b      	adds	r3, r7, r4
 8000a1e:	2203      	movs	r2, #3
 8000a20:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8000a22:	193b      	adds	r3, r7, r4
 8000a24:	2201      	movs	r2, #1
 8000a26:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a28:	193b      	adds	r3, r7, r4
 8000a2a:	4a12      	ldr	r2, [pc, #72]	@ (8000a74 <HAL_SPI_MspInit+0xe0>)
 8000a2c:	0019      	movs	r1, r3
 8000a2e:	0010      	movs	r0, r2
 8000a30:	f001 fa7e 	bl	8001f30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000a34:	0021      	movs	r1, r4
 8000a36:	187b      	adds	r3, r7, r1
 8000a38:	2280      	movs	r2, #128	@ 0x80
 8000a3a:	00d2      	lsls	r2, r2, #3
 8000a3c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a3e:	187b      	adds	r3, r7, r1
 8000a40:	2202      	movs	r2, #2
 8000a42:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a44:	187b      	adds	r3, r7, r1
 8000a46:	2200      	movs	r2, #0
 8000a48:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a4a:	187b      	adds	r3, r7, r1
 8000a4c:	2203      	movs	r2, #3
 8000a4e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a50:	187b      	adds	r3, r7, r1
 8000a52:	2205      	movs	r2, #5
 8000a54:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a56:	187b      	adds	r3, r7, r1
 8000a58:	4a07      	ldr	r2, [pc, #28]	@ (8000a78 <HAL_SPI_MspInit+0xe4>)
 8000a5a:	0019      	movs	r1, r3
 8000a5c:	0010      	movs	r0, r2
 8000a5e:	f001 fa67 	bl	8001f30 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000a62:	46c0      	nop			@ (mov r8, r8)
 8000a64:	46bd      	mov	sp, r7
 8000a66:	b00b      	add	sp, #44	@ 0x2c
 8000a68:	bd90      	pop	{r4, r7, pc}
 8000a6a:	46c0      	nop			@ (mov r8, r8)
 8000a6c:	40003800 	.word	0x40003800
 8000a70:	40021000 	.word	0x40021000
 8000a74:	48000800 	.word	0x48000800
 8000a78:	48000400 	.word	0x48000400

08000a7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b082      	sub	sp, #8
 8000a80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a82:	4b0f      	ldr	r3, [pc, #60]	@ (8000ac0 <HAL_MspInit+0x44>)
 8000a84:	699a      	ldr	r2, [r3, #24]
 8000a86:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac0 <HAL_MspInit+0x44>)
 8000a88:	2101      	movs	r1, #1
 8000a8a:	430a      	orrs	r2, r1
 8000a8c:	619a      	str	r2, [r3, #24]
 8000a8e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ac0 <HAL_MspInit+0x44>)
 8000a90:	699b      	ldr	r3, [r3, #24]
 8000a92:	2201      	movs	r2, #1
 8000a94:	4013      	ands	r3, r2
 8000a96:	607b      	str	r3, [r7, #4]
 8000a98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a9a:	4b09      	ldr	r3, [pc, #36]	@ (8000ac0 <HAL_MspInit+0x44>)
 8000a9c:	69da      	ldr	r2, [r3, #28]
 8000a9e:	4b08      	ldr	r3, [pc, #32]	@ (8000ac0 <HAL_MspInit+0x44>)
 8000aa0:	2180      	movs	r1, #128	@ 0x80
 8000aa2:	0549      	lsls	r1, r1, #21
 8000aa4:	430a      	orrs	r2, r1
 8000aa6:	61da      	str	r2, [r3, #28]
 8000aa8:	4b05      	ldr	r3, [pc, #20]	@ (8000ac0 <HAL_MspInit+0x44>)
 8000aaa:	69da      	ldr	r2, [r3, #28]
 8000aac:	2380      	movs	r3, #128	@ 0x80
 8000aae:	055b      	lsls	r3, r3, #21
 8000ab0:	4013      	ands	r3, r2
 8000ab2:	603b      	str	r3, [r7, #0]
 8000ab4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ab6:	46c0      	nop			@ (mov r8, r8)
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	b002      	add	sp, #8
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	46c0      	nop			@ (mov r8, r8)
 8000ac0:	40021000 	.word	0x40021000

08000ac4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ac8:	46c0      	nop			@ (mov r8, r8)
 8000aca:	e7fd      	b.n	8000ac8 <NMI_Handler+0x4>

08000acc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ad0:	46c0      	nop			@ (mov r8, r8)
 8000ad2:	e7fd      	b.n	8000ad0 <HardFault_Handler+0x4>

08000ad4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000ad8:	46c0      	nop			@ (mov r8, r8)
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}

08000ade <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ade:	b580      	push	{r7, lr}
 8000ae0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ae2:	46c0      	nop			@ (mov r8, r8)
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}

08000ae8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000aec:	f001 f92c 	bl	8001d48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000af0:	46c0      	nop			@ (mov r8, r8)
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}

08000af6 <sx126x_set_standby>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_SLEEP, 0, 0 );
}

sx126x_status_t sx126x_set_standby( const void* context, const sx126x_standby_cfg_t cfg )
{
 8000af6:	b580      	push	{r7, lr}
 8000af8:	b086      	sub	sp, #24
 8000afa:	af02      	add	r7, sp, #8
 8000afc:	6078      	str	r0, [r7, #4]
 8000afe:	000a      	movs	r2, r1
 8000b00:	1cfb      	adds	r3, r7, #3
 8000b02:	701a      	strb	r2, [r3, #0]
    const uint8_t buf[SX126X_SIZE_SET_STANDBY] = {
 8000b04:	210c      	movs	r1, #12
 8000b06:	187b      	adds	r3, r7, r1
 8000b08:	2280      	movs	r2, #128	@ 0x80
 8000b0a:	701a      	strb	r2, [r3, #0]
 8000b0c:	187b      	adds	r3, r7, r1
 8000b0e:	1cfa      	adds	r2, r7, #3
 8000b10:	7812      	ldrb	r2, [r2, #0]
 8000b12:	705a      	strb	r2, [r3, #1]
        SX126X_SET_STANDBY,
        ( uint8_t ) cfg,
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_STANDBY, 0, 0 );
 8000b14:	1879      	adds	r1, r7, r1
 8000b16:	6878      	ldr	r0, [r7, #4]
 8000b18:	2300      	movs	r3, #0
 8000b1a:	9300      	str	r3, [sp, #0]
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	2202      	movs	r2, #2
 8000b20:	f000 fdb0 	bl	8001684 <sx126x_hal_write>
 8000b24:	0003      	movs	r3, r0
}
 8000b26:	0018      	movs	r0, r3
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	b004      	add	sp, #16
 8000b2c:	bd80      	pop	{r7, pc}

08000b2e <sx126x_set_tx>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_FS, 0, 0 );
}

sx126x_status_t sx126x_set_tx( const void* context, const uint32_t timeout_in_ms )
{
 8000b2e:	b580      	push	{r7, lr}
 8000b30:	b084      	sub	sp, #16
 8000b32:	af00      	add	r7, sp, #0
 8000b34:	6078      	str	r0, [r7, #4]
 8000b36:	6039      	str	r1, [r7, #0]
    if( timeout_in_ms > SX126X_MAX_TIMEOUT_IN_MS )
 8000b38:	683a      	ldr	r2, [r7, #0]
 8000b3a:	2380      	movs	r3, #128	@ 0x80
 8000b3c:	02db      	lsls	r3, r3, #11
 8000b3e:	429a      	cmp	r2, r3
 8000b40:	d301      	bcc.n	8000b46 <sx126x_set_tx+0x18>
    {
        return SX126X_STATUS_UNKNOWN_VALUE;
 8000b42:	2302      	movs	r3, #2
 8000b44:	e00c      	b.n	8000b60 <sx126x_set_tx+0x32>
    }

    const uint32_t timeout_in_rtc_step = sx126x_convert_timeout_in_ms_to_rtc_step( timeout_in_ms );
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	0018      	movs	r0, r3
 8000b4a:	f000 fc75 	bl	8001438 <sx126x_convert_timeout_in_ms_to_rtc_step>
 8000b4e:	0003      	movs	r3, r0
 8000b50:	60fb      	str	r3, [r7, #12]

    return sx126x_set_tx_with_timeout_in_rtc_step( context, timeout_in_rtc_step );
 8000b52:	68fa      	ldr	r2, [r7, #12]
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	0011      	movs	r1, r2
 8000b58:	0018      	movs	r0, r3
 8000b5a:	f000 f805 	bl	8000b68 <sx126x_set_tx_with_timeout_in_rtc_step>
 8000b5e:	0003      	movs	r3, r0
}
 8000b60:	0018      	movs	r0, r3
 8000b62:	46bd      	mov	sp, r7
 8000b64:	b004      	add	sp, #16
 8000b66:	bd80      	pop	{r7, pc}

08000b68 <sx126x_set_tx_with_timeout_in_rtc_step>:

sx126x_status_t sx126x_set_tx_with_timeout_in_rtc_step( const void* context, const uint32_t timeout_in_rtc_step )
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b086      	sub	sp, #24
 8000b6c:	af02      	add	r7, sp, #8
 8000b6e:	6078      	str	r0, [r7, #4]
 8000b70:	6039      	str	r1, [r7, #0]
    const uint8_t buf[SX126X_SIZE_SET_TX] = {
 8000b72:	210c      	movs	r1, #12
 8000b74:	187b      	adds	r3, r7, r1
 8000b76:	2283      	movs	r2, #131	@ 0x83
 8000b78:	701a      	strb	r2, [r3, #0]
        SX126X_SET_TX,
        ( uint8_t )( timeout_in_rtc_step >> 16 ),
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	0c1b      	lsrs	r3, r3, #16
 8000b7e:	b2da      	uxtb	r2, r3
    const uint8_t buf[SX126X_SIZE_SET_TX] = {
 8000b80:	187b      	adds	r3, r7, r1
 8000b82:	705a      	strb	r2, [r3, #1]
        ( uint8_t )( timeout_in_rtc_step >> 8 ),
 8000b84:	683b      	ldr	r3, [r7, #0]
 8000b86:	0a1b      	lsrs	r3, r3, #8
 8000b88:	b2da      	uxtb	r2, r3
    const uint8_t buf[SX126X_SIZE_SET_TX] = {
 8000b8a:	187b      	adds	r3, r7, r1
 8000b8c:	709a      	strb	r2, [r3, #2]
        ( uint8_t )( timeout_in_rtc_step >> 0 ),
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	b2da      	uxtb	r2, r3
    const uint8_t buf[SX126X_SIZE_SET_TX] = {
 8000b92:	187b      	adds	r3, r7, r1
 8000b94:	70da      	strb	r2, [r3, #3]
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_TX, 0, 0 );
 8000b96:	1879      	adds	r1, r7, r1
 8000b98:	6878      	ldr	r0, [r7, #4]
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	9300      	str	r3, [sp, #0]
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	2204      	movs	r2, #4
 8000ba2:	f000 fd6f 	bl	8001684 <sx126x_hal_write>
 8000ba6:	0003      	movs	r3, r0
}
 8000ba8:	0018      	movs	r0, r3
 8000baa:	46bd      	mov	sp, r7
 8000bac:	b004      	add	sp, #16
 8000bae:	bd80      	pop	{r7, pc}

08000bb0 <sx126x_set_rx>:

sx126x_status_t sx126x_set_rx( const void* context, const uint32_t timeout_in_ms )
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b084      	sub	sp, #16
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
 8000bb8:	6039      	str	r1, [r7, #0]
    if( timeout_in_ms > SX126X_MAX_TIMEOUT_IN_MS )
 8000bba:	683a      	ldr	r2, [r7, #0]
 8000bbc:	2380      	movs	r3, #128	@ 0x80
 8000bbe:	02db      	lsls	r3, r3, #11
 8000bc0:	429a      	cmp	r2, r3
 8000bc2:	d301      	bcc.n	8000bc8 <sx126x_set_rx+0x18>
    {
        return SX126X_STATUS_UNKNOWN_VALUE;
 8000bc4:	2302      	movs	r3, #2
 8000bc6:	e00c      	b.n	8000be2 <sx126x_set_rx+0x32>
    }

    const uint32_t timeout_in_rtc_step = sx126x_convert_timeout_in_ms_to_rtc_step( timeout_in_ms );
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	0018      	movs	r0, r3
 8000bcc:	f000 fc34 	bl	8001438 <sx126x_convert_timeout_in_ms_to_rtc_step>
 8000bd0:	0003      	movs	r3, r0
 8000bd2:	60fb      	str	r3, [r7, #12]

    return sx126x_set_rx_with_timeout_in_rtc_step( context, timeout_in_rtc_step );
 8000bd4:	68fa      	ldr	r2, [r7, #12]
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	0011      	movs	r1, r2
 8000bda:	0018      	movs	r0, r3
 8000bdc:	f000 f805 	bl	8000bea <sx126x_set_rx_with_timeout_in_rtc_step>
 8000be0:	0003      	movs	r3, r0
}
 8000be2:	0018      	movs	r0, r3
 8000be4:	46bd      	mov	sp, r7
 8000be6:	b004      	add	sp, #16
 8000be8:	bd80      	pop	{r7, pc}

08000bea <sx126x_set_rx_with_timeout_in_rtc_step>:

sx126x_status_t sx126x_set_rx_with_timeout_in_rtc_step( const void* context, const uint32_t timeout_in_rtc_step )
{
 8000bea:	b580      	push	{r7, lr}
 8000bec:	b086      	sub	sp, #24
 8000bee:	af02      	add	r7, sp, #8
 8000bf0:	6078      	str	r0, [r7, #4]
 8000bf2:	6039      	str	r1, [r7, #0]
    const uint8_t buf[SX126X_SIZE_SET_RX] = {
 8000bf4:	210c      	movs	r1, #12
 8000bf6:	187b      	adds	r3, r7, r1
 8000bf8:	2282      	movs	r2, #130	@ 0x82
 8000bfa:	701a      	strb	r2, [r3, #0]
        SX126X_SET_RX,
        ( uint8_t )( timeout_in_rtc_step >> 16 ),
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	0c1b      	lsrs	r3, r3, #16
 8000c00:	b2da      	uxtb	r2, r3
    const uint8_t buf[SX126X_SIZE_SET_RX] = {
 8000c02:	187b      	adds	r3, r7, r1
 8000c04:	705a      	strb	r2, [r3, #1]
        ( uint8_t )( timeout_in_rtc_step >> 8 ),
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	0a1b      	lsrs	r3, r3, #8
 8000c0a:	b2da      	uxtb	r2, r3
    const uint8_t buf[SX126X_SIZE_SET_RX] = {
 8000c0c:	187b      	adds	r3, r7, r1
 8000c0e:	709a      	strb	r2, [r3, #2]
        ( uint8_t )( timeout_in_rtc_step >> 0 ),
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	b2da      	uxtb	r2, r3
    const uint8_t buf[SX126X_SIZE_SET_RX] = {
 8000c14:	187b      	adds	r3, r7, r1
 8000c16:	70da      	strb	r2, [r3, #3]
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_RX, 0, 0 );
 8000c18:	1879      	adds	r1, r7, r1
 8000c1a:	6878      	ldr	r0, [r7, #4]
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	9300      	str	r3, [sp, #0]
 8000c20:	2300      	movs	r3, #0
 8000c22:	2204      	movs	r2, #4
 8000c24:	f000 fd2e 	bl	8001684 <sx126x_hal_write>
 8000c28:	0003      	movs	r3, r0
}
 8000c2a:	0018      	movs	r0, r3
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	b004      	add	sp, #16
 8000c30:	bd80      	pop	{r7, pc}

08000c32 <sx126x_set_reg_mode>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_TX_INFINITE_PREAMBLE, 0, 0 );
}

sx126x_status_t sx126x_set_reg_mode( const void* context, const sx126x_reg_mod_t mode )
{
 8000c32:	b580      	push	{r7, lr}
 8000c34:	b086      	sub	sp, #24
 8000c36:	af02      	add	r7, sp, #8
 8000c38:	6078      	str	r0, [r7, #4]
 8000c3a:	000a      	movs	r2, r1
 8000c3c:	1cfb      	adds	r3, r7, #3
 8000c3e:	701a      	strb	r2, [r3, #0]
    const uint8_t buf[SX126X_SIZE_SET_REGULATOR_MODE] = {
 8000c40:	210c      	movs	r1, #12
 8000c42:	187b      	adds	r3, r7, r1
 8000c44:	2296      	movs	r2, #150	@ 0x96
 8000c46:	701a      	strb	r2, [r3, #0]
 8000c48:	187b      	adds	r3, r7, r1
 8000c4a:	1cfa      	adds	r2, r7, #3
 8000c4c:	7812      	ldrb	r2, [r2, #0]
 8000c4e:	705a      	strb	r2, [r3, #1]
        SX126X_SET_REGULATOR_MODE,
        ( uint8_t ) mode,
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_REGULATOR_MODE, 0, 0 );
 8000c50:	1879      	adds	r1, r7, r1
 8000c52:	6878      	ldr	r0, [r7, #4]
 8000c54:	2300      	movs	r3, #0
 8000c56:	9300      	str	r3, [sp, #0]
 8000c58:	2300      	movs	r3, #0
 8000c5a:	2202      	movs	r2, #2
 8000c5c:	f000 fd12 	bl	8001684 <sx126x_hal_write>
 8000c60:	0003      	movs	r3, r0
}
 8000c62:	0018      	movs	r0, r3
 8000c64:	46bd      	mov	sp, r7
 8000c66:	b004      	add	sp, #16
 8000c68:	bd80      	pop	{r7, pc}

08000c6a <sx126x_cal>:

sx126x_status_t sx126x_cal( const void* context, const sx126x_cal_mask_t param )
{
 8000c6a:	b580      	push	{r7, lr}
 8000c6c:	b086      	sub	sp, #24
 8000c6e:	af02      	add	r7, sp, #8
 8000c70:	6078      	str	r0, [r7, #4]
 8000c72:	000a      	movs	r2, r1
 8000c74:	1cfb      	adds	r3, r7, #3
 8000c76:	701a      	strb	r2, [r3, #0]
    const uint8_t buf[SX126X_SIZE_CALIBRATE] = {
 8000c78:	210c      	movs	r1, #12
 8000c7a:	187b      	adds	r3, r7, r1
 8000c7c:	2289      	movs	r2, #137	@ 0x89
 8000c7e:	701a      	strb	r2, [r3, #0]
 8000c80:	187b      	adds	r3, r7, r1
 8000c82:	1cfa      	adds	r2, r7, #3
 8000c84:	7812      	ldrb	r2, [r2, #0]
 8000c86:	705a      	strb	r2, [r3, #1]
        SX126X_CALIBRATE,
        ( uint8_t ) param,
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_CALIBRATE, 0, 0 );
 8000c88:	1879      	adds	r1, r7, r1
 8000c8a:	6878      	ldr	r0, [r7, #4]
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	9300      	str	r3, [sp, #0]
 8000c90:	2300      	movs	r3, #0
 8000c92:	2202      	movs	r2, #2
 8000c94:	f000 fcf6 	bl	8001684 <sx126x_hal_write>
 8000c98:	0003      	movs	r3, r0
}
 8000c9a:	0018      	movs	r0, r3
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	b004      	add	sp, #16
 8000ca0:	bd80      	pop	{r7, pc}

08000ca2 <sx126x_set_pa_cfg>:

    return sx126x_cal_img( context, freq1, freq2 );
}

sx126x_status_t sx126x_set_pa_cfg( const void* context, const sx126x_pa_cfg_params_t* params )
{
 8000ca2:	b580      	push	{r7, lr}
 8000ca4:	b086      	sub	sp, #24
 8000ca6:	af02      	add	r7, sp, #8
 8000ca8:	6078      	str	r0, [r7, #4]
 8000caa:	6039      	str	r1, [r7, #0]
    const uint8_t buf[SX126X_SIZE_SET_PA_CFG] = {
 8000cac:	2108      	movs	r1, #8
 8000cae:	187b      	adds	r3, r7, r1
 8000cb0:	2295      	movs	r2, #149	@ 0x95
 8000cb2:	701a      	strb	r2, [r3, #0]
        SX126X_SET_PA_CFG, params->pa_duty_cycle, params->hp_max, params->device_sel, params->pa_lut,
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	781a      	ldrb	r2, [r3, #0]
    const uint8_t buf[SX126X_SIZE_SET_PA_CFG] = {
 8000cb8:	187b      	adds	r3, r7, r1
 8000cba:	705a      	strb	r2, [r3, #1]
        SX126X_SET_PA_CFG, params->pa_duty_cycle, params->hp_max, params->device_sel, params->pa_lut,
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	785a      	ldrb	r2, [r3, #1]
    const uint8_t buf[SX126X_SIZE_SET_PA_CFG] = {
 8000cc0:	187b      	adds	r3, r7, r1
 8000cc2:	709a      	strb	r2, [r3, #2]
        SX126X_SET_PA_CFG, params->pa_duty_cycle, params->hp_max, params->device_sel, params->pa_lut,
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	789a      	ldrb	r2, [r3, #2]
    const uint8_t buf[SX126X_SIZE_SET_PA_CFG] = {
 8000cc8:	187b      	adds	r3, r7, r1
 8000cca:	70da      	strb	r2, [r3, #3]
        SX126X_SET_PA_CFG, params->pa_duty_cycle, params->hp_max, params->device_sel, params->pa_lut,
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	78da      	ldrb	r2, [r3, #3]
    const uint8_t buf[SX126X_SIZE_SET_PA_CFG] = {
 8000cd0:	187b      	adds	r3, r7, r1
 8000cd2:	711a      	strb	r2, [r3, #4]
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PA_CFG, 0, 0 );
 8000cd4:	1879      	adds	r1, r7, r1
 8000cd6:	6878      	ldr	r0, [r7, #4]
 8000cd8:	2300      	movs	r3, #0
 8000cda:	9300      	str	r3, [sp, #0]
 8000cdc:	2300      	movs	r3, #0
 8000cde:	2205      	movs	r2, #5
 8000ce0:	f000 fcd0 	bl	8001684 <sx126x_hal_write>
 8000ce4:	0003      	movs	r3, r0
}
 8000ce6:	0018      	movs	r0, r3
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	b004      	add	sp, #16
 8000cec:	bd80      	pop	{r7, pc}

08000cee <sx126x_set_rx_tx_fallback_mode>:

sx126x_status_t sx126x_set_rx_tx_fallback_mode( const void* context, const sx126x_fallback_modes_t fallback_mode )
{
 8000cee:	b580      	push	{r7, lr}
 8000cf0:	b086      	sub	sp, #24
 8000cf2:	af02      	add	r7, sp, #8
 8000cf4:	6078      	str	r0, [r7, #4]
 8000cf6:	000a      	movs	r2, r1
 8000cf8:	1cfb      	adds	r3, r7, #3
 8000cfa:	701a      	strb	r2, [r3, #0]
    const uint8_t buf[SX126X_SIZE_SET_RX_TX_FALLBACK_MODE] = {
 8000cfc:	210c      	movs	r1, #12
 8000cfe:	187b      	adds	r3, r7, r1
 8000d00:	2293      	movs	r2, #147	@ 0x93
 8000d02:	701a      	strb	r2, [r3, #0]
 8000d04:	187b      	adds	r3, r7, r1
 8000d06:	1cfa      	adds	r2, r7, #3
 8000d08:	7812      	ldrb	r2, [r2, #0]
 8000d0a:	705a      	strb	r2, [r3, #1]
        SX126X_SET_RX_TX_FALLBACK_MODE,
        ( uint8_t ) fallback_mode,
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_RX_TX_FALLBACK_MODE, 0, 0 );
 8000d0c:	1879      	adds	r1, r7, r1
 8000d0e:	6878      	ldr	r0, [r7, #4]
 8000d10:	2300      	movs	r3, #0
 8000d12:	9300      	str	r3, [sp, #0]
 8000d14:	2300      	movs	r3, #0
 8000d16:	2202      	movs	r2, #2
 8000d18:	f000 fcb4 	bl	8001684 <sx126x_hal_write>
 8000d1c:	0003      	movs	r3, r0
}
 8000d1e:	0018      	movs	r0, r3
 8000d20:	46bd      	mov	sp, r7
 8000d22:	b004      	add	sp, #16
 8000d24:	bd80      	pop	{r7, pc}

08000d26 <sx126x_write_register>:
// Registers and buffer Access
//

sx126x_status_t sx126x_write_register( const void* context, const uint16_t address, const uint8_t* buffer,
                                       const uint8_t size )
{
 8000d26:	b5b0      	push	{r4, r5, r7, lr}
 8000d28:	b088      	sub	sp, #32
 8000d2a:	af02      	add	r7, sp, #8
 8000d2c:	60f8      	str	r0, [r7, #12]
 8000d2e:	0008      	movs	r0, r1
 8000d30:	607a      	str	r2, [r7, #4]
 8000d32:	0019      	movs	r1, r3
 8000d34:	240a      	movs	r4, #10
 8000d36:	193b      	adds	r3, r7, r4
 8000d38:	1c02      	adds	r2, r0, #0
 8000d3a:	801a      	strh	r2, [r3, #0]
 8000d3c:	2509      	movs	r5, #9
 8000d3e:	197b      	adds	r3, r7, r5
 8000d40:	1c0a      	adds	r2, r1, #0
 8000d42:	701a      	strb	r2, [r3, #0]
    const uint8_t buf[SX126X_SIZE_WRITE_REGISTER] = {
 8000d44:	2114      	movs	r1, #20
 8000d46:	187b      	adds	r3, r7, r1
 8000d48:	220d      	movs	r2, #13
 8000d4a:	701a      	strb	r2, [r3, #0]
        SX126X_WRITE_REGISTER,
        ( uint8_t )( address >> 8 ),
 8000d4c:	0020      	movs	r0, r4
 8000d4e:	183b      	adds	r3, r7, r0
 8000d50:	881b      	ldrh	r3, [r3, #0]
 8000d52:	0a1b      	lsrs	r3, r3, #8
 8000d54:	b29b      	uxth	r3, r3
 8000d56:	b2da      	uxtb	r2, r3
    const uint8_t buf[SX126X_SIZE_WRITE_REGISTER] = {
 8000d58:	187b      	adds	r3, r7, r1
 8000d5a:	705a      	strb	r2, [r3, #1]
        ( uint8_t )( address >> 0 ),
 8000d5c:	183b      	adds	r3, r7, r0
 8000d5e:	881b      	ldrh	r3, [r3, #0]
 8000d60:	b2da      	uxtb	r2, r3
    const uint8_t buf[SX126X_SIZE_WRITE_REGISTER] = {
 8000d62:	187b      	adds	r3, r7, r1
 8000d64:	709a      	strb	r2, [r3, #2]
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_WRITE_REGISTER, buffer, size );
 8000d66:	197b      	adds	r3, r7, r5
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	b29b      	uxth	r3, r3
 8000d6c:	687a      	ldr	r2, [r7, #4]
 8000d6e:	1879      	adds	r1, r7, r1
 8000d70:	68f8      	ldr	r0, [r7, #12]
 8000d72:	9300      	str	r3, [sp, #0]
 8000d74:	0013      	movs	r3, r2
 8000d76:	2203      	movs	r2, #3
 8000d78:	f000 fc84 	bl	8001684 <sx126x_hal_write>
 8000d7c:	0003      	movs	r3, r0
}
 8000d7e:	0018      	movs	r0, r3
 8000d80:	46bd      	mov	sp, r7
 8000d82:	b006      	add	sp, #24
 8000d84:	bdb0      	pop	{r4, r5, r7, pc}

08000d86 <sx126x_read_register>:

sx126x_status_t sx126x_read_register( const void* context, const uint16_t address, uint8_t* buffer, const uint8_t size )
{
 8000d86:	b5b0      	push	{r4, r5, r7, lr}
 8000d88:	b088      	sub	sp, #32
 8000d8a:	af02      	add	r7, sp, #8
 8000d8c:	60f8      	str	r0, [r7, #12]
 8000d8e:	0008      	movs	r0, r1
 8000d90:	607a      	str	r2, [r7, #4]
 8000d92:	0019      	movs	r1, r3
 8000d94:	240a      	movs	r4, #10
 8000d96:	193b      	adds	r3, r7, r4
 8000d98:	1c02      	adds	r2, r0, #0
 8000d9a:	801a      	strh	r2, [r3, #0]
 8000d9c:	2509      	movs	r5, #9
 8000d9e:	197b      	adds	r3, r7, r5
 8000da0:	1c0a      	adds	r2, r1, #0
 8000da2:	701a      	strb	r2, [r3, #0]
    const uint8_t buf[SX126X_SIZE_READ_REGISTER] = {
 8000da4:	2114      	movs	r1, #20
 8000da6:	187b      	adds	r3, r7, r1
 8000da8:	221d      	movs	r2, #29
 8000daa:	701a      	strb	r2, [r3, #0]
        SX126X_READ_REGISTER,
        ( uint8_t )( address >> 8 ),
 8000dac:	0020      	movs	r0, r4
 8000dae:	183b      	adds	r3, r7, r0
 8000db0:	881b      	ldrh	r3, [r3, #0]
 8000db2:	0a1b      	lsrs	r3, r3, #8
 8000db4:	b29b      	uxth	r3, r3
 8000db6:	b2da      	uxtb	r2, r3
    const uint8_t buf[SX126X_SIZE_READ_REGISTER] = {
 8000db8:	187b      	adds	r3, r7, r1
 8000dba:	705a      	strb	r2, [r3, #1]
        ( uint8_t )( address >> 0 ),
 8000dbc:	183b      	adds	r3, r7, r0
 8000dbe:	881b      	ldrh	r3, [r3, #0]
 8000dc0:	b2da      	uxtb	r2, r3
    const uint8_t buf[SX126X_SIZE_READ_REGISTER] = {
 8000dc2:	187b      	adds	r3, r7, r1
 8000dc4:	709a      	strb	r2, [r3, #2]
 8000dc6:	187b      	adds	r3, r7, r1
 8000dc8:	2200      	movs	r2, #0
 8000dca:	70da      	strb	r2, [r3, #3]
        SX126X_NOP,
    };

    return ( sx126x_status_t ) sx126x_hal_read( context, buf, SX126X_SIZE_READ_REGISTER, buffer, size );
 8000dcc:	197b      	adds	r3, r7, r5
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	b29b      	uxth	r3, r3
 8000dd2:	687a      	ldr	r2, [r7, #4]
 8000dd4:	1879      	adds	r1, r7, r1
 8000dd6:	68f8      	ldr	r0, [r7, #12]
 8000dd8:	9300      	str	r3, [sp, #0]
 8000dda:	0013      	movs	r3, r2
 8000ddc:	2204      	movs	r2, #4
 8000dde:	f000 fd41 	bl	8001864 <sx126x_hal_read>
 8000de2:	0003      	movs	r3, r0
}
 8000de4:	0018      	movs	r0, r3
 8000de6:	46bd      	mov	sp, r7
 8000de8:	b006      	add	sp, #24
 8000dea:	bdb0      	pop	{r4, r5, r7, pc}

08000dec <sx126x_write_buffer>:

sx126x_status_t sx126x_write_buffer( const void* context, const uint8_t offset, const uint8_t* buffer,
                                     const uint8_t size )
{
 8000dec:	b590      	push	{r4, r7, lr}
 8000dee:	b089      	sub	sp, #36	@ 0x24
 8000df0:	af02      	add	r7, sp, #8
 8000df2:	60f8      	str	r0, [r7, #12]
 8000df4:	0008      	movs	r0, r1
 8000df6:	607a      	str	r2, [r7, #4]
 8000df8:	0019      	movs	r1, r3
 8000dfa:	240b      	movs	r4, #11
 8000dfc:	193b      	adds	r3, r7, r4
 8000dfe:	1c02      	adds	r2, r0, #0
 8000e00:	701a      	strb	r2, [r3, #0]
 8000e02:	200a      	movs	r0, #10
 8000e04:	183b      	adds	r3, r7, r0
 8000e06:	1c0a      	adds	r2, r1, #0
 8000e08:	701a      	strb	r2, [r3, #0]
    const uint8_t buf[SX126X_SIZE_WRITE_BUFFER] = {
 8000e0a:	2114      	movs	r1, #20
 8000e0c:	187b      	adds	r3, r7, r1
 8000e0e:	220e      	movs	r2, #14
 8000e10:	701a      	strb	r2, [r3, #0]
 8000e12:	187b      	adds	r3, r7, r1
 8000e14:	193a      	adds	r2, r7, r4
 8000e16:	7812      	ldrb	r2, [r2, #0]
 8000e18:	705a      	strb	r2, [r3, #1]
        SX126X_WRITE_BUFFER,
        offset,
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_WRITE_BUFFER, buffer, size );
 8000e1a:	183b      	adds	r3, r7, r0
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	b29b      	uxth	r3, r3
 8000e20:	687a      	ldr	r2, [r7, #4]
 8000e22:	1879      	adds	r1, r7, r1
 8000e24:	68f8      	ldr	r0, [r7, #12]
 8000e26:	9300      	str	r3, [sp, #0]
 8000e28:	0013      	movs	r3, r2
 8000e2a:	2202      	movs	r2, #2
 8000e2c:	f000 fc2a 	bl	8001684 <sx126x_hal_write>
 8000e30:	0003      	movs	r3, r0
}
 8000e32:	0018      	movs	r0, r3
 8000e34:	46bd      	mov	sp, r7
 8000e36:	b007      	add	sp, #28
 8000e38:	bd90      	pop	{r4, r7, pc}

08000e3a <sx126x_read_buffer>:


sx126x_status_t sx126x_read_buffer( const void* context, const uint8_t offset, uint8_t* buffer, const uint8_t size )
{
 8000e3a:	b590      	push	{r4, r7, lr}
 8000e3c:	b089      	sub	sp, #36	@ 0x24
 8000e3e:	af02      	add	r7, sp, #8
 8000e40:	60f8      	str	r0, [r7, #12]
 8000e42:	0008      	movs	r0, r1
 8000e44:	607a      	str	r2, [r7, #4]
 8000e46:	0019      	movs	r1, r3
 8000e48:	240b      	movs	r4, #11
 8000e4a:	193b      	adds	r3, r7, r4
 8000e4c:	1c02      	adds	r2, r0, #0
 8000e4e:	701a      	strb	r2, [r3, #0]
 8000e50:	200a      	movs	r0, #10
 8000e52:	183b      	adds	r3, r7, r0
 8000e54:	1c0a      	adds	r2, r1, #0
 8000e56:	701a      	strb	r2, [r3, #0]
    const uint8_t buf[SX126X_SIZE_READ_BUFFER] = {
 8000e58:	2114      	movs	r1, #20
 8000e5a:	187b      	adds	r3, r7, r1
 8000e5c:	221e      	movs	r2, #30
 8000e5e:	701a      	strb	r2, [r3, #0]
 8000e60:	187b      	adds	r3, r7, r1
 8000e62:	193a      	adds	r2, r7, r4
 8000e64:	7812      	ldrb	r2, [r2, #0]
 8000e66:	705a      	strb	r2, [r3, #1]
 8000e68:	187b      	adds	r3, r7, r1
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	709a      	strb	r2, [r3, #2]
        SX126X_READ_BUFFER,
        offset,
        SX126X_NOP,
    };

    return ( sx126x_status_t ) sx126x_hal_read( context, buf, SX126X_SIZE_READ_BUFFER, buffer, size );
 8000e6e:	183b      	adds	r3, r7, r0
 8000e70:	781b      	ldrb	r3, [r3, #0]
 8000e72:	b29b      	uxth	r3, r3
 8000e74:	687a      	ldr	r2, [r7, #4]
 8000e76:	1879      	adds	r1, r7, r1
 8000e78:	68f8      	ldr	r0, [r7, #12]
 8000e7a:	9300      	str	r3, [sp, #0]
 8000e7c:	0013      	movs	r3, r2
 8000e7e:	2203      	movs	r2, #3
 8000e80:	f000 fcf0 	bl	8001864 <sx126x_hal_read>
 8000e84:	0003      	movs	r3, r0
}
 8000e86:	0018      	movs	r0, r3
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	b007      	add	sp, #28
 8000e8c:	bd90      	pop	{r4, r7, pc}

08000e8e <sx126x_set_dio_irq_params>:
//
// DIO and IRQ Control Functions
//
sx126x_status_t sx126x_set_dio_irq_params( const void* context, const uint16_t irq_mask, const uint16_t dio1_mask,
                                           const uint16_t dio2_mask, const uint16_t dio3_mask )
{
 8000e8e:	b5b0      	push	{r4, r5, r7, lr}
 8000e90:	b08a      	sub	sp, #40	@ 0x28
 8000e92:	af02      	add	r7, sp, #8
 8000e94:	60f8      	str	r0, [r7, #12]
 8000e96:	000c      	movs	r4, r1
 8000e98:	0010      	movs	r0, r2
 8000e9a:	0019      	movs	r1, r3
 8000e9c:	250a      	movs	r5, #10
 8000e9e:	197b      	adds	r3, r7, r5
 8000ea0:	1c22      	adds	r2, r4, #0
 8000ea2:	801a      	strh	r2, [r3, #0]
 8000ea4:	2408      	movs	r4, #8
 8000ea6:	193b      	adds	r3, r7, r4
 8000ea8:	1c02      	adds	r2, r0, #0
 8000eaa:	801a      	strh	r2, [r3, #0]
 8000eac:	1dbb      	adds	r3, r7, #6
 8000eae:	1c0a      	adds	r2, r1, #0
 8000eb0:	801a      	strh	r2, [r3, #0]
    const uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = {
 8000eb2:	2114      	movs	r1, #20
 8000eb4:	187b      	adds	r3, r7, r1
 8000eb6:	2208      	movs	r2, #8
 8000eb8:	701a      	strb	r2, [r3, #0]
        SX126X_SET_DIO_IRQ_PARAMS,     ( uint8_t )( irq_mask >> 8 ),  ( uint8_t )( irq_mask >> 0 ),
 8000eba:	197b      	adds	r3, r7, r5
 8000ebc:	881b      	ldrh	r3, [r3, #0]
 8000ebe:	0a1b      	lsrs	r3, r3, #8
 8000ec0:	b29b      	uxth	r3, r3
 8000ec2:	b2da      	uxtb	r2, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = {
 8000ec4:	187b      	adds	r3, r7, r1
 8000ec6:	705a      	strb	r2, [r3, #1]
        SX126X_SET_DIO_IRQ_PARAMS,     ( uint8_t )( irq_mask >> 8 ),  ( uint8_t )( irq_mask >> 0 ),
 8000ec8:	197b      	adds	r3, r7, r5
 8000eca:	881b      	ldrh	r3, [r3, #0]
 8000ecc:	b2da      	uxtb	r2, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = {
 8000ece:	187b      	adds	r3, r7, r1
 8000ed0:	709a      	strb	r2, [r3, #2]
        ( uint8_t )( dio1_mask >> 8 ), ( uint8_t )( dio1_mask >> 0 ), ( uint8_t )( dio2_mask >> 8 ),
 8000ed2:	193b      	adds	r3, r7, r4
 8000ed4:	881b      	ldrh	r3, [r3, #0]
 8000ed6:	0a1b      	lsrs	r3, r3, #8
 8000ed8:	b29b      	uxth	r3, r3
 8000eda:	b2da      	uxtb	r2, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = {
 8000edc:	187b      	adds	r3, r7, r1
 8000ede:	70da      	strb	r2, [r3, #3]
        ( uint8_t )( dio1_mask >> 8 ), ( uint8_t )( dio1_mask >> 0 ), ( uint8_t )( dio2_mask >> 8 ),
 8000ee0:	193b      	adds	r3, r7, r4
 8000ee2:	881b      	ldrh	r3, [r3, #0]
 8000ee4:	b2da      	uxtb	r2, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = {
 8000ee6:	187b      	adds	r3, r7, r1
 8000ee8:	711a      	strb	r2, [r3, #4]
        ( uint8_t )( dio1_mask >> 8 ), ( uint8_t )( dio1_mask >> 0 ), ( uint8_t )( dio2_mask >> 8 ),
 8000eea:	1dbb      	adds	r3, r7, #6
 8000eec:	881b      	ldrh	r3, [r3, #0]
 8000eee:	0a1b      	lsrs	r3, r3, #8
 8000ef0:	b29b      	uxth	r3, r3
 8000ef2:	b2da      	uxtb	r2, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = {
 8000ef4:	187b      	adds	r3, r7, r1
 8000ef6:	715a      	strb	r2, [r3, #5]
        ( uint8_t )( dio2_mask >> 0 ), ( uint8_t )( dio3_mask >> 8 ), ( uint8_t )( dio3_mask >> 0 ),
 8000ef8:	1dbb      	adds	r3, r7, #6
 8000efa:	881b      	ldrh	r3, [r3, #0]
 8000efc:	b2da      	uxtb	r2, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = {
 8000efe:	187b      	adds	r3, r7, r1
 8000f00:	719a      	strb	r2, [r3, #6]
        ( uint8_t )( dio2_mask >> 0 ), ( uint8_t )( dio3_mask >> 8 ), ( uint8_t )( dio3_mask >> 0 ),
 8000f02:	2030      	movs	r0, #48	@ 0x30
 8000f04:	183b      	adds	r3, r7, r0
 8000f06:	881b      	ldrh	r3, [r3, #0]
 8000f08:	0a1b      	lsrs	r3, r3, #8
 8000f0a:	b29b      	uxth	r3, r3
 8000f0c:	b2da      	uxtb	r2, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = {
 8000f0e:	187b      	adds	r3, r7, r1
 8000f10:	71da      	strb	r2, [r3, #7]
        ( uint8_t )( dio2_mask >> 0 ), ( uint8_t )( dio3_mask >> 8 ), ( uint8_t )( dio3_mask >> 0 ),
 8000f12:	183b      	adds	r3, r7, r0
 8000f14:	881b      	ldrh	r3, [r3, #0]
 8000f16:	b2da      	uxtb	r2, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = {
 8000f18:	187b      	adds	r3, r7, r1
 8000f1a:	721a      	strb	r2, [r3, #8]
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_DIO_IRQ_PARAMS, 0, 0 );
 8000f1c:	1879      	adds	r1, r7, r1
 8000f1e:	68f8      	ldr	r0, [r7, #12]
 8000f20:	2300      	movs	r3, #0
 8000f22:	9300      	str	r3, [sp, #0]
 8000f24:	2300      	movs	r3, #0
 8000f26:	2209      	movs	r2, #9
 8000f28:	f000 fbac 	bl	8001684 <sx126x_hal_write>
 8000f2c:	0003      	movs	r3, r0
}
 8000f2e:	0018      	movs	r0, r3
 8000f30:	46bd      	mov	sp, r7
 8000f32:	b008      	add	sp, #32
 8000f34:	bdb0      	pop	{r4, r5, r7, pc}

08000f36 <sx126x_get_irq_status>:

sx126x_status_t sx126x_get_irq_status( const void* context, sx126x_irq_mask_t* irq )
{
 8000f36:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f38:	b087      	sub	sp, #28
 8000f3a:	af02      	add	r7, sp, #8
 8000f3c:	6078      	str	r0, [r7, #4]
 8000f3e:	6039      	str	r1, [r7, #0]
    const uint8_t buf[SX126X_SIZE_GET_IRQ_STATUS] = {
 8000f40:	210c      	movs	r1, #12
 8000f42:	187b      	adds	r3, r7, r1
 8000f44:	2212      	movs	r2, #18
 8000f46:	801a      	strh	r2, [r3, #0]
        SX126X_GET_IRQ_STATUS,
        SX126X_NOP,
    };
    uint8_t irq_local[sizeof( sx126x_irq_mask_t )] = { 0x00 };
 8000f48:	2508      	movs	r5, #8
 8000f4a:	197b      	adds	r3, r7, r5
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	801a      	strh	r2, [r3, #0]

    const sx126x_status_t status = ( sx126x_status_t ) sx126x_hal_read( context, buf, SX126X_SIZE_GET_IRQ_STATUS,
 8000f50:	260f      	movs	r6, #15
 8000f52:	19bc      	adds	r4, r7, r6
 8000f54:	197b      	adds	r3, r7, r5
 8000f56:	1879      	adds	r1, r7, r1
 8000f58:	6878      	ldr	r0, [r7, #4]
 8000f5a:	2202      	movs	r2, #2
 8000f5c:	9200      	str	r2, [sp, #0]
 8000f5e:	2202      	movs	r2, #2
 8000f60:	f000 fc80 	bl	8001864 <sx126x_hal_read>
 8000f64:	0003      	movs	r3, r0
 8000f66:	7023      	strb	r3, [r4, #0]
                                                                        irq_local, sizeof( sx126x_irq_mask_t ) );

    if( status == SX126X_STATUS_OK )
 8000f68:	19bb      	adds	r3, r7, r6
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d109      	bne.n	8000f84 <sx126x_get_irq_status+0x4e>
    {
        *irq = ( ( sx126x_irq_mask_t ) irq_local[0] << 8 ) + ( ( sx126x_irq_mask_t ) irq_local[1] << 0 );
 8000f70:	197b      	adds	r3, r7, r5
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	021b      	lsls	r3, r3, #8
 8000f76:	b29b      	uxth	r3, r3
 8000f78:	197a      	adds	r2, r7, r5
 8000f7a:	7852      	ldrb	r2, [r2, #1]
 8000f7c:	189b      	adds	r3, r3, r2
 8000f7e:	b29a      	uxth	r2, r3
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	801a      	strh	r2, [r3, #0]
    }

    return status;
 8000f84:	230f      	movs	r3, #15
 8000f86:	18fb      	adds	r3, r7, r3
 8000f88:	781b      	ldrb	r3, [r3, #0]
}
 8000f8a:	0018      	movs	r0, r3
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	b005      	add	sp, #20
 8000f90:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000f92 <sx126x_clear_irq_status>:

sx126x_status_t sx126x_clear_irq_status( const void* context, const sx126x_irq_mask_t irq_mask )
{
 8000f92:	b580      	push	{r7, lr}
 8000f94:	b086      	sub	sp, #24
 8000f96:	af02      	add	r7, sp, #8
 8000f98:	6078      	str	r0, [r7, #4]
 8000f9a:	000a      	movs	r2, r1
 8000f9c:	1cbb      	adds	r3, r7, #2
 8000f9e:	801a      	strh	r2, [r3, #0]
    const uint8_t buf[SX126X_SIZE_CLR_IRQ_STATUS] = {
 8000fa0:	210c      	movs	r1, #12
 8000fa2:	187b      	adds	r3, r7, r1
 8000fa4:	2202      	movs	r2, #2
 8000fa6:	701a      	strb	r2, [r3, #0]
        SX126X_CLR_IRQ_STATUS,
        ( uint8_t )( irq_mask >> 8 ),
 8000fa8:	1cbb      	adds	r3, r7, #2
 8000faa:	881b      	ldrh	r3, [r3, #0]
 8000fac:	0a1b      	lsrs	r3, r3, #8
 8000fae:	b29b      	uxth	r3, r3
 8000fb0:	b2da      	uxtb	r2, r3
    const uint8_t buf[SX126X_SIZE_CLR_IRQ_STATUS] = {
 8000fb2:	187b      	adds	r3, r7, r1
 8000fb4:	705a      	strb	r2, [r3, #1]
        ( uint8_t )( irq_mask >> 0 ),
 8000fb6:	1cbb      	adds	r3, r7, #2
 8000fb8:	881b      	ldrh	r3, [r3, #0]
 8000fba:	b2da      	uxtb	r2, r3
    const uint8_t buf[SX126X_SIZE_CLR_IRQ_STATUS] = {
 8000fbc:	187b      	adds	r3, r7, r1
 8000fbe:	709a      	strb	r2, [r3, #2]
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_CLR_IRQ_STATUS, 0, 0 );
 8000fc0:	1879      	adds	r1, r7, r1
 8000fc2:	6878      	ldr	r0, [r7, #4]
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	9300      	str	r3, [sp, #0]
 8000fc8:	2300      	movs	r3, #0
 8000fca:	2203      	movs	r2, #3
 8000fcc:	f000 fb5a 	bl	8001684 <sx126x_hal_write>
 8000fd0:	0003      	movs	r3, r0
}
 8000fd2:	0018      	movs	r0, r3
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	b004      	add	sp, #16
 8000fd8:	bd80      	pop	{r7, pc}

08000fda <sx126x_set_dio2_as_rf_sw_ctrl>:
    }
    return status;
}

sx126x_status_t sx126x_set_dio2_as_rf_sw_ctrl( const void* context, const bool enable )
{
 8000fda:	b580      	push	{r7, lr}
 8000fdc:	b086      	sub	sp, #24
 8000fde:	af02      	add	r7, sp, #8
 8000fe0:	6078      	str	r0, [r7, #4]
 8000fe2:	000a      	movs	r2, r1
 8000fe4:	1cfb      	adds	r3, r7, #3
 8000fe6:	701a      	strb	r2, [r3, #0]
    const uint8_t buf[SX126X_SIZE_SET_DIO2_AS_RF_SWITCH_CTRL] = {
 8000fe8:	210c      	movs	r1, #12
 8000fea:	187b      	adds	r3, r7, r1
 8000fec:	229d      	movs	r2, #157	@ 0x9d
 8000fee:	701a      	strb	r2, [r3, #0]
        SX126X_SET_DIO2_AS_RF_SWITCH_CTRL,
        ( enable == true ) ? 1 : 0,
 8000ff0:	1cfb      	adds	r3, r7, #3
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	001a      	movs	r2, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO2_AS_RF_SWITCH_CTRL] = {
 8000ff6:	187b      	adds	r3, r7, r1
 8000ff8:	705a      	strb	r2, [r3, #1]
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_DIO2_AS_RF_SWITCH_CTRL, 0, 0 );
 8000ffa:	1879      	adds	r1, r7, r1
 8000ffc:	6878      	ldr	r0, [r7, #4]
 8000ffe:	2300      	movs	r3, #0
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	2300      	movs	r3, #0
 8001004:	2202      	movs	r2, #2
 8001006:	f000 fb3d 	bl	8001684 <sx126x_hal_write>
 800100a:	0003      	movs	r3, r0
}
 800100c:	0018      	movs	r0, r3
 800100e:	46bd      	mov	sp, r7
 8001010:	b004      	add	sp, #16
 8001012:	bd80      	pop	{r7, pc}

08001014 <sx126x_set_dio3_as_tcxo_ctrl>:

sx126x_status_t sx126x_set_dio3_as_tcxo_ctrl( const void* context, const sx126x_tcxo_ctrl_voltages_t tcxo_voltage,
                                              const uint32_t timeout )
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b088      	sub	sp, #32
 8001018:	af02      	add	r7, sp, #8
 800101a:	60f8      	str	r0, [r7, #12]
 800101c:	607a      	str	r2, [r7, #4]
 800101e:	200b      	movs	r0, #11
 8001020:	183b      	adds	r3, r7, r0
 8001022:	1c0a      	adds	r2, r1, #0
 8001024:	701a      	strb	r2, [r3, #0]
    const uint8_t buf[SX126X_SIZE_SET_DIO3_AS_TCXO_CTRL] = {
 8001026:	2110      	movs	r1, #16
 8001028:	187b      	adds	r3, r7, r1
 800102a:	2297      	movs	r2, #151	@ 0x97
 800102c:	701a      	strb	r2, [r3, #0]
 800102e:	187b      	adds	r3, r7, r1
 8001030:	183a      	adds	r2, r7, r0
 8001032:	7812      	ldrb	r2, [r2, #0]
 8001034:	705a      	strb	r2, [r3, #1]
        SX126X_SET_DIO3_AS_TCXO_CTRL, ( uint8_t ) tcxo_voltage,    ( uint8_t )( timeout >> 16 ),
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	0c1b      	lsrs	r3, r3, #16
 800103a:	b2da      	uxtb	r2, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO3_AS_TCXO_CTRL] = {
 800103c:	187b      	adds	r3, r7, r1
 800103e:	709a      	strb	r2, [r3, #2]
        ( uint8_t )( timeout >> 8 ),  ( uint8_t )( timeout >> 0 ),
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	0a1b      	lsrs	r3, r3, #8
 8001044:	b2da      	uxtb	r2, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO3_AS_TCXO_CTRL] = {
 8001046:	187b      	adds	r3, r7, r1
 8001048:	70da      	strb	r2, [r3, #3]
        ( uint8_t )( timeout >> 8 ),  ( uint8_t )( timeout >> 0 ),
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	b2da      	uxtb	r2, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO3_AS_TCXO_CTRL] = {
 800104e:	187b      	adds	r3, r7, r1
 8001050:	711a      	strb	r2, [r3, #4]
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_DIO3_AS_TCXO_CTRL, 0, 0 );
 8001052:	1879      	adds	r1, r7, r1
 8001054:	68f8      	ldr	r0, [r7, #12]
 8001056:	2300      	movs	r3, #0
 8001058:	9300      	str	r3, [sp, #0]
 800105a:	2300      	movs	r3, #0
 800105c:	2205      	movs	r2, #5
 800105e:	f000 fb11 	bl	8001684 <sx126x_hal_write>
 8001062:	0003      	movs	r3, r0
}
 8001064:	0018      	movs	r0, r3
 8001066:	46bd      	mov	sp, r7
 8001068:	b006      	add	sp, #24
 800106a:	bd80      	pop	{r7, pc}

0800106c <sx126x_set_rf_freq>:
//    };
//
//    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_RF_FREQUENCY, 0, 0 );
//}
sx126x_status_t sx126x_set_rf_freq( const void* context, const uint32_t freq_in_hz )
{
 800106c:	b5b0      	push	{r4, r5, r7, lr}
 800106e:	b084      	sub	sp, #16
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
 8001074:	6039      	str	r1, [r7, #0]
     printf("[INFO] Setting RF frequency: %lu Hz\n", freq_in_hz);
 8001076:	683a      	ldr	r2, [r7, #0]
 8001078:	4b19      	ldr	r3, [pc, #100]	@ (80010e0 <sx126x_set_rf_freq+0x74>)
 800107a:	0011      	movs	r1, r2
 800107c:	0018      	movs	r0, r3
 800107e:	f002 fddb 	bl	8003c38 <iprintf>

    const uint32_t freq = sx126x_convert_freq_in_hz_to_pll_step( freq_in_hz );
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	0018      	movs	r0, r3
 8001086:	f000 f9ab 	bl	80013e0 <sx126x_convert_freq_in_hz_to_pll_step>
 800108a:	0003      	movs	r3, r0
 800108c:	60fb      	str	r3, [r7, #12]
     printf("[DEBUG] Converted frequency in PLL steps: 0x%08lX (%lu steps)\n", freq, freq);
 800108e:	68fa      	ldr	r2, [r7, #12]
 8001090:	68f9      	ldr	r1, [r7, #12]
 8001092:	4b14      	ldr	r3, [pc, #80]	@ (80010e4 <sx126x_set_rf_freq+0x78>)
 8001094:	0018      	movs	r0, r3
 8001096:	f002 fdcf 	bl	8003c38 <iprintf>

    sx126x_status_t status = sx126x_set_rf_freq_in_pll_steps( context, freq );
 800109a:	250b      	movs	r5, #11
 800109c:	197c      	adds	r4, r7, r5
 800109e:	68fa      	ldr	r2, [r7, #12]
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	0011      	movs	r1, r2
 80010a4:	0018      	movs	r0, r3
 80010a6:	f000 f823 	bl	80010f0 <sx126x_set_rf_freq_in_pll_steps>
 80010aa:	0003      	movs	r3, r0
 80010ac:	7023      	strb	r3, [r4, #0]

     if (status == SX126X_STATUS_OK) {
 80010ae:	197b      	adds	r3, r7, r5
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d104      	bne.n	80010c0 <sx126x_set_rf_freq+0x54>
         printf("[INFO] RF frequency set successfully.\n");
 80010b6:	4b0c      	ldr	r3, [pc, #48]	@ (80010e8 <sx126x_set_rf_freq+0x7c>)
 80010b8:	0018      	movs	r0, r3
 80010ba:	f002 fe23 	bl	8003d04 <puts>
 80010be:	e007      	b.n	80010d0 <sx126x_set_rf_freq+0x64>
     } else {
         printf("[ERROR] Failed to set RF frequency! Status: %d\n", status);
 80010c0:	230b      	movs	r3, #11
 80010c2:	18fb      	adds	r3, r7, r3
 80010c4:	781a      	ldrb	r2, [r3, #0]
 80010c6:	4b09      	ldr	r3, [pc, #36]	@ (80010ec <sx126x_set_rf_freq+0x80>)
 80010c8:	0011      	movs	r1, r2
 80010ca:	0018      	movs	r0, r3
 80010cc:	f002 fdb4 	bl	8003c38 <iprintf>
     }

    return status;
 80010d0:	230b      	movs	r3, #11
 80010d2:	18fb      	adds	r3, r7, r3
 80010d4:	781b      	ldrb	r3, [r3, #0]
}
 80010d6:	0018      	movs	r0, r3
 80010d8:	46bd      	mov	sp, r7
 80010da:	b004      	add	sp, #16
 80010dc:	bdb0      	pop	{r4, r5, r7, pc}
 80010de:	46c0      	nop			@ (mov r8, r8)
 80010e0:	08005154 	.word	0x08005154
 80010e4:	0800517c 	.word	0x0800517c
 80010e8:	080051bc 	.word	0x080051bc
 80010ec:	080051e4 	.word	0x080051e4

080010f0 <sx126x_set_rf_freq_in_pll_steps>:

sx126x_status_t sx126x_set_rf_freq_in_pll_steps( const void* context, const uint32_t freq )
{
 80010f0:	b5b0      	push	{r4, r5, r7, lr}
 80010f2:	b086      	sub	sp, #24
 80010f4:	af02      	add	r7, sp, #8
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	6039      	str	r1, [r7, #0]
    // printf("[DEBUG] Sending PLL steps to SX126X: 0x%08lX\n", freq);

    const uint8_t buf[SX126X_SIZE_SET_RF_FREQUENCY] = {
 80010fa:	2108      	movs	r1, #8
 80010fc:	187b      	adds	r3, r7, r1
 80010fe:	2286      	movs	r2, #134	@ 0x86
 8001100:	701a      	strb	r2, [r3, #0]
        SX126X_SET_RF_FREQUENCY,
        ( uint8_t )( freq >> 24 ),
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	0e1b      	lsrs	r3, r3, #24
 8001106:	b2da      	uxtb	r2, r3
    const uint8_t buf[SX126X_SIZE_SET_RF_FREQUENCY] = {
 8001108:	187b      	adds	r3, r7, r1
 800110a:	705a      	strb	r2, [r3, #1]
        ( uint8_t )( freq >> 16 ),
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	0c1b      	lsrs	r3, r3, #16
 8001110:	b2da      	uxtb	r2, r3
    const uint8_t buf[SX126X_SIZE_SET_RF_FREQUENCY] = {
 8001112:	187b      	adds	r3, r7, r1
 8001114:	709a      	strb	r2, [r3, #2]
        ( uint8_t )( freq >> 8 ),
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	0a1b      	lsrs	r3, r3, #8
 800111a:	b2da      	uxtb	r2, r3
    const uint8_t buf[SX126X_SIZE_SET_RF_FREQUENCY] = {
 800111c:	187b      	adds	r3, r7, r1
 800111e:	70da      	strb	r2, [r3, #3]
        ( uint8_t )( freq >> 0 ),
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	b2da      	uxtb	r2, r3
    const uint8_t buf[SX126X_SIZE_SET_RF_FREQUENCY] = {
 8001124:	187b      	adds	r3, r7, r1
 8001126:	711a      	strb	r2, [r3, #4]
    };

    sx126x_status_t status = ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_RF_FREQUENCY, 0, 0 );
 8001128:	250f      	movs	r5, #15
 800112a:	197c      	adds	r4, r7, r5
 800112c:	1879      	adds	r1, r7, r1
 800112e:	6878      	ldr	r0, [r7, #4]
 8001130:	2300      	movs	r3, #0
 8001132:	9300      	str	r3, [sp, #0]
 8001134:	2300      	movs	r3, #0
 8001136:	2205      	movs	r2, #5
 8001138:	f000 faa4 	bl	8001684 <sx126x_hal_write>
 800113c:	0003      	movs	r3, r0
 800113e:	7023      	strb	r3, [r4, #0]

    // if (status != SX126X_STATUS_OK) {
    //     printf("[ERROR] sx126x_hal_write failed while setting frequency! Status: %d\n", status);
    // }

    return status;
 8001140:	197b      	adds	r3, r7, r5
 8001142:	781b      	ldrb	r3, [r3, #0]
}
 8001144:	0018      	movs	r0, r3
 8001146:	46bd      	mov	sp, r7
 8001148:	b004      	add	sp, #16
 800114a:	bdb0      	pop	{r4, r5, r7, pc}

0800114c <sx126x_set_pkt_type>:
sx126x_status_t sx126x_set_pkt_type( const void* context, const sx126x_pkt_type_t pkt_type )
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b086      	sub	sp, #24
 8001150:	af02      	add	r7, sp, #8
 8001152:	6078      	str	r0, [r7, #4]
 8001154:	000a      	movs	r2, r1
 8001156:	1cfb      	adds	r3, r7, #3
 8001158:	701a      	strb	r2, [r3, #0]
    const uint8_t buf[SX126X_SIZE_SET_PKT_TYPE] = {
 800115a:	210c      	movs	r1, #12
 800115c:	187b      	adds	r3, r7, r1
 800115e:	228a      	movs	r2, #138	@ 0x8a
 8001160:	701a      	strb	r2, [r3, #0]
 8001162:	187b      	adds	r3, r7, r1
 8001164:	1cfa      	adds	r2, r7, #3
 8001166:	7812      	ldrb	r2, [r2, #0]
 8001168:	705a      	strb	r2, [r3, #1]
        SX126X_SET_PKT_TYPE,
        ( uint8_t ) pkt_type,
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PKT_TYPE, 0, 0 );
 800116a:	1879      	adds	r1, r7, r1
 800116c:	6878      	ldr	r0, [r7, #4]
 800116e:	2300      	movs	r3, #0
 8001170:	9300      	str	r3, [sp, #0]
 8001172:	2300      	movs	r3, #0
 8001174:	2202      	movs	r2, #2
 8001176:	f000 fa85 	bl	8001684 <sx126x_hal_write>
 800117a:	0003      	movs	r3, r0
}
 800117c:	0018      	movs	r0, r3
 800117e:	46bd      	mov	sp, r7
 8001180:	b004      	add	sp, #16
 8001182:	bd80      	pop	{r7, pc}

08001184 <sx126x_set_tx_params>:

    return ( sx126x_status_t ) sx126x_hal_read( context, buf, SX126X_SIZE_GET_PKT_TYPE, ( uint8_t* ) pkt_type, 1 );
}

sx126x_status_t sx126x_set_tx_params( const void* context, const int8_t pwr_in_dbm, const sx126x_ramp_time_t ramp_time )
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b086      	sub	sp, #24
 8001188:	af02      	add	r7, sp, #8
 800118a:	6078      	str	r0, [r7, #4]
 800118c:	0008      	movs	r0, r1
 800118e:	0011      	movs	r1, r2
 8001190:	1cfb      	adds	r3, r7, #3
 8001192:	1c02      	adds	r2, r0, #0
 8001194:	701a      	strb	r2, [r3, #0]
 8001196:	1cbb      	adds	r3, r7, #2
 8001198:	1c0a      	adds	r2, r1, #0
 800119a:	701a      	strb	r2, [r3, #0]
    const uint8_t buf[SX126X_SIZE_SET_TX_PARAMS] = {
 800119c:	210c      	movs	r1, #12
 800119e:	187b      	adds	r3, r7, r1
 80011a0:	228e      	movs	r2, #142	@ 0x8e
 80011a2:	701a      	strb	r2, [r3, #0]
        SX126X_SET_TX_PARAMS,
        ( uint8_t ) pwr_in_dbm,
 80011a4:	1cfb      	adds	r3, r7, #3
 80011a6:	781a      	ldrb	r2, [r3, #0]
    const uint8_t buf[SX126X_SIZE_SET_TX_PARAMS] = {
 80011a8:	187b      	adds	r3, r7, r1
 80011aa:	705a      	strb	r2, [r3, #1]
 80011ac:	187b      	adds	r3, r7, r1
 80011ae:	1cba      	adds	r2, r7, #2
 80011b0:	7812      	ldrb	r2, [r2, #0]
 80011b2:	709a      	strb	r2, [r3, #2]
        ( uint8_t ) ramp_time,
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_TX_PARAMS, 0, 0 );
 80011b4:	1879      	adds	r1, r7, r1
 80011b6:	6878      	ldr	r0, [r7, #4]
 80011b8:	2300      	movs	r3, #0
 80011ba:	9300      	str	r3, [sp, #0]
 80011bc:	2300      	movs	r3, #0
 80011be:	2203      	movs	r2, #3
 80011c0:	f000 fa60 	bl	8001684 <sx126x_hal_write>
 80011c4:	0003      	movs	r3, r0
}
 80011c6:	0018      	movs	r0, r3
 80011c8:	46bd      	mov	sp, r7
 80011ca:	b004      	add	sp, #16
 80011cc:	bd80      	pop	{r7, pc}

080011ce <sx126x_set_lora_mod_params>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_MODULATION_PARAMS_BPSK, 0, 0 );
}

sx126x_status_t sx126x_set_lora_mod_params( const void* context, const sx126x_mod_params_lora_t* params )
{
 80011ce:	b5b0      	push	{r4, r5, r7, lr}
 80011d0:	b086      	sub	sp, #24
 80011d2:	af02      	add	r7, sp, #8
 80011d4:	6078      	str	r0, [r7, #4]
 80011d6:	6039      	str	r1, [r7, #0]
    // printf("       Bandwidth: %d kHz\n", (params->bw == SX126X_LORA_BW_125) ? 125 :
    //                                      (params->bw == SX126X_LORA_BW_250) ? 250 :
    //                                      (params->bw == SX126X_LORA_BW_500) ? 500 : 0);
    // printf("       Coding Rate: 4/%d\n", (params->cr + 4));
    // printf("       LDRO: %s\n", (params->ldro) ? "Enabled" : "Disabled");
    const uint8_t buf[SX126X_SIZE_SET_MODULATION_PARAMS_LORA] = {
 80011d8:	2108      	movs	r1, #8
 80011da:	187b      	adds	r3, r7, r1
 80011dc:	228b      	movs	r2, #139	@ 0x8b
 80011de:	701a      	strb	r2, [r3, #0]
        SX126X_SET_MODULATION_PARAMS, ( uint8_t )( params->sf ), ( uint8_t )( params->bw ),
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	781a      	ldrb	r2, [r3, #0]
    const uint8_t buf[SX126X_SIZE_SET_MODULATION_PARAMS_LORA] = {
 80011e4:	187b      	adds	r3, r7, r1
 80011e6:	705a      	strb	r2, [r3, #1]
        SX126X_SET_MODULATION_PARAMS, ( uint8_t )( params->sf ), ( uint8_t )( params->bw ),
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	785a      	ldrb	r2, [r3, #1]
    const uint8_t buf[SX126X_SIZE_SET_MODULATION_PARAMS_LORA] = {
 80011ec:	187b      	adds	r3, r7, r1
 80011ee:	709a      	strb	r2, [r3, #2]
        ( uint8_t )( params->cr ),    params->ldro & 0x01,
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	789a      	ldrb	r2, [r3, #2]
    const uint8_t buf[SX126X_SIZE_SET_MODULATION_PARAMS_LORA] = {
 80011f4:	187b      	adds	r3, r7, r1
 80011f6:	70da      	strb	r2, [r3, #3]
        ( uint8_t )( params->cr ),    params->ldro & 0x01,
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	78db      	ldrb	r3, [r3, #3]
 80011fc:	2201      	movs	r2, #1
 80011fe:	4013      	ands	r3, r2
 8001200:	b2da      	uxtb	r2, r3
    const uint8_t buf[SX126X_SIZE_SET_MODULATION_PARAMS_LORA] = {
 8001202:	187b      	adds	r3, r7, r1
 8001204:	711a      	strb	r2, [r3, #4]
    };

    sx126x_status_t status =
        ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_MODULATION_PARAMS_LORA, 0, 0 );
 8001206:	250f      	movs	r5, #15
 8001208:	197c      	adds	r4, r7, r5
 800120a:	1879      	adds	r1, r7, r1
 800120c:	6878      	ldr	r0, [r7, #4]
 800120e:	2300      	movs	r3, #0
 8001210:	9300      	str	r3, [sp, #0]
 8001212:	2300      	movs	r3, #0
 8001214:	2205      	movs	r2, #5
 8001216:	f000 fa35 	bl	8001684 <sx126x_hal_write>
 800121a:	0003      	movs	r3, r0
 800121c:	7023      	strb	r3, [r4, #0]

    if (status == SX126X_STATUS_OK)
 800121e:	197b      	adds	r3, r7, r5
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d109      	bne.n	800123a <sx126x_set_lora_mod_params+0x6c>
       {
        //    printf("[INFO] LoRa modulation parameters set successfully.\n");

           // WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth
           status = sx126x_tx_modulation_workaround( context, SX126X_PKT_TYPE_LORA, params->bw );
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	785a      	ldrb	r2, [r3, #1]
 800122a:	197c      	adds	r4, r7, r5
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2101      	movs	r1, #1
 8001230:	0018      	movs	r0, r3
 8001232:	f000 f97f 	bl	8001534 <sx126x_tx_modulation_workaround>
 8001236:	0003      	movs	r3, r0
 8001238:	7023      	strb	r3, [r4, #0]
    //    else
    //    {
    //        printf("[ERROR] Failed to set LoRa modulation parameters! Status: %d\n", status);
    //    }

       return status;
 800123a:	230f      	movs	r3, #15
 800123c:	18fb      	adds	r3, r7, r3
 800123e:	781b      	ldrb	r3, [r3, #0]
   }
 8001240:	0018      	movs	r0, r3
 8001242:	46bd      	mov	sp, r7
 8001244:	b004      	add	sp, #16
 8001246:	bdb0      	pop	{r4, r5, r7, pc}

08001248 <sx126x_set_lora_pkt_params>:

    return sx126x_write_register( context, 0x00F0, buf2, sizeof( buf2 ) );
}

sx126x_status_t sx126x_set_lora_pkt_params( const void* context, const sx126x_pkt_params_lora_t* params )
{
 8001248:	b5f0      	push	{r4, r5, r6, r7, lr}
 800124a:	b089      	sub	sp, #36	@ 0x24
 800124c:	af02      	add	r7, sp, #8
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	6039      	str	r1, [r7, #0]
    const uint8_t buf[SX126X_SIZE_SET_PKT_PARAMS_LORA] = {
 8001252:	2110      	movs	r1, #16
 8001254:	187b      	adds	r3, r7, r1
 8001256:	228c      	movs	r2, #140	@ 0x8c
 8001258:	701a      	strb	r2, [r3, #0]
        SX126X_SET_PKT_PARAMS,
        ( uint8_t )( params->preamble_len_in_symb >> 8 ),
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	881b      	ldrh	r3, [r3, #0]
 800125e:	0a1b      	lsrs	r3, r3, #8
 8001260:	b29b      	uxth	r3, r3
 8001262:	b2da      	uxtb	r2, r3
    const uint8_t buf[SX126X_SIZE_SET_PKT_PARAMS_LORA] = {
 8001264:	187b      	adds	r3, r7, r1
 8001266:	705a      	strb	r2, [r3, #1]
        ( uint8_t )( params->preamble_len_in_symb >> 0 ),
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	881b      	ldrh	r3, [r3, #0]
 800126c:	b2da      	uxtb	r2, r3
    const uint8_t buf[SX126X_SIZE_SET_PKT_PARAMS_LORA] = {
 800126e:	187b      	adds	r3, r7, r1
 8001270:	709a      	strb	r2, [r3, #2]
        ( uint8_t )( params->header_type ),
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	789a      	ldrb	r2, [r3, #2]
    const uint8_t buf[SX126X_SIZE_SET_PKT_PARAMS_LORA] = {
 8001276:	187b      	adds	r3, r7, r1
 8001278:	70da      	strb	r2, [r3, #3]
        params->pld_len_in_bytes,
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	78da      	ldrb	r2, [r3, #3]
    const uint8_t buf[SX126X_SIZE_SET_PKT_PARAMS_LORA] = {
 800127e:	187b      	adds	r3, r7, r1
 8001280:	711a      	strb	r2, [r3, #4]
        ( uint8_t )( params->crc_is_on ? 1 : 0 ),
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	791b      	ldrb	r3, [r3, #4]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <sx126x_set_lora_pkt_params+0x46>
 800128a:	2201      	movs	r2, #1
 800128c:	e000      	b.n	8001290 <sx126x_set_lora_pkt_params+0x48>
 800128e:	2200      	movs	r2, #0
    const uint8_t buf[SX126X_SIZE_SET_PKT_PARAMS_LORA] = {
 8001290:	2310      	movs	r3, #16
 8001292:	18fb      	adds	r3, r7, r3
 8001294:	715a      	strb	r2, [r3, #5]
        ( uint8_t )( params->invert_iq_is_on ? 1 : 0 ),
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	795b      	ldrb	r3, [r3, #5]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d001      	beq.n	80012a2 <sx126x_set_lora_pkt_params+0x5a>
 800129e:	2201      	movs	r2, #1
 80012a0:	e000      	b.n	80012a4 <sx126x_set_lora_pkt_params+0x5c>
 80012a2:	2200      	movs	r2, #0
    const uint8_t buf[SX126X_SIZE_SET_PKT_PARAMS_LORA] = {
 80012a4:	2110      	movs	r1, #16
 80012a6:	187b      	adds	r3, r7, r1
 80012a8:	719a      	strb	r2, [r3, #6]
    };

    sx126x_status_t status =
        ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PKT_PARAMS_LORA, 0, 0 );
 80012aa:	2517      	movs	r5, #23
 80012ac:	197c      	adds	r4, r7, r5
 80012ae:	1879      	adds	r1, r7, r1
 80012b0:	6878      	ldr	r0, [r7, #4]
 80012b2:	2300      	movs	r3, #0
 80012b4:	9300      	str	r3, [sp, #0]
 80012b6:	2300      	movs	r3, #0
 80012b8:	2207      	movs	r2, #7
 80012ba:	f000 f9e3 	bl	8001684 <sx126x_hal_write>
 80012be:	0003      	movs	r3, r0
 80012c0:	7023      	strb	r3, [r4, #0]

    // WORKAROUND - Optimizing the Inverted IQ Operation, see datasheet DS_SX1261-2_V1.2 15.4
    if( status == SX126X_STATUS_OK )
 80012c2:	197b      	adds	r3, r7, r5
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d12f      	bne.n	800132a <sx126x_set_lora_pkt_params+0xe2>
    {
        uint8_t reg_value = 0;
 80012ca:	260f      	movs	r6, #15
 80012cc:	19bb      	adds	r3, r7, r6
 80012ce:	2200      	movs	r2, #0
 80012d0:	701a      	strb	r2, [r3, #0]

        status = sx126x_read_register( context, SX126X_REG_IQ_POLARITY, &reg_value, 1 );
 80012d2:	197c      	adds	r4, r7, r5
 80012d4:	19ba      	adds	r2, r7, r6
 80012d6:	4918      	ldr	r1, [pc, #96]	@ (8001338 <sx126x_set_lora_pkt_params+0xf0>)
 80012d8:	6878      	ldr	r0, [r7, #4]
 80012da:	2301      	movs	r3, #1
 80012dc:	f7ff fd53 	bl	8000d86 <sx126x_read_register>
 80012e0:	0003      	movs	r3, r0
 80012e2:	7023      	strb	r3, [r4, #0]
        if( status == SX126X_STATUS_OK )
 80012e4:	197b      	adds	r3, r7, r5
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d11e      	bne.n	800132a <sx126x_set_lora_pkt_params+0xe2>
        {
            if( params->invert_iq_is_on == true )
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	795b      	ldrb	r3, [r3, #5]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d007      	beq.n	8001304 <sx126x_set_lora_pkt_params+0xbc>
            {
                reg_value &= ~( 1 << 2 );  // Bit 2 set to 0 when using inverted IQ polarity
 80012f4:	19bb      	adds	r3, r7, r6
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	2204      	movs	r2, #4
 80012fa:	4393      	bics	r3, r2
 80012fc:	b2da      	uxtb	r2, r3
 80012fe:	19bb      	adds	r3, r7, r6
 8001300:	701a      	strb	r2, [r3, #0]
 8001302:	e007      	b.n	8001314 <sx126x_set_lora_pkt_params+0xcc>
            }
            else
            {
                reg_value |= ( 1 << 2 );  // Bit 2 set to 1 when using standard IQ polarity
 8001304:	210f      	movs	r1, #15
 8001306:	187b      	adds	r3, r7, r1
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	2204      	movs	r2, #4
 800130c:	4313      	orrs	r3, r2
 800130e:	b2da      	uxtb	r2, r3
 8001310:	187b      	adds	r3, r7, r1
 8001312:	701a      	strb	r2, [r3, #0]
            }
            status = sx126x_write_register( context, SX126X_REG_IQ_POLARITY, &reg_value, 1 );
 8001314:	2317      	movs	r3, #23
 8001316:	18fc      	adds	r4, r7, r3
 8001318:	230f      	movs	r3, #15
 800131a:	18fa      	adds	r2, r7, r3
 800131c:	4906      	ldr	r1, [pc, #24]	@ (8001338 <sx126x_set_lora_pkt_params+0xf0>)
 800131e:	6878      	ldr	r0, [r7, #4]
 8001320:	2301      	movs	r3, #1
 8001322:	f7ff fd00 	bl	8000d26 <sx126x_write_register>
 8001326:	0003      	movs	r3, r0
 8001328:	7023      	strb	r3, [r4, #0]
        }
    }
    // WORKAROUND END

    return status;
 800132a:	2317      	movs	r3, #23
 800132c:	18fb      	adds	r3, r7, r3
 800132e:	781b      	ldrb	r3, [r3, #0]
}
 8001330:	0018      	movs	r0, r3
 8001332:	46bd      	mov	sp, r7
 8001334:	b007      	add	sp, #28
 8001336:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001338:	00000736 	.word	0x00000736

0800133c <sx126x_set_buffer_base_address>:
    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_CAD_PARAMS, 0, 0 );
}

sx126x_status_t sx126x_set_buffer_base_address( const void* context, const uint8_t tx_base_address,
                                                const uint8_t rx_base_address )
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b086      	sub	sp, #24
 8001340:	af02      	add	r7, sp, #8
 8001342:	6078      	str	r0, [r7, #4]
 8001344:	0008      	movs	r0, r1
 8001346:	0011      	movs	r1, r2
 8001348:	1cfb      	adds	r3, r7, #3
 800134a:	1c02      	adds	r2, r0, #0
 800134c:	701a      	strb	r2, [r3, #0]
 800134e:	1cbb      	adds	r3, r7, #2
 8001350:	1c0a      	adds	r2, r1, #0
 8001352:	701a      	strb	r2, [r3, #0]
    const uint8_t buf[SX126X_SIZE_SET_BUFFER_BASE_ADDRESS] = {
 8001354:	210c      	movs	r1, #12
 8001356:	187b      	adds	r3, r7, r1
 8001358:	228f      	movs	r2, #143	@ 0x8f
 800135a:	701a      	strb	r2, [r3, #0]
 800135c:	187b      	adds	r3, r7, r1
 800135e:	1cfa      	adds	r2, r7, #3
 8001360:	7812      	ldrb	r2, [r2, #0]
 8001362:	705a      	strb	r2, [r3, #1]
 8001364:	187b      	adds	r3, r7, r1
 8001366:	1cba      	adds	r2, r7, #2
 8001368:	7812      	ldrb	r2, [r2, #0]
 800136a:	709a      	strb	r2, [r3, #2]
        SX126X_SET_BUFFER_BASE_ADDRESS,
        tx_base_address,
        rx_base_address,
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_BUFFER_BASE_ADDRESS, 0, 0 );
 800136c:	1879      	adds	r1, r7, r1
 800136e:	6878      	ldr	r0, [r7, #4]
 8001370:	2300      	movs	r3, #0
 8001372:	9300      	str	r3, [sp, #0]
 8001374:	2300      	movs	r3, #0
 8001376:	2203      	movs	r2, #3
 8001378:	f000 f984 	bl	8001684 <sx126x_hal_write>
 800137c:	0003      	movs	r3, r0
}
 800137e:	0018      	movs	r0, r3
 8001380:	46bd      	mov	sp, r7
 8001382:	b004      	add	sp, #16
 8001384:	bd80      	pop	{r7, pc}

08001386 <sx126x_get_rx_buffer_status>:

    return status;
}

sx126x_status_t sx126x_get_rx_buffer_status( const void* context, sx126x_rx_buffer_status_t* rx_buffer_status )
{
 8001386:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001388:	b087      	sub	sp, #28
 800138a:	af02      	add	r7, sp, #8
 800138c:	6078      	str	r0, [r7, #4]
 800138e:	6039      	str	r1, [r7, #0]
    const uint8_t buf[SX126X_SIZE_GET_RX_BUFFER_STATUS] = {
 8001390:	210c      	movs	r1, #12
 8001392:	187b      	adds	r3, r7, r1
 8001394:	2213      	movs	r2, #19
 8001396:	801a      	strh	r2, [r3, #0]
        SX126X_GET_RX_BUFFER_STATUS,
        SX126X_NOP,
    };
    uint8_t status_local[sizeof( sx126x_rx_buffer_status_t )] = { 0x00 };
 8001398:	2508      	movs	r5, #8
 800139a:	197b      	adds	r3, r7, r5
 800139c:	2200      	movs	r2, #0
 800139e:	801a      	strh	r2, [r3, #0]

    const sx126x_status_t status = ( sx126x_status_t ) sx126x_hal_read(
 80013a0:	260f      	movs	r6, #15
 80013a2:	19bc      	adds	r4, r7, r6
 80013a4:	197b      	adds	r3, r7, r5
 80013a6:	1879      	adds	r1, r7, r1
 80013a8:	6878      	ldr	r0, [r7, #4]
 80013aa:	2202      	movs	r2, #2
 80013ac:	9200      	str	r2, [sp, #0]
 80013ae:	2202      	movs	r2, #2
 80013b0:	f000 fa58 	bl	8001864 <sx126x_hal_read>
 80013b4:	0003      	movs	r3, r0
 80013b6:	7023      	strb	r3, [r4, #0]
        context, buf, SX126X_SIZE_GET_RX_BUFFER_STATUS, status_local, sizeof( sx126x_rx_buffer_status_t ) );

    if( status == SX126X_STATUS_OK )
 80013b8:	19bb      	adds	r3, r7, r6
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d107      	bne.n	80013d0 <sx126x_get_rx_buffer_status+0x4a>
    {
        rx_buffer_status->pld_len_in_bytes     = status_local[0];
 80013c0:	197b      	adds	r3, r7, r5
 80013c2:	781a      	ldrb	r2, [r3, #0]
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	701a      	strb	r2, [r3, #0]
        rx_buffer_status->buffer_start_pointer = status_local[1];
 80013c8:	197b      	adds	r3, r7, r5
 80013ca:	785a      	ldrb	r2, [r3, #1]
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	705a      	strb	r2, [r3, #1]
    }

    return status;
 80013d0:	230f      	movs	r3, #15
 80013d2:	18fb      	adds	r3, r7, r3
 80013d4:	781b      	ldrb	r3, [r3, #0]
}
 80013d6:	0018      	movs	r0, r3
 80013d8:	46bd      	mov	sp, r7
 80013da:	b005      	add	sp, #20
 80013dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080013e0 <sx126x_convert_freq_in_hz_to_pll_step>:

    return status;
}

uint32_t sx126x_convert_freq_in_hz_to_pll_step( uint32_t freq_in_hz )
{
 80013e0:	b590      	push	{r4, r7, lr}
 80013e2:	b085      	sub	sp, #20
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
    uint32_t steps_int;
    uint32_t steps_frac;

    // Get integer and fractional parts of the frequency computed with a PLL step scaled value
    steps_int  = freq_in_hz / SX126X_PLL_STEP_SCALED;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	4911      	ldr	r1, [pc, #68]	@ (8001430 <sx126x_convert_freq_in_hz_to_pll_step+0x50>)
 80013ec:	0018      	movs	r0, r3
 80013ee:	f7fe fe95 	bl	800011c <__udivsi3>
 80013f2:	0003      	movs	r3, r0
 80013f4:	60fb      	str	r3, [r7, #12]
    steps_frac = freq_in_hz - ( steps_int * SX126X_PLL_STEP_SCALED );
 80013f6:	68f9      	ldr	r1, [r7, #12]
 80013f8:	000b      	movs	r3, r1
 80013fa:	015b      	lsls	r3, r3, #5
 80013fc:	1a5b      	subs	r3, r3, r1
 80013fe:	019a      	lsls	r2, r3, #6
 8001400:	1ad2      	subs	r2, r2, r3
 8001402:	00d2      	lsls	r2, r2, #3
 8001404:	1853      	adds	r3, r2, r1
 8001406:	687a      	ldr	r2, [r7, #4]
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	60bb      	str	r3, [r7, #8]

    // Apply the scaling factor to retrieve a frequency in Hz (+ ceiling)
    return ( steps_int << SX126X_PLL_STEP_SHIFT_AMOUNT ) +
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	039c      	lsls	r4, r3, #14
           ( ( ( steps_frac << SX126X_PLL_STEP_SHIFT_AMOUNT ) + ( SX126X_PLL_STEP_SCALED >> 1 ) ) /
 8001410:	68bb      	ldr	r3, [r7, #8]
 8001412:	039b      	lsls	r3, r3, #14
 8001414:	4a07      	ldr	r2, [pc, #28]	@ (8001434 <sx126x_convert_freq_in_hz_to_pll_step+0x54>)
 8001416:	4694      	mov	ip, r2
 8001418:	4463      	add	r3, ip
 800141a:	4905      	ldr	r1, [pc, #20]	@ (8001430 <sx126x_convert_freq_in_hz_to_pll_step+0x50>)
 800141c:	0018      	movs	r0, r3
 800141e:	f7fe fe7d 	bl	800011c <__udivsi3>
 8001422:	0003      	movs	r3, r0
    return ( steps_int << SX126X_PLL_STEP_SHIFT_AMOUNT ) +
 8001424:	18e3      	adds	r3, r4, r3
             SX126X_PLL_STEP_SCALED );
}
 8001426:	0018      	movs	r0, r3
 8001428:	46bd      	mov	sp, r7
 800142a:	b005      	add	sp, #20
 800142c:	bd90      	pop	{r4, r7, pc}
 800142e:	46c0      	nop			@ (mov r8, r8)
 8001430:	00003d09 	.word	0x00003d09
 8001434:	00001e84 	.word	0x00001e84

08001438 <sx126x_convert_timeout_in_ms_to_rtc_step>:

uint32_t sx126x_convert_timeout_in_ms_to_rtc_step( uint32_t timeout_in_ms )
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
    return ( uint32_t )( timeout_in_ms * ( SX126X_RTC_FREQ_IN_HZ / 1000 ) );
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	019b      	lsls	r3, r3, #6
}
 8001444:	0018      	movs	r0, r3
 8001446:	46bd      	mov	sp, r7
 8001448:	b002      	add	sp, #8
 800144a:	bd80      	pop	{r7, pc}

0800144c <sx126x_cfg_rx_boosted>:
//
// Registers access
//

sx126x_status_t sx126x_cfg_rx_boosted( const void* context, const bool state )
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b084      	sub	sp, #16
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	000a      	movs	r2, r1
 8001456:	1cfb      	adds	r3, r7, #3
 8001458:	701a      	strb	r2, [r3, #0]
    if( state == true )
 800145a:	1cfb      	adds	r3, r7, #3
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d00b      	beq.n	800147a <sx126x_cfg_rx_boosted+0x2e>
    {
        return sx126x_write_register( context, SX126X_REG_RXGAIN, ( const uint8_t[] ){ 0x96 }, 1 );
 8001462:	210c      	movs	r1, #12
 8001464:	187b      	adds	r3, r7, r1
 8001466:	2296      	movs	r2, #150	@ 0x96
 8001468:	701a      	strb	r2, [r3, #0]
 800146a:	187a      	adds	r2, r7, r1
 800146c:	490a      	ldr	r1, [pc, #40]	@ (8001498 <sx126x_cfg_rx_boosted+0x4c>)
 800146e:	6878      	ldr	r0, [r7, #4]
 8001470:	2301      	movs	r3, #1
 8001472:	f7ff fc58 	bl	8000d26 <sx126x_write_register>
 8001476:	0003      	movs	r3, r0
 8001478:	e00a      	b.n	8001490 <sx126x_cfg_rx_boosted+0x44>
    }
    else
    {
        return sx126x_write_register( context, SX126X_REG_RXGAIN, ( const uint8_t[] ){ 0x94 }, 1 );
 800147a:	2108      	movs	r1, #8
 800147c:	187b      	adds	r3, r7, r1
 800147e:	2294      	movs	r2, #148	@ 0x94
 8001480:	701a      	strb	r2, [r3, #0]
 8001482:	187a      	adds	r2, r7, r1
 8001484:	4904      	ldr	r1, [pc, #16]	@ (8001498 <sx126x_cfg_rx_boosted+0x4c>)
 8001486:	6878      	ldr	r0, [r7, #4]
 8001488:	2301      	movs	r3, #1
 800148a:	f7ff fc4c 	bl	8000d26 <sx126x_write_register>
 800148e:	0003      	movs	r3, r0
    }
}
 8001490:	0018      	movs	r0, r3
 8001492:	46bd      	mov	sp, r7
 8001494:	b004      	add	sp, #16
 8001496:	bd80      	pop	{r7, pc}
 8001498:	000008ac 	.word	0x000008ac

0800149c <sx126x_set_lora_sync_word>:

    return status;
}

sx126x_status_t sx126x_set_lora_sync_word( const void* context, const uint8_t sync_word )
{
 800149c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800149e:	b085      	sub	sp, #20
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
 80014a4:	000a      	movs	r2, r1
 80014a6:	1cfb      	adds	r3, r7, #3
 80014a8:	701a      	strb	r2, [r3, #0]
    uint8_t buffer[2] = { 0x00 };
 80014aa:	250c      	movs	r5, #12
 80014ac:	197b      	adds	r3, r7, r5
 80014ae:	2200      	movs	r2, #0
 80014b0:	801a      	strh	r2, [r3, #0]

    sx126x_status_t status = sx126x_read_register( context, SX126X_REG_LR_SYNCWORD, buffer, 2 );
 80014b2:	260f      	movs	r6, #15
 80014b4:	19bc      	adds	r4, r7, r6
 80014b6:	197a      	adds	r2, r7, r5
 80014b8:	23e8      	movs	r3, #232	@ 0xe8
 80014ba:	00d9      	lsls	r1, r3, #3
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	2302      	movs	r3, #2
 80014c0:	f7ff fc61 	bl	8000d86 <sx126x_read_register>
 80014c4:	0003      	movs	r3, r0
 80014c6:	7023      	strb	r3, [r4, #0]

    if( status == SX126X_STATUS_OK )
 80014c8:	0034      	movs	r4, r6
 80014ca:	193b      	adds	r3, r7, r4
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d128      	bne.n	8001524 <sx126x_set_lora_sync_word+0x88>
    {
        buffer[0] = ( buffer[0] & ~0xF0 ) + ( sync_word & 0xF0 );
 80014d2:	0028      	movs	r0, r5
 80014d4:	183b      	adds	r3, r7, r0
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	b25b      	sxtb	r3, r3
 80014da:	220f      	movs	r2, #15
 80014dc:	4013      	ands	r3, r2
 80014de:	b25a      	sxtb	r2, r3
 80014e0:	1cfb      	adds	r3, r7, #3
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	b25b      	sxtb	r3, r3
 80014e6:	210f      	movs	r1, #15
 80014e8:	438b      	bics	r3, r1
 80014ea:	b25b      	sxtb	r3, r3
 80014ec:	4313      	orrs	r3, r2
 80014ee:	b25b      	sxtb	r3, r3
 80014f0:	b2da      	uxtb	r2, r3
 80014f2:	183b      	adds	r3, r7, r0
 80014f4:	701a      	strb	r2, [r3, #0]
        buffer[1] = ( buffer[1] & ~0xF0 ) + ( ( sync_word & 0x0F ) << 4 );
 80014f6:	183b      	adds	r3, r7, r0
 80014f8:	785b      	ldrb	r3, [r3, #1]
 80014fa:	220f      	movs	r2, #15
 80014fc:	4013      	ands	r3, r2
 80014fe:	b2da      	uxtb	r2, r3
 8001500:	1cfb      	adds	r3, r7, #3
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	011b      	lsls	r3, r3, #4
 8001506:	b2db      	uxtb	r3, r3
 8001508:	18d3      	adds	r3, r2, r3
 800150a:	b2da      	uxtb	r2, r3
 800150c:	183b      	adds	r3, r7, r0
 800150e:	705a      	strb	r2, [r3, #1]

        status = sx126x_write_register( context, SX126X_REG_LR_SYNCWORD, buffer, 2 );
 8001510:	193c      	adds	r4, r7, r4
 8001512:	183a      	adds	r2, r7, r0
 8001514:	23e8      	movs	r3, #232	@ 0xe8
 8001516:	00d9      	lsls	r1, r3, #3
 8001518:	6878      	ldr	r0, [r7, #4]
 800151a:	2302      	movs	r3, #2
 800151c:	f7ff fc03 	bl	8000d26 <sx126x_write_register>
 8001520:	0003      	movs	r3, r0
 8001522:	7023      	strb	r3, [r4, #0]
    }

    return status;
 8001524:	230f      	movs	r3, #15
 8001526:	18fb      	adds	r3, r7, r3
 8001528:	781b      	ldrb	r3, [r3, #0]
}
 800152a:	0018      	movs	r0, r3
 800152c:	46bd      	mov	sp, r7
 800152e:	b005      	add	sp, #20
 8001530:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08001534 <sx126x_tx_modulation_workaround>:
 * --- PRIVATE FUNCTIONS DEFINITION --------------------------------------------
 */

static sx126x_status_t sx126x_tx_modulation_workaround( const void* context, sx126x_pkt_type_t pkt_type,
                                                        sx126x_lora_bw_t bw )
{
 8001534:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001536:	b085      	sub	sp, #20
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
 800153c:	0008      	movs	r0, r1
 800153e:	0011      	movs	r1, r2
 8001540:	1cfb      	adds	r3, r7, #3
 8001542:	1c02      	adds	r2, r0, #0
 8001544:	701a      	strb	r2, [r3, #0]
 8001546:	1cbb      	adds	r3, r7, #2
 8001548:	1c0a      	adds	r2, r1, #0
 800154a:	701a      	strb	r2, [r3, #0]
    uint8_t reg_value = 0;
 800154c:	250e      	movs	r5, #14
 800154e:	197b      	adds	r3, r7, r5
 8001550:	2200      	movs	r2, #0
 8001552:	701a      	strb	r2, [r3, #0]

    sx126x_status_t status = sx126x_read_register( context, SX126X_REG_TX_MODULATION, &reg_value, 1 );
 8001554:	260f      	movs	r6, #15
 8001556:	19bc      	adds	r4, r7, r6
 8001558:	197a      	adds	r2, r7, r5
 800155a:	491f      	ldr	r1, [pc, #124]	@ (80015d8 <sx126x_tx_modulation_workaround+0xa4>)
 800155c:	6878      	ldr	r0, [r7, #4]
 800155e:	2301      	movs	r3, #1
 8001560:	f7ff fc11 	bl	8000d86 <sx126x_read_register>
 8001564:	0003      	movs	r3, r0
 8001566:	7023      	strb	r3, [r4, #0]

    if( status == SX126X_STATUS_OK )
 8001568:	19bb      	adds	r3, r7, r6
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d12b      	bne.n	80015c8 <sx126x_tx_modulation_workaround+0x94>
    {
        if( pkt_type == SX126X_PKT_TYPE_LORA )
 8001570:	1cfb      	adds	r3, r7, #3
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	2b01      	cmp	r3, #1
 8001576:	d114      	bne.n	80015a2 <sx126x_tx_modulation_workaround+0x6e>
        {
            if( bw == SX126X_LORA_BW_500 )
 8001578:	1cbb      	adds	r3, r7, #2
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	2b06      	cmp	r3, #6
 800157e:	d107      	bne.n	8001590 <sx126x_tx_modulation_workaround+0x5c>
            {
                reg_value &= ~( 1 << 2 );  // Bit 2 set to 0 if the LoRa BW = 500 kHz
 8001580:	197b      	adds	r3, r7, r5
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	2204      	movs	r2, #4
 8001586:	4393      	bics	r3, r2
 8001588:	b2da      	uxtb	r2, r3
 800158a:	197b      	adds	r3, r7, r5
 800158c:	701a      	strb	r2, [r3, #0]
 800158e:	e010      	b.n	80015b2 <sx126x_tx_modulation_workaround+0x7e>
            }
            else
            {
                reg_value |= ( 1 << 2 );  // Bit 2 set to 1 for any other LoRa BW
 8001590:	210e      	movs	r1, #14
 8001592:	187b      	adds	r3, r7, r1
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	2204      	movs	r2, #4
 8001598:	4313      	orrs	r3, r2
 800159a:	b2da      	uxtb	r2, r3
 800159c:	187b      	adds	r3, r7, r1
 800159e:	701a      	strb	r2, [r3, #0]
 80015a0:	e007      	b.n	80015b2 <sx126x_tx_modulation_workaround+0x7e>
            }
        }
        else
        {
            reg_value |= ( 1 << 2 );  // Bit 2 set to 1 for any (G)FSK configuration
 80015a2:	210e      	movs	r1, #14
 80015a4:	187b      	adds	r3, r7, r1
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	2204      	movs	r2, #4
 80015aa:	4313      	orrs	r3, r2
 80015ac:	b2da      	uxtb	r2, r3
 80015ae:	187b      	adds	r3, r7, r1
 80015b0:	701a      	strb	r2, [r3, #0]
        }

        status = sx126x_write_register( context, SX126X_REG_TX_MODULATION, &reg_value, 1 );
 80015b2:	230f      	movs	r3, #15
 80015b4:	18fc      	adds	r4, r7, r3
 80015b6:	230e      	movs	r3, #14
 80015b8:	18fa      	adds	r2, r7, r3
 80015ba:	4907      	ldr	r1, [pc, #28]	@ (80015d8 <sx126x_tx_modulation_workaround+0xa4>)
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	2301      	movs	r3, #1
 80015c0:	f7ff fbb1 	bl	8000d26 <sx126x_write_register>
 80015c4:	0003      	movs	r3, r0
 80015c6:	7023      	strb	r3, [r4, #0]
    }
    return status;
 80015c8:	230f      	movs	r3, #15
 80015ca:	18fb      	adds	r3, r7, r3
 80015cc:	781b      	ldrb	r3, [r3, #0]
}
 80015ce:	0018      	movs	r0, r3
 80015d0:	46bd      	mov	sp, r7
 80015d2:	b005      	add	sp, #20
 80015d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015d6:	46c0      	nop			@ (mov r8, r8)
 80015d8:	00000889 	.word	0x00000889

080015dc <sx126x_hal_reset>:
 * The reset sequence:
 * 1. Set RESET pin LOW
 * 2. Wait for a small delay
 * 3. Set RESET pin HIGH
 */
sx126x_hal_status_t sx126x_hal_reset(const void* context) {
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
    RADIO_RESET_LOW();  // Drive RESET pin LOW to initiate reset
 80015e4:	2380      	movs	r3, #128	@ 0x80
 80015e6:	0059      	lsls	r1, r3, #1
 80015e8:	2390      	movs	r3, #144	@ 0x90
 80015ea:	05db      	lsls	r3, r3, #23
 80015ec:	2200      	movs	r2, #0
 80015ee:	0018      	movs	r0, r3
 80015f0:	f000 fe2b 	bl	800224a <HAL_GPIO_WritePin>
    HAL_Delay(10);      // Wait for 10ms (SX1262 reset requirement)
 80015f4:	200a      	movs	r0, #10
 80015f6:	f000 fbc3 	bl	8001d80 <HAL_Delay>
    RADIO_RESET_HIGH(); // Set RESET pin HIGH to complete reset
 80015fa:	2380      	movs	r3, #128	@ 0x80
 80015fc:	0059      	lsls	r1, r3, #1
 80015fe:	2390      	movs	r3, #144	@ 0x90
 8001600:	05db      	lsls	r3, r3, #23
 8001602:	2201      	movs	r2, #1
 8001604:	0018      	movs	r0, r3
 8001606:	f000 fe20 	bl	800224a <HAL_GPIO_WritePin>
    HAL_Delay(5);       // Additional delay to ensure proper startup
 800160a:	2005      	movs	r0, #5
 800160c:	f000 fbb8 	bl	8001d80 <HAL_Delay>
    return SX126X_HAL_STATUS_OK;
 8001610:	2300      	movs	r3, #0
}
 8001612:	0018      	movs	r0, r3
 8001614:	46bd      	mov	sp, r7
 8001616:	b002      	add	sp, #8
 8001618:	bd80      	pop	{r7, pc}
	...

0800161c <sx126x_hal_wakeup>:
 * 1. Pull NSS LOW
 * 2. Send a dummy byte (0x00) over SPI
 * 3. Pull NSS HIGH
 * 4. Wait until the BUSY pin goes LOW
 */
sx126x_hal_status_t sx126x_hal_wakeup(const void* context) {
 800161c:	b580      	push	{r7, lr}
 800161e:	b084      	sub	sp, #16
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
    RADIO_NSS_LOW();  // Select SPI device
 8001624:	2380      	movs	r3, #128	@ 0x80
 8001626:	0159      	lsls	r1, r3, #5
 8001628:	2390      	movs	r3, #144	@ 0x90
 800162a:	05db      	lsls	r3, r3, #23
 800162c:	2200      	movs	r2, #0
 800162e:	0018      	movs	r0, r3
 8001630:	f000 fe0b 	bl	800224a <HAL_GPIO_WritePin>
    uint8_t dummy_byte = 0x00;
 8001634:	210f      	movs	r1, #15
 8001636:	187b      	adds	r3, r7, r1
 8001638:	2200      	movs	r2, #0
 800163a:	701a      	strb	r2, [r3, #0]
    HAL_SPI_Transmit(&hspi2, &dummy_byte, 1, HAL_MAX_DELAY); // Send dummy byte
 800163c:	2301      	movs	r3, #1
 800163e:	425b      	negs	r3, r3
 8001640:	1879      	adds	r1, r7, r1
 8001642:	480e      	ldr	r0, [pc, #56]	@ (800167c <sx126x_hal_wakeup+0x60>)
 8001644:	2201      	movs	r2, #1
 8001646:	f000 ff4d 	bl	80024e4 <HAL_SPI_Transmit>
    RADIO_NSS_HIGH(); // Deselect SPI device
 800164a:	2380      	movs	r3, #128	@ 0x80
 800164c:	0159      	lsls	r1, r3, #5
 800164e:	2390      	movs	r3, #144	@ 0x90
 8001650:	05db      	lsls	r3, r3, #23
 8001652:	2201      	movs	r2, #1
 8001654:	0018      	movs	r0, r3
 8001656:	f000 fdf8 	bl	800224a <HAL_GPIO_WritePin>
    while (RADIO_BUSY_READ() == GPIO_PIN_SET); // Wait for BUSY pin to go LOW
 800165a:	46c0      	nop			@ (mov r8, r8)
 800165c:	2380      	movs	r3, #128	@ 0x80
 800165e:	009b      	lsls	r3, r3, #2
 8001660:	4a07      	ldr	r2, [pc, #28]	@ (8001680 <sx126x_hal_wakeup+0x64>)
 8001662:	0019      	movs	r1, r3
 8001664:	0010      	movs	r0, r2
 8001666:	f000 fdd3 	bl	8002210 <HAL_GPIO_ReadPin>
 800166a:	0003      	movs	r3, r0
 800166c:	2b01      	cmp	r3, #1
 800166e:	d0f5      	beq.n	800165c <sx126x_hal_wakeup+0x40>
    return SX126X_HAL_STATUS_OK;
 8001670:	2300      	movs	r3, #0
}
 8001672:	0018      	movs	r0, r3
 8001674:	46bd      	mov	sp, r7
 8001676:	b004      	add	sp, #16
 8001678:	bd80      	pop	{r7, pc}
 800167a:	46c0      	nop			@ (mov r8, r8)
 800167c:	200000a8 	.word	0x200000a8
 8001680:	48000400 	.word	0x48000400

08001684 <sx126x_hal_write>:
 * 4. Send data buffer
 * 5. Pull NSS HIGH
 */
sx126x_hal_status_t sx126x_hal_write(const void* context, const uint8_t* command,
    const uint16_t command_length, const uint8_t* buffer,
    const uint16_t buffer_length) {
 8001684:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001686:	b099      	sub	sp, #100	@ 0x64
 8001688:	af02      	add	r7, sp, #8
 800168a:	6478      	str	r0, [r7, #68]	@ 0x44
 800168c:	6439      	str	r1, [r7, #64]	@ 0x40
 800168e:	0011      	movs	r1, r2
 8001690:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001692:	233e      	movs	r3, #62	@ 0x3e
 8001694:	18fa      	adds	r2, r7, r3
 8001696:	1c0b      	adds	r3, r1, #0
 8001698:	8013      	strh	r3, [r2, #0]
 800169a:	466b      	mov	r3, sp
 800169c:	001e      	movs	r6, r3
uint8_t dummy_rx[command_length + buffer_length]; // Dummy buffer to store received data
 800169e:	233e      	movs	r3, #62	@ 0x3e
 80016a0:	18fb      	adds	r3, r7, r3
 80016a2:	881a      	ldrh	r2, [r3, #0]
 80016a4:	2038      	movs	r0, #56	@ 0x38
 80016a6:	2338      	movs	r3, #56	@ 0x38
 80016a8:	18c3      	adds	r3, r0, r3
 80016aa:	19db      	adds	r3, r3, r7
 80016ac:	881b      	ldrh	r3, [r3, #0]
 80016ae:	18d3      	adds	r3, r2, r3
 80016b0:	3b01      	subs	r3, #1
 80016b2:	657b      	str	r3, [r7, #84]	@ 0x54
 80016b4:	233e      	movs	r3, #62	@ 0x3e
 80016b6:	18fb      	adds	r3, r7, r3
 80016b8:	881a      	ldrh	r2, [r3, #0]
 80016ba:	2338      	movs	r3, #56	@ 0x38
 80016bc:	18c3      	adds	r3, r0, r3
 80016be:	19db      	adds	r3, r3, r7
 80016c0:	881b      	ldrh	r3, [r3, #0]
 80016c2:	18d3      	adds	r3, r2, r3
 80016c4:	61bb      	str	r3, [r7, #24]
 80016c6:	2300      	movs	r3, #0
 80016c8:	61fb      	str	r3, [r7, #28]
 80016ca:	69b9      	ldr	r1, [r7, #24]
 80016cc:	69fa      	ldr	r2, [r7, #28]
 80016ce:	000b      	movs	r3, r1
 80016d0:	0f5b      	lsrs	r3, r3, #29
 80016d2:	469c      	mov	ip, r3
 80016d4:	0013      	movs	r3, r2
 80016d6:	00dd      	lsls	r5, r3, #3
 80016d8:	4663      	mov	r3, ip
 80016da:	431d      	orrs	r5, r3
 80016dc:	000b      	movs	r3, r1
 80016de:	00dc      	lsls	r4, r3, #3
 80016e0:	233e      	movs	r3, #62	@ 0x3e
 80016e2:	18fb      	adds	r3, r7, r3
 80016e4:	881a      	ldrh	r2, [r3, #0]
 80016e6:	0004      	movs	r4, r0
 80016e8:	2338      	movs	r3, #56	@ 0x38
 80016ea:	18c3      	adds	r3, r0, r3
 80016ec:	19db      	adds	r3, r3, r7
 80016ee:	881b      	ldrh	r3, [r3, #0]
 80016f0:	18d3      	adds	r3, r2, r3
 80016f2:	613b      	str	r3, [r7, #16]
 80016f4:	2300      	movs	r3, #0
 80016f6:	617b      	str	r3, [r7, #20]
 80016f8:	6939      	ldr	r1, [r7, #16]
 80016fa:	697a      	ldr	r2, [r7, #20]
 80016fc:	000b      	movs	r3, r1
 80016fe:	0f5b      	lsrs	r3, r3, #29
 8001700:	0010      	movs	r0, r2
 8001702:	00c0      	lsls	r0, r0, #3
 8001704:	6378      	str	r0, [r7, #52]	@ 0x34
 8001706:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001708:	4318      	orrs	r0, r3
 800170a:	6378      	str	r0, [r7, #52]	@ 0x34
 800170c:	000b      	movs	r3, r1
 800170e:	00db      	lsls	r3, r3, #3
 8001710:	633b      	str	r3, [r7, #48]	@ 0x30
 8001712:	233e      	movs	r3, #62	@ 0x3e
 8001714:	18fb      	adds	r3, r7, r3
 8001716:	881a      	ldrh	r2, [r3, #0]
 8001718:	2338      	movs	r3, #56	@ 0x38
 800171a:	18e3      	adds	r3, r4, r3
 800171c:	19db      	adds	r3, r3, r7
 800171e:	881b      	ldrh	r3, [r3, #0]
 8001720:	18d3      	adds	r3, r2, r3
 8001722:	3307      	adds	r3, #7
 8001724:	08db      	lsrs	r3, r3, #3
 8001726:	00db      	lsls	r3, r3, #3
 8001728:	466a      	mov	r2, sp
 800172a:	1ad3      	subs	r3, r2, r3
 800172c:	469d      	mov	sp, r3
 800172e:	ab02      	add	r3, sp, #8
 8001730:	3300      	adds	r3, #0
 8001732:	653b      	str	r3, [r7, #80]	@ 0x50
uint8_t tx_data[command_length + buffer_length];
 8001734:	233e      	movs	r3, #62	@ 0x3e
 8001736:	18fb      	adds	r3, r7, r3
 8001738:	881a      	ldrh	r2, [r3, #0]
 800173a:	2338      	movs	r3, #56	@ 0x38
 800173c:	18e3      	adds	r3, r4, r3
 800173e:	19db      	adds	r3, r3, r7
 8001740:	881b      	ldrh	r3, [r3, #0]
 8001742:	18d3      	adds	r3, r2, r3
 8001744:	3b01      	subs	r3, #1
 8001746:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001748:	233e      	movs	r3, #62	@ 0x3e
 800174a:	18fb      	adds	r3, r7, r3
 800174c:	881a      	ldrh	r2, [r3, #0]
 800174e:	2338      	movs	r3, #56	@ 0x38
 8001750:	18e3      	adds	r3, r4, r3
 8001752:	19db      	adds	r3, r3, r7
 8001754:	881b      	ldrh	r3, [r3, #0]
 8001756:	18d3      	adds	r3, r2, r3
 8001758:	60bb      	str	r3, [r7, #8]
 800175a:	2300      	movs	r3, #0
 800175c:	60fb      	str	r3, [r7, #12]
 800175e:	68b9      	ldr	r1, [r7, #8]
 8001760:	68fa      	ldr	r2, [r7, #12]
 8001762:	000b      	movs	r3, r1
 8001764:	0f5b      	lsrs	r3, r3, #29
 8001766:	0010      	movs	r0, r2
 8001768:	00c0      	lsls	r0, r0, #3
 800176a:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800176c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800176e:	4318      	orrs	r0, r3
 8001770:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8001772:	000b      	movs	r3, r1
 8001774:	00db      	lsls	r3, r3, #3
 8001776:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001778:	233e      	movs	r3, #62	@ 0x3e
 800177a:	18fb      	adds	r3, r7, r3
 800177c:	881a      	ldrh	r2, [r3, #0]
 800177e:	2338      	movs	r3, #56	@ 0x38
 8001780:	18e3      	adds	r3, r4, r3
 8001782:	19db      	adds	r3, r3, r7
 8001784:	881b      	ldrh	r3, [r3, #0]
 8001786:	18d3      	adds	r3, r2, r3
 8001788:	603b      	str	r3, [r7, #0]
 800178a:	2300      	movs	r3, #0
 800178c:	607b      	str	r3, [r7, #4]
 800178e:	6839      	ldr	r1, [r7, #0]
 8001790:	687a      	ldr	r2, [r7, #4]
 8001792:	000b      	movs	r3, r1
 8001794:	0f5b      	lsrs	r3, r3, #29
 8001796:	0010      	movs	r0, r2
 8001798:	00c0      	lsls	r0, r0, #3
 800179a:	6278      	str	r0, [r7, #36]	@ 0x24
 800179c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800179e:	4318      	orrs	r0, r3
 80017a0:	6278      	str	r0, [r7, #36]	@ 0x24
 80017a2:	000b      	movs	r3, r1
 80017a4:	00db      	lsls	r3, r3, #3
 80017a6:	623b      	str	r3, [r7, #32]
 80017a8:	233e      	movs	r3, #62	@ 0x3e
 80017aa:	18fb      	adds	r3, r7, r3
 80017ac:	881a      	ldrh	r2, [r3, #0]
 80017ae:	2338      	movs	r3, #56	@ 0x38
 80017b0:	18e3      	adds	r3, r4, r3
 80017b2:	19db      	adds	r3, r3, r7
 80017b4:	881b      	ldrh	r3, [r3, #0]
 80017b6:	18d3      	adds	r3, r2, r3
 80017b8:	3307      	adds	r3, #7
 80017ba:	08db      	lsrs	r3, r3, #3
 80017bc:	00db      	lsls	r3, r3, #3
 80017be:	466a      	mov	r2, sp
 80017c0:	1ad3      	subs	r3, r2, r3
 80017c2:	469d      	mov	sp, r3
 80017c4:	ab02      	add	r3, sp, #8
 80017c6:	3300      	adds	r3, #0
 80017c8:	64bb      	str	r3, [r7, #72]	@ 0x48

// Combine command and buffer data into one array for transmission
memcpy(tx_data, command, command_length);
 80017ca:	233e      	movs	r3, #62	@ 0x3e
 80017cc:	18fb      	adds	r3, r7, r3
 80017ce:	881a      	ldrh	r2, [r3, #0]
 80017d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80017d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80017d4:	0018      	movs	r0, r3
 80017d6:	f002 fc56 	bl	8004086 <memcpy>
memcpy(tx_data + command_length, buffer, buffer_length);
 80017da:	233e      	movs	r3, #62	@ 0x3e
 80017dc:	18fb      	adds	r3, r7, r3
 80017de:	881b      	ldrh	r3, [r3, #0]
 80017e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80017e2:	18d0      	adds	r0, r2, r3
 80017e4:	2338      	movs	r3, #56	@ 0x38
 80017e6:	18e3      	adds	r3, r4, r3
 80017e8:	19db      	adds	r3, r3, r7
 80017ea:	881a      	ldrh	r2, [r3, #0]
 80017ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017ee:	0019      	movs	r1, r3
 80017f0:	f002 fc49 	bl	8004086 <memcpy>

while (RADIO_BUSY_READ() == GPIO_PIN_SET); // Wait for BUSY pin to be LOW
 80017f4:	46c0      	nop			@ (mov r8, r8)
 80017f6:	2380      	movs	r3, #128	@ 0x80
 80017f8:	009b      	lsls	r3, r3, #2
 80017fa:	4a18      	ldr	r2, [pc, #96]	@ (800185c <sx126x_hal_write+0x1d8>)
 80017fc:	0019      	movs	r1, r3
 80017fe:	0010      	movs	r0, r2
 8001800:	f000 fd06 	bl	8002210 <HAL_GPIO_ReadPin>
 8001804:	0003      	movs	r3, r0
 8001806:	2b01      	cmp	r3, #1
 8001808:	d0f5      	beq.n	80017f6 <sx126x_hal_write+0x172>

RADIO_NSS_LOW();  // Select SPI device
 800180a:	2380      	movs	r3, #128	@ 0x80
 800180c:	0159      	lsls	r1, r3, #5
 800180e:	2390      	movs	r3, #144	@ 0x90
 8001810:	05db      	lsls	r3, r3, #23
 8001812:	2200      	movs	r2, #0
 8001814:	0018      	movs	r0, r3
 8001816:	f000 fd18 	bl	800224a <HAL_GPIO_WritePin>
HAL_SPI_TransmitReceive(&hspi2, tx_data, dummy_rx, command_length + buffer_length, HAL_MAX_DELAY);
 800181a:	233e      	movs	r3, #62	@ 0x3e
 800181c:	18fa      	adds	r2, r7, r3
 800181e:	2338      	movs	r3, #56	@ 0x38
 8001820:	2138      	movs	r1, #56	@ 0x38
 8001822:	185b      	adds	r3, r3, r1
 8001824:	19db      	adds	r3, r3, r7
 8001826:	8812      	ldrh	r2, [r2, #0]
 8001828:	881b      	ldrh	r3, [r3, #0]
 800182a:	18d3      	adds	r3, r2, r3
 800182c:	b29c      	uxth	r4, r3
 800182e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8001830:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8001832:	480b      	ldr	r0, [pc, #44]	@ (8001860 <sx126x_hal_write+0x1dc>)
 8001834:	2301      	movs	r3, #1
 8001836:	425b      	negs	r3, r3
 8001838:	9300      	str	r3, [sp, #0]
 800183a:	0023      	movs	r3, r4
 800183c:	f000 ffb2 	bl	80027a4 <HAL_SPI_TransmitReceive>
RADIO_NSS_HIGH(); // Deselect SPI device
 8001840:	2380      	movs	r3, #128	@ 0x80
 8001842:	0159      	lsls	r1, r3, #5
 8001844:	2390      	movs	r3, #144	@ 0x90
 8001846:	05db      	lsls	r3, r3, #23
 8001848:	2201      	movs	r2, #1
 800184a:	0018      	movs	r0, r3
 800184c:	f000 fcfd 	bl	800224a <HAL_GPIO_WritePin>

return SX126X_HAL_STATUS_OK;
 8001850:	2300      	movs	r3, #0
 8001852:	46b5      	mov	sp, r6
}
 8001854:	0018      	movs	r0, r3
 8001856:	46bd      	mov	sp, r7
 8001858:	b017      	add	sp, #92	@ 0x5c
 800185a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800185c:	48000400 	.word	0x48000400
 8001860:	200000a8 	.word	0x200000a8

08001864 <sx126x_hal_read>:
 * 4. Read response into buffer
 * 5. Pull NSS HIGH
 */
sx126x_hal_status_t sx126x_hal_read(const void* context, const uint8_t* command,
        const uint16_t command_length, uint8_t* buffer,
        const uint16_t buffer_length) {
 8001864:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001866:	b099      	sub	sp, #100	@ 0x64
 8001868:	af02      	add	r7, sp, #8
 800186a:	6478      	str	r0, [r7, #68]	@ 0x44
 800186c:	6439      	str	r1, [r7, #64]	@ 0x40
 800186e:	0011      	movs	r1, r2
 8001870:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001872:	233e      	movs	r3, #62	@ 0x3e
 8001874:	18fa      	adds	r2, r7, r3
 8001876:	1c0b      	adds	r3, r1, #0
 8001878:	8013      	strh	r3, [r2, #0]
 800187a:	466b      	mov	r3, sp
 800187c:	001e      	movs	r6, r3
    uint8_t tx_dummy[command_length + buffer_length]; // Dummy TX buffer
 800187e:	233e      	movs	r3, #62	@ 0x3e
 8001880:	18fb      	adds	r3, r7, r3
 8001882:	881a      	ldrh	r2, [r3, #0]
 8001884:	2038      	movs	r0, #56	@ 0x38
 8001886:	2338      	movs	r3, #56	@ 0x38
 8001888:	18c3      	adds	r3, r0, r3
 800188a:	19db      	adds	r3, r3, r7
 800188c:	881b      	ldrh	r3, [r3, #0]
 800188e:	18d3      	adds	r3, r2, r3
 8001890:	3b01      	subs	r3, #1
 8001892:	657b      	str	r3, [r7, #84]	@ 0x54
 8001894:	233e      	movs	r3, #62	@ 0x3e
 8001896:	18fb      	adds	r3, r7, r3
 8001898:	881a      	ldrh	r2, [r3, #0]
 800189a:	2338      	movs	r3, #56	@ 0x38
 800189c:	18c3      	adds	r3, r0, r3
 800189e:	19db      	adds	r3, r3, r7
 80018a0:	881b      	ldrh	r3, [r3, #0]
 80018a2:	18d3      	adds	r3, r2, r3
 80018a4:	61bb      	str	r3, [r7, #24]
 80018a6:	2300      	movs	r3, #0
 80018a8:	61fb      	str	r3, [r7, #28]
 80018aa:	69b9      	ldr	r1, [r7, #24]
 80018ac:	69fa      	ldr	r2, [r7, #28]
 80018ae:	000b      	movs	r3, r1
 80018b0:	0f5b      	lsrs	r3, r3, #29
 80018b2:	469c      	mov	ip, r3
 80018b4:	0013      	movs	r3, r2
 80018b6:	00dd      	lsls	r5, r3, #3
 80018b8:	4663      	mov	r3, ip
 80018ba:	431d      	orrs	r5, r3
 80018bc:	000b      	movs	r3, r1
 80018be:	00dc      	lsls	r4, r3, #3
 80018c0:	233e      	movs	r3, #62	@ 0x3e
 80018c2:	18fb      	adds	r3, r7, r3
 80018c4:	881a      	ldrh	r2, [r3, #0]
 80018c6:	2338      	movs	r3, #56	@ 0x38
 80018c8:	18c3      	adds	r3, r0, r3
 80018ca:	19db      	adds	r3, r3, r7
 80018cc:	881b      	ldrh	r3, [r3, #0]
 80018ce:	18d3      	adds	r3, r2, r3
 80018d0:	613b      	str	r3, [r7, #16]
 80018d2:	2300      	movs	r3, #0
 80018d4:	617b      	str	r3, [r7, #20]
 80018d6:	6939      	ldr	r1, [r7, #16]
 80018d8:	697a      	ldr	r2, [r7, #20]
 80018da:	000b      	movs	r3, r1
 80018dc:	0f5b      	lsrs	r3, r3, #29
 80018de:	0014      	movs	r4, r2
 80018e0:	00e4      	lsls	r4, r4, #3
 80018e2:	637c      	str	r4, [r7, #52]	@ 0x34
 80018e4:	6b7c      	ldr	r4, [r7, #52]	@ 0x34
 80018e6:	431c      	orrs	r4, r3
 80018e8:	637c      	str	r4, [r7, #52]	@ 0x34
 80018ea:	000b      	movs	r3, r1
 80018ec:	00db      	lsls	r3, r3, #3
 80018ee:	633b      	str	r3, [r7, #48]	@ 0x30
 80018f0:	233e      	movs	r3, #62	@ 0x3e
 80018f2:	18fb      	adds	r3, r7, r3
 80018f4:	881a      	ldrh	r2, [r3, #0]
 80018f6:	2338      	movs	r3, #56	@ 0x38
 80018f8:	18c3      	adds	r3, r0, r3
 80018fa:	19db      	adds	r3, r3, r7
 80018fc:	881b      	ldrh	r3, [r3, #0]
 80018fe:	18d3      	adds	r3, r2, r3
 8001900:	3307      	adds	r3, #7
 8001902:	08db      	lsrs	r3, r3, #3
 8001904:	00db      	lsls	r3, r3, #3
 8001906:	466a      	mov	r2, sp
 8001908:	1ad3      	subs	r3, r2, r3
 800190a:	469d      	mov	sp, r3
 800190c:	ab02      	add	r3, sp, #8
 800190e:	3300      	adds	r3, #0
 8001910:	653b      	str	r3, [r7, #80]	@ 0x50
    uint8_t rx_data[command_length + buffer_length];  // RX buffer to store received data
 8001912:	233e      	movs	r3, #62	@ 0x3e
 8001914:	18fb      	adds	r3, r7, r3
 8001916:	881a      	ldrh	r2, [r3, #0]
 8001918:	2338      	movs	r3, #56	@ 0x38
 800191a:	18c3      	adds	r3, r0, r3
 800191c:	19db      	adds	r3, r3, r7
 800191e:	881b      	ldrh	r3, [r3, #0]
 8001920:	18d3      	adds	r3, r2, r3
 8001922:	3b01      	subs	r3, #1
 8001924:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001926:	233e      	movs	r3, #62	@ 0x3e
 8001928:	18fb      	adds	r3, r7, r3
 800192a:	881a      	ldrh	r2, [r3, #0]
 800192c:	2338      	movs	r3, #56	@ 0x38
 800192e:	18c3      	adds	r3, r0, r3
 8001930:	19db      	adds	r3, r3, r7
 8001932:	881b      	ldrh	r3, [r3, #0]
 8001934:	18d3      	adds	r3, r2, r3
 8001936:	60bb      	str	r3, [r7, #8]
 8001938:	2300      	movs	r3, #0
 800193a:	60fb      	str	r3, [r7, #12]
 800193c:	68b9      	ldr	r1, [r7, #8]
 800193e:	68fa      	ldr	r2, [r7, #12]
 8001940:	000b      	movs	r3, r1
 8001942:	0f5b      	lsrs	r3, r3, #29
 8001944:	0014      	movs	r4, r2
 8001946:	00e4      	lsls	r4, r4, #3
 8001948:	62fc      	str	r4, [r7, #44]	@ 0x2c
 800194a:	6afc      	ldr	r4, [r7, #44]	@ 0x2c
 800194c:	431c      	orrs	r4, r3
 800194e:	62fc      	str	r4, [r7, #44]	@ 0x2c
 8001950:	000b      	movs	r3, r1
 8001952:	00db      	lsls	r3, r3, #3
 8001954:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001956:	233e      	movs	r3, #62	@ 0x3e
 8001958:	18fb      	adds	r3, r7, r3
 800195a:	881a      	ldrh	r2, [r3, #0]
 800195c:	2338      	movs	r3, #56	@ 0x38
 800195e:	18c3      	adds	r3, r0, r3
 8001960:	19db      	adds	r3, r3, r7
 8001962:	881b      	ldrh	r3, [r3, #0]
 8001964:	18d3      	adds	r3, r2, r3
 8001966:	603b      	str	r3, [r7, #0]
 8001968:	2300      	movs	r3, #0
 800196a:	607b      	str	r3, [r7, #4]
 800196c:	6839      	ldr	r1, [r7, #0]
 800196e:	687a      	ldr	r2, [r7, #4]
 8001970:	000b      	movs	r3, r1
 8001972:	0f5b      	lsrs	r3, r3, #29
 8001974:	0014      	movs	r4, r2
 8001976:	00e4      	lsls	r4, r4, #3
 8001978:	627c      	str	r4, [r7, #36]	@ 0x24
 800197a:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 800197c:	431c      	orrs	r4, r3
 800197e:	627c      	str	r4, [r7, #36]	@ 0x24
 8001980:	000b      	movs	r3, r1
 8001982:	00db      	lsls	r3, r3, #3
 8001984:	623b      	str	r3, [r7, #32]
 8001986:	233e      	movs	r3, #62	@ 0x3e
 8001988:	18fb      	adds	r3, r7, r3
 800198a:	881a      	ldrh	r2, [r3, #0]
 800198c:	2338      	movs	r3, #56	@ 0x38
 800198e:	18c3      	adds	r3, r0, r3
 8001990:	19db      	adds	r3, r3, r7
 8001992:	881b      	ldrh	r3, [r3, #0]
 8001994:	18d3      	adds	r3, r2, r3
 8001996:	3307      	adds	r3, #7
 8001998:	08db      	lsrs	r3, r3, #3
 800199a:	00db      	lsls	r3, r3, #3
 800199c:	466a      	mov	r2, sp
 800199e:	1ad3      	subs	r3, r2, r3
 80019a0:	469d      	mov	sp, r3
 80019a2:	ab02      	add	r3, sp, #8
 80019a4:	3300      	adds	r3, #0
 80019a6:	64bb      	str	r3, [r7, #72]	@ 0x48
    uint8_t tx_dummy[command_length + buffer_length]; // Dummy TX buffer
 80019a8:	233e      	movs	r3, #62	@ 0x3e
 80019aa:	18fb      	adds	r3, r7, r3
 80019ac:	881a      	ldrh	r2, [r3, #0]
 80019ae:	2338      	movs	r3, #56	@ 0x38
 80019b0:	18c3      	adds	r3, r0, r3
 80019b2:	19db      	adds	r3, r3, r7
 80019b4:	881b      	ldrh	r3, [r3, #0]
 80019b6:	18d3      	adds	r3, r2, r3

    memset(tx_dummy, 0x00, sizeof(tx_dummy)); // Fill with dummy bytes
 80019b8:	001a      	movs	r2, r3
 80019ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80019bc:	2100      	movs	r1, #0
 80019be:	0018      	movs	r0, r3
 80019c0:	f002 facc 	bl	8003f5c <memset>

    // Copy command into first part of tx_dummy
    memcpy(tx_dummy, command, command_length);
 80019c4:	233e      	movs	r3, #62	@ 0x3e
 80019c6:	18fb      	adds	r3, r7, r3
 80019c8:	881a      	ldrh	r2, [r3, #0]
 80019ca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80019cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80019ce:	0018      	movs	r0, r3
 80019d0:	f002 fb59 	bl	8004086 <memcpy>

    while (RADIO_BUSY_READ() == GPIO_PIN_SET); // Wait for BUSY pin to be LOW
 80019d4:	46c0      	nop			@ (mov r8, r8)
 80019d6:	2380      	movs	r3, #128	@ 0x80
 80019d8:	009b      	lsls	r3, r3, #2
 80019da:	4a1f      	ldr	r2, [pc, #124]	@ (8001a58 <sx126x_hal_read+0x1f4>)
 80019dc:	0019      	movs	r1, r3
 80019de:	0010      	movs	r0, r2
 80019e0:	f000 fc16 	bl	8002210 <HAL_GPIO_ReadPin>
 80019e4:	0003      	movs	r3, r0
 80019e6:	2b01      	cmp	r3, #1
 80019e8:	d0f5      	beq.n	80019d6 <sx126x_hal_read+0x172>

    RADIO_NSS_LOW();  // Select SPI device
 80019ea:	2380      	movs	r3, #128	@ 0x80
 80019ec:	0159      	lsls	r1, r3, #5
 80019ee:	2390      	movs	r3, #144	@ 0x90
 80019f0:	05db      	lsls	r3, r3, #23
 80019f2:	2200      	movs	r2, #0
 80019f4:	0018      	movs	r0, r3
 80019f6:	f000 fc28 	bl	800224a <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi2, tx_dummy, rx_data, command_length + buffer_length, HAL_MAX_DELAY);
 80019fa:	233e      	movs	r3, #62	@ 0x3e
 80019fc:	18fa      	adds	r2, r7, r3
 80019fe:	2538      	movs	r5, #56	@ 0x38
 8001a00:	2338      	movs	r3, #56	@ 0x38
 8001a02:	18eb      	adds	r3, r5, r3
 8001a04:	19db      	adds	r3, r3, r7
 8001a06:	8812      	ldrh	r2, [r2, #0]
 8001a08:	881b      	ldrh	r3, [r3, #0]
 8001a0a:	18d3      	adds	r3, r2, r3
 8001a0c:	b29c      	uxth	r4, r3
 8001a0e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001a10:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8001a12:	4812      	ldr	r0, [pc, #72]	@ (8001a5c <sx126x_hal_read+0x1f8>)
 8001a14:	2301      	movs	r3, #1
 8001a16:	425b      	negs	r3, r3
 8001a18:	9300      	str	r3, [sp, #0]
 8001a1a:	0023      	movs	r3, r4
 8001a1c:	f000 fec2 	bl	80027a4 <HAL_SPI_TransmitReceive>
    RADIO_NSS_HIGH(); // Deselect SPI device
 8001a20:	2380      	movs	r3, #128	@ 0x80
 8001a22:	0159      	lsls	r1, r3, #5
 8001a24:	2390      	movs	r3, #144	@ 0x90
 8001a26:	05db      	lsls	r3, r3, #23
 8001a28:	2201      	movs	r2, #1
 8001a2a:	0018      	movs	r0, r3
 8001a2c:	f000 fc0d 	bl	800224a <HAL_GPIO_WritePin>

    // Copy only the received payload (skip the command part)
    memcpy(buffer, rx_data + command_length, buffer_length);
 8001a30:	233e      	movs	r3, #62	@ 0x3e
 8001a32:	18fb      	adds	r3, r7, r3
 8001a34:	881b      	ldrh	r3, [r3, #0]
 8001a36:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001a38:	18d1      	adds	r1, r2, r3
 8001a3a:	2338      	movs	r3, #56	@ 0x38
 8001a3c:	18eb      	adds	r3, r5, r3
 8001a3e:	19db      	adds	r3, r3, r7
 8001a40:	881a      	ldrh	r2, [r3, #0]
 8001a42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a44:	0018      	movs	r0, r3
 8001a46:	f002 fb1e 	bl	8004086 <memcpy>

    return SX126X_HAL_STATUS_OK;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	46b5      	mov	sp, r6
}
 8001a4e:	0018      	movs	r0, r3
 8001a50:	46bd      	mov	sp, r7
 8001a52:	b017      	add	sp, #92	@ 0x5c
 8001a54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a56:	46c0      	nop			@ (mov r8, r8)
 8001a58:	48000400 	.word	0x48000400
 8001a5c:	200000a8 	.word	0x200000a8

08001a60 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b086      	sub	sp, #24
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	60f8      	str	r0, [r7, #12]
 8001a68:	60b9      	str	r1, [r7, #8]
 8001a6a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	617b      	str	r3, [r7, #20]
 8001a70:	e00a      	b.n	8001a88 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a72:	e000      	b.n	8001a76 <_read+0x16>
 8001a74:	bf00      	nop
 8001a76:	0001      	movs	r1, r0
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	1c5a      	adds	r2, r3, #1
 8001a7c:	60ba      	str	r2, [r7, #8]
 8001a7e:	b2ca      	uxtb	r2, r1
 8001a80:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	3301      	adds	r3, #1
 8001a86:	617b      	str	r3, [r7, #20]
 8001a88:	697a      	ldr	r2, [r7, #20]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	dbf0      	blt.n	8001a72 <_read+0x12>
  }

  return len;
 8001a90:	687b      	ldr	r3, [r7, #4]
}
 8001a92:	0018      	movs	r0, r3
 8001a94:	46bd      	mov	sp, r7
 8001a96:	b006      	add	sp, #24
 8001a98:	bd80      	pop	{r7, pc}

08001a9a <_close>:
  }
  return len;
}

int _close(int file)
{
 8001a9a:	b580      	push	{r7, lr}
 8001a9c:	b082      	sub	sp, #8
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	425b      	negs	r3, r3
}
 8001aa6:	0018      	movs	r0, r3
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	b002      	add	sp, #8
 8001aac:	bd80      	pop	{r7, pc}

08001aae <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	b082      	sub	sp, #8
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	6078      	str	r0, [r7, #4]
 8001ab6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	2280      	movs	r2, #128	@ 0x80
 8001abc:	0192      	lsls	r2, r2, #6
 8001abe:	605a      	str	r2, [r3, #4]
  return 0;
 8001ac0:	2300      	movs	r3, #0
}
 8001ac2:	0018      	movs	r0, r3
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	b002      	add	sp, #8
 8001ac8:	bd80      	pop	{r7, pc}

08001aca <_isatty>:

int _isatty(int file)
{
 8001aca:	b580      	push	{r7, lr}
 8001acc:	b082      	sub	sp, #8
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ad2:	2301      	movs	r3, #1
}
 8001ad4:	0018      	movs	r0, r3
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	b002      	add	sp, #8
 8001ada:	bd80      	pop	{r7, pc}

08001adc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b084      	sub	sp, #16
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	60f8      	str	r0, [r7, #12]
 8001ae4:	60b9      	str	r1, [r7, #8]
 8001ae6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ae8:	2300      	movs	r3, #0
}
 8001aea:	0018      	movs	r0, r3
 8001aec:	46bd      	mov	sp, r7
 8001aee:	b004      	add	sp, #16
 8001af0:	bd80      	pop	{r7, pc}
	...

08001af4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b086      	sub	sp, #24
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001afc:	4a14      	ldr	r2, [pc, #80]	@ (8001b50 <_sbrk+0x5c>)
 8001afe:	4b15      	ldr	r3, [pc, #84]	@ (8001b54 <_sbrk+0x60>)
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b08:	4b13      	ldr	r3, [pc, #76]	@ (8001b58 <_sbrk+0x64>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d102      	bne.n	8001b16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b10:	4b11      	ldr	r3, [pc, #68]	@ (8001b58 <_sbrk+0x64>)
 8001b12:	4a12      	ldr	r2, [pc, #72]	@ (8001b5c <_sbrk+0x68>)
 8001b14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b16:	4b10      	ldr	r3, [pc, #64]	@ (8001b58 <_sbrk+0x64>)
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	18d3      	adds	r3, r2, r3
 8001b1e:	693a      	ldr	r2, [r7, #16]
 8001b20:	429a      	cmp	r2, r3
 8001b22:	d207      	bcs.n	8001b34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b24:	f002 fa82 	bl	800402c <__errno>
 8001b28:	0003      	movs	r3, r0
 8001b2a:	220c      	movs	r2, #12
 8001b2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	425b      	negs	r3, r3
 8001b32:	e009      	b.n	8001b48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b34:	4b08      	ldr	r3, [pc, #32]	@ (8001b58 <_sbrk+0x64>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b3a:	4b07      	ldr	r3, [pc, #28]	@ (8001b58 <_sbrk+0x64>)
 8001b3c:	681a      	ldr	r2, [r3, #0]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	18d2      	adds	r2, r2, r3
 8001b42:	4b05      	ldr	r3, [pc, #20]	@ (8001b58 <_sbrk+0x64>)
 8001b44:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001b46:	68fb      	ldr	r3, [r7, #12]
}
 8001b48:	0018      	movs	r0, r3
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	b006      	add	sp, #24
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	20004000 	.word	0x20004000
 8001b54:	00000400 	.word	0x00000400
 8001b58:	2000010c 	.word	0x2000010c
 8001b5c:	200002e8 	.word	0x200002e8

08001b60 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001b64:	46c0      	nop			@ (mov r8, r8)
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
	...

08001b6c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b70:	4b14      	ldr	r3, [pc, #80]	@ (8001bc4 <MX_USART2_UART_Init+0x58>)
 8001b72:	4a15      	ldr	r2, [pc, #84]	@ (8001bc8 <MX_USART2_UART_Init+0x5c>)
 8001b74:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b76:	4b13      	ldr	r3, [pc, #76]	@ (8001bc4 <MX_USART2_UART_Init+0x58>)
 8001b78:	22e1      	movs	r2, #225	@ 0xe1
 8001b7a:	0252      	lsls	r2, r2, #9
 8001b7c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b7e:	4b11      	ldr	r3, [pc, #68]	@ (8001bc4 <MX_USART2_UART_Init+0x58>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b84:	4b0f      	ldr	r3, [pc, #60]	@ (8001bc4 <MX_USART2_UART_Init+0x58>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001bc4 <MX_USART2_UART_Init+0x58>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b90:	4b0c      	ldr	r3, [pc, #48]	@ (8001bc4 <MX_USART2_UART_Init+0x58>)
 8001b92:	220c      	movs	r2, #12
 8001b94:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b96:	4b0b      	ldr	r3, [pc, #44]	@ (8001bc4 <MX_USART2_UART_Init+0x58>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b9c:	4b09      	ldr	r3, [pc, #36]	@ (8001bc4 <MX_USART2_UART_Init+0x58>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ba2:	4b08      	ldr	r3, [pc, #32]	@ (8001bc4 <MX_USART2_UART_Init+0x58>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ba8:	4b06      	ldr	r3, [pc, #24]	@ (8001bc4 <MX_USART2_UART_Init+0x58>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001bae:	4b05      	ldr	r3, [pc, #20]	@ (8001bc4 <MX_USART2_UART_Init+0x58>)
 8001bb0:	0018      	movs	r0, r3
 8001bb2:	f001 f94f 	bl	8002e54 <HAL_UART_Init>
 8001bb6:	1e03      	subs	r3, r0, #0
 8001bb8:	d001      	beq.n	8001bbe <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001bba:	f7fe fe8c 	bl	80008d6 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001bbe:	46c0      	nop			@ (mov r8, r8)
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	20000110 	.word	0x20000110
 8001bc8:	40004400 	.word	0x40004400

08001bcc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001bcc:	b590      	push	{r4, r7, lr}
 8001bce:	b08b      	sub	sp, #44	@ 0x2c
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bd4:	2414      	movs	r4, #20
 8001bd6:	193b      	adds	r3, r7, r4
 8001bd8:	0018      	movs	r0, r3
 8001bda:	2314      	movs	r3, #20
 8001bdc:	001a      	movs	r2, r3
 8001bde:	2100      	movs	r1, #0
 8001be0:	f002 f9bc 	bl	8003f5c <memset>
  if(uartHandle->Instance==USART2)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a1c      	ldr	r2, [pc, #112]	@ (8001c5c <HAL_UART_MspInit+0x90>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d132      	bne.n	8001c54 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001bee:	4b1c      	ldr	r3, [pc, #112]	@ (8001c60 <HAL_UART_MspInit+0x94>)
 8001bf0:	69da      	ldr	r2, [r3, #28]
 8001bf2:	4b1b      	ldr	r3, [pc, #108]	@ (8001c60 <HAL_UART_MspInit+0x94>)
 8001bf4:	2180      	movs	r1, #128	@ 0x80
 8001bf6:	0289      	lsls	r1, r1, #10
 8001bf8:	430a      	orrs	r2, r1
 8001bfa:	61da      	str	r2, [r3, #28]
 8001bfc:	4b18      	ldr	r3, [pc, #96]	@ (8001c60 <HAL_UART_MspInit+0x94>)
 8001bfe:	69da      	ldr	r2, [r3, #28]
 8001c00:	2380      	movs	r3, #128	@ 0x80
 8001c02:	029b      	lsls	r3, r3, #10
 8001c04:	4013      	ands	r3, r2
 8001c06:	613b      	str	r3, [r7, #16]
 8001c08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c0a:	4b15      	ldr	r3, [pc, #84]	@ (8001c60 <HAL_UART_MspInit+0x94>)
 8001c0c:	695a      	ldr	r2, [r3, #20]
 8001c0e:	4b14      	ldr	r3, [pc, #80]	@ (8001c60 <HAL_UART_MspInit+0x94>)
 8001c10:	2180      	movs	r1, #128	@ 0x80
 8001c12:	0289      	lsls	r1, r1, #10
 8001c14:	430a      	orrs	r2, r1
 8001c16:	615a      	str	r2, [r3, #20]
 8001c18:	4b11      	ldr	r3, [pc, #68]	@ (8001c60 <HAL_UART_MspInit+0x94>)
 8001c1a:	695a      	ldr	r2, [r3, #20]
 8001c1c:	2380      	movs	r3, #128	@ 0x80
 8001c1e:	029b      	lsls	r3, r3, #10
 8001c20:	4013      	ands	r3, r2
 8001c22:	60fb      	str	r3, [r7, #12]
 8001c24:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001c26:	0021      	movs	r1, r4
 8001c28:	187b      	adds	r3, r7, r1
 8001c2a:	220c      	movs	r2, #12
 8001c2c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c2e:	187b      	adds	r3, r7, r1
 8001c30:	2202      	movs	r2, #2
 8001c32:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c34:	187b      	adds	r3, r7, r1
 8001c36:	2200      	movs	r2, #0
 8001c38:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c3a:	187b      	adds	r3, r7, r1
 8001c3c:	2203      	movs	r2, #3
 8001c3e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001c40:	187b      	adds	r3, r7, r1
 8001c42:	2201      	movs	r2, #1
 8001c44:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c46:	187a      	adds	r2, r7, r1
 8001c48:	2390      	movs	r3, #144	@ 0x90
 8001c4a:	05db      	lsls	r3, r3, #23
 8001c4c:	0011      	movs	r1, r2
 8001c4e:	0018      	movs	r0, r3
 8001c50:	f000 f96e 	bl	8001f30 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001c54:	46c0      	nop			@ (mov r8, r8)
 8001c56:	46bd      	mov	sp, r7
 8001c58:	b00b      	add	sp, #44	@ 0x2c
 8001c5a:	bd90      	pop	{r4, r7, pc}
 8001c5c:	40004400 	.word	0x40004400
 8001c60:	40021000 	.word	0x40021000

08001c64 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001c64:	480d      	ldr	r0, [pc, #52]	@ (8001c9c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001c66:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001c68:	f7ff ff7a 	bl	8001b60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c6c:	480c      	ldr	r0, [pc, #48]	@ (8001ca0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c6e:	490d      	ldr	r1, [pc, #52]	@ (8001ca4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c70:	4a0d      	ldr	r2, [pc, #52]	@ (8001ca8 <LoopForever+0xe>)
  movs r3, #0
 8001c72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c74:	e002      	b.n	8001c7c <LoopCopyDataInit>

08001c76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c7a:	3304      	adds	r3, #4

08001c7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c80:	d3f9      	bcc.n	8001c76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c82:	4a0a      	ldr	r2, [pc, #40]	@ (8001cac <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c84:	4c0a      	ldr	r4, [pc, #40]	@ (8001cb0 <LoopForever+0x16>)
  movs r3, #0
 8001c86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c88:	e001      	b.n	8001c8e <LoopFillZerobss>

08001c8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c8c:	3204      	adds	r2, #4

08001c8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c90:	d3fb      	bcc.n	8001c8a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001c92:	f002 f9d1 	bl	8004038 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c96:	f7fe fb8b 	bl	80003b0 <main>

08001c9a <LoopForever>:

LoopForever:
    b LoopForever
 8001c9a:	e7fe      	b.n	8001c9a <LoopForever>
  ldr   r0, =_estack
 8001c9c:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8001ca0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ca4:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001ca8:	08005288 	.word	0x08005288
  ldr r2, =_sbss
 8001cac:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001cb0:	200002e8 	.word	0x200002e8

08001cb4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001cb4:	e7fe      	b.n	8001cb4 <ADC1_IRQHandler>
	...

08001cb8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cbc:	4b07      	ldr	r3, [pc, #28]	@ (8001cdc <HAL_Init+0x24>)
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	4b06      	ldr	r3, [pc, #24]	@ (8001cdc <HAL_Init+0x24>)
 8001cc2:	2110      	movs	r1, #16
 8001cc4:	430a      	orrs	r2, r1
 8001cc6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001cc8:	2000      	movs	r0, #0
 8001cca:	f000 f809 	bl	8001ce0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cce:	f7fe fed5 	bl	8000a7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cd2:	2300      	movs	r3, #0
}
 8001cd4:	0018      	movs	r0, r3
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	46c0      	nop			@ (mov r8, r8)
 8001cdc:	40022000 	.word	0x40022000

08001ce0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ce0:	b590      	push	{r4, r7, lr}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ce8:	4b14      	ldr	r3, [pc, #80]	@ (8001d3c <HAL_InitTick+0x5c>)
 8001cea:	681c      	ldr	r4, [r3, #0]
 8001cec:	4b14      	ldr	r3, [pc, #80]	@ (8001d40 <HAL_InitTick+0x60>)
 8001cee:	781b      	ldrb	r3, [r3, #0]
 8001cf0:	0019      	movs	r1, r3
 8001cf2:	23fa      	movs	r3, #250	@ 0xfa
 8001cf4:	0098      	lsls	r0, r3, #2
 8001cf6:	f7fe fa11 	bl	800011c <__udivsi3>
 8001cfa:	0003      	movs	r3, r0
 8001cfc:	0019      	movs	r1, r3
 8001cfe:	0020      	movs	r0, r4
 8001d00:	f7fe fa0c 	bl	800011c <__udivsi3>
 8001d04:	0003      	movs	r3, r0
 8001d06:	0018      	movs	r0, r3
 8001d08:	f000 f905 	bl	8001f16 <HAL_SYSTICK_Config>
 8001d0c:	1e03      	subs	r3, r0, #0
 8001d0e:	d001      	beq.n	8001d14 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001d10:	2301      	movs	r3, #1
 8001d12:	e00f      	b.n	8001d34 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2b03      	cmp	r3, #3
 8001d18:	d80b      	bhi.n	8001d32 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d1a:	6879      	ldr	r1, [r7, #4]
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	425b      	negs	r3, r3
 8001d20:	2200      	movs	r2, #0
 8001d22:	0018      	movs	r0, r3
 8001d24:	f000 f8e2 	bl	8001eec <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d28:	4b06      	ldr	r3, [pc, #24]	@ (8001d44 <HAL_InitTick+0x64>)
 8001d2a:	687a      	ldr	r2, [r7, #4]
 8001d2c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	e000      	b.n	8001d34 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
}
 8001d34:	0018      	movs	r0, r3
 8001d36:	46bd      	mov	sp, r7
 8001d38:	b003      	add	sp, #12
 8001d3a:	bd90      	pop	{r4, r7, pc}
 8001d3c:	20000014 	.word	0x20000014
 8001d40:	2000001c 	.word	0x2000001c
 8001d44:	20000018 	.word	0x20000018

08001d48 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d4c:	4b05      	ldr	r3, [pc, #20]	@ (8001d64 <HAL_IncTick+0x1c>)
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	001a      	movs	r2, r3
 8001d52:	4b05      	ldr	r3, [pc, #20]	@ (8001d68 <HAL_IncTick+0x20>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	18d2      	adds	r2, r2, r3
 8001d58:	4b03      	ldr	r3, [pc, #12]	@ (8001d68 <HAL_IncTick+0x20>)
 8001d5a:	601a      	str	r2, [r3, #0]
}
 8001d5c:	46c0      	nop			@ (mov r8, r8)
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	46c0      	nop			@ (mov r8, r8)
 8001d64:	2000001c 	.word	0x2000001c
 8001d68:	20000198 	.word	0x20000198

08001d6c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d70:	4b02      	ldr	r3, [pc, #8]	@ (8001d7c <HAL_GetTick+0x10>)
 8001d72:	681b      	ldr	r3, [r3, #0]
}
 8001d74:	0018      	movs	r0, r3
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	46c0      	nop			@ (mov r8, r8)
 8001d7c:	20000198 	.word	0x20000198

08001d80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b084      	sub	sp, #16
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d88:	f7ff fff0 	bl	8001d6c <HAL_GetTick>
 8001d8c:	0003      	movs	r3, r0
 8001d8e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	3301      	adds	r3, #1
 8001d98:	d005      	beq.n	8001da6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001dc4 <HAL_Delay+0x44>)
 8001d9c:	781b      	ldrb	r3, [r3, #0]
 8001d9e:	001a      	movs	r2, r3
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	189b      	adds	r3, r3, r2
 8001da4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001da6:	46c0      	nop			@ (mov r8, r8)
 8001da8:	f7ff ffe0 	bl	8001d6c <HAL_GetTick>
 8001dac:	0002      	movs	r2, r0
 8001dae:	68bb      	ldr	r3, [r7, #8]
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	68fa      	ldr	r2, [r7, #12]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d8f7      	bhi.n	8001da8 <HAL_Delay+0x28>
  {
  }
}
 8001db8:	46c0      	nop			@ (mov r8, r8)
 8001dba:	46c0      	nop			@ (mov r8, r8)
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	b004      	add	sp, #16
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	46c0      	nop			@ (mov r8, r8)
 8001dc4:	2000001c 	.word	0x2000001c

08001dc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001dc8:	b590      	push	{r4, r7, lr}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	0002      	movs	r2, r0
 8001dd0:	6039      	str	r1, [r7, #0]
 8001dd2:	1dfb      	adds	r3, r7, #7
 8001dd4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001dd6:	1dfb      	adds	r3, r7, #7
 8001dd8:	781b      	ldrb	r3, [r3, #0]
 8001dda:	2b7f      	cmp	r3, #127	@ 0x7f
 8001ddc:	d828      	bhi.n	8001e30 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001dde:	4a2f      	ldr	r2, [pc, #188]	@ (8001e9c <__NVIC_SetPriority+0xd4>)
 8001de0:	1dfb      	adds	r3, r7, #7
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	b25b      	sxtb	r3, r3
 8001de6:	089b      	lsrs	r3, r3, #2
 8001de8:	33c0      	adds	r3, #192	@ 0xc0
 8001dea:	009b      	lsls	r3, r3, #2
 8001dec:	589b      	ldr	r3, [r3, r2]
 8001dee:	1dfa      	adds	r2, r7, #7
 8001df0:	7812      	ldrb	r2, [r2, #0]
 8001df2:	0011      	movs	r1, r2
 8001df4:	2203      	movs	r2, #3
 8001df6:	400a      	ands	r2, r1
 8001df8:	00d2      	lsls	r2, r2, #3
 8001dfa:	21ff      	movs	r1, #255	@ 0xff
 8001dfc:	4091      	lsls	r1, r2
 8001dfe:	000a      	movs	r2, r1
 8001e00:	43d2      	mvns	r2, r2
 8001e02:	401a      	ands	r2, r3
 8001e04:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	019b      	lsls	r3, r3, #6
 8001e0a:	22ff      	movs	r2, #255	@ 0xff
 8001e0c:	401a      	ands	r2, r3
 8001e0e:	1dfb      	adds	r3, r7, #7
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	0018      	movs	r0, r3
 8001e14:	2303      	movs	r3, #3
 8001e16:	4003      	ands	r3, r0
 8001e18:	00db      	lsls	r3, r3, #3
 8001e1a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e1c:	481f      	ldr	r0, [pc, #124]	@ (8001e9c <__NVIC_SetPriority+0xd4>)
 8001e1e:	1dfb      	adds	r3, r7, #7
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	b25b      	sxtb	r3, r3
 8001e24:	089b      	lsrs	r3, r3, #2
 8001e26:	430a      	orrs	r2, r1
 8001e28:	33c0      	adds	r3, #192	@ 0xc0
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001e2e:	e031      	b.n	8001e94 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e30:	4a1b      	ldr	r2, [pc, #108]	@ (8001ea0 <__NVIC_SetPriority+0xd8>)
 8001e32:	1dfb      	adds	r3, r7, #7
 8001e34:	781b      	ldrb	r3, [r3, #0]
 8001e36:	0019      	movs	r1, r3
 8001e38:	230f      	movs	r3, #15
 8001e3a:	400b      	ands	r3, r1
 8001e3c:	3b08      	subs	r3, #8
 8001e3e:	089b      	lsrs	r3, r3, #2
 8001e40:	3306      	adds	r3, #6
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	18d3      	adds	r3, r2, r3
 8001e46:	3304      	adds	r3, #4
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	1dfa      	adds	r2, r7, #7
 8001e4c:	7812      	ldrb	r2, [r2, #0]
 8001e4e:	0011      	movs	r1, r2
 8001e50:	2203      	movs	r2, #3
 8001e52:	400a      	ands	r2, r1
 8001e54:	00d2      	lsls	r2, r2, #3
 8001e56:	21ff      	movs	r1, #255	@ 0xff
 8001e58:	4091      	lsls	r1, r2
 8001e5a:	000a      	movs	r2, r1
 8001e5c:	43d2      	mvns	r2, r2
 8001e5e:	401a      	ands	r2, r3
 8001e60:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	019b      	lsls	r3, r3, #6
 8001e66:	22ff      	movs	r2, #255	@ 0xff
 8001e68:	401a      	ands	r2, r3
 8001e6a:	1dfb      	adds	r3, r7, #7
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	0018      	movs	r0, r3
 8001e70:	2303      	movs	r3, #3
 8001e72:	4003      	ands	r3, r0
 8001e74:	00db      	lsls	r3, r3, #3
 8001e76:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e78:	4809      	ldr	r0, [pc, #36]	@ (8001ea0 <__NVIC_SetPriority+0xd8>)
 8001e7a:	1dfb      	adds	r3, r7, #7
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	001c      	movs	r4, r3
 8001e80:	230f      	movs	r3, #15
 8001e82:	4023      	ands	r3, r4
 8001e84:	3b08      	subs	r3, #8
 8001e86:	089b      	lsrs	r3, r3, #2
 8001e88:	430a      	orrs	r2, r1
 8001e8a:	3306      	adds	r3, #6
 8001e8c:	009b      	lsls	r3, r3, #2
 8001e8e:	18c3      	adds	r3, r0, r3
 8001e90:	3304      	adds	r3, #4
 8001e92:	601a      	str	r2, [r3, #0]
}
 8001e94:	46c0      	nop			@ (mov r8, r8)
 8001e96:	46bd      	mov	sp, r7
 8001e98:	b003      	add	sp, #12
 8001e9a:	bd90      	pop	{r4, r7, pc}
 8001e9c:	e000e100 	.word	0xe000e100
 8001ea0:	e000ed00 	.word	0xe000ed00

08001ea4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	1e5a      	subs	r2, r3, #1
 8001eb0:	2380      	movs	r3, #128	@ 0x80
 8001eb2:	045b      	lsls	r3, r3, #17
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d301      	bcc.n	8001ebc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e010      	b.n	8001ede <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ebc:	4b0a      	ldr	r3, [pc, #40]	@ (8001ee8 <SysTick_Config+0x44>)
 8001ebe:	687a      	ldr	r2, [r7, #4]
 8001ec0:	3a01      	subs	r2, #1
 8001ec2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	425b      	negs	r3, r3
 8001ec8:	2103      	movs	r1, #3
 8001eca:	0018      	movs	r0, r3
 8001ecc:	f7ff ff7c 	bl	8001dc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ed0:	4b05      	ldr	r3, [pc, #20]	@ (8001ee8 <SysTick_Config+0x44>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ed6:	4b04      	ldr	r3, [pc, #16]	@ (8001ee8 <SysTick_Config+0x44>)
 8001ed8:	2207      	movs	r2, #7
 8001eda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001edc:	2300      	movs	r3, #0
}
 8001ede:	0018      	movs	r0, r3
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	b002      	add	sp, #8
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	46c0      	nop			@ (mov r8, r8)
 8001ee8:	e000e010 	.word	0xe000e010

08001eec <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b084      	sub	sp, #16
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	60b9      	str	r1, [r7, #8]
 8001ef4:	607a      	str	r2, [r7, #4]
 8001ef6:	210f      	movs	r1, #15
 8001ef8:	187b      	adds	r3, r7, r1
 8001efa:	1c02      	adds	r2, r0, #0
 8001efc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001efe:	68ba      	ldr	r2, [r7, #8]
 8001f00:	187b      	adds	r3, r7, r1
 8001f02:	781b      	ldrb	r3, [r3, #0]
 8001f04:	b25b      	sxtb	r3, r3
 8001f06:	0011      	movs	r1, r2
 8001f08:	0018      	movs	r0, r3
 8001f0a:	f7ff ff5d 	bl	8001dc8 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8001f0e:	46c0      	nop			@ (mov r8, r8)
 8001f10:	46bd      	mov	sp, r7
 8001f12:	b004      	add	sp, #16
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f16:	b580      	push	{r7, lr}
 8001f18:	b082      	sub	sp, #8
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	0018      	movs	r0, r3
 8001f22:	f7ff ffbf 	bl	8001ea4 <SysTick_Config>
 8001f26:	0003      	movs	r3, r0
}
 8001f28:	0018      	movs	r0, r3
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	b002      	add	sp, #8
 8001f2e:	bd80      	pop	{r7, pc}

08001f30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b086      	sub	sp, #24
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f3e:	e14f      	b.n	80021e0 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	2101      	movs	r1, #1
 8001f46:	697a      	ldr	r2, [r7, #20]
 8001f48:	4091      	lsls	r1, r2
 8001f4a:	000a      	movs	r2, r1
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d100      	bne.n	8001f58 <HAL_GPIO_Init+0x28>
 8001f56:	e140      	b.n	80021da <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	2203      	movs	r2, #3
 8001f5e:	4013      	ands	r3, r2
 8001f60:	2b01      	cmp	r3, #1
 8001f62:	d005      	beq.n	8001f70 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	2203      	movs	r2, #3
 8001f6a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f6c:	2b02      	cmp	r3, #2
 8001f6e:	d130      	bne.n	8001fd2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001f76:	697b      	ldr	r3, [r7, #20]
 8001f78:	005b      	lsls	r3, r3, #1
 8001f7a:	2203      	movs	r2, #3
 8001f7c:	409a      	lsls	r2, r3
 8001f7e:	0013      	movs	r3, r2
 8001f80:	43da      	mvns	r2, r3
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	4013      	ands	r3, r2
 8001f86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	68da      	ldr	r2, [r3, #12]
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	005b      	lsls	r3, r3, #1
 8001f90:	409a      	lsls	r2, r3
 8001f92:	0013      	movs	r3, r2
 8001f94:	693a      	ldr	r2, [r7, #16]
 8001f96:	4313      	orrs	r3, r2
 8001f98:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	693a      	ldr	r2, [r7, #16]
 8001f9e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	409a      	lsls	r2, r3
 8001fac:	0013      	movs	r3, r2
 8001fae:	43da      	mvns	r2, r3
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	091b      	lsrs	r3, r3, #4
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	401a      	ands	r2, r3
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	409a      	lsls	r2, r3
 8001fc4:	0013      	movs	r3, r2
 8001fc6:	693a      	ldr	r2, [r7, #16]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	693a      	ldr	r2, [r7, #16]
 8001fd0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	2203      	movs	r2, #3
 8001fd8:	4013      	ands	r3, r2
 8001fda:	2b03      	cmp	r3, #3
 8001fdc:	d017      	beq.n	800200e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	68db      	ldr	r3, [r3, #12]
 8001fe2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	005b      	lsls	r3, r3, #1
 8001fe8:	2203      	movs	r2, #3
 8001fea:	409a      	lsls	r2, r3
 8001fec:	0013      	movs	r3, r2
 8001fee:	43da      	mvns	r2, r3
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	689a      	ldr	r2, [r3, #8]
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	005b      	lsls	r3, r3, #1
 8001ffe:	409a      	lsls	r2, r3
 8002000:	0013      	movs	r3, r2
 8002002:	693a      	ldr	r2, [r7, #16]
 8002004:	4313      	orrs	r3, r2
 8002006:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	693a      	ldr	r2, [r7, #16]
 800200c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	2203      	movs	r2, #3
 8002014:	4013      	ands	r3, r2
 8002016:	2b02      	cmp	r3, #2
 8002018:	d123      	bne.n	8002062 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	08da      	lsrs	r2, r3, #3
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	3208      	adds	r2, #8
 8002022:	0092      	lsls	r2, r2, #2
 8002024:	58d3      	ldr	r3, [r2, r3]
 8002026:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	2207      	movs	r2, #7
 800202c:	4013      	ands	r3, r2
 800202e:	009b      	lsls	r3, r3, #2
 8002030:	220f      	movs	r2, #15
 8002032:	409a      	lsls	r2, r3
 8002034:	0013      	movs	r3, r2
 8002036:	43da      	mvns	r2, r3
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	4013      	ands	r3, r2
 800203c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	691a      	ldr	r2, [r3, #16]
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	2107      	movs	r1, #7
 8002046:	400b      	ands	r3, r1
 8002048:	009b      	lsls	r3, r3, #2
 800204a:	409a      	lsls	r2, r3
 800204c:	0013      	movs	r3, r2
 800204e:	693a      	ldr	r2, [r7, #16]
 8002050:	4313      	orrs	r3, r2
 8002052:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	08da      	lsrs	r2, r3, #3
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	3208      	adds	r2, #8
 800205c:	0092      	lsls	r2, r2, #2
 800205e:	6939      	ldr	r1, [r7, #16]
 8002060:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002068:	697b      	ldr	r3, [r7, #20]
 800206a:	005b      	lsls	r3, r3, #1
 800206c:	2203      	movs	r2, #3
 800206e:	409a      	lsls	r2, r3
 8002070:	0013      	movs	r3, r2
 8002072:	43da      	mvns	r2, r3
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	4013      	ands	r3, r2
 8002078:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	2203      	movs	r2, #3
 8002080:	401a      	ands	r2, r3
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	005b      	lsls	r3, r3, #1
 8002086:	409a      	lsls	r2, r3
 8002088:	0013      	movs	r3, r2
 800208a:	693a      	ldr	r2, [r7, #16]
 800208c:	4313      	orrs	r3, r2
 800208e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	693a      	ldr	r2, [r7, #16]
 8002094:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	685a      	ldr	r2, [r3, #4]
 800209a:	23c0      	movs	r3, #192	@ 0xc0
 800209c:	029b      	lsls	r3, r3, #10
 800209e:	4013      	ands	r3, r2
 80020a0:	d100      	bne.n	80020a4 <HAL_GPIO_Init+0x174>
 80020a2:	e09a      	b.n	80021da <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020a4:	4b54      	ldr	r3, [pc, #336]	@ (80021f8 <HAL_GPIO_Init+0x2c8>)
 80020a6:	699a      	ldr	r2, [r3, #24]
 80020a8:	4b53      	ldr	r3, [pc, #332]	@ (80021f8 <HAL_GPIO_Init+0x2c8>)
 80020aa:	2101      	movs	r1, #1
 80020ac:	430a      	orrs	r2, r1
 80020ae:	619a      	str	r2, [r3, #24]
 80020b0:	4b51      	ldr	r3, [pc, #324]	@ (80021f8 <HAL_GPIO_Init+0x2c8>)
 80020b2:	699b      	ldr	r3, [r3, #24]
 80020b4:	2201      	movs	r2, #1
 80020b6:	4013      	ands	r3, r2
 80020b8:	60bb      	str	r3, [r7, #8]
 80020ba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80020bc:	4a4f      	ldr	r2, [pc, #316]	@ (80021fc <HAL_GPIO_Init+0x2cc>)
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	089b      	lsrs	r3, r3, #2
 80020c2:	3302      	adds	r3, #2
 80020c4:	009b      	lsls	r3, r3, #2
 80020c6:	589b      	ldr	r3, [r3, r2]
 80020c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80020ca:	697b      	ldr	r3, [r7, #20]
 80020cc:	2203      	movs	r2, #3
 80020ce:	4013      	ands	r3, r2
 80020d0:	009b      	lsls	r3, r3, #2
 80020d2:	220f      	movs	r2, #15
 80020d4:	409a      	lsls	r2, r3
 80020d6:	0013      	movs	r3, r2
 80020d8:	43da      	mvns	r2, r3
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	4013      	ands	r3, r2
 80020de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80020e0:	687a      	ldr	r2, [r7, #4]
 80020e2:	2390      	movs	r3, #144	@ 0x90
 80020e4:	05db      	lsls	r3, r3, #23
 80020e6:	429a      	cmp	r2, r3
 80020e8:	d013      	beq.n	8002112 <HAL_GPIO_Init+0x1e2>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4a44      	ldr	r2, [pc, #272]	@ (8002200 <HAL_GPIO_Init+0x2d0>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d00d      	beq.n	800210e <HAL_GPIO_Init+0x1de>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	4a43      	ldr	r2, [pc, #268]	@ (8002204 <HAL_GPIO_Init+0x2d4>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d007      	beq.n	800210a <HAL_GPIO_Init+0x1da>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4a42      	ldr	r2, [pc, #264]	@ (8002208 <HAL_GPIO_Init+0x2d8>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d101      	bne.n	8002106 <HAL_GPIO_Init+0x1d6>
 8002102:	2303      	movs	r3, #3
 8002104:	e006      	b.n	8002114 <HAL_GPIO_Init+0x1e4>
 8002106:	2305      	movs	r3, #5
 8002108:	e004      	b.n	8002114 <HAL_GPIO_Init+0x1e4>
 800210a:	2302      	movs	r3, #2
 800210c:	e002      	b.n	8002114 <HAL_GPIO_Init+0x1e4>
 800210e:	2301      	movs	r3, #1
 8002110:	e000      	b.n	8002114 <HAL_GPIO_Init+0x1e4>
 8002112:	2300      	movs	r3, #0
 8002114:	697a      	ldr	r2, [r7, #20]
 8002116:	2103      	movs	r1, #3
 8002118:	400a      	ands	r2, r1
 800211a:	0092      	lsls	r2, r2, #2
 800211c:	4093      	lsls	r3, r2
 800211e:	693a      	ldr	r2, [r7, #16]
 8002120:	4313      	orrs	r3, r2
 8002122:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002124:	4935      	ldr	r1, [pc, #212]	@ (80021fc <HAL_GPIO_Init+0x2cc>)
 8002126:	697b      	ldr	r3, [r7, #20]
 8002128:	089b      	lsrs	r3, r3, #2
 800212a:	3302      	adds	r3, #2
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	693a      	ldr	r2, [r7, #16]
 8002130:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002132:	4b36      	ldr	r3, [pc, #216]	@ (800220c <HAL_GPIO_Init+0x2dc>)
 8002134:	689b      	ldr	r3, [r3, #8]
 8002136:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	43da      	mvns	r2, r3
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	4013      	ands	r3, r2
 8002140:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	685a      	ldr	r2, [r3, #4]
 8002146:	2380      	movs	r3, #128	@ 0x80
 8002148:	035b      	lsls	r3, r3, #13
 800214a:	4013      	ands	r3, r2
 800214c:	d003      	beq.n	8002156 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800214e:	693a      	ldr	r2, [r7, #16]
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	4313      	orrs	r3, r2
 8002154:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002156:	4b2d      	ldr	r3, [pc, #180]	@ (800220c <HAL_GPIO_Init+0x2dc>)
 8002158:	693a      	ldr	r2, [r7, #16]
 800215a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800215c:	4b2b      	ldr	r3, [pc, #172]	@ (800220c <HAL_GPIO_Init+0x2dc>)
 800215e:	68db      	ldr	r3, [r3, #12]
 8002160:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	43da      	mvns	r2, r3
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	4013      	ands	r3, r2
 800216a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	685a      	ldr	r2, [r3, #4]
 8002170:	2380      	movs	r3, #128	@ 0x80
 8002172:	039b      	lsls	r3, r3, #14
 8002174:	4013      	ands	r3, r2
 8002176:	d003      	beq.n	8002180 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8002178:	693a      	ldr	r2, [r7, #16]
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	4313      	orrs	r3, r2
 800217e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002180:	4b22      	ldr	r3, [pc, #136]	@ (800220c <HAL_GPIO_Init+0x2dc>)
 8002182:	693a      	ldr	r2, [r7, #16]
 8002184:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8002186:	4b21      	ldr	r3, [pc, #132]	@ (800220c <HAL_GPIO_Init+0x2dc>)
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	43da      	mvns	r2, r3
 8002190:	693b      	ldr	r3, [r7, #16]
 8002192:	4013      	ands	r3, r2
 8002194:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	685a      	ldr	r2, [r3, #4]
 800219a:	2380      	movs	r3, #128	@ 0x80
 800219c:	029b      	lsls	r3, r3, #10
 800219e:	4013      	ands	r3, r2
 80021a0:	d003      	beq.n	80021aa <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80021a2:	693a      	ldr	r2, [r7, #16]
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	4313      	orrs	r3, r2
 80021a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80021aa:	4b18      	ldr	r3, [pc, #96]	@ (800220c <HAL_GPIO_Init+0x2dc>)
 80021ac:	693a      	ldr	r2, [r7, #16]
 80021ae:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80021b0:	4b16      	ldr	r3, [pc, #88]	@ (800220c <HAL_GPIO_Init+0x2dc>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	43da      	mvns	r2, r3
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	4013      	ands	r3, r2
 80021be:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	685a      	ldr	r2, [r3, #4]
 80021c4:	2380      	movs	r3, #128	@ 0x80
 80021c6:	025b      	lsls	r3, r3, #9
 80021c8:	4013      	ands	r3, r2
 80021ca:	d003      	beq.n	80021d4 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80021cc:	693a      	ldr	r2, [r7, #16]
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	4313      	orrs	r3, r2
 80021d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80021d4:	4b0d      	ldr	r3, [pc, #52]	@ (800220c <HAL_GPIO_Init+0x2dc>)
 80021d6:	693a      	ldr	r2, [r7, #16]
 80021d8:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	3301      	adds	r3, #1
 80021de:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	40da      	lsrs	r2, r3
 80021e8:	1e13      	subs	r3, r2, #0
 80021ea:	d000      	beq.n	80021ee <HAL_GPIO_Init+0x2be>
 80021ec:	e6a8      	b.n	8001f40 <HAL_GPIO_Init+0x10>
  } 
}
 80021ee:	46c0      	nop			@ (mov r8, r8)
 80021f0:	46c0      	nop			@ (mov r8, r8)
 80021f2:	46bd      	mov	sp, r7
 80021f4:	b006      	add	sp, #24
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	40021000 	.word	0x40021000
 80021fc:	40010000 	.word	0x40010000
 8002200:	48000400 	.word	0x48000400
 8002204:	48000800 	.word	0x48000800
 8002208:	48000c00 	.word	0x48000c00
 800220c:	40010400 	.word	0x40010400

08002210 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b084      	sub	sp, #16
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
 8002218:	000a      	movs	r2, r1
 800221a:	1cbb      	adds	r3, r7, #2
 800221c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	691b      	ldr	r3, [r3, #16]
 8002222:	1cba      	adds	r2, r7, #2
 8002224:	8812      	ldrh	r2, [r2, #0]
 8002226:	4013      	ands	r3, r2
 8002228:	d004      	beq.n	8002234 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800222a:	230f      	movs	r3, #15
 800222c:	18fb      	adds	r3, r7, r3
 800222e:	2201      	movs	r2, #1
 8002230:	701a      	strb	r2, [r3, #0]
 8002232:	e003      	b.n	800223c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002234:	230f      	movs	r3, #15
 8002236:	18fb      	adds	r3, r7, r3
 8002238:	2200      	movs	r2, #0
 800223a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800223c:	230f      	movs	r3, #15
 800223e:	18fb      	adds	r3, r7, r3
 8002240:	781b      	ldrb	r3, [r3, #0]
  }
 8002242:	0018      	movs	r0, r3
 8002244:	46bd      	mov	sp, r7
 8002246:	b004      	add	sp, #16
 8002248:	bd80      	pop	{r7, pc}

0800224a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800224a:	b580      	push	{r7, lr}
 800224c:	b082      	sub	sp, #8
 800224e:	af00      	add	r7, sp, #0
 8002250:	6078      	str	r0, [r7, #4]
 8002252:	0008      	movs	r0, r1
 8002254:	0011      	movs	r1, r2
 8002256:	1cbb      	adds	r3, r7, #2
 8002258:	1c02      	adds	r2, r0, #0
 800225a:	801a      	strh	r2, [r3, #0]
 800225c:	1c7b      	adds	r3, r7, #1
 800225e:	1c0a      	adds	r2, r1, #0
 8002260:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002262:	1c7b      	adds	r3, r7, #1
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d004      	beq.n	8002274 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800226a:	1cbb      	adds	r3, r7, #2
 800226c:	881a      	ldrh	r2, [r3, #0]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002272:	e003      	b.n	800227c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002274:	1cbb      	adds	r3, r7, #2
 8002276:	881a      	ldrh	r2, [r3, #0]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800227c:	46c0      	nop			@ (mov r8, r8)
 800227e:	46bd      	mov	sp, r7
 8002280:	b002      	add	sp, #8
 8002282:	bd80      	pop	{r7, pc}

08002284 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b086      	sub	sp, #24
 8002288:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800228a:	2300      	movs	r3, #0
 800228c:	60fb      	str	r3, [r7, #12]
 800228e:	2300      	movs	r3, #0
 8002290:	60bb      	str	r3, [r7, #8]
 8002292:	2300      	movs	r3, #0
 8002294:	617b      	str	r3, [r7, #20]
 8002296:	2300      	movs	r3, #0
 8002298:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800229a:	2300      	movs	r3, #0
 800229c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800229e:	4b21      	ldr	r3, [pc, #132]	@ (8002324 <HAL_RCC_GetSysClockFreq+0xa0>)
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	220c      	movs	r2, #12
 80022a8:	4013      	ands	r3, r2
 80022aa:	2b04      	cmp	r3, #4
 80022ac:	d002      	beq.n	80022b4 <HAL_RCC_GetSysClockFreq+0x30>
 80022ae:	2b08      	cmp	r3, #8
 80022b0:	d003      	beq.n	80022ba <HAL_RCC_GetSysClockFreq+0x36>
 80022b2:	e02e      	b.n	8002312 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80022b4:	4b1c      	ldr	r3, [pc, #112]	@ (8002328 <HAL_RCC_GetSysClockFreq+0xa4>)
 80022b6:	613b      	str	r3, [r7, #16]
      break;
 80022b8:	e02e      	b.n	8002318 <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	0c9b      	lsrs	r3, r3, #18
 80022be:	220f      	movs	r2, #15
 80022c0:	4013      	ands	r3, r2
 80022c2:	4a1a      	ldr	r2, [pc, #104]	@ (800232c <HAL_RCC_GetSysClockFreq+0xa8>)
 80022c4:	5cd3      	ldrb	r3, [r2, r3]
 80022c6:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80022c8:	4b16      	ldr	r3, [pc, #88]	@ (8002324 <HAL_RCC_GetSysClockFreq+0xa0>)
 80022ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022cc:	220f      	movs	r2, #15
 80022ce:	4013      	ands	r3, r2
 80022d0:	4a17      	ldr	r2, [pc, #92]	@ (8002330 <HAL_RCC_GetSysClockFreq+0xac>)
 80022d2:	5cd3      	ldrb	r3, [r2, r3]
 80022d4:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80022d6:	68fa      	ldr	r2, [r7, #12]
 80022d8:	23c0      	movs	r3, #192	@ 0xc0
 80022da:	025b      	lsls	r3, r3, #9
 80022dc:	401a      	ands	r2, r3
 80022de:	2380      	movs	r3, #128	@ 0x80
 80022e0:	025b      	lsls	r3, r3, #9
 80022e2:	429a      	cmp	r2, r3
 80022e4:	d109      	bne.n	80022fa <HAL_RCC_GetSysClockFreq+0x76>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80022e6:	68b9      	ldr	r1, [r7, #8]
 80022e8:	480f      	ldr	r0, [pc, #60]	@ (8002328 <HAL_RCC_GetSysClockFreq+0xa4>)
 80022ea:	f7fd ff17 	bl	800011c <__udivsi3>
 80022ee:	0003      	movs	r3, r0
 80022f0:	001a      	movs	r2, r3
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4353      	muls	r3, r2
 80022f6:	617b      	str	r3, [r7, #20]
 80022f8:	e008      	b.n	800230c <HAL_RCC_GetSysClockFreq+0x88>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80022fa:	68b9      	ldr	r1, [r7, #8]
 80022fc:	480a      	ldr	r0, [pc, #40]	@ (8002328 <HAL_RCC_GetSysClockFreq+0xa4>)
 80022fe:	f7fd ff0d 	bl	800011c <__udivsi3>
 8002302:	0003      	movs	r3, r0
 8002304:	001a      	movs	r2, r3
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4353      	muls	r3, r2
 800230a:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	613b      	str	r3, [r7, #16]
      break;
 8002310:	e002      	b.n	8002318 <HAL_RCC_GetSysClockFreq+0x94>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002312:	4b05      	ldr	r3, [pc, #20]	@ (8002328 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002314:	613b      	str	r3, [r7, #16]
      break;
 8002316:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002318:	693b      	ldr	r3, [r7, #16]
}
 800231a:	0018      	movs	r0, r3
 800231c:	46bd      	mov	sp, r7
 800231e:	b006      	add	sp, #24
 8002320:	bd80      	pop	{r7, pc}
 8002322:	46c0      	nop			@ (mov r8, r8)
 8002324:	40021000 	.word	0x40021000
 8002328:	007a1200 	.word	0x007a1200
 800232c:	0800522c 	.word	0x0800522c
 8002330:	0800523c 	.word	0x0800523c

08002334 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002338:	4b02      	ldr	r3, [pc, #8]	@ (8002344 <HAL_RCC_GetHCLKFreq+0x10>)
 800233a:	681b      	ldr	r3, [r3, #0]
}
 800233c:	0018      	movs	r0, r3
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	46c0      	nop			@ (mov r8, r8)
 8002344:	20000014 	.word	0x20000014

08002348 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 800234c:	f7ff fff2 	bl	8002334 <HAL_RCC_GetHCLKFreq>
 8002350:	0001      	movs	r1, r0
 8002352:	4b06      	ldr	r3, [pc, #24]	@ (800236c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	0a1b      	lsrs	r3, r3, #8
 8002358:	2207      	movs	r2, #7
 800235a:	4013      	ands	r3, r2
 800235c:	4a04      	ldr	r2, [pc, #16]	@ (8002370 <HAL_RCC_GetPCLK1Freq+0x28>)
 800235e:	5cd3      	ldrb	r3, [r2, r3]
 8002360:	40d9      	lsrs	r1, r3
 8002362:	000b      	movs	r3, r1
}    
 8002364:	0018      	movs	r0, r3
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	46c0      	nop			@ (mov r8, r8)
 800236c:	40021000 	.word	0x40021000
 8002370:	08005224 	.word	0x08005224

08002374 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b084      	sub	sp, #16
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d101      	bne.n	8002386 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	e0a8      	b.n	80024d8 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800238a:	2b00      	cmp	r3, #0
 800238c:	d109      	bne.n	80023a2 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	685a      	ldr	r2, [r3, #4]
 8002392:	2382      	movs	r3, #130	@ 0x82
 8002394:	005b      	lsls	r3, r3, #1
 8002396:	429a      	cmp	r2, r3
 8002398:	d009      	beq.n	80023ae <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2200      	movs	r2, #0
 800239e:	61da      	str	r2, [r3, #28]
 80023a0:	e005      	b.n	80023ae <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2200      	movs	r2, #0
 80023a6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2200      	movs	r2, #0
 80023ac:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2200      	movs	r2, #0
 80023b2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	225d      	movs	r2, #93	@ 0x5d
 80023b8:	5c9b      	ldrb	r3, [r3, r2]
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d107      	bne.n	80023d0 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	225c      	movs	r2, #92	@ 0x5c
 80023c4:	2100      	movs	r1, #0
 80023c6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	0018      	movs	r0, r3
 80023cc:	f7fe fae2 	bl	8000994 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	225d      	movs	r2, #93	@ 0x5d
 80023d4:	2102      	movs	r1, #2
 80023d6:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	2140      	movs	r1, #64	@ 0x40
 80023e4:	438a      	bics	r2, r1
 80023e6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	68da      	ldr	r2, [r3, #12]
 80023ec:	23e0      	movs	r3, #224	@ 0xe0
 80023ee:	00db      	lsls	r3, r3, #3
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d902      	bls.n	80023fa <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80023f4:	2300      	movs	r3, #0
 80023f6:	60fb      	str	r3, [r7, #12]
 80023f8:	e002      	b.n	8002400 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80023fa:	2380      	movs	r3, #128	@ 0x80
 80023fc:	015b      	lsls	r3, r3, #5
 80023fe:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	68da      	ldr	r2, [r3, #12]
 8002404:	23f0      	movs	r3, #240	@ 0xf0
 8002406:	011b      	lsls	r3, r3, #4
 8002408:	429a      	cmp	r2, r3
 800240a:	d008      	beq.n	800241e <HAL_SPI_Init+0xaa>
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	68da      	ldr	r2, [r3, #12]
 8002410:	23e0      	movs	r3, #224	@ 0xe0
 8002412:	00db      	lsls	r3, r3, #3
 8002414:	429a      	cmp	r2, r3
 8002416:	d002      	beq.n	800241e <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2200      	movs	r2, #0
 800241c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	685a      	ldr	r2, [r3, #4]
 8002422:	2382      	movs	r3, #130	@ 0x82
 8002424:	005b      	lsls	r3, r3, #1
 8002426:	401a      	ands	r2, r3
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6899      	ldr	r1, [r3, #8]
 800242c:	2384      	movs	r3, #132	@ 0x84
 800242e:	021b      	lsls	r3, r3, #8
 8002430:	400b      	ands	r3, r1
 8002432:	431a      	orrs	r2, r3
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	691b      	ldr	r3, [r3, #16]
 8002438:	2102      	movs	r1, #2
 800243a:	400b      	ands	r3, r1
 800243c:	431a      	orrs	r2, r3
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	695b      	ldr	r3, [r3, #20]
 8002442:	2101      	movs	r1, #1
 8002444:	400b      	ands	r3, r1
 8002446:	431a      	orrs	r2, r3
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6999      	ldr	r1, [r3, #24]
 800244c:	2380      	movs	r3, #128	@ 0x80
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	400b      	ands	r3, r1
 8002452:	431a      	orrs	r2, r3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	69db      	ldr	r3, [r3, #28]
 8002458:	2138      	movs	r1, #56	@ 0x38
 800245a:	400b      	ands	r3, r1
 800245c:	431a      	orrs	r2, r3
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6a1b      	ldr	r3, [r3, #32]
 8002462:	2180      	movs	r1, #128	@ 0x80
 8002464:	400b      	ands	r3, r1
 8002466:	431a      	orrs	r2, r3
 8002468:	0011      	movs	r1, r2
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800246e:	2380      	movs	r3, #128	@ 0x80
 8002470:	019b      	lsls	r3, r3, #6
 8002472:	401a      	ands	r2, r3
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	430a      	orrs	r2, r1
 800247a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	699b      	ldr	r3, [r3, #24]
 8002480:	0c1b      	lsrs	r3, r3, #16
 8002482:	2204      	movs	r2, #4
 8002484:	401a      	ands	r2, r3
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800248a:	2110      	movs	r1, #16
 800248c:	400b      	ands	r3, r1
 800248e:	431a      	orrs	r2, r3
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002494:	2108      	movs	r1, #8
 8002496:	400b      	ands	r3, r1
 8002498:	431a      	orrs	r2, r3
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	68d9      	ldr	r1, [r3, #12]
 800249e:	23f0      	movs	r3, #240	@ 0xf0
 80024a0:	011b      	lsls	r3, r3, #4
 80024a2:	400b      	ands	r3, r1
 80024a4:	431a      	orrs	r2, r3
 80024a6:	0011      	movs	r1, r2
 80024a8:	68fa      	ldr	r2, [r7, #12]
 80024aa:	2380      	movs	r3, #128	@ 0x80
 80024ac:	015b      	lsls	r3, r3, #5
 80024ae:	401a      	ands	r2, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	430a      	orrs	r2, r1
 80024b6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	69da      	ldr	r2, [r3, #28]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4907      	ldr	r1, [pc, #28]	@ (80024e0 <HAL_SPI_Init+0x16c>)
 80024c4:	400a      	ands	r2, r1
 80024c6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2200      	movs	r2, #0
 80024cc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	225d      	movs	r2, #93	@ 0x5d
 80024d2:	2101      	movs	r1, #1
 80024d4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80024d6:	2300      	movs	r3, #0
}
 80024d8:	0018      	movs	r0, r3
 80024da:	46bd      	mov	sp, r7
 80024dc:	b004      	add	sp, #16
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	fffff7ff 	.word	0xfffff7ff

080024e4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b088      	sub	sp, #32
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	60f8      	str	r0, [r7, #12]
 80024ec:	60b9      	str	r1, [r7, #8]
 80024ee:	603b      	str	r3, [r7, #0]
 80024f0:	1dbb      	adds	r3, r7, #6
 80024f2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80024f4:	231f      	movs	r3, #31
 80024f6:	18fb      	adds	r3, r7, r3
 80024f8:	2200      	movs	r2, #0
 80024fa:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	225c      	movs	r2, #92	@ 0x5c
 8002500:	5c9b      	ldrb	r3, [r3, r2]
 8002502:	2b01      	cmp	r3, #1
 8002504:	d101      	bne.n	800250a <HAL_SPI_Transmit+0x26>
 8002506:	2302      	movs	r3, #2
 8002508:	e147      	b.n	800279a <HAL_SPI_Transmit+0x2b6>
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	225c      	movs	r2, #92	@ 0x5c
 800250e:	2101      	movs	r1, #1
 8002510:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002512:	f7ff fc2b 	bl	8001d6c <HAL_GetTick>
 8002516:	0003      	movs	r3, r0
 8002518:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800251a:	2316      	movs	r3, #22
 800251c:	18fb      	adds	r3, r7, r3
 800251e:	1dba      	adds	r2, r7, #6
 8002520:	8812      	ldrh	r2, [r2, #0]
 8002522:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	225d      	movs	r2, #93	@ 0x5d
 8002528:	5c9b      	ldrb	r3, [r3, r2]
 800252a:	b2db      	uxtb	r3, r3
 800252c:	2b01      	cmp	r3, #1
 800252e:	d004      	beq.n	800253a <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8002530:	231f      	movs	r3, #31
 8002532:	18fb      	adds	r3, r7, r3
 8002534:	2202      	movs	r2, #2
 8002536:	701a      	strb	r2, [r3, #0]
    goto error;
 8002538:	e128      	b.n	800278c <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d003      	beq.n	8002548 <HAL_SPI_Transmit+0x64>
 8002540:	1dbb      	adds	r3, r7, #6
 8002542:	881b      	ldrh	r3, [r3, #0]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d104      	bne.n	8002552 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8002548:	231f      	movs	r3, #31
 800254a:	18fb      	adds	r3, r7, r3
 800254c:	2201      	movs	r2, #1
 800254e:	701a      	strb	r2, [r3, #0]
    goto error;
 8002550:	e11c      	b.n	800278c <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	225d      	movs	r2, #93	@ 0x5d
 8002556:	2103      	movs	r1, #3
 8002558:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2200      	movs	r2, #0
 800255e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	68ba      	ldr	r2, [r7, #8]
 8002564:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	1dba      	adds	r2, r7, #6
 800256a:	8812      	ldrh	r2, [r2, #0]
 800256c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	1dba      	adds	r2, r7, #6
 8002572:	8812      	ldrh	r2, [r2, #0]
 8002574:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2200      	movs	r2, #0
 800257a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2244      	movs	r2, #68	@ 0x44
 8002580:	2100      	movs	r1, #0
 8002582:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2246      	movs	r2, #70	@ 0x46
 8002588:	2100      	movs	r1, #0
 800258a:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2200      	movs	r2, #0
 8002590:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	2200      	movs	r2, #0
 8002596:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	689a      	ldr	r2, [r3, #8]
 800259c:	2380      	movs	r3, #128	@ 0x80
 800259e:	021b      	lsls	r3, r3, #8
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d110      	bne.n	80025c6 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	2140      	movs	r1, #64	@ 0x40
 80025b0:	438a      	bics	r2, r1
 80025b2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	2180      	movs	r1, #128	@ 0x80
 80025c0:	01c9      	lsls	r1, r1, #7
 80025c2:	430a      	orrs	r2, r1
 80025c4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	2240      	movs	r2, #64	@ 0x40
 80025ce:	4013      	ands	r3, r2
 80025d0:	2b40      	cmp	r3, #64	@ 0x40
 80025d2:	d007      	beq.n	80025e4 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	2140      	movs	r1, #64	@ 0x40
 80025e0:	430a      	orrs	r2, r1
 80025e2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	68da      	ldr	r2, [r3, #12]
 80025e8:	23e0      	movs	r3, #224	@ 0xe0
 80025ea:	00db      	lsls	r3, r3, #3
 80025ec:	429a      	cmp	r2, r3
 80025ee:	d952      	bls.n	8002696 <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d004      	beq.n	8002602 <HAL_SPI_Transmit+0x11e>
 80025f8:	2316      	movs	r3, #22
 80025fa:	18fb      	adds	r3, r7, r3
 80025fc:	881b      	ldrh	r3, [r3, #0]
 80025fe:	2b01      	cmp	r3, #1
 8002600:	d143      	bne.n	800268a <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002606:	881a      	ldrh	r2, [r3, #0]
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002612:	1c9a      	adds	r2, r3, #2
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800261c:	b29b      	uxth	r3, r3
 800261e:	3b01      	subs	r3, #1
 8002620:	b29a      	uxth	r2, r3
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002626:	e030      	b.n	800268a <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	2202      	movs	r2, #2
 8002630:	4013      	ands	r3, r2
 8002632:	2b02      	cmp	r3, #2
 8002634:	d112      	bne.n	800265c <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800263a:	881a      	ldrh	r2, [r3, #0]
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002646:	1c9a      	adds	r2, r3, #2
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002650:	b29b      	uxth	r3, r3
 8002652:	3b01      	subs	r3, #1
 8002654:	b29a      	uxth	r2, r3
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800265a:	e016      	b.n	800268a <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800265c:	f7ff fb86 	bl	8001d6c <HAL_GetTick>
 8002660:	0002      	movs	r2, r0
 8002662:	69bb      	ldr	r3, [r7, #24]
 8002664:	1ad3      	subs	r3, r2, r3
 8002666:	683a      	ldr	r2, [r7, #0]
 8002668:	429a      	cmp	r2, r3
 800266a:	d802      	bhi.n	8002672 <HAL_SPI_Transmit+0x18e>
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	3301      	adds	r3, #1
 8002670:	d102      	bne.n	8002678 <HAL_SPI_Transmit+0x194>
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d108      	bne.n	800268a <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8002678:	231f      	movs	r3, #31
 800267a:	18fb      	adds	r3, r7, r3
 800267c:	2203      	movs	r2, #3
 800267e:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	225d      	movs	r2, #93	@ 0x5d
 8002684:	2101      	movs	r1, #1
 8002686:	5499      	strb	r1, [r3, r2]
          goto error;
 8002688:	e080      	b.n	800278c <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800268e:	b29b      	uxth	r3, r3
 8002690:	2b00      	cmp	r3, #0
 8002692:	d1c9      	bne.n	8002628 <HAL_SPI_Transmit+0x144>
 8002694:	e053      	b.n	800273e <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d004      	beq.n	80026a8 <HAL_SPI_Transmit+0x1c4>
 800269e:	2316      	movs	r3, #22
 80026a0:	18fb      	adds	r3, r7, r3
 80026a2:	881b      	ldrh	r3, [r3, #0]
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d145      	bne.n	8002734 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	330c      	adds	r3, #12
 80026b2:	7812      	ldrb	r2, [r2, #0]
 80026b4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026ba:	1c5a      	adds	r2, r3, #1
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	3b01      	subs	r3, #1
 80026c8:	b29a      	uxth	r2, r3
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 80026ce:	e031      	b.n	8002734 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	2202      	movs	r2, #2
 80026d8:	4013      	ands	r3, r2
 80026da:	2b02      	cmp	r3, #2
 80026dc:	d113      	bne.n	8002706 <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	330c      	adds	r3, #12
 80026e8:	7812      	ldrb	r2, [r2, #0]
 80026ea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026f0:	1c5a      	adds	r2, r3, #1
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80026fa:	b29b      	uxth	r3, r3
 80026fc:	3b01      	subs	r3, #1
 80026fe:	b29a      	uxth	r2, r3
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002704:	e016      	b.n	8002734 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002706:	f7ff fb31 	bl	8001d6c <HAL_GetTick>
 800270a:	0002      	movs	r2, r0
 800270c:	69bb      	ldr	r3, [r7, #24]
 800270e:	1ad3      	subs	r3, r2, r3
 8002710:	683a      	ldr	r2, [r7, #0]
 8002712:	429a      	cmp	r2, r3
 8002714:	d802      	bhi.n	800271c <HAL_SPI_Transmit+0x238>
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	3301      	adds	r3, #1
 800271a:	d102      	bne.n	8002722 <HAL_SPI_Transmit+0x23e>
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d108      	bne.n	8002734 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 8002722:	231f      	movs	r3, #31
 8002724:	18fb      	adds	r3, r7, r3
 8002726:	2203      	movs	r2, #3
 8002728:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	225d      	movs	r2, #93	@ 0x5d
 800272e:	2101      	movs	r1, #1
 8002730:	5499      	strb	r1, [r3, r2]
          goto error;
 8002732:	e02b      	b.n	800278c <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002738:	b29b      	uxth	r3, r3
 800273a:	2b00      	cmp	r3, #0
 800273c:	d1c8      	bne.n	80026d0 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800273e:	69ba      	ldr	r2, [r7, #24]
 8002740:	6839      	ldr	r1, [r7, #0]
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	0018      	movs	r0, r3
 8002746:	f000 fb3f 	bl	8002dc8 <SPI_EndRxTxTransaction>
 800274a:	1e03      	subs	r3, r0, #0
 800274c:	d002      	beq.n	8002754 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	2220      	movs	r2, #32
 8002752:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d10a      	bne.n	8002772 <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800275c:	2300      	movs	r3, #0
 800275e:	613b      	str	r3, [r7, #16]
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	68db      	ldr	r3, [r3, #12]
 8002766:	613b      	str	r3, [r7, #16]
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	613b      	str	r3, [r7, #16]
 8002770:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002776:	2b00      	cmp	r3, #0
 8002778:	d004      	beq.n	8002784 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 800277a:	231f      	movs	r3, #31
 800277c:	18fb      	adds	r3, r7, r3
 800277e:	2201      	movs	r2, #1
 8002780:	701a      	strb	r2, [r3, #0]
 8002782:	e003      	b.n	800278c <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	225d      	movs	r2, #93	@ 0x5d
 8002788:	2101      	movs	r1, #1
 800278a:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	225c      	movs	r2, #92	@ 0x5c
 8002790:	2100      	movs	r1, #0
 8002792:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002794:	231f      	movs	r3, #31
 8002796:	18fb      	adds	r3, r7, r3
 8002798:	781b      	ldrb	r3, [r3, #0]
}
 800279a:	0018      	movs	r0, r3
 800279c:	46bd      	mov	sp, r7
 800279e:	b008      	add	sp, #32
 80027a0:	bd80      	pop	{r7, pc}
	...

080027a4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b08a      	sub	sp, #40	@ 0x28
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	60f8      	str	r0, [r7, #12]
 80027ac:	60b9      	str	r1, [r7, #8]
 80027ae:	607a      	str	r2, [r7, #4]
 80027b0:	001a      	movs	r2, r3
 80027b2:	1cbb      	adds	r3, r7, #2
 80027b4:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80027b6:	2301      	movs	r3, #1
 80027b8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80027ba:	2323      	movs	r3, #35	@ 0x23
 80027bc:	18fb      	adds	r3, r7, r3
 80027be:	2200      	movs	r2, #0
 80027c0:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	225c      	movs	r2, #92	@ 0x5c
 80027c6:	5c9b      	ldrb	r3, [r3, r2]
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d101      	bne.n	80027d0 <HAL_SPI_TransmitReceive+0x2c>
 80027cc:	2302      	movs	r3, #2
 80027ce:	e1c4      	b.n	8002b5a <HAL_SPI_TransmitReceive+0x3b6>
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	225c      	movs	r2, #92	@ 0x5c
 80027d4:	2101      	movs	r1, #1
 80027d6:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80027d8:	f7ff fac8 	bl	8001d6c <HAL_GetTick>
 80027dc:	0003      	movs	r3, r0
 80027de:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80027e0:	201b      	movs	r0, #27
 80027e2:	183b      	adds	r3, r7, r0
 80027e4:	68fa      	ldr	r2, [r7, #12]
 80027e6:	215d      	movs	r1, #93	@ 0x5d
 80027e8:	5c52      	ldrb	r2, [r2, r1]
 80027ea:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80027f2:	2312      	movs	r3, #18
 80027f4:	18fb      	adds	r3, r7, r3
 80027f6:	1cba      	adds	r2, r7, #2
 80027f8:	8812      	ldrh	r2, [r2, #0]
 80027fa:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80027fc:	183b      	adds	r3, r7, r0
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	2b01      	cmp	r3, #1
 8002802:	d011      	beq.n	8002828 <HAL_SPI_TransmitReceive+0x84>
 8002804:	697a      	ldr	r2, [r7, #20]
 8002806:	2382      	movs	r3, #130	@ 0x82
 8002808:	005b      	lsls	r3, r3, #1
 800280a:	429a      	cmp	r2, r3
 800280c:	d107      	bne.n	800281e <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d103      	bne.n	800281e <HAL_SPI_TransmitReceive+0x7a>
 8002816:	183b      	adds	r3, r7, r0
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	2b04      	cmp	r3, #4
 800281c:	d004      	beq.n	8002828 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 800281e:	2323      	movs	r3, #35	@ 0x23
 8002820:	18fb      	adds	r3, r7, r3
 8002822:	2202      	movs	r2, #2
 8002824:	701a      	strb	r2, [r3, #0]
    goto error;
 8002826:	e191      	b.n	8002b4c <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d006      	beq.n	800283c <HAL_SPI_TransmitReceive+0x98>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d003      	beq.n	800283c <HAL_SPI_TransmitReceive+0x98>
 8002834:	1cbb      	adds	r3, r7, #2
 8002836:	881b      	ldrh	r3, [r3, #0]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d104      	bne.n	8002846 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 800283c:	2323      	movs	r3, #35	@ 0x23
 800283e:	18fb      	adds	r3, r7, r3
 8002840:	2201      	movs	r2, #1
 8002842:	701a      	strb	r2, [r3, #0]
    goto error;
 8002844:	e182      	b.n	8002b4c <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	225d      	movs	r2, #93	@ 0x5d
 800284a:	5c9b      	ldrb	r3, [r3, r2]
 800284c:	b2db      	uxtb	r3, r3
 800284e:	2b04      	cmp	r3, #4
 8002850:	d003      	beq.n	800285a <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	225d      	movs	r2, #93	@ 0x5d
 8002856:	2105      	movs	r1, #5
 8002858:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	2200      	movs	r2, #0
 800285e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	687a      	ldr	r2, [r7, #4]
 8002864:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	1cba      	adds	r2, r7, #2
 800286a:	2146      	movs	r1, #70	@ 0x46
 800286c:	8812      	ldrh	r2, [r2, #0]
 800286e:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	1cba      	adds	r2, r7, #2
 8002874:	2144      	movs	r1, #68	@ 0x44
 8002876:	8812      	ldrh	r2, [r2, #0]
 8002878:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	68ba      	ldr	r2, [r7, #8]
 800287e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	1cba      	adds	r2, r7, #2
 8002884:	8812      	ldrh	r2, [r2, #0]
 8002886:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	1cba      	adds	r2, r7, #2
 800288c:	8812      	ldrh	r2, [r2, #0]
 800288e:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2200      	movs	r2, #0
 8002894:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2200      	movs	r2, #0
 800289a:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	68da      	ldr	r2, [r3, #12]
 80028a0:	23e0      	movs	r3, #224	@ 0xe0
 80028a2:	00db      	lsls	r3, r3, #3
 80028a4:	429a      	cmp	r2, r3
 80028a6:	d908      	bls.n	80028ba <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	685a      	ldr	r2, [r3, #4]
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	49ac      	ldr	r1, [pc, #688]	@ (8002b64 <HAL_SPI_TransmitReceive+0x3c0>)
 80028b4:	400a      	ands	r2, r1
 80028b6:	605a      	str	r2, [r3, #4]
 80028b8:	e008      	b.n	80028cc <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	685a      	ldr	r2, [r3, #4]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	2180      	movs	r1, #128	@ 0x80
 80028c6:	0149      	lsls	r1, r1, #5
 80028c8:	430a      	orrs	r2, r1
 80028ca:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	2240      	movs	r2, #64	@ 0x40
 80028d4:	4013      	ands	r3, r2
 80028d6:	2b40      	cmp	r3, #64	@ 0x40
 80028d8:	d007      	beq.n	80028ea <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	2140      	movs	r1, #64	@ 0x40
 80028e6:	430a      	orrs	r2, r1
 80028e8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	68da      	ldr	r2, [r3, #12]
 80028ee:	23e0      	movs	r3, #224	@ 0xe0
 80028f0:	00db      	lsls	r3, r3, #3
 80028f2:	429a      	cmp	r2, r3
 80028f4:	d800      	bhi.n	80028f8 <HAL_SPI_TransmitReceive+0x154>
 80028f6:	e083      	b.n	8002a00 <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d005      	beq.n	800290c <HAL_SPI_TransmitReceive+0x168>
 8002900:	2312      	movs	r3, #18
 8002902:	18fb      	adds	r3, r7, r3
 8002904:	881b      	ldrh	r3, [r3, #0]
 8002906:	2b01      	cmp	r3, #1
 8002908:	d000      	beq.n	800290c <HAL_SPI_TransmitReceive+0x168>
 800290a:	e06d      	b.n	80029e8 <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002910:	881a      	ldrh	r2, [r3, #0]
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800291c:	1c9a      	adds	r2, r3, #2
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002926:	b29b      	uxth	r3, r3
 8002928:	3b01      	subs	r3, #1
 800292a:	b29a      	uxth	r2, r3
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002930:	e05a      	b.n	80029e8 <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	2202      	movs	r2, #2
 800293a:	4013      	ands	r3, r2
 800293c:	2b02      	cmp	r3, #2
 800293e:	d11b      	bne.n	8002978 <HAL_SPI_TransmitReceive+0x1d4>
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002944:	b29b      	uxth	r3, r3
 8002946:	2b00      	cmp	r3, #0
 8002948:	d016      	beq.n	8002978 <HAL_SPI_TransmitReceive+0x1d4>
 800294a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800294c:	2b01      	cmp	r3, #1
 800294e:	d113      	bne.n	8002978 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002954:	881a      	ldrh	r2, [r3, #0]
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002960:	1c9a      	adds	r2, r3, #2
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800296a:	b29b      	uxth	r3, r3
 800296c:	3b01      	subs	r3, #1
 800296e:	b29a      	uxth	r2, r3
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002974:	2300      	movs	r3, #0
 8002976:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	2201      	movs	r2, #1
 8002980:	4013      	ands	r3, r2
 8002982:	2b01      	cmp	r3, #1
 8002984:	d11c      	bne.n	80029c0 <HAL_SPI_TransmitReceive+0x21c>
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2246      	movs	r2, #70	@ 0x46
 800298a:	5a9b      	ldrh	r3, [r3, r2]
 800298c:	b29b      	uxth	r3, r3
 800298e:	2b00      	cmp	r3, #0
 8002990:	d016      	beq.n	80029c0 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	68da      	ldr	r2, [r3, #12]
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800299c:	b292      	uxth	r2, r2
 800299e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a4:	1c9a      	adds	r2, r3, #2
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2246      	movs	r2, #70	@ 0x46
 80029ae:	5a9b      	ldrh	r3, [r3, r2]
 80029b0:	b29b      	uxth	r3, r3
 80029b2:	3b01      	subs	r3, #1
 80029b4:	b299      	uxth	r1, r3
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	2246      	movs	r2, #70	@ 0x46
 80029ba:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80029bc:	2301      	movs	r3, #1
 80029be:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80029c0:	f7ff f9d4 	bl	8001d6c <HAL_GetTick>
 80029c4:	0002      	movs	r2, r0
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d80b      	bhi.n	80029e8 <HAL_SPI_TransmitReceive+0x244>
 80029d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029d2:	3301      	adds	r3, #1
 80029d4:	d008      	beq.n	80029e8 <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 80029d6:	2323      	movs	r3, #35	@ 0x23
 80029d8:	18fb      	adds	r3, r7, r3
 80029da:	2203      	movs	r2, #3
 80029dc:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	225d      	movs	r2, #93	@ 0x5d
 80029e2:	2101      	movs	r1, #1
 80029e4:	5499      	strb	r1, [r3, r2]
        goto error;
 80029e6:	e0b1      	b.n	8002b4c <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80029ec:	b29b      	uxth	r3, r3
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d19f      	bne.n	8002932 <HAL_SPI_TransmitReceive+0x18e>
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2246      	movs	r2, #70	@ 0x46
 80029f6:	5a9b      	ldrh	r3, [r3, r2]
 80029f8:	b29b      	uxth	r3, r3
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d199      	bne.n	8002932 <HAL_SPI_TransmitReceive+0x18e>
 80029fe:	e089      	b.n	8002b14 <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d005      	beq.n	8002a14 <HAL_SPI_TransmitReceive+0x270>
 8002a08:	2312      	movs	r3, #18
 8002a0a:	18fb      	adds	r3, r7, r3
 8002a0c:	881b      	ldrh	r3, [r3, #0]
 8002a0e:	2b01      	cmp	r3, #1
 8002a10:	d000      	beq.n	8002a14 <HAL_SPI_TransmitReceive+0x270>
 8002a12:	e074      	b.n	8002afe <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	330c      	adds	r3, #12
 8002a1e:	7812      	ldrb	r2, [r2, #0]
 8002a20:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a26:	1c5a      	adds	r2, r3, #1
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a30:	b29b      	uxth	r3, r3
 8002a32:	3b01      	subs	r3, #1
 8002a34:	b29a      	uxth	r2, r3
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a3a:	e060      	b.n	8002afe <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	2202      	movs	r2, #2
 8002a44:	4013      	ands	r3, r2
 8002a46:	2b02      	cmp	r3, #2
 8002a48:	d11c      	bne.n	8002a84 <HAL_SPI_TransmitReceive+0x2e0>
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a4e:	b29b      	uxth	r3, r3
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d017      	beq.n	8002a84 <HAL_SPI_TransmitReceive+0x2e0>
 8002a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a56:	2b01      	cmp	r3, #1
 8002a58:	d114      	bne.n	8002a84 <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	330c      	adds	r3, #12
 8002a64:	7812      	ldrb	r2, [r2, #0]
 8002a66:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a6c:	1c5a      	adds	r2, r3, #1
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a76:	b29b      	uxth	r3, r3
 8002a78:	3b01      	subs	r3, #1
 8002a7a:	b29a      	uxth	r2, r3
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002a80:	2300      	movs	r3, #0
 8002a82:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	2b01      	cmp	r3, #1
 8002a90:	d11e      	bne.n	8002ad0 <HAL_SPI_TransmitReceive+0x32c>
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	2246      	movs	r2, #70	@ 0x46
 8002a96:	5a9b      	ldrh	r3, [r3, r2]
 8002a98:	b29b      	uxth	r3, r3
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d018      	beq.n	8002ad0 <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	330c      	adds	r3, #12
 8002aa4:	001a      	movs	r2, r3
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aaa:	7812      	ldrb	r2, [r2, #0]
 8002aac:	b2d2      	uxtb	r2, r2
 8002aae:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ab4:	1c5a      	adds	r2, r3, #1
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	2246      	movs	r2, #70	@ 0x46
 8002abe:	5a9b      	ldrh	r3, [r3, r2]
 8002ac0:	b29b      	uxth	r3, r3
 8002ac2:	3b01      	subs	r3, #1
 8002ac4:	b299      	uxth	r1, r3
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	2246      	movs	r2, #70	@ 0x46
 8002aca:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002acc:	2301      	movs	r3, #1
 8002ace:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002ad0:	f7ff f94c 	bl	8001d6c <HAL_GetTick>
 8002ad4:	0002      	movs	r2, r0
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d802      	bhi.n	8002ae6 <HAL_SPI_TransmitReceive+0x342>
 8002ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ae2:	3301      	adds	r3, #1
 8002ae4:	d102      	bne.n	8002aec <HAL_SPI_TransmitReceive+0x348>
 8002ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d108      	bne.n	8002afe <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 8002aec:	2323      	movs	r3, #35	@ 0x23
 8002aee:	18fb      	adds	r3, r7, r3
 8002af0:	2203      	movs	r2, #3
 8002af2:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	225d      	movs	r2, #93	@ 0x5d
 8002af8:	2101      	movs	r1, #1
 8002afa:	5499      	strb	r1, [r3, r2]
        goto error;
 8002afc:	e026      	b.n	8002b4c <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b02:	b29b      	uxth	r3, r3
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d199      	bne.n	8002a3c <HAL_SPI_TransmitReceive+0x298>
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	2246      	movs	r2, #70	@ 0x46
 8002b0c:	5a9b      	ldrh	r3, [r3, r2]
 8002b0e:	b29b      	uxth	r3, r3
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d193      	bne.n	8002a3c <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002b14:	69fa      	ldr	r2, [r7, #28]
 8002b16:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	0018      	movs	r0, r3
 8002b1c:	f000 f954 	bl	8002dc8 <SPI_EndRxTxTransaction>
 8002b20:	1e03      	subs	r3, r0, #0
 8002b22:	d006      	beq.n	8002b32 <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 8002b24:	2323      	movs	r3, #35	@ 0x23
 8002b26:	18fb      	adds	r3, r7, r3
 8002b28:	2201      	movs	r2, #1
 8002b2a:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2220      	movs	r2, #32
 8002b30:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d004      	beq.n	8002b44 <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 8002b3a:	2323      	movs	r3, #35	@ 0x23
 8002b3c:	18fb      	adds	r3, r7, r3
 8002b3e:	2201      	movs	r2, #1
 8002b40:	701a      	strb	r2, [r3, #0]
 8002b42:	e003      	b.n	8002b4c <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	225d      	movs	r2, #93	@ 0x5d
 8002b48:	2101      	movs	r1, #1
 8002b4a:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	225c      	movs	r2, #92	@ 0x5c
 8002b50:	2100      	movs	r1, #0
 8002b52:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002b54:	2323      	movs	r3, #35	@ 0x23
 8002b56:	18fb      	adds	r3, r7, r3
 8002b58:	781b      	ldrb	r3, [r3, #0]
}
 8002b5a:	0018      	movs	r0, r3
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	b00a      	add	sp, #40	@ 0x28
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	46c0      	nop			@ (mov r8, r8)
 8002b64:	ffffefff 	.word	0xffffefff

08002b68 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b088      	sub	sp, #32
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	60f8      	str	r0, [r7, #12]
 8002b70:	60b9      	str	r1, [r7, #8]
 8002b72:	603b      	str	r3, [r7, #0]
 8002b74:	1dfb      	adds	r3, r7, #7
 8002b76:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002b78:	f7ff f8f8 	bl	8001d6c <HAL_GetTick>
 8002b7c:	0002      	movs	r2, r0
 8002b7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b80:	1a9b      	subs	r3, r3, r2
 8002b82:	683a      	ldr	r2, [r7, #0]
 8002b84:	18d3      	adds	r3, r2, r3
 8002b86:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002b88:	f7ff f8f0 	bl	8001d6c <HAL_GetTick>
 8002b8c:	0003      	movs	r3, r0
 8002b8e:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002b90:	4b3a      	ldr	r3, [pc, #232]	@ (8002c7c <SPI_WaitFlagStateUntilTimeout+0x114>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	015b      	lsls	r3, r3, #5
 8002b96:	0d1b      	lsrs	r3, r3, #20
 8002b98:	69fa      	ldr	r2, [r7, #28]
 8002b9a:	4353      	muls	r3, r2
 8002b9c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002b9e:	e058      	b.n	8002c52 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	3301      	adds	r3, #1
 8002ba4:	d055      	beq.n	8002c52 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002ba6:	f7ff f8e1 	bl	8001d6c <HAL_GetTick>
 8002baa:	0002      	movs	r2, r0
 8002bac:	69bb      	ldr	r3, [r7, #24]
 8002bae:	1ad3      	subs	r3, r2, r3
 8002bb0:	69fa      	ldr	r2, [r7, #28]
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d902      	bls.n	8002bbc <SPI_WaitFlagStateUntilTimeout+0x54>
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d142      	bne.n	8002c42 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	685a      	ldr	r2, [r3, #4]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	21e0      	movs	r1, #224	@ 0xe0
 8002bc8:	438a      	bics	r2, r1
 8002bca:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	685a      	ldr	r2, [r3, #4]
 8002bd0:	2382      	movs	r3, #130	@ 0x82
 8002bd2:	005b      	lsls	r3, r3, #1
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d113      	bne.n	8002c00 <SPI_WaitFlagStateUntilTimeout+0x98>
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	689a      	ldr	r2, [r3, #8]
 8002bdc:	2380      	movs	r3, #128	@ 0x80
 8002bde:	021b      	lsls	r3, r3, #8
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d005      	beq.n	8002bf0 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	689a      	ldr	r2, [r3, #8]
 8002be8:	2380      	movs	r3, #128	@ 0x80
 8002bea:	00db      	lsls	r3, r3, #3
 8002bec:	429a      	cmp	r2, r3
 8002bee:	d107      	bne.n	8002c00 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	2140      	movs	r1, #64	@ 0x40
 8002bfc:	438a      	bics	r2, r1
 8002bfe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c04:	2380      	movs	r3, #128	@ 0x80
 8002c06:	019b      	lsls	r3, r3, #6
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d110      	bne.n	8002c2e <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	491a      	ldr	r1, [pc, #104]	@ (8002c80 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8002c18:	400a      	ands	r2, r1
 8002c1a:	601a      	str	r2, [r3, #0]
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	2180      	movs	r1, #128	@ 0x80
 8002c28:	0189      	lsls	r1, r1, #6
 8002c2a:	430a      	orrs	r2, r1
 8002c2c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	225d      	movs	r2, #93	@ 0x5d
 8002c32:	2101      	movs	r1, #1
 8002c34:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	225c      	movs	r2, #92	@ 0x5c
 8002c3a:	2100      	movs	r1, #0
 8002c3c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002c3e:	2303      	movs	r3, #3
 8002c40:	e017      	b.n	8002c72 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d101      	bne.n	8002c4c <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002c4c:	697b      	ldr	r3, [r7, #20]
 8002c4e:	3b01      	subs	r3, #1
 8002c50:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	68ba      	ldr	r2, [r7, #8]
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	68ba      	ldr	r2, [r7, #8]
 8002c5e:	1ad3      	subs	r3, r2, r3
 8002c60:	425a      	negs	r2, r3
 8002c62:	4153      	adcs	r3, r2
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	001a      	movs	r2, r3
 8002c68:	1dfb      	adds	r3, r7, #7
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d197      	bne.n	8002ba0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002c70:	2300      	movs	r3, #0
}
 8002c72:	0018      	movs	r0, r3
 8002c74:	46bd      	mov	sp, r7
 8002c76:	b008      	add	sp, #32
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	46c0      	nop			@ (mov r8, r8)
 8002c7c:	20000014 	.word	0x20000014
 8002c80:	ffffdfff 	.word	0xffffdfff

08002c84 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b08a      	sub	sp, #40	@ 0x28
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	60f8      	str	r0, [r7, #12]
 8002c8c:	60b9      	str	r1, [r7, #8]
 8002c8e:	607a      	str	r2, [r7, #4]
 8002c90:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002c92:	2317      	movs	r3, #23
 8002c94:	18fb      	adds	r3, r7, r3
 8002c96:	2200      	movs	r2, #0
 8002c98:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002c9a:	f7ff f867 	bl	8001d6c <HAL_GetTick>
 8002c9e:	0002      	movs	r2, r0
 8002ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ca2:	1a9b      	subs	r3, r3, r2
 8002ca4:	683a      	ldr	r2, [r7, #0]
 8002ca6:	18d3      	adds	r3, r2, r3
 8002ca8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8002caa:	f7ff f85f 	bl	8001d6c <HAL_GetTick>
 8002cae:	0003      	movs	r3, r0
 8002cb0:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	330c      	adds	r3, #12
 8002cb8:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002cba:	4b41      	ldr	r3, [pc, #260]	@ (8002dc0 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	0013      	movs	r3, r2
 8002cc0:	009b      	lsls	r3, r3, #2
 8002cc2:	189b      	adds	r3, r3, r2
 8002cc4:	00da      	lsls	r2, r3, #3
 8002cc6:	1ad3      	subs	r3, r2, r3
 8002cc8:	0d1b      	lsrs	r3, r3, #20
 8002cca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ccc:	4353      	muls	r3, r2
 8002cce:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8002cd0:	e068      	b.n	8002da4 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002cd2:	68ba      	ldr	r2, [r7, #8]
 8002cd4:	23c0      	movs	r3, #192	@ 0xc0
 8002cd6:	00db      	lsls	r3, r3, #3
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d10a      	bne.n	8002cf2 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d107      	bne.n	8002cf2 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8002ce2:	69fb      	ldr	r3, [r7, #28]
 8002ce4:	781b      	ldrb	r3, [r3, #0]
 8002ce6:	b2da      	uxtb	r2, r3
 8002ce8:	2117      	movs	r1, #23
 8002cea:	187b      	adds	r3, r7, r1
 8002cec:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8002cee:	187b      	adds	r3, r7, r1
 8002cf0:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	3301      	adds	r3, #1
 8002cf6:	d055      	beq.n	8002da4 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002cf8:	f7ff f838 	bl	8001d6c <HAL_GetTick>
 8002cfc:	0002      	movs	r2, r0
 8002cfe:	6a3b      	ldr	r3, [r7, #32]
 8002d00:	1ad3      	subs	r3, r2, r3
 8002d02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d902      	bls.n	8002d0e <SPI_WaitFifoStateUntilTimeout+0x8a>
 8002d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d142      	bne.n	8002d94 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	685a      	ldr	r2, [r3, #4]
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	21e0      	movs	r1, #224	@ 0xe0
 8002d1a:	438a      	bics	r2, r1
 8002d1c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	685a      	ldr	r2, [r3, #4]
 8002d22:	2382      	movs	r3, #130	@ 0x82
 8002d24:	005b      	lsls	r3, r3, #1
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d113      	bne.n	8002d52 <SPI_WaitFifoStateUntilTimeout+0xce>
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	689a      	ldr	r2, [r3, #8]
 8002d2e:	2380      	movs	r3, #128	@ 0x80
 8002d30:	021b      	lsls	r3, r3, #8
 8002d32:	429a      	cmp	r2, r3
 8002d34:	d005      	beq.n	8002d42 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	689a      	ldr	r2, [r3, #8]
 8002d3a:	2380      	movs	r3, #128	@ 0x80
 8002d3c:	00db      	lsls	r3, r3, #3
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d107      	bne.n	8002d52 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	681a      	ldr	r2, [r3, #0]
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	2140      	movs	r1, #64	@ 0x40
 8002d4e:	438a      	bics	r2, r1
 8002d50:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002d56:	2380      	movs	r3, #128	@ 0x80
 8002d58:	019b      	lsls	r3, r3, #6
 8002d5a:	429a      	cmp	r2, r3
 8002d5c:	d110      	bne.n	8002d80 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	681a      	ldr	r2, [r3, #0]
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4916      	ldr	r1, [pc, #88]	@ (8002dc4 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8002d6a:	400a      	ands	r2, r1
 8002d6c:	601a      	str	r2, [r3, #0]
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	2180      	movs	r1, #128	@ 0x80
 8002d7a:	0189      	lsls	r1, r1, #6
 8002d7c:	430a      	orrs	r2, r1
 8002d7e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	225d      	movs	r2, #93	@ 0x5d
 8002d84:	2101      	movs	r1, #1
 8002d86:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	225c      	movs	r2, #92	@ 0x5c
 8002d8c:	2100      	movs	r1, #0
 8002d8e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002d90:	2303      	movs	r3, #3
 8002d92:	e010      	b.n	8002db6 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002d94:	69bb      	ldr	r3, [r7, #24]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d101      	bne.n	8002d9e <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8002d9e:	69bb      	ldr	r3, [r7, #24]
 8002da0:	3b01      	subs	r3, #1
 8002da2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	68ba      	ldr	r2, [r7, #8]
 8002dac:	4013      	ands	r3, r2
 8002dae:	687a      	ldr	r2, [r7, #4]
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d18e      	bne.n	8002cd2 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8002db4:	2300      	movs	r3, #0
}
 8002db6:	0018      	movs	r0, r3
 8002db8:	46bd      	mov	sp, r7
 8002dba:	b00a      	add	sp, #40	@ 0x28
 8002dbc:	bd80      	pop	{r7, pc}
 8002dbe:	46c0      	nop			@ (mov r8, r8)
 8002dc0:	20000014 	.word	0x20000014
 8002dc4:	ffffdfff 	.word	0xffffdfff

08002dc8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b086      	sub	sp, #24
 8002dcc:	af02      	add	r7, sp, #8
 8002dce:	60f8      	str	r0, [r7, #12]
 8002dd0:	60b9      	str	r1, [r7, #8]
 8002dd2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002dd4:	68ba      	ldr	r2, [r7, #8]
 8002dd6:	23c0      	movs	r3, #192	@ 0xc0
 8002dd8:	0159      	lsls	r1, r3, #5
 8002dda:	68f8      	ldr	r0, [r7, #12]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	9300      	str	r3, [sp, #0]
 8002de0:	0013      	movs	r3, r2
 8002de2:	2200      	movs	r2, #0
 8002de4:	f7ff ff4e 	bl	8002c84 <SPI_WaitFifoStateUntilTimeout>
 8002de8:	1e03      	subs	r3, r0, #0
 8002dea:	d007      	beq.n	8002dfc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002df0:	2220      	movs	r2, #32
 8002df2:	431a      	orrs	r2, r3
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002df8:	2303      	movs	r3, #3
 8002dfa:	e027      	b.n	8002e4c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002dfc:	68ba      	ldr	r2, [r7, #8]
 8002dfe:	68f8      	ldr	r0, [r7, #12]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	9300      	str	r3, [sp, #0]
 8002e04:	0013      	movs	r3, r2
 8002e06:	2200      	movs	r2, #0
 8002e08:	2180      	movs	r1, #128	@ 0x80
 8002e0a:	f7ff fead 	bl	8002b68 <SPI_WaitFlagStateUntilTimeout>
 8002e0e:	1e03      	subs	r3, r0, #0
 8002e10:	d007      	beq.n	8002e22 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e16:	2220      	movs	r2, #32
 8002e18:	431a      	orrs	r2, r3
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002e1e:	2303      	movs	r3, #3
 8002e20:	e014      	b.n	8002e4c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002e22:	68ba      	ldr	r2, [r7, #8]
 8002e24:	23c0      	movs	r3, #192	@ 0xc0
 8002e26:	00d9      	lsls	r1, r3, #3
 8002e28:	68f8      	ldr	r0, [r7, #12]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	9300      	str	r3, [sp, #0]
 8002e2e:	0013      	movs	r3, r2
 8002e30:	2200      	movs	r2, #0
 8002e32:	f7ff ff27 	bl	8002c84 <SPI_WaitFifoStateUntilTimeout>
 8002e36:	1e03      	subs	r3, r0, #0
 8002e38:	d007      	beq.n	8002e4a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e3e:	2220      	movs	r2, #32
 8002e40:	431a      	orrs	r2, r3
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	e000      	b.n	8002e4c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8002e4a:	2300      	movs	r3, #0
}
 8002e4c:	0018      	movs	r0, r3
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	b004      	add	sp, #16
 8002e52:	bd80      	pop	{r7, pc}

08002e54 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b082      	sub	sp, #8
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d101      	bne.n	8002e66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e044      	b.n	8002ef0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d107      	bne.n	8002e7e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2278      	movs	r2, #120	@ 0x78
 8002e72:	2100      	movs	r1, #0
 8002e74:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	0018      	movs	r0, r3
 8002e7a:	f7fe fea7 	bl	8001bcc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2224      	movs	r2, #36	@ 0x24
 8002e82:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	681a      	ldr	r2, [r3, #0]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	2101      	movs	r1, #1
 8002e90:	438a      	bics	r2, r1
 8002e92:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d003      	beq.n	8002ea4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	0018      	movs	r0, r3
 8002ea0:	f000 fb0c 	bl	80034bc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	0018      	movs	r0, r3
 8002ea8:	f000 f9b0 	bl	800320c <UART_SetConfig>
 8002eac:	0003      	movs	r3, r0
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d101      	bne.n	8002eb6 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e01c      	b.n	8002ef0 <HAL_UART_Init+0x9c>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	685a      	ldr	r2, [r3, #4]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	490d      	ldr	r1, [pc, #52]	@ (8002ef8 <HAL_UART_Init+0xa4>)
 8002ec2:	400a      	ands	r2, r1
 8002ec4:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	689a      	ldr	r2, [r3, #8]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	2108      	movs	r1, #8
 8002ed2:	438a      	bics	r2, r1
 8002ed4:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	2101      	movs	r1, #1
 8002ee2:	430a      	orrs	r2, r1
 8002ee4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	0018      	movs	r0, r3
 8002eea:	f000 fb9b 	bl	8003624 <UART_CheckIdleState>
 8002eee:	0003      	movs	r3, r0
}
 8002ef0:	0018      	movs	r0, r3
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	b002      	add	sp, #8
 8002ef6:	bd80      	pop	{r7, pc}
 8002ef8:	fffff7ff 	.word	0xfffff7ff

08002efc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b08a      	sub	sp, #40	@ 0x28
 8002f00:	af02      	add	r7, sp, #8
 8002f02:	60f8      	str	r0, [r7, #12]
 8002f04:	60b9      	str	r1, [r7, #8]
 8002f06:	603b      	str	r3, [r7, #0]
 8002f08:	1dbb      	adds	r3, r7, #6
 8002f0a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f10:	2b20      	cmp	r3, #32
 8002f12:	d000      	beq.n	8002f16 <HAL_UART_Transmit+0x1a>
 8002f14:	e08c      	b.n	8003030 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f16:	68bb      	ldr	r3, [r7, #8]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d003      	beq.n	8002f24 <HAL_UART_Transmit+0x28>
 8002f1c:	1dbb      	adds	r3, r7, #6
 8002f1e:	881b      	ldrh	r3, [r3, #0]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d101      	bne.n	8002f28 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e084      	b.n	8003032 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	689a      	ldr	r2, [r3, #8]
 8002f2c:	2380      	movs	r3, #128	@ 0x80
 8002f2e:	015b      	lsls	r3, r3, #5
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d109      	bne.n	8002f48 <HAL_UART_Transmit+0x4c>
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	691b      	ldr	r3, [r3, #16]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d105      	bne.n	8002f48 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	2201      	movs	r2, #1
 8002f40:	4013      	ands	r3, r2
 8002f42:	d001      	beq.n	8002f48 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e074      	b.n	8003032 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2284      	movs	r2, #132	@ 0x84
 8002f4c:	2100      	movs	r1, #0
 8002f4e:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	2221      	movs	r2, #33	@ 0x21
 8002f54:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002f56:	f7fe ff09 	bl	8001d6c <HAL_GetTick>
 8002f5a:	0003      	movs	r3, r0
 8002f5c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	1dba      	adds	r2, r7, #6
 8002f62:	2150      	movs	r1, #80	@ 0x50
 8002f64:	8812      	ldrh	r2, [r2, #0]
 8002f66:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	1dba      	adds	r2, r7, #6
 8002f6c:	2152      	movs	r1, #82	@ 0x52
 8002f6e:	8812      	ldrh	r2, [r2, #0]
 8002f70:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	689a      	ldr	r2, [r3, #8]
 8002f76:	2380      	movs	r3, #128	@ 0x80
 8002f78:	015b      	lsls	r3, r3, #5
 8002f7a:	429a      	cmp	r2, r3
 8002f7c:	d108      	bne.n	8002f90 <HAL_UART_Transmit+0x94>
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	691b      	ldr	r3, [r3, #16]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d104      	bne.n	8002f90 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8002f86:	2300      	movs	r3, #0
 8002f88:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	61bb      	str	r3, [r7, #24]
 8002f8e:	e003      	b.n	8002f98 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002f94:	2300      	movs	r3, #0
 8002f96:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002f98:	e02f      	b.n	8002ffa <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002f9a:	697a      	ldr	r2, [r7, #20]
 8002f9c:	68f8      	ldr	r0, [r7, #12]
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	9300      	str	r3, [sp, #0]
 8002fa2:	0013      	movs	r3, r2
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	2180      	movs	r1, #128	@ 0x80
 8002fa8:	f000 fbe4 	bl	8003774 <UART_WaitOnFlagUntilTimeout>
 8002fac:	1e03      	subs	r3, r0, #0
 8002fae:	d004      	beq.n	8002fba <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2220      	movs	r2, #32
 8002fb4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	e03b      	b.n	8003032 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8002fba:	69fb      	ldr	r3, [r7, #28]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d10b      	bne.n	8002fd8 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002fc0:	69bb      	ldr	r3, [r7, #24]
 8002fc2:	881a      	ldrh	r2, [r3, #0]
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	05d2      	lsls	r2, r2, #23
 8002fca:	0dd2      	lsrs	r2, r2, #23
 8002fcc:	b292      	uxth	r2, r2
 8002fce:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002fd0:	69bb      	ldr	r3, [r7, #24]
 8002fd2:	3302      	adds	r3, #2
 8002fd4:	61bb      	str	r3, [r7, #24]
 8002fd6:	e007      	b.n	8002fe8 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002fd8:	69fb      	ldr	r3, [r7, #28]
 8002fda:	781a      	ldrb	r2, [r3, #0]
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002fe2:	69fb      	ldr	r3, [r7, #28]
 8002fe4:	3301      	adds	r3, #1
 8002fe6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	2252      	movs	r2, #82	@ 0x52
 8002fec:	5a9b      	ldrh	r3, [r3, r2]
 8002fee:	b29b      	uxth	r3, r3
 8002ff0:	3b01      	subs	r3, #1
 8002ff2:	b299      	uxth	r1, r3
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2252      	movs	r2, #82	@ 0x52
 8002ff8:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2252      	movs	r2, #82	@ 0x52
 8002ffe:	5a9b      	ldrh	r3, [r3, r2]
 8003000:	b29b      	uxth	r3, r3
 8003002:	2b00      	cmp	r3, #0
 8003004:	d1c9      	bne.n	8002f9a <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003006:	697a      	ldr	r2, [r7, #20]
 8003008:	68f8      	ldr	r0, [r7, #12]
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	9300      	str	r3, [sp, #0]
 800300e:	0013      	movs	r3, r2
 8003010:	2200      	movs	r2, #0
 8003012:	2140      	movs	r1, #64	@ 0x40
 8003014:	f000 fbae 	bl	8003774 <UART_WaitOnFlagUntilTimeout>
 8003018:	1e03      	subs	r3, r0, #0
 800301a:	d004      	beq.n	8003026 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2220      	movs	r2, #32
 8003020:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003022:	2303      	movs	r3, #3
 8003024:	e005      	b.n	8003032 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2220      	movs	r2, #32
 800302a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800302c:	2300      	movs	r3, #0
 800302e:	e000      	b.n	8003032 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8003030:	2302      	movs	r3, #2
  }
}
 8003032:	0018      	movs	r0, r3
 8003034:	46bd      	mov	sp, r7
 8003036:	b008      	add	sp, #32
 8003038:	bd80      	pop	{r7, pc}
	...

0800303c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b08a      	sub	sp, #40	@ 0x28
 8003040:	af02      	add	r7, sp, #8
 8003042:	60f8      	str	r0, [r7, #12]
 8003044:	60b9      	str	r1, [r7, #8]
 8003046:	603b      	str	r3, [r7, #0]
 8003048:	1dbb      	adds	r3, r7, #6
 800304a:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2280      	movs	r2, #128	@ 0x80
 8003050:	589b      	ldr	r3, [r3, r2]
 8003052:	2b20      	cmp	r3, #32
 8003054:	d000      	beq.n	8003058 <HAL_UART_Receive+0x1c>
 8003056:	e0d1      	b.n	80031fc <HAL_UART_Receive+0x1c0>
  {
    if ((pData == NULL) || (Size == 0U))
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d003      	beq.n	8003066 <HAL_UART_Receive+0x2a>
 800305e:	1dbb      	adds	r3, r7, #6
 8003060:	881b      	ldrh	r3, [r3, #0]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d101      	bne.n	800306a <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e0c9      	b.n	80031fe <HAL_UART_Receive+0x1c2>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	689a      	ldr	r2, [r3, #8]
 800306e:	2380      	movs	r3, #128	@ 0x80
 8003070:	015b      	lsls	r3, r3, #5
 8003072:	429a      	cmp	r2, r3
 8003074:	d109      	bne.n	800308a <HAL_UART_Receive+0x4e>
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	691b      	ldr	r3, [r3, #16]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d105      	bne.n	800308a <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	2201      	movs	r2, #1
 8003082:	4013      	ands	r3, r2
 8003084:	d001      	beq.n	800308a <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e0b9      	b.n	80031fe <HAL_UART_Receive+0x1c2>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2284      	movs	r2, #132	@ 0x84
 800308e:	2100      	movs	r1, #0
 8003090:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	2280      	movs	r2, #128	@ 0x80
 8003096:	2122      	movs	r1, #34	@ 0x22
 8003098:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	2200      	movs	r2, #0
 800309e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80030a0:	f7fe fe64 	bl	8001d6c <HAL_GetTick>
 80030a4:	0003      	movs	r3, r0
 80030a6:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	1dba      	adds	r2, r7, #6
 80030ac:	2158      	movs	r1, #88	@ 0x58
 80030ae:	8812      	ldrh	r2, [r2, #0]
 80030b0:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	1dba      	adds	r2, r7, #6
 80030b6:	215a      	movs	r1, #90	@ 0x5a
 80030b8:	8812      	ldrh	r2, [r2, #0]
 80030ba:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	689a      	ldr	r2, [r3, #8]
 80030c0:	2380      	movs	r3, #128	@ 0x80
 80030c2:	015b      	lsls	r3, r3, #5
 80030c4:	429a      	cmp	r2, r3
 80030c6:	d10d      	bne.n	80030e4 <HAL_UART_Receive+0xa8>
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	691b      	ldr	r3, [r3, #16]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d104      	bne.n	80030da <HAL_UART_Receive+0x9e>
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	225c      	movs	r2, #92	@ 0x5c
 80030d4:	494c      	ldr	r1, [pc, #304]	@ (8003208 <HAL_UART_Receive+0x1cc>)
 80030d6:	5299      	strh	r1, [r3, r2]
 80030d8:	e02e      	b.n	8003138 <HAL_UART_Receive+0xfc>
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	225c      	movs	r2, #92	@ 0x5c
 80030de:	21ff      	movs	r1, #255	@ 0xff
 80030e0:	5299      	strh	r1, [r3, r2]
 80030e2:	e029      	b.n	8003138 <HAL_UART_Receive+0xfc>
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d10d      	bne.n	8003108 <HAL_UART_Receive+0xcc>
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	691b      	ldr	r3, [r3, #16]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d104      	bne.n	80030fe <HAL_UART_Receive+0xc2>
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	225c      	movs	r2, #92	@ 0x5c
 80030f8:	21ff      	movs	r1, #255	@ 0xff
 80030fa:	5299      	strh	r1, [r3, r2]
 80030fc:	e01c      	b.n	8003138 <HAL_UART_Receive+0xfc>
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	225c      	movs	r2, #92	@ 0x5c
 8003102:	217f      	movs	r1, #127	@ 0x7f
 8003104:	5299      	strh	r1, [r3, r2]
 8003106:	e017      	b.n	8003138 <HAL_UART_Receive+0xfc>
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	689a      	ldr	r2, [r3, #8]
 800310c:	2380      	movs	r3, #128	@ 0x80
 800310e:	055b      	lsls	r3, r3, #21
 8003110:	429a      	cmp	r2, r3
 8003112:	d10d      	bne.n	8003130 <HAL_UART_Receive+0xf4>
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	691b      	ldr	r3, [r3, #16]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d104      	bne.n	8003126 <HAL_UART_Receive+0xea>
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	225c      	movs	r2, #92	@ 0x5c
 8003120:	217f      	movs	r1, #127	@ 0x7f
 8003122:	5299      	strh	r1, [r3, r2]
 8003124:	e008      	b.n	8003138 <HAL_UART_Receive+0xfc>
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	225c      	movs	r2, #92	@ 0x5c
 800312a:	213f      	movs	r1, #63	@ 0x3f
 800312c:	5299      	strh	r1, [r3, r2]
 800312e:	e003      	b.n	8003138 <HAL_UART_Receive+0xfc>
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	225c      	movs	r2, #92	@ 0x5c
 8003134:	2100      	movs	r1, #0
 8003136:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8003138:	2312      	movs	r3, #18
 800313a:	18fb      	adds	r3, r7, r3
 800313c:	68fa      	ldr	r2, [r7, #12]
 800313e:	215c      	movs	r1, #92	@ 0x5c
 8003140:	5a52      	ldrh	r2, [r2, r1]
 8003142:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	689a      	ldr	r2, [r3, #8]
 8003148:	2380      	movs	r3, #128	@ 0x80
 800314a:	015b      	lsls	r3, r3, #5
 800314c:	429a      	cmp	r2, r3
 800314e:	d108      	bne.n	8003162 <HAL_UART_Receive+0x126>
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	691b      	ldr	r3, [r3, #16]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d104      	bne.n	8003162 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8003158:	2300      	movs	r3, #0
 800315a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	61bb      	str	r3, [r7, #24]
 8003160:	e003      	b.n	800316a <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003166:	2300      	movs	r3, #0
 8003168:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800316a:	e03b      	b.n	80031e4 <HAL_UART_Receive+0x1a8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800316c:	697a      	ldr	r2, [r7, #20]
 800316e:	68f8      	ldr	r0, [r7, #12]
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	9300      	str	r3, [sp, #0]
 8003174:	0013      	movs	r3, r2
 8003176:	2200      	movs	r2, #0
 8003178:	2120      	movs	r1, #32
 800317a:	f000 fafb 	bl	8003774 <UART_WaitOnFlagUntilTimeout>
 800317e:	1e03      	subs	r3, r0, #0
 8003180:	d005      	beq.n	800318e <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	2280      	movs	r2, #128	@ 0x80
 8003186:	2120      	movs	r1, #32
 8003188:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 800318a:	2303      	movs	r3, #3
 800318c:	e037      	b.n	80031fe <HAL_UART_Receive+0x1c2>
      }
      if (pdata8bits == NULL)
 800318e:	69fb      	ldr	r3, [r7, #28]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d10e      	bne.n	80031b2 <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800319a:	b29b      	uxth	r3, r3
 800319c:	2212      	movs	r2, #18
 800319e:	18ba      	adds	r2, r7, r2
 80031a0:	8812      	ldrh	r2, [r2, #0]
 80031a2:	4013      	ands	r3, r2
 80031a4:	b29a      	uxth	r2, r3
 80031a6:	69bb      	ldr	r3, [r7, #24]
 80031a8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80031aa:	69bb      	ldr	r3, [r7, #24]
 80031ac:	3302      	adds	r3, #2
 80031ae:	61bb      	str	r3, [r7, #24]
 80031b0:	e00f      	b.n	80031d2 <HAL_UART_Receive+0x196>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80031b8:	b29b      	uxth	r3, r3
 80031ba:	b2db      	uxtb	r3, r3
 80031bc:	2212      	movs	r2, #18
 80031be:	18ba      	adds	r2, r7, r2
 80031c0:	8812      	ldrh	r2, [r2, #0]
 80031c2:	b2d2      	uxtb	r2, r2
 80031c4:	4013      	ands	r3, r2
 80031c6:	b2da      	uxtb	r2, r3
 80031c8:	69fb      	ldr	r3, [r7, #28]
 80031ca:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80031cc:	69fb      	ldr	r3, [r7, #28]
 80031ce:	3301      	adds	r3, #1
 80031d0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	225a      	movs	r2, #90	@ 0x5a
 80031d6:	5a9b      	ldrh	r3, [r3, r2]
 80031d8:	b29b      	uxth	r3, r3
 80031da:	3b01      	subs	r3, #1
 80031dc:	b299      	uxth	r1, r3
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	225a      	movs	r2, #90	@ 0x5a
 80031e2:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	225a      	movs	r2, #90	@ 0x5a
 80031e8:	5a9b      	ldrh	r3, [r3, r2]
 80031ea:	b29b      	uxth	r3, r3
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d1bd      	bne.n	800316c <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2280      	movs	r2, #128	@ 0x80
 80031f4:	2120      	movs	r1, #32
 80031f6:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80031f8:	2300      	movs	r3, #0
 80031fa:	e000      	b.n	80031fe <HAL_UART_Receive+0x1c2>
  }
  else
  {
    return HAL_BUSY;
 80031fc:	2302      	movs	r3, #2
  }
}
 80031fe:	0018      	movs	r0, r3
 8003200:	46bd      	mov	sp, r7
 8003202:	b008      	add	sp, #32
 8003204:	bd80      	pop	{r7, pc}
 8003206:	46c0      	nop			@ (mov r8, r8)
 8003208:	000001ff 	.word	0x000001ff

0800320c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b088      	sub	sp, #32
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003214:	231e      	movs	r3, #30
 8003216:	18fb      	adds	r3, r7, r3
 8003218:	2200      	movs	r2, #0
 800321a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	689a      	ldr	r2, [r3, #8]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	691b      	ldr	r3, [r3, #16]
 8003224:	431a      	orrs	r2, r3
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	695b      	ldr	r3, [r3, #20]
 800322a:	431a      	orrs	r2, r3
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	69db      	ldr	r3, [r3, #28]
 8003230:	4313      	orrs	r3, r2
 8003232:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a97      	ldr	r2, [pc, #604]	@ (8003498 <UART_SetConfig+0x28c>)
 800323c:	4013      	ands	r3, r2
 800323e:	0019      	movs	r1, r3
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	697a      	ldr	r2, [r7, #20]
 8003246:	430a      	orrs	r2, r1
 8003248:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	4a92      	ldr	r2, [pc, #584]	@ (800349c <UART_SetConfig+0x290>)
 8003252:	4013      	ands	r3, r2
 8003254:	0019      	movs	r1, r3
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	68da      	ldr	r2, [r3, #12]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	430a      	orrs	r2, r1
 8003260:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	699b      	ldr	r3, [r3, #24]
 8003266:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6a1b      	ldr	r3, [r3, #32]
 800326c:	697a      	ldr	r2, [r7, #20]
 800326e:	4313      	orrs	r3, r2
 8003270:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	689b      	ldr	r3, [r3, #8]
 8003278:	4a89      	ldr	r2, [pc, #548]	@ (80034a0 <UART_SetConfig+0x294>)
 800327a:	4013      	ands	r3, r2
 800327c:	0019      	movs	r1, r3
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	697a      	ldr	r2, [r7, #20]
 8003284:	430a      	orrs	r2, r1
 8003286:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a85      	ldr	r2, [pc, #532]	@ (80034a4 <UART_SetConfig+0x298>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d127      	bne.n	80032e2 <UART_SetConfig+0xd6>
 8003292:	4b85      	ldr	r3, [pc, #532]	@ (80034a8 <UART_SetConfig+0x29c>)
 8003294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003296:	2203      	movs	r2, #3
 8003298:	4013      	ands	r3, r2
 800329a:	2b03      	cmp	r3, #3
 800329c:	d00d      	beq.n	80032ba <UART_SetConfig+0xae>
 800329e:	d81b      	bhi.n	80032d8 <UART_SetConfig+0xcc>
 80032a0:	2b02      	cmp	r3, #2
 80032a2:	d014      	beq.n	80032ce <UART_SetConfig+0xc2>
 80032a4:	d818      	bhi.n	80032d8 <UART_SetConfig+0xcc>
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d002      	beq.n	80032b0 <UART_SetConfig+0xa4>
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d00a      	beq.n	80032c4 <UART_SetConfig+0xb8>
 80032ae:	e013      	b.n	80032d8 <UART_SetConfig+0xcc>
 80032b0:	231f      	movs	r3, #31
 80032b2:	18fb      	adds	r3, r7, r3
 80032b4:	2200      	movs	r2, #0
 80032b6:	701a      	strb	r2, [r3, #0]
 80032b8:	e035      	b.n	8003326 <UART_SetConfig+0x11a>
 80032ba:	231f      	movs	r3, #31
 80032bc:	18fb      	adds	r3, r7, r3
 80032be:	2202      	movs	r2, #2
 80032c0:	701a      	strb	r2, [r3, #0]
 80032c2:	e030      	b.n	8003326 <UART_SetConfig+0x11a>
 80032c4:	231f      	movs	r3, #31
 80032c6:	18fb      	adds	r3, r7, r3
 80032c8:	2204      	movs	r2, #4
 80032ca:	701a      	strb	r2, [r3, #0]
 80032cc:	e02b      	b.n	8003326 <UART_SetConfig+0x11a>
 80032ce:	231f      	movs	r3, #31
 80032d0:	18fb      	adds	r3, r7, r3
 80032d2:	2208      	movs	r2, #8
 80032d4:	701a      	strb	r2, [r3, #0]
 80032d6:	e026      	b.n	8003326 <UART_SetConfig+0x11a>
 80032d8:	231f      	movs	r3, #31
 80032da:	18fb      	adds	r3, r7, r3
 80032dc:	2210      	movs	r2, #16
 80032de:	701a      	strb	r2, [r3, #0]
 80032e0:	e021      	b.n	8003326 <UART_SetConfig+0x11a>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a71      	ldr	r2, [pc, #452]	@ (80034ac <UART_SetConfig+0x2a0>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d104      	bne.n	80032f6 <UART_SetConfig+0xea>
 80032ec:	231f      	movs	r3, #31
 80032ee:	18fb      	adds	r3, r7, r3
 80032f0:	2200      	movs	r2, #0
 80032f2:	701a      	strb	r2, [r3, #0]
 80032f4:	e017      	b.n	8003326 <UART_SetConfig+0x11a>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a6d      	ldr	r2, [pc, #436]	@ (80034b0 <UART_SetConfig+0x2a4>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d104      	bne.n	800330a <UART_SetConfig+0xfe>
 8003300:	231f      	movs	r3, #31
 8003302:	18fb      	adds	r3, r7, r3
 8003304:	2200      	movs	r2, #0
 8003306:	701a      	strb	r2, [r3, #0]
 8003308:	e00d      	b.n	8003326 <UART_SetConfig+0x11a>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4a69      	ldr	r2, [pc, #420]	@ (80034b4 <UART_SetConfig+0x2a8>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d104      	bne.n	800331e <UART_SetConfig+0x112>
 8003314:	231f      	movs	r3, #31
 8003316:	18fb      	adds	r3, r7, r3
 8003318:	2200      	movs	r2, #0
 800331a:	701a      	strb	r2, [r3, #0]
 800331c:	e003      	b.n	8003326 <UART_SetConfig+0x11a>
 800331e:	231f      	movs	r3, #31
 8003320:	18fb      	adds	r3, r7, r3
 8003322:	2210      	movs	r2, #16
 8003324:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	69da      	ldr	r2, [r3, #28]
 800332a:	2380      	movs	r3, #128	@ 0x80
 800332c:	021b      	lsls	r3, r3, #8
 800332e:	429a      	cmp	r2, r3
 8003330:	d15c      	bne.n	80033ec <UART_SetConfig+0x1e0>
  {
    switch (clocksource)
 8003332:	231f      	movs	r3, #31
 8003334:	18fb      	adds	r3, r7, r3
 8003336:	781b      	ldrb	r3, [r3, #0]
 8003338:	2b08      	cmp	r3, #8
 800333a:	d015      	beq.n	8003368 <UART_SetConfig+0x15c>
 800333c:	dc18      	bgt.n	8003370 <UART_SetConfig+0x164>
 800333e:	2b04      	cmp	r3, #4
 8003340:	d00d      	beq.n	800335e <UART_SetConfig+0x152>
 8003342:	dc15      	bgt.n	8003370 <UART_SetConfig+0x164>
 8003344:	2b00      	cmp	r3, #0
 8003346:	d002      	beq.n	800334e <UART_SetConfig+0x142>
 8003348:	2b02      	cmp	r3, #2
 800334a:	d005      	beq.n	8003358 <UART_SetConfig+0x14c>
 800334c:	e010      	b.n	8003370 <UART_SetConfig+0x164>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800334e:	f7fe fffb 	bl	8002348 <HAL_RCC_GetPCLK1Freq>
 8003352:	0003      	movs	r3, r0
 8003354:	61bb      	str	r3, [r7, #24]
        break;
 8003356:	e012      	b.n	800337e <UART_SetConfig+0x172>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003358:	4b57      	ldr	r3, [pc, #348]	@ (80034b8 <UART_SetConfig+0x2ac>)
 800335a:	61bb      	str	r3, [r7, #24]
        break;
 800335c:	e00f      	b.n	800337e <UART_SetConfig+0x172>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800335e:	f7fe ff91 	bl	8002284 <HAL_RCC_GetSysClockFreq>
 8003362:	0003      	movs	r3, r0
 8003364:	61bb      	str	r3, [r7, #24]
        break;
 8003366:	e00a      	b.n	800337e <UART_SetConfig+0x172>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003368:	2380      	movs	r3, #128	@ 0x80
 800336a:	021b      	lsls	r3, r3, #8
 800336c:	61bb      	str	r3, [r7, #24]
        break;
 800336e:	e006      	b.n	800337e <UART_SetConfig+0x172>
      default:
        pclk = 0U;
 8003370:	2300      	movs	r3, #0
 8003372:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003374:	231e      	movs	r3, #30
 8003376:	18fb      	adds	r3, r7, r3
 8003378:	2201      	movs	r2, #1
 800337a:	701a      	strb	r2, [r3, #0]
        break;
 800337c:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800337e:	69bb      	ldr	r3, [r7, #24]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d100      	bne.n	8003386 <UART_SetConfig+0x17a>
 8003384:	e07a      	b.n	800347c <UART_SetConfig+0x270>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003386:	69bb      	ldr	r3, [r7, #24]
 8003388:	005a      	lsls	r2, r3, #1
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	085b      	lsrs	r3, r3, #1
 8003390:	18d2      	adds	r2, r2, r3
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	0019      	movs	r1, r3
 8003398:	0010      	movs	r0, r2
 800339a:	f7fc febf 	bl	800011c <__udivsi3>
 800339e:	0003      	movs	r3, r0
 80033a0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80033a2:	693b      	ldr	r3, [r7, #16]
 80033a4:	2b0f      	cmp	r3, #15
 80033a6:	d91c      	bls.n	80033e2 <UART_SetConfig+0x1d6>
 80033a8:	693a      	ldr	r2, [r7, #16]
 80033aa:	2380      	movs	r3, #128	@ 0x80
 80033ac:	025b      	lsls	r3, r3, #9
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d217      	bcs.n	80033e2 <UART_SetConfig+0x1d6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	b29a      	uxth	r2, r3
 80033b6:	200e      	movs	r0, #14
 80033b8:	183b      	adds	r3, r7, r0
 80033ba:	210f      	movs	r1, #15
 80033bc:	438a      	bics	r2, r1
 80033be:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80033c0:	693b      	ldr	r3, [r7, #16]
 80033c2:	085b      	lsrs	r3, r3, #1
 80033c4:	b29b      	uxth	r3, r3
 80033c6:	2207      	movs	r2, #7
 80033c8:	4013      	ands	r3, r2
 80033ca:	b299      	uxth	r1, r3
 80033cc:	183b      	adds	r3, r7, r0
 80033ce:	183a      	adds	r2, r7, r0
 80033d0:	8812      	ldrh	r2, [r2, #0]
 80033d2:	430a      	orrs	r2, r1
 80033d4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	183a      	adds	r2, r7, r0
 80033dc:	8812      	ldrh	r2, [r2, #0]
 80033de:	60da      	str	r2, [r3, #12]
 80033e0:	e04c      	b.n	800347c <UART_SetConfig+0x270>
      }
      else
      {
        ret = HAL_ERROR;
 80033e2:	231e      	movs	r3, #30
 80033e4:	18fb      	adds	r3, r7, r3
 80033e6:	2201      	movs	r2, #1
 80033e8:	701a      	strb	r2, [r3, #0]
 80033ea:	e047      	b.n	800347c <UART_SetConfig+0x270>
      }
    }
  }
  else
  {
    switch (clocksource)
 80033ec:	231f      	movs	r3, #31
 80033ee:	18fb      	adds	r3, r7, r3
 80033f0:	781b      	ldrb	r3, [r3, #0]
 80033f2:	2b08      	cmp	r3, #8
 80033f4:	d015      	beq.n	8003422 <UART_SetConfig+0x216>
 80033f6:	dc18      	bgt.n	800342a <UART_SetConfig+0x21e>
 80033f8:	2b04      	cmp	r3, #4
 80033fa:	d00d      	beq.n	8003418 <UART_SetConfig+0x20c>
 80033fc:	dc15      	bgt.n	800342a <UART_SetConfig+0x21e>
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d002      	beq.n	8003408 <UART_SetConfig+0x1fc>
 8003402:	2b02      	cmp	r3, #2
 8003404:	d005      	beq.n	8003412 <UART_SetConfig+0x206>
 8003406:	e010      	b.n	800342a <UART_SetConfig+0x21e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003408:	f7fe ff9e 	bl	8002348 <HAL_RCC_GetPCLK1Freq>
 800340c:	0003      	movs	r3, r0
 800340e:	61bb      	str	r3, [r7, #24]
        break;
 8003410:	e012      	b.n	8003438 <UART_SetConfig+0x22c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003412:	4b29      	ldr	r3, [pc, #164]	@ (80034b8 <UART_SetConfig+0x2ac>)
 8003414:	61bb      	str	r3, [r7, #24]
        break;
 8003416:	e00f      	b.n	8003438 <UART_SetConfig+0x22c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003418:	f7fe ff34 	bl	8002284 <HAL_RCC_GetSysClockFreq>
 800341c:	0003      	movs	r3, r0
 800341e:	61bb      	str	r3, [r7, #24]
        break;
 8003420:	e00a      	b.n	8003438 <UART_SetConfig+0x22c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003422:	2380      	movs	r3, #128	@ 0x80
 8003424:	021b      	lsls	r3, r3, #8
 8003426:	61bb      	str	r3, [r7, #24]
        break;
 8003428:	e006      	b.n	8003438 <UART_SetConfig+0x22c>
      default:
        pclk = 0U;
 800342a:	2300      	movs	r3, #0
 800342c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800342e:	231e      	movs	r3, #30
 8003430:	18fb      	adds	r3, r7, r3
 8003432:	2201      	movs	r2, #1
 8003434:	701a      	strb	r2, [r3, #0]
        break;
 8003436:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003438:	69bb      	ldr	r3, [r7, #24]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d01e      	beq.n	800347c <UART_SetConfig+0x270>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	085a      	lsrs	r2, r3, #1
 8003444:	69bb      	ldr	r3, [r7, #24]
 8003446:	18d2      	adds	r2, r2, r3
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	0019      	movs	r1, r3
 800344e:	0010      	movs	r0, r2
 8003450:	f7fc fe64 	bl	800011c <__udivsi3>
 8003454:	0003      	movs	r3, r0
 8003456:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	2b0f      	cmp	r3, #15
 800345c:	d90a      	bls.n	8003474 <UART_SetConfig+0x268>
 800345e:	693a      	ldr	r2, [r7, #16]
 8003460:	2380      	movs	r3, #128	@ 0x80
 8003462:	025b      	lsls	r3, r3, #9
 8003464:	429a      	cmp	r2, r3
 8003466:	d205      	bcs.n	8003474 <UART_SetConfig+0x268>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	b29a      	uxth	r2, r3
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	60da      	str	r2, [r3, #12]
 8003472:	e003      	b.n	800347c <UART_SetConfig+0x270>
      }
      else
      {
        ret = HAL_ERROR;
 8003474:	231e      	movs	r3, #30
 8003476:	18fb      	adds	r3, r7, r3
 8003478:	2201      	movs	r2, #1
 800347a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2200      	movs	r2, #0
 8003480:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2200      	movs	r2, #0
 8003486:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003488:	231e      	movs	r3, #30
 800348a:	18fb      	adds	r3, r7, r3
 800348c:	781b      	ldrb	r3, [r3, #0]
}
 800348e:	0018      	movs	r0, r3
 8003490:	46bd      	mov	sp, r7
 8003492:	b008      	add	sp, #32
 8003494:	bd80      	pop	{r7, pc}
 8003496:	46c0      	nop			@ (mov r8, r8)
 8003498:	efff69f3 	.word	0xefff69f3
 800349c:	ffffcfff 	.word	0xffffcfff
 80034a0:	fffff4ff 	.word	0xfffff4ff
 80034a4:	40013800 	.word	0x40013800
 80034a8:	40021000 	.word	0x40021000
 80034ac:	40004400 	.word	0x40004400
 80034b0:	40004800 	.word	0x40004800
 80034b4:	40004c00 	.word	0x40004c00
 80034b8:	007a1200 	.word	0x007a1200

080034bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b082      	sub	sp, #8
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034c8:	2208      	movs	r2, #8
 80034ca:	4013      	ands	r3, r2
 80034cc:	d00b      	beq.n	80034e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	4a4a      	ldr	r2, [pc, #296]	@ (8003600 <UART_AdvFeatureConfig+0x144>)
 80034d6:	4013      	ands	r3, r2
 80034d8:	0019      	movs	r1, r3
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	430a      	orrs	r2, r1
 80034e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ea:	2201      	movs	r2, #1
 80034ec:	4013      	ands	r3, r2
 80034ee:	d00b      	beq.n	8003508 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	4a43      	ldr	r2, [pc, #268]	@ (8003604 <UART_AdvFeatureConfig+0x148>)
 80034f8:	4013      	ands	r3, r2
 80034fa:	0019      	movs	r1, r3
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	430a      	orrs	r2, r1
 8003506:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800350c:	2202      	movs	r2, #2
 800350e:	4013      	ands	r3, r2
 8003510:	d00b      	beq.n	800352a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	4a3b      	ldr	r2, [pc, #236]	@ (8003608 <UART_AdvFeatureConfig+0x14c>)
 800351a:	4013      	ands	r3, r2
 800351c:	0019      	movs	r1, r3
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	430a      	orrs	r2, r1
 8003528:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800352e:	2204      	movs	r2, #4
 8003530:	4013      	ands	r3, r2
 8003532:	d00b      	beq.n	800354c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	4a34      	ldr	r2, [pc, #208]	@ (800360c <UART_AdvFeatureConfig+0x150>)
 800353c:	4013      	ands	r3, r2
 800353e:	0019      	movs	r1, r3
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	430a      	orrs	r2, r1
 800354a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003550:	2210      	movs	r2, #16
 8003552:	4013      	ands	r3, r2
 8003554:	d00b      	beq.n	800356e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	689b      	ldr	r3, [r3, #8]
 800355c:	4a2c      	ldr	r2, [pc, #176]	@ (8003610 <UART_AdvFeatureConfig+0x154>)
 800355e:	4013      	ands	r3, r2
 8003560:	0019      	movs	r1, r3
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	430a      	orrs	r2, r1
 800356c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003572:	2220      	movs	r2, #32
 8003574:	4013      	ands	r3, r2
 8003576:	d00b      	beq.n	8003590 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	689b      	ldr	r3, [r3, #8]
 800357e:	4a25      	ldr	r2, [pc, #148]	@ (8003614 <UART_AdvFeatureConfig+0x158>)
 8003580:	4013      	ands	r3, r2
 8003582:	0019      	movs	r1, r3
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	430a      	orrs	r2, r1
 800358e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003594:	2240      	movs	r2, #64	@ 0x40
 8003596:	4013      	ands	r3, r2
 8003598:	d01d      	beq.n	80035d6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	4a1d      	ldr	r2, [pc, #116]	@ (8003618 <UART_AdvFeatureConfig+0x15c>)
 80035a2:	4013      	ands	r3, r2
 80035a4:	0019      	movs	r1, r3
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	430a      	orrs	r2, r1
 80035b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80035b6:	2380      	movs	r3, #128	@ 0x80
 80035b8:	035b      	lsls	r3, r3, #13
 80035ba:	429a      	cmp	r2, r3
 80035bc:	d10b      	bne.n	80035d6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	4a15      	ldr	r2, [pc, #84]	@ (800361c <UART_AdvFeatureConfig+0x160>)
 80035c6:	4013      	ands	r3, r2
 80035c8:	0019      	movs	r1, r3
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	430a      	orrs	r2, r1
 80035d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035da:	2280      	movs	r2, #128	@ 0x80
 80035dc:	4013      	ands	r3, r2
 80035de:	d00b      	beq.n	80035f8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	4a0e      	ldr	r2, [pc, #56]	@ (8003620 <UART_AdvFeatureConfig+0x164>)
 80035e8:	4013      	ands	r3, r2
 80035ea:	0019      	movs	r1, r3
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	430a      	orrs	r2, r1
 80035f6:	605a      	str	r2, [r3, #4]
  }
}
 80035f8:	46c0      	nop			@ (mov r8, r8)
 80035fa:	46bd      	mov	sp, r7
 80035fc:	b002      	add	sp, #8
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	ffff7fff 	.word	0xffff7fff
 8003604:	fffdffff 	.word	0xfffdffff
 8003608:	fffeffff 	.word	0xfffeffff
 800360c:	fffbffff 	.word	0xfffbffff
 8003610:	ffffefff 	.word	0xffffefff
 8003614:	ffffdfff 	.word	0xffffdfff
 8003618:	ffefffff 	.word	0xffefffff
 800361c:	ff9fffff 	.word	0xff9fffff
 8003620:	fff7ffff 	.word	0xfff7ffff

08003624 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b092      	sub	sp, #72	@ 0x48
 8003628:	af02      	add	r7, sp, #8
 800362a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2284      	movs	r2, #132	@ 0x84
 8003630:	2100      	movs	r1, #0
 8003632:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003634:	f7fe fb9a 	bl	8001d6c <HAL_GetTick>
 8003638:	0003      	movs	r3, r0
 800363a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	2208      	movs	r2, #8
 8003644:	4013      	ands	r3, r2
 8003646:	2b08      	cmp	r3, #8
 8003648:	d12c      	bne.n	80036a4 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800364a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800364c:	2280      	movs	r2, #128	@ 0x80
 800364e:	0391      	lsls	r1, r2, #14
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	4a46      	ldr	r2, [pc, #280]	@ (800376c <UART_CheckIdleState+0x148>)
 8003654:	9200      	str	r2, [sp, #0]
 8003656:	2200      	movs	r2, #0
 8003658:	f000 f88c 	bl	8003774 <UART_WaitOnFlagUntilTimeout>
 800365c:	1e03      	subs	r3, r0, #0
 800365e:	d021      	beq.n	80036a4 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003660:	f3ef 8310 	mrs	r3, PRIMASK
 8003664:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003668:	63bb      	str	r3, [r7, #56]	@ 0x38
 800366a:	2301      	movs	r3, #1
 800366c:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800366e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003670:	f383 8810 	msr	PRIMASK, r3
}
 8003674:	46c0      	nop			@ (mov r8, r8)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	2180      	movs	r1, #128	@ 0x80
 8003682:	438a      	bics	r2, r1
 8003684:	601a      	str	r2, [r3, #0]
 8003686:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003688:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800368a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800368c:	f383 8810 	msr	PRIMASK, r3
}
 8003690:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2220      	movs	r2, #32
 8003696:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2278      	movs	r2, #120	@ 0x78
 800369c:	2100      	movs	r1, #0
 800369e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80036a0:	2303      	movs	r3, #3
 80036a2:	e05f      	b.n	8003764 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	2204      	movs	r2, #4
 80036ac:	4013      	ands	r3, r2
 80036ae:	2b04      	cmp	r3, #4
 80036b0:	d146      	bne.n	8003740 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80036b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036b4:	2280      	movs	r2, #128	@ 0x80
 80036b6:	03d1      	lsls	r1, r2, #15
 80036b8:	6878      	ldr	r0, [r7, #4]
 80036ba:	4a2c      	ldr	r2, [pc, #176]	@ (800376c <UART_CheckIdleState+0x148>)
 80036bc:	9200      	str	r2, [sp, #0]
 80036be:	2200      	movs	r2, #0
 80036c0:	f000 f858 	bl	8003774 <UART_WaitOnFlagUntilTimeout>
 80036c4:	1e03      	subs	r3, r0, #0
 80036c6:	d03b      	beq.n	8003740 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036c8:	f3ef 8310 	mrs	r3, PRIMASK
 80036cc:	60fb      	str	r3, [r7, #12]
  return(result);
 80036ce:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80036d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80036d2:	2301      	movs	r3, #1
 80036d4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	f383 8810 	msr	PRIMASK, r3
}
 80036dc:	46c0      	nop			@ (mov r8, r8)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	681a      	ldr	r2, [r3, #0]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4921      	ldr	r1, [pc, #132]	@ (8003770 <UART_CheckIdleState+0x14c>)
 80036ea:	400a      	ands	r2, r1
 80036ec:	601a      	str	r2, [r3, #0]
 80036ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036f0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	f383 8810 	msr	PRIMASK, r3
}
 80036f8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036fa:	f3ef 8310 	mrs	r3, PRIMASK
 80036fe:	61bb      	str	r3, [r7, #24]
  return(result);
 8003700:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003702:	633b      	str	r3, [r7, #48]	@ 0x30
 8003704:	2301      	movs	r3, #1
 8003706:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003708:	69fb      	ldr	r3, [r7, #28]
 800370a:	f383 8810 	msr	PRIMASK, r3
}
 800370e:	46c0      	nop			@ (mov r8, r8)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	689a      	ldr	r2, [r3, #8]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	2101      	movs	r1, #1
 800371c:	438a      	bics	r2, r1
 800371e:	609a      	str	r2, [r3, #8]
 8003720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003722:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003724:	6a3b      	ldr	r3, [r7, #32]
 8003726:	f383 8810 	msr	PRIMASK, r3
}
 800372a:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2280      	movs	r2, #128	@ 0x80
 8003730:	2120      	movs	r1, #32
 8003732:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2278      	movs	r2, #120	@ 0x78
 8003738:	2100      	movs	r1, #0
 800373a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800373c:	2303      	movs	r3, #3
 800373e:	e011      	b.n	8003764 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2220      	movs	r2, #32
 8003744:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2280      	movs	r2, #128	@ 0x80
 800374a:	2120      	movs	r1, #32
 800374c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2200      	movs	r2, #0
 8003752:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2200      	movs	r2, #0
 8003758:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2278      	movs	r2, #120	@ 0x78
 800375e:	2100      	movs	r1, #0
 8003760:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003762:	2300      	movs	r3, #0
}
 8003764:	0018      	movs	r0, r3
 8003766:	46bd      	mov	sp, r7
 8003768:	b010      	add	sp, #64	@ 0x40
 800376a:	bd80      	pop	{r7, pc}
 800376c:	01ffffff 	.word	0x01ffffff
 8003770:	fffffedf 	.word	0xfffffedf

08003774 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b084      	sub	sp, #16
 8003778:	af00      	add	r7, sp, #0
 800377a:	60f8      	str	r0, [r7, #12]
 800377c:	60b9      	str	r1, [r7, #8]
 800377e:	603b      	str	r3, [r7, #0]
 8003780:	1dfb      	adds	r3, r7, #7
 8003782:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003784:	e051      	b.n	800382a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003786:	69bb      	ldr	r3, [r7, #24]
 8003788:	3301      	adds	r3, #1
 800378a:	d04e      	beq.n	800382a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800378c:	f7fe faee 	bl	8001d6c <HAL_GetTick>
 8003790:	0002      	movs	r2, r0
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	69ba      	ldr	r2, [r7, #24]
 8003798:	429a      	cmp	r2, r3
 800379a:	d302      	bcc.n	80037a2 <UART_WaitOnFlagUntilTimeout+0x2e>
 800379c:	69bb      	ldr	r3, [r7, #24]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d101      	bne.n	80037a6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80037a2:	2303      	movs	r3, #3
 80037a4:	e051      	b.n	800384a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	2204      	movs	r2, #4
 80037ae:	4013      	ands	r3, r2
 80037b0:	d03b      	beq.n	800382a <UART_WaitOnFlagUntilTimeout+0xb6>
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	2b80      	cmp	r3, #128	@ 0x80
 80037b6:	d038      	beq.n	800382a <UART_WaitOnFlagUntilTimeout+0xb6>
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	2b40      	cmp	r3, #64	@ 0x40
 80037bc:	d035      	beq.n	800382a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	69db      	ldr	r3, [r3, #28]
 80037c4:	2208      	movs	r2, #8
 80037c6:	4013      	ands	r3, r2
 80037c8:	2b08      	cmp	r3, #8
 80037ca:	d111      	bne.n	80037f0 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	2208      	movs	r2, #8
 80037d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	0018      	movs	r0, r3
 80037d8:	f000 f83c 	bl	8003854 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2284      	movs	r2, #132	@ 0x84
 80037e0:	2108      	movs	r1, #8
 80037e2:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2278      	movs	r2, #120	@ 0x78
 80037e8:	2100      	movs	r1, #0
 80037ea:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80037ec:	2301      	movs	r3, #1
 80037ee:	e02c      	b.n	800384a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	69da      	ldr	r2, [r3, #28]
 80037f6:	2380      	movs	r3, #128	@ 0x80
 80037f8:	011b      	lsls	r3, r3, #4
 80037fa:	401a      	ands	r2, r3
 80037fc:	2380      	movs	r3, #128	@ 0x80
 80037fe:	011b      	lsls	r3, r3, #4
 8003800:	429a      	cmp	r2, r3
 8003802:	d112      	bne.n	800382a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	2280      	movs	r2, #128	@ 0x80
 800380a:	0112      	lsls	r2, r2, #4
 800380c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	0018      	movs	r0, r3
 8003812:	f000 f81f 	bl	8003854 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2284      	movs	r2, #132	@ 0x84
 800381a:	2120      	movs	r1, #32
 800381c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2278      	movs	r2, #120	@ 0x78
 8003822:	2100      	movs	r1, #0
 8003824:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003826:	2303      	movs	r3, #3
 8003828:	e00f      	b.n	800384a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	69db      	ldr	r3, [r3, #28]
 8003830:	68ba      	ldr	r2, [r7, #8]
 8003832:	4013      	ands	r3, r2
 8003834:	68ba      	ldr	r2, [r7, #8]
 8003836:	1ad3      	subs	r3, r2, r3
 8003838:	425a      	negs	r2, r3
 800383a:	4153      	adcs	r3, r2
 800383c:	b2db      	uxtb	r3, r3
 800383e:	001a      	movs	r2, r3
 8003840:	1dfb      	adds	r3, r7, #7
 8003842:	781b      	ldrb	r3, [r3, #0]
 8003844:	429a      	cmp	r2, r3
 8003846:	d09e      	beq.n	8003786 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003848:	2300      	movs	r3, #0
}
 800384a:	0018      	movs	r0, r3
 800384c:	46bd      	mov	sp, r7
 800384e:	b004      	add	sp, #16
 8003850:	bd80      	pop	{r7, pc}
	...

08003854 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b08e      	sub	sp, #56	@ 0x38
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800385c:	f3ef 8310 	mrs	r3, PRIMASK
 8003860:	617b      	str	r3, [r7, #20]
  return(result);
 8003862:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003864:	637b      	str	r3, [r7, #52]	@ 0x34
 8003866:	2301      	movs	r3, #1
 8003868:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800386a:	69bb      	ldr	r3, [r7, #24]
 800386c:	f383 8810 	msr	PRIMASK, r3
}
 8003870:	46c0      	nop			@ (mov r8, r8)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4926      	ldr	r1, [pc, #152]	@ (8003918 <UART_EndRxTransfer+0xc4>)
 800387e:	400a      	ands	r2, r1
 8003880:	601a      	str	r2, [r3, #0]
 8003882:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003884:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003886:	69fb      	ldr	r3, [r7, #28]
 8003888:	f383 8810 	msr	PRIMASK, r3
}
 800388c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800388e:	f3ef 8310 	mrs	r3, PRIMASK
 8003892:	623b      	str	r3, [r7, #32]
  return(result);
 8003894:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003896:	633b      	str	r3, [r7, #48]	@ 0x30
 8003898:	2301      	movs	r3, #1
 800389a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800389c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800389e:	f383 8810 	msr	PRIMASK, r3
}
 80038a2:	46c0      	nop			@ (mov r8, r8)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	689a      	ldr	r2, [r3, #8]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	2101      	movs	r1, #1
 80038b0:	438a      	bics	r2, r1
 80038b2:	609a      	str	r2, [r3, #8]
 80038b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038ba:	f383 8810 	msr	PRIMASK, r3
}
 80038be:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038c4:	2b01      	cmp	r3, #1
 80038c6:	d118      	bne.n	80038fa <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038c8:	f3ef 8310 	mrs	r3, PRIMASK
 80038cc:	60bb      	str	r3, [r7, #8]
  return(result);
 80038ce:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80038d2:	2301      	movs	r3, #1
 80038d4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	f383 8810 	msr	PRIMASK, r3
}
 80038dc:	46c0      	nop			@ (mov r8, r8)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	2110      	movs	r1, #16
 80038ea:	438a      	bics	r2, r1
 80038ec:	601a      	str	r2, [r3, #0]
 80038ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038f0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	f383 8810 	msr	PRIMASK, r3
}
 80038f8:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2280      	movs	r2, #128	@ 0x80
 80038fe:	2120      	movs	r1, #32
 8003900:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2200      	movs	r2, #0
 8003906:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2200      	movs	r2, #0
 800390c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800390e:	46c0      	nop			@ (mov r8, r8)
 8003910:	46bd      	mov	sp, r7
 8003912:	b00e      	add	sp, #56	@ 0x38
 8003914:	bd80      	pop	{r7, pc}
 8003916:	46c0      	nop			@ (mov r8, r8)
 8003918:	fffffedf 	.word	0xfffffedf

0800391c <__sflush_r>:
 800391c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800391e:	220c      	movs	r2, #12
 8003920:	5e8b      	ldrsh	r3, [r1, r2]
 8003922:	0005      	movs	r5, r0
 8003924:	000c      	movs	r4, r1
 8003926:	071a      	lsls	r2, r3, #28
 8003928:	d456      	bmi.n	80039d8 <__sflush_r+0xbc>
 800392a:	684a      	ldr	r2, [r1, #4]
 800392c:	2a00      	cmp	r2, #0
 800392e:	dc02      	bgt.n	8003936 <__sflush_r+0x1a>
 8003930:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8003932:	2a00      	cmp	r2, #0
 8003934:	dd4e      	ble.n	80039d4 <__sflush_r+0xb8>
 8003936:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8003938:	2f00      	cmp	r7, #0
 800393a:	d04b      	beq.n	80039d4 <__sflush_r+0xb8>
 800393c:	2200      	movs	r2, #0
 800393e:	2080      	movs	r0, #128	@ 0x80
 8003940:	682e      	ldr	r6, [r5, #0]
 8003942:	602a      	str	r2, [r5, #0]
 8003944:	001a      	movs	r2, r3
 8003946:	0140      	lsls	r0, r0, #5
 8003948:	6a21      	ldr	r1, [r4, #32]
 800394a:	4002      	ands	r2, r0
 800394c:	4203      	tst	r3, r0
 800394e:	d033      	beq.n	80039b8 <__sflush_r+0x9c>
 8003950:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003952:	89a3      	ldrh	r3, [r4, #12]
 8003954:	075b      	lsls	r3, r3, #29
 8003956:	d506      	bpl.n	8003966 <__sflush_r+0x4a>
 8003958:	6863      	ldr	r3, [r4, #4]
 800395a:	1ad2      	subs	r2, r2, r3
 800395c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800395e:	2b00      	cmp	r3, #0
 8003960:	d001      	beq.n	8003966 <__sflush_r+0x4a>
 8003962:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003964:	1ad2      	subs	r2, r2, r3
 8003966:	2300      	movs	r3, #0
 8003968:	0028      	movs	r0, r5
 800396a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800396c:	6a21      	ldr	r1, [r4, #32]
 800396e:	47b8      	blx	r7
 8003970:	89a2      	ldrh	r2, [r4, #12]
 8003972:	1c43      	adds	r3, r0, #1
 8003974:	d106      	bne.n	8003984 <__sflush_r+0x68>
 8003976:	6829      	ldr	r1, [r5, #0]
 8003978:	291d      	cmp	r1, #29
 800397a:	d846      	bhi.n	8003a0a <__sflush_r+0xee>
 800397c:	4b29      	ldr	r3, [pc, #164]	@ (8003a24 <__sflush_r+0x108>)
 800397e:	40cb      	lsrs	r3, r1
 8003980:	07db      	lsls	r3, r3, #31
 8003982:	d542      	bpl.n	8003a0a <__sflush_r+0xee>
 8003984:	2300      	movs	r3, #0
 8003986:	6063      	str	r3, [r4, #4]
 8003988:	6923      	ldr	r3, [r4, #16]
 800398a:	6023      	str	r3, [r4, #0]
 800398c:	04d2      	lsls	r2, r2, #19
 800398e:	d505      	bpl.n	800399c <__sflush_r+0x80>
 8003990:	1c43      	adds	r3, r0, #1
 8003992:	d102      	bne.n	800399a <__sflush_r+0x7e>
 8003994:	682b      	ldr	r3, [r5, #0]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d100      	bne.n	800399c <__sflush_r+0x80>
 800399a:	6560      	str	r0, [r4, #84]	@ 0x54
 800399c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800399e:	602e      	str	r6, [r5, #0]
 80039a0:	2900      	cmp	r1, #0
 80039a2:	d017      	beq.n	80039d4 <__sflush_r+0xb8>
 80039a4:	0023      	movs	r3, r4
 80039a6:	3344      	adds	r3, #68	@ 0x44
 80039a8:	4299      	cmp	r1, r3
 80039aa:	d002      	beq.n	80039b2 <__sflush_r+0x96>
 80039ac:	0028      	movs	r0, r5
 80039ae:	f000 fb73 	bl	8004098 <_free_r>
 80039b2:	2300      	movs	r3, #0
 80039b4:	6363      	str	r3, [r4, #52]	@ 0x34
 80039b6:	e00d      	b.n	80039d4 <__sflush_r+0xb8>
 80039b8:	2301      	movs	r3, #1
 80039ba:	0028      	movs	r0, r5
 80039bc:	47b8      	blx	r7
 80039be:	0002      	movs	r2, r0
 80039c0:	1c43      	adds	r3, r0, #1
 80039c2:	d1c6      	bne.n	8003952 <__sflush_r+0x36>
 80039c4:	682b      	ldr	r3, [r5, #0]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d0c3      	beq.n	8003952 <__sflush_r+0x36>
 80039ca:	2b1d      	cmp	r3, #29
 80039cc:	d001      	beq.n	80039d2 <__sflush_r+0xb6>
 80039ce:	2b16      	cmp	r3, #22
 80039d0:	d11a      	bne.n	8003a08 <__sflush_r+0xec>
 80039d2:	602e      	str	r6, [r5, #0]
 80039d4:	2000      	movs	r0, #0
 80039d6:	e01e      	b.n	8003a16 <__sflush_r+0xfa>
 80039d8:	690e      	ldr	r6, [r1, #16]
 80039da:	2e00      	cmp	r6, #0
 80039dc:	d0fa      	beq.n	80039d4 <__sflush_r+0xb8>
 80039de:	680f      	ldr	r7, [r1, #0]
 80039e0:	600e      	str	r6, [r1, #0]
 80039e2:	1bba      	subs	r2, r7, r6
 80039e4:	9201      	str	r2, [sp, #4]
 80039e6:	2200      	movs	r2, #0
 80039e8:	079b      	lsls	r3, r3, #30
 80039ea:	d100      	bne.n	80039ee <__sflush_r+0xd2>
 80039ec:	694a      	ldr	r2, [r1, #20]
 80039ee:	60a2      	str	r2, [r4, #8]
 80039f0:	9b01      	ldr	r3, [sp, #4]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	ddee      	ble.n	80039d4 <__sflush_r+0xb8>
 80039f6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80039f8:	0032      	movs	r2, r6
 80039fa:	001f      	movs	r7, r3
 80039fc:	0028      	movs	r0, r5
 80039fe:	9b01      	ldr	r3, [sp, #4]
 8003a00:	6a21      	ldr	r1, [r4, #32]
 8003a02:	47b8      	blx	r7
 8003a04:	2800      	cmp	r0, #0
 8003a06:	dc07      	bgt.n	8003a18 <__sflush_r+0xfc>
 8003a08:	89a2      	ldrh	r2, [r4, #12]
 8003a0a:	2340      	movs	r3, #64	@ 0x40
 8003a0c:	2001      	movs	r0, #1
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	b21b      	sxth	r3, r3
 8003a12:	81a3      	strh	r3, [r4, #12]
 8003a14:	4240      	negs	r0, r0
 8003a16:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003a18:	9b01      	ldr	r3, [sp, #4]
 8003a1a:	1836      	adds	r6, r6, r0
 8003a1c:	1a1b      	subs	r3, r3, r0
 8003a1e:	9301      	str	r3, [sp, #4]
 8003a20:	e7e6      	b.n	80039f0 <__sflush_r+0xd4>
 8003a22:	46c0      	nop			@ (mov r8, r8)
 8003a24:	20400001 	.word	0x20400001

08003a28 <_fflush_r>:
 8003a28:	690b      	ldr	r3, [r1, #16]
 8003a2a:	b570      	push	{r4, r5, r6, lr}
 8003a2c:	0005      	movs	r5, r0
 8003a2e:	000c      	movs	r4, r1
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d102      	bne.n	8003a3a <_fflush_r+0x12>
 8003a34:	2500      	movs	r5, #0
 8003a36:	0028      	movs	r0, r5
 8003a38:	bd70      	pop	{r4, r5, r6, pc}
 8003a3a:	2800      	cmp	r0, #0
 8003a3c:	d004      	beq.n	8003a48 <_fflush_r+0x20>
 8003a3e:	6a03      	ldr	r3, [r0, #32]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d101      	bne.n	8003a48 <_fflush_r+0x20>
 8003a44:	f000 f8c4 	bl	8003bd0 <__sinit>
 8003a48:	220c      	movs	r2, #12
 8003a4a:	5ea3      	ldrsh	r3, [r4, r2]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d0f1      	beq.n	8003a34 <_fflush_r+0xc>
 8003a50:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003a52:	07d2      	lsls	r2, r2, #31
 8003a54:	d404      	bmi.n	8003a60 <_fflush_r+0x38>
 8003a56:	059b      	lsls	r3, r3, #22
 8003a58:	d402      	bmi.n	8003a60 <_fflush_r+0x38>
 8003a5a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003a5c:	f000 fb11 	bl	8004082 <__retarget_lock_acquire_recursive>
 8003a60:	0028      	movs	r0, r5
 8003a62:	0021      	movs	r1, r4
 8003a64:	f7ff ff5a 	bl	800391c <__sflush_r>
 8003a68:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003a6a:	0005      	movs	r5, r0
 8003a6c:	07db      	lsls	r3, r3, #31
 8003a6e:	d4e2      	bmi.n	8003a36 <_fflush_r+0xe>
 8003a70:	89a3      	ldrh	r3, [r4, #12]
 8003a72:	059b      	lsls	r3, r3, #22
 8003a74:	d4df      	bmi.n	8003a36 <_fflush_r+0xe>
 8003a76:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003a78:	f000 fb04 	bl	8004084 <__retarget_lock_release_recursive>
 8003a7c:	e7db      	b.n	8003a36 <_fflush_r+0xe>
	...

08003a80 <fflush>:
 8003a80:	0001      	movs	r1, r0
 8003a82:	b510      	push	{r4, lr}
 8003a84:	2800      	cmp	r0, #0
 8003a86:	d105      	bne.n	8003a94 <fflush+0x14>
 8003a88:	4a05      	ldr	r2, [pc, #20]	@ (8003aa0 <fflush+0x20>)
 8003a8a:	4906      	ldr	r1, [pc, #24]	@ (8003aa4 <fflush+0x24>)
 8003a8c:	4806      	ldr	r0, [pc, #24]	@ (8003aa8 <fflush+0x28>)
 8003a8e:	f000 f8b7 	bl	8003c00 <_fwalk_sglue>
 8003a92:	bd10      	pop	{r4, pc}
 8003a94:	4b05      	ldr	r3, [pc, #20]	@ (8003aac <fflush+0x2c>)
 8003a96:	6818      	ldr	r0, [r3, #0]
 8003a98:	f7ff ffc6 	bl	8003a28 <_fflush_r>
 8003a9c:	e7f9      	b.n	8003a92 <fflush+0x12>
 8003a9e:	46c0      	nop			@ (mov r8, r8)
 8003aa0:	20000020 	.word	0x20000020
 8003aa4:	08003a29 	.word	0x08003a29
 8003aa8:	20000030 	.word	0x20000030
 8003aac:	2000002c 	.word	0x2000002c

08003ab0 <std>:
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	b510      	push	{r4, lr}
 8003ab4:	0004      	movs	r4, r0
 8003ab6:	6003      	str	r3, [r0, #0]
 8003ab8:	6043      	str	r3, [r0, #4]
 8003aba:	6083      	str	r3, [r0, #8]
 8003abc:	8181      	strh	r1, [r0, #12]
 8003abe:	6643      	str	r3, [r0, #100]	@ 0x64
 8003ac0:	81c2      	strh	r2, [r0, #14]
 8003ac2:	6103      	str	r3, [r0, #16]
 8003ac4:	6143      	str	r3, [r0, #20]
 8003ac6:	6183      	str	r3, [r0, #24]
 8003ac8:	0019      	movs	r1, r3
 8003aca:	2208      	movs	r2, #8
 8003acc:	305c      	adds	r0, #92	@ 0x5c
 8003ace:	f000 fa45 	bl	8003f5c <memset>
 8003ad2:	4b0b      	ldr	r3, [pc, #44]	@ (8003b00 <std+0x50>)
 8003ad4:	6224      	str	r4, [r4, #32]
 8003ad6:	6263      	str	r3, [r4, #36]	@ 0x24
 8003ad8:	4b0a      	ldr	r3, [pc, #40]	@ (8003b04 <std+0x54>)
 8003ada:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003adc:	4b0a      	ldr	r3, [pc, #40]	@ (8003b08 <std+0x58>)
 8003ade:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003ae0:	4b0a      	ldr	r3, [pc, #40]	@ (8003b0c <std+0x5c>)
 8003ae2:	6323      	str	r3, [r4, #48]	@ 0x30
 8003ae4:	4b0a      	ldr	r3, [pc, #40]	@ (8003b10 <std+0x60>)
 8003ae6:	429c      	cmp	r4, r3
 8003ae8:	d005      	beq.n	8003af6 <std+0x46>
 8003aea:	4b0a      	ldr	r3, [pc, #40]	@ (8003b14 <std+0x64>)
 8003aec:	429c      	cmp	r4, r3
 8003aee:	d002      	beq.n	8003af6 <std+0x46>
 8003af0:	4b09      	ldr	r3, [pc, #36]	@ (8003b18 <std+0x68>)
 8003af2:	429c      	cmp	r4, r3
 8003af4:	d103      	bne.n	8003afe <std+0x4e>
 8003af6:	0020      	movs	r0, r4
 8003af8:	3058      	adds	r0, #88	@ 0x58
 8003afa:	f000 fac1 	bl	8004080 <__retarget_lock_init_recursive>
 8003afe:	bd10      	pop	{r4, pc}
 8003b00:	08003d85 	.word	0x08003d85
 8003b04:	08003dad 	.word	0x08003dad
 8003b08:	08003de5 	.word	0x08003de5
 8003b0c:	08003e11 	.word	0x08003e11
 8003b10:	2000019c 	.word	0x2000019c
 8003b14:	20000204 	.word	0x20000204
 8003b18:	2000026c 	.word	0x2000026c

08003b1c <stdio_exit_handler>:
 8003b1c:	b510      	push	{r4, lr}
 8003b1e:	4a03      	ldr	r2, [pc, #12]	@ (8003b2c <stdio_exit_handler+0x10>)
 8003b20:	4903      	ldr	r1, [pc, #12]	@ (8003b30 <stdio_exit_handler+0x14>)
 8003b22:	4804      	ldr	r0, [pc, #16]	@ (8003b34 <stdio_exit_handler+0x18>)
 8003b24:	f000 f86c 	bl	8003c00 <_fwalk_sglue>
 8003b28:	bd10      	pop	{r4, pc}
 8003b2a:	46c0      	nop			@ (mov r8, r8)
 8003b2c:	20000020 	.word	0x20000020
 8003b30:	08003a29 	.word	0x08003a29
 8003b34:	20000030 	.word	0x20000030

08003b38 <cleanup_stdio>:
 8003b38:	6841      	ldr	r1, [r0, #4]
 8003b3a:	4b0b      	ldr	r3, [pc, #44]	@ (8003b68 <cleanup_stdio+0x30>)
 8003b3c:	b510      	push	{r4, lr}
 8003b3e:	0004      	movs	r4, r0
 8003b40:	4299      	cmp	r1, r3
 8003b42:	d001      	beq.n	8003b48 <cleanup_stdio+0x10>
 8003b44:	f7ff ff70 	bl	8003a28 <_fflush_r>
 8003b48:	68a1      	ldr	r1, [r4, #8]
 8003b4a:	4b08      	ldr	r3, [pc, #32]	@ (8003b6c <cleanup_stdio+0x34>)
 8003b4c:	4299      	cmp	r1, r3
 8003b4e:	d002      	beq.n	8003b56 <cleanup_stdio+0x1e>
 8003b50:	0020      	movs	r0, r4
 8003b52:	f7ff ff69 	bl	8003a28 <_fflush_r>
 8003b56:	68e1      	ldr	r1, [r4, #12]
 8003b58:	4b05      	ldr	r3, [pc, #20]	@ (8003b70 <cleanup_stdio+0x38>)
 8003b5a:	4299      	cmp	r1, r3
 8003b5c:	d002      	beq.n	8003b64 <cleanup_stdio+0x2c>
 8003b5e:	0020      	movs	r0, r4
 8003b60:	f7ff ff62 	bl	8003a28 <_fflush_r>
 8003b64:	bd10      	pop	{r4, pc}
 8003b66:	46c0      	nop			@ (mov r8, r8)
 8003b68:	2000019c 	.word	0x2000019c
 8003b6c:	20000204 	.word	0x20000204
 8003b70:	2000026c 	.word	0x2000026c

08003b74 <global_stdio_init.part.0>:
 8003b74:	b510      	push	{r4, lr}
 8003b76:	4b09      	ldr	r3, [pc, #36]	@ (8003b9c <global_stdio_init.part.0+0x28>)
 8003b78:	4a09      	ldr	r2, [pc, #36]	@ (8003ba0 <global_stdio_init.part.0+0x2c>)
 8003b7a:	2104      	movs	r1, #4
 8003b7c:	601a      	str	r2, [r3, #0]
 8003b7e:	4809      	ldr	r0, [pc, #36]	@ (8003ba4 <global_stdio_init.part.0+0x30>)
 8003b80:	2200      	movs	r2, #0
 8003b82:	f7ff ff95 	bl	8003ab0 <std>
 8003b86:	2201      	movs	r2, #1
 8003b88:	2109      	movs	r1, #9
 8003b8a:	4807      	ldr	r0, [pc, #28]	@ (8003ba8 <global_stdio_init.part.0+0x34>)
 8003b8c:	f7ff ff90 	bl	8003ab0 <std>
 8003b90:	2202      	movs	r2, #2
 8003b92:	2112      	movs	r1, #18
 8003b94:	4805      	ldr	r0, [pc, #20]	@ (8003bac <global_stdio_init.part.0+0x38>)
 8003b96:	f7ff ff8b 	bl	8003ab0 <std>
 8003b9a:	bd10      	pop	{r4, pc}
 8003b9c:	200002d4 	.word	0x200002d4
 8003ba0:	08003b1d 	.word	0x08003b1d
 8003ba4:	2000019c 	.word	0x2000019c
 8003ba8:	20000204 	.word	0x20000204
 8003bac:	2000026c 	.word	0x2000026c

08003bb0 <__sfp_lock_acquire>:
 8003bb0:	b510      	push	{r4, lr}
 8003bb2:	4802      	ldr	r0, [pc, #8]	@ (8003bbc <__sfp_lock_acquire+0xc>)
 8003bb4:	f000 fa65 	bl	8004082 <__retarget_lock_acquire_recursive>
 8003bb8:	bd10      	pop	{r4, pc}
 8003bba:	46c0      	nop			@ (mov r8, r8)
 8003bbc:	200002dd 	.word	0x200002dd

08003bc0 <__sfp_lock_release>:
 8003bc0:	b510      	push	{r4, lr}
 8003bc2:	4802      	ldr	r0, [pc, #8]	@ (8003bcc <__sfp_lock_release+0xc>)
 8003bc4:	f000 fa5e 	bl	8004084 <__retarget_lock_release_recursive>
 8003bc8:	bd10      	pop	{r4, pc}
 8003bca:	46c0      	nop			@ (mov r8, r8)
 8003bcc:	200002dd 	.word	0x200002dd

08003bd0 <__sinit>:
 8003bd0:	b510      	push	{r4, lr}
 8003bd2:	0004      	movs	r4, r0
 8003bd4:	f7ff ffec 	bl	8003bb0 <__sfp_lock_acquire>
 8003bd8:	6a23      	ldr	r3, [r4, #32]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d002      	beq.n	8003be4 <__sinit+0x14>
 8003bde:	f7ff ffef 	bl	8003bc0 <__sfp_lock_release>
 8003be2:	bd10      	pop	{r4, pc}
 8003be4:	4b04      	ldr	r3, [pc, #16]	@ (8003bf8 <__sinit+0x28>)
 8003be6:	6223      	str	r3, [r4, #32]
 8003be8:	4b04      	ldr	r3, [pc, #16]	@ (8003bfc <__sinit+0x2c>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d1f6      	bne.n	8003bde <__sinit+0xe>
 8003bf0:	f7ff ffc0 	bl	8003b74 <global_stdio_init.part.0>
 8003bf4:	e7f3      	b.n	8003bde <__sinit+0xe>
 8003bf6:	46c0      	nop			@ (mov r8, r8)
 8003bf8:	08003b39 	.word	0x08003b39
 8003bfc:	200002d4 	.word	0x200002d4

08003c00 <_fwalk_sglue>:
 8003c00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c02:	0014      	movs	r4, r2
 8003c04:	2600      	movs	r6, #0
 8003c06:	9000      	str	r0, [sp, #0]
 8003c08:	9101      	str	r1, [sp, #4]
 8003c0a:	68a5      	ldr	r5, [r4, #8]
 8003c0c:	6867      	ldr	r7, [r4, #4]
 8003c0e:	3f01      	subs	r7, #1
 8003c10:	d504      	bpl.n	8003c1c <_fwalk_sglue+0x1c>
 8003c12:	6824      	ldr	r4, [r4, #0]
 8003c14:	2c00      	cmp	r4, #0
 8003c16:	d1f8      	bne.n	8003c0a <_fwalk_sglue+0xa>
 8003c18:	0030      	movs	r0, r6
 8003c1a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003c1c:	89ab      	ldrh	r3, [r5, #12]
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d908      	bls.n	8003c34 <_fwalk_sglue+0x34>
 8003c22:	220e      	movs	r2, #14
 8003c24:	5eab      	ldrsh	r3, [r5, r2]
 8003c26:	3301      	adds	r3, #1
 8003c28:	d004      	beq.n	8003c34 <_fwalk_sglue+0x34>
 8003c2a:	0029      	movs	r1, r5
 8003c2c:	9800      	ldr	r0, [sp, #0]
 8003c2e:	9b01      	ldr	r3, [sp, #4]
 8003c30:	4798      	blx	r3
 8003c32:	4306      	orrs	r6, r0
 8003c34:	3568      	adds	r5, #104	@ 0x68
 8003c36:	e7ea      	b.n	8003c0e <_fwalk_sglue+0xe>

08003c38 <iprintf>:
 8003c38:	b40f      	push	{r0, r1, r2, r3}
 8003c3a:	b507      	push	{r0, r1, r2, lr}
 8003c3c:	4905      	ldr	r1, [pc, #20]	@ (8003c54 <iprintf+0x1c>)
 8003c3e:	ab04      	add	r3, sp, #16
 8003c40:	6808      	ldr	r0, [r1, #0]
 8003c42:	cb04      	ldmia	r3!, {r2}
 8003c44:	6881      	ldr	r1, [r0, #8]
 8003c46:	9301      	str	r3, [sp, #4]
 8003c48:	f000 fca8 	bl	800459c <_vfiprintf_r>
 8003c4c:	b003      	add	sp, #12
 8003c4e:	bc08      	pop	{r3}
 8003c50:	b004      	add	sp, #16
 8003c52:	4718      	bx	r3
 8003c54:	2000002c 	.word	0x2000002c

08003c58 <_puts_r>:
 8003c58:	6a03      	ldr	r3, [r0, #32]
 8003c5a:	b570      	push	{r4, r5, r6, lr}
 8003c5c:	0005      	movs	r5, r0
 8003c5e:	000e      	movs	r6, r1
 8003c60:	6884      	ldr	r4, [r0, #8]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d101      	bne.n	8003c6a <_puts_r+0x12>
 8003c66:	f7ff ffb3 	bl	8003bd0 <__sinit>
 8003c6a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003c6c:	07db      	lsls	r3, r3, #31
 8003c6e:	d405      	bmi.n	8003c7c <_puts_r+0x24>
 8003c70:	89a3      	ldrh	r3, [r4, #12]
 8003c72:	059b      	lsls	r3, r3, #22
 8003c74:	d402      	bmi.n	8003c7c <_puts_r+0x24>
 8003c76:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003c78:	f000 fa03 	bl	8004082 <__retarget_lock_acquire_recursive>
 8003c7c:	89a3      	ldrh	r3, [r4, #12]
 8003c7e:	071b      	lsls	r3, r3, #28
 8003c80:	d502      	bpl.n	8003c88 <_puts_r+0x30>
 8003c82:	6923      	ldr	r3, [r4, #16]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d11f      	bne.n	8003cc8 <_puts_r+0x70>
 8003c88:	0021      	movs	r1, r4
 8003c8a:	0028      	movs	r0, r5
 8003c8c:	f000 f908 	bl	8003ea0 <__swsetup_r>
 8003c90:	2800      	cmp	r0, #0
 8003c92:	d019      	beq.n	8003cc8 <_puts_r+0x70>
 8003c94:	2501      	movs	r5, #1
 8003c96:	426d      	negs	r5, r5
 8003c98:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003c9a:	07db      	lsls	r3, r3, #31
 8003c9c:	d405      	bmi.n	8003caa <_puts_r+0x52>
 8003c9e:	89a3      	ldrh	r3, [r4, #12]
 8003ca0:	059b      	lsls	r3, r3, #22
 8003ca2:	d402      	bmi.n	8003caa <_puts_r+0x52>
 8003ca4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003ca6:	f000 f9ed 	bl	8004084 <__retarget_lock_release_recursive>
 8003caa:	0028      	movs	r0, r5
 8003cac:	bd70      	pop	{r4, r5, r6, pc}
 8003cae:	3601      	adds	r6, #1
 8003cb0:	60a3      	str	r3, [r4, #8]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	da04      	bge.n	8003cc0 <_puts_r+0x68>
 8003cb6:	69a2      	ldr	r2, [r4, #24]
 8003cb8:	429a      	cmp	r2, r3
 8003cba:	dc16      	bgt.n	8003cea <_puts_r+0x92>
 8003cbc:	290a      	cmp	r1, #10
 8003cbe:	d014      	beq.n	8003cea <_puts_r+0x92>
 8003cc0:	6823      	ldr	r3, [r4, #0]
 8003cc2:	1c5a      	adds	r2, r3, #1
 8003cc4:	6022      	str	r2, [r4, #0]
 8003cc6:	7019      	strb	r1, [r3, #0]
 8003cc8:	68a3      	ldr	r3, [r4, #8]
 8003cca:	7831      	ldrb	r1, [r6, #0]
 8003ccc:	3b01      	subs	r3, #1
 8003cce:	2900      	cmp	r1, #0
 8003cd0:	d1ed      	bne.n	8003cae <_puts_r+0x56>
 8003cd2:	60a3      	str	r3, [r4, #8]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	da0f      	bge.n	8003cf8 <_puts_r+0xa0>
 8003cd8:	0022      	movs	r2, r4
 8003cda:	0028      	movs	r0, r5
 8003cdc:	310a      	adds	r1, #10
 8003cde:	f000 f89d 	bl	8003e1c <__swbuf_r>
 8003ce2:	3001      	adds	r0, #1
 8003ce4:	d0d6      	beq.n	8003c94 <_puts_r+0x3c>
 8003ce6:	250a      	movs	r5, #10
 8003ce8:	e7d6      	b.n	8003c98 <_puts_r+0x40>
 8003cea:	0022      	movs	r2, r4
 8003cec:	0028      	movs	r0, r5
 8003cee:	f000 f895 	bl	8003e1c <__swbuf_r>
 8003cf2:	3001      	adds	r0, #1
 8003cf4:	d1e8      	bne.n	8003cc8 <_puts_r+0x70>
 8003cf6:	e7cd      	b.n	8003c94 <_puts_r+0x3c>
 8003cf8:	6823      	ldr	r3, [r4, #0]
 8003cfa:	1c5a      	adds	r2, r3, #1
 8003cfc:	6022      	str	r2, [r4, #0]
 8003cfe:	220a      	movs	r2, #10
 8003d00:	701a      	strb	r2, [r3, #0]
 8003d02:	e7f0      	b.n	8003ce6 <_puts_r+0x8e>

08003d04 <puts>:
 8003d04:	b510      	push	{r4, lr}
 8003d06:	4b03      	ldr	r3, [pc, #12]	@ (8003d14 <puts+0x10>)
 8003d08:	0001      	movs	r1, r0
 8003d0a:	6818      	ldr	r0, [r3, #0]
 8003d0c:	f7ff ffa4 	bl	8003c58 <_puts_r>
 8003d10:	bd10      	pop	{r4, pc}
 8003d12:	46c0      	nop			@ (mov r8, r8)
 8003d14:	2000002c 	.word	0x2000002c

08003d18 <sniprintf>:
 8003d18:	b40c      	push	{r2, r3}
 8003d1a:	b530      	push	{r4, r5, lr}
 8003d1c:	4b18      	ldr	r3, [pc, #96]	@ (8003d80 <sniprintf+0x68>)
 8003d1e:	000c      	movs	r4, r1
 8003d20:	681d      	ldr	r5, [r3, #0]
 8003d22:	b09d      	sub	sp, #116	@ 0x74
 8003d24:	2900      	cmp	r1, #0
 8003d26:	da08      	bge.n	8003d3a <sniprintf+0x22>
 8003d28:	238b      	movs	r3, #139	@ 0x8b
 8003d2a:	2001      	movs	r0, #1
 8003d2c:	602b      	str	r3, [r5, #0]
 8003d2e:	4240      	negs	r0, r0
 8003d30:	b01d      	add	sp, #116	@ 0x74
 8003d32:	bc30      	pop	{r4, r5}
 8003d34:	bc08      	pop	{r3}
 8003d36:	b002      	add	sp, #8
 8003d38:	4718      	bx	r3
 8003d3a:	2382      	movs	r3, #130	@ 0x82
 8003d3c:	466a      	mov	r2, sp
 8003d3e:	009b      	lsls	r3, r3, #2
 8003d40:	8293      	strh	r3, [r2, #20]
 8003d42:	2300      	movs	r3, #0
 8003d44:	9002      	str	r0, [sp, #8]
 8003d46:	931b      	str	r3, [sp, #108]	@ 0x6c
 8003d48:	9006      	str	r0, [sp, #24]
 8003d4a:	4299      	cmp	r1, r3
 8003d4c:	d000      	beq.n	8003d50 <sniprintf+0x38>
 8003d4e:	1e4b      	subs	r3, r1, #1
 8003d50:	9304      	str	r3, [sp, #16]
 8003d52:	9307      	str	r3, [sp, #28]
 8003d54:	2301      	movs	r3, #1
 8003d56:	466a      	mov	r2, sp
 8003d58:	425b      	negs	r3, r3
 8003d5a:	82d3      	strh	r3, [r2, #22]
 8003d5c:	0028      	movs	r0, r5
 8003d5e:	ab21      	add	r3, sp, #132	@ 0x84
 8003d60:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003d62:	a902      	add	r1, sp, #8
 8003d64:	9301      	str	r3, [sp, #4]
 8003d66:	f000 faf3 	bl	8004350 <_svfiprintf_r>
 8003d6a:	1c43      	adds	r3, r0, #1
 8003d6c:	da01      	bge.n	8003d72 <sniprintf+0x5a>
 8003d6e:	238b      	movs	r3, #139	@ 0x8b
 8003d70:	602b      	str	r3, [r5, #0]
 8003d72:	2c00      	cmp	r4, #0
 8003d74:	d0dc      	beq.n	8003d30 <sniprintf+0x18>
 8003d76:	2200      	movs	r2, #0
 8003d78:	9b02      	ldr	r3, [sp, #8]
 8003d7a:	701a      	strb	r2, [r3, #0]
 8003d7c:	e7d8      	b.n	8003d30 <sniprintf+0x18>
 8003d7e:	46c0      	nop			@ (mov r8, r8)
 8003d80:	2000002c 	.word	0x2000002c

08003d84 <__sread>:
 8003d84:	b570      	push	{r4, r5, r6, lr}
 8003d86:	000c      	movs	r4, r1
 8003d88:	250e      	movs	r5, #14
 8003d8a:	5f49      	ldrsh	r1, [r1, r5]
 8003d8c:	f000 f926 	bl	8003fdc <_read_r>
 8003d90:	2800      	cmp	r0, #0
 8003d92:	db03      	blt.n	8003d9c <__sread+0x18>
 8003d94:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003d96:	181b      	adds	r3, r3, r0
 8003d98:	6563      	str	r3, [r4, #84]	@ 0x54
 8003d9a:	bd70      	pop	{r4, r5, r6, pc}
 8003d9c:	89a3      	ldrh	r3, [r4, #12]
 8003d9e:	4a02      	ldr	r2, [pc, #8]	@ (8003da8 <__sread+0x24>)
 8003da0:	4013      	ands	r3, r2
 8003da2:	81a3      	strh	r3, [r4, #12]
 8003da4:	e7f9      	b.n	8003d9a <__sread+0x16>
 8003da6:	46c0      	nop			@ (mov r8, r8)
 8003da8:	ffffefff 	.word	0xffffefff

08003dac <__swrite>:
 8003dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dae:	001f      	movs	r7, r3
 8003db0:	898b      	ldrh	r3, [r1, #12]
 8003db2:	0005      	movs	r5, r0
 8003db4:	000c      	movs	r4, r1
 8003db6:	0016      	movs	r6, r2
 8003db8:	05db      	lsls	r3, r3, #23
 8003dba:	d505      	bpl.n	8003dc8 <__swrite+0x1c>
 8003dbc:	230e      	movs	r3, #14
 8003dbe:	5ec9      	ldrsh	r1, [r1, r3]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	2302      	movs	r3, #2
 8003dc4:	f000 f8f6 	bl	8003fb4 <_lseek_r>
 8003dc8:	89a3      	ldrh	r3, [r4, #12]
 8003dca:	4a05      	ldr	r2, [pc, #20]	@ (8003de0 <__swrite+0x34>)
 8003dcc:	0028      	movs	r0, r5
 8003dce:	4013      	ands	r3, r2
 8003dd0:	81a3      	strh	r3, [r4, #12]
 8003dd2:	0032      	movs	r2, r6
 8003dd4:	230e      	movs	r3, #14
 8003dd6:	5ee1      	ldrsh	r1, [r4, r3]
 8003dd8:	003b      	movs	r3, r7
 8003dda:	f000 f913 	bl	8004004 <_write_r>
 8003dde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003de0:	ffffefff 	.word	0xffffefff

08003de4 <__sseek>:
 8003de4:	b570      	push	{r4, r5, r6, lr}
 8003de6:	000c      	movs	r4, r1
 8003de8:	250e      	movs	r5, #14
 8003dea:	5f49      	ldrsh	r1, [r1, r5]
 8003dec:	f000 f8e2 	bl	8003fb4 <_lseek_r>
 8003df0:	89a3      	ldrh	r3, [r4, #12]
 8003df2:	1c42      	adds	r2, r0, #1
 8003df4:	d103      	bne.n	8003dfe <__sseek+0x1a>
 8003df6:	4a05      	ldr	r2, [pc, #20]	@ (8003e0c <__sseek+0x28>)
 8003df8:	4013      	ands	r3, r2
 8003dfa:	81a3      	strh	r3, [r4, #12]
 8003dfc:	bd70      	pop	{r4, r5, r6, pc}
 8003dfe:	2280      	movs	r2, #128	@ 0x80
 8003e00:	0152      	lsls	r2, r2, #5
 8003e02:	4313      	orrs	r3, r2
 8003e04:	81a3      	strh	r3, [r4, #12]
 8003e06:	6560      	str	r0, [r4, #84]	@ 0x54
 8003e08:	e7f8      	b.n	8003dfc <__sseek+0x18>
 8003e0a:	46c0      	nop			@ (mov r8, r8)
 8003e0c:	ffffefff 	.word	0xffffefff

08003e10 <__sclose>:
 8003e10:	b510      	push	{r4, lr}
 8003e12:	230e      	movs	r3, #14
 8003e14:	5ec9      	ldrsh	r1, [r1, r3]
 8003e16:	f000 f8bb 	bl	8003f90 <_close_r>
 8003e1a:	bd10      	pop	{r4, pc}

08003e1c <__swbuf_r>:
 8003e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e1e:	0006      	movs	r6, r0
 8003e20:	000d      	movs	r5, r1
 8003e22:	0014      	movs	r4, r2
 8003e24:	2800      	cmp	r0, #0
 8003e26:	d004      	beq.n	8003e32 <__swbuf_r+0x16>
 8003e28:	6a03      	ldr	r3, [r0, #32]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d101      	bne.n	8003e32 <__swbuf_r+0x16>
 8003e2e:	f7ff fecf 	bl	8003bd0 <__sinit>
 8003e32:	69a3      	ldr	r3, [r4, #24]
 8003e34:	60a3      	str	r3, [r4, #8]
 8003e36:	89a3      	ldrh	r3, [r4, #12]
 8003e38:	071b      	lsls	r3, r3, #28
 8003e3a:	d502      	bpl.n	8003e42 <__swbuf_r+0x26>
 8003e3c:	6923      	ldr	r3, [r4, #16]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d109      	bne.n	8003e56 <__swbuf_r+0x3a>
 8003e42:	0021      	movs	r1, r4
 8003e44:	0030      	movs	r0, r6
 8003e46:	f000 f82b 	bl	8003ea0 <__swsetup_r>
 8003e4a:	2800      	cmp	r0, #0
 8003e4c:	d003      	beq.n	8003e56 <__swbuf_r+0x3a>
 8003e4e:	2501      	movs	r5, #1
 8003e50:	426d      	negs	r5, r5
 8003e52:	0028      	movs	r0, r5
 8003e54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e56:	6923      	ldr	r3, [r4, #16]
 8003e58:	6820      	ldr	r0, [r4, #0]
 8003e5a:	b2ef      	uxtb	r7, r5
 8003e5c:	1ac0      	subs	r0, r0, r3
 8003e5e:	6963      	ldr	r3, [r4, #20]
 8003e60:	b2ed      	uxtb	r5, r5
 8003e62:	4283      	cmp	r3, r0
 8003e64:	dc05      	bgt.n	8003e72 <__swbuf_r+0x56>
 8003e66:	0021      	movs	r1, r4
 8003e68:	0030      	movs	r0, r6
 8003e6a:	f7ff fddd 	bl	8003a28 <_fflush_r>
 8003e6e:	2800      	cmp	r0, #0
 8003e70:	d1ed      	bne.n	8003e4e <__swbuf_r+0x32>
 8003e72:	68a3      	ldr	r3, [r4, #8]
 8003e74:	3001      	adds	r0, #1
 8003e76:	3b01      	subs	r3, #1
 8003e78:	60a3      	str	r3, [r4, #8]
 8003e7a:	6823      	ldr	r3, [r4, #0]
 8003e7c:	1c5a      	adds	r2, r3, #1
 8003e7e:	6022      	str	r2, [r4, #0]
 8003e80:	701f      	strb	r7, [r3, #0]
 8003e82:	6963      	ldr	r3, [r4, #20]
 8003e84:	4283      	cmp	r3, r0
 8003e86:	d004      	beq.n	8003e92 <__swbuf_r+0x76>
 8003e88:	89a3      	ldrh	r3, [r4, #12]
 8003e8a:	07db      	lsls	r3, r3, #31
 8003e8c:	d5e1      	bpl.n	8003e52 <__swbuf_r+0x36>
 8003e8e:	2d0a      	cmp	r5, #10
 8003e90:	d1df      	bne.n	8003e52 <__swbuf_r+0x36>
 8003e92:	0021      	movs	r1, r4
 8003e94:	0030      	movs	r0, r6
 8003e96:	f7ff fdc7 	bl	8003a28 <_fflush_r>
 8003e9a:	2800      	cmp	r0, #0
 8003e9c:	d0d9      	beq.n	8003e52 <__swbuf_r+0x36>
 8003e9e:	e7d6      	b.n	8003e4e <__swbuf_r+0x32>

08003ea0 <__swsetup_r>:
 8003ea0:	4b2d      	ldr	r3, [pc, #180]	@ (8003f58 <__swsetup_r+0xb8>)
 8003ea2:	b570      	push	{r4, r5, r6, lr}
 8003ea4:	0005      	movs	r5, r0
 8003ea6:	6818      	ldr	r0, [r3, #0]
 8003ea8:	000c      	movs	r4, r1
 8003eaa:	2800      	cmp	r0, #0
 8003eac:	d004      	beq.n	8003eb8 <__swsetup_r+0x18>
 8003eae:	6a03      	ldr	r3, [r0, #32]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d101      	bne.n	8003eb8 <__swsetup_r+0x18>
 8003eb4:	f7ff fe8c 	bl	8003bd0 <__sinit>
 8003eb8:	220c      	movs	r2, #12
 8003eba:	5ea3      	ldrsh	r3, [r4, r2]
 8003ebc:	071a      	lsls	r2, r3, #28
 8003ebe:	d423      	bmi.n	8003f08 <__swsetup_r+0x68>
 8003ec0:	06da      	lsls	r2, r3, #27
 8003ec2:	d407      	bmi.n	8003ed4 <__swsetup_r+0x34>
 8003ec4:	2209      	movs	r2, #9
 8003ec6:	602a      	str	r2, [r5, #0]
 8003ec8:	2240      	movs	r2, #64	@ 0x40
 8003eca:	2001      	movs	r0, #1
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	81a3      	strh	r3, [r4, #12]
 8003ed0:	4240      	negs	r0, r0
 8003ed2:	e03a      	b.n	8003f4a <__swsetup_r+0xaa>
 8003ed4:	075b      	lsls	r3, r3, #29
 8003ed6:	d513      	bpl.n	8003f00 <__swsetup_r+0x60>
 8003ed8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003eda:	2900      	cmp	r1, #0
 8003edc:	d008      	beq.n	8003ef0 <__swsetup_r+0x50>
 8003ede:	0023      	movs	r3, r4
 8003ee0:	3344      	adds	r3, #68	@ 0x44
 8003ee2:	4299      	cmp	r1, r3
 8003ee4:	d002      	beq.n	8003eec <__swsetup_r+0x4c>
 8003ee6:	0028      	movs	r0, r5
 8003ee8:	f000 f8d6 	bl	8004098 <_free_r>
 8003eec:	2300      	movs	r3, #0
 8003eee:	6363      	str	r3, [r4, #52]	@ 0x34
 8003ef0:	2224      	movs	r2, #36	@ 0x24
 8003ef2:	89a3      	ldrh	r3, [r4, #12]
 8003ef4:	4393      	bics	r3, r2
 8003ef6:	81a3      	strh	r3, [r4, #12]
 8003ef8:	2300      	movs	r3, #0
 8003efa:	6063      	str	r3, [r4, #4]
 8003efc:	6923      	ldr	r3, [r4, #16]
 8003efe:	6023      	str	r3, [r4, #0]
 8003f00:	2308      	movs	r3, #8
 8003f02:	89a2      	ldrh	r2, [r4, #12]
 8003f04:	4313      	orrs	r3, r2
 8003f06:	81a3      	strh	r3, [r4, #12]
 8003f08:	6923      	ldr	r3, [r4, #16]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d10b      	bne.n	8003f26 <__swsetup_r+0x86>
 8003f0e:	21a0      	movs	r1, #160	@ 0xa0
 8003f10:	2280      	movs	r2, #128	@ 0x80
 8003f12:	89a3      	ldrh	r3, [r4, #12]
 8003f14:	0089      	lsls	r1, r1, #2
 8003f16:	0092      	lsls	r2, r2, #2
 8003f18:	400b      	ands	r3, r1
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d003      	beq.n	8003f26 <__swsetup_r+0x86>
 8003f1e:	0021      	movs	r1, r4
 8003f20:	0028      	movs	r0, r5
 8003f22:	f000 fdfd 	bl	8004b20 <__smakebuf_r>
 8003f26:	220c      	movs	r2, #12
 8003f28:	5ea3      	ldrsh	r3, [r4, r2]
 8003f2a:	2101      	movs	r1, #1
 8003f2c:	001a      	movs	r2, r3
 8003f2e:	400a      	ands	r2, r1
 8003f30:	420b      	tst	r3, r1
 8003f32:	d00b      	beq.n	8003f4c <__swsetup_r+0xac>
 8003f34:	2200      	movs	r2, #0
 8003f36:	60a2      	str	r2, [r4, #8]
 8003f38:	6962      	ldr	r2, [r4, #20]
 8003f3a:	4252      	negs	r2, r2
 8003f3c:	61a2      	str	r2, [r4, #24]
 8003f3e:	2000      	movs	r0, #0
 8003f40:	6922      	ldr	r2, [r4, #16]
 8003f42:	4282      	cmp	r2, r0
 8003f44:	d101      	bne.n	8003f4a <__swsetup_r+0xaa>
 8003f46:	061a      	lsls	r2, r3, #24
 8003f48:	d4be      	bmi.n	8003ec8 <__swsetup_r+0x28>
 8003f4a:	bd70      	pop	{r4, r5, r6, pc}
 8003f4c:	0799      	lsls	r1, r3, #30
 8003f4e:	d400      	bmi.n	8003f52 <__swsetup_r+0xb2>
 8003f50:	6962      	ldr	r2, [r4, #20]
 8003f52:	60a2      	str	r2, [r4, #8]
 8003f54:	e7f3      	b.n	8003f3e <__swsetup_r+0x9e>
 8003f56:	46c0      	nop			@ (mov r8, r8)
 8003f58:	2000002c 	.word	0x2000002c

08003f5c <memset>:
 8003f5c:	0003      	movs	r3, r0
 8003f5e:	1882      	adds	r2, r0, r2
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d100      	bne.n	8003f66 <memset+0xa>
 8003f64:	4770      	bx	lr
 8003f66:	7019      	strb	r1, [r3, #0]
 8003f68:	3301      	adds	r3, #1
 8003f6a:	e7f9      	b.n	8003f60 <memset+0x4>

08003f6c <strncmp>:
 8003f6c:	b530      	push	{r4, r5, lr}
 8003f6e:	0005      	movs	r5, r0
 8003f70:	1e10      	subs	r0, r2, #0
 8003f72:	d00b      	beq.n	8003f8c <strncmp+0x20>
 8003f74:	2400      	movs	r4, #0
 8003f76:	3a01      	subs	r2, #1
 8003f78:	5d2b      	ldrb	r3, [r5, r4]
 8003f7a:	5d08      	ldrb	r0, [r1, r4]
 8003f7c:	4283      	cmp	r3, r0
 8003f7e:	d104      	bne.n	8003f8a <strncmp+0x1e>
 8003f80:	4294      	cmp	r4, r2
 8003f82:	d002      	beq.n	8003f8a <strncmp+0x1e>
 8003f84:	3401      	adds	r4, #1
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d1f6      	bne.n	8003f78 <strncmp+0xc>
 8003f8a:	1a18      	subs	r0, r3, r0
 8003f8c:	bd30      	pop	{r4, r5, pc}
	...

08003f90 <_close_r>:
 8003f90:	2300      	movs	r3, #0
 8003f92:	b570      	push	{r4, r5, r6, lr}
 8003f94:	4d06      	ldr	r5, [pc, #24]	@ (8003fb0 <_close_r+0x20>)
 8003f96:	0004      	movs	r4, r0
 8003f98:	0008      	movs	r0, r1
 8003f9a:	602b      	str	r3, [r5, #0]
 8003f9c:	f7fd fd7d 	bl	8001a9a <_close>
 8003fa0:	1c43      	adds	r3, r0, #1
 8003fa2:	d103      	bne.n	8003fac <_close_r+0x1c>
 8003fa4:	682b      	ldr	r3, [r5, #0]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d000      	beq.n	8003fac <_close_r+0x1c>
 8003faa:	6023      	str	r3, [r4, #0]
 8003fac:	bd70      	pop	{r4, r5, r6, pc}
 8003fae:	46c0      	nop			@ (mov r8, r8)
 8003fb0:	200002d8 	.word	0x200002d8

08003fb4 <_lseek_r>:
 8003fb4:	b570      	push	{r4, r5, r6, lr}
 8003fb6:	0004      	movs	r4, r0
 8003fb8:	0008      	movs	r0, r1
 8003fba:	0011      	movs	r1, r2
 8003fbc:	001a      	movs	r2, r3
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	4d05      	ldr	r5, [pc, #20]	@ (8003fd8 <_lseek_r+0x24>)
 8003fc2:	602b      	str	r3, [r5, #0]
 8003fc4:	f7fd fd8a 	bl	8001adc <_lseek>
 8003fc8:	1c43      	adds	r3, r0, #1
 8003fca:	d103      	bne.n	8003fd4 <_lseek_r+0x20>
 8003fcc:	682b      	ldr	r3, [r5, #0]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d000      	beq.n	8003fd4 <_lseek_r+0x20>
 8003fd2:	6023      	str	r3, [r4, #0]
 8003fd4:	bd70      	pop	{r4, r5, r6, pc}
 8003fd6:	46c0      	nop			@ (mov r8, r8)
 8003fd8:	200002d8 	.word	0x200002d8

08003fdc <_read_r>:
 8003fdc:	b570      	push	{r4, r5, r6, lr}
 8003fde:	0004      	movs	r4, r0
 8003fe0:	0008      	movs	r0, r1
 8003fe2:	0011      	movs	r1, r2
 8003fe4:	001a      	movs	r2, r3
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	4d05      	ldr	r5, [pc, #20]	@ (8004000 <_read_r+0x24>)
 8003fea:	602b      	str	r3, [r5, #0]
 8003fec:	f7fd fd38 	bl	8001a60 <_read>
 8003ff0:	1c43      	adds	r3, r0, #1
 8003ff2:	d103      	bne.n	8003ffc <_read_r+0x20>
 8003ff4:	682b      	ldr	r3, [r5, #0]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d000      	beq.n	8003ffc <_read_r+0x20>
 8003ffa:	6023      	str	r3, [r4, #0]
 8003ffc:	bd70      	pop	{r4, r5, r6, pc}
 8003ffe:	46c0      	nop			@ (mov r8, r8)
 8004000:	200002d8 	.word	0x200002d8

08004004 <_write_r>:
 8004004:	b570      	push	{r4, r5, r6, lr}
 8004006:	0004      	movs	r4, r0
 8004008:	0008      	movs	r0, r1
 800400a:	0011      	movs	r1, r2
 800400c:	001a      	movs	r2, r3
 800400e:	2300      	movs	r3, #0
 8004010:	4d05      	ldr	r5, [pc, #20]	@ (8004028 <_write_r+0x24>)
 8004012:	602b      	str	r3, [r5, #0]
 8004014:	f7fc f9b6 	bl	8000384 <_write>
 8004018:	1c43      	adds	r3, r0, #1
 800401a:	d103      	bne.n	8004024 <_write_r+0x20>
 800401c:	682b      	ldr	r3, [r5, #0]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d000      	beq.n	8004024 <_write_r+0x20>
 8004022:	6023      	str	r3, [r4, #0]
 8004024:	bd70      	pop	{r4, r5, r6, pc}
 8004026:	46c0      	nop			@ (mov r8, r8)
 8004028:	200002d8 	.word	0x200002d8

0800402c <__errno>:
 800402c:	4b01      	ldr	r3, [pc, #4]	@ (8004034 <__errno+0x8>)
 800402e:	6818      	ldr	r0, [r3, #0]
 8004030:	4770      	bx	lr
 8004032:	46c0      	nop			@ (mov r8, r8)
 8004034:	2000002c 	.word	0x2000002c

08004038 <__libc_init_array>:
 8004038:	b570      	push	{r4, r5, r6, lr}
 800403a:	2600      	movs	r6, #0
 800403c:	4c0c      	ldr	r4, [pc, #48]	@ (8004070 <__libc_init_array+0x38>)
 800403e:	4d0d      	ldr	r5, [pc, #52]	@ (8004074 <__libc_init_array+0x3c>)
 8004040:	1b64      	subs	r4, r4, r5
 8004042:	10a4      	asrs	r4, r4, #2
 8004044:	42a6      	cmp	r6, r4
 8004046:	d109      	bne.n	800405c <__libc_init_array+0x24>
 8004048:	2600      	movs	r6, #0
 800404a:	f000 fe37 	bl	8004cbc <_init>
 800404e:	4c0a      	ldr	r4, [pc, #40]	@ (8004078 <__libc_init_array+0x40>)
 8004050:	4d0a      	ldr	r5, [pc, #40]	@ (800407c <__libc_init_array+0x44>)
 8004052:	1b64      	subs	r4, r4, r5
 8004054:	10a4      	asrs	r4, r4, #2
 8004056:	42a6      	cmp	r6, r4
 8004058:	d105      	bne.n	8004066 <__libc_init_array+0x2e>
 800405a:	bd70      	pop	{r4, r5, r6, pc}
 800405c:	00b3      	lsls	r3, r6, #2
 800405e:	58eb      	ldr	r3, [r5, r3]
 8004060:	4798      	blx	r3
 8004062:	3601      	adds	r6, #1
 8004064:	e7ee      	b.n	8004044 <__libc_init_array+0xc>
 8004066:	00b3      	lsls	r3, r6, #2
 8004068:	58eb      	ldr	r3, [r5, r3]
 800406a:	4798      	blx	r3
 800406c:	3601      	adds	r6, #1
 800406e:	e7f2      	b.n	8004056 <__libc_init_array+0x1e>
 8004070:	08005280 	.word	0x08005280
 8004074:	08005280 	.word	0x08005280
 8004078:	08005284 	.word	0x08005284
 800407c:	08005280 	.word	0x08005280

08004080 <__retarget_lock_init_recursive>:
 8004080:	4770      	bx	lr

08004082 <__retarget_lock_acquire_recursive>:
 8004082:	4770      	bx	lr

08004084 <__retarget_lock_release_recursive>:
 8004084:	4770      	bx	lr

08004086 <memcpy>:
 8004086:	2300      	movs	r3, #0
 8004088:	b510      	push	{r4, lr}
 800408a:	429a      	cmp	r2, r3
 800408c:	d100      	bne.n	8004090 <memcpy+0xa>
 800408e:	bd10      	pop	{r4, pc}
 8004090:	5ccc      	ldrb	r4, [r1, r3]
 8004092:	54c4      	strb	r4, [r0, r3]
 8004094:	3301      	adds	r3, #1
 8004096:	e7f8      	b.n	800408a <memcpy+0x4>

08004098 <_free_r>:
 8004098:	b570      	push	{r4, r5, r6, lr}
 800409a:	0005      	movs	r5, r0
 800409c:	1e0c      	subs	r4, r1, #0
 800409e:	d010      	beq.n	80040c2 <_free_r+0x2a>
 80040a0:	3c04      	subs	r4, #4
 80040a2:	6823      	ldr	r3, [r4, #0]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	da00      	bge.n	80040aa <_free_r+0x12>
 80040a8:	18e4      	adds	r4, r4, r3
 80040aa:	0028      	movs	r0, r5
 80040ac:	f000 f8e0 	bl	8004270 <__malloc_lock>
 80040b0:	4a1d      	ldr	r2, [pc, #116]	@ (8004128 <_free_r+0x90>)
 80040b2:	6813      	ldr	r3, [r2, #0]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d105      	bne.n	80040c4 <_free_r+0x2c>
 80040b8:	6063      	str	r3, [r4, #4]
 80040ba:	6014      	str	r4, [r2, #0]
 80040bc:	0028      	movs	r0, r5
 80040be:	f000 f8df 	bl	8004280 <__malloc_unlock>
 80040c2:	bd70      	pop	{r4, r5, r6, pc}
 80040c4:	42a3      	cmp	r3, r4
 80040c6:	d908      	bls.n	80040da <_free_r+0x42>
 80040c8:	6820      	ldr	r0, [r4, #0]
 80040ca:	1821      	adds	r1, r4, r0
 80040cc:	428b      	cmp	r3, r1
 80040ce:	d1f3      	bne.n	80040b8 <_free_r+0x20>
 80040d0:	6819      	ldr	r1, [r3, #0]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	1809      	adds	r1, r1, r0
 80040d6:	6021      	str	r1, [r4, #0]
 80040d8:	e7ee      	b.n	80040b8 <_free_r+0x20>
 80040da:	001a      	movs	r2, r3
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d001      	beq.n	80040e6 <_free_r+0x4e>
 80040e2:	42a3      	cmp	r3, r4
 80040e4:	d9f9      	bls.n	80040da <_free_r+0x42>
 80040e6:	6811      	ldr	r1, [r2, #0]
 80040e8:	1850      	adds	r0, r2, r1
 80040ea:	42a0      	cmp	r0, r4
 80040ec:	d10b      	bne.n	8004106 <_free_r+0x6e>
 80040ee:	6820      	ldr	r0, [r4, #0]
 80040f0:	1809      	adds	r1, r1, r0
 80040f2:	1850      	adds	r0, r2, r1
 80040f4:	6011      	str	r1, [r2, #0]
 80040f6:	4283      	cmp	r3, r0
 80040f8:	d1e0      	bne.n	80040bc <_free_r+0x24>
 80040fa:	6818      	ldr	r0, [r3, #0]
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	1841      	adds	r1, r0, r1
 8004100:	6011      	str	r1, [r2, #0]
 8004102:	6053      	str	r3, [r2, #4]
 8004104:	e7da      	b.n	80040bc <_free_r+0x24>
 8004106:	42a0      	cmp	r0, r4
 8004108:	d902      	bls.n	8004110 <_free_r+0x78>
 800410a:	230c      	movs	r3, #12
 800410c:	602b      	str	r3, [r5, #0]
 800410e:	e7d5      	b.n	80040bc <_free_r+0x24>
 8004110:	6820      	ldr	r0, [r4, #0]
 8004112:	1821      	adds	r1, r4, r0
 8004114:	428b      	cmp	r3, r1
 8004116:	d103      	bne.n	8004120 <_free_r+0x88>
 8004118:	6819      	ldr	r1, [r3, #0]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	1809      	adds	r1, r1, r0
 800411e:	6021      	str	r1, [r4, #0]
 8004120:	6063      	str	r3, [r4, #4]
 8004122:	6054      	str	r4, [r2, #4]
 8004124:	e7ca      	b.n	80040bc <_free_r+0x24>
 8004126:	46c0      	nop			@ (mov r8, r8)
 8004128:	200002e4 	.word	0x200002e4

0800412c <sbrk_aligned>:
 800412c:	b570      	push	{r4, r5, r6, lr}
 800412e:	4e0f      	ldr	r6, [pc, #60]	@ (800416c <sbrk_aligned+0x40>)
 8004130:	000d      	movs	r5, r1
 8004132:	6831      	ldr	r1, [r6, #0]
 8004134:	0004      	movs	r4, r0
 8004136:	2900      	cmp	r1, #0
 8004138:	d102      	bne.n	8004140 <sbrk_aligned+0x14>
 800413a:	f000 fd69 	bl	8004c10 <_sbrk_r>
 800413e:	6030      	str	r0, [r6, #0]
 8004140:	0029      	movs	r1, r5
 8004142:	0020      	movs	r0, r4
 8004144:	f000 fd64 	bl	8004c10 <_sbrk_r>
 8004148:	1c43      	adds	r3, r0, #1
 800414a:	d103      	bne.n	8004154 <sbrk_aligned+0x28>
 800414c:	2501      	movs	r5, #1
 800414e:	426d      	negs	r5, r5
 8004150:	0028      	movs	r0, r5
 8004152:	bd70      	pop	{r4, r5, r6, pc}
 8004154:	2303      	movs	r3, #3
 8004156:	1cc5      	adds	r5, r0, #3
 8004158:	439d      	bics	r5, r3
 800415a:	42a8      	cmp	r0, r5
 800415c:	d0f8      	beq.n	8004150 <sbrk_aligned+0x24>
 800415e:	1a29      	subs	r1, r5, r0
 8004160:	0020      	movs	r0, r4
 8004162:	f000 fd55 	bl	8004c10 <_sbrk_r>
 8004166:	3001      	adds	r0, #1
 8004168:	d1f2      	bne.n	8004150 <sbrk_aligned+0x24>
 800416a:	e7ef      	b.n	800414c <sbrk_aligned+0x20>
 800416c:	200002e0 	.word	0x200002e0

08004170 <_malloc_r>:
 8004170:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004172:	2203      	movs	r2, #3
 8004174:	1ccb      	adds	r3, r1, #3
 8004176:	4393      	bics	r3, r2
 8004178:	3308      	adds	r3, #8
 800417a:	0005      	movs	r5, r0
 800417c:	001f      	movs	r7, r3
 800417e:	2b0c      	cmp	r3, #12
 8004180:	d234      	bcs.n	80041ec <_malloc_r+0x7c>
 8004182:	270c      	movs	r7, #12
 8004184:	42b9      	cmp	r1, r7
 8004186:	d833      	bhi.n	80041f0 <_malloc_r+0x80>
 8004188:	0028      	movs	r0, r5
 800418a:	f000 f871 	bl	8004270 <__malloc_lock>
 800418e:	4e37      	ldr	r6, [pc, #220]	@ (800426c <_malloc_r+0xfc>)
 8004190:	6833      	ldr	r3, [r6, #0]
 8004192:	001c      	movs	r4, r3
 8004194:	2c00      	cmp	r4, #0
 8004196:	d12f      	bne.n	80041f8 <_malloc_r+0x88>
 8004198:	0039      	movs	r1, r7
 800419a:	0028      	movs	r0, r5
 800419c:	f7ff ffc6 	bl	800412c <sbrk_aligned>
 80041a0:	0004      	movs	r4, r0
 80041a2:	1c43      	adds	r3, r0, #1
 80041a4:	d15f      	bne.n	8004266 <_malloc_r+0xf6>
 80041a6:	6834      	ldr	r4, [r6, #0]
 80041a8:	9400      	str	r4, [sp, #0]
 80041aa:	9b00      	ldr	r3, [sp, #0]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d14a      	bne.n	8004246 <_malloc_r+0xd6>
 80041b0:	2c00      	cmp	r4, #0
 80041b2:	d052      	beq.n	800425a <_malloc_r+0xea>
 80041b4:	6823      	ldr	r3, [r4, #0]
 80041b6:	0028      	movs	r0, r5
 80041b8:	18e3      	adds	r3, r4, r3
 80041ba:	9900      	ldr	r1, [sp, #0]
 80041bc:	9301      	str	r3, [sp, #4]
 80041be:	f000 fd27 	bl	8004c10 <_sbrk_r>
 80041c2:	9b01      	ldr	r3, [sp, #4]
 80041c4:	4283      	cmp	r3, r0
 80041c6:	d148      	bne.n	800425a <_malloc_r+0xea>
 80041c8:	6823      	ldr	r3, [r4, #0]
 80041ca:	0028      	movs	r0, r5
 80041cc:	1aff      	subs	r7, r7, r3
 80041ce:	0039      	movs	r1, r7
 80041d0:	f7ff ffac 	bl	800412c <sbrk_aligned>
 80041d4:	3001      	adds	r0, #1
 80041d6:	d040      	beq.n	800425a <_malloc_r+0xea>
 80041d8:	6823      	ldr	r3, [r4, #0]
 80041da:	19db      	adds	r3, r3, r7
 80041dc:	6023      	str	r3, [r4, #0]
 80041de:	6833      	ldr	r3, [r6, #0]
 80041e0:	685a      	ldr	r2, [r3, #4]
 80041e2:	2a00      	cmp	r2, #0
 80041e4:	d133      	bne.n	800424e <_malloc_r+0xde>
 80041e6:	9b00      	ldr	r3, [sp, #0]
 80041e8:	6033      	str	r3, [r6, #0]
 80041ea:	e019      	b.n	8004220 <_malloc_r+0xb0>
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	dac9      	bge.n	8004184 <_malloc_r+0x14>
 80041f0:	230c      	movs	r3, #12
 80041f2:	602b      	str	r3, [r5, #0]
 80041f4:	2000      	movs	r0, #0
 80041f6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80041f8:	6821      	ldr	r1, [r4, #0]
 80041fa:	1bc9      	subs	r1, r1, r7
 80041fc:	d420      	bmi.n	8004240 <_malloc_r+0xd0>
 80041fe:	290b      	cmp	r1, #11
 8004200:	d90a      	bls.n	8004218 <_malloc_r+0xa8>
 8004202:	19e2      	adds	r2, r4, r7
 8004204:	6027      	str	r7, [r4, #0]
 8004206:	42a3      	cmp	r3, r4
 8004208:	d104      	bne.n	8004214 <_malloc_r+0xa4>
 800420a:	6032      	str	r2, [r6, #0]
 800420c:	6863      	ldr	r3, [r4, #4]
 800420e:	6011      	str	r1, [r2, #0]
 8004210:	6053      	str	r3, [r2, #4]
 8004212:	e005      	b.n	8004220 <_malloc_r+0xb0>
 8004214:	605a      	str	r2, [r3, #4]
 8004216:	e7f9      	b.n	800420c <_malloc_r+0x9c>
 8004218:	6862      	ldr	r2, [r4, #4]
 800421a:	42a3      	cmp	r3, r4
 800421c:	d10e      	bne.n	800423c <_malloc_r+0xcc>
 800421e:	6032      	str	r2, [r6, #0]
 8004220:	0028      	movs	r0, r5
 8004222:	f000 f82d 	bl	8004280 <__malloc_unlock>
 8004226:	0020      	movs	r0, r4
 8004228:	2207      	movs	r2, #7
 800422a:	300b      	adds	r0, #11
 800422c:	1d23      	adds	r3, r4, #4
 800422e:	4390      	bics	r0, r2
 8004230:	1ac2      	subs	r2, r0, r3
 8004232:	4298      	cmp	r0, r3
 8004234:	d0df      	beq.n	80041f6 <_malloc_r+0x86>
 8004236:	1a1b      	subs	r3, r3, r0
 8004238:	50a3      	str	r3, [r4, r2]
 800423a:	e7dc      	b.n	80041f6 <_malloc_r+0x86>
 800423c:	605a      	str	r2, [r3, #4]
 800423e:	e7ef      	b.n	8004220 <_malloc_r+0xb0>
 8004240:	0023      	movs	r3, r4
 8004242:	6864      	ldr	r4, [r4, #4]
 8004244:	e7a6      	b.n	8004194 <_malloc_r+0x24>
 8004246:	9c00      	ldr	r4, [sp, #0]
 8004248:	6863      	ldr	r3, [r4, #4]
 800424a:	9300      	str	r3, [sp, #0]
 800424c:	e7ad      	b.n	80041aa <_malloc_r+0x3a>
 800424e:	001a      	movs	r2, r3
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	42a3      	cmp	r3, r4
 8004254:	d1fb      	bne.n	800424e <_malloc_r+0xde>
 8004256:	2300      	movs	r3, #0
 8004258:	e7da      	b.n	8004210 <_malloc_r+0xa0>
 800425a:	230c      	movs	r3, #12
 800425c:	0028      	movs	r0, r5
 800425e:	602b      	str	r3, [r5, #0]
 8004260:	f000 f80e 	bl	8004280 <__malloc_unlock>
 8004264:	e7c6      	b.n	80041f4 <_malloc_r+0x84>
 8004266:	6007      	str	r7, [r0, #0]
 8004268:	e7da      	b.n	8004220 <_malloc_r+0xb0>
 800426a:	46c0      	nop			@ (mov r8, r8)
 800426c:	200002e4 	.word	0x200002e4

08004270 <__malloc_lock>:
 8004270:	b510      	push	{r4, lr}
 8004272:	4802      	ldr	r0, [pc, #8]	@ (800427c <__malloc_lock+0xc>)
 8004274:	f7ff ff05 	bl	8004082 <__retarget_lock_acquire_recursive>
 8004278:	bd10      	pop	{r4, pc}
 800427a:	46c0      	nop			@ (mov r8, r8)
 800427c:	200002dc 	.word	0x200002dc

08004280 <__malloc_unlock>:
 8004280:	b510      	push	{r4, lr}
 8004282:	4802      	ldr	r0, [pc, #8]	@ (800428c <__malloc_unlock+0xc>)
 8004284:	f7ff fefe 	bl	8004084 <__retarget_lock_release_recursive>
 8004288:	bd10      	pop	{r4, pc}
 800428a:	46c0      	nop			@ (mov r8, r8)
 800428c:	200002dc 	.word	0x200002dc

08004290 <__ssputs_r>:
 8004290:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004292:	688e      	ldr	r6, [r1, #8]
 8004294:	b085      	sub	sp, #20
 8004296:	001f      	movs	r7, r3
 8004298:	000c      	movs	r4, r1
 800429a:	680b      	ldr	r3, [r1, #0]
 800429c:	9002      	str	r0, [sp, #8]
 800429e:	9203      	str	r2, [sp, #12]
 80042a0:	42be      	cmp	r6, r7
 80042a2:	d830      	bhi.n	8004306 <__ssputs_r+0x76>
 80042a4:	210c      	movs	r1, #12
 80042a6:	5e62      	ldrsh	r2, [r4, r1]
 80042a8:	2190      	movs	r1, #144	@ 0x90
 80042aa:	00c9      	lsls	r1, r1, #3
 80042ac:	420a      	tst	r2, r1
 80042ae:	d028      	beq.n	8004302 <__ssputs_r+0x72>
 80042b0:	2003      	movs	r0, #3
 80042b2:	6921      	ldr	r1, [r4, #16]
 80042b4:	1a5b      	subs	r3, r3, r1
 80042b6:	9301      	str	r3, [sp, #4]
 80042b8:	6963      	ldr	r3, [r4, #20]
 80042ba:	4343      	muls	r3, r0
 80042bc:	9801      	ldr	r0, [sp, #4]
 80042be:	0fdd      	lsrs	r5, r3, #31
 80042c0:	18ed      	adds	r5, r5, r3
 80042c2:	1c7b      	adds	r3, r7, #1
 80042c4:	181b      	adds	r3, r3, r0
 80042c6:	106d      	asrs	r5, r5, #1
 80042c8:	42ab      	cmp	r3, r5
 80042ca:	d900      	bls.n	80042ce <__ssputs_r+0x3e>
 80042cc:	001d      	movs	r5, r3
 80042ce:	0552      	lsls	r2, r2, #21
 80042d0:	d528      	bpl.n	8004324 <__ssputs_r+0x94>
 80042d2:	0029      	movs	r1, r5
 80042d4:	9802      	ldr	r0, [sp, #8]
 80042d6:	f7ff ff4b 	bl	8004170 <_malloc_r>
 80042da:	1e06      	subs	r6, r0, #0
 80042dc:	d02c      	beq.n	8004338 <__ssputs_r+0xa8>
 80042de:	9a01      	ldr	r2, [sp, #4]
 80042e0:	6921      	ldr	r1, [r4, #16]
 80042e2:	f7ff fed0 	bl	8004086 <memcpy>
 80042e6:	89a2      	ldrh	r2, [r4, #12]
 80042e8:	4b18      	ldr	r3, [pc, #96]	@ (800434c <__ssputs_r+0xbc>)
 80042ea:	401a      	ands	r2, r3
 80042ec:	2380      	movs	r3, #128	@ 0x80
 80042ee:	4313      	orrs	r3, r2
 80042f0:	81a3      	strh	r3, [r4, #12]
 80042f2:	9b01      	ldr	r3, [sp, #4]
 80042f4:	6126      	str	r6, [r4, #16]
 80042f6:	18f6      	adds	r6, r6, r3
 80042f8:	6026      	str	r6, [r4, #0]
 80042fa:	003e      	movs	r6, r7
 80042fc:	6165      	str	r5, [r4, #20]
 80042fe:	1aed      	subs	r5, r5, r3
 8004300:	60a5      	str	r5, [r4, #8]
 8004302:	42be      	cmp	r6, r7
 8004304:	d900      	bls.n	8004308 <__ssputs_r+0x78>
 8004306:	003e      	movs	r6, r7
 8004308:	0032      	movs	r2, r6
 800430a:	9903      	ldr	r1, [sp, #12]
 800430c:	6820      	ldr	r0, [r4, #0]
 800430e:	f000 fc48 	bl	8004ba2 <memmove>
 8004312:	2000      	movs	r0, #0
 8004314:	68a3      	ldr	r3, [r4, #8]
 8004316:	1b9b      	subs	r3, r3, r6
 8004318:	60a3      	str	r3, [r4, #8]
 800431a:	6823      	ldr	r3, [r4, #0]
 800431c:	199b      	adds	r3, r3, r6
 800431e:	6023      	str	r3, [r4, #0]
 8004320:	b005      	add	sp, #20
 8004322:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004324:	002a      	movs	r2, r5
 8004326:	9802      	ldr	r0, [sp, #8]
 8004328:	f000 fc8f 	bl	8004c4a <_realloc_r>
 800432c:	1e06      	subs	r6, r0, #0
 800432e:	d1e0      	bne.n	80042f2 <__ssputs_r+0x62>
 8004330:	6921      	ldr	r1, [r4, #16]
 8004332:	9802      	ldr	r0, [sp, #8]
 8004334:	f7ff feb0 	bl	8004098 <_free_r>
 8004338:	230c      	movs	r3, #12
 800433a:	2001      	movs	r0, #1
 800433c:	9a02      	ldr	r2, [sp, #8]
 800433e:	4240      	negs	r0, r0
 8004340:	6013      	str	r3, [r2, #0]
 8004342:	89a2      	ldrh	r2, [r4, #12]
 8004344:	3334      	adds	r3, #52	@ 0x34
 8004346:	4313      	orrs	r3, r2
 8004348:	81a3      	strh	r3, [r4, #12]
 800434a:	e7e9      	b.n	8004320 <__ssputs_r+0x90>
 800434c:	fffffb7f 	.word	0xfffffb7f

08004350 <_svfiprintf_r>:
 8004350:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004352:	b0a1      	sub	sp, #132	@ 0x84
 8004354:	9003      	str	r0, [sp, #12]
 8004356:	001d      	movs	r5, r3
 8004358:	898b      	ldrh	r3, [r1, #12]
 800435a:	000f      	movs	r7, r1
 800435c:	0016      	movs	r6, r2
 800435e:	061b      	lsls	r3, r3, #24
 8004360:	d511      	bpl.n	8004386 <_svfiprintf_r+0x36>
 8004362:	690b      	ldr	r3, [r1, #16]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d10e      	bne.n	8004386 <_svfiprintf_r+0x36>
 8004368:	2140      	movs	r1, #64	@ 0x40
 800436a:	f7ff ff01 	bl	8004170 <_malloc_r>
 800436e:	6038      	str	r0, [r7, #0]
 8004370:	6138      	str	r0, [r7, #16]
 8004372:	2800      	cmp	r0, #0
 8004374:	d105      	bne.n	8004382 <_svfiprintf_r+0x32>
 8004376:	230c      	movs	r3, #12
 8004378:	9a03      	ldr	r2, [sp, #12]
 800437a:	6013      	str	r3, [r2, #0]
 800437c:	2001      	movs	r0, #1
 800437e:	4240      	negs	r0, r0
 8004380:	e0cf      	b.n	8004522 <_svfiprintf_r+0x1d2>
 8004382:	2340      	movs	r3, #64	@ 0x40
 8004384:	617b      	str	r3, [r7, #20]
 8004386:	2300      	movs	r3, #0
 8004388:	ac08      	add	r4, sp, #32
 800438a:	6163      	str	r3, [r4, #20]
 800438c:	3320      	adds	r3, #32
 800438e:	7663      	strb	r3, [r4, #25]
 8004390:	3310      	adds	r3, #16
 8004392:	76a3      	strb	r3, [r4, #26]
 8004394:	9507      	str	r5, [sp, #28]
 8004396:	0035      	movs	r5, r6
 8004398:	782b      	ldrb	r3, [r5, #0]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d001      	beq.n	80043a2 <_svfiprintf_r+0x52>
 800439e:	2b25      	cmp	r3, #37	@ 0x25
 80043a0:	d148      	bne.n	8004434 <_svfiprintf_r+0xe4>
 80043a2:	1bab      	subs	r3, r5, r6
 80043a4:	9305      	str	r3, [sp, #20]
 80043a6:	42b5      	cmp	r5, r6
 80043a8:	d00b      	beq.n	80043c2 <_svfiprintf_r+0x72>
 80043aa:	0032      	movs	r2, r6
 80043ac:	0039      	movs	r1, r7
 80043ae:	9803      	ldr	r0, [sp, #12]
 80043b0:	f7ff ff6e 	bl	8004290 <__ssputs_r>
 80043b4:	3001      	adds	r0, #1
 80043b6:	d100      	bne.n	80043ba <_svfiprintf_r+0x6a>
 80043b8:	e0ae      	b.n	8004518 <_svfiprintf_r+0x1c8>
 80043ba:	6963      	ldr	r3, [r4, #20]
 80043bc:	9a05      	ldr	r2, [sp, #20]
 80043be:	189b      	adds	r3, r3, r2
 80043c0:	6163      	str	r3, [r4, #20]
 80043c2:	782b      	ldrb	r3, [r5, #0]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d100      	bne.n	80043ca <_svfiprintf_r+0x7a>
 80043c8:	e0a6      	b.n	8004518 <_svfiprintf_r+0x1c8>
 80043ca:	2201      	movs	r2, #1
 80043cc:	2300      	movs	r3, #0
 80043ce:	4252      	negs	r2, r2
 80043d0:	6062      	str	r2, [r4, #4]
 80043d2:	a904      	add	r1, sp, #16
 80043d4:	3254      	adds	r2, #84	@ 0x54
 80043d6:	1852      	adds	r2, r2, r1
 80043d8:	1c6e      	adds	r6, r5, #1
 80043da:	6023      	str	r3, [r4, #0]
 80043dc:	60e3      	str	r3, [r4, #12]
 80043de:	60a3      	str	r3, [r4, #8]
 80043e0:	7013      	strb	r3, [r2, #0]
 80043e2:	65a3      	str	r3, [r4, #88]	@ 0x58
 80043e4:	4b54      	ldr	r3, [pc, #336]	@ (8004538 <_svfiprintf_r+0x1e8>)
 80043e6:	2205      	movs	r2, #5
 80043e8:	0018      	movs	r0, r3
 80043ea:	7831      	ldrb	r1, [r6, #0]
 80043ec:	9305      	str	r3, [sp, #20]
 80043ee:	f000 fc21 	bl	8004c34 <memchr>
 80043f2:	1c75      	adds	r5, r6, #1
 80043f4:	2800      	cmp	r0, #0
 80043f6:	d11f      	bne.n	8004438 <_svfiprintf_r+0xe8>
 80043f8:	6822      	ldr	r2, [r4, #0]
 80043fa:	06d3      	lsls	r3, r2, #27
 80043fc:	d504      	bpl.n	8004408 <_svfiprintf_r+0xb8>
 80043fe:	2353      	movs	r3, #83	@ 0x53
 8004400:	a904      	add	r1, sp, #16
 8004402:	185b      	adds	r3, r3, r1
 8004404:	2120      	movs	r1, #32
 8004406:	7019      	strb	r1, [r3, #0]
 8004408:	0713      	lsls	r3, r2, #28
 800440a:	d504      	bpl.n	8004416 <_svfiprintf_r+0xc6>
 800440c:	2353      	movs	r3, #83	@ 0x53
 800440e:	a904      	add	r1, sp, #16
 8004410:	185b      	adds	r3, r3, r1
 8004412:	212b      	movs	r1, #43	@ 0x2b
 8004414:	7019      	strb	r1, [r3, #0]
 8004416:	7833      	ldrb	r3, [r6, #0]
 8004418:	2b2a      	cmp	r3, #42	@ 0x2a
 800441a:	d016      	beq.n	800444a <_svfiprintf_r+0xfa>
 800441c:	0035      	movs	r5, r6
 800441e:	2100      	movs	r1, #0
 8004420:	200a      	movs	r0, #10
 8004422:	68e3      	ldr	r3, [r4, #12]
 8004424:	782a      	ldrb	r2, [r5, #0]
 8004426:	1c6e      	adds	r6, r5, #1
 8004428:	3a30      	subs	r2, #48	@ 0x30
 800442a:	2a09      	cmp	r2, #9
 800442c:	d950      	bls.n	80044d0 <_svfiprintf_r+0x180>
 800442e:	2900      	cmp	r1, #0
 8004430:	d111      	bne.n	8004456 <_svfiprintf_r+0x106>
 8004432:	e017      	b.n	8004464 <_svfiprintf_r+0x114>
 8004434:	3501      	adds	r5, #1
 8004436:	e7af      	b.n	8004398 <_svfiprintf_r+0x48>
 8004438:	9b05      	ldr	r3, [sp, #20]
 800443a:	6822      	ldr	r2, [r4, #0]
 800443c:	1ac0      	subs	r0, r0, r3
 800443e:	2301      	movs	r3, #1
 8004440:	4083      	lsls	r3, r0
 8004442:	4313      	orrs	r3, r2
 8004444:	002e      	movs	r6, r5
 8004446:	6023      	str	r3, [r4, #0]
 8004448:	e7cc      	b.n	80043e4 <_svfiprintf_r+0x94>
 800444a:	9b07      	ldr	r3, [sp, #28]
 800444c:	1d19      	adds	r1, r3, #4
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	9107      	str	r1, [sp, #28]
 8004452:	2b00      	cmp	r3, #0
 8004454:	db01      	blt.n	800445a <_svfiprintf_r+0x10a>
 8004456:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004458:	e004      	b.n	8004464 <_svfiprintf_r+0x114>
 800445a:	425b      	negs	r3, r3
 800445c:	60e3      	str	r3, [r4, #12]
 800445e:	2302      	movs	r3, #2
 8004460:	4313      	orrs	r3, r2
 8004462:	6023      	str	r3, [r4, #0]
 8004464:	782b      	ldrb	r3, [r5, #0]
 8004466:	2b2e      	cmp	r3, #46	@ 0x2e
 8004468:	d10c      	bne.n	8004484 <_svfiprintf_r+0x134>
 800446a:	786b      	ldrb	r3, [r5, #1]
 800446c:	2b2a      	cmp	r3, #42	@ 0x2a
 800446e:	d134      	bne.n	80044da <_svfiprintf_r+0x18a>
 8004470:	9b07      	ldr	r3, [sp, #28]
 8004472:	3502      	adds	r5, #2
 8004474:	1d1a      	adds	r2, r3, #4
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	9207      	str	r2, [sp, #28]
 800447a:	2b00      	cmp	r3, #0
 800447c:	da01      	bge.n	8004482 <_svfiprintf_r+0x132>
 800447e:	2301      	movs	r3, #1
 8004480:	425b      	negs	r3, r3
 8004482:	9309      	str	r3, [sp, #36]	@ 0x24
 8004484:	4e2d      	ldr	r6, [pc, #180]	@ (800453c <_svfiprintf_r+0x1ec>)
 8004486:	2203      	movs	r2, #3
 8004488:	0030      	movs	r0, r6
 800448a:	7829      	ldrb	r1, [r5, #0]
 800448c:	f000 fbd2 	bl	8004c34 <memchr>
 8004490:	2800      	cmp	r0, #0
 8004492:	d006      	beq.n	80044a2 <_svfiprintf_r+0x152>
 8004494:	2340      	movs	r3, #64	@ 0x40
 8004496:	1b80      	subs	r0, r0, r6
 8004498:	4083      	lsls	r3, r0
 800449a:	6822      	ldr	r2, [r4, #0]
 800449c:	3501      	adds	r5, #1
 800449e:	4313      	orrs	r3, r2
 80044a0:	6023      	str	r3, [r4, #0]
 80044a2:	7829      	ldrb	r1, [r5, #0]
 80044a4:	2206      	movs	r2, #6
 80044a6:	4826      	ldr	r0, [pc, #152]	@ (8004540 <_svfiprintf_r+0x1f0>)
 80044a8:	1c6e      	adds	r6, r5, #1
 80044aa:	7621      	strb	r1, [r4, #24]
 80044ac:	f000 fbc2 	bl	8004c34 <memchr>
 80044b0:	2800      	cmp	r0, #0
 80044b2:	d038      	beq.n	8004526 <_svfiprintf_r+0x1d6>
 80044b4:	4b23      	ldr	r3, [pc, #140]	@ (8004544 <_svfiprintf_r+0x1f4>)
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d122      	bne.n	8004500 <_svfiprintf_r+0x1b0>
 80044ba:	2207      	movs	r2, #7
 80044bc:	9b07      	ldr	r3, [sp, #28]
 80044be:	3307      	adds	r3, #7
 80044c0:	4393      	bics	r3, r2
 80044c2:	3308      	adds	r3, #8
 80044c4:	9307      	str	r3, [sp, #28]
 80044c6:	6963      	ldr	r3, [r4, #20]
 80044c8:	9a04      	ldr	r2, [sp, #16]
 80044ca:	189b      	adds	r3, r3, r2
 80044cc:	6163      	str	r3, [r4, #20]
 80044ce:	e762      	b.n	8004396 <_svfiprintf_r+0x46>
 80044d0:	4343      	muls	r3, r0
 80044d2:	0035      	movs	r5, r6
 80044d4:	2101      	movs	r1, #1
 80044d6:	189b      	adds	r3, r3, r2
 80044d8:	e7a4      	b.n	8004424 <_svfiprintf_r+0xd4>
 80044da:	2300      	movs	r3, #0
 80044dc:	200a      	movs	r0, #10
 80044de:	0019      	movs	r1, r3
 80044e0:	3501      	adds	r5, #1
 80044e2:	6063      	str	r3, [r4, #4]
 80044e4:	782a      	ldrb	r2, [r5, #0]
 80044e6:	1c6e      	adds	r6, r5, #1
 80044e8:	3a30      	subs	r2, #48	@ 0x30
 80044ea:	2a09      	cmp	r2, #9
 80044ec:	d903      	bls.n	80044f6 <_svfiprintf_r+0x1a6>
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d0c8      	beq.n	8004484 <_svfiprintf_r+0x134>
 80044f2:	9109      	str	r1, [sp, #36]	@ 0x24
 80044f4:	e7c6      	b.n	8004484 <_svfiprintf_r+0x134>
 80044f6:	4341      	muls	r1, r0
 80044f8:	0035      	movs	r5, r6
 80044fa:	2301      	movs	r3, #1
 80044fc:	1889      	adds	r1, r1, r2
 80044fe:	e7f1      	b.n	80044e4 <_svfiprintf_r+0x194>
 8004500:	aa07      	add	r2, sp, #28
 8004502:	9200      	str	r2, [sp, #0]
 8004504:	0021      	movs	r1, r4
 8004506:	003a      	movs	r2, r7
 8004508:	4b0f      	ldr	r3, [pc, #60]	@ (8004548 <_svfiprintf_r+0x1f8>)
 800450a:	9803      	ldr	r0, [sp, #12]
 800450c:	e000      	b.n	8004510 <_svfiprintf_r+0x1c0>
 800450e:	bf00      	nop
 8004510:	9004      	str	r0, [sp, #16]
 8004512:	9b04      	ldr	r3, [sp, #16]
 8004514:	3301      	adds	r3, #1
 8004516:	d1d6      	bne.n	80044c6 <_svfiprintf_r+0x176>
 8004518:	89bb      	ldrh	r3, [r7, #12]
 800451a:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800451c:	065b      	lsls	r3, r3, #25
 800451e:	d500      	bpl.n	8004522 <_svfiprintf_r+0x1d2>
 8004520:	e72c      	b.n	800437c <_svfiprintf_r+0x2c>
 8004522:	b021      	add	sp, #132	@ 0x84
 8004524:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004526:	aa07      	add	r2, sp, #28
 8004528:	9200      	str	r2, [sp, #0]
 800452a:	0021      	movs	r1, r4
 800452c:	003a      	movs	r2, r7
 800452e:	4b06      	ldr	r3, [pc, #24]	@ (8004548 <_svfiprintf_r+0x1f8>)
 8004530:	9803      	ldr	r0, [sp, #12]
 8004532:	f000 f9bf 	bl	80048b4 <_printf_i>
 8004536:	e7eb      	b.n	8004510 <_svfiprintf_r+0x1c0>
 8004538:	0800524c 	.word	0x0800524c
 800453c:	08005252 	.word	0x08005252
 8004540:	08005256 	.word	0x08005256
 8004544:	00000000 	.word	0x00000000
 8004548:	08004291 	.word	0x08004291

0800454c <__sfputc_r>:
 800454c:	6893      	ldr	r3, [r2, #8]
 800454e:	b510      	push	{r4, lr}
 8004550:	3b01      	subs	r3, #1
 8004552:	6093      	str	r3, [r2, #8]
 8004554:	2b00      	cmp	r3, #0
 8004556:	da04      	bge.n	8004562 <__sfputc_r+0x16>
 8004558:	6994      	ldr	r4, [r2, #24]
 800455a:	42a3      	cmp	r3, r4
 800455c:	db07      	blt.n	800456e <__sfputc_r+0x22>
 800455e:	290a      	cmp	r1, #10
 8004560:	d005      	beq.n	800456e <__sfputc_r+0x22>
 8004562:	6813      	ldr	r3, [r2, #0]
 8004564:	1c58      	adds	r0, r3, #1
 8004566:	6010      	str	r0, [r2, #0]
 8004568:	7019      	strb	r1, [r3, #0]
 800456a:	0008      	movs	r0, r1
 800456c:	bd10      	pop	{r4, pc}
 800456e:	f7ff fc55 	bl	8003e1c <__swbuf_r>
 8004572:	0001      	movs	r1, r0
 8004574:	e7f9      	b.n	800456a <__sfputc_r+0x1e>

08004576 <__sfputs_r>:
 8004576:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004578:	0006      	movs	r6, r0
 800457a:	000f      	movs	r7, r1
 800457c:	0014      	movs	r4, r2
 800457e:	18d5      	adds	r5, r2, r3
 8004580:	42ac      	cmp	r4, r5
 8004582:	d101      	bne.n	8004588 <__sfputs_r+0x12>
 8004584:	2000      	movs	r0, #0
 8004586:	e007      	b.n	8004598 <__sfputs_r+0x22>
 8004588:	7821      	ldrb	r1, [r4, #0]
 800458a:	003a      	movs	r2, r7
 800458c:	0030      	movs	r0, r6
 800458e:	f7ff ffdd 	bl	800454c <__sfputc_r>
 8004592:	3401      	adds	r4, #1
 8004594:	1c43      	adds	r3, r0, #1
 8004596:	d1f3      	bne.n	8004580 <__sfputs_r+0xa>
 8004598:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800459c <_vfiprintf_r>:
 800459c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800459e:	b0a1      	sub	sp, #132	@ 0x84
 80045a0:	000f      	movs	r7, r1
 80045a2:	0015      	movs	r5, r2
 80045a4:	001e      	movs	r6, r3
 80045a6:	9003      	str	r0, [sp, #12]
 80045a8:	2800      	cmp	r0, #0
 80045aa:	d004      	beq.n	80045b6 <_vfiprintf_r+0x1a>
 80045ac:	6a03      	ldr	r3, [r0, #32]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d101      	bne.n	80045b6 <_vfiprintf_r+0x1a>
 80045b2:	f7ff fb0d 	bl	8003bd0 <__sinit>
 80045b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80045b8:	07db      	lsls	r3, r3, #31
 80045ba:	d405      	bmi.n	80045c8 <_vfiprintf_r+0x2c>
 80045bc:	89bb      	ldrh	r3, [r7, #12]
 80045be:	059b      	lsls	r3, r3, #22
 80045c0:	d402      	bmi.n	80045c8 <_vfiprintf_r+0x2c>
 80045c2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80045c4:	f7ff fd5d 	bl	8004082 <__retarget_lock_acquire_recursive>
 80045c8:	89bb      	ldrh	r3, [r7, #12]
 80045ca:	071b      	lsls	r3, r3, #28
 80045cc:	d502      	bpl.n	80045d4 <_vfiprintf_r+0x38>
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d113      	bne.n	80045fc <_vfiprintf_r+0x60>
 80045d4:	0039      	movs	r1, r7
 80045d6:	9803      	ldr	r0, [sp, #12]
 80045d8:	f7ff fc62 	bl	8003ea0 <__swsetup_r>
 80045dc:	2800      	cmp	r0, #0
 80045de:	d00d      	beq.n	80045fc <_vfiprintf_r+0x60>
 80045e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80045e2:	07db      	lsls	r3, r3, #31
 80045e4:	d503      	bpl.n	80045ee <_vfiprintf_r+0x52>
 80045e6:	2001      	movs	r0, #1
 80045e8:	4240      	negs	r0, r0
 80045ea:	b021      	add	sp, #132	@ 0x84
 80045ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80045ee:	89bb      	ldrh	r3, [r7, #12]
 80045f0:	059b      	lsls	r3, r3, #22
 80045f2:	d4f8      	bmi.n	80045e6 <_vfiprintf_r+0x4a>
 80045f4:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80045f6:	f7ff fd45 	bl	8004084 <__retarget_lock_release_recursive>
 80045fa:	e7f4      	b.n	80045e6 <_vfiprintf_r+0x4a>
 80045fc:	2300      	movs	r3, #0
 80045fe:	ac08      	add	r4, sp, #32
 8004600:	6163      	str	r3, [r4, #20]
 8004602:	3320      	adds	r3, #32
 8004604:	7663      	strb	r3, [r4, #25]
 8004606:	3310      	adds	r3, #16
 8004608:	76a3      	strb	r3, [r4, #26]
 800460a:	9607      	str	r6, [sp, #28]
 800460c:	002e      	movs	r6, r5
 800460e:	7833      	ldrb	r3, [r6, #0]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d001      	beq.n	8004618 <_vfiprintf_r+0x7c>
 8004614:	2b25      	cmp	r3, #37	@ 0x25
 8004616:	d148      	bne.n	80046aa <_vfiprintf_r+0x10e>
 8004618:	1b73      	subs	r3, r6, r5
 800461a:	9305      	str	r3, [sp, #20]
 800461c:	42ae      	cmp	r6, r5
 800461e:	d00b      	beq.n	8004638 <_vfiprintf_r+0x9c>
 8004620:	002a      	movs	r2, r5
 8004622:	0039      	movs	r1, r7
 8004624:	9803      	ldr	r0, [sp, #12]
 8004626:	f7ff ffa6 	bl	8004576 <__sfputs_r>
 800462a:	3001      	adds	r0, #1
 800462c:	d100      	bne.n	8004630 <_vfiprintf_r+0x94>
 800462e:	e0ae      	b.n	800478e <_vfiprintf_r+0x1f2>
 8004630:	6963      	ldr	r3, [r4, #20]
 8004632:	9a05      	ldr	r2, [sp, #20]
 8004634:	189b      	adds	r3, r3, r2
 8004636:	6163      	str	r3, [r4, #20]
 8004638:	7833      	ldrb	r3, [r6, #0]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d100      	bne.n	8004640 <_vfiprintf_r+0xa4>
 800463e:	e0a6      	b.n	800478e <_vfiprintf_r+0x1f2>
 8004640:	2201      	movs	r2, #1
 8004642:	2300      	movs	r3, #0
 8004644:	4252      	negs	r2, r2
 8004646:	6062      	str	r2, [r4, #4]
 8004648:	a904      	add	r1, sp, #16
 800464a:	3254      	adds	r2, #84	@ 0x54
 800464c:	1852      	adds	r2, r2, r1
 800464e:	1c75      	adds	r5, r6, #1
 8004650:	6023      	str	r3, [r4, #0]
 8004652:	60e3      	str	r3, [r4, #12]
 8004654:	60a3      	str	r3, [r4, #8]
 8004656:	7013      	strb	r3, [r2, #0]
 8004658:	65a3      	str	r3, [r4, #88]	@ 0x58
 800465a:	4b59      	ldr	r3, [pc, #356]	@ (80047c0 <_vfiprintf_r+0x224>)
 800465c:	2205      	movs	r2, #5
 800465e:	0018      	movs	r0, r3
 8004660:	7829      	ldrb	r1, [r5, #0]
 8004662:	9305      	str	r3, [sp, #20]
 8004664:	f000 fae6 	bl	8004c34 <memchr>
 8004668:	1c6e      	adds	r6, r5, #1
 800466a:	2800      	cmp	r0, #0
 800466c:	d11f      	bne.n	80046ae <_vfiprintf_r+0x112>
 800466e:	6822      	ldr	r2, [r4, #0]
 8004670:	06d3      	lsls	r3, r2, #27
 8004672:	d504      	bpl.n	800467e <_vfiprintf_r+0xe2>
 8004674:	2353      	movs	r3, #83	@ 0x53
 8004676:	a904      	add	r1, sp, #16
 8004678:	185b      	adds	r3, r3, r1
 800467a:	2120      	movs	r1, #32
 800467c:	7019      	strb	r1, [r3, #0]
 800467e:	0713      	lsls	r3, r2, #28
 8004680:	d504      	bpl.n	800468c <_vfiprintf_r+0xf0>
 8004682:	2353      	movs	r3, #83	@ 0x53
 8004684:	a904      	add	r1, sp, #16
 8004686:	185b      	adds	r3, r3, r1
 8004688:	212b      	movs	r1, #43	@ 0x2b
 800468a:	7019      	strb	r1, [r3, #0]
 800468c:	782b      	ldrb	r3, [r5, #0]
 800468e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004690:	d016      	beq.n	80046c0 <_vfiprintf_r+0x124>
 8004692:	002e      	movs	r6, r5
 8004694:	2100      	movs	r1, #0
 8004696:	200a      	movs	r0, #10
 8004698:	68e3      	ldr	r3, [r4, #12]
 800469a:	7832      	ldrb	r2, [r6, #0]
 800469c:	1c75      	adds	r5, r6, #1
 800469e:	3a30      	subs	r2, #48	@ 0x30
 80046a0:	2a09      	cmp	r2, #9
 80046a2:	d950      	bls.n	8004746 <_vfiprintf_r+0x1aa>
 80046a4:	2900      	cmp	r1, #0
 80046a6:	d111      	bne.n	80046cc <_vfiprintf_r+0x130>
 80046a8:	e017      	b.n	80046da <_vfiprintf_r+0x13e>
 80046aa:	3601      	adds	r6, #1
 80046ac:	e7af      	b.n	800460e <_vfiprintf_r+0x72>
 80046ae:	9b05      	ldr	r3, [sp, #20]
 80046b0:	6822      	ldr	r2, [r4, #0]
 80046b2:	1ac0      	subs	r0, r0, r3
 80046b4:	2301      	movs	r3, #1
 80046b6:	4083      	lsls	r3, r0
 80046b8:	4313      	orrs	r3, r2
 80046ba:	0035      	movs	r5, r6
 80046bc:	6023      	str	r3, [r4, #0]
 80046be:	e7cc      	b.n	800465a <_vfiprintf_r+0xbe>
 80046c0:	9b07      	ldr	r3, [sp, #28]
 80046c2:	1d19      	adds	r1, r3, #4
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	9107      	str	r1, [sp, #28]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	db01      	blt.n	80046d0 <_vfiprintf_r+0x134>
 80046cc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80046ce:	e004      	b.n	80046da <_vfiprintf_r+0x13e>
 80046d0:	425b      	negs	r3, r3
 80046d2:	60e3      	str	r3, [r4, #12]
 80046d4:	2302      	movs	r3, #2
 80046d6:	4313      	orrs	r3, r2
 80046d8:	6023      	str	r3, [r4, #0]
 80046da:	7833      	ldrb	r3, [r6, #0]
 80046dc:	2b2e      	cmp	r3, #46	@ 0x2e
 80046de:	d10c      	bne.n	80046fa <_vfiprintf_r+0x15e>
 80046e0:	7873      	ldrb	r3, [r6, #1]
 80046e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80046e4:	d134      	bne.n	8004750 <_vfiprintf_r+0x1b4>
 80046e6:	9b07      	ldr	r3, [sp, #28]
 80046e8:	3602      	adds	r6, #2
 80046ea:	1d1a      	adds	r2, r3, #4
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	9207      	str	r2, [sp, #28]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	da01      	bge.n	80046f8 <_vfiprintf_r+0x15c>
 80046f4:	2301      	movs	r3, #1
 80046f6:	425b      	negs	r3, r3
 80046f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80046fa:	4d32      	ldr	r5, [pc, #200]	@ (80047c4 <_vfiprintf_r+0x228>)
 80046fc:	2203      	movs	r2, #3
 80046fe:	0028      	movs	r0, r5
 8004700:	7831      	ldrb	r1, [r6, #0]
 8004702:	f000 fa97 	bl	8004c34 <memchr>
 8004706:	2800      	cmp	r0, #0
 8004708:	d006      	beq.n	8004718 <_vfiprintf_r+0x17c>
 800470a:	2340      	movs	r3, #64	@ 0x40
 800470c:	1b40      	subs	r0, r0, r5
 800470e:	4083      	lsls	r3, r0
 8004710:	6822      	ldr	r2, [r4, #0]
 8004712:	3601      	adds	r6, #1
 8004714:	4313      	orrs	r3, r2
 8004716:	6023      	str	r3, [r4, #0]
 8004718:	7831      	ldrb	r1, [r6, #0]
 800471a:	2206      	movs	r2, #6
 800471c:	482a      	ldr	r0, [pc, #168]	@ (80047c8 <_vfiprintf_r+0x22c>)
 800471e:	1c75      	adds	r5, r6, #1
 8004720:	7621      	strb	r1, [r4, #24]
 8004722:	f000 fa87 	bl	8004c34 <memchr>
 8004726:	2800      	cmp	r0, #0
 8004728:	d040      	beq.n	80047ac <_vfiprintf_r+0x210>
 800472a:	4b28      	ldr	r3, [pc, #160]	@ (80047cc <_vfiprintf_r+0x230>)
 800472c:	2b00      	cmp	r3, #0
 800472e:	d122      	bne.n	8004776 <_vfiprintf_r+0x1da>
 8004730:	2207      	movs	r2, #7
 8004732:	9b07      	ldr	r3, [sp, #28]
 8004734:	3307      	adds	r3, #7
 8004736:	4393      	bics	r3, r2
 8004738:	3308      	adds	r3, #8
 800473a:	9307      	str	r3, [sp, #28]
 800473c:	6963      	ldr	r3, [r4, #20]
 800473e:	9a04      	ldr	r2, [sp, #16]
 8004740:	189b      	adds	r3, r3, r2
 8004742:	6163      	str	r3, [r4, #20]
 8004744:	e762      	b.n	800460c <_vfiprintf_r+0x70>
 8004746:	4343      	muls	r3, r0
 8004748:	002e      	movs	r6, r5
 800474a:	2101      	movs	r1, #1
 800474c:	189b      	adds	r3, r3, r2
 800474e:	e7a4      	b.n	800469a <_vfiprintf_r+0xfe>
 8004750:	2300      	movs	r3, #0
 8004752:	200a      	movs	r0, #10
 8004754:	0019      	movs	r1, r3
 8004756:	3601      	adds	r6, #1
 8004758:	6063      	str	r3, [r4, #4]
 800475a:	7832      	ldrb	r2, [r6, #0]
 800475c:	1c75      	adds	r5, r6, #1
 800475e:	3a30      	subs	r2, #48	@ 0x30
 8004760:	2a09      	cmp	r2, #9
 8004762:	d903      	bls.n	800476c <_vfiprintf_r+0x1d0>
 8004764:	2b00      	cmp	r3, #0
 8004766:	d0c8      	beq.n	80046fa <_vfiprintf_r+0x15e>
 8004768:	9109      	str	r1, [sp, #36]	@ 0x24
 800476a:	e7c6      	b.n	80046fa <_vfiprintf_r+0x15e>
 800476c:	4341      	muls	r1, r0
 800476e:	002e      	movs	r6, r5
 8004770:	2301      	movs	r3, #1
 8004772:	1889      	adds	r1, r1, r2
 8004774:	e7f1      	b.n	800475a <_vfiprintf_r+0x1be>
 8004776:	aa07      	add	r2, sp, #28
 8004778:	9200      	str	r2, [sp, #0]
 800477a:	0021      	movs	r1, r4
 800477c:	003a      	movs	r2, r7
 800477e:	4b14      	ldr	r3, [pc, #80]	@ (80047d0 <_vfiprintf_r+0x234>)
 8004780:	9803      	ldr	r0, [sp, #12]
 8004782:	e000      	b.n	8004786 <_vfiprintf_r+0x1ea>
 8004784:	bf00      	nop
 8004786:	9004      	str	r0, [sp, #16]
 8004788:	9b04      	ldr	r3, [sp, #16]
 800478a:	3301      	adds	r3, #1
 800478c:	d1d6      	bne.n	800473c <_vfiprintf_r+0x1a0>
 800478e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004790:	07db      	lsls	r3, r3, #31
 8004792:	d405      	bmi.n	80047a0 <_vfiprintf_r+0x204>
 8004794:	89bb      	ldrh	r3, [r7, #12]
 8004796:	059b      	lsls	r3, r3, #22
 8004798:	d402      	bmi.n	80047a0 <_vfiprintf_r+0x204>
 800479a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800479c:	f7ff fc72 	bl	8004084 <__retarget_lock_release_recursive>
 80047a0:	89bb      	ldrh	r3, [r7, #12]
 80047a2:	065b      	lsls	r3, r3, #25
 80047a4:	d500      	bpl.n	80047a8 <_vfiprintf_r+0x20c>
 80047a6:	e71e      	b.n	80045e6 <_vfiprintf_r+0x4a>
 80047a8:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80047aa:	e71e      	b.n	80045ea <_vfiprintf_r+0x4e>
 80047ac:	aa07      	add	r2, sp, #28
 80047ae:	9200      	str	r2, [sp, #0]
 80047b0:	0021      	movs	r1, r4
 80047b2:	003a      	movs	r2, r7
 80047b4:	4b06      	ldr	r3, [pc, #24]	@ (80047d0 <_vfiprintf_r+0x234>)
 80047b6:	9803      	ldr	r0, [sp, #12]
 80047b8:	f000 f87c 	bl	80048b4 <_printf_i>
 80047bc:	e7e3      	b.n	8004786 <_vfiprintf_r+0x1ea>
 80047be:	46c0      	nop			@ (mov r8, r8)
 80047c0:	0800524c 	.word	0x0800524c
 80047c4:	08005252 	.word	0x08005252
 80047c8:	08005256 	.word	0x08005256
 80047cc:	00000000 	.word	0x00000000
 80047d0:	08004577 	.word	0x08004577

080047d4 <_printf_common>:
 80047d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80047d6:	0016      	movs	r6, r2
 80047d8:	9301      	str	r3, [sp, #4]
 80047da:	688a      	ldr	r2, [r1, #8]
 80047dc:	690b      	ldr	r3, [r1, #16]
 80047de:	000c      	movs	r4, r1
 80047e0:	9000      	str	r0, [sp, #0]
 80047e2:	4293      	cmp	r3, r2
 80047e4:	da00      	bge.n	80047e8 <_printf_common+0x14>
 80047e6:	0013      	movs	r3, r2
 80047e8:	0022      	movs	r2, r4
 80047ea:	6033      	str	r3, [r6, #0]
 80047ec:	3243      	adds	r2, #67	@ 0x43
 80047ee:	7812      	ldrb	r2, [r2, #0]
 80047f0:	2a00      	cmp	r2, #0
 80047f2:	d001      	beq.n	80047f8 <_printf_common+0x24>
 80047f4:	3301      	adds	r3, #1
 80047f6:	6033      	str	r3, [r6, #0]
 80047f8:	6823      	ldr	r3, [r4, #0]
 80047fa:	069b      	lsls	r3, r3, #26
 80047fc:	d502      	bpl.n	8004804 <_printf_common+0x30>
 80047fe:	6833      	ldr	r3, [r6, #0]
 8004800:	3302      	adds	r3, #2
 8004802:	6033      	str	r3, [r6, #0]
 8004804:	6822      	ldr	r2, [r4, #0]
 8004806:	2306      	movs	r3, #6
 8004808:	0015      	movs	r5, r2
 800480a:	401d      	ands	r5, r3
 800480c:	421a      	tst	r2, r3
 800480e:	d027      	beq.n	8004860 <_printf_common+0x8c>
 8004810:	0023      	movs	r3, r4
 8004812:	3343      	adds	r3, #67	@ 0x43
 8004814:	781b      	ldrb	r3, [r3, #0]
 8004816:	1e5a      	subs	r2, r3, #1
 8004818:	4193      	sbcs	r3, r2
 800481a:	6822      	ldr	r2, [r4, #0]
 800481c:	0692      	lsls	r2, r2, #26
 800481e:	d430      	bmi.n	8004882 <_printf_common+0xae>
 8004820:	0022      	movs	r2, r4
 8004822:	9901      	ldr	r1, [sp, #4]
 8004824:	9800      	ldr	r0, [sp, #0]
 8004826:	9d08      	ldr	r5, [sp, #32]
 8004828:	3243      	adds	r2, #67	@ 0x43
 800482a:	47a8      	blx	r5
 800482c:	3001      	adds	r0, #1
 800482e:	d025      	beq.n	800487c <_printf_common+0xa8>
 8004830:	2206      	movs	r2, #6
 8004832:	6823      	ldr	r3, [r4, #0]
 8004834:	2500      	movs	r5, #0
 8004836:	4013      	ands	r3, r2
 8004838:	2b04      	cmp	r3, #4
 800483a:	d105      	bne.n	8004848 <_printf_common+0x74>
 800483c:	6833      	ldr	r3, [r6, #0]
 800483e:	68e5      	ldr	r5, [r4, #12]
 8004840:	1aed      	subs	r5, r5, r3
 8004842:	43eb      	mvns	r3, r5
 8004844:	17db      	asrs	r3, r3, #31
 8004846:	401d      	ands	r5, r3
 8004848:	68a3      	ldr	r3, [r4, #8]
 800484a:	6922      	ldr	r2, [r4, #16]
 800484c:	4293      	cmp	r3, r2
 800484e:	dd01      	ble.n	8004854 <_printf_common+0x80>
 8004850:	1a9b      	subs	r3, r3, r2
 8004852:	18ed      	adds	r5, r5, r3
 8004854:	2600      	movs	r6, #0
 8004856:	42b5      	cmp	r5, r6
 8004858:	d120      	bne.n	800489c <_printf_common+0xc8>
 800485a:	2000      	movs	r0, #0
 800485c:	e010      	b.n	8004880 <_printf_common+0xac>
 800485e:	3501      	adds	r5, #1
 8004860:	68e3      	ldr	r3, [r4, #12]
 8004862:	6832      	ldr	r2, [r6, #0]
 8004864:	1a9b      	subs	r3, r3, r2
 8004866:	42ab      	cmp	r3, r5
 8004868:	ddd2      	ble.n	8004810 <_printf_common+0x3c>
 800486a:	0022      	movs	r2, r4
 800486c:	2301      	movs	r3, #1
 800486e:	9901      	ldr	r1, [sp, #4]
 8004870:	9800      	ldr	r0, [sp, #0]
 8004872:	9f08      	ldr	r7, [sp, #32]
 8004874:	3219      	adds	r2, #25
 8004876:	47b8      	blx	r7
 8004878:	3001      	adds	r0, #1
 800487a:	d1f0      	bne.n	800485e <_printf_common+0x8a>
 800487c:	2001      	movs	r0, #1
 800487e:	4240      	negs	r0, r0
 8004880:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004882:	2030      	movs	r0, #48	@ 0x30
 8004884:	18e1      	adds	r1, r4, r3
 8004886:	3143      	adds	r1, #67	@ 0x43
 8004888:	7008      	strb	r0, [r1, #0]
 800488a:	0021      	movs	r1, r4
 800488c:	1c5a      	adds	r2, r3, #1
 800488e:	3145      	adds	r1, #69	@ 0x45
 8004890:	7809      	ldrb	r1, [r1, #0]
 8004892:	18a2      	adds	r2, r4, r2
 8004894:	3243      	adds	r2, #67	@ 0x43
 8004896:	3302      	adds	r3, #2
 8004898:	7011      	strb	r1, [r2, #0]
 800489a:	e7c1      	b.n	8004820 <_printf_common+0x4c>
 800489c:	0022      	movs	r2, r4
 800489e:	2301      	movs	r3, #1
 80048a0:	9901      	ldr	r1, [sp, #4]
 80048a2:	9800      	ldr	r0, [sp, #0]
 80048a4:	9f08      	ldr	r7, [sp, #32]
 80048a6:	321a      	adds	r2, #26
 80048a8:	47b8      	blx	r7
 80048aa:	3001      	adds	r0, #1
 80048ac:	d0e6      	beq.n	800487c <_printf_common+0xa8>
 80048ae:	3601      	adds	r6, #1
 80048b0:	e7d1      	b.n	8004856 <_printf_common+0x82>
	...

080048b4 <_printf_i>:
 80048b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80048b6:	b08b      	sub	sp, #44	@ 0x2c
 80048b8:	9206      	str	r2, [sp, #24]
 80048ba:	000a      	movs	r2, r1
 80048bc:	3243      	adds	r2, #67	@ 0x43
 80048be:	9307      	str	r3, [sp, #28]
 80048c0:	9005      	str	r0, [sp, #20]
 80048c2:	9203      	str	r2, [sp, #12]
 80048c4:	7e0a      	ldrb	r2, [r1, #24]
 80048c6:	000c      	movs	r4, r1
 80048c8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80048ca:	2a78      	cmp	r2, #120	@ 0x78
 80048cc:	d809      	bhi.n	80048e2 <_printf_i+0x2e>
 80048ce:	2a62      	cmp	r2, #98	@ 0x62
 80048d0:	d80b      	bhi.n	80048ea <_printf_i+0x36>
 80048d2:	2a00      	cmp	r2, #0
 80048d4:	d100      	bne.n	80048d8 <_printf_i+0x24>
 80048d6:	e0ba      	b.n	8004a4e <_printf_i+0x19a>
 80048d8:	497a      	ldr	r1, [pc, #488]	@ (8004ac4 <_printf_i+0x210>)
 80048da:	9104      	str	r1, [sp, #16]
 80048dc:	2a58      	cmp	r2, #88	@ 0x58
 80048de:	d100      	bne.n	80048e2 <_printf_i+0x2e>
 80048e0:	e08e      	b.n	8004a00 <_printf_i+0x14c>
 80048e2:	0025      	movs	r5, r4
 80048e4:	3542      	adds	r5, #66	@ 0x42
 80048e6:	702a      	strb	r2, [r5, #0]
 80048e8:	e022      	b.n	8004930 <_printf_i+0x7c>
 80048ea:	0010      	movs	r0, r2
 80048ec:	3863      	subs	r0, #99	@ 0x63
 80048ee:	2815      	cmp	r0, #21
 80048f0:	d8f7      	bhi.n	80048e2 <_printf_i+0x2e>
 80048f2:	f7fb fc09 	bl	8000108 <__gnu_thumb1_case_shi>
 80048f6:	0016      	.short	0x0016
 80048f8:	fff6001f 	.word	0xfff6001f
 80048fc:	fff6fff6 	.word	0xfff6fff6
 8004900:	001ffff6 	.word	0x001ffff6
 8004904:	fff6fff6 	.word	0xfff6fff6
 8004908:	fff6fff6 	.word	0xfff6fff6
 800490c:	0036009f 	.word	0x0036009f
 8004910:	fff6007e 	.word	0xfff6007e
 8004914:	00b0fff6 	.word	0x00b0fff6
 8004918:	0036fff6 	.word	0x0036fff6
 800491c:	fff6fff6 	.word	0xfff6fff6
 8004920:	0082      	.short	0x0082
 8004922:	0025      	movs	r5, r4
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	3542      	adds	r5, #66	@ 0x42
 8004928:	1d11      	adds	r1, r2, #4
 800492a:	6019      	str	r1, [r3, #0]
 800492c:	6813      	ldr	r3, [r2, #0]
 800492e:	702b      	strb	r3, [r5, #0]
 8004930:	2301      	movs	r3, #1
 8004932:	e09e      	b.n	8004a72 <_printf_i+0x1be>
 8004934:	6818      	ldr	r0, [r3, #0]
 8004936:	6809      	ldr	r1, [r1, #0]
 8004938:	1d02      	adds	r2, r0, #4
 800493a:	060d      	lsls	r5, r1, #24
 800493c:	d50b      	bpl.n	8004956 <_printf_i+0xa2>
 800493e:	6806      	ldr	r6, [r0, #0]
 8004940:	601a      	str	r2, [r3, #0]
 8004942:	2e00      	cmp	r6, #0
 8004944:	da03      	bge.n	800494e <_printf_i+0x9a>
 8004946:	232d      	movs	r3, #45	@ 0x2d
 8004948:	9a03      	ldr	r2, [sp, #12]
 800494a:	4276      	negs	r6, r6
 800494c:	7013      	strb	r3, [r2, #0]
 800494e:	4b5d      	ldr	r3, [pc, #372]	@ (8004ac4 <_printf_i+0x210>)
 8004950:	270a      	movs	r7, #10
 8004952:	9304      	str	r3, [sp, #16]
 8004954:	e018      	b.n	8004988 <_printf_i+0xd4>
 8004956:	6806      	ldr	r6, [r0, #0]
 8004958:	601a      	str	r2, [r3, #0]
 800495a:	0649      	lsls	r1, r1, #25
 800495c:	d5f1      	bpl.n	8004942 <_printf_i+0x8e>
 800495e:	b236      	sxth	r6, r6
 8004960:	e7ef      	b.n	8004942 <_printf_i+0x8e>
 8004962:	6808      	ldr	r0, [r1, #0]
 8004964:	6819      	ldr	r1, [r3, #0]
 8004966:	c940      	ldmia	r1!, {r6}
 8004968:	0605      	lsls	r5, r0, #24
 800496a:	d402      	bmi.n	8004972 <_printf_i+0xbe>
 800496c:	0640      	lsls	r0, r0, #25
 800496e:	d500      	bpl.n	8004972 <_printf_i+0xbe>
 8004970:	b2b6      	uxth	r6, r6
 8004972:	6019      	str	r1, [r3, #0]
 8004974:	4b53      	ldr	r3, [pc, #332]	@ (8004ac4 <_printf_i+0x210>)
 8004976:	270a      	movs	r7, #10
 8004978:	9304      	str	r3, [sp, #16]
 800497a:	2a6f      	cmp	r2, #111	@ 0x6f
 800497c:	d100      	bne.n	8004980 <_printf_i+0xcc>
 800497e:	3f02      	subs	r7, #2
 8004980:	0023      	movs	r3, r4
 8004982:	2200      	movs	r2, #0
 8004984:	3343      	adds	r3, #67	@ 0x43
 8004986:	701a      	strb	r2, [r3, #0]
 8004988:	6863      	ldr	r3, [r4, #4]
 800498a:	60a3      	str	r3, [r4, #8]
 800498c:	2b00      	cmp	r3, #0
 800498e:	db06      	blt.n	800499e <_printf_i+0xea>
 8004990:	2104      	movs	r1, #4
 8004992:	6822      	ldr	r2, [r4, #0]
 8004994:	9d03      	ldr	r5, [sp, #12]
 8004996:	438a      	bics	r2, r1
 8004998:	6022      	str	r2, [r4, #0]
 800499a:	4333      	orrs	r3, r6
 800499c:	d00c      	beq.n	80049b8 <_printf_i+0x104>
 800499e:	9d03      	ldr	r5, [sp, #12]
 80049a0:	0030      	movs	r0, r6
 80049a2:	0039      	movs	r1, r7
 80049a4:	f7fb fc40 	bl	8000228 <__aeabi_uidivmod>
 80049a8:	9b04      	ldr	r3, [sp, #16]
 80049aa:	3d01      	subs	r5, #1
 80049ac:	5c5b      	ldrb	r3, [r3, r1]
 80049ae:	702b      	strb	r3, [r5, #0]
 80049b0:	0033      	movs	r3, r6
 80049b2:	0006      	movs	r6, r0
 80049b4:	429f      	cmp	r7, r3
 80049b6:	d9f3      	bls.n	80049a0 <_printf_i+0xec>
 80049b8:	2f08      	cmp	r7, #8
 80049ba:	d109      	bne.n	80049d0 <_printf_i+0x11c>
 80049bc:	6823      	ldr	r3, [r4, #0]
 80049be:	07db      	lsls	r3, r3, #31
 80049c0:	d506      	bpl.n	80049d0 <_printf_i+0x11c>
 80049c2:	6862      	ldr	r2, [r4, #4]
 80049c4:	6923      	ldr	r3, [r4, #16]
 80049c6:	429a      	cmp	r2, r3
 80049c8:	dc02      	bgt.n	80049d0 <_printf_i+0x11c>
 80049ca:	2330      	movs	r3, #48	@ 0x30
 80049cc:	3d01      	subs	r5, #1
 80049ce:	702b      	strb	r3, [r5, #0]
 80049d0:	9b03      	ldr	r3, [sp, #12]
 80049d2:	1b5b      	subs	r3, r3, r5
 80049d4:	6123      	str	r3, [r4, #16]
 80049d6:	9b07      	ldr	r3, [sp, #28]
 80049d8:	0021      	movs	r1, r4
 80049da:	9300      	str	r3, [sp, #0]
 80049dc:	9805      	ldr	r0, [sp, #20]
 80049de:	9b06      	ldr	r3, [sp, #24]
 80049e0:	aa09      	add	r2, sp, #36	@ 0x24
 80049e2:	f7ff fef7 	bl	80047d4 <_printf_common>
 80049e6:	3001      	adds	r0, #1
 80049e8:	d148      	bne.n	8004a7c <_printf_i+0x1c8>
 80049ea:	2001      	movs	r0, #1
 80049ec:	4240      	negs	r0, r0
 80049ee:	b00b      	add	sp, #44	@ 0x2c
 80049f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049f2:	2220      	movs	r2, #32
 80049f4:	6809      	ldr	r1, [r1, #0]
 80049f6:	430a      	orrs	r2, r1
 80049f8:	6022      	str	r2, [r4, #0]
 80049fa:	2278      	movs	r2, #120	@ 0x78
 80049fc:	4932      	ldr	r1, [pc, #200]	@ (8004ac8 <_printf_i+0x214>)
 80049fe:	9104      	str	r1, [sp, #16]
 8004a00:	0021      	movs	r1, r4
 8004a02:	3145      	adds	r1, #69	@ 0x45
 8004a04:	700a      	strb	r2, [r1, #0]
 8004a06:	6819      	ldr	r1, [r3, #0]
 8004a08:	6822      	ldr	r2, [r4, #0]
 8004a0a:	c940      	ldmia	r1!, {r6}
 8004a0c:	0610      	lsls	r0, r2, #24
 8004a0e:	d402      	bmi.n	8004a16 <_printf_i+0x162>
 8004a10:	0650      	lsls	r0, r2, #25
 8004a12:	d500      	bpl.n	8004a16 <_printf_i+0x162>
 8004a14:	b2b6      	uxth	r6, r6
 8004a16:	6019      	str	r1, [r3, #0]
 8004a18:	07d3      	lsls	r3, r2, #31
 8004a1a:	d502      	bpl.n	8004a22 <_printf_i+0x16e>
 8004a1c:	2320      	movs	r3, #32
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	6023      	str	r3, [r4, #0]
 8004a22:	2e00      	cmp	r6, #0
 8004a24:	d001      	beq.n	8004a2a <_printf_i+0x176>
 8004a26:	2710      	movs	r7, #16
 8004a28:	e7aa      	b.n	8004980 <_printf_i+0xcc>
 8004a2a:	2220      	movs	r2, #32
 8004a2c:	6823      	ldr	r3, [r4, #0]
 8004a2e:	4393      	bics	r3, r2
 8004a30:	6023      	str	r3, [r4, #0]
 8004a32:	e7f8      	b.n	8004a26 <_printf_i+0x172>
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	680d      	ldr	r5, [r1, #0]
 8004a38:	1d10      	adds	r0, r2, #4
 8004a3a:	6949      	ldr	r1, [r1, #20]
 8004a3c:	6018      	str	r0, [r3, #0]
 8004a3e:	6813      	ldr	r3, [r2, #0]
 8004a40:	062e      	lsls	r6, r5, #24
 8004a42:	d501      	bpl.n	8004a48 <_printf_i+0x194>
 8004a44:	6019      	str	r1, [r3, #0]
 8004a46:	e002      	b.n	8004a4e <_printf_i+0x19a>
 8004a48:	066d      	lsls	r5, r5, #25
 8004a4a:	d5fb      	bpl.n	8004a44 <_printf_i+0x190>
 8004a4c:	8019      	strh	r1, [r3, #0]
 8004a4e:	2300      	movs	r3, #0
 8004a50:	9d03      	ldr	r5, [sp, #12]
 8004a52:	6123      	str	r3, [r4, #16]
 8004a54:	e7bf      	b.n	80049d6 <_printf_i+0x122>
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	1d11      	adds	r1, r2, #4
 8004a5a:	6019      	str	r1, [r3, #0]
 8004a5c:	6815      	ldr	r5, [r2, #0]
 8004a5e:	2100      	movs	r1, #0
 8004a60:	0028      	movs	r0, r5
 8004a62:	6862      	ldr	r2, [r4, #4]
 8004a64:	f000 f8e6 	bl	8004c34 <memchr>
 8004a68:	2800      	cmp	r0, #0
 8004a6a:	d001      	beq.n	8004a70 <_printf_i+0x1bc>
 8004a6c:	1b40      	subs	r0, r0, r5
 8004a6e:	6060      	str	r0, [r4, #4]
 8004a70:	6863      	ldr	r3, [r4, #4]
 8004a72:	6123      	str	r3, [r4, #16]
 8004a74:	2300      	movs	r3, #0
 8004a76:	9a03      	ldr	r2, [sp, #12]
 8004a78:	7013      	strb	r3, [r2, #0]
 8004a7a:	e7ac      	b.n	80049d6 <_printf_i+0x122>
 8004a7c:	002a      	movs	r2, r5
 8004a7e:	6923      	ldr	r3, [r4, #16]
 8004a80:	9906      	ldr	r1, [sp, #24]
 8004a82:	9805      	ldr	r0, [sp, #20]
 8004a84:	9d07      	ldr	r5, [sp, #28]
 8004a86:	47a8      	blx	r5
 8004a88:	3001      	adds	r0, #1
 8004a8a:	d0ae      	beq.n	80049ea <_printf_i+0x136>
 8004a8c:	6823      	ldr	r3, [r4, #0]
 8004a8e:	079b      	lsls	r3, r3, #30
 8004a90:	d415      	bmi.n	8004abe <_printf_i+0x20a>
 8004a92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a94:	68e0      	ldr	r0, [r4, #12]
 8004a96:	4298      	cmp	r0, r3
 8004a98:	daa9      	bge.n	80049ee <_printf_i+0x13a>
 8004a9a:	0018      	movs	r0, r3
 8004a9c:	e7a7      	b.n	80049ee <_printf_i+0x13a>
 8004a9e:	0022      	movs	r2, r4
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	9906      	ldr	r1, [sp, #24]
 8004aa4:	9805      	ldr	r0, [sp, #20]
 8004aa6:	9e07      	ldr	r6, [sp, #28]
 8004aa8:	3219      	adds	r2, #25
 8004aaa:	47b0      	blx	r6
 8004aac:	3001      	adds	r0, #1
 8004aae:	d09c      	beq.n	80049ea <_printf_i+0x136>
 8004ab0:	3501      	adds	r5, #1
 8004ab2:	68e3      	ldr	r3, [r4, #12]
 8004ab4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004ab6:	1a9b      	subs	r3, r3, r2
 8004ab8:	42ab      	cmp	r3, r5
 8004aba:	dcf0      	bgt.n	8004a9e <_printf_i+0x1ea>
 8004abc:	e7e9      	b.n	8004a92 <_printf_i+0x1de>
 8004abe:	2500      	movs	r5, #0
 8004ac0:	e7f7      	b.n	8004ab2 <_printf_i+0x1fe>
 8004ac2:	46c0      	nop			@ (mov r8, r8)
 8004ac4:	0800525d 	.word	0x0800525d
 8004ac8:	0800526e 	.word	0x0800526e

08004acc <__swhatbuf_r>:
 8004acc:	b570      	push	{r4, r5, r6, lr}
 8004ace:	000e      	movs	r6, r1
 8004ad0:	001d      	movs	r5, r3
 8004ad2:	230e      	movs	r3, #14
 8004ad4:	5ec9      	ldrsh	r1, [r1, r3]
 8004ad6:	0014      	movs	r4, r2
 8004ad8:	b096      	sub	sp, #88	@ 0x58
 8004ada:	2900      	cmp	r1, #0
 8004adc:	da0c      	bge.n	8004af8 <__swhatbuf_r+0x2c>
 8004ade:	89b2      	ldrh	r2, [r6, #12]
 8004ae0:	2380      	movs	r3, #128	@ 0x80
 8004ae2:	0011      	movs	r1, r2
 8004ae4:	4019      	ands	r1, r3
 8004ae6:	421a      	tst	r2, r3
 8004ae8:	d114      	bne.n	8004b14 <__swhatbuf_r+0x48>
 8004aea:	2380      	movs	r3, #128	@ 0x80
 8004aec:	00db      	lsls	r3, r3, #3
 8004aee:	2000      	movs	r0, #0
 8004af0:	6029      	str	r1, [r5, #0]
 8004af2:	6023      	str	r3, [r4, #0]
 8004af4:	b016      	add	sp, #88	@ 0x58
 8004af6:	bd70      	pop	{r4, r5, r6, pc}
 8004af8:	466a      	mov	r2, sp
 8004afa:	f000 f865 	bl	8004bc8 <_fstat_r>
 8004afe:	2800      	cmp	r0, #0
 8004b00:	dbed      	blt.n	8004ade <__swhatbuf_r+0x12>
 8004b02:	23f0      	movs	r3, #240	@ 0xf0
 8004b04:	9901      	ldr	r1, [sp, #4]
 8004b06:	021b      	lsls	r3, r3, #8
 8004b08:	4019      	ands	r1, r3
 8004b0a:	4b04      	ldr	r3, [pc, #16]	@ (8004b1c <__swhatbuf_r+0x50>)
 8004b0c:	18c9      	adds	r1, r1, r3
 8004b0e:	424b      	negs	r3, r1
 8004b10:	4159      	adcs	r1, r3
 8004b12:	e7ea      	b.n	8004aea <__swhatbuf_r+0x1e>
 8004b14:	2100      	movs	r1, #0
 8004b16:	2340      	movs	r3, #64	@ 0x40
 8004b18:	e7e9      	b.n	8004aee <__swhatbuf_r+0x22>
 8004b1a:	46c0      	nop			@ (mov r8, r8)
 8004b1c:	ffffe000 	.word	0xffffe000

08004b20 <__smakebuf_r>:
 8004b20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b22:	2602      	movs	r6, #2
 8004b24:	898b      	ldrh	r3, [r1, #12]
 8004b26:	0005      	movs	r5, r0
 8004b28:	000c      	movs	r4, r1
 8004b2a:	b085      	sub	sp, #20
 8004b2c:	4233      	tst	r3, r6
 8004b2e:	d007      	beq.n	8004b40 <__smakebuf_r+0x20>
 8004b30:	0023      	movs	r3, r4
 8004b32:	3347      	adds	r3, #71	@ 0x47
 8004b34:	6023      	str	r3, [r4, #0]
 8004b36:	6123      	str	r3, [r4, #16]
 8004b38:	2301      	movs	r3, #1
 8004b3a:	6163      	str	r3, [r4, #20]
 8004b3c:	b005      	add	sp, #20
 8004b3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b40:	ab03      	add	r3, sp, #12
 8004b42:	aa02      	add	r2, sp, #8
 8004b44:	f7ff ffc2 	bl	8004acc <__swhatbuf_r>
 8004b48:	9f02      	ldr	r7, [sp, #8]
 8004b4a:	9001      	str	r0, [sp, #4]
 8004b4c:	0039      	movs	r1, r7
 8004b4e:	0028      	movs	r0, r5
 8004b50:	f7ff fb0e 	bl	8004170 <_malloc_r>
 8004b54:	2800      	cmp	r0, #0
 8004b56:	d108      	bne.n	8004b6a <__smakebuf_r+0x4a>
 8004b58:	220c      	movs	r2, #12
 8004b5a:	5ea3      	ldrsh	r3, [r4, r2]
 8004b5c:	059a      	lsls	r2, r3, #22
 8004b5e:	d4ed      	bmi.n	8004b3c <__smakebuf_r+0x1c>
 8004b60:	2203      	movs	r2, #3
 8004b62:	4393      	bics	r3, r2
 8004b64:	431e      	orrs	r6, r3
 8004b66:	81a6      	strh	r6, [r4, #12]
 8004b68:	e7e2      	b.n	8004b30 <__smakebuf_r+0x10>
 8004b6a:	2380      	movs	r3, #128	@ 0x80
 8004b6c:	89a2      	ldrh	r2, [r4, #12]
 8004b6e:	6020      	str	r0, [r4, #0]
 8004b70:	4313      	orrs	r3, r2
 8004b72:	81a3      	strh	r3, [r4, #12]
 8004b74:	9b03      	ldr	r3, [sp, #12]
 8004b76:	6120      	str	r0, [r4, #16]
 8004b78:	6167      	str	r7, [r4, #20]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d00c      	beq.n	8004b98 <__smakebuf_r+0x78>
 8004b7e:	0028      	movs	r0, r5
 8004b80:	230e      	movs	r3, #14
 8004b82:	5ee1      	ldrsh	r1, [r4, r3]
 8004b84:	f000 f832 	bl	8004bec <_isatty_r>
 8004b88:	2800      	cmp	r0, #0
 8004b8a:	d005      	beq.n	8004b98 <__smakebuf_r+0x78>
 8004b8c:	2303      	movs	r3, #3
 8004b8e:	89a2      	ldrh	r2, [r4, #12]
 8004b90:	439a      	bics	r2, r3
 8004b92:	3b02      	subs	r3, #2
 8004b94:	4313      	orrs	r3, r2
 8004b96:	81a3      	strh	r3, [r4, #12]
 8004b98:	89a3      	ldrh	r3, [r4, #12]
 8004b9a:	9a01      	ldr	r2, [sp, #4]
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	81a3      	strh	r3, [r4, #12]
 8004ba0:	e7cc      	b.n	8004b3c <__smakebuf_r+0x1c>

08004ba2 <memmove>:
 8004ba2:	b510      	push	{r4, lr}
 8004ba4:	4288      	cmp	r0, r1
 8004ba6:	d902      	bls.n	8004bae <memmove+0xc>
 8004ba8:	188b      	adds	r3, r1, r2
 8004baa:	4298      	cmp	r0, r3
 8004bac:	d308      	bcc.n	8004bc0 <memmove+0x1e>
 8004bae:	2300      	movs	r3, #0
 8004bb0:	429a      	cmp	r2, r3
 8004bb2:	d007      	beq.n	8004bc4 <memmove+0x22>
 8004bb4:	5ccc      	ldrb	r4, [r1, r3]
 8004bb6:	54c4      	strb	r4, [r0, r3]
 8004bb8:	3301      	adds	r3, #1
 8004bba:	e7f9      	b.n	8004bb0 <memmove+0xe>
 8004bbc:	5c8b      	ldrb	r3, [r1, r2]
 8004bbe:	5483      	strb	r3, [r0, r2]
 8004bc0:	3a01      	subs	r2, #1
 8004bc2:	d2fb      	bcs.n	8004bbc <memmove+0x1a>
 8004bc4:	bd10      	pop	{r4, pc}
	...

08004bc8 <_fstat_r>:
 8004bc8:	2300      	movs	r3, #0
 8004bca:	b570      	push	{r4, r5, r6, lr}
 8004bcc:	4d06      	ldr	r5, [pc, #24]	@ (8004be8 <_fstat_r+0x20>)
 8004bce:	0004      	movs	r4, r0
 8004bd0:	0008      	movs	r0, r1
 8004bd2:	0011      	movs	r1, r2
 8004bd4:	602b      	str	r3, [r5, #0]
 8004bd6:	f7fc ff6a 	bl	8001aae <_fstat>
 8004bda:	1c43      	adds	r3, r0, #1
 8004bdc:	d103      	bne.n	8004be6 <_fstat_r+0x1e>
 8004bde:	682b      	ldr	r3, [r5, #0]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d000      	beq.n	8004be6 <_fstat_r+0x1e>
 8004be4:	6023      	str	r3, [r4, #0]
 8004be6:	bd70      	pop	{r4, r5, r6, pc}
 8004be8:	200002d8 	.word	0x200002d8

08004bec <_isatty_r>:
 8004bec:	2300      	movs	r3, #0
 8004bee:	b570      	push	{r4, r5, r6, lr}
 8004bf0:	4d06      	ldr	r5, [pc, #24]	@ (8004c0c <_isatty_r+0x20>)
 8004bf2:	0004      	movs	r4, r0
 8004bf4:	0008      	movs	r0, r1
 8004bf6:	602b      	str	r3, [r5, #0]
 8004bf8:	f7fc ff67 	bl	8001aca <_isatty>
 8004bfc:	1c43      	adds	r3, r0, #1
 8004bfe:	d103      	bne.n	8004c08 <_isatty_r+0x1c>
 8004c00:	682b      	ldr	r3, [r5, #0]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d000      	beq.n	8004c08 <_isatty_r+0x1c>
 8004c06:	6023      	str	r3, [r4, #0]
 8004c08:	bd70      	pop	{r4, r5, r6, pc}
 8004c0a:	46c0      	nop			@ (mov r8, r8)
 8004c0c:	200002d8 	.word	0x200002d8

08004c10 <_sbrk_r>:
 8004c10:	2300      	movs	r3, #0
 8004c12:	b570      	push	{r4, r5, r6, lr}
 8004c14:	4d06      	ldr	r5, [pc, #24]	@ (8004c30 <_sbrk_r+0x20>)
 8004c16:	0004      	movs	r4, r0
 8004c18:	0008      	movs	r0, r1
 8004c1a:	602b      	str	r3, [r5, #0]
 8004c1c:	f7fc ff6a 	bl	8001af4 <_sbrk>
 8004c20:	1c43      	adds	r3, r0, #1
 8004c22:	d103      	bne.n	8004c2c <_sbrk_r+0x1c>
 8004c24:	682b      	ldr	r3, [r5, #0]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d000      	beq.n	8004c2c <_sbrk_r+0x1c>
 8004c2a:	6023      	str	r3, [r4, #0]
 8004c2c:	bd70      	pop	{r4, r5, r6, pc}
 8004c2e:	46c0      	nop			@ (mov r8, r8)
 8004c30:	200002d8 	.word	0x200002d8

08004c34 <memchr>:
 8004c34:	b2c9      	uxtb	r1, r1
 8004c36:	1882      	adds	r2, r0, r2
 8004c38:	4290      	cmp	r0, r2
 8004c3a:	d101      	bne.n	8004c40 <memchr+0xc>
 8004c3c:	2000      	movs	r0, #0
 8004c3e:	4770      	bx	lr
 8004c40:	7803      	ldrb	r3, [r0, #0]
 8004c42:	428b      	cmp	r3, r1
 8004c44:	d0fb      	beq.n	8004c3e <memchr+0xa>
 8004c46:	3001      	adds	r0, #1
 8004c48:	e7f6      	b.n	8004c38 <memchr+0x4>

08004c4a <_realloc_r>:
 8004c4a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004c4c:	0006      	movs	r6, r0
 8004c4e:	000c      	movs	r4, r1
 8004c50:	0015      	movs	r5, r2
 8004c52:	2900      	cmp	r1, #0
 8004c54:	d105      	bne.n	8004c62 <_realloc_r+0x18>
 8004c56:	0011      	movs	r1, r2
 8004c58:	f7ff fa8a 	bl	8004170 <_malloc_r>
 8004c5c:	0004      	movs	r4, r0
 8004c5e:	0020      	movs	r0, r4
 8004c60:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004c62:	2a00      	cmp	r2, #0
 8004c64:	d103      	bne.n	8004c6e <_realloc_r+0x24>
 8004c66:	f7ff fa17 	bl	8004098 <_free_r>
 8004c6a:	002c      	movs	r4, r5
 8004c6c:	e7f7      	b.n	8004c5e <_realloc_r+0x14>
 8004c6e:	f000 f81c 	bl	8004caa <_malloc_usable_size_r>
 8004c72:	0007      	movs	r7, r0
 8004c74:	4285      	cmp	r5, r0
 8004c76:	d802      	bhi.n	8004c7e <_realloc_r+0x34>
 8004c78:	0843      	lsrs	r3, r0, #1
 8004c7a:	42ab      	cmp	r3, r5
 8004c7c:	d3ef      	bcc.n	8004c5e <_realloc_r+0x14>
 8004c7e:	0029      	movs	r1, r5
 8004c80:	0030      	movs	r0, r6
 8004c82:	f7ff fa75 	bl	8004170 <_malloc_r>
 8004c86:	9001      	str	r0, [sp, #4]
 8004c88:	2800      	cmp	r0, #0
 8004c8a:	d101      	bne.n	8004c90 <_realloc_r+0x46>
 8004c8c:	9c01      	ldr	r4, [sp, #4]
 8004c8e:	e7e6      	b.n	8004c5e <_realloc_r+0x14>
 8004c90:	002a      	movs	r2, r5
 8004c92:	42bd      	cmp	r5, r7
 8004c94:	d900      	bls.n	8004c98 <_realloc_r+0x4e>
 8004c96:	003a      	movs	r2, r7
 8004c98:	0021      	movs	r1, r4
 8004c9a:	9801      	ldr	r0, [sp, #4]
 8004c9c:	f7ff f9f3 	bl	8004086 <memcpy>
 8004ca0:	0021      	movs	r1, r4
 8004ca2:	0030      	movs	r0, r6
 8004ca4:	f7ff f9f8 	bl	8004098 <_free_r>
 8004ca8:	e7f0      	b.n	8004c8c <_realloc_r+0x42>

08004caa <_malloc_usable_size_r>:
 8004caa:	1f0b      	subs	r3, r1, #4
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	1f18      	subs	r0, r3, #4
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	da01      	bge.n	8004cb8 <_malloc_usable_size_r+0xe>
 8004cb4:	580b      	ldr	r3, [r1, r0]
 8004cb6:	18c0      	adds	r0, r0, r3
 8004cb8:	4770      	bx	lr
	...

08004cbc <_init>:
 8004cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cbe:	46c0      	nop			@ (mov r8, r8)
 8004cc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cc2:	bc08      	pop	{r3}
 8004cc4:	469e      	mov	lr, r3
 8004cc6:	4770      	bx	lr

08004cc8 <_fini>:
 8004cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cca:	46c0      	nop			@ (mov r8, r8)
 8004ccc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cce:	bc08      	pop	{r3}
 8004cd0:	469e      	mov	lr, r3
 8004cd2:	4770      	bx	lr
