\hypertarget{struct__hw__mcg__c4_1_1__hw__mcg__c4__bitfields}{}\section{\+\_\+hw\+\_\+mcg\+\_\+c4\+:\+:\+\_\+hw\+\_\+mcg\+\_\+c4\+\_\+bitfields Struct Reference}
\label{struct__hw__mcg__c4_1_1__hw__mcg__c4__bitfields}\index{\+\_\+hw\+\_\+mcg\+\_\+c4\+::\+\_\+hw\+\_\+mcg\+\_\+c4\+\_\+bitfields@{\+\_\+hw\+\_\+mcg\+\_\+c4\+::\+\_\+hw\+\_\+mcg\+\_\+c4\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct__hw__mcg__c4_1_1__hw__mcg__c4__bitfields_ae83e105d2de8d7b9df33eee4ceae51e4}{S\+C\+F\+T\+R\+IM}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__mcg__c4_1_1__hw__mcg__c4__bitfields_a6c5dce14372adef4c1a8e82329d41e79}{F\+C\+T\+R\+IM}\+: 4
\item 
uint8\+\_\+t \hyperlink{struct__hw__mcg__c4_1_1__hw__mcg__c4__bitfields_a6f5e68150ca9d92b8a8c445107bad7fa}{D\+R\+S\+T\+\_\+\+D\+RS}\+: 2
\item 
uint8\+\_\+t \hyperlink{struct__hw__mcg__c4_1_1__hw__mcg__c4__bitfields_a2639e1d1fa9402dea544a29bcf6510e2}{D\+M\+X32}\+: 1
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+mcg\+\_\+c4\+::\+\_\+hw\+\_\+mcg\+\_\+c4\+\_\+bitfields@{\+\_\+hw\+\_\+mcg\+\_\+c4\+::\+\_\+hw\+\_\+mcg\+\_\+c4\+\_\+bitfields}!D\+M\+X32@{D\+M\+X32}}
\index{D\+M\+X32@{D\+M\+X32}!\+\_\+hw\+\_\+mcg\+\_\+c4\+::\+\_\+hw\+\_\+mcg\+\_\+c4\+\_\+bitfields@{\+\_\+hw\+\_\+mcg\+\_\+c4\+::\+\_\+hw\+\_\+mcg\+\_\+c4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{D\+M\+X32}{DMX32}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+mcg\+\_\+c4\+::\+\_\+hw\+\_\+mcg\+\_\+c4\+\_\+bitfields\+::\+D\+M\+X32}\hypertarget{struct__hw__mcg__c4_1_1__hw__mcg__c4__bitfields_a2639e1d1fa9402dea544a29bcf6510e2}{}\label{struct__hw__mcg__c4_1_1__hw__mcg__c4__bitfields_a2639e1d1fa9402dea544a29bcf6510e2}
\mbox{[}7\mbox{]} D\+CO Maximum Frequency with 32.\+768 k\+Hz Reference \index{\+\_\+hw\+\_\+mcg\+\_\+c4\+::\+\_\+hw\+\_\+mcg\+\_\+c4\+\_\+bitfields@{\+\_\+hw\+\_\+mcg\+\_\+c4\+::\+\_\+hw\+\_\+mcg\+\_\+c4\+\_\+bitfields}!D\+R\+S\+T\+\_\+\+D\+RS@{D\+R\+S\+T\+\_\+\+D\+RS}}
\index{D\+R\+S\+T\+\_\+\+D\+RS@{D\+R\+S\+T\+\_\+\+D\+RS}!\+\_\+hw\+\_\+mcg\+\_\+c4\+::\+\_\+hw\+\_\+mcg\+\_\+c4\+\_\+bitfields@{\+\_\+hw\+\_\+mcg\+\_\+c4\+::\+\_\+hw\+\_\+mcg\+\_\+c4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{D\+R\+S\+T\+\_\+\+D\+RS}{DRST_DRS}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+mcg\+\_\+c4\+::\+\_\+hw\+\_\+mcg\+\_\+c4\+\_\+bitfields\+::\+D\+R\+S\+T\+\_\+\+D\+RS}\hypertarget{struct__hw__mcg__c4_1_1__hw__mcg__c4__bitfields_a6f5e68150ca9d92b8a8c445107bad7fa}{}\label{struct__hw__mcg__c4_1_1__hw__mcg__c4__bitfields_a6f5e68150ca9d92b8a8c445107bad7fa}
\mbox{[}6\+:5\mbox{]} D\+CO Range Select \index{\+\_\+hw\+\_\+mcg\+\_\+c4\+::\+\_\+hw\+\_\+mcg\+\_\+c4\+\_\+bitfields@{\+\_\+hw\+\_\+mcg\+\_\+c4\+::\+\_\+hw\+\_\+mcg\+\_\+c4\+\_\+bitfields}!F\+C\+T\+R\+IM@{F\+C\+T\+R\+IM}}
\index{F\+C\+T\+R\+IM@{F\+C\+T\+R\+IM}!\+\_\+hw\+\_\+mcg\+\_\+c4\+::\+\_\+hw\+\_\+mcg\+\_\+c4\+\_\+bitfields@{\+\_\+hw\+\_\+mcg\+\_\+c4\+::\+\_\+hw\+\_\+mcg\+\_\+c4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+C\+T\+R\+IM}{FCTRIM}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+mcg\+\_\+c4\+::\+\_\+hw\+\_\+mcg\+\_\+c4\+\_\+bitfields\+::\+F\+C\+T\+R\+IM}\hypertarget{struct__hw__mcg__c4_1_1__hw__mcg__c4__bitfields_a6c5dce14372adef4c1a8e82329d41e79}{}\label{struct__hw__mcg__c4_1_1__hw__mcg__c4__bitfields_a6c5dce14372adef4c1a8e82329d41e79}
\mbox{[}4\+:1\mbox{]} Fast Internal Reference Clock Trim Setting \index{\+\_\+hw\+\_\+mcg\+\_\+c4\+::\+\_\+hw\+\_\+mcg\+\_\+c4\+\_\+bitfields@{\+\_\+hw\+\_\+mcg\+\_\+c4\+::\+\_\+hw\+\_\+mcg\+\_\+c4\+\_\+bitfields}!S\+C\+F\+T\+R\+IM@{S\+C\+F\+T\+R\+IM}}
\index{S\+C\+F\+T\+R\+IM@{S\+C\+F\+T\+R\+IM}!\+\_\+hw\+\_\+mcg\+\_\+c4\+::\+\_\+hw\+\_\+mcg\+\_\+c4\+\_\+bitfields@{\+\_\+hw\+\_\+mcg\+\_\+c4\+::\+\_\+hw\+\_\+mcg\+\_\+c4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+C\+F\+T\+R\+IM}{SCFTRIM}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+mcg\+\_\+c4\+::\+\_\+hw\+\_\+mcg\+\_\+c4\+\_\+bitfields\+::\+S\+C\+F\+T\+R\+IM}\hypertarget{struct__hw__mcg__c4_1_1__hw__mcg__c4__bitfields_ae83e105d2de8d7b9df33eee4ceae51e4}{}\label{struct__hw__mcg__c4_1_1__hw__mcg__c4__bitfields_ae83e105d2de8d7b9df33eee4ceae51e4}
\mbox{[}0\mbox{]} Slow Internal Reference Clock Fine Trim 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+mcg.\+h\end{DoxyCompactItemize}
