Loading plugins phase: Elapsed time ==> 0s.189ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Laurent\Documents\PSoC Creator\4.4\VHN7040AY\Labo_Autom\VNH7040-and.cydsn\VNH7040-and.cyprj -d CY8C4245AXI-483 -s C:\Users\Laurent\Documents\PSoC Creator\4.4\VHN7040AY\Labo_Autom\VNH7040-and.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.779ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.058ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  VNH7040-and.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Laurent\Documents\PSoC Creator\4.4\VHN7040AY\Labo_Autom\VNH7040-and.cydsn\VNH7040-and.cyprj -dcpsoc3 VNH7040-and.v -verilog
======================================================================

======================================================================
Compiling:  VNH7040-and.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Laurent\Documents\PSoC Creator\4.4\VHN7040AY\Labo_Autom\VNH7040-and.cydsn\VNH7040-and.cyprj -dcpsoc3 VNH7040-and.v -verilog
======================================================================

======================================================================
Compiling:  VNH7040-and.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Laurent\Documents\PSoC Creator\4.4\VHN7040AY\Labo_Autom\VNH7040-and.cydsn\VNH7040-and.cyprj -dcpsoc3 -verilog VNH7040-and.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Jun 06 21:00:03 2021


======================================================================
Compiling:  VNH7040-and.v
Program  :   vpp
Options  :    -yv2 -q10 VNH7040-and.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Jun 06 21:00:03 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'VNH7040-and.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  VNH7040-and.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Laurent\Documents\PSoC Creator\4.4\VHN7040AY\Labo_Autom\VNH7040-and.cydsn\VNH7040-and.cyprj -dcpsoc3 -verilog VNH7040-and.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Jun 06 21:00:03 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Laurent\Documents\PSoC Creator\4.4\VHN7040AY\Labo_Autom\VNH7040-and.cydsn\codegentemp\VNH7040-and.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Laurent\Documents\PSoC Creator\4.4\VHN7040AY\Labo_Autom\VNH7040-and.cydsn\codegentemp\VNH7040-and.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  VNH7040-and.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Laurent\Documents\PSoC Creator\4.4\VHN7040AY\Labo_Autom\VNH7040-and.cydsn\VNH7040-and.cyprj -dcpsoc3 -verilog VNH7040-and.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Jun 06 21:00:03 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Laurent\Documents\PSoC Creator\4.4\VHN7040AY\Labo_Autom\VNH7040-and.cydsn\codegentemp\VNH7040-and.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Laurent\Documents\PSoC Creator\4.4\VHN7040AY\Labo_Autom\VNH7040-and.cydsn\codegentemp\VNH7040-and.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	Net_922
	Net_923
	Net_924
	Net_925
	Net_926
	Net_927
	Net_913
	Net_933
	Net_928
	Net_930
	\QuadDec:Net_95\
	\QuadDec:CounterUDB:ctrl_cmod_2\
	\QuadDec:CounterUDB:ctrl_cmod_1\
	\QuadDec:CounterUDB:ctrl_cmod_0\
	Net_2232
	Net_2233
	\QuadDec:CounterUDB:reload_tc\


Deleted 21 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LED_net_0
Aliasing \UART:select_s_wire\ to zero
Aliasing \UART:sclk_s_wire\ to zero
Aliasing \UART:mosi_s_wire\ to zero
Aliasing \UART:miso_m_wire\ to zero
Aliasing \UART:tmpOE__tx_net_0\ to tmpOE__LED_net_0
Aliasing \UART:tmpOE__rx_net_0\ to tmpOE__LED_net_0
Aliasing \UART:cts_wire\ to zero
Aliasing tmpOE__DI_Fdg_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__DI_Fdd_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__DI_ATU_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__DI_Index_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__DI_PhiA_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__DI_PhiB_net_0 to tmpOE__LED_net_0
Aliasing \QuadDec:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec:CounterUDB:reload\ to zero
Aliasing Net_2231 to zero
Aliasing \QuadDec:CounterUDB:underflow\ to \QuadDec:CounterUDB:status_1\
Aliasing tmpOE__ENA_L298_net_0 to tmpOE__LED_net_0
Aliasing \Stat_dir:status_0\ to \QuadDec:Net_89\
Aliasing \Stat_dir:status_1\ to zero
Aliasing \Stat_dir:status_2\ to zero
Aliasing \Stat_dir:status_3\ to zero
Aliasing \Stat_dir:status_4\ to zero
Aliasing \Stat_dir:status_5\ to zero
Aliasing \Stat_dir:status_6\ to zero
Aliasing \Stat_dir:status_7\ to zero
Aliasing \PWM:Net_75\ to zero
Aliasing \PWM:Net_69\ to tmpOE__LED_net_0
Aliasing \PWM:Net_66\ to zero
Aliasing \PWM:Net_82\ to zero
Aliasing \PWM:Net_72\ to zero
Aliasing tmpOE__IN2_L298_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__IN1_L298_net_0 to tmpOE__LED_net_0
Aliasing \Speed:Net_66\ to \Speed:Net_75\
Aliasing \Speed:Net_82\ to zero
Aliasing \Speed:Net_72\ to zero
Aliasing \FECH:Net_75\ to zero
Aliasing \FECH:Net_69\ to tmpOE__LED_net_0
Aliasing \FECH:Net_66\ to zero
Aliasing \FECH:Net_82\ to zero
Aliasing \FECH:Net_72\ to zero
Aliasing \QuadDec:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec:CounterUDB:prevCompare\\D\
Aliasing \QuadDec:CounterUDB:count_stored_i\\D\ to \Speed:Net_69\
Removing Lhs of wire one[6] = tmpOE__LED_net_0[1]
Removing Lhs of wire \UART:select_s_wire\[10] = zero[2]
Removing Rhs of wire \UART:rx_wire\[11] = \UART:Net_1268\[12]
Removing Lhs of wire \UART:Net_1170\[15] = \UART:Net_847\[9]
Removing Lhs of wire \UART:sclk_s_wire\[16] = zero[2]
Removing Lhs of wire \UART:mosi_s_wire\[17] = zero[2]
Removing Lhs of wire \UART:miso_m_wire\[18] = zero[2]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[20] = tmpOE__LED_net_0[1]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[31] = tmpOE__LED_net_0[1]
Removing Lhs of wire \UART:cts_wire\[35] = zero[2]
Removing Lhs of wire tmpOE__DI_Fdg_net_0[61] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__DI_Fdd_net_0[67] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__DI_ATU_net_0[73] = tmpOE__LED_net_0[1]
Removing Lhs of wire Net_4505[81] = cydff_1[79]
Removing Lhs of wire tmpOE__DI_Index_net_0[83] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__DI_PhiA_net_0[89] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__DI_PhiB_net_0[94] = tmpOE__LED_net_0[1]
Removing Lhs of wire \QuadDec:Net_89\[98] = Net_4502[99]
Removing Lhs of wire \QuadDec:CounterUDB:ctrl_capmode_1\[107] = zero[2]
Removing Lhs of wire \QuadDec:CounterUDB:ctrl_capmode_0\[108] = zero[2]
Removing Lhs of wire \QuadDec:CounterUDB:ctrl_enable\[120] = \QuadDec:CounterUDB:control_7\[112]
Removing Lhs of wire \QuadDec:CounterUDB:capt_rising\[122] = zero[2]
Removing Lhs of wire \QuadDec:CounterUDB:capt_falling\[123] = \QuadDec:CounterUDB:prevCapture\[121]
Removing Lhs of wire \QuadDec:CounterUDB:reload\[126] = zero[2]
Removing Lhs of wire \QuadDec:CounterUDB:final_enable\[127] = \QuadDec:CounterUDB:control_7\[112]
Removing Lhs of wire \QuadDec:CounterUDB:counter_enable\[128] = \QuadDec:CounterUDB:control_7\[112]
Removing Rhs of wire \QuadDec:CounterUDB:status_0\[129] = \QuadDec:CounterUDB:cmp_out_status\[130]
Removing Rhs of wire \QuadDec:CounterUDB:status_1\[131] = \QuadDec:CounterUDB:per_zero\[132]
Removing Rhs of wire \QuadDec:CounterUDB:status_2\[133] = \QuadDec:CounterUDB:overflow_status\[134]
Removing Rhs of wire \QuadDec:CounterUDB:status_3\[135] = \QuadDec:CounterUDB:underflow_status\[136]
Removing Lhs of wire \QuadDec:CounterUDB:status_4\[137] = \QuadDec:CounterUDB:hwCapture\[125]
Removing Rhs of wire \QuadDec:CounterUDB:status_5\[138] = \QuadDec:CounterUDB:fifo_full\[139]
Removing Rhs of wire \QuadDec:CounterUDB:status_6\[140] = \QuadDec:CounterUDB:fifo_nempty\[141]
Removing Lhs of wire Net_2231[143] = zero[2]
Removing Rhs of wire \QuadDec:CounterUDB:overflow\[145] = \QuadDec:CounterUDB:per_FF\[146]
Removing Lhs of wire \QuadDec:CounterUDB:underflow\[147] = \QuadDec:CounterUDB:status_1\[131]
Removing Rhs of wire \QuadDec:CounterUDB:cmp_out_i\[153] = \QuadDec:CounterUDB:cmp_less\[154]
Removing Lhs of wire \QuadDec:CounterUDB:dp_dir\[161] = Net_4502[99]
Removing Lhs of wire \QuadDec:CounterUDB:cs_addr_2\[163] = Net_4502[99]
Removing Lhs of wire \QuadDec:CounterUDB:cs_addr_1\[164] = \QuadDec:CounterUDB:count_enable\[160]
Removing Lhs of wire \QuadDec:CounterUDB:cs_addr_0\[165] = zero[2]
Removing Lhs of wire tmpOE__ENA_L298_net_0[243] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Stat_dir:status_0\[251] = Net_4502[99]
Removing Lhs of wire \Stat_dir:status_1\[252] = zero[2]
Removing Lhs of wire \Stat_dir:status_2\[253] = zero[2]
Removing Lhs of wire \Stat_dir:status_3\[254] = zero[2]
Removing Lhs of wire \Stat_dir:status_4\[255] = zero[2]
Removing Lhs of wire \Stat_dir:status_5\[256] = zero[2]
Removing Lhs of wire \Stat_dir:status_6\[257] = zero[2]
Removing Lhs of wire \Stat_dir:status_7\[258] = zero[2]
Removing Lhs of wire \PWM:Net_81\[261] = Net_501[250]
Removing Lhs of wire \PWM:Net_75\[262] = zero[2]
Removing Lhs of wire \PWM:Net_69\[263] = tmpOE__LED_net_0[1]
Removing Lhs of wire \PWM:Net_66\[264] = zero[2]
Removing Lhs of wire \PWM:Net_82\[265] = zero[2]
Removing Lhs of wire \PWM:Net_72\[266] = zero[2]
Removing Lhs of wire tmpOE__IN2_L298_net_0[273] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__IN1_L298_net_0[279] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Speed:Net_81\[287] = Net_4470[300]
Removing Lhs of wire \Speed:Net_75\[288] = Net_745[299]
Removing Lhs of wire \Speed:Net_69\[289] = Net_4468[159]
Removing Lhs of wire \Speed:Net_66\[290] = Net_745[299]
Removing Lhs of wire \Speed:Net_82\[291] = zero[2]
Removing Lhs of wire \Speed:Net_72\[292] = zero[2]
Removing Lhs of wire \FECH:Net_81\[302] = Net_751[285]
Removing Lhs of wire \FECH:Net_75\[303] = zero[2]
Removing Lhs of wire \FECH:Net_69\[304] = tmpOE__LED_net_0[1]
Removing Lhs of wire \FECH:Net_66\[305] = zero[2]
Removing Lhs of wire \FECH:Net_82\[306] = zero[2]
Removing Lhs of wire \FECH:Net_72\[307] = zero[2]
Removing Lhs of wire cydff_1D[316] = Net_1788[80]
Removing Lhs of wire \QuadDec:CounterUDB:prevCapture\\D\[317] = zero[2]
Removing Lhs of wire \QuadDec:CounterUDB:overflow_reg_i\\D\[318] = \QuadDec:CounterUDB:overflow\[145]
Removing Lhs of wire \QuadDec:CounterUDB:underflow_reg_i\\D\[319] = \QuadDec:CounterUDB:status_1\[131]
Removing Lhs of wire \QuadDec:CounterUDB:tc_reg_i\\D\[320] = \QuadDec:CounterUDB:tc_i\[150]
Removing Lhs of wire \QuadDec:CounterUDB:prevCompare\\D\[321] = \QuadDec:CounterUDB:cmp_out_i\[153]
Removing Lhs of wire \QuadDec:CounterUDB:cmp_out_reg_i\\D\[322] = \QuadDec:CounterUDB:cmp_out_i\[153]
Removing Lhs of wire \QuadDec:CounterUDB:count_stored_i\\D\[323] = Net_4468[159]

------------------------------------------------------
Aliased 0 equations, 78 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\QuadDec:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec:CounterUDB:capt_either_edge\ <= (\QuadDec:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for 'Net_4468' (cost = 2):
Net_4468 <= ((not Net_1788 and Net_4459)
	OR (not Net_4459 and Net_1788));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 3 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \QuadDec:CounterUDB:hwCapture\ to zero
Removing Lhs of wire \QuadDec:CounterUDB:hwCapture\[125] = zero[2]

------------------------------------------------------
Aliased 0 equations, 1 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Laurent\Documents\PSoC Creator\4.4\VHN7040AY\Labo_Autom\VNH7040-and.cydsn\VNH7040-and.cyprj" -dcpsoc3 VNH7040-and.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.904ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Sunday, 06 June 2021 21:00:04
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Laurent\Documents\PSoC Creator\4.4\VHN7040AY\Labo_Autom\VNH7040-and.cydsn\VNH7040-and.cyprj -d CY8C4245AXI-483 VNH7040-and.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \QuadDec:CounterUDB:prevCapture\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock_3'. Signal=Net_4470_ff8
    Digital Clock 0: Automatic-assigning  clock 'Clock_4'. Fanout=2, Signal=Net_4491_digital
    Fixed Function Clock 9: Automatic-assigning  clock 'Clock_1'. Signal=Net_501_ff9
    Fixed Function Clock 2: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff2\
    Fixed Function Clock 10: Automatic-assigning  clock 'Clock_2'. Signal=Net_751_ff10
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \QuadDec:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: DI_PhiB(0):iocell.fb
        Effective Clock: HFClk
        Enable Signal: DI_PhiB(0):iocell.fb
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
ADD: pft.M0040: information: The following 3 pin(s) will be assigned a location by the fitter: DI_ATU(0), DI_Fdd(0), DI_Fdg(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            pin_input => \UART:tx_wire\ ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:rx_wire\ ,
            pad => \UART:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = DI_Fdg(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DI_Fdg(0)__PA ,
            pad => DI_Fdg(0)_PAD );

    Pin : Name = DI_Fdd(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DI_Fdd(0)__PA ,
            pad => DI_Fdd(0)_PAD );

    Pin : Name = DI_ATU(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DI_ATU(0)__PA ,
            pad => DI_ATU(0)_PAD );

    Pin : Name = DI_Index(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DI_Index(0)__PA ,
            pad => DI_Index(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DI_PhiA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DI_PhiA(0)__PA ,
            fb => Net_1788 ,
            pad => DI_PhiA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DI_PhiB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DI_PhiB(0)__PA ,
            fb => Net_4459 ,
            pad => DI_PhiB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ENA_L298(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ENA_L298(0)__PA ,
            pin_input => Net_4498 ,
            pad => ENA_L298(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN2_L298(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN2_L298(0)__PA ,
            pad => IN2_L298(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN1_L298(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN1_L298(0)__PA ,
            pad => IN1_L298(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\QuadDec:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:CounterUDB:cmp_out_i\ * 
              !\QuadDec:CounterUDB:prevCompare\
        );
        Output = \QuadDec:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:CounterUDB:overflow\ * 
              !\QuadDec:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:CounterUDB:status_1\ * 
              !\QuadDec:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4459 * Net_1788 * \QuadDec:CounterUDB:control_7\ * 
              !\QuadDec:CounterUDB:count_stored_i\
            + Net_4459 * !Net_1788 * \QuadDec:CounterUDB:control_7\ * 
              !\QuadDec:CounterUDB:count_stored_i\
        );
        Output = \QuadDec:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=Net_4502, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !cydff_1
        );
        Output = Net_4502 (fanout=3)

    MacroCell: Name=Net_4468, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4459 * Net_1788
            + Net_4459 * !Net_1788
        );
        Output = Net_4468 (fanout=1)

    MacroCell: Name=cydff_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: PosEdge(Net_4459)
        Main Equation            : 1 pterm
        (
              Net_1788
        );
        Output = cydff_1 (fanout=1)

    MacroCell: Name=\QuadDec:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4491_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:CounterUDB:overflow\
        );
        Output = \QuadDec:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4491_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:CounterUDB:status_1\
        );
        Output = \QuadDec:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4491_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\QuadDec:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4491_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4459 * Net_1788
            + Net_4459 * !Net_1788
        );
        Output = \QuadDec:CounterUDB:count_stored_i\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\QuadDec:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_4491_digital ,
            cs_addr_2 => Net_4502 ,
            cs_addr_1 => \QuadDec:CounterUDB:count_enable\ ,
            chain_out => \QuadDec:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_4491_digital ,
            cs_addr_2 => Net_4502 ,
            cs_addr_1 => \QuadDec:CounterUDB:count_enable\ ,
            z0_comb => \QuadDec:CounterUDB:status_1\ ,
            f0_comb => \QuadDec:CounterUDB:overflow\ ,
            cl1_comb => \QuadDec:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec:CounterUDB:status_5\ ,
            chain_in => \QuadDec:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec:CounterUDB:sC16:counterdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Stat_dir:sts:sts_reg\
        PORT MAP (
            status_0 => Net_4502 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\QuadDec:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_4491_digital ,
            status_6 => \QuadDec:CounterUDB:status_6\ ,
            status_5 => \QuadDec:CounterUDB:status_5\ ,
            status_3 => \QuadDec:CounterUDB:status_3\ ,
            status_2 => \QuadDec:CounterUDB:status_2\ ,
            status_1 => \QuadDec:CounterUDB:status_1\ ,
            status_0 => \QuadDec:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\QuadDec:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_4491_digital ,
            control_7 => \QuadDec:CounterUDB:control_7\ ,
            control_6 => \QuadDec:CounterUDB:control_6\ ,
            control_5 => \QuadDec:CounterUDB:control_5\ ,
            control_4 => \QuadDec:CounterUDB:control_4\ ,
            control_3 => \QuadDec:CounterUDB:control_3\ ,
            control_2 => \QuadDec:CounterUDB:control_2\ ,
            control_1 => \QuadDec:CounterUDB:control_1\ ,
            control_0 => \QuadDec:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART:SCB_IRQ\
        PORT MAP (
            interrupt => Net_914 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_fech
        PORT MAP (
            interrupt => Net_885 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   14 :   22 :   36 : 38.89 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    1 :    2 : 50.00 %
Timer/Counter/PWM             :    3 :    1 :    4 : 75.00 %
UDB                           :      :      :      :        
  Macrocells                  :   11 :   21 :   32 : 34.38 %
  Unique P-terms              :   12 :   52 :   64 : 18.75 %
  Total P-terms               :   14 :      :      :        
  Datapath Cells              :    2 :    2 :    4 : 50.00 %
  Status Cells                :    2 :    2 :    4 : 50.00 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    1 :    3 :    4 : 25.00 %
    Control Registers         :    1 :      :      :        
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.131ms
Tech Mapping phase: Elapsed time ==> 0s.147ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
LED(0)                              : [IOP=(1)][IoId=(6)]                
\UART:tx(0)\                        : [IOP=(4)][IoId=(1)]                
\UART:rx(0)\                        : [IOP=(4)][IoId=(0)]                
DI_Index(0)                         : [IOP=(0)][IoId=(4)]                
DI_PhiA(0)                          : [IOP=(0)][IoId=(5)]                
DI_PhiB(0)                          : [IOP=(0)][IoId=(6)]                
ENA_L298(0)                         : [IOP=(1)][IoId=(3)]                
IN2_L298(0)                         : [IOP=(1)][IoId=(5)]                
IN1_L298(0)                         : [IOP=(1)][IoId=(4)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\UART:SCB\                          : SCB_[FFB(SCB,0)]                   
\PWM:cy_m0s8_tcpwm_1\               : TCPWM_[FFB(TCPWM,0)]               
\Speed:cy_m0s8_tcpwm_1\             : TCPWM_[FFB(TCPWM,1)]               
\FECH:cy_m0s8_tcpwm_1\              : TCPWM_[FFB(TCPWM,2)]               
DI_Fdg(0)                           : [IOP=(0)][IoId=(0)]                
DI_Fdd(0)                           : [IOP=(0)][IoId=(1)]                
DI_ATU(0)                           : [IOP=(0)][IoId=(2)]                

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.1660270s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.381ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0008457 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.018ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :    4 :    8 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.25
                   Pterms :            3.50
               Macrocells :            2.75
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :       5.50 :       5.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4459 * Net_1788 * \QuadDec:CounterUDB:control_7\ * 
              !\QuadDec:CounterUDB:count_stored_i\
            + Net_4459 * !Net_1788 * \QuadDec:CounterUDB:control_7\ * 
              !\QuadDec:CounterUDB:count_stored_i\
        );
        Output = \QuadDec:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4491_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4459 * Net_1788
            + Net_4459 * !Net_1788
        );
        Output = \QuadDec:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_4502, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !cydff_1
        );
        Output = Net_4502 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=2, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_4468, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4459 * Net_1788
            + Net_4459 * !Net_1788
        );
        Output = Net_4468 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cydff_1, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: PosEdge(Net_4459)
        Main Equation            : 1 pterm
        (
              Net_1788
        );
        Output = cydff_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_4491_digital ,
        cs_addr_2 => Net_4502 ,
        cs_addr_1 => \QuadDec:CounterUDB:count_enable\ ,
        chain_out => \QuadDec:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec:CounterUDB:sC16:counterdp:u1\

statuscell: Name =\Stat_dir:sts:sts_reg\
    PORT MAP (
        status_0 => Net_4502 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\QuadDec:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_4491_digital ,
        control_7 => \QuadDec:CounterUDB:control_7\ ,
        control_6 => \QuadDec:CounterUDB:control_6\ ,
        control_5 => \QuadDec:CounterUDB:control_5\ ,
        control_4 => \QuadDec:CounterUDB:control_4\ ,
        control_3 => \QuadDec:CounterUDB:control_3\ ,
        control_2 => \QuadDec:CounterUDB:control_2\ ,
        control_1 => \QuadDec:CounterUDB:control_1\ ,
        control_0 => \QuadDec:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:CounterUDB:cmp_out_i\ * 
              !\QuadDec:CounterUDB:prevCompare\
        );
        Output = \QuadDec:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4491_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:CounterUDB:overflow\ * 
              !\QuadDec:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4491_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:CounterUDB:overflow\
        );
        Output = \QuadDec:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:CounterUDB:status_1\ * 
              !\QuadDec:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4491_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:CounterUDB:status_1\
        );
        Output = \QuadDec:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_4491_digital ,
        cs_addr_2 => Net_4502 ,
        cs_addr_1 => \QuadDec:CounterUDB:count_enable\ ,
        z0_comb => \QuadDec:CounterUDB:status_1\ ,
        f0_comb => \QuadDec:CounterUDB:overflow\ ,
        cl1_comb => \QuadDec:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec:CounterUDB:status_5\ ,
        chain_in => \QuadDec:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_4491_digital ,
        status_6 => \QuadDec:CounterUDB:status_6\ ,
        status_5 => \QuadDec:CounterUDB:status_5\ ,
        status_3 => \QuadDec:CounterUDB:status_3\ ,
        status_2 => \QuadDec:CounterUDB:status_2\ ,
        status_1 => \QuadDec:CounterUDB:status_1\ ,
        status_0 => \QuadDec:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\UART:SCB_IRQ\
        PORT MAP (
            interrupt => Net_914 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =isr_fech
        PORT MAP (
            interrupt => Net_885 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = DI_ATU(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DI_ATU(0)__PA ,
        pad => DI_ATU(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = DI_Fdd(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DI_Fdd(0)__PA ,
        pad => DI_Fdd(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = DI_Fdg(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DI_Fdg(0)__PA ,
        pad => DI_Fdg(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DI_Index(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DI_Index(0)__PA ,
        pad => DI_Index(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DI_PhiA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DI_PhiA(0)__PA ,
        fb => Net_1788 ,
        pad => DI_PhiA(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DI_PhiB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DI_PhiB(0)__PA ,
        fb => Net_4459 ,
        pad => DI_PhiB(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=3]: 
Pin : Name = ENA_L298(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ENA_L298(0)__PA ,
        pin_input => Net_4498 ,
        pad => ENA_L298(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = IN1_L298(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN1_L298(0)__PA ,
        pad => IN1_L298(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = IN2_L298(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN2_L298(0)__PA ,
        pad => IN2_L298(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:rx_wire\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        pin_input => \UART:tx_wire\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            dsi_out_0 => cclk1 ,
            sysclk => ClockBlock_SysClk ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_8 => Net_4470_ff8 ,
            udb_div_0 => dclk_to_genclk ,
            ff_div_9 => Net_501_ff9 ,
            ff_div_2 => \UART:Net_847_ff2\ ,
            ff_div_10 => Net_751_ff10 );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff2\ ,
            interrupt => Net_914 ,
            uart_rx => \UART:rx_wire\ ,
            uart_tx => \UART:tx_wire\ ,
            uart_rts => \UART:rts_wire\ ,
            mosi_m => \UART:mosi_m_wire\ ,
            select_m_3 => \UART:select_m_wire_3\ ,
            select_m_2 => \UART:select_m_wire_2\ ,
            select_m_1 => \UART:select_m_wire_1\ ,
            select_m_0 => \UART:select_m_wire_0\ ,
            sclk_m => \UART:sclk_m_wire\ ,
            miso_s => \UART:miso_s_wire\ ,
            tr_tx_req => Net_917 ,
            tr_rx_req => Net_916 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\PWM:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_501_ff9 ,
            capture => zero ,
            count => tmpOE__LED_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_4455 ,
            tr_overflow => Net_4454 ,
            tr_compare_match => Net_4456 ,
            line => Net_4498 ,
            line_compl => Net_4458 ,
            interrupt => Net_4453 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\FECH:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_751_ff10 ,
            capture => zero ,
            count => tmpOE__LED_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_747 ,
            tr_overflow => Net_745 ,
            tr_compare_match => Net_1704 ,
            line => Net_749 ,
            line_compl => Net_750 ,
            interrupt => Net_885 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,2): 
    m0s8tcpwmcell: Name =\Speed:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_4470_ff8 ,
            capture => Net_745 ,
            count => Net_4468 ,
            reload => Net_745 ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_866 ,
            tr_overflow => Net_880 ,
            tr_compare_match => Net_867 ,
            line => Net_868 ,
            line_compl => Net_869 ,
            interrupt => Net_864 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_4491_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+-------------------
   0 |   0 |       |      NONE |      RES_PULL_UP |    DI_ATU(0) | 
     |   1 |       |      NONE |    RES_PULL_DOWN |    DI_Fdd(0) | 
     |   2 |       |      NONE |    RES_PULL_DOWN |    DI_Fdg(0) | 
     |   4 |     * |      NONE |      RES_PULL_UP |  DI_Index(0) | 
     |   5 |     * |      NONE |      RES_PULL_UP |   DI_PhiA(0) | FB(Net_1788)
     |   6 |     * |      NONE |      RES_PULL_UP |   DI_PhiB(0) | FB(Net_4459)
-----+-----+-------+-----------+------------------+--------------+-------------------
   1 |   3 |     * |      NONE |         CMOS_OUT |  ENA_L298(0) | In(Net_4498)
     |   4 |     * |      NONE |         CMOS_OUT |  IN1_L298(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |  IN2_L298(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |       LED(0) | 
-----+-----+-------+-----------+------------------+--------------+-------------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL | \UART:rx(0)\ | FB(\UART:rx_wire\)
     |   1 |     * |      NONE |         CMOS_OUT | \UART:tx(0)\ | In(\UART:tx_wire\)
-------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.068ms
Digital Placement phase: Elapsed time ==> 0s.808ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc4/psoc4a/route_arch-rrg.cydata" --vh2-path "VNH7040-and_r.vh2" --pcf-path "VNH7040-and.pco" --des-name "VNH7040-and" --dsf-path "VNH7040-and.dsf" --sdc-path "VNH7040-and.sdc" --lib-path "VNH7040-and_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.718ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.131ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: VNH7040-and_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyHFClk ) to clock ( Clock_4 ). (File=C:\Users\Laurent\Documents\PSoC Creator\4.4\VHN7040AY\Labo_Autom\VNH7040-and.cydsn\VNH7040-and_timing.html)
Timing report is in VNH7040-and_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.269ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.196ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.733ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.733ms
API generation phase: Elapsed time ==> 1s.791ms
Dependency generation phase: Elapsed time ==> 0s.000ms
Cleanup phase: Elapsed time ==> 0s.015ms
