// Seed: 4049298654
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = id_7;
  wor id_9 = id_4;
  id_10(
      1, id_4, id_2
  );
  always id_2 = 1;
  real id_11, id_12, id_13;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_2 - 1'h0;
  module_0(
      id_1, id_2, id_2, id_1, id_2, id_2, id_2, id_1
  );
  assign id_1 = id_3;
endmodule
