{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1770909249023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770909249024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 12 10:14:08 2026 " "Processing started: Thu Feb 12 10:14:08 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770909249024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1770909249024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map lab4_a -c lab4_a_qsim --generate_functional_sim_netlist " "Command: quartus_map lab4_a -c lab4_a_qsim --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1770909249024 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1770909249355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-behaviour " "Found design unit 1: data_mem-behaviour" {  } { { "data_mem.vhd" "" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770909249604 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770909249604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770909249604 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "data_mem " "Elaborating entity \"data_mem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1770909249639 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en data_mem.vhd(22) " "VHDL Process Statement warning at data_mem.vhd(22): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_mem.vhd" "" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1770909249640 "|data_mem"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem " "RAM logic \"mem\" is uninferred due to asynchronous read logic" {  } { { "data_mem.vhd" "mem" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1770909249661 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1770909249661 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "32 " "Inferred 32 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4137 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4137\"" {  } { { "data_mem.vhd" "mem~4137" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4138 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4138\"" {  } { { "data_mem.vhd" "mem~4138" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4139 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4139\"" {  } { { "data_mem.vhd" "mem~4139" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4140 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4140\"" {  } { { "data_mem.vhd" "mem~4140" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4141 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4141\"" {  } { { "data_mem.vhd" "mem~4141" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4142 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4142\"" {  } { { "data_mem.vhd" "mem~4142" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4143 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4143\"" {  } { { "data_mem.vhd" "mem~4143" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4144 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4144\"" {  } { { "data_mem.vhd" "mem~4144" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4145 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4145\"" {  } { { "data_mem.vhd" "mem~4145" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4146 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4146\"" {  } { { "data_mem.vhd" "mem~4146" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4147 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4147\"" {  } { { "data_mem.vhd" "mem~4147" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4148 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4148\"" {  } { { "data_mem.vhd" "mem~4148" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4149 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4149\"" {  } { { "data_mem.vhd" "mem~4149" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4150 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4150\"" {  } { { "data_mem.vhd" "mem~4150" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4151 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4151\"" {  } { { "data_mem.vhd" "mem~4151" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4152 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4152\"" {  } { { "data_mem.vhd" "mem~4152" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4153 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4153\"" {  } { { "data_mem.vhd" "mem~4153" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4154 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4154\"" {  } { { "data_mem.vhd" "mem~4154" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4155 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4155\"" {  } { { "data_mem.vhd" "mem~4155" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4156 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4156\"" {  } { { "data_mem.vhd" "mem~4156" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4157 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4157\"" {  } { { "data_mem.vhd" "mem~4157" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4158 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4158\"" {  } { { "data_mem.vhd" "mem~4158" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4159 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4159\"" {  } { { "data_mem.vhd" "mem~4159" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4160 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4160\"" {  } { { "data_mem.vhd" "mem~4160" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4161 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4161\"" {  } { { "data_mem.vhd" "mem~4161" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4162 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4162\"" {  } { { "data_mem.vhd" "mem~4162" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4163 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4163\"" {  } { { "data_mem.vhd" "mem~4163" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4164 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4164\"" {  } { { "data_mem.vhd" "mem~4164" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4165 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4165\"" {  } { { "data_mem.vhd" "mem~4165" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4166 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4166\"" {  } { { "data_mem.vhd" "mem~4166" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4167 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4167\"" {  } { { "data_mem.vhd" "mem~4167" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~4168 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~4168\"" {  } { { "data_mem.vhd" "mem~4168" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/data_mem.vhd" 18 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249735 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1770909249735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:mem_rtl_0 " "Elaborated megafunction instantiation \"lpm_mux:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770909249795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:mem_rtl_0 " "Instantiated megafunction \"lpm_mux:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770909249795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770909249795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770909249795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770909249795 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770909249795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jtc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jtc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jtc " "Found entity 1: mux_jtc" {  } { { "db/mux_jtc.tdf" "" { Text "Z:/home/drhahnchenflugel/Documents/GitHub/Computer-Organisation-Architecture-Work/lab4/lab4a/db/mux_jtc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770909249850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770909249850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "413 " "Peak virtual memory: 413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770909250354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 12 10:14:10 2026 " "Processing ended: Thu Feb 12 10:14:10 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770909250354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770909250354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770909250354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770909250354 ""}
