<profile>

<section name = "Vitis HLS Report for 'AXI_zeros'" level="0">
<item name = "Date">Mon Jun 10 18:42:53 2024
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">AXI_zeros</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.552 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">259, 259, 2.590 us, 2.590 us, 260, 260, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_stream">257, 257, 3, 1, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 87, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 56, -</column>
<column name="Register">-, -, 50, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln9_fu_117_p2">+, 0, 0, 39, 32, 9</column>
<column name="j_1_fu_99_p2">+, 0, 0, 14, 9, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln9_fu_105_p2">icmp, 0, 0, 11, 9, 10</column>
<column name="tmp_last_V_fu_111_p2">icmp, 0, 0, 11, 9, 8</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="j_reg_84">9, 2, 9, 18</column>
<column name="out_stream_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="counter">32, 0, 32, 0</column>
<column name="icmp_ln9_reg_141">1, 0, 1, 0</column>
<column name="icmp_ln9_reg_141_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="j_reg_84">9, 0, 9, 0</column>
<column name="tmp_last_V_reg_145">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AXI_zeros, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, AXI_zeros, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AXI_zeros, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AXI_zeros, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AXI_zeros, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AXI_zeros, return value</column>
<column name="in_zeros">in, 64, ap_none, in_zeros, scalar</column>
<column name="out_stream_TDATA">out, 64, axis, out_stream_V_data_V, pointer</column>
<column name="out_stream_TVALID">out, 1, axis, out_stream_V_last_V, pointer</column>
<column name="out_stream_TREADY">in, 1, axis, out_stream_V_last_V, pointer</column>
<column name="out_stream_TLAST">out, 1, axis, out_stream_V_last_V, pointer</column>
<column name="out_stream_TKEEP">out, 8, axis, out_stream_V_keep_V, pointer</column>
<column name="out_stream_TSTRB">out, 8, axis, out_stream_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
