#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Mon Dec 21 16:34:05 2020
# Process ID: 13504
# Current directory: D:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.runs/design_1_up_conv_0_0_synth_1
# Command line: vivado.exe -log design_1_up_conv_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_up_conv_0_0.tcl
# Log file: D:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.runs/design_1_up_conv_0_0_synth_1/design_1_up_conv_0_0.vds
# Journal file: D:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.runs/design_1_up_conv_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_up_conv_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/work/kb_radar_course/lesson_8/vivado/hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_up_conv_0_0 -part xc7z045ffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14028 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 830.477 ; gain = 178.359
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_up_conv_0_0' [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ip/design_1_up_conv_0_0/synth/design_1_up_conv_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'up_conv' [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/up_conv.v:12]
INFO: [Synth 8-6157] synthesizing module 'up_conv_entry14' [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/up_conv_entry14.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/up_conv_entry14.v:87]
INFO: [Synth 8-6155] done synthesizing module 'up_conv_entry14' (1#1) [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/up_conv_entry14.v:10]
INFO: [Synth 8-6157] synthesizing module 'fir_filter_a' [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/fir_filter_a.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/fir_filter_a.v:45]
INFO: [Synth 8-6155] done synthesizing module 'fir_filter_a' (2#1) [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/fir_filter_a.v:10]
INFO: [Synth 8-6157] synthesizing module 'fir_filter_b' [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/fir_filter_b.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/fir_filter_b.v:45]
INFO: [Synth 8-6155] done synthesizing module 'fir_filter_b' (3#1) [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/fir_filter_b.v:10]
INFO: [Synth 8-6157] synthesizing module 'iq_mult' [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/iq_mult.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/iq_mult.v:58]
INFO: [Synth 8-6155] done synthesizing module 'iq_mult' (4#1) [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/iq_mult.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A' [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/fifo_w32_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A_shiftReg' [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/fifo_w32_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A_shiftReg' (5#1) [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/fifo_w32_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A' (6#1) [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/fifo_w32_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d3_A' [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/fifo_w8_d3_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d3_A_shiftReg' [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/fifo_w8_d3_A.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d3_A_shiftReg' (7#1) [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/fifo_w8_d3_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d3_A' (8#1) [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/fifo_w8_d3_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_fir_filbkb' [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/start_for_fir_filbkb.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_fir_filbkb_shiftReg' [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/start_for_fir_filbkb.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_fir_filbkb_shiftReg' (9#1) [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/start_for_fir_filbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_fir_filbkb' (10#1) [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/start_for_fir_filbkb.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_fir_filcud' [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/start_for_fir_filcud.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_fir_filcud_shiftReg' [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/start_for_fir_filcud.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_fir_filcud_shiftReg' (11#1) [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/start_for_fir_filcud.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_fir_filcud' (12#1) [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/start_for_fir_filcud.v:42]
INFO: [Synth 8-6155] done synthesizing module 'up_conv' (13#1) [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/up_conv.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_up_conv_0_0' (14#1) [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ip/design_1_up_conv_0_0/synth/design_1_up_conv_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 900.008 ; gain = 247.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 900.008 ; gain = 247.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 900.008 ; gain = 247.891
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ip/design_1_up_conv_0_0/constraints/up_conv_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ip/design_1_up_conv_0_0/constraints/up_conv_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.runs/design_1_up_conv_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.runs/design_1_up_conv_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1054.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.333 . Memory (MB): peak = 1069.832 ; gain = 15.508
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1069.832 ; gain = 417.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1069.832 ; gain = 417.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.runs/design_1_up_conv_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1069.832 ; gain = 417.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1069.832 ; gain = 417.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |fir_filter_a__GB0 |           1|     21971|
|2     |fir_filter_a__GB1 |           1|     20299|
|3     |fir_filter_a__GB2 |           1|     12429|
|4     |fir_filter_b__GB0 |           1|     21971|
|5     |fir_filter_b__GB1 |           1|     20299|
|6     |fir_filter_b__GB2 |           1|     12429|
|7     |up_conv__GC0      |           1|       963|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 12    
	   3 Input     32 Bit       Adders := 4     
	   4 Input     32 Bit       Adders := 22    
	   2 Input     32 Bit       Adders := 17    
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 322   
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 39    
+---Multipliers : 
	                 9x32  Multipliers := 32    
	                11x32  Multipliers := 28    
	                10x32  Multipliers := 12    
	                12x32  Multipliers := 8     
	                13x32  Multipliers := 12    
	                14x32  Multipliers := 20    
	                 7x32  Multipliers := 4     
	                 8x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 45    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fir_filter_a 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 2     
	   4 Input     32 Bit       Adders := 11    
	   2 Input     32 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 155   
	                1 Bit    Registers := 6     
+---Multipliers : 
	                 9x32  Multipliers := 16    
	                11x32  Multipliers := 14    
	                10x32  Multipliers := 6     
	                12x32  Multipliers := 4     
	                13x32  Multipliers := 6     
	                14x32  Multipliers := 10    
	                 7x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module fir_filter_b 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 2     
	   4 Input     32 Bit       Adders := 11    
	   2 Input     32 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 155   
	                1 Bit    Registers := 6     
+---Multipliers : 
	                 9x32  Multipliers := 16    
	                11x32  Multipliers := 14    
	                10x32  Multipliers := 6     
	                12x32  Multipliers := 4     
	                13x32  Multipliers := 6     
	                14x32  Multipliers := 10    
	                 7x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module up_conv_entry14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module iq_mult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                 8x32  Multipliers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module fifo_w32_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d3_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w8_d3_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w32_d2_A_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_fir_filbkb_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_fir_filbkb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_fir_filcud_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_fir_filcud 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: Vivado Synthesis caught shared memory exception 'Не удается найти указанный файл.'. Continuing without using shared memory (or continuing without helper parallel flow)
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'iq_mult_U0/ap_CS_fsm_reg[0:0]' into 'up_conv_entry14_U0/ap_CS_fsm_reg[0:0]' [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/iq_mult.v:98]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/iq_mult.v:276]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/iq_mult.v:280]
DSP Report: Generating DSP iq_mult_U0/tmp_i_fu_90_p2, operation Mode is: A2*B2.
DSP Report: register iq_mult_U0/ref_i_V_read_reg_118_reg is absorbed into DSP iq_mult_U0/tmp_i_fu_90_p2.
DSP Report: register iq_mult_U0/tmp_i_fu_90_p2 is absorbed into DSP iq_mult_U0/tmp_i_fu_90_p2.
DSP Report: operator iq_mult_U0/tmp_i_fu_90_p2 is absorbed into DSP iq_mult_U0/tmp_i_fu_90_p2.
DSP Report: operator iq_mult_U0/tmp_i_fu_90_p2 is absorbed into DSP iq_mult_U0/tmp_i_fu_90_p2.
DSP Report: Generating DSP iq_mult_U0/tmp_i_reg_128_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register iq_mult_U0/ref_i_V_read_reg_118_reg is absorbed into DSP iq_mult_U0/tmp_i_reg_128_reg.
DSP Report: register iq_mult_U0/x_i_read_reg_113_reg is absorbed into DSP iq_mult_U0/tmp_i_reg_128_reg.
DSP Report: register iq_mult_U0/tmp_i_reg_128_reg is absorbed into DSP iq_mult_U0/tmp_i_reg_128_reg.
DSP Report: operator iq_mult_U0/tmp_i_fu_90_p2 is absorbed into DSP iq_mult_U0/tmp_i_reg_128_reg.
DSP Report: operator iq_mult_U0/tmp_i_fu_90_p2 is absorbed into DSP iq_mult_U0/tmp_i_reg_128_reg.
DSP Report: Generating DSP iq_mult_U0/tmp_q_fu_98_p2, operation Mode is: A2*B2.
DSP Report: register iq_mult_U0/ref_q_V_read_reg_123_reg is absorbed into DSP iq_mult_U0/tmp_q_fu_98_p2.
DSP Report: register iq_mult_U0/tmp_q_fu_98_p2 is absorbed into DSP iq_mult_U0/tmp_q_fu_98_p2.
DSP Report: operator iq_mult_U0/tmp_q_fu_98_p2 is absorbed into DSP iq_mult_U0/tmp_q_fu_98_p2.
DSP Report: operator iq_mult_U0/tmp_q_fu_98_p2 is absorbed into DSP iq_mult_U0/tmp_q_fu_98_p2.
DSP Report: Generating DSP iq_mult_U0/tmp_q_reg_133_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register iq_mult_U0/ref_q_V_read_reg_123_reg is absorbed into DSP iq_mult_U0/tmp_q_reg_133_reg.
DSP Report: register iq_mult_U0/x_q_read_reg_108_reg is absorbed into DSP iq_mult_U0/tmp_q_reg_133_reg.
DSP Report: register iq_mult_U0/tmp_q_reg_133_reg is absorbed into DSP iq_mult_U0/tmp_q_reg_133_reg.
DSP Report: operator iq_mult_U0/tmp_q_fu_98_p2 is absorbed into DSP iq_mult_U0/tmp_q_reg_133_reg.
DSP Report: operator iq_mult_U0/tmp_q_fu_98_p2 is absorbed into DSP iq_mult_U0/tmp_q_reg_133_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\up_conv_entry14_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_0/\up_conv_entry14_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\iq_mult_U0/ap_done_reg_reg )
WARNING: [Synth 8-3936] Found unconnected internal register 'shift_reg_1_56_load_reg_1621_reg' and it is trimmed from '32' to '25' bits. [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/fir_filter_a.v:654]
WARNING: [Synth 8-3936] Found unconnected internal register 'shift_reg_1_0_load_reg_1903_reg' and it is trimmed from '32' to '28' bits. [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/fir_filter_a.v:652]
INFO: [Synth 8-3886] merging instance 'mul_ln55_30_reg_1757_reg[2]' (FDE) to 'mul_ln55_27_reg_1742_reg[2]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_30_reg_1757_reg[3]' (FDE) to 'mul_ln55_27_reg_1742_reg[2]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_30_reg_1757_reg[4]' (FDE) to 'mul_ln55_27_reg_1742_reg[2]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_27_reg_1742_reg[2]' (FDE) to 'mul_ln55_27_reg_1742_reg[3]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_27_reg_1742_reg[3]' (FDE) to 'mul_ln55_27_reg_1742_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_ln55_27_reg_1742_reg[4] )
INFO: [Synth 8-3886] merging instance 'mul_ln55_30_reg_1757_reg[0]' (FDE) to 'mul_ln55_42_reg_1817_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_30_reg_1757_reg[1]' (FDE) to 'mul_ln55_42_reg_1817_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_27_reg_1742_reg[0]' (FDE) to 'mul_ln55_42_reg_1817_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_27_reg_1742_reg[1]' (FDE) to 'mul_ln55_42_reg_1817_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_4_reg_1616_reg[0]' (FDE) to 'mul_ln55_42_reg_1817_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_4_reg_1616_reg[1]' (FDE) to 'mul_ln55_42_reg_1817_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_1_reg_1601_reg[0]' (FDE) to 'mul_ln55_42_reg_1817_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_1_reg_1601_reg[1]' (FDE) to 'mul_ln55_42_reg_1817_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_39_reg_1802_reg[0]' (FDE) to 'mul_ln55_42_reg_1817_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_40_reg_1807_reg[0]' (FDE) to 'mul_ln55_42_reg_1817_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_42_reg_1817_reg[0]' (FDE) to 'mul_ln55_36_reg_1787_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_40_reg_1807_reg[1]' (FDE) to 'mul_ln55_36_reg_1787_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln55_7_reg_1924_reg[0]' (FDE) to 'add_ln55_7_reg_1924_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_ln55_36_reg_1787_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln55_7_reg_1924_reg[1] )
WARNING: [Synth 8-3936] Found unconnected internal register 'shift_reg_1_61_load_reg_1595_reg' and it is trimmed from '32' to '28' bits. [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/fir_filter_a.v:656]
INFO: [Synth 8-3886] merging instance 'mul_ln55_12_reg_1667_reg[2]' (FDE) to 'mul_ln55_12_reg_1667_reg[3]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_12_reg_1667_reg[3]' (FDE) to 'mul_ln55_8_reg_1647_reg[2]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_8_reg_1647_reg[2]' (FDE) to 'mul_ln55_8_reg_1647_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_ln55_8_reg_1647_reg[3] )
INFO: [Synth 8-3886] merging instance 'mul_ln55_18_reg_1697_reg[0]' (FDE) to 'mul_ln55_17_reg_1692_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_12_reg_1667_reg[0]' (FDE) to 'mul_ln55_17_reg_1692_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_10_reg_1657_reg[0]' (FDE) to 'mul_ln55_17_reg_1692_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_13_reg_1672_reg[0]' (FDE) to 'mul_ln55_17_reg_1692_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_12_reg_1667_reg[1]' (FDE) to 'mul_ln55_17_reg_1692_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_15_reg_1682_reg[0]' (FDE) to 'mul_ln55_17_reg_1692_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_17_reg_1692_reg[0]' (FDE) to 'mul_ln55_17_reg_1692_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_17_reg_1692_reg[1]' (FDE) to 'mul_ln55_8_reg_1647_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_21_reg_1712_reg[0]' (FDE) to 'mul_ln55_8_reg_1647_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_8_reg_1647_reg[0]' (FDE) to 'mul_ln55_8_reg_1647_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_9_reg_1652_reg[0]' (FDE) to 'mul_ln55_8_reg_1647_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_ln55_8_reg_1647_reg[1] )
WARNING: [Synth 8-3936] Found unconnected internal register 'shift_reg_1_5_load_reg_1878_reg' and it is trimmed from '32' to '25' bits. [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/fir_filter_a.v:655]
INFO: [Synth 8-3886] merging instance 'mul_ln55_45_reg_1832_reg[2]' (FDE) to 'mul_ln55_45_reg_1832_reg[3]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_45_reg_1832_reg[3]' (FDE) to 'mul_ln55_49_reg_1852_reg[3]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_49_reg_1852_reg[2]' (FDE) to 'mul_ln55_49_reg_1852_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_ln55_49_reg_1852_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'mul_ln55_45_reg_1832_reg[0]' (FDE) to 'mul_ln55_56_reg_1898_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_44_reg_1827_reg[0]' (FDE) to 'mul_ln55_56_reg_1898_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_45_reg_1832_reg[1]' (FDE) to 'mul_ln55_56_reg_1898_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_56_reg_1898_reg[0]' (FDE) to 'mul_ln55_56_reg_1898_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_53_reg_1883_reg[0]' (FDE) to 'mul_ln55_56_reg_1898_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_56_reg_1898_reg[1]' (FDE) to 'mul_ln55_49_reg_1852_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_53_reg_1883_reg[1]' (FDE) to 'mul_ln55_49_reg_1852_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_49_reg_1852_reg[0]' (FDE) to 'mul_ln55_49_reg_1852_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_47_reg_1842_reg[0]' (FDE) to 'mul_ln55_49_reg_1852_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_ln55_48_reg_1847_reg[0]' (FDE) to 'mul_ln55_49_reg_1852_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_ln55_49_reg_1852_reg[1] )
WARNING: [Synth 8-3936] Found unconnected internal register 'shift_reg_56_load_reg_1621_reg' and it is trimmed from '32' to '25' bits. [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/fir_filter_b.v:654]
WARNING: [Synth 8-3936] Found unconnected internal register 'shift_reg_0_load_reg_1903_reg' and it is trimmed from '32' to '28' bits. [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/fir_filter_b.v:652]
INFO: [Synth 8-3886] merging instance 'mul_ln75_30_reg_1757_reg[2]' (FDE) to 'mul_ln75_27_reg_1742_reg[2]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_30_reg_1757_reg[3]' (FDE) to 'mul_ln75_27_reg_1742_reg[2]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_30_reg_1757_reg[4]' (FDE) to 'mul_ln75_27_reg_1742_reg[2]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_27_reg_1742_reg[2]' (FDE) to 'mul_ln75_27_reg_1742_reg[3]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_27_reg_1742_reg[3]' (FDE) to 'mul_ln75_27_reg_1742_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_ln75_27_reg_1742_reg[4] )
INFO: [Synth 8-3886] merging instance 'mul_ln75_30_reg_1757_reg[0]' (FDE) to 'mul_ln75_42_reg_1817_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_30_reg_1757_reg[1]' (FDE) to 'mul_ln75_42_reg_1817_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_27_reg_1742_reg[0]' (FDE) to 'mul_ln75_42_reg_1817_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_27_reg_1742_reg[1]' (FDE) to 'mul_ln75_42_reg_1817_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_4_reg_1616_reg[0]' (FDE) to 'mul_ln75_42_reg_1817_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_4_reg_1616_reg[1]' (FDE) to 'mul_ln75_42_reg_1817_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_1_reg_1601_reg[0]' (FDE) to 'mul_ln75_42_reg_1817_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_1_reg_1601_reg[1]' (FDE) to 'mul_ln75_42_reg_1817_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_39_reg_1802_reg[0]' (FDE) to 'mul_ln75_42_reg_1817_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_40_reg_1807_reg[0]' (FDE) to 'mul_ln75_42_reg_1817_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_42_reg_1817_reg[0]' (FDE) to 'mul_ln75_36_reg_1787_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_40_reg_1807_reg[1]' (FDE) to 'mul_ln75_36_reg_1787_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln75_7_reg_1924_reg[0]' (FDE) to 'add_ln75_7_reg_1924_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_ln75_36_reg_1787_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln75_7_reg_1924_reg[1] )
WARNING: [Synth 8-3936] Found unconnected internal register 'shift_reg_61_load_reg_1595_reg' and it is trimmed from '32' to '28' bits. [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/fir_filter_b.v:656]
INFO: [Synth 8-3886] merging instance 'mul_ln75_12_reg_1667_reg[2]' (FDE) to 'mul_ln75_12_reg_1667_reg[3]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_12_reg_1667_reg[3]' (FDE) to 'mul_ln75_8_reg_1647_reg[2]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_8_reg_1647_reg[2]' (FDE) to 'mul_ln75_8_reg_1647_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_ln75_8_reg_1647_reg[3] )
INFO: [Synth 8-3886] merging instance 'mul_ln75_18_reg_1697_reg[0]' (FDE) to 'mul_ln75_17_reg_1692_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_12_reg_1667_reg[0]' (FDE) to 'mul_ln75_17_reg_1692_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_10_reg_1657_reg[0]' (FDE) to 'mul_ln75_17_reg_1692_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_13_reg_1672_reg[0]' (FDE) to 'mul_ln75_17_reg_1692_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_12_reg_1667_reg[1]' (FDE) to 'mul_ln75_17_reg_1692_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_15_reg_1682_reg[0]' (FDE) to 'mul_ln75_17_reg_1692_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_17_reg_1692_reg[0]' (FDE) to 'mul_ln75_17_reg_1692_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_17_reg_1692_reg[1]' (FDE) to 'mul_ln75_8_reg_1647_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_21_reg_1712_reg[0]' (FDE) to 'mul_ln75_8_reg_1647_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_8_reg_1647_reg[0]' (FDE) to 'mul_ln75_8_reg_1647_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_9_reg_1652_reg[0]' (FDE) to 'mul_ln75_8_reg_1647_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_ln75_8_reg_1647_reg[1] )
WARNING: [Synth 8-3936] Found unconnected internal register 'shift_reg_5_load_reg_1878_reg' and it is trimmed from '32' to '25' bits. [d:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.srcs/sources_1/bd/design_1/ipshared/4e73/hdl/verilog/fir_filter_b.v:655]
INFO: [Synth 8-3886] merging instance 'mul_ln75_45_reg_1832_reg[2]' (FDE) to 'mul_ln75_45_reg_1832_reg[3]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_45_reg_1832_reg[3]' (FDE) to 'mul_ln75_49_reg_1852_reg[3]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_49_reg_1852_reg[2]' (FDE) to 'mul_ln75_49_reg_1852_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_ln75_49_reg_1852_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'mul_ln75_45_reg_1832_reg[0]' (FDE) to 'mul_ln75_56_reg_1898_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_44_reg_1827_reg[0]' (FDE) to 'mul_ln75_56_reg_1898_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_45_reg_1832_reg[1]' (FDE) to 'mul_ln75_56_reg_1898_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_56_reg_1898_reg[0]' (FDE) to 'mul_ln75_56_reg_1898_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_53_reg_1883_reg[0]' (FDE) to 'mul_ln75_56_reg_1898_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_56_reg_1898_reg[1]' (FDE) to 'mul_ln75_49_reg_1852_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_53_reg_1883_reg[1]' (FDE) to 'mul_ln75_49_reg_1852_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_49_reg_1852_reg[0]' (FDE) to 'mul_ln75_49_reg_1852_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_47_reg_1842_reg[0]' (FDE) to 'mul_ln75_49_reg_1852_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_ln75_48_reg_1847_reg[0]' (FDE) to 'mul_ln75_49_reg_1852_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_ln75_49_reg_1852_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:01:16 . Memory (MB): peak = 1069.832 ; gain = 417.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|up_conv     | A2*B2            | 18     | 8      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|up_conv     | (PCIN>>17)+A2*B2 | 15     | 8      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|up_conv     | A2*B2            | 18     | 8      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|up_conv     | (PCIN>>17)+A2*B2 | 15     | 8      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |fir_filter_a__GB0 |           1|     14235|
|2     |fir_filter_a__GB1 |           1|     13167|
|3     |fir_filter_a__GB2 |           1|      8880|
|4     |fir_filter_b__GB0 |           1|     14235|
|5     |fir_filter_b__GB1 |           1|     13167|
|6     |fir_filter_b__GB2 |           1|      8880|
|7     |up_conv__GC0      |           1|       712|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:01:32 . Memory (MB): peak = 1087.563 ; gain = 435.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:02:00 . Memory (MB): peak = 1130.840 ; gain = 478.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |fir_filter_b__GB2 |           1|      8876|
|2     |up_conv_GT0       |           1|     26974|
|3     |up_conv_GT0__1    |           1|     26756|
|4     |up_conv_GT1       |           1|     10657|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:02:28 . Memory (MB): peak = 1142.645 ; gain = 490.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |fir_filter_b__GB2 |           1|      3765|
|2     |up_conv_GT0       |           1|     11469|
|3     |up_conv_GT0__1    |           1|     11251|
|4     |up_conv_GT1       |           1|      4907|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:02:35 . Memory (MB): peak = 1164.766 ; gain = 512.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:02:36 . Memory (MB): peak = 1164.766 ; gain = 512.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:02:39 . Memory (MB): peak = 1164.766 ; gain = 512.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:02:39 . Memory (MB): peak = 1164.766 ; gain = 512.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:02:39 . Memory (MB): peak = 1164.766 ; gain = 512.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:02:39 . Memory (MB): peak = 1164.766 ; gain = 512.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|up_conv     | fir_filter_b_U0/shift_reg_2_reg[31]    | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|up_conv     | fir_filter_b_U0/shift_reg_6_reg[31]    | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|up_conv     | fir_filter_b_U0/shift_reg_13_reg[31]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|up_conv     | fir_filter_b_U0/shift_reg_16_reg[31]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|up_conv     | fir_filter_b_U0/shift_reg_58_reg[31]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|up_conv     | fir_filter_b_U0/shift_reg_62_reg[31]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|up_conv     | fir_filter_b_U0/shift_reg_21_reg[31]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|up_conv     | fir_filter_b_U0/shift_reg_43_reg[31]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|up_conv     | fir_filter_b_U0/shift_reg_48_reg[31]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|up_conv     | fir_filter_b_U0/shift_reg_52_reg[31]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|up_conv     | fir_filter_a_U0/shift_reg_1_58_reg[31] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|up_conv     | fir_filter_a_U0/shift_reg_1_62_reg[31] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|up_conv     | fir_filter_a_U0/shift_reg_1_21_reg[31] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|up_conv     | fir_filter_a_U0/shift_reg_1_43_reg[31] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|up_conv     | fir_filter_a_U0/shift_reg_1_48_reg[31] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|up_conv     | fir_filter_a_U0/shift_reg_1_52_reg[31] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|up_conv     | fir_filter_a_U0/shift_reg_1_2_reg[31]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|up_conv     | fir_filter_a_U0/shift_reg_1_6_reg[31]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|up_conv     | fir_filter_a_U0/shift_reg_1_13_reg[31] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|up_conv     | fir_filter_a_U0/shift_reg_1_16_reg[31] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[2] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |  3428|
|2     |DSP48E1   |     2|
|3     |DSP48E1_1 |     2|
|4     |LUT1      |  1322|
|5     |LUT2      |  7247|
|6     |LUT3      |  4089|
|7     |LUT4      |  3124|
|8     |LUT5      |  1872|
|9     |LUT6      |  2343|
|10    |SRL16E    |    44|
|11    |FDRE      | 10023|
|12    |FDSE      |    18|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------+-------------------------+------+
|      |Instance                   |Module                   |Cells |
+------+---------------------------+-------------------------+------+
|1     |top                        |                         | 33514|
|2     |  inst                     |up_conv                  | 33514|
|3     |    fir_filter_a_U0        |fir_filter_a             | 16470|
|4     |    fir_filter_b_U0        |fir_filter_b             | 16473|
|5     |    i_tmp_U                |fifo_w32_d2_A            |   104|
|6     |      U_fifo_w32_d2_A_ram  |fifo_w32_d2_A_shiftReg_7 |    96|
|7     |    iq_mult_U0             |iq_mult                  |    82|
|8     |    q_tmp_U                |fifo_w32_d2_A_0          |   106|
|9     |      U_fifo_w32_d2_A_ram  |fifo_w32_d2_A_shiftReg_6 |    97|
|10    |    ref_i_V_c_U            |fifo_w8_d3_A             |    22|
|11    |      U_fifo_w8_d3_A_ram   |fifo_w8_d3_A_shiftReg_5  |    10|
|12    |    ref_q_V_c_U            |fifo_w8_d3_A_1           |    23|
|13    |      U_fifo_w8_d3_A_ram   |fifo_w8_d3_A_shiftReg    |    10|
|14    |    start_for_fir_filbkb_U |start_for_fir_filbkb     |    13|
|15    |    start_for_fir_filcud_U |start_for_fir_filcud     |     9|
|16    |    up_conv_entry14_U0     |up_conv_entry14          |     1|
|17    |    x_i_c_U                |fifo_w32_d2_A_2          |   106|
|18    |      U_fifo_w32_d2_A_ram  |fifo_w32_d2_A_shiftReg_4 |    97|
|19    |    x_q_c_U                |fifo_w32_d2_A_3          |   105|
|20    |      U_fifo_w32_d2_A_ram  |fifo_w32_d2_A_shiftReg   |    96|
+------+---------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:02:39 . Memory (MB): peak = 1164.766 ; gain = 512.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:02:35 . Memory (MB): peak = 1164.766 ; gain = 342.824
Synthesis Optimization Complete : Time (s): cpu = 00:01:22 ; elapsed = 00:02:42 . Memory (MB): peak = 1164.766 ; gain = 512.648
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3432 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1191.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
159 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:33 ; elapsed = 00:02:58 . Memory (MB): peak = 1191.816 ; gain = 875.387
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1191.816 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.runs/design_1_up_conv_0_0_synth_1/design_1_up_conv_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1191.816 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_up_conv_0_0, cache-ID = e29e3edca650a443
INFO: [Coretcl 2-1174] Renamed 19 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1191.816 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/work/kb_radar_course/lesson_8/vivado/zc706_hw_v/zc706_hw_v.runs/design_1_up_conv_0_0_synth_1/design_1_up_conv_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1191.816 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_up_conv_0_0_utilization_synth.rpt -pb design_1_up_conv_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 21 16:37:32 2020...
