{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/RXCLK_1:false|/PCIe_RESETn_1:false|/axi_ad9361_0_rst:false|/RESETn_1:false|/axi_pcie_0_axi_aclk_out:false|/rst_axi_pcie_0_125M_peripheral_aresetn:false|/axi_pcie_0_axi_ctl_aclk_out:false|/util_ds_buf_0_IBUF_OUT:false|/rst_axi_pcie_0_125M_interconnect_aresetn:false|/clk_wiz_0_clk_out1:false|/RXDATA_1:false|/axi_ad9361_0_l_clk:false|/clk_wiz_0_i2s_data_clk:false|/mig_7series_0_ui_clk:false|/axi_dmac_rf_rx_irq:false|/xadc_wiz_0_ip2intc_irpt:false|/axi_dmac_i2s_tx_irq:false|/clk_wiz_0_ddr3_clk:false|/clk_wiz_0_delay_ref_clk:false|/axi_ad9361_0_gps_pps_irq:false|/mig_7series_0_ui_clk_sync_rst:false|/axi_dmac_i2s_rx_irq:false|/axi_quad_spi_0_ip2intc_irpt:false|/axi_dmac_rf_tx_irq:false|/axi_iic_0_iic2intc_irpt:false|/clk_wiz_0_qspi_ext_clk:false|/data_clk_i_0_1:false|/rst_mig_7series_0_166M_peripheral_aresetn:false|/DDR3_CLK_IN_1:false|/rst_mig_7series_0_166M_interconnect_aresetn:false|/axi_quad_spi_1_ip2intc_irpt:false|",
   "Addressing View_ScaleFactor":"1.46706",
   "Addressing View_TopLeft":"1702,-39",
   "Color Coded_Layers":"/RESETn_1:true|/clk_wiz_0_i2s_data_clk:true|/mig_7series_0_ui_clk:true|/axi_dmac_rf_rx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/axi_dmac_i2s_tx_irq:true|/clk_wiz_0_ddr3_clk:true|/axi_pcie_0_axi_ctl_aclk_out:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_delay_ref_clk:true|/axi_ad9361_0_gps_pps_irq:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_ad9361_0_l_clk:true|/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_quad_spi_0_ip2intc_irpt:true|/axi_dmac_rf_tx_irq:true|/axi_iic_0_iic2intc_irpt:true|/RXDATA_1:true|/axi_pcie_0_axi_aclk_out:true|/clk_wiz_0_qspi_ext_clk:true|",
   "Color Coded_ScaleFactor":"1.9655",
   "Color Coded_TopLeft":"813,955",
   "Default View_Layers":"/RESETn_1:true|/clk_wiz_0_i2s_data_clk:true|/mig_7series_0_ui_clk:true|/axi_dmac_rf_rx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/axi_dmac_i2s_tx_irq:true|/clk_wiz_0_ddr3_clk:true|/axi_pcie_0_axi_ctl_aclk_out:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_delay_ref_clk:true|/axi_ad9361_0_gps_pps_irq:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_ad9361_0_l_clk:true|/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_quad_spi_0_ip2intc_irpt:true|/axi_dmac_rf_tx_irq:true|/axi_iic_0_iic2intc_irpt:true|/RXDATA_1:true|/axi_pcie_0_axi_aclk_out:true|/clk_wiz_0_qspi_ext_clk:true|/data_clk_i_0_1:true|/rst_mig_7series_0_166M_peripheral_aresetn:true|/DDR3_CLK_IN_1:true|/rst_mig_7series_0_166M_interconnect_aresetn:true|/axi_quad_spi_1_ip2intc_irpt:true|",
   "Default View_ScaleFactor":"0.150099",
   "Default View_TopLeft":"-959,1965",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.103087",
   "Grouping and No Loops_TopLeft":"-3288,-834",
   "Interfaces View_Layers":"/RXCLK_1:false|/PCIe_RESETn_1:false|/axi_ad9361_0_rst:false|/RESETn_1:false|/axi_pcie_0_axi_aclk_out:false|/rst_axi_pcie_0_125M_peripheral_aresetn:false|/axi_pcie_0_axi_ctl_aclk_out:false|/util_ds_buf_0_IBUF_OUT:false|/rst_axi_pcie_0_125M_interconnect_aresetn:false|/clk_wiz_0_clk_out1:false|/RXDATA_1:false|/axi_ad9361_0_l_clk:false|/clk_wiz_0_i2s_data_clk:false|/mig_7series_0_ui_clk:false|/axi_dmac_rf_rx_irq:false|/xadc_wiz_0_ip2intc_irpt:false|/axi_dmac_i2s_tx_irq:false|/clk_wiz_0_ddr3_clk:false|/clk_wiz_0_delay_ref_clk:false|/axi_ad9361_0_gps_pps_irq:false|/mig_7series_0_ui_clk_sync_rst:false|/axi_dmac_i2s_rx_irq:false|/axi_quad_spi_0_ip2intc_irpt:false|/axi_dmac_rf_tx_irq:false|/axi_iic_0_iic2intc_irpt:false|/clk_wiz_0_qspi_ext_clk:false|/rst_mig_7series_0_166M_interconnect_aresetn:false|/DDR3_CLK_IN_1:false|/rst_mig_7series_0_166M_peripheral_aresetn:false|",
   "Interfaces View_Layout":"",
   "Interfaces View_ScaleFactor":"0.407307",
   "Interfaces View_TopLeft":"-137,-199",
   "No Loops_Layers":"/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/RESETn_1:true|/axi_pcie_0_axi_aclk_out:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_pcie_0_axi_ctl_aclk_out:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_clk_out1:true|/RXDATA_1:true|/axi_ad9361_0_l_clk:true|",
   "No Loops_ScaleFactor":"0.181599",
   "No Loops_TopLeft":"-1222,-600",
   "Reduced Jogs_Layers":"/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/RESETn_1:true|/axi_pcie_0_axi_aclk_out:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_pcie_0_axi_ctl_aclk_out:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_clk_out1:true|/RXDATA_1:true|/axi_ad9361_0_l_clk:true|/axi_dmac_rf_tx_irq:true|/rst_mig_7series_0_166M_interconnect_aresetn:true|/clk_wiz_0_i2s_data_clk:true|/axi_dmac_rf_rx_irq:true|/axi_iic_0_iic2intc_irpt:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_dmac_i2s_tx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/DDR3_CLK_IN_1:true|/axi_quad_spi_0_ip2intc_irpt:true|/clk_wiz_0_qspi_ext_clk:true|/mig_7series_0_ui_clk:true|/axi_ad9361_0_gps_pps_irq:true|/rst_mig_7series_0_166M_peripheral_aresetn:true|/clk_wiz_0_delay_ref_clk:true|",
   "Reduced Jogs_ScaleFactor":"1.1256",
   "Reduced Jogs_TopLeft":"1707,845",
   "comment_0":"Build Timestamping IP and connect to 3 and ports that are currently masked with VCC to apply backpressure to DMA and ADC",
   "commentid":"comment_0|",
   "fillcolor_comment_0":"",
   "font_comment_0":"33",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port PCIe_REFCLK -pg 1 -lvl 0 -x -110 -y 3020 -defaultsOSRD
preplace port PCIe -pg 1 -lvl 15 -x 5690 -y 2740 -defaultsOSRD
preplace port GPIO0 -pg 1 -lvl 15 -x 5690 -y 2650 -defaultsOSRD
preplace port GPIO1 -pg 1 -lvl 15 -x 5690 -y 2680 -defaultsOSRD
preplace port I2C -pg 1 -lvl 15 -x 5690 -y 2810 -defaultsOSRD
preplace port FLASH_QSPI -pg 1 -lvl 15 -x 5690 -y 2110 -defaultsOSRD
preplace port I2S -pg 1 -lvl 15 -x 5690 -y 2460 -defaultsOSRD
preplace port DDR3 -pg 1 -lvl 15 -x 5690 -y 1390 -defaultsOSRD
preplace port ADCIN_MAIN -pg 1 -lvl 0 -x -110 -y 2960 -defaultsOSRD
preplace port TRX_SPI -pg 1 -lvl 15 -x 5690 -y 2990 -defaultsOSRD
preplace port DDR3_CLK_IN -pg 1 -lvl 0 -x -110 -y 1410 -defaultsOSRD
preplace port port-id_RESETn -pg 1 -lvl 0 -x -110 -y 3240 -defaultsOSRD
preplace port port-id_TRX_DATA_CLK -pg 1 -lvl 0 -x -110 -y 220 -defaultsOSRD
preplace port port-id_TRX_FBCLK -pg 1 -lvl 15 -x 5690 -y 40 -defaultsOSRD
preplace port port-id_TRX_TXFRAME -pg 1 -lvl 15 -x 5690 -y 70 -defaultsOSRD
preplace port port-id_TRX_RXFRAME -pg 1 -lvl 0 -x -110 -y 250 -defaultsOSRD
preplace port port-id_TRX_EN -pg 1 -lvl 15 -x 5690 -y 130 -defaultsOSRD
preplace port port-id_TRX_TXNRX -pg 1 -lvl 15 -x 5690 -y 160 -defaultsOSRD
preplace port port-id_PCIe_RESETn -pg 1 -lvl 0 -x -110 -y 3270 -defaultsOSRD
preplace port port-id_I2S_BCLK_IN -pg 1 -lvl 0 -x -110 -y 2470 -defaultsOSRD
preplace port port-id_TRX_CLK_OUT -pg 1 -lvl 0 -x -110 -y 20 -defaultsOSRD
preplace portBus TRX_P1_RXDATA -pg 1 -lvl 0 -x -110 -y 280 -defaultsOSRD
preplace portBus TRX_P0_TXDATA -pg 1 -lvl 15 -x 5690 -y 100 -defaultsOSRD
preplace portBus PCIe_CLKREQn -pg 1 -lvl 15 -x 5690 -y 2140 -defaultsOSRD
preplace portBus TRX_CTRL_OUT -pg 1 -lvl 0 -x -110 -y 50 -defaultsOSRD
preplace portBus TRX_CTRL_IN -pg 1 -lvl 15 -x 5690 -y 3150 -defaultsOSRD
preplace portBus TRX_EN_AGC -pg 1 -lvl 15 -x 5690 -y 2170 -defaultsOSRD
preplace portBus TRX_RESETn -pg 1 -lvl 15 -x 5690 -y 2910 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 11 -x 4380 -y 2280 -defaultsOSRD
preplace inst axi_i2s_adi_0 -pg 1 -lvl 14 -x 5450 -y 2450 -defaultsOSRD
preplace inst logic_and_0 -pg 1 -lvl 2 -x 480 -y 1110 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 14 -x 5450 -y 1440 -defaultsOSRD
preplace inst rst_mig_7series_0_166M -pg 1 -lvl 6 -x 2190 -y 1520 -defaultsOSRD
preplace inst rst_axi_pcie_0_125M -pg 1 -lvl 13 -x 5030 -y 2770 -swap {0 4 2 3 1 7 9 8 5 6} -defaultsOSRD
preplace inst ad9361_adc_packer -pg 1 -lvl 3 -x 870 -y 810 -swap {0 1 2 3 4 16 14 5 7 9 11 15 12 6 8 10 13} -defaultsOSRD
preplace inst ad9361_dac_unpacker -pg 1 -lvl 5 -x 1800 -y 1080 -defaultsOSRD
preplace inst logic_or_1 -pg 1 -lvl 4 -x 1310 -y 890 -defaultsOSRD
preplace inst logic_or_0 -pg 1 -lvl 1 -x 70 -y 1110 -swap {1 0 2} -defaultsOSRD
preplace inst reset_combiner -pg 1 -lvl 12 -x 4680 -y 3260 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 10 -x 3890 -y 2740 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 24 25 26 27 28 29 23} -defaultsOSRD
preplace inst irq_concat_0 -pg 1 -lvl 2 -x 480 -y 2740 -defaultsOSRD
preplace inst GND_0 -pg 1 -lvl 14 -x 5450 -y 2010 -defaultsOSRD
preplace inst GND_1 -pg 1 -lvl 14 -x 5450 -y 3150 -defaultsOSRD
preplace inst irq_concat_1 -pg 1 -lvl 3 -x 870 -y 3110 -defaultsOSRD
preplace inst picorv32_0 -pg 1 -lvl 4 -x 1310 -y 2880 -defaultsOSRD
preplace inst GND_2 -pg 1 -lvl 2 -x 480 -y 3090 -defaultsOSRD
preplace inst GND_3 -pg 1 -lvl 2 -x 480 -y 3190 -defaultsOSRD
preplace inst axi_ad9361 -pg 1 -lvl 10 -x 3890 -y 410 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 10 -x 3890 -y 2280 -defaultsOSRD
preplace inst axi_dmac_rf_rx -pg 1 -lvl 4 -x 1310 -y 1530 -defaultsOSRD
preplace inst axi_dmac_rf_tx -pg 1 -lvl 4 -x 1310 -y 1300 -defaultsOSRD
preplace inst axi_dmac_i2s_tx -pg 1 -lvl 4 -x 1310 -y 2690 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 14 -x 5450 -y 2660 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 14 -x 5450 -y 2830 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 28 27} -defaultsOSRD
preplace inst axi_cpu_dma_interconnect -pg 1 -lvl 5 -x 1800 -y 1670 -defaultsOSRD
preplace inst axi_pcie_interconnect -pg 1 -lvl 7 -x 2610 -y 1750 -defaultsOSRD
preplace inst axi_peripheral_interconnect -pg 1 -lvl 9 -x 3380 -y 2140 -defaultsOSRD
preplace inst axi_pcie_0 -pg 1 -lvl 6 -x 2190 -y 2370 -defaultsOSRD
preplace inst axi_protocol_convert_0 -pg 1 -lvl 8 -x 3000 -y 1860 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 14 -x 5450 -y 2180 -defaultsOSRD
preplace inst axi_quad_spi_1 -pg 1 -lvl 14 -x 5450 -y 3000 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 5 -x 1800 -y 3020 -swap {0 1 2 4 3} -defaultsOSRD
preplace inst axi_dmac_i2s_rx -pg 1 -lvl 4 -x 1310 -y 2480 -defaultsOSRD
preplace inst VCC_0 -pg 1 -lvl 1 -x 70 -y 1220 -defaultsOSRD
preplace inst logic_and_2 -pg 1 -lvl 4 -x 1310 -y 1120 -defaultsOSRD
preplace inst logic_and_1 -pg 1 -lvl 5 -x 1800 -y 1330 -defaultsOSRD
preplace netloc GND_0_dout 1 1 14 270 2350 NJ 2350 NJ 2350 NJ 2350 1960 2520 NJ 2520 NJ 2520 NJ 2520 3580 2170 NJ 2170 NJ 2170 NJ 2170 5270J 2310 5660
preplace netloc GND_1_dout 1 14 1 NJ 3150
preplace netloc GND_2_dout 1 2 1 NJ 3090
preplace netloc GND_3_dout 1 2 1 670J 3130n
preplace netloc PCIe_RESETn_1 1 0 12 NJ 3270 230J 3250 NJ 3250 NJ 3250 NJ 3250 NJ 3250 NJ 3250 NJ 3250 NJ 3250 NJ 3250 NJ 3250 4500J
preplace netloc RESETn_1 1 0 12 NJ 3240 220J 3260 NJ 3260 NJ 3260 NJ 3260 NJ 3260 NJ 3260 NJ 3260 NJ 3260 NJ 3260 NJ 3260 4510J
preplace netloc RXCLK_1 1 0 10 NJ 220 NJ 220 NJ 220 NJ 220 NJ 220 NJ 220 NJ 220 NJ 220 NJ 220 3630J
preplace netloc RXDATA_1 1 0 10 NJ 280 NJ 280 NJ 280 NJ 280 NJ 280 NJ 280 NJ 280 NJ 280 NJ 280 3540J
preplace netloc RXFRAME_1 1 0 10 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ
preplace netloc VCC_0_dout 1 1 14 270 1180 NJ 1180 1100 1650 1500 1400 1980J 1330 NJ 1330 NJ 1330 NJ 1330 NJ 1330 NJ 1330 NJ 1330 NJ 1330 NJ 1330 5650
preplace netloc ad9361_adc_packer_fifo_wr_overflow 1 3 7 1030J 400 NJ 400 NJ 400 NJ 400 NJ 400 NJ 400 3610
preplace netloc ad9361_dac_unpacker_fifo_rd_underflow 1 5 5 1970 490 NJ 490 NJ 490 NJ 490 NJ
preplace netloc ad9361_dac_unpacker_s_axis_ready 1 4 1 1580 1010n
preplace netloc axi_ad9361_0_adc_data_i0 1 2 9 630 -20 NJ -20 NJ -20 NJ -20 NJ -20 NJ -20 NJ -20 NJ -20 4180
preplace netloc axi_ad9361_0_adc_data_i1 1 2 9 700 980 NJ 980 1460J 920 NJ 920 NJ 920 NJ 920 NJ 920 NJ 920 4180
preplace netloc axi_ad9361_0_adc_data_q0 1 2 9 670 990 1060J 800 1460J 840 NJ 840 NJ 840 NJ 840 NJ 840 NJ 840 4150
preplace netloc axi_ad9361_0_adc_data_q1 1 2 9 710 1000 1080J 810 NJ 810 NJ 810 NJ 810 NJ 810 NJ 810 NJ 810 4060
preplace netloc axi_ad9361_0_adc_enable_i0 1 2 9 710 -10 NJ -10 NJ -10 NJ -10 NJ -10 NJ -10 NJ -10 NJ -10 4130
preplace netloc axi_ad9361_0_adc_enable_i1 1 2 9 650 1010 1090J 820 NJ 820 NJ 820 NJ 820 NJ 820 NJ 820 NJ 820 4110
preplace netloc axi_ad9361_0_adc_enable_q0 1 2 9 640 1020 NJ 1020 1480J 930 NJ 930 NJ 930 NJ 930 NJ 930 NJ 930 4200
preplace netloc axi_ad9361_0_adc_enable_q1 1 2 9 660 1030 1070J 780 NJ 780 NJ 780 NJ 780 NJ 780 NJ 780 3570J 830 4070
preplace netloc axi_ad9361_0_adc_valid_i0 1 0 11 -90 970 NJ 970 NJ 970 1050J 790 NJ 790 NJ 790 NJ 790 NJ 790 NJ 790 3560J 800 4130
preplace netloc axi_ad9361_0_adc_valid_i1 1 0 11 -80 1040 NJ 1040 NJ 1040 1080J 1030 1470J 870 NJ 870 NJ 870 NJ 870 NJ 870 NJ 870 4140
preplace netloc axi_ad9361_0_dac_enable_i0 1 4 7 1560 880 NJ 880 NJ 880 NJ 880 NJ 880 NJ 880 4100
preplace netloc axi_ad9361_0_dac_enable_i1 1 4 7 1540 890 NJ 890 NJ 890 NJ 890 NJ 890 NJ 890 4080
preplace netloc axi_ad9361_0_dac_enable_q0 1 4 7 1590 900 NJ 900 NJ 900 NJ 900 NJ 900 NJ 900 4120
preplace netloc axi_ad9361_0_dac_enable_q1 1 4 7 1570 910 NJ 910 NJ 910 NJ 910 NJ 910 NJ 910 4090
preplace netloc axi_ad9361_0_dac_valid_i0 1 3 8 1100 0 NJ 0 NJ 0 NJ 0 NJ 0 NJ 0 NJ 0 4170
preplace netloc axi_ad9361_0_dac_valid_i1 1 3 8 1130 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 4160
preplace netloc axi_ad9361_0_enable 1 10 5 4210J 130 NJ 130 NJ 130 NJ 130 NJ
preplace netloc axi_ad9361_0_gps_pps_irq 1 1 10 280 2990 NJ 2990 NJ 2990 1570J 2940 NJ 2940 NJ 2940 NJ 2940 NJ 2940 NJ 2940 4210
preplace netloc axi_ad9361_0_l_clk 1 2 9 690 1060 1090 1040 1530 380 NJ 380 NJ 380 NJ 380 NJ 380 3530 20 4060
preplace netloc axi_ad9361_0_rst 1 2 9 680 1050 NJ 1050 1520 850 NJ 850 NJ 850 NJ 850 NJ 850 NJ 850 4190
preplace netloc axi_ad9361_0_tx_clk_out 1 10 5 4190J 40 NJ 40 NJ 40 NJ 40 NJ
preplace netloc axi_ad9361_0_tx_data_out 1 10 5 4220J 100 NJ 100 NJ 100 NJ 100 NJ
preplace netloc axi_ad9361_0_tx_frame_out 1 10 5 4210J 70 NJ 70 NJ 70 NJ 70 NJ
preplace netloc axi_ad9361_0_txnrx 1 10 5 NJ 160 NJ 160 NJ 160 NJ 160 NJ
preplace netloc axi_dmac_i2s_rx_irq 1 1 4 320 2950 NJ 2950 1090J 2980 1470
preplace netloc axi_dmac_i2s_tx_irq 1 1 4 330 2980 700J 2940 1120J 2960 1460
preplace netloc axi_dmac_rf_rx_irq 1 1 4 240 3270 NJ 3270 NJ 3270 1480
preplace netloc axi_dmac_rf_tx_irq 1 1 4 260 3000 NJ 3000 NJ 3000 1490
preplace netloc axi_dmac_rf_tx_m_axis_valid 1 3 2 1130 1190 1460
preplace netloc axi_iic_0_iic2intc_irpt 1 1 14 250 3330 NJ 3330 NJ 3330 NJ 3330 NJ 3330 NJ 3330 NJ 3330 NJ 3330 NJ 3330 NJ 3330 NJ 3330 NJ 3330 NJ 3330 5620
preplace netloc axi_pcie_0_axi_aclk_out 1 3 11 1110 1660 1580 1940 NJ 1940 2420 1990 2820 1740 3200 1740 3600 2620 NJ 2620 NJ 2620 4840 2620 5290
preplace netloc axi_pcie_0_axi_ctl_aclk_out 1 6 3 NJ 2360 NJ 2360 3150
preplace netloc axi_pcie_0_mmcm_lock 1 6 7 2370J 2400 NJ 2400 3150J 2560 NJ 2560 NJ 2560 NJ 2560 4830
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 1 14 290 3010 NJ 3010 NJ 3010 1560J 2610 NJ 2610 NJ 2610 NJ 2610 NJ 2610 NJ 2610 NJ 2610 NJ 2610 NJ 2610 5230J 2740 5610
preplace netloc axi_quad_spi_1_ip2intc_irpt 1 1 14 310 3020 NJ 3020 1050J 3030 1580J 2920 NJ 2920 NJ 2920 NJ 2920 NJ 2920 NJ 2920 NJ 2920 NJ 2920 NJ 2920 5280J 2910 5610
preplace netloc clk_wiz_0_delay_ref_clk 1 9 6 3630 1480 N 1480 N 1480 N 1480 5290 1550 5620
preplace netloc data_clk_i_0_1 1 0 14 NJ 2470 240J 2340 NJ 2340 1070J 2220 NJ 2220 NJ 2220 2390J 2380 NJ 2380 3180J 2510 3620J 2420 NJ 2420 NJ 2420 NJ 2420 NJ
preplace netloc irq_concat_0_dout 1 2 1 650 2740n
preplace netloc irq_concat_1_dout 1 3 1 1150 2900n
preplace netloc logic_and_0_Res 1 2 1 630 890n
preplace netloc logic_and_1_Res 1 4 2 1510 1260 1960
preplace netloc logic_and_2_Res 1 4 1 1500 1030n
preplace netloc logic_or_0_Res 1 1 1 330 1110n
preplace netloc mig_7series_0_mmcm_locked 1 5 10 1990 1620 2390 1560 N 1560 N 1560 N 1560 N 1560 N 1560 N 1560 N 1560 5610
preplace netloc mig_7series_0_ui_clk 1 5 10 1970 1860 2440 1970 2790 1720 N 1720 N 1720 N 1720 N 1720 N 1720 N 1720 5630
preplace netloc mig_7series_0_ui_clk_sync_rst 1 5 10 1980 1630 2380 1550 N 1550 N 1550 N 1550 N 1550 N 1550 N 1550 5280 1570 5640
preplace netloc rst_axi_pcie_0_125M_interconnect_aresetn 1 3 11 1130 1980 1590 1980 1980 1980 2460 1980 2830 1780 3170 2590 NJ 2590 NJ 2590 NJ 2590 NJ 2590 5210
preplace netloc rst_axi_pcie_0_125M_peripheral_aresetn 1 3 12 1120 2800 NJ 2800 NJ 2800 NJ 2800 NJ 2800 NJ 2800 3610 2200 NJ 2200 NJ 2200 NJ 2200 5260 2750 5650J
preplace netloc rst_mig_7series_0_166M_interconnect_aresetn 1 6 1 2450 1540n
preplace netloc rst_mig_7series_0_166M_peripheral_aresetn 1 6 8 2370 1490 NJ 1490 NJ 1490 NJ 1490 NJ 1490 NJ 1490 NJ 1490 NJ
preplace netloc util_ds_buf_0_IBUF_OUT 1 5 1 1970J 2420n
preplace netloc util_upack2_1_fifo_rd_data_0 1 5 5 1950 410 NJ 410 NJ 410 NJ 410 NJ
preplace netloc util_upack2_1_fifo_rd_data_1 1 5 5 1960 430 NJ 430 NJ 430 NJ 430 NJ
preplace netloc util_upack2_1_fifo_rd_data_2 1 5 5 1980 450 NJ 450 NJ 450 NJ 450 NJ
preplace netloc util_upack2_1_fifo_rd_data_3 1 5 5 1990 470 NJ 470 NJ 470 NJ 470 NJ
preplace netloc util_vector_logic_0_Res 1 4 1 1510 890n
preplace netloc util_vector_logic_2_Res 1 12 2 4850 1450 N
preplace netloc xadc_wiz_0_ip2intc_irpt 1 1 10 300 3030 NJ 3030 1030J 3040 1590J 2950 NJ 2950 NJ 2950 NJ 2950 NJ 2950 NJ 2950 4060
preplace netloc xadc_wiz_0_temp_out 1 10 4 4220J 1470 N 1470 4830 1440 5290
preplace netloc PCIe_REFCLK_1 1 0 5 -80J 2960 NJ 2960 NJ 2960 1070J 3020 NJ
preplace netloc S00_AXI_1 1 4 1 1540 1250n
preplace netloc S01_AXI_1 1 4 1 1510 1490n
preplace netloc SYS_CLK_0_1 1 0 14 NJ 1410 N 1410 N 1410 N 1410 N 1410 N 1410 N 1410 N 1410 N 1410 N 1410 N 1410 N 1410 N 1410 N
preplace netloc Vp_Vn_0_1 1 0 10 -90J 2970 NJ 2970 NJ 2970 NJ 2970 1550J 2730 NJ 2730 NJ 2730 NJ 2730 NJ 2730 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 10 1 NJ 2280
preplace netloc axi_dmac_i2s_rx_m_dest_axi 1 4 1 1530 1530n
preplace netloc axi_dmac_i2s_tx_m_axis 1 4 10 1550 2530 NJ 2530 NJ 2530 NJ 2530 NJ 2530 3630J 2400 NJ 2400 NJ 2400 NJ 2400 NJ
preplace netloc axi_dmac_i2s_tx_m_src_axi 1 4 1 1520 1510n
preplace netloc axi_dmac_rf_tx_m_axis 1 4 1 1490 990n
preplace netloc axi_gpio_0_GPIO 1 14 1 NJ 2650
preplace netloc axi_gpio_0_GPIO2 1 14 1 5630J 2670n
preplace netloc axi_i2s_adi_0_i2s 1 14 1 NJ 2460
preplace netloc axi_i2s_adi_0_m_axis 1 3 12 1140 1930 N 1930 N 1930 2430 1940 2800 1770 N 1770 N 1770 N 1770 N 1770 N 1770 N 1770 5620
preplace netloc axi_iic_0_IIC 1 14 1 NJ 2810
preplace netloc axi_interconnect_0_M01_AXI 1 5 1 1950 1680n
preplace netloc axi_interconnect_1_M00_AXI 1 3 7 1160 1950 NJ 1950 NJ 1950 NJ 1950 2780J 1730 NJ 1730 3540
preplace netloc axi_interconnect_1_M01_AXI 1 3 7 1130 1960 NJ 1960 NJ 1960 NJ 1960 2810J 1750 NJ 1750 3530
preplace netloc axi_interconnect_1_M02_AXI 1 9 1 3550 210n
preplace netloc axi_interconnect_1_M03_AXI 1 9 5 3540 2100 NJ 2100 NJ 2100 NJ 2100 5280J
preplace netloc axi_interconnect_1_M04_AXI 1 9 5 3530 2110 NJ 2110 NJ 2110 NJ 2110 5240J
preplace netloc axi_interconnect_1_M05_AXI 1 9 5 N 2120 NJ 2120 NJ 2120 NJ 2120 NJ
preplace netloc axi_interconnect_1_M06_AXI 1 5 5 1990 2540 NJ 2540 NJ 2540 NJ 2540 3550
preplace netloc axi_mem_interconnect_M00_AXI 1 7 1 2770 1730n
preplace netloc axi_mem_interconnect_M01_AXI 1 7 7 2800J 1760 NJ 1760 NJ 1760 NJ 1760 NJ 1760 NJ 1760 5290
preplace netloc axi_pcie_0_M_AXI 1 6 1 2410 1640n
preplace netloc axi_pcie_0_pcie_7x_mgt 1 6 9 2380J 2390 NJ 2390 3160J 2580 NJ 2580 NJ 2580 NJ 2580 NJ 2580 NJ 2580 5650J
preplace netloc axi_pcie_interconnect_M00_AXI 1 5 2 1950 1640 2400J
preplace netloc axi_pcie_interconnect_M02_AXI 1 7 7 2760J 1400 N 1400 N 1400 N 1400 N 1400 N 1400 5290
preplace netloc axi_peripheral_interconnect_M07_AXI 1 3 7 1160 2210 NJ 2210 NJ 2210 2400J 2370 NJ 2370 3190J 2500 3530
preplace netloc axi_peripheral_interconnect_M08_AXI 1 3 7 1150 2360 NJ 2360 1950J 2550 NJ 2550 NJ 2550 NJ 2550 3540
preplace netloc axi_peripheral_interconnect_M09_AXI 1 9 5 3560 2180 NJ 2180 NJ 2180 NJ 2180 5250J
preplace netloc axi_peripheral_interconnect_M10_AXI 1 9 1 3560 2220n
preplace netloc axi_peripheral_interconnect_M11_AXI 1 9 5 3590 2190 NJ 2190 NJ 2190 NJ 2190 5220J
preplace netloc axi_peripheral_interconnect_M12_AXI 1 9 1 N 2260
preplace netloc axi_protocol_convert_1_M_AXI 1 8 1 3190 1840n
preplace netloc axi_quad_spi_0_SPI_0 1 14 1 NJ 2110
preplace netloc axi_quad_spi_1_SPI_0 1 14 1 NJ 2990
preplace netloc mig_7series_0_DDR3 1 14 1 NJ 1390
preplace netloc picorv32_0_M_AXI 1 4 1 1540 1550n
preplace netloc util_cpack2_0_packed_fifo_wr 1 3 1 1040 800n
preplace cgraphic comment_0 place top 824 -208 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 -110 70 480 870 1310 1800 2190 2610 3000 3380 3890 4380 4680 5030 5450 5690
pagesize -pg 1 -db -bbox -sgen -310 -180 5890 3520
",
   "linecolor_comment_0":"",
   "textcolor_comment_0":""
}
{
   """"""""""""""""""""da_axi4_cnt"""""""""""""""""""":"1",
   """"""""""""""""""""da_board_cnt"""""""""""""""""""":"6",
   """"""""""""""""""""da_bram_cntlr_cnt"""""""""""""""""""":"1",
   """"""""""""""""""""da_clkrst_cnt"""""""""""""""""""":"23"
}
{
   "/comment_0":"comment_0"
}