<profile>

<section name = "Vitis HLS Report for 'fir_Pipeline_VITIS_LOOP_21_1'" level="0">
<item name = "Date">Sat Oct  2 17:21:09 2021
</item>
<item name = "Version">2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)</item>
<item name = "Project">baseline</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.912 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">15, 15, 0.150 us, 0.150 us, 15, 15, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_21_1">13, 13, 5, 1, 1, 10, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 63, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 2, 165, 50, -</column>
<column name="Memory">0, -, 32, 6, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 210, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_11s_32s_32_2_1_U1">mul_11s_32s_32_2_1, 0, 2, 165, 50, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="fir_int_int_c_U">fir_Pipeline_VITIS_LOOP_21_1_fir_int_int_c, 0, 32, 6, 0, 11, 32, 1, 352</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln21_fu_112_p2">+, 0, 0, 13, 4, 2</column>
<column name="sum_1_fu_135_p2">+, 0, 0, 39, 32, 32</column>
<column name="icmp_ln21_fu_101_p2">icmp, 0, 0, 9, 4, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 4, 8</column>
<column name="i_fu_38">9, 2, 4, 8</column>
<column name="sum_fu_34">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="fir_int_int_c_load_reg_188">32, 0, 32, 0</column>
<column name="i_cast1_reg_168">4, 0, 64, 60</column>
<column name="i_fu_38">4, 0, 4, 0</column>
<column name="icmp_ln21_reg_164">1, 0, 1, 0</column>
<column name="mul_ln23_reg_193">32, 0, 32, 0</column>
<column name="shift_reg_load_reg_183">32, 0, 32, 0</column>
<column name="sum_fu_34">32, 0, 32, 0</column>
<column name="icmp_ln21_reg_164">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir_Pipeline_VITIS_LOOP_21_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fir_Pipeline_VITIS_LOOP_21_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fir_Pipeline_VITIS_LOOP_21_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fir_Pipeline_VITIS_LOOP_21_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fir_Pipeline_VITIS_LOOP_21_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fir_Pipeline_VITIS_LOOP_21_1, return value</column>
<column name="sum_out">out, 32, ap_vld, sum_out, pointer</column>
<column name="sum_out_ap_vld">out, 1, ap_vld, sum_out, pointer</column>
<column name="shift_reg_address0">out, 4, ap_memory, shift_reg, array</column>
<column name="shift_reg_ce0">out, 1, ap_memory, shift_reg, array</column>
<column name="shift_reg_we0">out, 1, ap_memory, shift_reg, array</column>
<column name="shift_reg_d0">out, 32, ap_memory, shift_reg, array</column>
<column name="shift_reg_address1">out, 4, ap_memory, shift_reg, array</column>
<column name="shift_reg_ce1">out, 1, ap_memory, shift_reg, array</column>
<column name="shift_reg_q1">in, 32, ap_memory, shift_reg, array</column>
</table>
</item>
</section>
</profile>
