// Seed: 73781438
module module_0;
  id_1(
      .id_0(id_2), .id_1(id_2 * -1'h0), .id_2(id_2)
  );
  reg id_3, id_4 = id_2;
  wor id_5;
  always_comb
    if (-1 - id_5)
      #id_6
        casez (1)
          -1: id_2 <= id_2;
          id_6: begin : LABEL_0
            id_2 = 1;
          end
        endcase
  id_7(
      ~(id_7) - id_5
  );
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input uwire id_4,
    input supply1 id_5,
    input tri0 id_6,
    input supply0 id_7,
    output supply1 id_8,
    output supply0 id_9,
    input uwire id_10,
    input tri id_11,
    input wor id_12,
    input wand id_13,
    input supply0 id_14,
    input wor id_15,
    output wand id_16,
    output supply1 id_17,
    output tri1 id_18,
    output wire id_19,
    output tri1 id_20,
    input wand id_21,
    input uwire id_22,
    input wor id_23
);
  module_0 modCall_1 ();
  assign modCall_1.id_7 = 0;
  wire id_25, id_26;
endmodule
