---
dateCreated: 2025-02-27
dateModified: 2025-08-09
---

# ğŸ“œ A High Performance Computing Explorer's Atlas | Ongoing Learning Repository

**Status**: Actively Curating (Knowledge lava cooling into crystallized notes)

> *"Standing on the shoulders of giants and occasionally peeking through their notes"*
> â€” An evolving handbook for hardware-centric learning

> Recommended to use Git shallow clone:
> `git clone --depth=1 https://github.com/JR-Wesley/Notes`

---

## ğŸ“œ Repository Manifesto

> *"Where nanoseconds meet neurons"*
This repository archives my (**not well organized**) learning journey through **VLSI Digital IC design**, incorporating:

- ğŸ§  **Heterogeneous Computing**: GPU/FPGA/CGRA workload partitioning
- âš™ï¸ **AI-Tailored Architectures**: Tensor cores to neuromorphic accelerators
- ğŸ”— **RISC-V Ecosystem**: Custom extension development (Vector, AI/ML)
- ğŸš¨ **VLSI-Scale Verification**: Formal methods for billion-gate designs

**Ethical Note**: Contains reconstructed knowledge from cited sources - strictly for educational purposes.

---

## ğŸŒ Knowledge Matrix

```shell
.
â”œâ”€â”€ 01-ComputerScience
â”‚   â”œâ”€â”€ Architecture
â”‚   â”œâ”€â”€ Network
â”‚   â”œâ”€â”€ OperatingSystem
â”‚   â”œâ”€â”€ Programming
â”‚   â””â”€â”€ SystemBasics
â”œâ”€â”€ 02-AISystem
â”‚   â”œâ”€â”€ AISysReview
â”‚   â”œâ”€â”€ AlgorithmAndModel
â”‚   â”œâ”€â”€ Distributed
â”‚   â”œâ”€â”€ Framework
â”‚   â”œâ”€â”€ GPU
â”‚   â”œâ”€â”€ HardwareAndCompiler
â”‚   â”œâ”€â”€ HPCBasics
â”‚   â””â”€â”€ JobInterview
â”œâ”€â”€ 03-Algorithm
â”‚   â”œâ”€â”€ BasicAlgorithm
â”‚   â”œâ”€â”€ Compression
â”‚   â”œâ”€â”€ Encryption
â”‚   â”œâ”€â”€ HDC
â”‚   â””â”€â”€ Vision
â”œâ”€â”€ 04-IntegratedCircuit
â”‚   â”œâ”€â”€ Accelerator
â”‚   â”œâ”€â”€ AsicFlow
â”‚   â”œâ”€â”€ BasicsAndApplication
â”‚   â”œâ”€â”€ DSP
â”‚   â”œâ”€â”€ JobInterview
â”‚   â”œâ”€â”€ SoC
â”‚   â””â”€â”€ StandardAndProtocol
â”œâ”€â”€ 05-SelfDevelopment
â”‚   â”œâ”€â”€ career
â”‚   â”œâ”€â”€ language
â”‚   â”œâ”€â”€ medicine
â”‚   â”œâ”€â”€ Reading
â”‚   â””â”€â”€ recreation
â””â”€â”€ ToolKit
    â”œâ”€â”€ assets
```
![[Knowledge Matrix.png]]
## ğŸ› ï¸ Usage & Navigation

### Highlight

I've arraged my notes into 6 parts:

- ğŸ—‚ï¸ [[01-ComputerScience/01-ComputerScience|01-ComputerScience]]: Foundational pillars of computing, from hardware to software.
- ğŸ—‚ï¸ [[02-AISystem/02-AISystem|02-AISystem]]: Deep dive into the architecture and infrastructure powering AI.
- ğŸ—‚ï¸ [[03-Algorithm/03-Algorithm|03-Algorithm]]: Core computational methods and specialized techniques for problem-solving.
- ğŸ—‚ï¸ [[04-IntegratedCircuit/04-IntegratedCircuit|04-IntegratedCircuit]]: Design, flow, and technology behind modern semiconductor chips.
	- A Guide to RISCV CPU architecture
	- Roadmap of YSYXï¼ˆä¸€ç”Ÿä¸€èŠ¯ï¼‰
- ğŸ—‚ï¸ [[05-SelfDevelopment/05-SelfDevelopment|05-SelfDevelopment]]: Resources for personal growth, career, and well-being.
	- Medicine
- ğŸ—‚ï¸ [[00-ToolKit|00-ToolKit]]: Essential tools, scripts, and assets to boost productivity.
	- Enabling high efficiency using Linux, shell, etc.

See Also <a href="https://www.zhihu.com/people/turing-48-20/columns">Zhihu columns</a>.

### Recommended Exploration Paths

- **System of Computer Science**
    1. **Foundation**: Start with [[01-ComputerScience/SystemBasics]] for fundamental concepts.
    2. **Architecture**: Deepen understanding of hardware interaction via [[01-ComputerScience/Architecture]].
    3. **Management**: Explore resource management through [[01-ComputerScience/OperatingSystem]].
    4. **Communication**: Understand data exchange with [[01-ComputerScience/Network]].
    5. **Application**: Apply principles through practical coding in [[01-ComputerScience/Programming]].
- **AI Full-Stack System Optimization**
    1. **Tensor Programming**: Begin with low-level computation in [[02-AISystem/GPU]] and [[03-Algorithm/BasicAlgorithm]], focusing on parallel operations.
    2. **Framework**: Study high-level abstractions and optimization passes in [[02-AISystem/Framework]].
    3. **Integration**: Analyze full-stack performance, bottlenecks, and co-design principles in [[02-AISystem/AISysReview]] and [[02-AISystem/Distributed]].
- **Operator or Backend Acceleration**
    1. **Identify**: Identify core compute-intensive algorithms from [[03-Algorithm]] (e.g., [[03-Algorithm/BasicAlgorithm]], [[03-Algorithm/Vision]]).
    2. **Profile**: Study hardware capabilities and constraints in [[02-AISystem/GPU]] and [[04-IntegratedCircuit/Accelerator]].
    3. **Optimize**: Explore efficient implementation techniques and compiler optimizations in [[02-AISystem/HardwareAndCompiler]].
    4. **Implement**: Design and optimize specific operators leveraging [[02-AISystem/AlgorithmAndModel]] insights.
- **High Performance CPU Design**
    1. **Foundation**: Build foundation with [[04-IntegratedCircuit/BasicsAndApplication]] and [[04-IntegratedCircuit/DSP]].
    2. **Paradigms**: Explore specialized compute paradigms in [[04-IntegratedCircuit/Accelerator]] and reconfigurable architectures (CGRA).
    3. **Requirements**: Study AI-specific hardware requirements and dataflow in [[02-AISystem/AISysReview]], [[02-AISystem/GPU]], and [[02-AISystem/Distributed]].
    4. **Patterns**: Investigate core algorithmic patterns for acceleration, particularly in [[03-Algorithm/HDC]].
    5. **Synthesize**: Synthesize knowledge to design a high-performance CPU microarchitecture.
- **Hardware Accelerator Design**
    1. **Target**: Identify target application domains and algorithms (e.g., from [[03-Algorithm/Vision]], [[03-Algorithm/Encryption]], [[02-AISystem/AlgorithmAndModel]]).
    2. **Define**: Define accelerator specifications and architecture based on computational needs.
    3. **Design**: Design the datapath and control logic, leveraging concepts from [[04-IntegratedCircuit/BasicsAndApplication]] and [[01-ComputerScience/Architecture]].
    4. **Integrate**: Explore integration possibilities within larger systems ([[04-IntegratedCircuit/SoC]]).
- **Silicon Implementation Flow**
    1. **Flow**: Start with the complete design process in [[04-IntegratedCircuit/AsicFlow]].
    2. **Timing**: Master timing analysis and closure techniques in [[04-IntegratedCircuit/AsicFlow]] (assuming STA - Static Timing Analysis is a key part).
    3. **Integration**: Learn system integration and physical design methodologies from [[04-IntegratedCircuit/SoC]], potentially using a case study like [[SoC/pulp_VLSI]].

## ğŸ” License Matrix

<a href="https://creativecommons.org/licenses/by-nc-sa/4.0/">CC BY-NC-SA 4.0</a>

## ğŸŒŸ Roadmap to Enlightenment
