# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pdp_test.srcs/sources_1/new/select_adder.vhd" \
"../../../../pdp_test.srcs/sim_1/new/tb_select_adder.vhd" \

# Do not sort compile order
nosort
