

================================================================
== Vitis HLS Report for 'fpr_rint'
================================================================
* Date:           Mon Mar  4 11:09:18 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  48.012 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  0.100 us|  0.100 us|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   5902|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    9|    1026|   3195|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     23|    -|
|Register         |        -|    -|      66|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    9|    1092|   9120|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|       1|     17|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |dadd_64ns_64ns_64_2_full_dsp_1_U233  |dadd_64ns_64ns_64_2_full_dsp_1  |        0|   3|  342|  1065|    0|
    |dadd_64ns_64ns_64_2_full_dsp_1_U234  |dadd_64ns_64ns_64_2_full_dsp_1  |        0|   3|  342|  1065|    0|
    |dadd_64ns_64ns_64_2_full_dsp_1_U235  |dadd_64ns_64ns_64_2_full_dsp_1  |        0|   3|  342|  1065|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |Total                                |                                |        0|   9| 1026|  3195|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln515_6_fu_257_p2     |         +|   0|  0|   12|          12|          11|
    |add_ln515_7_fu_397_p2     |         +|   0|  0|   12|          12|          11|
    |add_ln515_8_fu_543_p2     |         +|   0|  0|   12|          12|          11|
    |add_ln515_fu_126_p2       |         +|   0|  0|   12|          12|          11|
    |add_ln99_1_fu_689_p2      |         +|   0|  0|   14|          13|           3|
    |add_ln99_fu_679_p2        |         +|   0|  0|   12|          12|           1|
    |rn_fu_639_p2              |         +|   0|  0|   71|          64|          53|
    |rp_fu_493_p2              |         +|   0|  0|   71|          64|          54|
    |result_V_10_fu_625_p2     |         -|   0|  0|   71|           1|          64|
    |result_V_2_fu_208_p2      |         -|   0|  0|   71|           1|          64|
    |result_V_4_fu_339_p2      |         -|   0|  0|   71|           1|          64|
    |result_V_9_fu_479_p2      |         -|   0|  0|   71|           1|          64|
    |sub_ln1512_1_fu_271_p2    |         -|   0|  0|   12|          10|          11|
    |sub_ln1512_2_fu_411_p2    |         -|   0|  0|   12|          10|          11|
    |sub_ln1512_3_fu_557_p2    |         -|   0|  0|   12|          10|          11|
    |sub_ln1512_fu_140_p2      |         -|   0|  0|   12|          10|          11|
    |r_V_2_fu_297_p2           |      lshr|   0|  0|  591|         169|         169|
    |r_V_4_fu_437_p2           |      lshr|   0|  0|  591|         169|         169|
    |r_V_6_fu_583_p2           |      lshr|   0|  0|  591|         169|         169|
    |r_V_fu_166_p2             |      lshr|   0|  0|  591|         169|         169|
    |m_fu_661_p3               |    select|   0|  0|    2|           1|           1|
    |result_V_12_fu_345_p3     |    select|   0|  0|   64|           1|          64|
    |result_V_13_fu_485_p3     |    select|   0|  0|   64|           1|          64|
    |result_V_fu_631_p3        |    select|   0|  0|   64|           1|          64|
    |select_ln108_1_fu_711_p3  |    select|   0|  0|   64|           1|          64|
    |select_ln108_fu_703_p3    |    select|   0|  0|   64|           1|          64|
    |ush_1_fu_281_p3           |    select|   0|  0|   12|           1|          12|
    |ush_2_fu_421_p3           |    select|   0|  0|   12|           1|          12|
    |ush_3_fu_567_p3           |    select|   0|  0|   12|           1|          12|
    |ush_fu_150_p3             |    select|   0|  0|   12|           1|          12|
    |val_1_fu_331_p3           |    select|   0|  0|   64|           1|          64|
    |val_2_fu_471_p3           |    select|   0|  0|   64|           1|          64|
    |val_3_fu_617_p3           |    select|   0|  0|   64|           1|          64|
    |val_fu_200_p3             |    select|   0|  0|   64|           1|          64|
    |r_V_1_fu_172_p2           |       shl|   0|  0|  591|         169|         169|
    |r_V_3_fu_303_p2           |       shl|   0|  0|  591|         169|         169|
    |r_V_5_fu_443_p2           |       shl|   0|  0|  591|         169|         169|
    |r_V_7_fu_589_p2           |       shl|   0|  0|  591|         169|         169|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 5902|        1611|        2432|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    |ap_return  |   9|          2|   64|        128|
    +-----------+----+-----------+-----+-----------+
    |Total      |  23|          5|   65|        131|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   2|   0|    2|          0|
    |ap_return_preg  |  64|   0|   64|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  66|   0|   66|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|      fpr_rint|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|      fpr_rint|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|      fpr_rint|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|      fpr_rint|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|      fpr_rint|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|      fpr_rint|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|      fpr_rint|  return value|
|x          |   in|   64|     ap_none|             x|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

