module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  logic id_3;
  logic id_4 (
      id_3,
      id_1,
      id_3,
      id_1
  );
  id_5 id_6 (
      .id_4(1'b0),
      .id_3(id_1),
      .id_4(id_3),
      .id_3(id_1),
      .id_2(1'b0)
  );
endmodule
