Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec  6 22:31:01 2024
| Host         : LAPTOP-JUPAP5OS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     36          
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (85)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (86)
5. checking no_input_delay (11)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (85)
-------------------------
 There are 36 register/latch pins with no clock driven by root clock pin: baudrate_gen/baud_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (86)
-------------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.645        0.000                      0                  440        0.199        0.000                      0                  440        4.500        0.000                       0                   218  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.645        0.000                      0                  440        0.199        0.000                      0                  440        4.500        0.000                       0                   218  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[1][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 4.144ns (46.988%)  route 4.675ns (53.012%))
  Logic Levels:           18  (CARRY4=13 LUT4=3 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.550     5.071    vga_inst/clk_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  vga_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456     5.527 r  vga_inst/index_reg[0]/Q
                         net (fo=56, routed)          1.002     6.529    vga_inst/index_reg_n_0_[0]
    SLICE_X5Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.109 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.109    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.223    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.337    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.451    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.565    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.679    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.793    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.032 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.548     8.580    vga_inst/p_1_in[31]
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.302     8.882 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     8.882    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.432 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.432    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.546    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.660    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.774    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.087 f  vga_inst/readAscii_reg[0][6]_i_36/O[3]
                         net (fo=1, routed)           0.661    10.748    vga_inst/readAscii_reg[0][6]_i_36_n_4
    SLICE_X5Y66          LUT4 (Prop_lut4_I1_O)        0.306    11.054 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.433    11.487    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124    11.611 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.670    12.281    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124    12.405 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.691    13.097    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X6Y68          LUT6 (Prop_lut6_I3_O)        0.124    13.221 r  vga_inst/baud_sync_inst/readAscii[1][6]_i_1/O
                         net (fo=7, routed)           0.670    13.890    vga_inst/baud_sync_inst_n_20
    SLICE_X6Y69          FDRE                                         r  vga_inst/readAscii_reg[1][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.496    14.837    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y69          FDRE                                         r  vga_inst/readAscii_reg[1][0]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X6Y69          FDRE (Setup_fdre_C_R)       -0.524    14.536    vga_inst/readAscii_reg[1][0]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -13.890    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[1][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 4.144ns (46.988%)  route 4.675ns (53.012%))
  Logic Levels:           18  (CARRY4=13 LUT4=3 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.550     5.071    vga_inst/clk_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  vga_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456     5.527 r  vga_inst/index_reg[0]/Q
                         net (fo=56, routed)          1.002     6.529    vga_inst/index_reg_n_0_[0]
    SLICE_X5Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.109 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.109    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.223    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.337    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.451    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.565    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.679    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.793    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.032 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.548     8.580    vga_inst/p_1_in[31]
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.302     8.882 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     8.882    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.432 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.432    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.546    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.660    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.774    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.087 f  vga_inst/readAscii_reg[0][6]_i_36/O[3]
                         net (fo=1, routed)           0.661    10.748    vga_inst/readAscii_reg[0][6]_i_36_n_4
    SLICE_X5Y66          LUT4 (Prop_lut4_I1_O)        0.306    11.054 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.433    11.487    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124    11.611 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.670    12.281    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124    12.405 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.691    13.097    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X6Y68          LUT6 (Prop_lut6_I3_O)        0.124    13.221 r  vga_inst/baud_sync_inst/readAscii[1][6]_i_1/O
                         net (fo=7, routed)           0.670    13.890    vga_inst/baud_sync_inst_n_20
    SLICE_X6Y69          FDRE                                         r  vga_inst/readAscii_reg[1][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.496    14.837    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y69          FDRE                                         r  vga_inst/readAscii_reg[1][1]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X6Y69          FDRE (Setup_fdre_C_R)       -0.524    14.536    vga_inst/readAscii_reg[1][1]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -13.890    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[1][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 4.144ns (46.988%)  route 4.675ns (53.012%))
  Logic Levels:           18  (CARRY4=13 LUT4=3 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.550     5.071    vga_inst/clk_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  vga_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456     5.527 r  vga_inst/index_reg[0]/Q
                         net (fo=56, routed)          1.002     6.529    vga_inst/index_reg_n_0_[0]
    SLICE_X5Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.109 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.109    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.223    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.337    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.451    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.565    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.679    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.793    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.032 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.548     8.580    vga_inst/p_1_in[31]
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.302     8.882 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     8.882    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.432 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.432    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.546    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.660    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.774    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.087 f  vga_inst/readAscii_reg[0][6]_i_36/O[3]
                         net (fo=1, routed)           0.661    10.748    vga_inst/readAscii_reg[0][6]_i_36_n_4
    SLICE_X5Y66          LUT4 (Prop_lut4_I1_O)        0.306    11.054 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.433    11.487    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124    11.611 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.670    12.281    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124    12.405 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.691    13.097    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X6Y68          LUT6 (Prop_lut6_I3_O)        0.124    13.221 r  vga_inst/baud_sync_inst/readAscii[1][6]_i_1/O
                         net (fo=7, routed)           0.670    13.890    vga_inst/baud_sync_inst_n_20
    SLICE_X6Y69          FDRE                                         r  vga_inst/readAscii_reg[1][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.496    14.837    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y69          FDRE                                         r  vga_inst/readAscii_reg[1][2]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X6Y69          FDRE (Setup_fdre_C_R)       -0.524    14.536    vga_inst/readAscii_reg[1][2]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -13.890    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[1][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 4.144ns (46.988%)  route 4.675ns (53.012%))
  Logic Levels:           18  (CARRY4=13 LUT4=3 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.550     5.071    vga_inst/clk_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  vga_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456     5.527 r  vga_inst/index_reg[0]/Q
                         net (fo=56, routed)          1.002     6.529    vga_inst/index_reg_n_0_[0]
    SLICE_X5Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.109 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.109    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.223    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.337    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.451    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.565    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.679    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.793    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.032 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.548     8.580    vga_inst/p_1_in[31]
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.302     8.882 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     8.882    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.432 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.432    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.546    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.660    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.774    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.087 f  vga_inst/readAscii_reg[0][6]_i_36/O[3]
                         net (fo=1, routed)           0.661    10.748    vga_inst/readAscii_reg[0][6]_i_36_n_4
    SLICE_X5Y66          LUT4 (Prop_lut4_I1_O)        0.306    11.054 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.433    11.487    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124    11.611 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.670    12.281    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124    12.405 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.691    13.097    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X6Y68          LUT6 (Prop_lut6_I3_O)        0.124    13.221 r  vga_inst/baud_sync_inst/readAscii[1][6]_i_1/O
                         net (fo=7, routed)           0.670    13.890    vga_inst/baud_sync_inst_n_20
    SLICE_X6Y69          FDRE                                         r  vga_inst/readAscii_reg[1][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.496    14.837    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y69          FDRE                                         r  vga_inst/readAscii_reg[1][3]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X6Y69          FDRE (Setup_fdre_C_R)       -0.524    14.536    vga_inst/readAscii_reg[1][3]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -13.890    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[1][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 4.144ns (46.988%)  route 4.675ns (53.012%))
  Logic Levels:           18  (CARRY4=13 LUT4=3 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.550     5.071    vga_inst/clk_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  vga_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456     5.527 r  vga_inst/index_reg[0]/Q
                         net (fo=56, routed)          1.002     6.529    vga_inst/index_reg_n_0_[0]
    SLICE_X5Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.109 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.109    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.223    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.337    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.451    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.565    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.679    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.793    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.032 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.548     8.580    vga_inst/p_1_in[31]
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.302     8.882 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     8.882    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.432 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.432    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.546    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.660    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.774    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.087 f  vga_inst/readAscii_reg[0][6]_i_36/O[3]
                         net (fo=1, routed)           0.661    10.748    vga_inst/readAscii_reg[0][6]_i_36_n_4
    SLICE_X5Y66          LUT4 (Prop_lut4_I1_O)        0.306    11.054 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.433    11.487    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124    11.611 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.670    12.281    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124    12.405 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.691    13.097    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X6Y68          LUT6 (Prop_lut6_I3_O)        0.124    13.221 r  vga_inst/baud_sync_inst/readAscii[1][6]_i_1/O
                         net (fo=7, routed)           0.670    13.890    vga_inst/baud_sync_inst_n_20
    SLICE_X6Y69          FDRE                                         r  vga_inst/readAscii_reg[1][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.496    14.837    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y69          FDRE                                         r  vga_inst/readAscii_reg[1][4]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X6Y69          FDRE (Setup_fdre_C_R)       -0.524    14.536    vga_inst/readAscii_reg[1][4]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -13.890    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[1][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 4.144ns (46.988%)  route 4.675ns (53.012%))
  Logic Levels:           18  (CARRY4=13 LUT4=3 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.550     5.071    vga_inst/clk_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  vga_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456     5.527 r  vga_inst/index_reg[0]/Q
                         net (fo=56, routed)          1.002     6.529    vga_inst/index_reg_n_0_[0]
    SLICE_X5Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.109 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.109    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.223    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.337    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.451    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.565    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.679    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.793    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.032 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.548     8.580    vga_inst/p_1_in[31]
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.302     8.882 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     8.882    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.432 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.432    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.546    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.660    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.774    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.087 f  vga_inst/readAscii_reg[0][6]_i_36/O[3]
                         net (fo=1, routed)           0.661    10.748    vga_inst/readAscii_reg[0][6]_i_36_n_4
    SLICE_X5Y66          LUT4 (Prop_lut4_I1_O)        0.306    11.054 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.433    11.487    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124    11.611 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.670    12.281    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124    12.405 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.691    13.097    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X6Y68          LUT6 (Prop_lut6_I3_O)        0.124    13.221 r  vga_inst/baud_sync_inst/readAscii[1][6]_i_1/O
                         net (fo=7, routed)           0.670    13.890    vga_inst/baud_sync_inst_n_20
    SLICE_X6Y69          FDRE                                         r  vga_inst/readAscii_reg[1][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.496    14.837    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y69          FDRE                                         r  vga_inst/readAscii_reg[1][5]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X6Y69          FDRE (Setup_fdre_C_R)       -0.524    14.536    vga_inst/readAscii_reg[1][5]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -13.890    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[1][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 4.144ns (46.988%)  route 4.675ns (53.012%))
  Logic Levels:           18  (CARRY4=13 LUT4=3 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.550     5.071    vga_inst/clk_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  vga_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456     5.527 r  vga_inst/index_reg[0]/Q
                         net (fo=56, routed)          1.002     6.529    vga_inst/index_reg_n_0_[0]
    SLICE_X5Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.109 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.109    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.223    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.337    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.451    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.565    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.679    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.793    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.032 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.548     8.580    vga_inst/p_1_in[31]
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.302     8.882 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     8.882    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.432 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.432    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.546    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.660    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.774    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.087 f  vga_inst/readAscii_reg[0][6]_i_36/O[3]
                         net (fo=1, routed)           0.661    10.748    vga_inst/readAscii_reg[0][6]_i_36_n_4
    SLICE_X5Y66          LUT4 (Prop_lut4_I1_O)        0.306    11.054 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.433    11.487    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124    11.611 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.670    12.281    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124    12.405 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.691    13.097    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X6Y68          LUT6 (Prop_lut6_I3_O)        0.124    13.221 r  vga_inst/baud_sync_inst/readAscii[1][6]_i_1/O
                         net (fo=7, routed)           0.670    13.890    vga_inst/baud_sync_inst_n_20
    SLICE_X6Y69          FDRE                                         r  vga_inst/readAscii_reg[1][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.496    14.837    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y69          FDRE                                         r  vga_inst/readAscii_reg[1][6]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X6Y69          FDRE (Setup_fdre_C_R)       -0.524    14.536    vga_inst/readAscii_reg[1][6]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -13.890    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[12][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.891ns  (logic 4.144ns (46.608%)  route 4.747ns (53.392%))
  Logic Levels:           18  (CARRY4=13 LUT4=3 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.550     5.071    vga_inst/clk_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  vga_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456     5.527 r  vga_inst/index_reg[0]/Q
                         net (fo=56, routed)          1.002     6.529    vga_inst/index_reg_n_0_[0]
    SLICE_X5Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.109 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.109    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.223    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.337    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.451    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.565    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.679    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.793    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.032 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.548     8.580    vga_inst/p_1_in[31]
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.302     8.882 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     8.882    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.432 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.432    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.546    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.660    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.774    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.087 f  vga_inst/readAscii_reg[0][6]_i_36/O[3]
                         net (fo=1, routed)           0.661    10.748    vga_inst/readAscii_reg[0][6]_i_36_n_4
    SLICE_X5Y66          LUT4 (Prop_lut4_I1_O)        0.306    11.054 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.433    11.487    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124    11.611 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.670    12.281    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124    12.405 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.684    13.089    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X3Y66          LUT6 (Prop_lut6_I3_O)        0.124    13.213 r  vga_inst/baud_sync_inst/readAscii[12][6]_i_1/O
                         net (fo=7, routed)           0.749    13.962    vga_inst/baud_sync_inst_n_25
    SLICE_X3Y66          FDRE                                         r  vga_inst/readAscii_reg[12][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.502    14.843    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  vga_inst/readAscii_reg[12][0]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X3Y66          FDRE (Setup_fdre_C_R)       -0.429    14.637    vga_inst/readAscii_reg[12][0]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                         -13.962    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[12][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.891ns  (logic 4.144ns (46.608%)  route 4.747ns (53.392%))
  Logic Levels:           18  (CARRY4=13 LUT4=3 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.550     5.071    vga_inst/clk_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  vga_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456     5.527 r  vga_inst/index_reg[0]/Q
                         net (fo=56, routed)          1.002     6.529    vga_inst/index_reg_n_0_[0]
    SLICE_X5Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.109 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.109    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.223    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.337    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.451    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.565    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.679    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.793    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.032 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.548     8.580    vga_inst/p_1_in[31]
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.302     8.882 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     8.882    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.432 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.432    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.546    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.660    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.774    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.087 f  vga_inst/readAscii_reg[0][6]_i_36/O[3]
                         net (fo=1, routed)           0.661    10.748    vga_inst/readAscii_reg[0][6]_i_36_n_4
    SLICE_X5Y66          LUT4 (Prop_lut4_I1_O)        0.306    11.054 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.433    11.487    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124    11.611 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.670    12.281    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124    12.405 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.684    13.089    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X3Y66          LUT6 (Prop_lut6_I3_O)        0.124    13.213 r  vga_inst/baud_sync_inst/readAscii[12][6]_i_1/O
                         net (fo=7, routed)           0.749    13.962    vga_inst/baud_sync_inst_n_25
    SLICE_X3Y66          FDRE                                         r  vga_inst/readAscii_reg[12][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.502    14.843    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  vga_inst/readAscii_reg[12][1]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X3Y66          FDRE (Setup_fdre_C_R)       -0.429    14.637    vga_inst/readAscii_reg[12][1]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                         -13.962    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[12][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.891ns  (logic 4.144ns (46.608%)  route 4.747ns (53.392%))
  Logic Levels:           18  (CARRY4=13 LUT4=3 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.550     5.071    vga_inst/clk_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  vga_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456     5.527 r  vga_inst/index_reg[0]/Q
                         net (fo=56, routed)          1.002     6.529    vga_inst/index_reg_n_0_[0]
    SLICE_X5Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.109 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.109    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.223    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.337    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.451    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.565    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.679    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.793    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.032 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.548     8.580    vga_inst/p_1_in[31]
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.302     8.882 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     8.882    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.432 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.432    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.546    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.660    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.774    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.087 f  vga_inst/readAscii_reg[0][6]_i_36/O[3]
                         net (fo=1, routed)           0.661    10.748    vga_inst/readAscii_reg[0][6]_i_36_n_4
    SLICE_X5Y66          LUT4 (Prop_lut4_I1_O)        0.306    11.054 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.433    11.487    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.124    11.611 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.670    12.281    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124    12.405 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.684    13.089    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X3Y66          LUT6 (Prop_lut6_I3_O)        0.124    13.213 r  vga_inst/baud_sync_inst/readAscii[12][6]_i_1/O
                         net (fo=7, routed)           0.749    13.962    vga_inst/baud_sync_inst_n_25
    SLICE_X3Y66          FDRE                                         r  vga_inst/readAscii_reg[12][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.502    14.843    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  vga_inst/readAscii_reg[12][2]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X3Y66          FDRE (Setup_fdre_C_R)       -0.429    14.637    vga_inst/readAscii_reg[12][2]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                         -13.962    
  -------------------------------------------------------------------
                         slack                                  0.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 vga_inst/baud_sync_inst/en_sync_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/baud_sync_inst/en2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.557     1.440    vga_inst/baud_sync_inst/clk_IBUF_BUFG
    SLICE_X8Y68          FDCE                                         r  vga_inst/baud_sync_inst/en_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDCE (Prop_fdce_C_Q)         0.148     1.588 f  vga_inst/baud_sync_inst/en_sync_1_reg/Q
                         net (fo=2, routed)           0.073     1.661    vga_inst/baud_sync_inst/en_sync_1
    SLICE_X8Y68          LUT2 (Prop_lut2_I1_O)        0.098     1.759 r  vga_inst/baud_sync_inst/en2_i_1/O
                         net (fo=1, routed)           0.000     1.759    vga_inst/baud_sync_inst/en2_i_1_n_0
    SLICE_X8Y68          FDCE                                         r  vga_inst/baud_sync_inst/en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.824     1.952    vga_inst/baud_sync_inst/clk_IBUF_BUFG
    SLICE_X8Y68          FDCE                                         r  vga_inst/baud_sync_inst/en2_reg/C
                         clock pessimism             -0.512     1.440    
    SLICE_X8Y68          FDCE (Hold_fdce_C_D)         0.120     1.560    vga_inst/baud_sync_inst/en2_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga_inst/index_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/index_offset_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.356%)  route 0.143ns (40.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.559     1.442    vga_inst/clk_IBUF_BUFG
    SLICE_X8Y66          FDRE                                         r  vga_inst/index_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164     1.606 r  vga_inst/index_offset_reg[3]/Q
                         net (fo=5, routed)           0.143     1.749    vga_inst/baud_sync_inst/index_offset[0]
    SLICE_X8Y66          LUT6 (Prop_lut6_I4_O)        0.045     1.794 r  vga_inst/baud_sync_inst/index_offset[3]_i_1/O
                         net (fo=1, routed)           0.000     1.794    vga_inst/baud_sync_inst_n_21
    SLICE_X8Y66          FDRE                                         r  vga_inst/index_offset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.826     1.954    vga_inst/clk_IBUF_BUFG
    SLICE_X8Y66          FDRE                                         r  vga_inst/index_offset_reg[3]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X8Y66          FDRE (Hold_fdre_C_D)         0.121     1.563    vga_inst/index_offset_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  baudrate_gen/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  baudrate_gen/counter_reg[31]/Q
                         net (fo=2, routed)           0.118     1.705    baudrate_gen/counter_reg[31]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  baudrate_gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    baudrate_gen/counter_reg[28]_i_1_n_4
    SLICE_X37Y45         FDRE                                         r  baudrate_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.832     1.959    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  baudrate_gen/counter_reg[31]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.562     1.445    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  baudrate_gen/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  baudrate_gen/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.705    baudrate_gen/counter_reg[11]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  baudrate_gen/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    baudrate_gen/counter_reg[8]_i_1_n_4
    SLICE_X37Y40         FDRE                                         r  baudrate_gen/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.831     1.958    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  baudrate_gen/counter_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    baudrate_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.706    baudrate_gen/counter_reg[23]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  baudrate_gen/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    baudrate_gen/counter_reg[20]_i_1_n_4
    SLICE_X37Y43         FDRE                                         r  baudrate_gen/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.832     1.959    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  baudrate_gen/counter_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    baudrate_gen/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.706    baudrate_gen/counter_reg[27]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  baudrate_gen/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    baudrate_gen/counter_reg[24]_i_1_n_4
    SLICE_X37Y44         FDRE                                         r  baudrate_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.832     1.959    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  baudrate_gen/counter_reg[27]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.561     1.444    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  baudrate_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  baudrate_gen/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.704    baudrate_gen/counter_reg[3]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  baudrate_gen/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.812    baudrate_gen/counter_reg[0]_i_2_n_4
    SLICE_X37Y38         FDRE                                         r  baudrate_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.830     1.957    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  baudrate_gen/counter_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.105     1.549    baudrate_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.561     1.444    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  baudrate_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  baudrate_gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.704    baudrate_gen/counter_reg[7]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  baudrate_gen/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    baudrate_gen/counter_reg[4]_i_1_n_4
    SLICE_X37Y39         FDRE                                         r  baudrate_gen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.830     1.957    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  baudrate_gen/counter_reg[7]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    baudrate_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.562     1.445    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  baudrate_gen/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  baudrate_gen/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.706    baudrate_gen/counter_reg[15]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  baudrate_gen/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    baudrate_gen/counter_reg[12]_i_1_n_4
    SLICE_X37Y41         FDRE                                         r  baudrate_gen/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.831     1.958    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  baudrate_gen/counter_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    baudrate_gen/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.562     1.445    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  baudrate_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  baudrate_gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.706    baudrate_gen/counter_reg[19]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  baudrate_gen/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    baudrate_gen/counter_reg[16]_i_1_n_4
    SLICE_X37Y42         FDRE                                         r  baudrate_gen/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.831     1.958    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  baudrate_gen/counter_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    baudrate_gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   baudrate_gen/baud_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y38   baudrate_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y40   baudrate_gen/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y40   baudrate_gen/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y41   baudrate_gen/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y41   baudrate_gen/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y41   baudrate_gen/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y41   baudrate_gen/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y42   baudrate_gen/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   baudrate_gen/baud_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   baudrate_gen/baud_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   baudrate_gen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   baudrate_gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   baudrate_gen/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   baudrate_gen/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   baudrate_gen/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   baudrate_gen/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y41   baudrate_gen/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y41   baudrate_gen/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   baudrate_gen/baud_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   baudrate_gen/baud_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   baudrate_gen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   baudrate_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   baudrate_gen/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   baudrate_gen/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   baudrate_gen/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   baudrate_gen/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y41   baudrate_gen/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y41   baudrate_gen/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.653ns  (logic 4.888ns (38.635%)  route 7.764ns (61.365%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE                         0.000     0.000 r  data_in_reg[1]/C
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  data_in_reg[1]/Q
                         net (fo=23, routed)          1.623     2.101    q7seg/Q[1]
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.323     2.424 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.177     3.601    q7seg/sel0[1]
    SLICE_X0Y66          LUT4 (Prop_lut4_I3_O)        0.354     3.955 r  q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.964     8.919    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.733    12.653 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.653    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.178ns  (logic 4.631ns (38.030%)  route 7.547ns (61.970%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE                         0.000     0.000 r  data_in_reg[1]/C
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  data_in_reg[1]/Q
                         net (fo=23, routed)          1.623     2.101    q7seg/Q[1]
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.323     2.424 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.180     3.604    q7seg/sel0[1]
    SLICE_X0Y66          LUT4 (Prop_lut4_I3_O)        0.326     3.930 r  q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.744     8.674    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.178 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.178    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.147ns  (logic 4.874ns (40.123%)  route 7.273ns (59.877%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE                         0.000     0.000 r  data_in_reg[1]/C
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  data_in_reg[1]/Q
                         net (fo=23, routed)          1.623     2.101    q7seg/Q[1]
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.323     2.424 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.180     3.604    q7seg/sel0[1]
    SLICE_X0Y66          LUT4 (Prop_lut4_I3_O)        0.354     3.958 r  q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.470     8.428    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719    12.147 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.147    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.996ns  (logic 4.662ns (38.865%)  route 7.334ns (61.135%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE                         0.000     0.000 r  data_in_reg[1]/C
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  data_in_reg[1]/Q
                         net (fo=23, routed)          1.623     2.101    q7seg/Q[1]
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.323     2.424 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.177     3.601    q7seg/sel0[1]
    SLICE_X0Y66          LUT4 (Prop_lut4_I2_O)        0.326     3.927 r  q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.533     8.461    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.996 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.996    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.833ns  (logic 4.647ns (39.271%)  route 7.186ns (60.729%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE                         0.000     0.000 r  data_in_reg[1]/C
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  data_in_reg[1]/Q
                         net (fo=23, routed)          1.623     2.101    q7seg/Q[1]
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.323     2.424 f  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.822     3.246    q7seg/sel0[1]
    SLICE_X0Y66          LUT4 (Prop_lut4_I1_O)        0.326     3.572 r  q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.741     8.313    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.833 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.833    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.649ns  (logic 4.896ns (42.027%)  route 6.753ns (57.973%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE                         0.000     0.000 r  data_in_reg[1]/C
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  data_in_reg[1]/Q
                         net (fo=23, routed)          1.623     2.101    q7seg/Q[1]
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.323     2.424 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.452     2.876    q7seg/sel0[1]
    SLICE_X0Y65          LUT4 (Prop_lut4_I3_O)        0.351     3.227 r  q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.678     7.905    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    11.649 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.649    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.193ns  (logic 4.656ns (41.600%)  route 6.537ns (58.400%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE                         0.000     0.000 r  data_in_reg[1]/C
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  data_in_reg[1]/Q
                         net (fo=23, routed)          1.623     2.101    q7seg/Q[1]
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.323     2.424 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.452     2.876    q7seg/sel0[1]
    SLICE_X0Y65          LUT4 (Prop_lut4_I2_O)        0.326     3.202 r  q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.461     7.664    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.193 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.193    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.809ns  (logic 5.218ns (48.276%)  route 5.591ns (51.724%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          LDCE                         0.000     0.000 r  vga_inst/rom1/data_reg[7]/G
    SLICE_X4Y59          LDCE (EnToQ_ldce_G_Q)        0.734     0.734 r  vga_inst/rom1/data_reg[7]/Q
                         net (fo=1, routed)           0.851     1.585    vga_inst/rom1/rom_data[7]
    SLICE_X4Y59          LUT6 (Prop_lut6_I1_O)        0.124     1.709 f  vga_inst/rom1/rgb_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.709    vga_inst/rom1/rgb_OBUF[11]_inst_i_8_n_0
    SLICE_X4Y59          MUXF7 (Prop_muxf7_I0_O)      0.212     1.921 f  vga_inst/rom1/rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           0.831     2.752    vga_inst/vga_sync_unit/rgb[4]
    SLICE_X4Y58          LUT6 (Prop_lut6_I1_O)        0.299     3.051 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           1.120     4.170    vga_inst/vga_sync_unit/rgb_OBUF[2]
    SLICE_X0Y57          LUT2 (Prop_lut2_I0_O)        0.152     4.322 r  vga_inst/vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.790     7.112    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.697    10.809 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.809    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.692ns  (logic 5.242ns (49.026%)  route 5.450ns (50.974%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          LDCE                         0.000     0.000 r  vga_inst/rom1/data_reg[7]/G
    SLICE_X4Y59          LDCE (EnToQ_ldce_G_Q)        0.734     0.734 r  vga_inst/rom1/data_reg[7]/Q
                         net (fo=1, routed)           0.851     1.585    vga_inst/rom1/rom_data[7]
    SLICE_X4Y59          LUT6 (Prop_lut6_I1_O)        0.124     1.709 f  vga_inst/rom1/rgb_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.709    vga_inst/rom1/rgb_OBUF[11]_inst_i_8_n_0
    SLICE_X4Y59          MUXF7 (Prop_muxf7_I0_O)      0.212     1.921 f  vga_inst/rom1/rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           0.831     2.752    vga_inst/vga_sync_unit/rgb[4]
    SLICE_X4Y58          LUT6 (Prop_lut6_I1_O)        0.299     3.051 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           1.120     4.170    vga_inst/vga_sync_unit/rgb_OBUF[2]
    SLICE_X0Y57          LUT2 (Prop_lut2_I0_O)        0.152     4.322 r  vga_inst/vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.649     6.971    rgb_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.721    10.692 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.692    rgb[2]
    K18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.526ns  (logic 5.226ns (49.654%)  route 5.299ns (50.346%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          LDCE                         0.000     0.000 r  vga_inst/rom1/data_reg[7]/G
    SLICE_X4Y59          LDCE (EnToQ_ldce_G_Q)        0.734     0.734 r  vga_inst/rom1/data_reg[7]/Q
                         net (fo=1, routed)           0.851     1.585    vga_inst/rom1/rom_data[7]
    SLICE_X4Y59          LUT6 (Prop_lut6_I1_O)        0.124     1.709 f  vga_inst/rom1/rgb_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.709    vga_inst/rom1/rgb_OBUF[11]_inst_i_8_n_0
    SLICE_X4Y59          MUXF7 (Prop_muxf7_I0_O)      0.212     1.921 f  vga_inst/rom1/rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           0.831     2.752    vga_inst/vga_sync_unit/rgb[4]
    SLICE_X4Y58          LUT6 (Prop_lut6_I1_O)        0.299     3.051 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           1.120     4.170    vga_inst/vga_sync_unit/rgb_OBUF[2]
    SLICE_X0Y57          LUT2 (Prop_lut2_I0_O)        0.152     4.322 r  vga_inst/vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.498     6.820    rgb_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.705    10.526 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.526    rgb[1]
    L18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receiver/rx_shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            receiver/rx_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.819%)  route 0.107ns (43.181%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDCE                         0.000     0.000 r  receiver/rx_shift_reg_reg[3]/C
    SLICE_X5Y69          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  receiver/rx_shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.107     0.248    receiver/rx_shift_reg[3]
    SLICE_X4Y69          FDRE                                         r  receiver/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/rx_shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            receiver/rx_shift_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.805%)  route 0.116ns (45.195%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDCE                         0.000     0.000 r  receiver/rx_shift_reg_reg[3]/C
    SLICE_X5Y69          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  receiver/rx_shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.116     0.257    receiver/rx_shift_reg[3]
    SLICE_X5Y69          FDCE                                         r  receiver/rx_shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/rx_ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            last_rec_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.429%)  route 0.123ns (46.571%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE                         0.000     0.000 r  receiver/rx_ready_reg/C
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  receiver/rx_ready_reg/Q
                         net (fo=3, routed)           0.123     0.264    received
    SLICE_X3Y72          FDRE                                         r  last_rec_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/rx_shift_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            receiver/rx_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.607%)  route 0.149ns (51.393%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDCE                         0.000     0.000 r  receiver/rx_shift_reg_reg[1]/C
    SLICE_X5Y69          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  receiver/rx_shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.149     0.290    receiver/rx_shift_reg[1]
    SLICE_X4Y69          FDRE                                         r  receiver/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/rx_shift_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            receiver/rx_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.526%)  route 0.156ns (52.474%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDCE                         0.000     0.000 r  receiver/rx_shift_reg_reg[2]/C
    SLICE_X5Y69          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  receiver/rx_shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.156     0.297    receiver/rx_shift_reg[2]
    SLICE_X4Y69          FDRE                                         r  receiver/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/rx_shift_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            receiver/rx_shift_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.128ns (41.086%)  route 0.184ns (58.914%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDCE                         0.000     0.000 r  receiver/rx_shift_reg_reg[6]/C
    SLICE_X5Y69          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  receiver/rx_shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.184     0.312    receiver/rx_shift_reg[6]
    SLICE_X5Y69          FDCE                                         r  receiver/rx_shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/rx_shift_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            receiver/rx_shift_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.141ns (44.397%)  route 0.177ns (55.603%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDCE                         0.000     0.000 r  receiver/rx_shift_reg_reg[1]/C
    SLICE_X5Y69          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  receiver/rx_shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.177     0.318    receiver/rx_shift_reg[1]
    SLICE_X5Y69          FDCE                                         r  receiver/rx_shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/rx_shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            receiver/rx_shift_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.043%)  route 0.179ns (55.957%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDCE                         0.000     0.000 r  receiver/rx_shift_reg_reg[7]/C
    SLICE_X5Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  receiver/rx_shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.179     0.320    receiver/rx_shift_reg[7]
    SLICE_X5Y69          FDCE                                         r  receiver/rx_shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_in_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.190ns (57.711%)  route 0.139ns (42.289%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE                         0.000     0.000 r  receiver/rx_data_reg[7]/C
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/rx_data_reg[7]/Q
                         net (fo=1, routed)           0.139     0.280    receiver/rx_data[7]
    SLICE_X2Y69          LUT3 (Prop_lut3_I1_O)        0.049     0.329 r  receiver/data_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.329    receiver_n_1
    SLICE_X2Y69          FDRE                                         r  data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            receiver/sampling_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.737%)  route 0.167ns (47.263%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDCE                         0.000     0.000 r  receiver/bit_counter_reg[0]/C
    SLICE_X4Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  receiver/bit_counter_reg[0]/Q
                         net (fo=7, routed)           0.167     0.308    receiver/bit_counter_reg[0]
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.045     0.353 r  receiver/sampling_i_1/O
                         net (fo=1, routed)           0.000     0.353    receiver/sampling_i_1_n_0
    SLICE_X3Y71          FDCE                                         r  receiver/sampling_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.583ns  (logic 6.009ns (41.207%)  route 8.574ns (58.793%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.636     5.157    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y48          FDCE                                         r  vga_inst/vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.419     5.576 f  vga_inst/vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=71, routed)          1.195     6.771    vga_inst/vga_sync_unit/rom_addr[3]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.299     7.070 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_460/O
                         net (fo=1, routed)           0.000     7.070    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_460_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.620 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_217/CO[3]
                         net (fo=1, routed)           0.000     7.620    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_217_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.891 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_72/CO[0]
                         net (fo=8, routed)           1.315     9.206    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_72_n_3
    SLICE_X2Y62          LUT4 (Prop_lut4_I0_O)        0.373     9.579 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_21/O
                         net (fo=5, routed)           1.126    10.705    vga_inst/vga_sync_unit/d[10]_10
    SLICE_X6Y58          LUT6 (Prop_lut6_I1_O)        0.124    10.829 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           1.029    11.858    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I4_O)        0.124    11.982 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           1.120    13.101    vga_inst/vga_sync_unit/rgb_OBUF[2]
    SLICE_X0Y57          LUT2 (Prop_lut2_I0_O)        0.152    13.253 r  vga_inst/vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.790    16.043    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.697    19.740 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.740    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.466ns  (logic 6.033ns (41.704%)  route 8.433ns (58.296%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.636     5.157    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y48          FDCE                                         r  vga_inst/vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.419     5.576 f  vga_inst/vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=71, routed)          1.195     6.771    vga_inst/vga_sync_unit/rom_addr[3]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.299     7.070 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_460/O
                         net (fo=1, routed)           0.000     7.070    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_460_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.620 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_217/CO[3]
                         net (fo=1, routed)           0.000     7.620    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_217_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.891 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_72/CO[0]
                         net (fo=8, routed)           1.315     9.206    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_72_n_3
    SLICE_X2Y62          LUT4 (Prop_lut4_I0_O)        0.373     9.579 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_21/O
                         net (fo=5, routed)           1.126    10.705    vga_inst/vga_sync_unit/d[10]_10
    SLICE_X6Y58          LUT6 (Prop_lut6_I1_O)        0.124    10.829 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           1.029    11.858    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I4_O)        0.124    11.982 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           1.120    13.101    vga_inst/vga_sync_unit/rgb_OBUF[2]
    SLICE_X0Y57          LUT2 (Prop_lut2_I0_O)        0.152    13.253 r  vga_inst/vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.649    15.902    rgb_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.721    19.623 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.623    rgb[2]
    K18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.300ns  (logic 6.017ns (42.080%)  route 8.282ns (57.920%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.636     5.157    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y48          FDCE                                         r  vga_inst/vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.419     5.576 f  vga_inst/vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=71, routed)          1.195     6.771    vga_inst/vga_sync_unit/rom_addr[3]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.299     7.070 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_460/O
                         net (fo=1, routed)           0.000     7.070    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_460_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.620 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_217/CO[3]
                         net (fo=1, routed)           0.000     7.620    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_217_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.891 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_72/CO[0]
                         net (fo=8, routed)           1.315     9.206    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_72_n_3
    SLICE_X2Y62          LUT4 (Prop_lut4_I0_O)        0.373     9.579 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_21/O
                         net (fo=5, routed)           1.126    10.705    vga_inst/vga_sync_unit/d[10]_10
    SLICE_X6Y58          LUT6 (Prop_lut6_I1_O)        0.124    10.829 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           1.029    11.858    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I4_O)        0.124    11.982 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           1.120    13.101    vga_inst/vga_sync_unit/rgb_OBUF[2]
    SLICE_X0Y57          LUT2 (Prop_lut2_I0_O)        0.152    13.253 r  vga_inst/vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.498    15.752    rgb_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.705    19.457 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.457    rgb[1]
    L18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.830ns  (logic 5.412ns (39.129%)  route 8.419ns (60.871%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.558     5.079    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X12Y51         FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  vga_inst/vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=59, routed)          1.674     7.271    vga_inst/vga_sync_unit/h_count_reg_reg_n_0_[6]
    SLICE_X6Y46          LUT2 (Prop_lut2_I0_O)        0.124     7.395 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_329/O
                         net (fo=1, routed)           0.000     7.395    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_329_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.771 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.771    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_115_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.025 f  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_33/CO[0]
                         net (fo=1, routed)           0.611     8.635    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_33_n_3
    SLICE_X6Y48          LUT4 (Prop_lut4_I1_O)        0.367     9.002 f  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_10/O
                         net (fo=10, routed)          3.066    12.068    vga_inst/vga_sync_unit/d[0]_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I4_O)        0.124    12.192 r  vga_inst/vga_sync_unit/rgb_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.586    12.779    vga_inst/vga_sync_unit/rgb_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y57          LUT3 (Prop_lut3_I1_O)        0.124    12.903 r  vga_inst/vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.482    15.385    rgb_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    18.909 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.909    rgb[3]
    J18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.725ns  (logic 5.662ns (41.257%)  route 8.062ns (58.743%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.636     5.157    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y48          FDCE                                         r  vga_inst/vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.419     5.576 f  vga_inst/vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=71, routed)          1.195     6.771    vga_inst/vga_sync_unit/rom_addr[3]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.299     7.070 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_460/O
                         net (fo=1, routed)           0.000     7.070    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_460_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.620 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_217/CO[3]
                         net (fo=1, routed)           0.000     7.620    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_217_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.891 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_72/CO[0]
                         net (fo=8, routed)           1.315     9.206    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_72_n_3
    SLICE_X2Y62          LUT4 (Prop_lut4_I0_O)        0.373     9.579 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_21/O
                         net (fo=5, routed)           1.126    10.705    vga_inst/vga_sync_unit/d[10]_10
    SLICE_X6Y58          LUT6 (Prop_lut6_I1_O)        0.124    10.829 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           1.029    11.858    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I4_O)        0.124    11.982 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           3.398    15.380    rgb_OBUF[4]
    N19                  OBUF (Prop_obuf_I_O)         3.502    18.882 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    18.882    rgb[11]
    N19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.392ns  (logic 5.681ns (42.420%)  route 7.711ns (57.580%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.636     5.157    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y48          FDCE                                         r  vga_inst/vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.419     5.576 f  vga_inst/vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=71, routed)          1.195     6.771    vga_inst/vga_sync_unit/rom_addr[3]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.299     7.070 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_460/O
                         net (fo=1, routed)           0.000     7.070    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_460_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.620 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_217/CO[3]
                         net (fo=1, routed)           0.000     7.620    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_217_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.891 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_72/CO[0]
                         net (fo=8, routed)           1.315     9.206    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_72_n_3
    SLICE_X2Y62          LUT4 (Prop_lut4_I0_O)        0.373     9.579 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_21/O
                         net (fo=5, routed)           1.126    10.705    vga_inst/vga_sync_unit/d[10]_10
    SLICE_X6Y58          LUT6 (Prop_lut6_I1_O)        0.124    10.829 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           1.029    11.858    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I4_O)        0.124    11.982 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           3.046    15.028    rgb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.521    18.549 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.549    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.255ns  (logic 5.684ns (42.882%)  route 7.571ns (57.118%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.636     5.157    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y48          FDCE                                         r  vga_inst/vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.419     5.576 f  vga_inst/vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=71, routed)          1.195     6.771    vga_inst/vga_sync_unit/rom_addr[3]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.299     7.070 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_460/O
                         net (fo=1, routed)           0.000     7.070    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_460_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.620 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_217/CO[3]
                         net (fo=1, routed)           0.000     7.620    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_217_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.891 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_72/CO[0]
                         net (fo=8, routed)           1.315     9.206    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_72_n_3
    SLICE_X2Y62          LUT4 (Prop_lut4_I0_O)        0.373     9.579 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_21/O
                         net (fo=5, routed)           1.126    10.705    vga_inst/vga_sync_unit/d[10]_10
    SLICE_X6Y58          LUT6 (Prop_lut6_I1_O)        0.124    10.829 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           1.029    11.858    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I4_O)        0.124    11.982 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           2.906    14.888    rgb_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         3.524    18.412 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    18.412    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.095ns  (logic 5.689ns (43.445%)  route 7.406ns (56.555%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.636     5.157    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y48          FDCE                                         r  vga_inst/vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.419     5.576 f  vga_inst/vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=71, routed)          1.195     6.771    vga_inst/vga_sync_unit/rom_addr[3]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.299     7.070 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_460/O
                         net (fo=1, routed)           0.000     7.070    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_460_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.620 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_217/CO[3]
                         net (fo=1, routed)           0.000     7.620    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_217_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.891 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_72/CO[0]
                         net (fo=8, routed)           1.315     9.206    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_72_n_3
    SLICE_X2Y62          LUT4 (Prop_lut4_I0_O)        0.373     9.579 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_21/O
                         net (fo=5, routed)           1.126    10.705    vga_inst/vga_sync_unit/d[10]_10
    SLICE_X6Y58          LUT6 (Prop_lut6_I1_O)        0.124    10.829 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           1.029    11.858    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I4_O)        0.124    11.982 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           2.741    14.723    rgb_OBUF[4]
    G17                  OBUF (Prop_obuf_I_O)         3.529    18.252 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.252    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.921ns  (logic 5.665ns (43.846%)  route 7.256ns (56.154%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.636     5.157    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y48          FDCE                                         r  vga_inst/vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.419     5.576 f  vga_inst/vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=71, routed)          1.195     6.771    vga_inst/vga_sync_unit/rom_addr[3]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.299     7.070 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_460/O
                         net (fo=1, routed)           0.000     7.070    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_460_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.620 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_217/CO[3]
                         net (fo=1, routed)           0.000     7.620    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_217_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.891 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_72/CO[0]
                         net (fo=8, routed)           1.315     9.206    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_72_n_3
    SLICE_X2Y62          LUT4 (Prop_lut4_I0_O)        0.373     9.579 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_21/O
                         net (fo=5, routed)           1.126    10.705    vga_inst/vga_sync_unit/d[10]_10
    SLICE_X6Y58          LUT6 (Prop_lut6_I1_O)        0.124    10.829 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           1.029    11.858    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I4_O)        0.124    11.982 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           2.591    14.573    rgb_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         3.505    18.079 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.079    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.790ns  (logic 5.684ns (44.440%)  route 7.106ns (55.560%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.636     5.157    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y48          FDCE                                         r  vga_inst/vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.419     5.576 f  vga_inst/vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=71, routed)          1.195     6.771    vga_inst/vga_sync_unit/rom_addr[3]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.299     7.070 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_460/O
                         net (fo=1, routed)           0.000     7.070    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_460_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.620 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_217/CO[3]
                         net (fo=1, routed)           0.000     7.620    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_217_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.891 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_72/CO[0]
                         net (fo=8, routed)           1.315     9.206    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_72_n_3
    SLICE_X2Y62          LUT4 (Prop_lut4_I0_O)        0.373     9.579 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_21/O
                         net (fo=5, routed)           1.126    10.705    vga_inst/vga_sync_unit/d[10]_10
    SLICE_X6Y58          LUT6 (Prop_lut6_I1_O)        0.124    10.829 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           1.029    11.858    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I4_O)        0.124    11.982 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           2.441    14.423    rgb_OBUF[4]
    G19                  OBUF (Prop_obuf_I_O)         3.524    17.947 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    17.947    rgb[8]
    G19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.248ns (51.202%)  route 0.236ns (48.798%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.590     1.473    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  vga_inst/rom1/rom_addr_next_reg[5]/Q
                         net (fo=36, routed)          0.236     1.851    vga_inst/rom1/rom_addr_next[5]
    SLICE_X2Y60          LUT6 (Prop_lut6_I3_O)        0.045     1.896 r  vga_inst/rom1/data_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     1.896    vga_inst/rom1/data_reg[2]_i_2_n_0
    SLICE_X2Y60          MUXF7 (Prop_muxf7_I0_O)      0.062     1.958 r  vga_inst/rom1/data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.958    vga_inst/rom1/data_reg[2]_i_1_n_0
    SLICE_X2Y60          LDCE                                         r  vga_inst/rom1/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.248ns (48.114%)  route 0.267ns (51.886%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.593     1.476    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga_inst/rom1/rom_addr_next_reg[3]/Q
                         net (fo=9, routed)           0.267     1.885    vga_inst/rom1/rom_addr_next[3]
    SLICE_X1Y60          LUT6 (Prop_lut6_I1_O)        0.045     1.930 r  vga_inst/rom1/data_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     1.930    vga_inst/rom1/data_reg[6]_i_2_n_0
    SLICE_X1Y60          MUXF7 (Prop_muxf7_I0_O)      0.062     1.992 r  vga_inst/rom1/data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.992    vga_inst/rom1/data_reg[6]_i_1_n_0
    SLICE_X1Y60          LDCE                                         r  vga_inst/rom1/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.550ns  (logic 0.186ns (33.826%)  route 0.364ns (66.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.593     1.476    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga_inst/rom1/rom_addr_next_reg[1]/Q
                         net (fo=20, routed)          0.196     1.813    vga_inst/rom1/rom_addr_next[1]
    SLICE_X4Y57          LUT6 (Prop_lut6_I5_O)        0.045     1.858 r  vga_inst/rom1/data_reg[3]_i_1/O
                         net (fo=1, routed)           0.168     2.026    vga_inst/rom1/data_reg[3]_i_1_n_0
    SLICE_X4Y59          LDCE                                         r  vga_inst/rom1/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.550ns  (logic 0.186ns (33.792%)  route 0.364ns (66.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.593     1.476    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga_inst/rom1/rom_addr_next_reg[3]/Q
                         net (fo=9, routed)           0.203     1.820    vga_inst/rom1/rom_addr_next[3]
    SLICE_X0Y59          LUT6 (Prop_lut6_I3_O)        0.045     1.865 r  vga_inst/rom1/data_reg[7]_i_1/O
                         net (fo=1, routed)           0.162     2.027    vga_inst/rom1/data_reg[7]_i_1_n_0
    SLICE_X4Y59          LDCE                                         r  vga_inst/rom1/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.670ns  (logic 0.186ns (27.777%)  route 0.484ns (72.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.593     1.476    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga_inst/rom1/rom_addr_next_reg[1]/Q
                         net (fo=20, routed)          0.289     1.907    vga_inst/rom1/rom_addr_next[1]
    SLICE_X3Y60          LUT6 (Prop_lut6_I5_O)        0.045     1.952 r  vga_inst/rom1/data_reg[4]_i_1/O
                         net (fo=1, routed)           0.194     2.146    vga_inst/rom1/data_reg[4]_i_1_n_0
    SLICE_X3Y60          LDCE                                         r  vga_inst/rom1/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.717ns  (logic 0.186ns (25.929%)  route 0.531ns (74.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.593     1.476    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga_inst/rom1/rom_addr_next_reg[3]/Q
                         net (fo=9, routed)           0.202     1.819    vga_inst/rom1/rom_addr_next[3]
    SLICE_X0Y59          LUT6 (Prop_lut6_I3_O)        0.045     1.864 r  vga_inst/rom1/data_reg[5]_i_1/O
                         net (fo=1, routed)           0.330     2.194    vga_inst/rom1/data_reg[5]_i_1_n_0
    SLICE_X1Y59          LDCE                                         r  vga_inst/rom1/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.723ns  (logic 0.186ns (25.731%)  route 0.537ns (74.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.593     1.476    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga_inst/rom1/rom_addr_next_reg[1]/Q
                         net (fo=20, routed)          0.366     1.984    vga_inst/rom1/rom_addr_next[1]
    SLICE_X4Y60          LUT6 (Prop_lut6_I5_O)        0.045     2.029 r  vga_inst/rom1/data_reg[1]_i_1/O
                         net (fo=1, routed)           0.170     2.199    vga_inst/rom1/data_reg[1]_i_1_n_0
    SLICE_X4Y59          LDCE                                         r  vga_inst/rom1/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/hsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 1.339ns (72.491%)  route 0.508ns (27.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.595     1.478    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y43          FDCE                                         r  vga_inst/vga_sync_unit/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  vga_inst/vga_sync_unit/hsync_reg_reg/Q
                         net (fo=1, routed)           0.508     2.127    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.325 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.325    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/vsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.345ns (69.377%)  route 0.594ns (30.623%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.595     1.478    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X3Y45          FDCE                                         r  vga_inst/vga_sync_unit/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  vga_inst/vga_sync_unit/vsync_reg_reg/Q
                         net (fo=1, routed)           0.594     2.213    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.417 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.417    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.763ns  (logic 1.412ns (51.094%)  route 1.351ns (48.906%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.560     1.443    vga_inst/clk_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  vga_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  vga_inst/index_reg[0]/Q
                         net (fo=56, routed)          0.686     2.271    vga_inst/vga_sync_unit/Q[0]
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.045     2.316 r  vga_inst/vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.665     2.980    rgb_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.206 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.206    rgb[3]
    J18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           458 Endpoints
Min Delay           458 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.909ns  (logic 2.060ns (26.051%)  route 5.849ns (73.949%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=67, routed)          3.747     5.200    vga_inst/btnD_IBUF
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.324 r  vga_inst/index[31]_i_5/O
                         net (fo=32, routed)          1.605     6.928    vga_inst/index[31]_i_5_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I0_O)        0.153     7.081 r  vga_inst/index[2]_i_4/O
                         net (fo=1, routed)           0.497     7.578    vga_inst/index[2]_i_4_n_0
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.331     7.909 r  vga_inst/index[2]_i_1/O
                         net (fo=1, routed)           0.000     7.909    vga_inst/index[2]_i_1_n_0
    SLICE_X9Y60          FDRE                                         r  vga_inst/index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.438     4.779    vga_inst/clk_IBUF_BUFG
    SLICE_X9Y60          FDRE                                         r  vga_inst/index_reg[2]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.588ns  (logic 1.700ns (22.409%)  route 5.888ns (77.591%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=67, routed)          3.747     5.200    vga_inst/btnD_IBUF
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.324 r  vga_inst/index[31]_i_5/O
                         net (fo=32, routed)          0.849     6.173    vga_inst/baud_sync_inst/index_reg[3]_1
    SLICE_X11Y65         LUT6 (Prop_lut6_I3_O)        0.124     6.297 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          1.291     7.588    vga_inst/baud_sync_inst_n_3
    SLICE_X6Y61          FDSE                                         r  vga_inst/index_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.504     4.845    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y61          FDSE                                         r  vga_inst/index_reg[17]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.588ns  (logic 1.700ns (22.409%)  route 5.888ns (77.591%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=67, routed)          3.747     5.200    vga_inst/btnD_IBUF
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.324 r  vga_inst/index[31]_i_5/O
                         net (fo=32, routed)          0.849     6.173    vga_inst/baud_sync_inst/index_reg[3]_1
    SLICE_X11Y65         LUT6 (Prop_lut6_I3_O)        0.124     6.297 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          1.291     7.588    vga_inst/baud_sync_inst_n_3
    SLICE_X6Y61          FDSE                                         r  vga_inst/index_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.504     4.845    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y61          FDSE                                         r  vga_inst/index_reg[18]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.588ns  (logic 1.700ns (22.409%)  route 5.888ns (77.591%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=67, routed)          3.747     5.200    vga_inst/btnD_IBUF
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.324 r  vga_inst/index[31]_i_5/O
                         net (fo=32, routed)          0.849     6.173    vga_inst/baud_sync_inst/index_reg[3]_1
    SLICE_X11Y65         LUT6 (Prop_lut6_I3_O)        0.124     6.297 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          1.291     7.588    vga_inst/baud_sync_inst_n_3
    SLICE_X6Y61          FDSE                                         r  vga_inst/index_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.504     4.845    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y61          FDSE                                         r  vga_inst/index_reg[19]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.588ns  (logic 1.700ns (22.409%)  route 5.888ns (77.591%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=67, routed)          3.747     5.200    vga_inst/btnD_IBUF
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.324 r  vga_inst/index[31]_i_5/O
                         net (fo=32, routed)          0.849     6.173    vga_inst/baud_sync_inst/index_reg[3]_1
    SLICE_X11Y65         LUT6 (Prop_lut6_I3_O)        0.124     6.297 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          1.291     7.588    vga_inst/baud_sync_inst_n_3
    SLICE_X6Y61          FDSE                                         r  vga_inst/index_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.504     4.845    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y61          FDSE                                         r  vga_inst/index_reg[20]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/readAscii_reg[3][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.447ns  (logic 1.576ns (21.168%)  route 5.871ns (78.832%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=67, routed)          5.219     6.672    vga_inst/baud_sync_inst/btnD_IBUF
    SLICE_X6Y66          LUT6 (Prop_lut6_I0_O)        0.124     6.796 r  vga_inst/baud_sync_inst/readAscii[3][6]_i_1/O
                         net (fo=7, routed)           0.652     7.447    vga_inst/baud_sync_inst_n_32
    SLICE_X5Y63          FDRE                                         r  vga_inst/readAscii_reg[3][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.502     4.843    vga_inst/clk_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  vga_inst/readAscii_reg[3][0]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/readAscii_reg[3][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.447ns  (logic 1.576ns (21.168%)  route 5.871ns (78.832%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=67, routed)          5.219     6.672    vga_inst/baud_sync_inst/btnD_IBUF
    SLICE_X6Y66          LUT6 (Prop_lut6_I0_O)        0.124     6.796 r  vga_inst/baud_sync_inst/readAscii[3][6]_i_1/O
                         net (fo=7, routed)           0.652     7.447    vga_inst/baud_sync_inst_n_32
    SLICE_X5Y63          FDRE                                         r  vga_inst/readAscii_reg[3][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.502     4.843    vga_inst/clk_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  vga_inst/readAscii_reg[3][1]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/readAscii_reg[3][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.447ns  (logic 1.576ns (21.168%)  route 5.871ns (78.832%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=67, routed)          5.219     6.672    vga_inst/baud_sync_inst/btnD_IBUF
    SLICE_X6Y66          LUT6 (Prop_lut6_I0_O)        0.124     6.796 r  vga_inst/baud_sync_inst/readAscii[3][6]_i_1/O
                         net (fo=7, routed)           0.652     7.447    vga_inst/baud_sync_inst_n_32
    SLICE_X5Y63          FDRE                                         r  vga_inst/readAscii_reg[3][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.502     4.843    vga_inst/clk_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  vga_inst/readAscii_reg[3][4]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/readAscii_reg[6][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.445ns  (logic 1.576ns (21.173%)  route 5.869ns (78.827%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=67, routed)          5.231     6.683    vga_inst/baud_sync_inst/btnD_IBUF
    SLICE_X7Y66          LUT6 (Prop_lut6_I0_O)        0.124     6.807 r  vga_inst/baud_sync_inst/readAscii[6][6]_i_1/O
                         net (fo=7, routed)           0.638     7.445    vga_inst/baud_sync_inst_n_30
    SLICE_X7Y63          FDRE                                         r  vga_inst/readAscii_reg[6][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.502     4.843    vga_inst/clk_IBUF_BUFG
    SLICE_X7Y63          FDRE                                         r  vga_inst/readAscii_reg[6][1]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/readAscii_reg[6][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.445ns  (logic 1.576ns (21.173%)  route 5.869ns (78.827%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=67, routed)          5.231     6.683    vga_inst/baud_sync_inst/btnD_IBUF
    SLICE_X7Y66          LUT6 (Prop_lut6_I0_O)        0.124     6.807 r  vga_inst/baud_sync_inst/readAscii[6][6]_i_1/O
                         net (fo=7, routed)           0.638     7.445    vga_inst/baud_sync_inst_n_30
    SLICE_X7Y63          FDRE                                         r  vga_inst/readAscii_reg[6][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.502     4.843    vga_inst/clk_IBUF_BUFG
    SLICE_X7Y63          FDRE                                         r  vga_inst/readAscii_reg[6][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[15][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.148ns (52.640%)  route 0.133ns (47.360%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE                         0.000     0.000 r  data_in_reg[1]/C
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  data_in_reg[1]/Q
                         net (fo=23, routed)          0.133     0.281    vga_inst/Q[1]
    SLICE_X3Y68          FDRE                                         r  vga_inst/readAscii_reg[15][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.854     1.982    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  vga_inst/readAscii_reg[15][1]/C

Slack:                    inf
  Source:                 data_in_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[15][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.148ns (51.361%)  route 0.140ns (48.639%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE                         0.000     0.000 r  data_in_reg[3]/C
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  data_in_reg[3]/Q
                         net (fo=19, routed)          0.140     0.288    vga_inst/Q[3]
    SLICE_X3Y68          FDRE                                         r  vga_inst/readAscii_reg[15][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.854     1.982    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  vga_inst/readAscii_reg[15][3]/C

Slack:                    inf
  Source:                 data_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.148ns (50.767%)  route 0.144ns (49.233%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE                         0.000     0.000 r  data_in_reg[1]/C
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  data_in_reg[1]/Q
                         net (fo=23, routed)          0.144     0.292    vga_inst/Q[1]
    SLICE_X6Y69          FDRE                                         r  vga_inst/readAscii_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.851     1.979    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y69          FDRE                                         r  vga_inst/readAscii_reg[1][1]/C

Slack:                    inf
  Source:                 data_in_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.148ns (50.250%)  route 0.147ns (49.750%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE                         0.000     0.000 r  data_in_reg[3]/C
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  data_in_reg[3]/Q
                         net (fo=19, routed)          0.147     0.295    vga_inst/Q[3]
    SLICE_X6Y69          FDRE                                         r  vga_inst/readAscii_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.851     1.979    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y69          FDRE                                         r  vga_inst/readAscii_reg[1][3]/C

Slack:                    inf
  Source:                 data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[13][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.834%)  route 0.141ns (46.166%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE                         0.000     0.000 r  data_in_reg[2]/C
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  data_in_reg[2]/Q
                         net (fo=19, routed)          0.141     0.305    vga_inst/Q[2]
    SLICE_X2Y67          FDRE                                         r  vga_inst/readAscii_reg[13][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.855     1.983    vga_inst/clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  vga_inst/readAscii_reg[13][2]/C

Slack:                    inf
  Source:                 data_in_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[13][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.822%)  route 0.159ns (49.178%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE                         0.000     0.000 r  data_in_reg[0]/C
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  data_in_reg[0]/Q
                         net (fo=19, routed)          0.159     0.323    vga_inst/Q[0]
    SLICE_X3Y67          FDRE                                         r  vga_inst/readAscii_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.855     1.983    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  vga_inst/readAscii_reg[13][0]/C

Slack:                    inf
  Source:                 data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[13][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.108%)  route 0.188ns (55.892%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE                         0.000     0.000 r  data_in_reg[5]/C
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  data_in_reg[5]/Q
                         net (fo=24, routed)          0.188     0.336    vga_inst/Q[5]
    SLICE_X2Y68          FDRE                                         r  vga_inst/readAscii_reg[13][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.854     1.982    vga_inst/clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  vga_inst/readAscii_reg[13][5]/C

Slack:                    inf
  Source:                 data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[15][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.108%)  route 0.188ns (55.892%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE                         0.000     0.000 r  data_in_reg[5]/C
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  data_in_reg[5]/Q
                         net (fo=24, routed)          0.188     0.336    vga_inst/Q[5]
    SLICE_X3Y68          FDRE                                         r  vga_inst/readAscii_reg[15][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.854     1.982    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  vga_inst/readAscii_reg[15][5]/C

Slack:                    inf
  Source:                 data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.853%)  route 0.172ns (51.147%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE                         0.000     0.000 r  data_in_reg[2]/C
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  data_in_reg[2]/Q
                         net (fo=19, routed)          0.172     0.336    vga_inst/Q[2]
    SLICE_X6Y69          FDRE                                         r  vga_inst/readAscii_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.851     1.979    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y69          FDRE                                         r  vga_inst/readAscii_reg[1][2]/C

Slack:                    inf
  Source:                 data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[15][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.363%)  route 0.190ns (53.637%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE                         0.000     0.000 r  data_in_reg[2]/C
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  data_in_reg[2]/Q
                         net (fo=19, routed)          0.190     0.354    vga_inst/Q[2]
    SLICE_X3Y68          FDRE                                         r  vga_inst/readAscii_reg[15][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.854     1.982    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  vga_inst/readAscii_reg[15][2]/C





