-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity alveo_hls4ml_Loop_VITIS_LOOP_67_1_proc39 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    in1 : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream1_0_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_0_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_0_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_0_full_n : IN STD_LOGIC;
    in_stream1_0_write : OUT STD_LOGIC;
    in_stream1_1_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_1_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_1_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_1_full_n : IN STD_LOGIC;
    in_stream1_1_write : OUT STD_LOGIC;
    in_stream1_2_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_2_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_2_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_2_full_n : IN STD_LOGIC;
    in_stream1_2_write : OUT STD_LOGIC;
    in_stream1_3_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_3_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_3_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_3_full_n : IN STD_LOGIC;
    in_stream1_3_write : OUT STD_LOGIC;
    in_stream1_4_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_4_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_4_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_4_full_n : IN STD_LOGIC;
    in_stream1_4_write : OUT STD_LOGIC;
    in_stream1_5_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_5_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_5_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_5_full_n : IN STD_LOGIC;
    in_stream1_5_write : OUT STD_LOGIC;
    in_stream1_6_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_6_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_6_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_6_full_n : IN STD_LOGIC;
    in_stream1_6_write : OUT STD_LOGIC;
    in_stream1_7_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_7_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_7_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_7_full_n : IN STD_LOGIC;
    in_stream1_7_write : OUT STD_LOGIC;
    in_stream1_8_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_8_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_8_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_8_full_n : IN STD_LOGIC;
    in_stream1_8_write : OUT STD_LOGIC;
    in_stream1_9_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_9_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_9_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_9_full_n : IN STD_LOGIC;
    in_stream1_9_write : OUT STD_LOGIC;
    in_stream1_10_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_10_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_10_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_10_full_n : IN STD_LOGIC;
    in_stream1_10_write : OUT STD_LOGIC;
    in_stream1_11_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_11_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_11_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_11_full_n : IN STD_LOGIC;
    in_stream1_11_write : OUT STD_LOGIC;
    in_stream1_12_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_12_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_12_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_12_full_n : IN STD_LOGIC;
    in_stream1_12_write : OUT STD_LOGIC;
    in_stream1_13_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_13_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_13_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_13_full_n : IN STD_LOGIC;
    in_stream1_13_write : OUT STD_LOGIC;
    in_stream1_14_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_14_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_14_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_14_full_n : IN STD_LOGIC;
    in_stream1_14_write : OUT STD_LOGIC;
    in_stream1_15_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_15_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_15_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_15_full_n : IN STD_LOGIC;
    in_stream1_15_write : OUT STD_LOGIC;
    in_stream1_16_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_16_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_16_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_16_full_n : IN STD_LOGIC;
    in_stream1_16_write : OUT STD_LOGIC;
    in_stream1_17_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_17_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_17_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_17_full_n : IN STD_LOGIC;
    in_stream1_17_write : OUT STD_LOGIC;
    in_stream1_18_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_18_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_18_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_18_full_n : IN STD_LOGIC;
    in_stream1_18_write : OUT STD_LOGIC;
    in_stream1_19_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_19_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_19_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_19_full_n : IN STD_LOGIC;
    in_stream1_19_write : OUT STD_LOGIC;
    in_stream1_20_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_20_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_20_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_20_full_n : IN STD_LOGIC;
    in_stream1_20_write : OUT STD_LOGIC;
    in_stream1_21_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_21_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_21_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_21_full_n : IN STD_LOGIC;
    in_stream1_21_write : OUT STD_LOGIC;
    in_stream1_22_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_22_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_22_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_22_full_n : IN STD_LOGIC;
    in_stream1_22_write : OUT STD_LOGIC;
    in_stream1_23_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_23_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_23_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_23_full_n : IN STD_LOGIC;
    in_stream1_23_write : OUT STD_LOGIC;
    in_stream1_24_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_24_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_24_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_24_full_n : IN STD_LOGIC;
    in_stream1_24_write : OUT STD_LOGIC;
    in_stream1_25_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_25_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_25_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_25_full_n : IN STD_LOGIC;
    in_stream1_25_write : OUT STD_LOGIC;
    in_stream1_26_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_26_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_26_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_26_full_n : IN STD_LOGIC;
    in_stream1_26_write : OUT STD_LOGIC;
    in_stream1_27_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_27_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_27_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_27_full_n : IN STD_LOGIC;
    in_stream1_27_write : OUT STD_LOGIC;
    in_stream1_28_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_28_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_28_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_28_full_n : IN STD_LOGIC;
    in_stream1_28_write : OUT STD_LOGIC;
    in_stream1_29_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_29_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_29_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_29_full_n : IN STD_LOGIC;
    in_stream1_29_write : OUT STD_LOGIC;
    in_stream1_30_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_30_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_30_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_30_full_n : IN STD_LOGIC;
    in_stream1_30_write : OUT STD_LOGIC;
    in_stream1_31_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_31_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_31_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_31_full_n : IN STD_LOGIC;
    in_stream1_31_write : OUT STD_LOGIC;
    in_stream1_32_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_32_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_32_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_32_full_n : IN STD_LOGIC;
    in_stream1_32_write : OUT STD_LOGIC;
    in_stream1_33_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_33_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_33_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_33_full_n : IN STD_LOGIC;
    in_stream1_33_write : OUT STD_LOGIC;
    in_stream1_34_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_34_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_34_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_34_full_n : IN STD_LOGIC;
    in_stream1_34_write : OUT STD_LOGIC;
    in_stream1_35_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_35_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_35_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_35_full_n : IN STD_LOGIC;
    in_stream1_35_write : OUT STD_LOGIC;
    in_stream1_36_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_36_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_36_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_36_full_n : IN STD_LOGIC;
    in_stream1_36_write : OUT STD_LOGIC;
    in_stream1_37_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_37_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_37_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_37_full_n : IN STD_LOGIC;
    in_stream1_37_write : OUT STD_LOGIC;
    in_stream1_38_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_38_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_38_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_38_full_n : IN STD_LOGIC;
    in_stream1_38_write : OUT STD_LOGIC;
    in_stream1_39_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_39_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_39_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_39_full_n : IN STD_LOGIC;
    in_stream1_39_write : OUT STD_LOGIC;
    in_stream1_40_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_40_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_40_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_40_full_n : IN STD_LOGIC;
    in_stream1_40_write : OUT STD_LOGIC;
    in_stream1_41_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_41_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_41_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_41_full_n : IN STD_LOGIC;
    in_stream1_41_write : OUT STD_LOGIC;
    in_stream1_42_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_42_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_42_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_42_full_n : IN STD_LOGIC;
    in_stream1_42_write : OUT STD_LOGIC;
    in_stream1_43_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_43_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_43_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_43_full_n : IN STD_LOGIC;
    in_stream1_43_write : OUT STD_LOGIC;
    in_stream1_44_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_44_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_44_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_44_full_n : IN STD_LOGIC;
    in_stream1_44_write : OUT STD_LOGIC;
    in_stream1_45_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_45_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_45_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_45_full_n : IN STD_LOGIC;
    in_stream1_45_write : OUT STD_LOGIC;
    in_stream1_46_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_46_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_46_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_46_full_n : IN STD_LOGIC;
    in_stream1_46_write : OUT STD_LOGIC;
    in_stream1_47_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_47_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_47_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_47_full_n : IN STD_LOGIC;
    in_stream1_47_write : OUT STD_LOGIC;
    in_stream1_48_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_48_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_48_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_48_full_n : IN STD_LOGIC;
    in_stream1_48_write : OUT STD_LOGIC;
    in_stream1_49_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_49_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_49_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_49_full_n : IN STD_LOGIC;
    in_stream1_49_write : OUT STD_LOGIC;
    in_stream1_50_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_50_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_50_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_50_full_n : IN STD_LOGIC;
    in_stream1_50_write : OUT STD_LOGIC;
    in_stream1_51_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_51_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_51_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_51_full_n : IN STD_LOGIC;
    in_stream1_51_write : OUT STD_LOGIC;
    in_stream1_52_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_52_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_52_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_52_full_n : IN STD_LOGIC;
    in_stream1_52_write : OUT STD_LOGIC;
    in_stream1_53_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_53_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_53_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_53_full_n : IN STD_LOGIC;
    in_stream1_53_write : OUT STD_LOGIC;
    in_stream1_54_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_54_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_54_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_54_full_n : IN STD_LOGIC;
    in_stream1_54_write : OUT STD_LOGIC;
    in_stream1_55_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_55_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_55_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_55_full_n : IN STD_LOGIC;
    in_stream1_55_write : OUT STD_LOGIC;
    in_stream1_56_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_56_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_56_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_56_full_n : IN STD_LOGIC;
    in_stream1_56_write : OUT STD_LOGIC;
    in_stream1_57_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_57_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_57_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_57_full_n : IN STD_LOGIC;
    in_stream1_57_write : OUT STD_LOGIC;
    in_stream1_58_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_58_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_58_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_58_full_n : IN STD_LOGIC;
    in_stream1_58_write : OUT STD_LOGIC;
    in_stream1_59_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_59_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_59_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_59_full_n : IN STD_LOGIC;
    in_stream1_59_write : OUT STD_LOGIC;
    in_stream1_60_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_60_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_60_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_60_full_n : IN STD_LOGIC;
    in_stream1_60_write : OUT STD_LOGIC;
    in_stream1_61_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_61_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_61_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_61_full_n : IN STD_LOGIC;
    in_stream1_61_write : OUT STD_LOGIC;
    in_stream1_62_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_62_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_62_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_62_full_n : IN STD_LOGIC;
    in_stream1_62_write : OUT STD_LOGIC;
    in_stream1_63_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_63_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_63_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_63_full_n : IN STD_LOGIC;
    in_stream1_63_write : OUT STD_LOGIC;
    in_stream1_64_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_64_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_64_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_64_full_n : IN STD_LOGIC;
    in_stream1_64_write : OUT STD_LOGIC;
    in_stream1_65_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_65_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_65_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_65_full_n : IN STD_LOGIC;
    in_stream1_65_write : OUT STD_LOGIC;
    in_stream1_66_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_66_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_66_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_66_full_n : IN STD_LOGIC;
    in_stream1_66_write : OUT STD_LOGIC;
    in_stream1_67_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_67_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_67_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_67_full_n : IN STD_LOGIC;
    in_stream1_67_write : OUT STD_LOGIC;
    in_stream1_68_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_68_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_68_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_68_full_n : IN STD_LOGIC;
    in_stream1_68_write : OUT STD_LOGIC;
    in_stream1_69_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_stream1_69_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_69_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream1_69_full_n : IN STD_LOGIC;
    in_stream1_69_write : OUT STD_LOGIC );
end;


architecture behav of alveo_hls4ml_Loop_VITIS_LOOP_67_1_proc39 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (71 downto 0) := "000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (71 downto 0) := "000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (71 downto 0) := "000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (71 downto 0) := "000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (71 downto 0) := "000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (71 downto 0) := "000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (71 downto 0) := "000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (71 downto 0) := "000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (71 downto 0) := "000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (71 downto 0) := "001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (71 downto 0) := "010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (71 downto 0) := "100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_9FB : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000100111111011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal gmem0_blk_n_AR : STD_LOGIC;
    signal trunc_ln_fu_340_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln_reg_361 : STD_LOGIC_VECTOR (61 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_ap_start : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_ap_done : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_ap_idle : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_ap_ready : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_AWVALID : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_WVALID : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_WLAST : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARVALID : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_RREADY : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_BREADY : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_68_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_68_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_67_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_67_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_66_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_66_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_65_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_65_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_64_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_64_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_63_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_63_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_62_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_62_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_61_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_61_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_60_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_60_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_59_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_59_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_58_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_58_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_57_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_57_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_56_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_56_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_55_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_55_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_54_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_54_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_53_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_53_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_52_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_52_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_51_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_51_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_50_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_50_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_49_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_49_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_48_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_48_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_47_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_47_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_46_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_46_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_45_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_45_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_44_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_44_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_43_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_43_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_42_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_42_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_41_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_41_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_40_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_40_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_39_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_39_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_38_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_38_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_37_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_37_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_36_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_36_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_35_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_35_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_34_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_34_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_33_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_33_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_32_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_32_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_31_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_31_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_30_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_30_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_29_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_29_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_28_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_28_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_27_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_27_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_26_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_26_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_25_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_25_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_24_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_24_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_23_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_23_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_22_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_22_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_21_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_21_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_20_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_20_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_19_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_19_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_18_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_18_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_17_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_17_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_16_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_16_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_15_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_15_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_14_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_14_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_13_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_13_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_12_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_12_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_11_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_11_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_10_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_10_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_9_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_9_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_8_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_8_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_7_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_7_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_6_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_6_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_5_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_5_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_4_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_4_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_3_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_3_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_2_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_2_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_1_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_1_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_0_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_0_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_69_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_69_write : STD_LOGIC;
    signal grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal sext_ln67_fu_350_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (71 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component alveo_hls4ml_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        in_stream1_68_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_68_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_68_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_68_full_n : IN STD_LOGIC;
        in_stream1_68_write : OUT STD_LOGIC;
        in_stream1_67_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_67_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_67_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_67_full_n : IN STD_LOGIC;
        in_stream1_67_write : OUT STD_LOGIC;
        in_stream1_66_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_66_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_66_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_66_full_n : IN STD_LOGIC;
        in_stream1_66_write : OUT STD_LOGIC;
        in_stream1_65_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_65_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_65_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_65_full_n : IN STD_LOGIC;
        in_stream1_65_write : OUT STD_LOGIC;
        in_stream1_64_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_64_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_64_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_64_full_n : IN STD_LOGIC;
        in_stream1_64_write : OUT STD_LOGIC;
        in_stream1_63_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_63_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_63_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_63_full_n : IN STD_LOGIC;
        in_stream1_63_write : OUT STD_LOGIC;
        in_stream1_62_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_62_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_62_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_62_full_n : IN STD_LOGIC;
        in_stream1_62_write : OUT STD_LOGIC;
        in_stream1_61_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_61_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_61_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_61_full_n : IN STD_LOGIC;
        in_stream1_61_write : OUT STD_LOGIC;
        in_stream1_60_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_60_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_60_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_60_full_n : IN STD_LOGIC;
        in_stream1_60_write : OUT STD_LOGIC;
        in_stream1_59_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_59_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_59_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_59_full_n : IN STD_LOGIC;
        in_stream1_59_write : OUT STD_LOGIC;
        in_stream1_58_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_58_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_58_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_58_full_n : IN STD_LOGIC;
        in_stream1_58_write : OUT STD_LOGIC;
        in_stream1_57_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_57_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_57_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_57_full_n : IN STD_LOGIC;
        in_stream1_57_write : OUT STD_LOGIC;
        in_stream1_56_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_56_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_56_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_56_full_n : IN STD_LOGIC;
        in_stream1_56_write : OUT STD_LOGIC;
        in_stream1_55_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_55_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_55_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_55_full_n : IN STD_LOGIC;
        in_stream1_55_write : OUT STD_LOGIC;
        in_stream1_54_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_54_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_54_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_54_full_n : IN STD_LOGIC;
        in_stream1_54_write : OUT STD_LOGIC;
        in_stream1_53_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_53_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_53_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_53_full_n : IN STD_LOGIC;
        in_stream1_53_write : OUT STD_LOGIC;
        in_stream1_52_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_52_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_52_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_52_full_n : IN STD_LOGIC;
        in_stream1_52_write : OUT STD_LOGIC;
        in_stream1_51_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_51_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_51_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_51_full_n : IN STD_LOGIC;
        in_stream1_51_write : OUT STD_LOGIC;
        in_stream1_50_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_50_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_50_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_50_full_n : IN STD_LOGIC;
        in_stream1_50_write : OUT STD_LOGIC;
        in_stream1_49_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_49_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_49_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_49_full_n : IN STD_LOGIC;
        in_stream1_49_write : OUT STD_LOGIC;
        in_stream1_48_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_48_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_48_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_48_full_n : IN STD_LOGIC;
        in_stream1_48_write : OUT STD_LOGIC;
        in_stream1_47_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_47_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_47_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_47_full_n : IN STD_LOGIC;
        in_stream1_47_write : OUT STD_LOGIC;
        in_stream1_46_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_46_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_46_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_46_full_n : IN STD_LOGIC;
        in_stream1_46_write : OUT STD_LOGIC;
        in_stream1_45_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_45_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_45_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_45_full_n : IN STD_LOGIC;
        in_stream1_45_write : OUT STD_LOGIC;
        in_stream1_44_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_44_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_44_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_44_full_n : IN STD_LOGIC;
        in_stream1_44_write : OUT STD_LOGIC;
        in_stream1_43_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_43_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_43_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_43_full_n : IN STD_LOGIC;
        in_stream1_43_write : OUT STD_LOGIC;
        in_stream1_42_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_42_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_42_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_42_full_n : IN STD_LOGIC;
        in_stream1_42_write : OUT STD_LOGIC;
        in_stream1_41_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_41_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_41_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_41_full_n : IN STD_LOGIC;
        in_stream1_41_write : OUT STD_LOGIC;
        in_stream1_40_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_40_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_40_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_40_full_n : IN STD_LOGIC;
        in_stream1_40_write : OUT STD_LOGIC;
        in_stream1_39_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_39_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_39_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_39_full_n : IN STD_LOGIC;
        in_stream1_39_write : OUT STD_LOGIC;
        in_stream1_38_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_38_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_38_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_38_full_n : IN STD_LOGIC;
        in_stream1_38_write : OUT STD_LOGIC;
        in_stream1_37_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_37_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_37_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_37_full_n : IN STD_LOGIC;
        in_stream1_37_write : OUT STD_LOGIC;
        in_stream1_36_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_36_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_36_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_36_full_n : IN STD_LOGIC;
        in_stream1_36_write : OUT STD_LOGIC;
        in_stream1_35_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_35_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_35_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_35_full_n : IN STD_LOGIC;
        in_stream1_35_write : OUT STD_LOGIC;
        in_stream1_34_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_34_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_34_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_34_full_n : IN STD_LOGIC;
        in_stream1_34_write : OUT STD_LOGIC;
        in_stream1_33_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_33_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_33_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_33_full_n : IN STD_LOGIC;
        in_stream1_33_write : OUT STD_LOGIC;
        in_stream1_32_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_32_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_32_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_32_full_n : IN STD_LOGIC;
        in_stream1_32_write : OUT STD_LOGIC;
        in_stream1_31_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_31_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_31_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_31_full_n : IN STD_LOGIC;
        in_stream1_31_write : OUT STD_LOGIC;
        in_stream1_30_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_30_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_30_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_30_full_n : IN STD_LOGIC;
        in_stream1_30_write : OUT STD_LOGIC;
        in_stream1_29_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_29_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_29_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_29_full_n : IN STD_LOGIC;
        in_stream1_29_write : OUT STD_LOGIC;
        in_stream1_28_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_28_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_28_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_28_full_n : IN STD_LOGIC;
        in_stream1_28_write : OUT STD_LOGIC;
        in_stream1_27_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_27_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_27_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_27_full_n : IN STD_LOGIC;
        in_stream1_27_write : OUT STD_LOGIC;
        in_stream1_26_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_26_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_26_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_26_full_n : IN STD_LOGIC;
        in_stream1_26_write : OUT STD_LOGIC;
        in_stream1_25_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_25_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_25_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_25_full_n : IN STD_LOGIC;
        in_stream1_25_write : OUT STD_LOGIC;
        in_stream1_24_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_24_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_24_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_24_full_n : IN STD_LOGIC;
        in_stream1_24_write : OUT STD_LOGIC;
        in_stream1_23_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_23_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_23_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_23_full_n : IN STD_LOGIC;
        in_stream1_23_write : OUT STD_LOGIC;
        in_stream1_22_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_22_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_22_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_22_full_n : IN STD_LOGIC;
        in_stream1_22_write : OUT STD_LOGIC;
        in_stream1_21_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_21_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_21_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_21_full_n : IN STD_LOGIC;
        in_stream1_21_write : OUT STD_LOGIC;
        in_stream1_20_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_20_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_20_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_20_full_n : IN STD_LOGIC;
        in_stream1_20_write : OUT STD_LOGIC;
        in_stream1_19_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_19_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_19_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_19_full_n : IN STD_LOGIC;
        in_stream1_19_write : OUT STD_LOGIC;
        in_stream1_18_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_18_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_18_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_18_full_n : IN STD_LOGIC;
        in_stream1_18_write : OUT STD_LOGIC;
        in_stream1_17_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_17_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_17_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_17_full_n : IN STD_LOGIC;
        in_stream1_17_write : OUT STD_LOGIC;
        in_stream1_16_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_16_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_16_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_16_full_n : IN STD_LOGIC;
        in_stream1_16_write : OUT STD_LOGIC;
        in_stream1_15_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_15_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_15_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_15_full_n : IN STD_LOGIC;
        in_stream1_15_write : OUT STD_LOGIC;
        in_stream1_14_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_14_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_14_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_14_full_n : IN STD_LOGIC;
        in_stream1_14_write : OUT STD_LOGIC;
        in_stream1_13_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_13_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_13_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_13_full_n : IN STD_LOGIC;
        in_stream1_13_write : OUT STD_LOGIC;
        in_stream1_12_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_12_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_12_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_12_full_n : IN STD_LOGIC;
        in_stream1_12_write : OUT STD_LOGIC;
        in_stream1_11_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_11_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_11_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_11_full_n : IN STD_LOGIC;
        in_stream1_11_write : OUT STD_LOGIC;
        in_stream1_10_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_10_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_10_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_10_full_n : IN STD_LOGIC;
        in_stream1_10_write : OUT STD_LOGIC;
        in_stream1_9_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_9_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_9_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_9_full_n : IN STD_LOGIC;
        in_stream1_9_write : OUT STD_LOGIC;
        in_stream1_8_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_8_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_8_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_8_full_n : IN STD_LOGIC;
        in_stream1_8_write : OUT STD_LOGIC;
        in_stream1_7_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_7_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_7_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_7_full_n : IN STD_LOGIC;
        in_stream1_7_write : OUT STD_LOGIC;
        in_stream1_6_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_6_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_6_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_6_full_n : IN STD_LOGIC;
        in_stream1_6_write : OUT STD_LOGIC;
        in_stream1_5_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_5_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_5_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_5_full_n : IN STD_LOGIC;
        in_stream1_5_write : OUT STD_LOGIC;
        in_stream1_4_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_4_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_4_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_4_full_n : IN STD_LOGIC;
        in_stream1_4_write : OUT STD_LOGIC;
        in_stream1_3_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_3_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_3_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_3_full_n : IN STD_LOGIC;
        in_stream1_3_write : OUT STD_LOGIC;
        in_stream1_2_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_2_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_2_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_2_full_n : IN STD_LOGIC;
        in_stream1_2_write : OUT STD_LOGIC;
        in_stream1_1_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_1_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_1_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_1_full_n : IN STD_LOGIC;
        in_stream1_1_write : OUT STD_LOGIC;
        in_stream1_0_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_0_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_0_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_0_full_n : IN STD_LOGIC;
        in_stream1_0_write : OUT STD_LOGIC;
        in_stream1_69_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream1_69_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_69_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        in_stream1_69_full_n : IN STD_LOGIC;
        in_stream1_69_write : OUT STD_LOGIC;
        sext_ln67 : IN STD_LOGIC_VECTOR (61 downto 0) );
    end component;



begin
    grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193 : component alveo_hls4ml_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_ap_start,
        ap_done => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_ap_done,
        ap_idle => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_ap_idle,
        ap_ready => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_ap_ready,
        m_axi_gmem0_AWVALID => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY => ap_const_logic_0,
        m_axi_gmem0_AWADDR => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY => ap_const_logic_0,
        m_axi_gmem0_WDATA => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_WLAST,
        m_axi_gmem0_WID => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_WID,
        m_axi_gmem0_WUSER => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA => m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST => m_axi_gmem0_RLAST,
        m_axi_gmem0_RID => m_axi_gmem0_RID,
        m_axi_gmem0_RFIFONUM => m_axi_gmem0_RFIFONUM,
        m_axi_gmem0_RUSER => m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP => m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID => ap_const_logic_0,
        m_axi_gmem0_BREADY => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_BID => ap_const_lv1_0,
        m_axi_gmem0_BUSER => ap_const_lv1_0,
        in_stream1_68_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_68_din,
        in_stream1_68_num_data_valid => ap_const_lv8_0,
        in_stream1_68_fifo_cap => ap_const_lv8_0,
        in_stream1_68_full_n => in_stream1_68_full_n,
        in_stream1_68_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_68_write,
        in_stream1_67_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_67_din,
        in_stream1_67_num_data_valid => ap_const_lv8_0,
        in_stream1_67_fifo_cap => ap_const_lv8_0,
        in_stream1_67_full_n => in_stream1_67_full_n,
        in_stream1_67_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_67_write,
        in_stream1_66_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_66_din,
        in_stream1_66_num_data_valid => ap_const_lv8_0,
        in_stream1_66_fifo_cap => ap_const_lv8_0,
        in_stream1_66_full_n => in_stream1_66_full_n,
        in_stream1_66_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_66_write,
        in_stream1_65_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_65_din,
        in_stream1_65_num_data_valid => ap_const_lv8_0,
        in_stream1_65_fifo_cap => ap_const_lv8_0,
        in_stream1_65_full_n => in_stream1_65_full_n,
        in_stream1_65_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_65_write,
        in_stream1_64_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_64_din,
        in_stream1_64_num_data_valid => ap_const_lv8_0,
        in_stream1_64_fifo_cap => ap_const_lv8_0,
        in_stream1_64_full_n => in_stream1_64_full_n,
        in_stream1_64_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_64_write,
        in_stream1_63_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_63_din,
        in_stream1_63_num_data_valid => ap_const_lv8_0,
        in_stream1_63_fifo_cap => ap_const_lv8_0,
        in_stream1_63_full_n => in_stream1_63_full_n,
        in_stream1_63_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_63_write,
        in_stream1_62_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_62_din,
        in_stream1_62_num_data_valid => ap_const_lv8_0,
        in_stream1_62_fifo_cap => ap_const_lv8_0,
        in_stream1_62_full_n => in_stream1_62_full_n,
        in_stream1_62_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_62_write,
        in_stream1_61_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_61_din,
        in_stream1_61_num_data_valid => ap_const_lv8_0,
        in_stream1_61_fifo_cap => ap_const_lv8_0,
        in_stream1_61_full_n => in_stream1_61_full_n,
        in_stream1_61_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_61_write,
        in_stream1_60_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_60_din,
        in_stream1_60_num_data_valid => ap_const_lv8_0,
        in_stream1_60_fifo_cap => ap_const_lv8_0,
        in_stream1_60_full_n => in_stream1_60_full_n,
        in_stream1_60_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_60_write,
        in_stream1_59_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_59_din,
        in_stream1_59_num_data_valid => ap_const_lv8_0,
        in_stream1_59_fifo_cap => ap_const_lv8_0,
        in_stream1_59_full_n => in_stream1_59_full_n,
        in_stream1_59_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_59_write,
        in_stream1_58_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_58_din,
        in_stream1_58_num_data_valid => ap_const_lv8_0,
        in_stream1_58_fifo_cap => ap_const_lv8_0,
        in_stream1_58_full_n => in_stream1_58_full_n,
        in_stream1_58_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_58_write,
        in_stream1_57_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_57_din,
        in_stream1_57_num_data_valid => ap_const_lv8_0,
        in_stream1_57_fifo_cap => ap_const_lv8_0,
        in_stream1_57_full_n => in_stream1_57_full_n,
        in_stream1_57_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_57_write,
        in_stream1_56_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_56_din,
        in_stream1_56_num_data_valid => ap_const_lv8_0,
        in_stream1_56_fifo_cap => ap_const_lv8_0,
        in_stream1_56_full_n => in_stream1_56_full_n,
        in_stream1_56_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_56_write,
        in_stream1_55_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_55_din,
        in_stream1_55_num_data_valid => ap_const_lv8_0,
        in_stream1_55_fifo_cap => ap_const_lv8_0,
        in_stream1_55_full_n => in_stream1_55_full_n,
        in_stream1_55_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_55_write,
        in_stream1_54_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_54_din,
        in_stream1_54_num_data_valid => ap_const_lv8_0,
        in_stream1_54_fifo_cap => ap_const_lv8_0,
        in_stream1_54_full_n => in_stream1_54_full_n,
        in_stream1_54_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_54_write,
        in_stream1_53_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_53_din,
        in_stream1_53_num_data_valid => ap_const_lv8_0,
        in_stream1_53_fifo_cap => ap_const_lv8_0,
        in_stream1_53_full_n => in_stream1_53_full_n,
        in_stream1_53_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_53_write,
        in_stream1_52_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_52_din,
        in_stream1_52_num_data_valid => ap_const_lv8_0,
        in_stream1_52_fifo_cap => ap_const_lv8_0,
        in_stream1_52_full_n => in_stream1_52_full_n,
        in_stream1_52_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_52_write,
        in_stream1_51_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_51_din,
        in_stream1_51_num_data_valid => ap_const_lv8_0,
        in_stream1_51_fifo_cap => ap_const_lv8_0,
        in_stream1_51_full_n => in_stream1_51_full_n,
        in_stream1_51_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_51_write,
        in_stream1_50_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_50_din,
        in_stream1_50_num_data_valid => ap_const_lv8_0,
        in_stream1_50_fifo_cap => ap_const_lv8_0,
        in_stream1_50_full_n => in_stream1_50_full_n,
        in_stream1_50_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_50_write,
        in_stream1_49_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_49_din,
        in_stream1_49_num_data_valid => ap_const_lv8_0,
        in_stream1_49_fifo_cap => ap_const_lv8_0,
        in_stream1_49_full_n => in_stream1_49_full_n,
        in_stream1_49_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_49_write,
        in_stream1_48_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_48_din,
        in_stream1_48_num_data_valid => ap_const_lv8_0,
        in_stream1_48_fifo_cap => ap_const_lv8_0,
        in_stream1_48_full_n => in_stream1_48_full_n,
        in_stream1_48_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_48_write,
        in_stream1_47_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_47_din,
        in_stream1_47_num_data_valid => ap_const_lv8_0,
        in_stream1_47_fifo_cap => ap_const_lv8_0,
        in_stream1_47_full_n => in_stream1_47_full_n,
        in_stream1_47_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_47_write,
        in_stream1_46_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_46_din,
        in_stream1_46_num_data_valid => ap_const_lv8_0,
        in_stream1_46_fifo_cap => ap_const_lv8_0,
        in_stream1_46_full_n => in_stream1_46_full_n,
        in_stream1_46_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_46_write,
        in_stream1_45_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_45_din,
        in_stream1_45_num_data_valid => ap_const_lv8_0,
        in_stream1_45_fifo_cap => ap_const_lv8_0,
        in_stream1_45_full_n => in_stream1_45_full_n,
        in_stream1_45_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_45_write,
        in_stream1_44_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_44_din,
        in_stream1_44_num_data_valid => ap_const_lv8_0,
        in_stream1_44_fifo_cap => ap_const_lv8_0,
        in_stream1_44_full_n => in_stream1_44_full_n,
        in_stream1_44_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_44_write,
        in_stream1_43_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_43_din,
        in_stream1_43_num_data_valid => ap_const_lv8_0,
        in_stream1_43_fifo_cap => ap_const_lv8_0,
        in_stream1_43_full_n => in_stream1_43_full_n,
        in_stream1_43_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_43_write,
        in_stream1_42_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_42_din,
        in_stream1_42_num_data_valid => ap_const_lv8_0,
        in_stream1_42_fifo_cap => ap_const_lv8_0,
        in_stream1_42_full_n => in_stream1_42_full_n,
        in_stream1_42_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_42_write,
        in_stream1_41_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_41_din,
        in_stream1_41_num_data_valid => ap_const_lv8_0,
        in_stream1_41_fifo_cap => ap_const_lv8_0,
        in_stream1_41_full_n => in_stream1_41_full_n,
        in_stream1_41_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_41_write,
        in_stream1_40_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_40_din,
        in_stream1_40_num_data_valid => ap_const_lv8_0,
        in_stream1_40_fifo_cap => ap_const_lv8_0,
        in_stream1_40_full_n => in_stream1_40_full_n,
        in_stream1_40_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_40_write,
        in_stream1_39_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_39_din,
        in_stream1_39_num_data_valid => ap_const_lv8_0,
        in_stream1_39_fifo_cap => ap_const_lv8_0,
        in_stream1_39_full_n => in_stream1_39_full_n,
        in_stream1_39_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_39_write,
        in_stream1_38_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_38_din,
        in_stream1_38_num_data_valid => ap_const_lv8_0,
        in_stream1_38_fifo_cap => ap_const_lv8_0,
        in_stream1_38_full_n => in_stream1_38_full_n,
        in_stream1_38_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_38_write,
        in_stream1_37_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_37_din,
        in_stream1_37_num_data_valid => ap_const_lv8_0,
        in_stream1_37_fifo_cap => ap_const_lv8_0,
        in_stream1_37_full_n => in_stream1_37_full_n,
        in_stream1_37_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_37_write,
        in_stream1_36_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_36_din,
        in_stream1_36_num_data_valid => ap_const_lv8_0,
        in_stream1_36_fifo_cap => ap_const_lv8_0,
        in_stream1_36_full_n => in_stream1_36_full_n,
        in_stream1_36_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_36_write,
        in_stream1_35_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_35_din,
        in_stream1_35_num_data_valid => ap_const_lv8_0,
        in_stream1_35_fifo_cap => ap_const_lv8_0,
        in_stream1_35_full_n => in_stream1_35_full_n,
        in_stream1_35_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_35_write,
        in_stream1_34_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_34_din,
        in_stream1_34_num_data_valid => ap_const_lv8_0,
        in_stream1_34_fifo_cap => ap_const_lv8_0,
        in_stream1_34_full_n => in_stream1_34_full_n,
        in_stream1_34_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_34_write,
        in_stream1_33_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_33_din,
        in_stream1_33_num_data_valid => ap_const_lv8_0,
        in_stream1_33_fifo_cap => ap_const_lv8_0,
        in_stream1_33_full_n => in_stream1_33_full_n,
        in_stream1_33_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_33_write,
        in_stream1_32_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_32_din,
        in_stream1_32_num_data_valid => ap_const_lv8_0,
        in_stream1_32_fifo_cap => ap_const_lv8_0,
        in_stream1_32_full_n => in_stream1_32_full_n,
        in_stream1_32_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_32_write,
        in_stream1_31_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_31_din,
        in_stream1_31_num_data_valid => ap_const_lv8_0,
        in_stream1_31_fifo_cap => ap_const_lv8_0,
        in_stream1_31_full_n => in_stream1_31_full_n,
        in_stream1_31_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_31_write,
        in_stream1_30_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_30_din,
        in_stream1_30_num_data_valid => ap_const_lv8_0,
        in_stream1_30_fifo_cap => ap_const_lv8_0,
        in_stream1_30_full_n => in_stream1_30_full_n,
        in_stream1_30_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_30_write,
        in_stream1_29_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_29_din,
        in_stream1_29_num_data_valid => ap_const_lv8_0,
        in_stream1_29_fifo_cap => ap_const_lv8_0,
        in_stream1_29_full_n => in_stream1_29_full_n,
        in_stream1_29_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_29_write,
        in_stream1_28_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_28_din,
        in_stream1_28_num_data_valid => ap_const_lv8_0,
        in_stream1_28_fifo_cap => ap_const_lv8_0,
        in_stream1_28_full_n => in_stream1_28_full_n,
        in_stream1_28_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_28_write,
        in_stream1_27_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_27_din,
        in_stream1_27_num_data_valid => ap_const_lv8_0,
        in_stream1_27_fifo_cap => ap_const_lv8_0,
        in_stream1_27_full_n => in_stream1_27_full_n,
        in_stream1_27_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_27_write,
        in_stream1_26_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_26_din,
        in_stream1_26_num_data_valid => ap_const_lv8_0,
        in_stream1_26_fifo_cap => ap_const_lv8_0,
        in_stream1_26_full_n => in_stream1_26_full_n,
        in_stream1_26_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_26_write,
        in_stream1_25_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_25_din,
        in_stream1_25_num_data_valid => ap_const_lv8_0,
        in_stream1_25_fifo_cap => ap_const_lv8_0,
        in_stream1_25_full_n => in_stream1_25_full_n,
        in_stream1_25_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_25_write,
        in_stream1_24_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_24_din,
        in_stream1_24_num_data_valid => ap_const_lv8_0,
        in_stream1_24_fifo_cap => ap_const_lv8_0,
        in_stream1_24_full_n => in_stream1_24_full_n,
        in_stream1_24_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_24_write,
        in_stream1_23_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_23_din,
        in_stream1_23_num_data_valid => ap_const_lv8_0,
        in_stream1_23_fifo_cap => ap_const_lv8_0,
        in_stream1_23_full_n => in_stream1_23_full_n,
        in_stream1_23_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_23_write,
        in_stream1_22_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_22_din,
        in_stream1_22_num_data_valid => ap_const_lv8_0,
        in_stream1_22_fifo_cap => ap_const_lv8_0,
        in_stream1_22_full_n => in_stream1_22_full_n,
        in_stream1_22_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_22_write,
        in_stream1_21_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_21_din,
        in_stream1_21_num_data_valid => ap_const_lv8_0,
        in_stream1_21_fifo_cap => ap_const_lv8_0,
        in_stream1_21_full_n => in_stream1_21_full_n,
        in_stream1_21_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_21_write,
        in_stream1_20_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_20_din,
        in_stream1_20_num_data_valid => ap_const_lv8_0,
        in_stream1_20_fifo_cap => ap_const_lv8_0,
        in_stream1_20_full_n => in_stream1_20_full_n,
        in_stream1_20_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_20_write,
        in_stream1_19_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_19_din,
        in_stream1_19_num_data_valid => ap_const_lv8_0,
        in_stream1_19_fifo_cap => ap_const_lv8_0,
        in_stream1_19_full_n => in_stream1_19_full_n,
        in_stream1_19_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_19_write,
        in_stream1_18_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_18_din,
        in_stream1_18_num_data_valid => ap_const_lv8_0,
        in_stream1_18_fifo_cap => ap_const_lv8_0,
        in_stream1_18_full_n => in_stream1_18_full_n,
        in_stream1_18_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_18_write,
        in_stream1_17_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_17_din,
        in_stream1_17_num_data_valid => ap_const_lv8_0,
        in_stream1_17_fifo_cap => ap_const_lv8_0,
        in_stream1_17_full_n => in_stream1_17_full_n,
        in_stream1_17_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_17_write,
        in_stream1_16_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_16_din,
        in_stream1_16_num_data_valid => ap_const_lv8_0,
        in_stream1_16_fifo_cap => ap_const_lv8_0,
        in_stream1_16_full_n => in_stream1_16_full_n,
        in_stream1_16_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_16_write,
        in_stream1_15_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_15_din,
        in_stream1_15_num_data_valid => ap_const_lv8_0,
        in_stream1_15_fifo_cap => ap_const_lv8_0,
        in_stream1_15_full_n => in_stream1_15_full_n,
        in_stream1_15_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_15_write,
        in_stream1_14_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_14_din,
        in_stream1_14_num_data_valid => ap_const_lv8_0,
        in_stream1_14_fifo_cap => ap_const_lv8_0,
        in_stream1_14_full_n => in_stream1_14_full_n,
        in_stream1_14_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_14_write,
        in_stream1_13_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_13_din,
        in_stream1_13_num_data_valid => ap_const_lv8_0,
        in_stream1_13_fifo_cap => ap_const_lv8_0,
        in_stream1_13_full_n => in_stream1_13_full_n,
        in_stream1_13_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_13_write,
        in_stream1_12_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_12_din,
        in_stream1_12_num_data_valid => ap_const_lv8_0,
        in_stream1_12_fifo_cap => ap_const_lv8_0,
        in_stream1_12_full_n => in_stream1_12_full_n,
        in_stream1_12_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_12_write,
        in_stream1_11_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_11_din,
        in_stream1_11_num_data_valid => ap_const_lv8_0,
        in_stream1_11_fifo_cap => ap_const_lv8_0,
        in_stream1_11_full_n => in_stream1_11_full_n,
        in_stream1_11_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_11_write,
        in_stream1_10_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_10_din,
        in_stream1_10_num_data_valid => ap_const_lv8_0,
        in_stream1_10_fifo_cap => ap_const_lv8_0,
        in_stream1_10_full_n => in_stream1_10_full_n,
        in_stream1_10_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_10_write,
        in_stream1_9_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_9_din,
        in_stream1_9_num_data_valid => ap_const_lv8_0,
        in_stream1_9_fifo_cap => ap_const_lv8_0,
        in_stream1_9_full_n => in_stream1_9_full_n,
        in_stream1_9_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_9_write,
        in_stream1_8_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_8_din,
        in_stream1_8_num_data_valid => ap_const_lv8_0,
        in_stream1_8_fifo_cap => ap_const_lv8_0,
        in_stream1_8_full_n => in_stream1_8_full_n,
        in_stream1_8_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_8_write,
        in_stream1_7_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_7_din,
        in_stream1_7_num_data_valid => ap_const_lv8_0,
        in_stream1_7_fifo_cap => ap_const_lv8_0,
        in_stream1_7_full_n => in_stream1_7_full_n,
        in_stream1_7_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_7_write,
        in_stream1_6_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_6_din,
        in_stream1_6_num_data_valid => ap_const_lv8_0,
        in_stream1_6_fifo_cap => ap_const_lv8_0,
        in_stream1_6_full_n => in_stream1_6_full_n,
        in_stream1_6_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_6_write,
        in_stream1_5_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_5_din,
        in_stream1_5_num_data_valid => ap_const_lv8_0,
        in_stream1_5_fifo_cap => ap_const_lv8_0,
        in_stream1_5_full_n => in_stream1_5_full_n,
        in_stream1_5_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_5_write,
        in_stream1_4_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_4_din,
        in_stream1_4_num_data_valid => ap_const_lv8_0,
        in_stream1_4_fifo_cap => ap_const_lv8_0,
        in_stream1_4_full_n => in_stream1_4_full_n,
        in_stream1_4_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_4_write,
        in_stream1_3_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_3_din,
        in_stream1_3_num_data_valid => ap_const_lv8_0,
        in_stream1_3_fifo_cap => ap_const_lv8_0,
        in_stream1_3_full_n => in_stream1_3_full_n,
        in_stream1_3_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_3_write,
        in_stream1_2_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_2_din,
        in_stream1_2_num_data_valid => ap_const_lv8_0,
        in_stream1_2_fifo_cap => ap_const_lv8_0,
        in_stream1_2_full_n => in_stream1_2_full_n,
        in_stream1_2_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_2_write,
        in_stream1_1_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_1_din,
        in_stream1_1_num_data_valid => ap_const_lv8_0,
        in_stream1_1_fifo_cap => ap_const_lv8_0,
        in_stream1_1_full_n => in_stream1_1_full_n,
        in_stream1_1_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_1_write,
        in_stream1_0_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_0_din,
        in_stream1_0_num_data_valid => ap_const_lv8_0,
        in_stream1_0_fifo_cap => ap_const_lv8_0,
        in_stream1_0_full_n => in_stream1_0_full_n,
        in_stream1_0_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_0_write,
        in_stream1_69_din => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_69_din,
        in_stream1_69_num_data_valid => ap_const_lv8_0,
        in_stream1_69_fifo_cap => ap_const_lv8_0,
        in_stream1_69_full_n => in_stream1_69_full_n,
        in_stream1_69_write => grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_69_write,
        sext_ln67 => trunc_ln_reg_361);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state72))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
                    grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_ap_ready = ap_const_logic_1)) then 
                    grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                trunc_ln_reg_361 <= in1(63 downto 2);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, m_axi_gmem0_ARREADY, grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_ap_done, ap_CS_fsm_state72)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (m_axi_gmem0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                if (((grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state72))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state72;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state71 <= ap_CS_fsm(70);
    ap_CS_fsm_state72 <= ap_CS_fsm(71);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(real_start, ap_done_reg, m_axi_gmem0_ARREADY)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (m_axi_gmem0_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;
    ap_ST_fsm_state56_blk <= ap_const_logic_0;
    ap_ST_fsm_state57_blk <= ap_const_logic_0;
    ap_ST_fsm_state58_blk <= ap_const_logic_0;
    ap_ST_fsm_state59_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;
    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;
    ap_ST_fsm_state66_blk <= ap_const_logic_0;
    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state69_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state70_blk <= ap_const_logic_0;
    ap_ST_fsm_state71_blk <= ap_const_logic_0;

    ap_ST_fsm_state72_blk_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_ap_done)
    begin
        if ((grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state72_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state72_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_ap_done, ap_CS_fsm_state72)
    begin
        if (((grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state72))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    gmem0_blk_n_AR_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, m_axi_gmem0_ARREADY)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            gmem0_blk_n_AR <= m_axi_gmem0_ARREADY;
        else 
            gmem0_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;

    grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_ap_start <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_ap_start_reg;
    in_stream1_0_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_0_din;

    in_stream1_0_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_0_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_0_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_0_write;
        else 
            in_stream1_0_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_10_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_10_din;

    in_stream1_10_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_10_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_10_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_10_write;
        else 
            in_stream1_10_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_11_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_11_din;

    in_stream1_11_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_11_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_11_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_11_write;
        else 
            in_stream1_11_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_12_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_12_din;

    in_stream1_12_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_12_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_12_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_12_write;
        else 
            in_stream1_12_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_13_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_13_din;

    in_stream1_13_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_13_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_13_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_13_write;
        else 
            in_stream1_13_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_14_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_14_din;

    in_stream1_14_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_14_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_14_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_14_write;
        else 
            in_stream1_14_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_15_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_15_din;

    in_stream1_15_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_15_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_15_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_15_write;
        else 
            in_stream1_15_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_16_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_16_din;

    in_stream1_16_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_16_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_16_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_16_write;
        else 
            in_stream1_16_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_17_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_17_din;

    in_stream1_17_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_17_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_17_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_17_write;
        else 
            in_stream1_17_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_18_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_18_din;

    in_stream1_18_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_18_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_18_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_18_write;
        else 
            in_stream1_18_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_19_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_19_din;

    in_stream1_19_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_19_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_19_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_19_write;
        else 
            in_stream1_19_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_1_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_1_din;

    in_stream1_1_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_1_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_1_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_1_write;
        else 
            in_stream1_1_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_20_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_20_din;

    in_stream1_20_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_20_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_20_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_20_write;
        else 
            in_stream1_20_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_21_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_21_din;

    in_stream1_21_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_21_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_21_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_21_write;
        else 
            in_stream1_21_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_22_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_22_din;

    in_stream1_22_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_22_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_22_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_22_write;
        else 
            in_stream1_22_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_23_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_23_din;

    in_stream1_23_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_23_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_23_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_23_write;
        else 
            in_stream1_23_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_24_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_24_din;

    in_stream1_24_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_24_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_24_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_24_write;
        else 
            in_stream1_24_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_25_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_25_din;

    in_stream1_25_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_25_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_25_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_25_write;
        else 
            in_stream1_25_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_26_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_26_din;

    in_stream1_26_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_26_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_26_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_26_write;
        else 
            in_stream1_26_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_27_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_27_din;

    in_stream1_27_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_27_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_27_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_27_write;
        else 
            in_stream1_27_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_28_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_28_din;

    in_stream1_28_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_28_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_28_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_28_write;
        else 
            in_stream1_28_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_29_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_29_din;

    in_stream1_29_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_29_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_29_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_29_write;
        else 
            in_stream1_29_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_2_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_2_din;

    in_stream1_2_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_2_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_2_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_2_write;
        else 
            in_stream1_2_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_30_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_30_din;

    in_stream1_30_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_30_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_30_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_30_write;
        else 
            in_stream1_30_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_31_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_31_din;

    in_stream1_31_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_31_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_31_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_31_write;
        else 
            in_stream1_31_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_32_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_32_din;

    in_stream1_32_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_32_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_32_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_32_write;
        else 
            in_stream1_32_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_33_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_33_din;

    in_stream1_33_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_33_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_33_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_33_write;
        else 
            in_stream1_33_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_34_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_34_din;

    in_stream1_34_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_34_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_34_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_34_write;
        else 
            in_stream1_34_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_35_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_35_din;

    in_stream1_35_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_35_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_35_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_35_write;
        else 
            in_stream1_35_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_36_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_36_din;

    in_stream1_36_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_36_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_36_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_36_write;
        else 
            in_stream1_36_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_37_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_37_din;

    in_stream1_37_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_37_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_37_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_37_write;
        else 
            in_stream1_37_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_38_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_38_din;

    in_stream1_38_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_38_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_38_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_38_write;
        else 
            in_stream1_38_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_39_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_39_din;

    in_stream1_39_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_39_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_39_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_39_write;
        else 
            in_stream1_39_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_3_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_3_din;

    in_stream1_3_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_3_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_3_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_3_write;
        else 
            in_stream1_3_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_40_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_40_din;

    in_stream1_40_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_40_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_40_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_40_write;
        else 
            in_stream1_40_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_41_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_41_din;

    in_stream1_41_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_41_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_41_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_41_write;
        else 
            in_stream1_41_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_42_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_42_din;

    in_stream1_42_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_42_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_42_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_42_write;
        else 
            in_stream1_42_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_43_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_43_din;

    in_stream1_43_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_43_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_43_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_43_write;
        else 
            in_stream1_43_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_44_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_44_din;

    in_stream1_44_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_44_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_44_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_44_write;
        else 
            in_stream1_44_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_45_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_45_din;

    in_stream1_45_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_45_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_45_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_45_write;
        else 
            in_stream1_45_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_46_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_46_din;

    in_stream1_46_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_46_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_46_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_46_write;
        else 
            in_stream1_46_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_47_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_47_din;

    in_stream1_47_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_47_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_47_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_47_write;
        else 
            in_stream1_47_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_48_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_48_din;

    in_stream1_48_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_48_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_48_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_48_write;
        else 
            in_stream1_48_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_49_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_49_din;

    in_stream1_49_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_49_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_49_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_49_write;
        else 
            in_stream1_49_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_4_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_4_din;

    in_stream1_4_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_4_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_4_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_4_write;
        else 
            in_stream1_4_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_50_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_50_din;

    in_stream1_50_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_50_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_50_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_50_write;
        else 
            in_stream1_50_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_51_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_51_din;

    in_stream1_51_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_51_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_51_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_51_write;
        else 
            in_stream1_51_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_52_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_52_din;

    in_stream1_52_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_52_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_52_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_52_write;
        else 
            in_stream1_52_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_53_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_53_din;

    in_stream1_53_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_53_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_53_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_53_write;
        else 
            in_stream1_53_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_54_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_54_din;

    in_stream1_54_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_54_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_54_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_54_write;
        else 
            in_stream1_54_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_55_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_55_din;

    in_stream1_55_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_55_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_55_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_55_write;
        else 
            in_stream1_55_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_56_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_56_din;

    in_stream1_56_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_56_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_56_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_56_write;
        else 
            in_stream1_56_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_57_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_57_din;

    in_stream1_57_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_57_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_57_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_57_write;
        else 
            in_stream1_57_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_58_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_58_din;

    in_stream1_58_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_58_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_58_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_58_write;
        else 
            in_stream1_58_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_59_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_59_din;

    in_stream1_59_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_59_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_59_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_59_write;
        else 
            in_stream1_59_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_5_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_5_din;

    in_stream1_5_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_5_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_5_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_5_write;
        else 
            in_stream1_5_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_60_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_60_din;

    in_stream1_60_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_60_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_60_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_60_write;
        else 
            in_stream1_60_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_61_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_61_din;

    in_stream1_61_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_61_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_61_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_61_write;
        else 
            in_stream1_61_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_62_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_62_din;

    in_stream1_62_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_62_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_62_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_62_write;
        else 
            in_stream1_62_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_63_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_63_din;

    in_stream1_63_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_63_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_63_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_63_write;
        else 
            in_stream1_63_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_64_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_64_din;

    in_stream1_64_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_64_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_64_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_64_write;
        else 
            in_stream1_64_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_65_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_65_din;

    in_stream1_65_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_65_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_65_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_65_write;
        else 
            in_stream1_65_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_66_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_66_din;

    in_stream1_66_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_66_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_66_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_66_write;
        else 
            in_stream1_66_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_67_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_67_din;

    in_stream1_67_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_67_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_67_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_67_write;
        else 
            in_stream1_67_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_68_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_68_din;

    in_stream1_68_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_68_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_68_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_68_write;
        else 
            in_stream1_68_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_69_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_69_din;

    in_stream1_69_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_69_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_69_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_69_write;
        else 
            in_stream1_69_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_6_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_6_din;

    in_stream1_6_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_6_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_6_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_6_write;
        else 
            in_stream1_6_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_7_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_7_din;

    in_stream1_7_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_7_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_7_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_7_write;
        else 
            in_stream1_7_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_8_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_8_din;

    in_stream1_8_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_8_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_8_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_8_write;
        else 
            in_stream1_8_write <= ap_const_logic_0;
        end if; 
    end process;

    in_stream1_9_din <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_9_din;

    in_stream1_9_write_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_9_write, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            in_stream1_9_write <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_in_stream1_9_write;
        else 
            in_stream1_9_write <= ap_const_logic_0;
        end if; 
    end process;


    internal_ap_ready_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_ap_done, ap_CS_fsm_state72)
    begin
        if (((grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state72))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem0_ARADDR_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, m_axi_gmem0_ARREADY, grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARADDR, ap_CS_fsm_state71, ap_CS_fsm_state72, sext_ln67_fu_350_p1)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (m_axi_gmem0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem0_ARADDR <= sext_ln67_fu_350_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            m_axi_gmem0_ARADDR <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARADDR;
        else 
            m_axi_gmem0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem0_ARBURST_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARBURST, ap_CS_fsm_state71, ap_CS_fsm_state72)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            m_axi_gmem0_ARBURST <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARBURST;
        else 
            m_axi_gmem0_ARBURST <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem0_ARCACHE_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARCACHE, ap_CS_fsm_state71, ap_CS_fsm_state72)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            m_axi_gmem0_ARCACHE <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARCACHE;
        else 
            m_axi_gmem0_ARCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem0_ARID_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARID, ap_CS_fsm_state71, ap_CS_fsm_state72)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            m_axi_gmem0_ARID <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARID;
        else 
            m_axi_gmem0_ARID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem0_ARLEN_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, m_axi_gmem0_ARREADY, grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARLEN, ap_CS_fsm_state71, ap_CS_fsm_state72)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (m_axi_gmem0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem0_ARLEN <= ap_const_lv32_9FB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            m_axi_gmem0_ARLEN <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARLEN;
        else 
            m_axi_gmem0_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem0_ARLOCK_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARLOCK, ap_CS_fsm_state71, ap_CS_fsm_state72)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            m_axi_gmem0_ARLOCK <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARLOCK;
        else 
            m_axi_gmem0_ARLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem0_ARPROT_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARPROT, ap_CS_fsm_state71, ap_CS_fsm_state72)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            m_axi_gmem0_ARPROT <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARPROT;
        else 
            m_axi_gmem0_ARPROT <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem0_ARQOS_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARQOS, ap_CS_fsm_state71, ap_CS_fsm_state72)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            m_axi_gmem0_ARQOS <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARQOS;
        else 
            m_axi_gmem0_ARQOS <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem0_ARREGION_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARREGION, ap_CS_fsm_state71, ap_CS_fsm_state72)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            m_axi_gmem0_ARREGION <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARREGION;
        else 
            m_axi_gmem0_ARREGION <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem0_ARSIZE_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARSIZE, ap_CS_fsm_state71, ap_CS_fsm_state72)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            m_axi_gmem0_ARSIZE <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARSIZE;
        else 
            m_axi_gmem0_ARSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem0_ARUSER_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARUSER, ap_CS_fsm_state71, ap_CS_fsm_state72)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            m_axi_gmem0_ARUSER <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARUSER;
        else 
            m_axi_gmem0_ARUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem0_ARVALID_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, m_axi_gmem0_ARREADY, grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARVALID, ap_CS_fsm_state71, ap_CS_fsm_state72)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (m_axi_gmem0_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem0_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            m_axi_gmem0_ARVALID <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_ARVALID;
        else 
            m_axi_gmem0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem0_AWID <= ap_const_lv1_0;
    m_axi_gmem0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem0_AWVALID <= ap_const_logic_0;
    m_axi_gmem0_BREADY <= ap_const_logic_0;

    m_axi_gmem0_RREADY_assign_proc : process(grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_RREADY, ap_CS_fsm_state71, ap_CS_fsm_state72)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            m_axi_gmem0_RREADY <= grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193_m_axi_gmem0_RREADY;
        else 
            m_axi_gmem0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem0_WDATA <= ap_const_lv32_0;
    m_axi_gmem0_WID <= ap_const_lv1_0;
    m_axi_gmem0_WLAST <= ap_const_logic_0;
    m_axi_gmem0_WSTRB <= ap_const_lv4_0;
    m_axi_gmem0_WUSER <= ap_const_lv1_0;
    m_axi_gmem0_WVALID <= ap_const_logic_0;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

        sext_ln67_fu_350_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_340_p4),64));

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln_fu_340_p4 <= in1(63 downto 2);
end behav;
