// Seed: 2031513398
module module_0 (
    output wor  id_0,
    output wire id_1,
    output tri  id_2
);
  assign id_0 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd4,
    parameter id_5 = 32'd76,
    parameter id_6 = 32'd83
) (
    output wand  id_0,
    input  tri1  _id_1,
    input  uwire id_2,
    output wand  id_3
);
  wire _id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0
  );
  assign modCall_1.id_0 = 0;
  wire [(  id_5  ) : id_1] _id_6;
  parameter id_7 = -1;
  logic [id_5 : (  id_6  )] id_8;
  ;
  assign id_8 = id_6;
endmodule
