// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dct,hls_ip_2016_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=10.790000,HLS_SYN_LAT=507,HLS_SYN_TPT=374,HLS_SYN_MEM=4,HLS_SYN_DSP=8,HLS_SYN_FF=1505,HLS_SYN_LUT=613}" *)

module dct (
        ap_clk,
        ap_rst,
        input_r_address0,
        input_r_ce0,
        input_r_d0,
        input_r_q0,
        input_r_we0,
        input_r_address1,
        input_r_ce1,
        input_r_d1,
        input_r_q1,
        input_r_we1,
        output_r_address0,
        output_r_ce0,
        output_r_d0,
        output_r_q0,
        output_r_we0,
        output_r_address1,
        output_r_ce1,
        output_r_d1,
        output_r_q1,
        output_r_we1,
        ap_done,
        ap_start,
        ap_ready,
        ap_idle
);

parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv16_0 = 16'b0000000000000000;

input   ap_clk;
input   ap_rst;
output  [5:0] input_r_address0;
output   input_r_ce0;
output  [15:0] input_r_d0;
input  [15:0] input_r_q0;
output   input_r_we0;
output  [5:0] input_r_address1;
output   input_r_ce1;
output  [15:0] input_r_d1;
input  [15:0] input_r_q1;
output   input_r_we1;
output  [5:0] output_r_address0;
output   output_r_ce0;
output  [15:0] output_r_d0;
input  [15:0] output_r_q0;
output   output_r_we0;
output  [5:0] output_r_address1;
output   output_r_ce1;
output  [15:0] output_r_d1;
input  [15:0] output_r_q1;
output   output_r_we1;
output   ap_done;
input   ap_start;
output   ap_ready;
output   ap_idle;

reg ap_idle;

wire   [15:0] buf_2d_in_0_i_q0;
wire   [15:0] buf_2d_in_0_t_q0;
wire   [15:0] buf_2d_in_1_i_q0;
wire   [15:0] buf_2d_in_1_t_q0;
wire   [15:0] buf_2d_in_2_i_q0;
wire   [15:0] buf_2d_in_2_t_q0;
wire   [15:0] buf_2d_in_3_i_q0;
wire   [15:0] buf_2d_in_3_t_q0;
wire   [15:0] buf_2d_in_4_i_q0;
wire   [15:0] buf_2d_in_4_t_q0;
wire   [15:0] buf_2d_in_5_i_q0;
wire   [15:0] buf_2d_in_5_t_q0;
wire   [15:0] buf_2d_in_6_i_q0;
wire   [15:0] buf_2d_in_6_t_q0;
wire   [15:0] buf_2d_in_7_i_q0;
wire   [15:0] buf_2d_in_7_t_q0;
wire   [15:0] buf_2d_out_i_q0;
wire   [15:0] buf_2d_out_t_q0;
wire    dct_read_data_U0_ap_start;
wire    dct_read_data_U0_ap_done;
reg    dct_read_data_U0_ap_continue;
wire    dct_read_data_U0_ap_idle;
wire    dct_read_data_U0_ap_ready;
wire   [5:0] dct_read_data_U0_input_r_address0;
wire    dct_read_data_U0_input_r_ce0;
wire   [2:0] dct_read_data_U0_buf_0_address0;
wire    dct_read_data_U0_buf_0_ce0;
wire    dct_read_data_U0_buf_0_we0;
wire   [15:0] dct_read_data_U0_buf_0_d0;
wire   [2:0] dct_read_data_U0_buf_1_address0;
wire    dct_read_data_U0_buf_1_ce0;
wire    dct_read_data_U0_buf_1_we0;
wire   [15:0] dct_read_data_U0_buf_1_d0;
wire   [2:0] dct_read_data_U0_buf_2_address0;
wire    dct_read_data_U0_buf_2_ce0;
wire    dct_read_data_U0_buf_2_we0;
wire   [15:0] dct_read_data_U0_buf_2_d0;
wire   [2:0] dct_read_data_U0_buf_3_address0;
wire    dct_read_data_U0_buf_3_ce0;
wire    dct_read_data_U0_buf_3_we0;
wire   [15:0] dct_read_data_U0_buf_3_d0;
wire   [2:0] dct_read_data_U0_buf_4_address0;
wire    dct_read_data_U0_buf_4_ce0;
wire    dct_read_data_U0_buf_4_we0;
wire   [15:0] dct_read_data_U0_buf_4_d0;
wire   [2:0] dct_read_data_U0_buf_5_address0;
wire    dct_read_data_U0_buf_5_ce0;
wire    dct_read_data_U0_buf_5_we0;
wire   [15:0] dct_read_data_U0_buf_5_d0;
wire   [2:0] dct_read_data_U0_buf_6_address0;
wire    dct_read_data_U0_buf_6_ce0;
wire    dct_read_data_U0_buf_6_we0;
wire   [15:0] dct_read_data_U0_buf_6_d0;
wire   [2:0] dct_read_data_U0_buf_7_address0;
wire    dct_read_data_U0_buf_7_ce0;
wire    dct_read_data_U0_buf_7_we0;
wire   [15:0] dct_read_data_U0_buf_7_d0;
wire    dct_read_data_U0_buf_6_pipo_status;
reg    ap_reg_dct_read_data_U0_buf_6_pipo_status;
reg    ap_sig_dct_read_data_U0_buf_6_pipo_status;
reg    ap_chn_write_dct_read_data_U0_buf_2d_in_6;
wire    dct_read_data_U0_buf_5_pipo_status;
reg    ap_reg_dct_read_data_U0_buf_5_pipo_status;
reg    ap_sig_dct_read_data_U0_buf_5_pipo_status;
reg    ap_chn_write_dct_read_data_U0_buf_2d_in_5;
wire    dct_read_data_U0_buf_4_pipo_status;
reg    ap_reg_dct_read_data_U0_buf_4_pipo_status;
reg    ap_sig_dct_read_data_U0_buf_4_pipo_status;
reg    ap_chn_write_dct_read_data_U0_buf_2d_in_4;
wire    dct_read_data_U0_buf_3_pipo_status;
reg    ap_reg_dct_read_data_U0_buf_3_pipo_status;
reg    ap_sig_dct_read_data_U0_buf_3_pipo_status;
reg    ap_chn_write_dct_read_data_U0_buf_2d_in_3;
wire    dct_read_data_U0_buf_2_pipo_status;
reg    ap_reg_dct_read_data_U0_buf_2_pipo_status;
reg    ap_sig_dct_read_data_U0_buf_2_pipo_status;
reg    ap_chn_write_dct_read_data_U0_buf_2d_in_2;
wire    dct_read_data_U0_buf_1_pipo_status;
reg    ap_reg_dct_read_data_U0_buf_1_pipo_status;
reg    ap_sig_dct_read_data_U0_buf_1_pipo_status;
reg    ap_chn_write_dct_read_data_U0_buf_2d_in_1;
wire    dct_read_data_U0_buf_0_pipo_status;
reg    ap_reg_dct_read_data_U0_buf_0_pipo_status;
reg    ap_sig_dct_read_data_U0_buf_0_pipo_status;
reg    ap_chn_write_dct_read_data_U0_buf_2d_in_0;
wire    dct_read_data_U0_buf_7_pipo_status;
reg    ap_reg_dct_read_data_U0_buf_7_pipo_status;
reg    ap_sig_dct_read_data_U0_buf_7_pipo_status;
reg    ap_chn_write_dct_read_data_U0_buf_2d_in_7;
wire    dct_dct_2d_U0_ap_start;
wire    dct_dct_2d_U0_ap_done;
wire    dct_dct_2d_U0_ap_continue;
wire    dct_dct_2d_U0_ap_idle;
wire    dct_dct_2d_U0_ap_ready;
wire   [2:0] dct_dct_2d_U0_in_block_0_address0;
wire    dct_dct_2d_U0_in_block_0_ce0;
wire   [2:0] dct_dct_2d_U0_in_block_1_address0;
wire    dct_dct_2d_U0_in_block_1_ce0;
wire   [2:0] dct_dct_2d_U0_in_block_2_address0;
wire    dct_dct_2d_U0_in_block_2_ce0;
wire   [2:0] dct_dct_2d_U0_in_block_3_address0;
wire    dct_dct_2d_U0_in_block_3_ce0;
wire   [2:0] dct_dct_2d_U0_in_block_4_address0;
wire    dct_dct_2d_U0_in_block_4_ce0;
wire   [2:0] dct_dct_2d_U0_in_block_5_address0;
wire    dct_dct_2d_U0_in_block_5_ce0;
wire   [2:0] dct_dct_2d_U0_in_block_6_address0;
wire    dct_dct_2d_U0_in_block_6_ce0;
wire   [2:0] dct_dct_2d_U0_in_block_7_address0;
wire    dct_dct_2d_U0_in_block_7_ce0;
wire   [5:0] dct_dct_2d_U0_out_block_address0;
wire    dct_dct_2d_U0_out_block_ce0;
wire    dct_dct_2d_U0_out_block_we0;
wire   [15:0] dct_dct_2d_U0_out_block_d0;
wire    ap_chn_write_dct_dct_2d_U0_buf_2d_out;
wire    dct_dct_2d_U0_out_block_pipo_status;
wire    dct_write_data_U0_ap_start;
wire    dct_write_data_U0_ap_done;
wire    dct_write_data_U0_ap_continue;
wire    dct_write_data_U0_ap_idle;
wire    dct_write_data_U0_ap_ready;
wire   [5:0] dct_write_data_U0_buf_r_address0;
wire    dct_write_data_U0_buf_r_ce0;
wire   [5:0] dct_write_data_U0_output_r_address0;
wire    dct_write_data_U0_output_r_ce0;
wire    dct_write_data_U0_output_r_we0;
wire   [15:0] dct_write_data_U0_output_r_d0;
wire    ap_sig_hs_continue;
wire    buf_2d_in_0_i_full_n;
wire    buf_2d_in_0_t_empty_n;
wire    buf_2d_in_1_i_full_n;
wire    buf_2d_in_1_t_empty_n;
wire    buf_2d_in_2_i_full_n;
wire    buf_2d_in_2_t_empty_n;
wire    buf_2d_in_3_i_full_n;
wire    buf_2d_in_3_t_empty_n;
wire    buf_2d_in_4_i_full_n;
wire    buf_2d_in_4_t_empty_n;
wire    buf_2d_in_5_i_full_n;
wire    buf_2d_in_5_t_empty_n;
wire    buf_2d_in_6_i_full_n;
wire    buf_2d_in_6_t_empty_n;
wire    buf_2d_in_7_i_full_n;
wire    buf_2d_in_7_t_empty_n;
wire    buf_2d_out_i_full_n;
wire    buf_2d_out_t_empty_n;
reg    ap_sig_hs_done;
wire    ap_sig_hs_ready;

// power-on initialization
initial begin
#0 ap_reg_dct_read_data_U0_buf_6_pipo_status = 1'b0;
#0 ap_reg_dct_read_data_U0_buf_5_pipo_status = 1'b0;
#0 ap_reg_dct_read_data_U0_buf_4_pipo_status = 1'b0;
#0 ap_reg_dct_read_data_U0_buf_3_pipo_status = 1'b0;
#0 ap_reg_dct_read_data_U0_buf_2_pipo_status = 1'b0;
#0 ap_reg_dct_read_data_U0_buf_1_pipo_status = 1'b0;
#0 ap_reg_dct_read_data_U0_buf_0_pipo_status = 1'b0;
#0 ap_reg_dct_read_data_U0_buf_7_pipo_status = 1'b0;
end

dct_buf_2d_in_0 #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dct_read_data_U0_buf_0_address0),
    .i_ce0(dct_read_data_U0_buf_0_ce0),
    .i_we0(dct_read_data_U0_buf_0_we0),
    .i_d0(dct_read_data_U0_buf_0_d0),
    .i_q0(buf_2d_in_0_i_q0),
    .t_address0(dct_dct_2d_U0_in_block_0_address0),
    .t_ce0(dct_dct_2d_U0_in_block_0_ce0),
    .t_we0(1'b0),
    .t_d0(ap_const_lv16_0),
    .t_q0(buf_2d_in_0_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(buf_2d_in_0_i_full_n),
    .i_write(ap_chn_write_dct_read_data_U0_buf_2d_in_0),
    .t_empty_n(buf_2d_in_0_t_empty_n),
    .t_read(dct_dct_2d_U0_ap_ready)
);

dct_buf_2d_in_0 #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dct_read_data_U0_buf_1_address0),
    .i_ce0(dct_read_data_U0_buf_1_ce0),
    .i_we0(dct_read_data_U0_buf_1_we0),
    .i_d0(dct_read_data_U0_buf_1_d0),
    .i_q0(buf_2d_in_1_i_q0),
    .t_address0(dct_dct_2d_U0_in_block_1_address0),
    .t_ce0(dct_dct_2d_U0_in_block_1_ce0),
    .t_we0(1'b0),
    .t_d0(ap_const_lv16_0),
    .t_q0(buf_2d_in_1_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(buf_2d_in_1_i_full_n),
    .i_write(ap_chn_write_dct_read_data_U0_buf_2d_in_1),
    .t_empty_n(buf_2d_in_1_t_empty_n),
    .t_read(dct_dct_2d_U0_ap_ready)
);

dct_buf_2d_in_0 #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dct_read_data_U0_buf_2_address0),
    .i_ce0(dct_read_data_U0_buf_2_ce0),
    .i_we0(dct_read_data_U0_buf_2_we0),
    .i_d0(dct_read_data_U0_buf_2_d0),
    .i_q0(buf_2d_in_2_i_q0),
    .t_address0(dct_dct_2d_U0_in_block_2_address0),
    .t_ce0(dct_dct_2d_U0_in_block_2_ce0),
    .t_we0(1'b0),
    .t_d0(ap_const_lv16_0),
    .t_q0(buf_2d_in_2_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(buf_2d_in_2_i_full_n),
    .i_write(ap_chn_write_dct_read_data_U0_buf_2d_in_2),
    .t_empty_n(buf_2d_in_2_t_empty_n),
    .t_read(dct_dct_2d_U0_ap_ready)
);

dct_buf_2d_in_0 #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dct_read_data_U0_buf_3_address0),
    .i_ce0(dct_read_data_U0_buf_3_ce0),
    .i_we0(dct_read_data_U0_buf_3_we0),
    .i_d0(dct_read_data_U0_buf_3_d0),
    .i_q0(buf_2d_in_3_i_q0),
    .t_address0(dct_dct_2d_U0_in_block_3_address0),
    .t_ce0(dct_dct_2d_U0_in_block_3_ce0),
    .t_we0(1'b0),
    .t_d0(ap_const_lv16_0),
    .t_q0(buf_2d_in_3_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(buf_2d_in_3_i_full_n),
    .i_write(ap_chn_write_dct_read_data_U0_buf_2d_in_3),
    .t_empty_n(buf_2d_in_3_t_empty_n),
    .t_read(dct_dct_2d_U0_ap_ready)
);

dct_buf_2d_in_0 #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dct_read_data_U0_buf_4_address0),
    .i_ce0(dct_read_data_U0_buf_4_ce0),
    .i_we0(dct_read_data_U0_buf_4_we0),
    .i_d0(dct_read_data_U0_buf_4_d0),
    .i_q0(buf_2d_in_4_i_q0),
    .t_address0(dct_dct_2d_U0_in_block_4_address0),
    .t_ce0(dct_dct_2d_U0_in_block_4_ce0),
    .t_we0(1'b0),
    .t_d0(ap_const_lv16_0),
    .t_q0(buf_2d_in_4_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(buf_2d_in_4_i_full_n),
    .i_write(ap_chn_write_dct_read_data_U0_buf_2d_in_4),
    .t_empty_n(buf_2d_in_4_t_empty_n),
    .t_read(dct_dct_2d_U0_ap_ready)
);

dct_buf_2d_in_0 #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dct_read_data_U0_buf_5_address0),
    .i_ce0(dct_read_data_U0_buf_5_ce0),
    .i_we0(dct_read_data_U0_buf_5_we0),
    .i_d0(dct_read_data_U0_buf_5_d0),
    .i_q0(buf_2d_in_5_i_q0),
    .t_address0(dct_dct_2d_U0_in_block_5_address0),
    .t_ce0(dct_dct_2d_U0_in_block_5_ce0),
    .t_we0(1'b0),
    .t_d0(ap_const_lv16_0),
    .t_q0(buf_2d_in_5_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(buf_2d_in_5_i_full_n),
    .i_write(ap_chn_write_dct_read_data_U0_buf_2d_in_5),
    .t_empty_n(buf_2d_in_5_t_empty_n),
    .t_read(dct_dct_2d_U0_ap_ready)
);

dct_buf_2d_in_0 #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dct_read_data_U0_buf_6_address0),
    .i_ce0(dct_read_data_U0_buf_6_ce0),
    .i_we0(dct_read_data_U0_buf_6_we0),
    .i_d0(dct_read_data_U0_buf_6_d0),
    .i_q0(buf_2d_in_6_i_q0),
    .t_address0(dct_dct_2d_U0_in_block_6_address0),
    .t_ce0(dct_dct_2d_U0_in_block_6_ce0),
    .t_we0(1'b0),
    .t_d0(ap_const_lv16_0),
    .t_q0(buf_2d_in_6_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(buf_2d_in_6_i_full_n),
    .i_write(ap_chn_write_dct_read_data_U0_buf_2d_in_6),
    .t_empty_n(buf_2d_in_6_t_empty_n),
    .t_read(dct_dct_2d_U0_ap_ready)
);

dct_buf_2d_in_0 #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dct_read_data_U0_buf_7_address0),
    .i_ce0(dct_read_data_U0_buf_7_ce0),
    .i_we0(dct_read_data_U0_buf_7_we0),
    .i_d0(dct_read_data_U0_buf_7_d0),
    .i_q0(buf_2d_in_7_i_q0),
    .t_address0(dct_dct_2d_U0_in_block_7_address0),
    .t_ce0(dct_dct_2d_U0_in_block_7_ce0),
    .t_we0(1'b0),
    .t_d0(ap_const_lv16_0),
    .t_q0(buf_2d_in_7_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(buf_2d_in_7_i_full_n),
    .i_write(ap_chn_write_dct_read_data_U0_buf_2d_in_7),
    .t_empty_n(buf_2d_in_7_t_empty_n),
    .t_read(dct_dct_2d_U0_ap_ready)
);

dct_buf_2d_out #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_2d_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dct_dct_2d_U0_out_block_address0),
    .i_ce0(dct_dct_2d_U0_out_block_ce0),
    .i_we0(dct_dct_2d_U0_out_block_we0),
    .i_d0(dct_dct_2d_U0_out_block_d0),
    .i_q0(buf_2d_out_i_q0),
    .t_address0(dct_write_data_U0_buf_r_address0),
    .t_ce0(dct_write_data_U0_buf_r_ce0),
    .t_we0(1'b0),
    .t_d0(ap_const_lv16_0),
    .t_q0(buf_2d_out_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(buf_2d_out_i_full_n),
    .i_write(dct_dct_2d_U0_ap_done),
    .t_empty_n(buf_2d_out_t_empty_n),
    .t_read(dct_write_data_U0_ap_ready)
);

dct_read_data dct_read_data_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dct_read_data_U0_ap_start),
    .ap_done(dct_read_data_U0_ap_done),
    .ap_continue(dct_read_data_U0_ap_continue),
    .ap_idle(dct_read_data_U0_ap_idle),
    .ap_ready(dct_read_data_U0_ap_ready),
    .input_r_address0(dct_read_data_U0_input_r_address0),
    .input_r_ce0(dct_read_data_U0_input_r_ce0),
    .input_r_q0(input_r_q0),
    .buf_0_address0(dct_read_data_U0_buf_0_address0),
    .buf_0_ce0(dct_read_data_U0_buf_0_ce0),
    .buf_0_we0(dct_read_data_U0_buf_0_we0),
    .buf_0_d0(dct_read_data_U0_buf_0_d0),
    .buf_1_address0(dct_read_data_U0_buf_1_address0),
    .buf_1_ce0(dct_read_data_U0_buf_1_ce0),
    .buf_1_we0(dct_read_data_U0_buf_1_we0),
    .buf_1_d0(dct_read_data_U0_buf_1_d0),
    .buf_2_address0(dct_read_data_U0_buf_2_address0),
    .buf_2_ce0(dct_read_data_U0_buf_2_ce0),
    .buf_2_we0(dct_read_data_U0_buf_2_we0),
    .buf_2_d0(dct_read_data_U0_buf_2_d0),
    .buf_3_address0(dct_read_data_U0_buf_3_address0),
    .buf_3_ce0(dct_read_data_U0_buf_3_ce0),
    .buf_3_we0(dct_read_data_U0_buf_3_we0),
    .buf_3_d0(dct_read_data_U0_buf_3_d0),
    .buf_4_address0(dct_read_data_U0_buf_4_address0),
    .buf_4_ce0(dct_read_data_U0_buf_4_ce0),
    .buf_4_we0(dct_read_data_U0_buf_4_we0),
    .buf_4_d0(dct_read_data_U0_buf_4_d0),
    .buf_5_address0(dct_read_data_U0_buf_5_address0),
    .buf_5_ce0(dct_read_data_U0_buf_5_ce0),
    .buf_5_we0(dct_read_data_U0_buf_5_we0),
    .buf_5_d0(dct_read_data_U0_buf_5_d0),
    .buf_6_address0(dct_read_data_U0_buf_6_address0),
    .buf_6_ce0(dct_read_data_U0_buf_6_ce0),
    .buf_6_we0(dct_read_data_U0_buf_6_we0),
    .buf_6_d0(dct_read_data_U0_buf_6_d0),
    .buf_7_address0(dct_read_data_U0_buf_7_address0),
    .buf_7_ce0(dct_read_data_U0_buf_7_ce0),
    .buf_7_we0(dct_read_data_U0_buf_7_we0),
    .buf_7_d0(dct_read_data_U0_buf_7_d0)
);

dct_dct_2d dct_dct_2d_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dct_dct_2d_U0_ap_start),
    .ap_done(dct_dct_2d_U0_ap_done),
    .ap_continue(dct_dct_2d_U0_ap_continue),
    .ap_idle(dct_dct_2d_U0_ap_idle),
    .ap_ready(dct_dct_2d_U0_ap_ready),
    .in_block_0_address0(dct_dct_2d_U0_in_block_0_address0),
    .in_block_0_ce0(dct_dct_2d_U0_in_block_0_ce0),
    .in_block_0_q0(buf_2d_in_0_t_q0),
    .in_block_1_address0(dct_dct_2d_U0_in_block_1_address0),
    .in_block_1_ce0(dct_dct_2d_U0_in_block_1_ce0),
    .in_block_1_q0(buf_2d_in_1_t_q0),
    .in_block_2_address0(dct_dct_2d_U0_in_block_2_address0),
    .in_block_2_ce0(dct_dct_2d_U0_in_block_2_ce0),
    .in_block_2_q0(buf_2d_in_2_t_q0),
    .in_block_3_address0(dct_dct_2d_U0_in_block_3_address0),
    .in_block_3_ce0(dct_dct_2d_U0_in_block_3_ce0),
    .in_block_3_q0(buf_2d_in_3_t_q0),
    .in_block_4_address0(dct_dct_2d_U0_in_block_4_address0),
    .in_block_4_ce0(dct_dct_2d_U0_in_block_4_ce0),
    .in_block_4_q0(buf_2d_in_4_t_q0),
    .in_block_5_address0(dct_dct_2d_U0_in_block_5_address0),
    .in_block_5_ce0(dct_dct_2d_U0_in_block_5_ce0),
    .in_block_5_q0(buf_2d_in_5_t_q0),
    .in_block_6_address0(dct_dct_2d_U0_in_block_6_address0),
    .in_block_6_ce0(dct_dct_2d_U0_in_block_6_ce0),
    .in_block_6_q0(buf_2d_in_6_t_q0),
    .in_block_7_address0(dct_dct_2d_U0_in_block_7_address0),
    .in_block_7_ce0(dct_dct_2d_U0_in_block_7_ce0),
    .in_block_7_q0(buf_2d_in_7_t_q0),
    .out_block_address0(dct_dct_2d_U0_out_block_address0),
    .out_block_ce0(dct_dct_2d_U0_out_block_ce0),
    .out_block_we0(dct_dct_2d_U0_out_block_we0),
    .out_block_d0(dct_dct_2d_U0_out_block_d0)
);

dct_write_data dct_write_data_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dct_write_data_U0_ap_start),
    .ap_done(dct_write_data_U0_ap_done),
    .ap_continue(dct_write_data_U0_ap_continue),
    .ap_idle(dct_write_data_U0_ap_idle),
    .ap_ready(dct_write_data_U0_ap_ready),
    .buf_r_address0(dct_write_data_U0_buf_r_address0),
    .buf_r_ce0(dct_write_data_U0_buf_r_ce0),
    .buf_r_q0(buf_2d_out_t_q0),
    .output_r_address0(dct_write_data_U0_output_r_address0),
    .output_r_ce0(dct_write_data_U0_output_r_ce0),
    .output_r_we0(dct_write_data_U0_output_r_we0),
    .output_r_d0(dct_write_data_U0_output_r_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_dct_read_data_U0_buf_0_pipo_status <= 1'b0;
    end else begin
        if (((1'b1 == dct_read_data_U0_ap_done) & (1'b1 == dct_read_data_U0_ap_continue))) begin
            ap_reg_dct_read_data_U0_buf_0_pipo_status <= 1'b0;
        end else if (((1'b1 == dct_read_data_U0_ap_done) & (1'b1 == dct_read_data_U0_buf_0_pipo_status))) begin
            ap_reg_dct_read_data_U0_buf_0_pipo_status <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_dct_read_data_U0_buf_1_pipo_status <= 1'b0;
    end else begin
        if (((1'b1 == dct_read_data_U0_ap_done) & (1'b1 == dct_read_data_U0_ap_continue))) begin
            ap_reg_dct_read_data_U0_buf_1_pipo_status <= 1'b0;
        end else if (((1'b1 == dct_read_data_U0_ap_done) & (1'b1 == dct_read_data_U0_buf_1_pipo_status))) begin
            ap_reg_dct_read_data_U0_buf_1_pipo_status <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_dct_read_data_U0_buf_2_pipo_status <= 1'b0;
    end else begin
        if (((1'b1 == dct_read_data_U0_ap_done) & (1'b1 == dct_read_data_U0_ap_continue))) begin
            ap_reg_dct_read_data_U0_buf_2_pipo_status <= 1'b0;
        end else if (((1'b1 == dct_read_data_U0_ap_done) & (1'b1 == dct_read_data_U0_buf_2_pipo_status))) begin
            ap_reg_dct_read_data_U0_buf_2_pipo_status <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_dct_read_data_U0_buf_3_pipo_status <= 1'b0;
    end else begin
        if (((1'b1 == dct_read_data_U0_ap_done) & (1'b1 == dct_read_data_U0_ap_continue))) begin
            ap_reg_dct_read_data_U0_buf_3_pipo_status <= 1'b0;
        end else if (((1'b1 == dct_read_data_U0_ap_done) & (1'b1 == dct_read_data_U0_buf_3_pipo_status))) begin
            ap_reg_dct_read_data_U0_buf_3_pipo_status <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_dct_read_data_U0_buf_4_pipo_status <= 1'b0;
    end else begin
        if (((1'b1 == dct_read_data_U0_ap_done) & (1'b1 == dct_read_data_U0_ap_continue))) begin
            ap_reg_dct_read_data_U0_buf_4_pipo_status <= 1'b0;
        end else if (((1'b1 == dct_read_data_U0_ap_done) & (1'b1 == dct_read_data_U0_buf_4_pipo_status))) begin
            ap_reg_dct_read_data_U0_buf_4_pipo_status <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_dct_read_data_U0_buf_5_pipo_status <= 1'b0;
    end else begin
        if (((1'b1 == dct_read_data_U0_ap_done) & (1'b1 == dct_read_data_U0_ap_continue))) begin
            ap_reg_dct_read_data_U0_buf_5_pipo_status <= 1'b0;
        end else if (((1'b1 == dct_read_data_U0_ap_done) & (1'b1 == dct_read_data_U0_buf_5_pipo_status))) begin
            ap_reg_dct_read_data_U0_buf_5_pipo_status <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_dct_read_data_U0_buf_6_pipo_status <= 1'b0;
    end else begin
        if (((1'b1 == dct_read_data_U0_ap_done) & (1'b1 == dct_read_data_U0_ap_continue))) begin
            ap_reg_dct_read_data_U0_buf_6_pipo_status <= 1'b0;
        end else if (((1'b1 == dct_read_data_U0_ap_done) & (1'b1 == dct_read_data_U0_buf_6_pipo_status))) begin
            ap_reg_dct_read_data_U0_buf_6_pipo_status <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_dct_read_data_U0_buf_7_pipo_status <= 1'b0;
    end else begin
        if (((1'b1 == dct_read_data_U0_ap_done) & (1'b1 == dct_read_data_U0_ap_continue))) begin
            ap_reg_dct_read_data_U0_buf_7_pipo_status <= 1'b0;
        end else if (((1'b1 == dct_read_data_U0_ap_done) & (1'b1 == dct_read_data_U0_buf_7_pipo_status))) begin
            ap_reg_dct_read_data_U0_buf_7_pipo_status <= 1'b1;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_dct_read_data_U0_buf_0_pipo_status)) begin
        ap_chn_write_dct_read_data_U0_buf_2d_in_0 = 1'b0;
    end else begin
        ap_chn_write_dct_read_data_U0_buf_2d_in_0 = dct_read_data_U0_ap_done;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_dct_read_data_U0_buf_1_pipo_status)) begin
        ap_chn_write_dct_read_data_U0_buf_2d_in_1 = 1'b0;
    end else begin
        ap_chn_write_dct_read_data_U0_buf_2d_in_1 = dct_read_data_U0_ap_done;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_dct_read_data_U0_buf_2_pipo_status)) begin
        ap_chn_write_dct_read_data_U0_buf_2d_in_2 = 1'b0;
    end else begin
        ap_chn_write_dct_read_data_U0_buf_2d_in_2 = dct_read_data_U0_ap_done;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_dct_read_data_U0_buf_3_pipo_status)) begin
        ap_chn_write_dct_read_data_U0_buf_2d_in_3 = 1'b0;
    end else begin
        ap_chn_write_dct_read_data_U0_buf_2d_in_3 = dct_read_data_U0_ap_done;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_dct_read_data_U0_buf_4_pipo_status)) begin
        ap_chn_write_dct_read_data_U0_buf_2d_in_4 = 1'b0;
    end else begin
        ap_chn_write_dct_read_data_U0_buf_2d_in_4 = dct_read_data_U0_ap_done;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_dct_read_data_U0_buf_5_pipo_status)) begin
        ap_chn_write_dct_read_data_U0_buf_2d_in_5 = 1'b0;
    end else begin
        ap_chn_write_dct_read_data_U0_buf_2d_in_5 = dct_read_data_U0_ap_done;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_dct_read_data_U0_buf_6_pipo_status)) begin
        ap_chn_write_dct_read_data_U0_buf_2d_in_6 = 1'b0;
    end else begin
        ap_chn_write_dct_read_data_U0_buf_2d_in_6 = dct_read_data_U0_ap_done;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_dct_read_data_U0_buf_7_pipo_status)) begin
        ap_chn_write_dct_read_data_U0_buf_2d_in_7 = 1'b0;
    end else begin
        ap_chn_write_dct_read_data_U0_buf_2d_in_7 = dct_read_data_U0_ap_done;
    end
end

always @ (*) begin
    if (((1'b1 == dct_read_data_U0_ap_idle) & (1'b1 == dct_dct_2d_U0_ap_idle) & (1'b1 == dct_write_data_U0_ap_idle) & (1'b0 == buf_2d_in_0_t_empty_n) & (1'b0 == buf_2d_in_1_t_empty_n) & (1'b0 == buf_2d_in_2_t_empty_n) & (1'b0 == buf_2d_in_3_t_empty_n) & (1'b0 == buf_2d_in_4_t_empty_n) & (1'b0 == buf_2d_in_5_t_empty_n) & (1'b0 == buf_2d_in_6_t_empty_n) & (1'b0 == buf_2d_in_7_t_empty_n) & (1'b0 == buf_2d_out_t_empty_n))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_dct_read_data_U0_buf_0_pipo_status)) begin
        ap_sig_dct_read_data_U0_buf_0_pipo_status = buf_2d_in_0_i_full_n;
    end else begin
        ap_sig_dct_read_data_U0_buf_0_pipo_status = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_dct_read_data_U0_buf_1_pipo_status)) begin
        ap_sig_dct_read_data_U0_buf_1_pipo_status = buf_2d_in_1_i_full_n;
    end else begin
        ap_sig_dct_read_data_U0_buf_1_pipo_status = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_dct_read_data_U0_buf_2_pipo_status)) begin
        ap_sig_dct_read_data_U0_buf_2_pipo_status = buf_2d_in_2_i_full_n;
    end else begin
        ap_sig_dct_read_data_U0_buf_2_pipo_status = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_dct_read_data_U0_buf_3_pipo_status)) begin
        ap_sig_dct_read_data_U0_buf_3_pipo_status = buf_2d_in_3_i_full_n;
    end else begin
        ap_sig_dct_read_data_U0_buf_3_pipo_status = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_dct_read_data_U0_buf_4_pipo_status)) begin
        ap_sig_dct_read_data_U0_buf_4_pipo_status = buf_2d_in_4_i_full_n;
    end else begin
        ap_sig_dct_read_data_U0_buf_4_pipo_status = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_dct_read_data_U0_buf_5_pipo_status)) begin
        ap_sig_dct_read_data_U0_buf_5_pipo_status = buf_2d_in_5_i_full_n;
    end else begin
        ap_sig_dct_read_data_U0_buf_5_pipo_status = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_dct_read_data_U0_buf_6_pipo_status)) begin
        ap_sig_dct_read_data_U0_buf_6_pipo_status = buf_2d_in_6_i_full_n;
    end else begin
        ap_sig_dct_read_data_U0_buf_6_pipo_status = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_dct_read_data_U0_buf_7_pipo_status)) begin
        ap_sig_dct_read_data_U0_buf_7_pipo_status = buf_2d_in_7_i_full_n;
    end else begin
        ap_sig_dct_read_data_U0_buf_7_pipo_status = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == dct_write_data_U0_ap_done)) begin
        ap_sig_hs_done = 1'b1;
    end else begin
        ap_sig_hs_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_dct_read_data_U0_buf_6_pipo_status) & (1'b1 == ap_sig_dct_read_data_U0_buf_5_pipo_status) & (1'b1 == ap_sig_dct_read_data_U0_buf_4_pipo_status) & (1'b1 == ap_sig_dct_read_data_U0_buf_3_pipo_status) & (1'b1 == ap_sig_dct_read_data_U0_buf_2_pipo_status) & (1'b1 == ap_sig_dct_read_data_U0_buf_1_pipo_status) & (1'b1 == ap_sig_dct_read_data_U0_buf_0_pipo_status) & (1'b1 == ap_sig_dct_read_data_U0_buf_7_pipo_status))) begin
        dct_read_data_U0_ap_continue = 1'b1;
    end else begin
        dct_read_data_U0_ap_continue = 1'b0;
    end
end

assign ap_chn_write_dct_dct_2d_U0_buf_2d_out = dct_dct_2d_U0_ap_done;

assign ap_done = ap_sig_hs_done;

assign ap_ready = dct_read_data_U0_ap_ready;

assign ap_sig_hs_continue = 1'b1;

assign ap_sig_hs_ready = dct_read_data_U0_ap_ready;

assign dct_dct_2d_U0_ap_continue = buf_2d_out_i_full_n;

assign dct_dct_2d_U0_ap_start = (buf_2d_in_0_t_empty_n & buf_2d_in_1_t_empty_n & buf_2d_in_2_t_empty_n & buf_2d_in_3_t_empty_n & buf_2d_in_4_t_empty_n & buf_2d_in_5_t_empty_n & buf_2d_in_6_t_empty_n & buf_2d_in_7_t_empty_n);

assign dct_dct_2d_U0_out_block_pipo_status = buf_2d_out_i_full_n;

assign dct_read_data_U0_ap_start = ap_start;

assign dct_read_data_U0_buf_0_pipo_status = buf_2d_in_0_i_full_n;

assign dct_read_data_U0_buf_1_pipo_status = buf_2d_in_1_i_full_n;

assign dct_read_data_U0_buf_2_pipo_status = buf_2d_in_2_i_full_n;

assign dct_read_data_U0_buf_3_pipo_status = buf_2d_in_3_i_full_n;

assign dct_read_data_U0_buf_4_pipo_status = buf_2d_in_4_i_full_n;

assign dct_read_data_U0_buf_5_pipo_status = buf_2d_in_5_i_full_n;

assign dct_read_data_U0_buf_6_pipo_status = buf_2d_in_6_i_full_n;

assign dct_read_data_U0_buf_7_pipo_status = buf_2d_in_7_i_full_n;

assign dct_write_data_U0_ap_continue = 1'b1;

assign dct_write_data_U0_ap_start = buf_2d_out_t_empty_n;

assign input_r_address0 = dct_read_data_U0_input_r_address0;

assign input_r_address1 = ap_const_lv6_0;

assign input_r_ce0 = dct_read_data_U0_input_r_ce0;

assign input_r_ce1 = 1'b0;

assign input_r_d0 = ap_const_lv16_0;

assign input_r_d1 = ap_const_lv16_0;

assign input_r_we0 = 1'b0;

assign input_r_we1 = 1'b0;

assign output_r_address0 = dct_write_data_U0_output_r_address0;

assign output_r_address1 = ap_const_lv6_0;

assign output_r_ce0 = dct_write_data_U0_output_r_ce0;

assign output_r_ce1 = 1'b0;

assign output_r_d0 = dct_write_data_U0_output_r_d0;

assign output_r_d1 = ap_const_lv16_0;

assign output_r_we0 = dct_write_data_U0_output_r_we0;

assign output_r_we1 = 1'b0;

endmodule //dct
