strict digraph "" {
	node [label="\N"];
	"158:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fba378b38d0>",
		fillcolor=turquoise,
		label="158:BL
hselx_pp <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fba378b36d0>]",
		style=filled,
		typ=Block];
	"Leaf_155:AL"	 [def_var="['htrans_pp', 'hselx_pp', 'haddr_pp', 'hsize_pp', 'hwrite_pp']",
		label="Leaf_155:AL"];
	"158:BL" -> "Leaf_155:AL"	 [cond="[]",
		lineno=None];
	"157:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fba378b3910>",
		fillcolor=springgreen,
		label="157:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"157:IF" -> "158:BL"	 [cond="['HRESETn']",
		label="(!HRESETn)",
		lineno=157];
	"162:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fba378b3990>",
		fillcolor=springgreen,
		label="162:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"157:IF" -> "162:IF"	 [cond="['HRESETn']",
		label="!((!HRESETn))",
		lineno=157];
	"156:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fba378ba250>",
		fillcolor=turquoise,
		label="156:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"156:BL" -> "157:IF"	 [cond="[]",
		lineno=None];
	"155:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fba378ba290>",
		clk_sens=False,
		fillcolor=gold,
		label="155:AL",
		sens="['HCLK']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['HTRANS', 'HSIZE', 'sample_bus', 'HADDR', 'HWRITE', 'HSElx', 'HRESETn']"];
	"155:AL" -> "156:BL"	 [cond="[]",
		lineno=None];
	"163:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fba378b3a10>",
		fillcolor=turquoise,
		label="163:BL
haddr_pp <= HADDR[4:2];
hsize_pp <= HSIZE;
htrans_pp <= HTRANS;
hwrite_pp <= HWRITE;
hselx_pp <= HSElx;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fba378b3a50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fba378b3c50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fba378b3d90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7fba378b3ed0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fba378ba050>]",
		style=filled,
		typ=Block];
	"163:BL" -> "Leaf_155:AL"	 [cond="[]",
		lineno=None];
	"162:IF" -> "163:BL"	 [cond="['sample_bus']",
		label=sample_bus,
		lineno=162];
}
