{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606298993667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606298993670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 21:09:53 2020 " "Processing started: Wed Nov 25 21:09:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606298993670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606298993670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off src -c src " "Command: quartus_map --read_settings_files=on --write_settings_files=off src -c src" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606298993670 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606298995423 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606298995423 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s S src.sv(150) " "Verilog HDL Declaration information at src.sv(150): object \"s\" differs only in case from object \"S\" in the same scope" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 150 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606299003861 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B src.sv(151) " "Verilog HDL Declaration information at src.sv(151): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606299003863 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b src.sv(169) " "Verilog HDL Declaration information at src.sv(169): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 169 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606299003863 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "src.sv(352) " "Verilog HDL warning at src.sv(352): extended using \"x\" or \"z\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 352 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606299003863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src.sv 19 19 " "Found 19 design units, including 19 entities, in source file src.sv" { { "Info" "ISGN_ENTITY_NAME" "1 src " "Found entity 1: src" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606299003868 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter32 " "Found entity 2: counter32" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606299003868 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU " "Found entity 3: CPU" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606299003868 ""} { "Info" "ISGN_ENTITY_NAME" "4 ROM " "Found entity 4: ROM" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606299003868 ""} { "Info" "ISGN_ENTITY_NAME" "5 regfile " "Found entity 5: regfile" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606299003868 ""} { "Info" "ISGN_ENTITY_NAME" "6 ALU " "Found entity 6: ALU" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606299003868 ""} { "Info" "ISGN_ENTITY_NAME" "7 adderOV " "Found entity 7: adderOV" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606299003868 ""} { "Info" "ISGN_ENTITY_NAME" "8 adder " "Found entity 8: adder" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606299003868 ""} { "Info" "ISGN_ENTITY_NAME" "9 SLT " "Found entity 9: SLT" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606299003868 ""} { "Info" "ISGN_ENTITY_NAME" "10 shifter " "Found entity 10: shifter" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606299003868 ""} { "Info" "ISGN_ENTITY_NAME" "11 OpPrioDecoder " "Found entity 11: OpPrioDecoder" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606299003868 ""} { "Info" "ISGN_ENTITY_NAME" "12 RTypePrioDecoder " "Found entity 12: RTypePrioDecoder" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606299003868 ""} { "Info" "ISGN_ENTITY_NAME" "13 parameterized_decoder " "Found entity 13: parameterized_decoder" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606299003868 ""} { "Info" "ISGN_ENTITY_NAME" "14 EnabledReg " "Found entity 14: EnabledReg" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 268 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606299003868 ""} { "Info" "ISGN_ENTITY_NAME" "15 ssd " "Found entity 15: ssd" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 279 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606299003868 ""} { "Info" "ISGN_ENTITY_NAME" "16 immExtend " "Found entity 16: immExtend" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606299003868 ""} { "Info" "ISGN_ENTITY_NAME" "17 tristate_active_hi " "Found entity 17: tristate_active_hi" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606299003868 ""} { "Info" "ISGN_ENTITY_NAME" "18 mux4to1 " "Found entity 18: mux4to1" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 356 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606299003868 ""} { "Info" "ISGN_ENTITY_NAME" "19 mux2to1 " "Found entity 19: mux2to1" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 370 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606299003868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606299003868 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "main.sv " "Can't analyze file -- file main.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1606299003885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout src.sv(138) " "Verilog HDL Implicit Net warning at src.sv(138): created implicit net for \"Cout\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606299003885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OV src.sv(138) " "Verilog HDL Implicit Net warning at src.sv(138): created implicit net for \"OV\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606299003885 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "parameterized_decoder src.sv(261) " "Verilog HDL Parameter Declaration warning at src.sv(261): Parameter Declaration in module \"parameterized_decoder\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 261 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1606299003887 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "src " "Elaborating entity \"src\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606299004083 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..1\] src.sv(7) " "Output port \"LEDG\[7..1\]\" at src.sv(7) has no driver" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606299004084 "|src"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter32 counter32:myclock " "Elaborating entity \"counter32\" for hierarchy \"counter32:myclock\"" {  } { { "src.sv" "myclock" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606299004160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:mycpu " "Elaborating entity \"CPU\" for hierarchy \"CPU:mycpu\"" {  } { { "src.sv" "mycpu" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606299004237 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_carry src.sv(37) " "Verilog HDL or VHDL warning at src.sv(37): object \"pc_carry\" assigned a value but never read" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606299004237 "|src|CPU:mycpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 src.sv(89) " "Verilog HDL assignment warning at src.sv(89): truncated value with size 32 to match size of target (17)" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606299004239 "|src|CPU:mycpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..6\] src.sv(35) " "Output port \"LEDR\[9..6\]\" at src.sv(35) has no driver" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606299004239 "|src|CPU:mycpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM CPU:mycpu\|ROM:myrom " "Elaborating entity \"ROM\" for hierarchy \"CPU:mycpu\|ROM:myrom\"" {  } { { "src.sv" "myrom" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606299004318 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "11 0 65535 src.sv(102) " "Verilog HDL warning at src.sv(102): number of words (11) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 102 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1606299004550 "|src|CPU:mycpu|ROM:myrom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 src.sv(98) " "Net \"mem.data_a\" at src.sv(98) has no driver or initial value, using a default initial value '0'" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 98 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606299073214 "|src|CPU:mycpu|ROM:myrom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 src.sv(98) " "Net \"mem.waddr_a\" at src.sv(98) has no driver or initial value, using a default initial value '0'" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 98 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606299073215 "|src|CPU:mycpu|ROM:myrom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 src.sv(98) " "Net \"mem.we_a\" at src.sv(98) has no driver or initial value, using a default initial value '0'" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 98 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606299073215 "|src|CPU:mycpu|ROM:myrom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OpPrioDecoder CPU:mycpu\|OpPrioDecoder:myopdecoder " "Elaborating entity \"OpPrioDecoder\" for hierarchy \"CPU:mycpu\|OpPrioDecoder:myopdecoder\"" {  } { { "src.sv" "myopdecoder" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606299073306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTypePrioDecoder CPU:mycpu\|RTypePrioDecoder:myrtypedecoder " "Elaborating entity \"RTypePrioDecoder\" for hierarchy \"CPU:mycpu\|RTypePrioDecoder:myrtypedecoder\"" {  } { { "src.sv" "myrtypedecoder" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606299073383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile CPU:mycpu\|regfile:myreg " "Elaborating entity \"regfile\" for hierarchy \"CPU:mycpu\|regfile:myreg\"" {  } { { "src.sv" "myreg" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606299073461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parameterized_decoder CPU:mycpu\|regfile:myreg\|parameterized_decoder:decw " "Elaborating entity \"parameterized_decoder\" for hierarchy \"CPU:mycpu\|regfile:myreg\|parameterized_decoder:decw\"" {  } { { "src.sv" "decw" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606299073545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EnabledReg CPU:mycpu\|regfile:myreg\|EnabledReg:bloop\[0\].itk " "Elaborating entity \"EnabledReg\" for hierarchy \"CPU:mycpu\|regfile:myreg\|EnabledReg:bloop\[0\].itk\"" {  } { { "src.sv" "bloop\[0\].itk" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606299073622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immExtend CPU:mycpu\|immExtend:myimm " "Elaborating entity \"immExtend\" for hierarchy \"CPU:mycpu\|immExtend:myimm\"" {  } { { "src.sv" "myimm" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606299073706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 CPU:mycpu\|mux2to1:mux0 " "Elaborating entity \"mux2to1\" for hierarchy \"CPU:mycpu\|mux2to1:mux0\"" {  } { { "src.sv" "mux0" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606299073784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:mycpu\|ALU:myalu " "Elaborating entity \"ALU\" for hierarchy \"CPU:mycpu\|ALU:myalu\"" {  } { { "src.sv" "myalu" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606299073863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderOV CPU:mycpu\|ALU:myalu\|adderOV:add0 " "Elaborating entity \"adderOV\" for hierarchy \"CPU:mycpu\|ALU:myalu\|adderOV:add0\"" {  } { { "src.sv" "add0" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606299073943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder CPU:mycpu\|ALU:myalu\|adderOV:add0\|adder:add0 " "Elaborating entity \"adder\" for hierarchy \"CPU:mycpu\|ALU:myalu\|adderOV:add0\|adder:add0\"" {  } { { "src.sv" "add0" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606299074020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLT CPU:mycpu\|ALU:myalu\|SLT:slt0 " "Elaborating entity \"SLT\" for hierarchy \"CPU:mycpu\|ALU:myalu\|SLT:slt0\"" {  } { { "src.sv" "slt0" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606299074101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 CPU:mycpu\|ALU:myalu\|SLT:slt0\|mux2to1:mux0 " "Elaborating entity \"mux2to1\" for hierarchy \"CPU:mycpu\|ALU:myalu\|SLT:slt0\|mux2to1:mux0\"" {  } { { "src.sv" "mux0" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606299074178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 CPU:mycpu\|ALU:myalu\|mux4to1:mux0 " "Elaborating entity \"mux4to1\" for hierarchy \"CPU:mycpu\|ALU:myalu\|mux4to1:mux0\"" {  } { { "src.sv" "mux0" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606299074257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_active_hi CPU:mycpu\|tristate_active_hi:ALUTest " "Elaborating entity \"tristate_active_hi\" for hierarchy \"CPU:mycpu\|tristate_active_hi:ALUTest\"" {  } { { "src.sv" "ALUTest" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606299074347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_active_hi CPU:mycpu\|tristate_active_hi:ShiftTest " "Elaborating entity \"tristate_active_hi\" for hierarchy \"CPU:mycpu\|tristate_active_hi:ShiftTest\"" {  } { { "src.sv" "ShiftTest" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606299074426 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 src.sv(352) " "Verilog HDL assignment warning at src.sv(352): truncated value with size 16 to match size of target (15)" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606299074428 "|src|CPU:mycpu|tristate_active_hi:ShiftTest"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssd CPU:mycpu\|ssd:ins0 " "Elaborating entity \"ssd\" for hierarchy \"CPU:mycpu\|ssd:ins0\"" {  } { { "src.sv" "ins0" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606299074507 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "U:/ELEC4720/simple-microprocessor/db/src.ram0_ROM_53a6a87d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"U:/ELEC4720/simple-microprocessor/db/src.ram0_ROM_53a6a87d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1606299076324 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:mycpu\|WD\[14\]\" " "Converted tri-state node \"CPU:mycpu\|WD\[14\]\" into a selector" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606299076406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:mycpu\|WD\[13\]\" " "Converted tri-state node \"CPU:mycpu\|WD\[13\]\" into a selector" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606299076406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:mycpu\|WD\[12\]\" " "Converted tri-state node \"CPU:mycpu\|WD\[12\]\" into a selector" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606299076406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:mycpu\|WD\[11\]\" " "Converted tri-state node \"CPU:mycpu\|WD\[11\]\" into a selector" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606299076406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:mycpu\|WD\[10\]\" " "Converted tri-state node \"CPU:mycpu\|WD\[10\]\" into a selector" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606299076406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:mycpu\|WD\[9\]\" " "Converted tri-state node \"CPU:mycpu\|WD\[9\]\" into a selector" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606299076406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:mycpu\|WD\[8\]\" " "Converted tri-state node \"CPU:mycpu\|WD\[8\]\" into a selector" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606299076406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:mycpu\|WD\[7\]\" " "Converted tri-state node \"CPU:mycpu\|WD\[7\]\" into a selector" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606299076406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:mycpu\|WD\[6\]\" " "Converted tri-state node \"CPU:mycpu\|WD\[6\]\" into a selector" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606299076406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:mycpu\|WD\[5\]\" " "Converted tri-state node \"CPU:mycpu\|WD\[5\]\" into a selector" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606299076406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:mycpu\|WD\[4\]\" " "Converted tri-state node \"CPU:mycpu\|WD\[4\]\" into a selector" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606299076406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:mycpu\|WD\[3\]\" " "Converted tri-state node \"CPU:mycpu\|WD\[3\]\" into a selector" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606299076406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:mycpu\|WD\[2\]\" " "Converted tri-state node \"CPU:mycpu\|WD\[2\]\" into a selector" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606299076406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:mycpu\|WD\[1\]\" " "Converted tri-state node \"CPU:mycpu\|WD\[1\]\" into a selector" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606299076406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:mycpu\|WD\[0\]\" " "Converted tri-state node \"CPU:mycpu\|WD\[0\]\" into a selector" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606299076406 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:mycpu\|tristate_active_hi:ALUTest\|y\[15\] " "Converted tri-state buffer \"CPU:mycpu\|tristate_active_hi:ALUTest\|y\[15\]\" feeding internal logic into a wire" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 350 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606299076406 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1606299076406 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1606299081040 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606299082795 "|src|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606299082795 "|src|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606299082795 "|src|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606299082795 "|src|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606299082795 "|src|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606299082795 "|src|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606299082795 "|src|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606299082795 "|src|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606299082795 "|src|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606299082795 "|src|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606299082795 "|src|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606299082795 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606299082876 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "38 " "38 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606299083693 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/ELEC4720/simple-microprocessor/output_files/src.map.smsg " "Generated suppressed messages file U:/ELEC4720/simple-microprocessor/output_files/src.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606299083767 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606299084243 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606299084243 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606299084660 "|src|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606299084660 "|src|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606299084660 "|src|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606299084660 "|src|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606299084660 "|src|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606299084660 "|src|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606299084660 "|src|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606299084660 "|src|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606299084660 "|src|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606299084660 "|src|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606299084660 "|src|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606299084660 "|src|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606299084660 "|src|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "src.sv" "" { Text "U:/ELEC4720/simple-microprocessor/src.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606299084660 "|src|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1606299084660 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "330 " "Implemented 330 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606299084661 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606299084661 ""} { "Info" "ICUT_CUT_TM_LCELLS" "269 " "Implemented 269 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606299084661 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606299084661 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4994 " "Peak virtual memory: 4994 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606299084782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 25 21:11:24 2020 " "Processing ended: Wed Nov 25 21:11:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606299084782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:31 " "Elapsed time: 00:01:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606299084782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:34 " "Total CPU time (on all processors): 00:01:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606299084782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606299084782 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1606299087586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606299087589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 21:11:26 2020 " "Processing started: Wed Nov 25 21:11:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606299087589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1606299087589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off src -c src " "Command: quartus_fit --read_settings_files=off --write_settings_files=off src -c src" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1606299087589 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1606299087969 ""}
{ "Info" "0" "" "Project  = src" {  } {  } 0 0 "Project  = src" 0 0 "Fitter" 0 0 1606299087969 ""}
{ "Info" "0" "" "Revision = src" {  } {  } 0 0 "Revision = src" 0 0 "Fitter" 0 0 1606299087969 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1606299088317 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1606299088317 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "src 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"src\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606299088495 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606299088544 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606299088544 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1606299088881 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1606299089512 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1606299093891 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 25 global CLKCTRL_G10 " "CLOCK_50~inputCLKENA0 with 25 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606299093990 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1606299093990 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606299093990 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606299094000 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606299094000 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606299094001 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606299094001 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606299094001 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606299094002 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "src.sdc " "Synopsys Design Constraints File file not found: 'src.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1606299094670 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1606299094670 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1606299094674 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1606299094674 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1606299094674 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606299094677 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1606299094677 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606299094677 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[4\] " "Node \"KEY\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606299094734 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1606299094734 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606299094736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606299097296 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1606299097510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606299102051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606299103574 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606299104697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606299104697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606299105736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X57_Y0 X68_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X57_Y0 to location X68_Y11" {  } { { "loc" "" { Generic "U:/ELEC4720/simple-microprocessor/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X57_Y0 to location X68_Y11"} { { 12 { 0 ""} 57 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1606299108168 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606299108168 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1606299109838 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1606299109838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606299109840 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.71 " "Total time spent on timing analysis during the Fitter is 0.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1606299111756 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606299111778 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606299112165 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606299112165 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606299113359 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606299116887 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1606299117078 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/ELEC4720/simple-microprocessor/output_files/src.fit.smsg " "Generated suppressed messages file U:/ELEC4720/simple-microprocessor/output_files/src.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606299117175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6607 " "Peak virtual memory: 6607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606299119414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 25 21:11:59 2020 " "Processing ended: Wed Nov 25 21:11:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606299119414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606299119414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606299119414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606299119414 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1606299122442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606299122446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 21:12:02 2020 " "Processing started: Wed Nov 25 21:12:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606299122446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1606299122446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off src -c src " "Command: quartus_asm --read_settings_files=off --write_settings_files=off src -c src" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1606299122446 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1606299124027 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1606299127980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606299129189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 25 21:12:09 2020 " "Processing ended: Wed Nov 25 21:12:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606299129189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606299129189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606299129189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1606299129189 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1606299129974 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1606299131173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606299131176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 21:12:10 2020 " "Processing started: Wed Nov 25 21:12:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606299131176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1606299131176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta src -c src " "Command: quartus_sta src -c src" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1606299131176 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1606299131572 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1606299133103 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1606299133103 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606299133150 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606299133150 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "src.sdc " "Synopsys Design Constraints File file not found: 'src.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1606299133715 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1606299133715 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter32:myclock\|q\[25\] counter32:myclock\|q\[25\] " "create_clock -period 1.000 -name counter32:myclock\|q\[25\] counter32:myclock\|q\[25\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606299133716 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606299133716 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606299133716 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1606299133718 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606299133729 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1606299133729 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1606299133805 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1606299133913 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606299133913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.442 " "Worst-case setup slack is -7.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299133951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299133951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.442            -307.835 counter32:myclock\|q\[25\]  " "   -7.442            -307.835 counter32:myclock\|q\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299133951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.781             -42.239 CLOCK_50  " "   -3.781             -42.239 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299133951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606299133951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.093 " "Worst-case hold slack is 0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299133990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299133990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 CLOCK_50  " "    0.093               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299133990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.549               0.000 counter32:myclock\|q\[25\]  " "    0.549               0.000 counter32:myclock\|q\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299133990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606299133990 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606299134030 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606299134066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299134103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299134103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -49.401 counter32:myclock\|q\[25\]  " "   -0.538             -49.401 counter32:myclock\|q\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299134103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -20.283 CLOCK_50  " "   -0.538             -20.283 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299134103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606299134103 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606299134142 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1606299134169 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1606299135979 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606299136286 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1606299136327 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606299136327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.520 " "Worst-case setup slack is -7.520" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299136361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299136361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.520            -311.259 counter32:myclock\|q\[25\]  " "   -7.520            -311.259 counter32:myclock\|q\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299136361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.829             -46.474 CLOCK_50  " "   -3.829             -46.474 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299136361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606299136361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.036 " "Worst-case hold slack is 0.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299136394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299136394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.036               0.000 CLOCK_50  " "    0.036               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299136394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.580               0.000 counter32:myclock\|q\[25\]  " "    0.580               0.000 counter32:myclock\|q\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299136394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606299136394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606299136428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606299136463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299136497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299136497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -49.131 counter32:myclock\|q\[25\]  " "   -0.538             -49.131 counter32:myclock\|q\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299136497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -22.970 CLOCK_50  " "   -0.538             -22.970 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299136497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606299136497 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1606299136533 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1606299136955 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1606299137707 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606299137877 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1606299137879 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606299137879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.418 " "Worst-case setup slack is -3.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299137913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299137913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.418            -137.169 counter32:myclock\|q\[25\]  " "   -3.418            -137.169 counter32:myclock\|q\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299137913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.836              -9.202 CLOCK_50  " "   -2.836              -9.202 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299137913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606299137913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.171 " "Worst-case hold slack is 0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299137950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299137950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 counter32:myclock\|q\[25\]  " "    0.171               0.000 counter32:myclock\|q\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299137950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 CLOCK_50  " "    0.183               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299137950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606299137950 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606299137984 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606299138018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.369 " "Worst-case minimum pulse width slack is -0.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299138048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299138048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.369              -1.965 CLOCK_50  " "   -0.369              -1.965 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299138048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 counter32:myclock\|q\[25\]  " "    0.060               0.000 counter32:myclock\|q\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299138048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606299138048 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606299138082 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606299138324 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1606299138327 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606299138327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.089 " "Worst-case setup slack is -3.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299138361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299138361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.089            -122.448 counter32:myclock\|q\[25\]  " "   -3.089            -122.448 counter32:myclock\|q\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299138361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.380              -8.229 CLOCK_50  " "   -2.380              -8.229 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299138361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606299138361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.155 " "Worst-case hold slack is 0.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299138399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299138399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 counter32:myclock\|q\[25\]  " "    0.155               0.000 counter32:myclock\|q\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299138399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 CLOCK_50  " "    0.176               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299138399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606299138399 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606299138437 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606299138473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.371 " "Worst-case minimum pulse width slack is -0.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299138510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299138510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.371              -2.037 CLOCK_50  " "   -0.371              -2.037 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299138510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 counter32:myclock\|q\[25\]  " "    0.081               0.000 counter32:myclock\|q\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606299138510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606299138510 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606299140511 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606299140515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5160 " "Peak virtual memory: 5160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606299140868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 25 21:12:20 2020 " "Processing ended: Wed Nov 25 21:12:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606299140868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606299140868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606299140868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1606299140868 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 73 s " "Quartus Prime Full Compilation was successful. 0 errors, 73 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1606299142367 ""}
