
---------- Begin Simulation Statistics ----------
final_tick                               573080510000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85182                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701656                       # Number of bytes of host memory used
host_op_rate                                    85465                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7190.47                       # Real time elapsed on the host
host_tick_rate                               79700032                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612498429                       # Number of instructions simulated
sim_ops                                     614536009                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.573081                       # Number of seconds simulated
sim_ticks                                573080510000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.496221                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               79615069                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90992580                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8634905                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        125473263                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10468306                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10650856                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          182550                       # Number of indirect misses.
system.cpu0.branchPred.lookups              159592078                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1064078                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018184                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5729633                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143195932                       # Number of branches committed
system.cpu0.commit.bw_lim_events             14371641                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058447                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       49406629                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580237364                       # Number of instructions committed
system.cpu0.commit.committedOps             581256843                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1055923959                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.550472                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.281075                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    767407268     72.68%     72.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    170353223     16.13%     88.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     45866500      4.34%     93.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     41155567      3.90%     97.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9670004      0.92%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2851918      0.27%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1943681      0.18%     98.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2304157      0.22%     98.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     14371641      1.36%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1055923959                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887060                       # Number of function calls committed.
system.cpu0.commit.int_insts                561235694                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179943922                       # Number of loads committed
system.cpu0.commit.membars                    2037576                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037582      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322201842     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180962098     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70901676     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581256843                       # Class of committed instruction
system.cpu0.commit.refs                     251863802                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580237364                       # Number of Instructions Simulated
system.cpu0.committedOps                    581256843                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.957268                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.957268                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            145861360                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2918758                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            78735557                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             646802822                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               471634571                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                438983159                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5736779                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8338104                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3217555                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  159592078                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                116299644                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    598502209                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2319758                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          119                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     666132453                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  55                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          114                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17284136                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140526                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         458288859                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90083375                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.586549                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1065433424                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.627804                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.924351                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               603035245     56.60%     56.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               338957296     31.81%     88.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                64742040      6.08%     94.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                44722774      4.20%     98.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8003499      0.75%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3621078      0.34%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  308915      0.03%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2039883      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2694      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1065433424                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       70246752                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5793652                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               148503683                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.534544                       # Inst execution rate
system.cpu0.iew.exec_refs                   264687364                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74340999                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              121357846                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            197794594                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2021167                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2855867                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            77022056                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          630648714                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            190346365                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4983083                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            607071033                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                917471                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2607204                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5736779                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4572140                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        65555                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         7948832                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        27586                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7380                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2353731                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     17850672                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5102176                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7380                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       852985                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4940667                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                253625022                       # num instructions consuming a value
system.cpu0.iew.wb_count                    602122420                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.882066                       # average fanout of values written-back
system.cpu0.iew.wb_producers                223714104                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.530187                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     602164081                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               742099926                       # number of integer regfile reads
system.cpu0.int_regfile_writes              383805122                       # number of integer regfile writes
system.cpu0.ipc                              0.510916                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.510916                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038445      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            337893476     55.21%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139593      0.68%     56.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018051      0.17%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           193452728     31.61%     87.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73511774     12.01%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             612054117                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1295351                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002116                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 209439     16.17%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                967591     74.70%     90.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               118319      9.13%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             611310971                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2290905320                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    602122370                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        680047285                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 624589475                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                612054117                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6059239                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       49391867                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            68414                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3000792                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28908244                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1065433424                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.574465                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.798175                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          616338551     57.85%     57.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          320964180     30.13%     87.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          101392333      9.52%     97.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20684969      1.94%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4914347      0.46%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             533315      0.05%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             368909      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             181613      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              55207      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1065433424                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.538932                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16480655                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2737856                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           197794594                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           77022056                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    878                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1135680176                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10481710                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              133052429                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370543624                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6479656                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               478674412                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3371984                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 8517                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            779947040                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             639232460                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          410301154                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                433994965                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3350312                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5736779                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             13892202                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                39757525                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       779946996                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         82637                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2825                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 13460115                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2784                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1672204922                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1270846456                       # The number of ROB writes
system.cpu0.timesIdled                       15063222                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  845                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.892998                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4418921                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5980162                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           780482                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7647126                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            313270                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         398280                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           85010                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8605403                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3276                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017925                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           466248                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095088                       # Number of branches committed
system.cpu1.commit.bw_lim_events               735069                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054432                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4509070                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32261065                       # Number of instructions committed
system.cpu1.commit.committedOps              33279166                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    179752140                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.185139                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.838259                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    165564841     92.11%     92.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7194172      4.00%     96.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2528397      1.41%     97.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2042521      1.14%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       499224      0.28%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       168899      0.09%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       954425      0.53%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        64592      0.04%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       735069      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    179752140                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320748                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31045947                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248298                       # Number of loads committed
system.cpu1.commit.membars                    2035975                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035975      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19081266     57.34%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266223     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895564      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33279166                       # Class of committed instruction
system.cpu1.commit.refs                      12161799                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32261065                       # Number of Instructions Simulated
system.cpu1.committedOps                     33279166                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.601188                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.601188                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            159395171                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               316199                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4299610                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39475964                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5791076                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12607695                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                466415                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               557130                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2299856                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8605403                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5099012                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    174284712                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                57860                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      39962619                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1561300                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.047623                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5494808                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4732191                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.221154                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         180560213                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.226966                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.679573                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               156510393     86.68%     86.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                13691919      7.58%     94.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5637891      3.12%     97.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3357713      1.86%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  874736      0.48%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  484465      0.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2815      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     144      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     137      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           180560213                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         140072                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              496943                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7638052                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.199916                       # Inst execution rate
system.cpu1.iew.exec_refs                    12935978                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2941631                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              139464547                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10255497                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018547                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           246292                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2970773                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37781047                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9994347                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           654211                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36124870                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                968093                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1733001                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                466415                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3787451                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        17410                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          112693                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         3478                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          119                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          214                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1007199                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        57272                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           119                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        90075                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        406868                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20674060                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35875115                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.878696                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18166209                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.198534                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35882507                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44428331                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24476490                       # number of integer regfile writes
system.cpu1.ipc                              0.178534                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.178534                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036075      5.54%      5.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21719884     59.05%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  44      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11092592     30.16%     94.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1930388      5.25%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36779081                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1073733                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029194                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 189239     17.62%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                799733     74.48%     92.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                84759      7.89%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35816725                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         255252939                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35875103                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         42282993                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34726438                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36779081                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054609                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4501880                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            60857                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           177                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1807598                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    180560213                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.203694                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.662061                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          157919091     87.46%     87.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14818081      8.21%     95.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4385085      2.43%     98.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1533562      0.85%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1396862      0.77%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             177425      0.10%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             221085      0.12%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              83115      0.05%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              25907      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      180560213                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.203536                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6152443                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          529426                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10255497                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2970773                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     98                       # number of misc regfile reads
system.cpu1.numCycles                       180700285                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   965454352                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              150287256                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22411600                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6629614                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6969360                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1029714                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 3657                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47469551                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38518765                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26551136                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13275574                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1791720                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                466415                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9539147                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4139536                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47469539                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22461                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               597                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12815806                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           593                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   216805060                       # The number of ROB reads
system.cpu1.rob.rob_writes                   76386269                       # The number of ROB writes
system.cpu1.timesIdled                           2148                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3471188                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 2514                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3484005                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 83179                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4691066                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9344726                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        77427                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        50408                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32993651                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2176038                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65961952                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2226446                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 573080510000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3505459                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1641839                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3011720                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              335                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            257                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1184923                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1184920                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3505459                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           193                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14035105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14035105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    405261952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               405261952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              525                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4691167                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4691167    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4691167                       # Request fanout histogram
system.membus.respLayer1.occupancy        24257314944                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         17063883010                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   573080510000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 573080510000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 573080510000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 573080510000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 573080510000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   573080510000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 573080510000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 573080510000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 573080510000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 573080510000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       524086000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   843793635.317770                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        97000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2457852000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   567839650000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5240860000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 573080510000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     98560728                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        98560728                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     98560728                       # number of overall hits
system.cpu0.icache.overall_hits::total       98560728                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17738915                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17738915                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17738915                       # number of overall misses
system.cpu0.icache.overall_misses::total     17738915                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 231838880996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 231838880996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 231838880996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 231838880996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    116299643                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    116299643                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    116299643                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    116299643                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.152528                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.152528                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.152528                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.152528                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13069.507408                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13069.507408                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13069.507408                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13069.507408                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1596                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    27.050847                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16712973                       # number of writebacks
system.cpu0.icache.writebacks::total         16712973                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1025908                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1025908                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1025908                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1025908                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16713007                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16713007                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16713007                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16713007                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 205360731497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 205360731497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 205360731497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 205360731497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.143706                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.143706                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.143706                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.143706                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12287.479536                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12287.479536                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12287.479536                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12287.479536                       # average overall mshr miss latency
system.cpu0.icache.replacements              16712973                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     98560728                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       98560728                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17738915                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17738915                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 231838880996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 231838880996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    116299643                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    116299643                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.152528                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.152528                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13069.507408                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13069.507408                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1025908                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1025908                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16713007                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16713007                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 205360731497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 205360731497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.143706                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.143706                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12287.479536                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12287.479536                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 573080510000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999927                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          115219657                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16712973                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.894025                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999927                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        249312291                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       249312291                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 573080510000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    228328386                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       228328386                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    228328386                       # number of overall hits
system.cpu0.dcache.overall_hits::total      228328386                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     22326468                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      22326468                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     22326468                       # number of overall misses
system.cpu0.dcache.overall_misses::total     22326468                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 475279410148                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 475279410148                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 475279410148                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 475279410148                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    250654854                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    250654854                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    250654854                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    250654854                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.089073                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.089073                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.089073                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.089073                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21287.711525                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21287.711525                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21287.711525                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21287.711525                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3090668                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        68158                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            73905                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            899                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    41.819471                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.815350                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15177910                       # number of writebacks
system.cpu0.dcache.writebacks::total         15177910                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7542564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7542564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7542564                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7542564                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14783904                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14783904                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14783904                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14783904                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 245721272231                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 245721272231                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 245721272231                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 245721272231                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058981                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058981                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058981                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058981                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16620.864978                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16620.864978                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16620.864978                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16620.864978                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15177910                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    161681844                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      161681844                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18073150                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18073150                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 334784856500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 334784856500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    179754994                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    179754994                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100543                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100543                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18523.879706                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18523.879706                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4984541                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4984541                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13088609                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13088609                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 191114956500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 191114956500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.072814                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.072814                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14601.624703                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14601.624703                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66646542                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66646542                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      4253318                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4253318                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 140494553648                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 140494553648                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70899860                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70899860                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.059990                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.059990                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 33031.753950                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33031.753950                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2558023                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2558023                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1695295                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1695295                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  54606315731                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  54606315731                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023911                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023911                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 32210.509517                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 32210.509517                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1136                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1136                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          760                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          760                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7895000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7895000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1896                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1896                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.400844                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.400844                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10388.157895                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10388.157895                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          740                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          740                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1308000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1308000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010549                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010549                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        65400                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        65400                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1677                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1677                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          157                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          157                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       727000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       727000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1834                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1834                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.085605                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.085605                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4630.573248                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4630.573248                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          157                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          157                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       571000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       571000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.085605                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.085605                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3636.942675                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3636.942675                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611558                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611558                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406626                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406626                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  30233569000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  30233569000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018184                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018184                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399364                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399364                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 74352.277031                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 74352.277031                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406626                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406626                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  29826943000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  29826943000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399364                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399364                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 73352.277031                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 73352.277031                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 573080510000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.952501                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          244130244                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15190294                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.071463                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.952501                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998516                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998516                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        518543862                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       518543862                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 573080510000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16676180                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            14173142                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1495                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              331899                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31182716                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16676180                       # number of overall hits
system.l2.overall_hits::.cpu0.data           14173142                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1495                       # number of overall hits
system.l2.overall_hits::.cpu1.data             331899                       # number of overall hits
system.l2.overall_hits::total                31182716                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             36826                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1002588                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1305                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            742873                       # number of demand (read+write) misses
system.l2.demand_misses::total                1783592                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            36826                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1002588                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1305                       # number of overall misses
system.l2.overall_misses::.cpu1.data           742873                       # number of overall misses
system.l2.overall_misses::total               1783592                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3342644500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  94908402998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    121757500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  74605072997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     172977877995                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3342644500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  94908402998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    121757500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  74605072997                       # number of overall miss cycles
system.l2.overall_miss_latency::total    172977877995                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16713006                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15175730                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2800                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1074772                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32966308                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16713006                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15175730                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2800                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1074772                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32966308                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002203                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.066065                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.466071                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.691191                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.054103                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002203                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.066065                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.466071                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.691191                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.054103                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90768.600988                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94663.414082                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93300.766284                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100427.762211                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96982.873883                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90768.600988                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94663.414082                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93300.766284                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100427.762211                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96982.873883                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2389619                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1641839                       # number of writebacks
system.l2.writebacks::total                   1641839                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         121003                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          52242                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              173327                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        121003                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         52242                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             173327                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        36776                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       881585                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       690631                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1610265                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        36776                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       881585                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       690631                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3145022                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4755287                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2971572001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  78019783499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    107532000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  63758467497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 144857354997                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2971572001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  78019783499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    107532000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  63758467497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 251125273059                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 395982628056                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002200                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.058092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.454643                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.642584                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.048846                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002200                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.058092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.454643                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.642584                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.144247                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80801.936072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88499.445316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84471.327573                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92319.150888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89958.705553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80801.936072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88499.445316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84471.327573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92319.150888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79848.494878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83272.077596                       # average overall mshr miss latency
system.l2.replacements                        6810467                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3707990                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3707990                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3707990                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3707990                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29183691                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29183691                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29183691                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29183691                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3145022                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3145022                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 251125273059                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 251125273059                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79848.494878                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79848.494878                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   17                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            42                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 60                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       119000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       119000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               77                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.642857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.779221                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2833.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1983.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           42                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            60                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       838000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       354500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1192500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.642857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.779221                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19952.380952                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19694.444444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19875                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.700000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         7625                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4357.142857                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        65500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        82000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       147500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.700000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21071.428571                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1414712                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           150101                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1564813                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         674315                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         597064                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1271379                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  65641855999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  60053897498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  125695753497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2089027                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       747165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2836192                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.322789                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.799106                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.448270                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97345.982218                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100582.010468                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98865.683244                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        61897                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        26120                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            88017                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       612418                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       570944                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1183362                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  55095645000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  52323974498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 107419619498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.293159                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.764147                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.417236                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89964.117645                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91644.670052                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90774.944183                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16676180                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1495                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16677675                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        36826                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1305                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            38131                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3342644500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    121757500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3464402000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16713006                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2800                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16715806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002203                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.466071                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002281                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90768.600988                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93300.766284                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90855.262123                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            82                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        36776                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1273                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        38049                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2971572001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    107532000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3079104001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002200                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.454643                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002276                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80801.936072                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84471.327573                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80924.702384                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12758430                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       181798                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12940228                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       328273                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       145809                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          474082                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  29266546999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  14551175499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  43817722498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13086703                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       327607                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13414310                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.025084                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.445073                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.035342                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89153.073811                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99796.140835                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92426.463139                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        59106                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        26122                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        85228                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       269167                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       119687                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       388854                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  22924138499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  11434492999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  34358631498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.020568                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.365337                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.028988                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85166.972545                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95536.633043                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88358.693746                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          479                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           24                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               503                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          257                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           26                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             283                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3502000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       643000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4145000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          736                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           50                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           786                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.349185                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.520000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.360051                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 13626.459144                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 24730.769231                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14646.643110                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           85                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           15                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          100                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          172                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          183                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3494490                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       215500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3709990                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.233696                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.220000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.232824                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20316.802326                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19590.909091                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20273.169399                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 573080510000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 573080510000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999859                       # Cycle average of tags in use
system.l2.tags.total_refs                    68765178                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6811060                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.096105                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.721170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.347240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.284709                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.222730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.418448                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.417518                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.067926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.145074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.019105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.350288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 533682036                       # Number of tag accesses
system.l2.tags.data_accesses                533682036                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 573080510000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2353920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      56505920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         81472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      44228352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    197014592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          300184256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2353920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        81472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2435392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    105077696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       105077696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          36780                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         882905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         691068                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3078353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4690379                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1641839                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1641839                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4107486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         98600317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           142165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         77176507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    343781700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             523808175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4107486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       142165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4249651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183355906                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183355906                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183355906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4107486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        98600317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          142165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        77176507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    343781700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            707164081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1622910.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     36780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    851051.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1273.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    676432.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3060333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003271814250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        99369                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        99369                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9144512                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1528522                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4690379                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1641839                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4690379                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1641839                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  64510                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 18929                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            202367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            197485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            197543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            209826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            291668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            377351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            380078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            333596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            443574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            452750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           323757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           293188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           245919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           234892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           216693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           225182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             68030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             68151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             66192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            134359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            145927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            127458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            178788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            151311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           117836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           104726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            88936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            82426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74328                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.88                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 145515335997                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23129345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            232250379747                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31456.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50206.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3588326                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1038571                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4690379                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1641839                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  943280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  980193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1047264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  583157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  467940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  331633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   96653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   72396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   51004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   18824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  13554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   9210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   4729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   3437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  69321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  92868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 102817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 106149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 107963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 108452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 110023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 114512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 108207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 106432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 104577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 102799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 102125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 102385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1621848                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    246.581174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   175.148118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.709365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       448257     27.64%     27.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       747780     46.11%     73.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       120834      7.45%     81.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       113762      7.01%     88.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        49032      3.02%     91.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23693      1.46%     92.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        22353      1.38%     94.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14753      0.91%     94.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        81384      5.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1621848                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        99369                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.552053                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    205.596843                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        99364     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         99369                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        99369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.331965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.310095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.886062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            85211     85.75%     85.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1678      1.69%     87.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8104      8.16%     95.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2988      3.01%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              983      0.99%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              279      0.28%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               86      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               30      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         99369                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              296055616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4128640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               103865024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               300184256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            105077696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       516.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       181.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    523.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    183.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  573080405500                       # Total gap between requests
system.mem_ctrls.avgGap                      90502.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2353920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     54467264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        81472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     43291648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    195861312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    103865024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4107485.700394870713                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 95042953.039879158139                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 142165.016220844758                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 75542000.198192045093                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 341769277.758198380470                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 181239847.085359781981                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        36780                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       882905                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1273                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       691068                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3078353                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1641839                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1445958255                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  41642767983                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     54106356                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  35108415586                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 153999131567                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13666661587839                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39313.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47165.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42503.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50803.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50026.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8323996.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6176278500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3282743310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17392718700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4570950420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45238118640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      93477994740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     141344604480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       311483408790                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.524694                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 366497062714                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19136260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 187447187286                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5403823320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2872169850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15635985960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3900540600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45238118640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     145198140030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      97790797920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       316039576320                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        551.475004                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 252702149960                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19136260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 301242100040                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                157                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           79                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6106833405.063292                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28526361430.058613                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           76     96.20%     96.20% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.27%     97.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.27%     98.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.27%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 220629881500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             79                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    90640671000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 482439839000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 573080510000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5095170                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5095170                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5095170                       # number of overall hits
system.cpu1.icache.overall_hits::total        5095170                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3842                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3842                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3842                       # number of overall misses
system.cpu1.icache.overall_misses::total         3842                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    198341000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    198341000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    198341000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    198341000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5099012                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5099012                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5099012                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5099012                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000753                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000753                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000753                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000753                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 51624.414368                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51624.414368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 51624.414368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51624.414368                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          205                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets   102.500000                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2768                       # number of writebacks
system.cpu1.icache.writebacks::total             2768                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1042                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1042                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1042                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1042                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2800                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2800                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2800                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2800                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    142519000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    142519000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    142519000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    142519000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000549                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000549                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000549                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000549                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 50899.642857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50899.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 50899.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50899.642857                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2768                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5095170                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5095170                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3842                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3842                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    198341000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    198341000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5099012                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5099012                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000753                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000753                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 51624.414368                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51624.414368                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1042                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1042                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2800                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2800                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    142519000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    142519000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000549                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000549                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 50899.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50899.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 573080510000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.983575                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5036099                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2768                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1819.399928                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        290582000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.983575                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999487                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999487                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10200824                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10200824                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 573080510000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9343487                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9343487                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9343487                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9343487                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2375372                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2375372                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2375372                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2375372                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 140661527109                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 140661527109                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 140661527109                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 140661527109                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11718859                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11718859                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11718859                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11718859                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.202697                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.202697                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.202697                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.202697                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 59216.630957                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 59216.630957                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 59216.630957                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 59216.630957                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       890971                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        35706                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19768                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            357                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    45.071378                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   100.016807                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1073838                       # number of writebacks
system.cpu1.dcache.writebacks::total          1073838                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1714166                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1714166                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1714166                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1714166                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       661206                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       661206                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       661206                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       661206                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  45686198498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  45686198498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  45686198498                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  45686198498                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.056422                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056422                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.056422                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056422                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 69095.256997                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 69095.256997                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 69095.256997                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 69095.256997                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1073838                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8461816                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8461816                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1361901                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1361901                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  71496773000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  71496773000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9823717                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9823717                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.138634                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.138634                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 52497.775536                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 52497.775536                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1033609                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1033609                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       328292                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       328292                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  17283511000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  17283511000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033418                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033418                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 52646.762638                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 52646.762638                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       881671                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        881671                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1013471                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1013471                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  69164754109                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  69164754109                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895142                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895142                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.534773                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.534773                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68245.420055                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68245.420055                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       680557                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       680557                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       332914                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       332914                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  28402687498                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  28402687498                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.175667                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.175667                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 85315.389254                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 85315.389254                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          303                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          303                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          147                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          147                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6636500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6636500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.326667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.326667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45146.258503                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45146.258503                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          100                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          100                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3270000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3270000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.104444                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.104444                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 69574.468085                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69574.468085                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          326                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          326                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          104                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          104                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       556000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       556000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          430                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          430                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.241860                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.241860                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5346.153846                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5346.153846                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          104                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          104                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       452000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       452000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.241860                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.241860                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4346.153846                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4346.153846                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591339                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591339                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426586                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426586                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35171041500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35171041500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419074                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419074                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82447.716287                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82447.716287                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426586                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426586                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34744455500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34744455500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419074                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419074                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81447.716287                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81447.716287                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 573080510000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.236796                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11021958                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1087690                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.133363                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        290593500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.236796                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.913650                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.913650                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26563046                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26563046                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 573080510000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30131309                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5349829                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29259489                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5168628                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4885885                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             349                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           260                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            609                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2861753                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2861753                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16715806                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13415504                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          786                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          786                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50138984                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45545138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3236636                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98929126                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2139262592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1942633088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       356352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    137510784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4219762816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11723638                       # Total snoops (count)
system.tol2bus.snoopTraffic                 106790592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         44690821                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.053263                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.229526                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               42360858     94.79%     94.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2279555      5.10%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  50408      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           44690821                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65948465479                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22787014353                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25071158691                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1632645490                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4220958                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            12003                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               677677804000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 349616                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714116                       # Number of bytes of host memory used
host_op_rate                                   351646                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2202.95                       # Real time elapsed on the host
host_tick_rate                               47480555                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   770186318                       # Number of instructions simulated
sim_ops                                     774658411                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.104597                       # Number of seconds simulated
sim_ticks                                104597294000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.354869                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               14956024                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            16927221                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1113374                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         21359797                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1506524                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1527488                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           20964                       # Number of indirect misses.
system.cpu0.branchPred.lookups               29156426                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7984                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8895                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1046295                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21200541                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3536482                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2652178                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       23231861                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            84619348                       # Number of instructions committed
system.cpu0.commit.committedOps              85936579                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    198922441                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.432010                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.311295                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    164769328     82.83%     82.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15685265      7.89%     90.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      7848365      3.95%     94.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4345787      2.18%     96.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1437760      0.72%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       526313      0.26%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       569225      0.29%     98.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       203916      0.10%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3536482      1.78%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    198922441                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2363520                       # Number of function calls committed.
system.cpu0.commit.int_insts                 80713424                       # Number of committed integer instructions.
system.cpu0.commit.loads                     19328527                       # Number of loads committed
system.cpu0.commit.membars                    1977846                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1978505      2.30%      2.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        62333063     72.53%     74.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28631      0.03%     74.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.08%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       19337030     22.50%     97.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2192933      2.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         85936579                       # Class of committed instruction
system.cpu0.commit.refs                      21530421                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   84619348                       # Number of Instructions Simulated
system.cpu0.committedOps                     85936579                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.461328                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.461328                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            130880782                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                67951                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13994331                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             112998342                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                18107913                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 50672474                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1047086                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               108882                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1777663                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   29156426                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 18385508                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    177939258                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               250562                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          158                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     118117033                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 128                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          584                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2228500                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139989                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          23431540                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          16462548                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.567118                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         202485918                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.591548                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.947187                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               125907085     62.18%     62.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                45276033     22.36%     84.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                24966216     12.33%     96.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4107184      2.03%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  479829      0.24%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  950879      0.47%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   22651      0.01%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  767897      0.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8144      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           202485918                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1840                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1256                       # number of floating regfile writes
system.cpu0.idleCycles                        5790076                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1114830                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                24878683                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.493521                       # Inst execution rate
system.cpu0.iew.exec_refs                    26160299                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2492027                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                7443500                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             24929687                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            781357                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           401291                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2742654                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          109067669                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             23668272                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1001150                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            102788492                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 78219                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             14342508                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1047086                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             14466859                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       151332                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           67918                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          389                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          686                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4149                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5601160                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       540760                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           686                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       596376                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        518454                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 76581969                       # num instructions consuming a value
system.cpu0.iew.wb_count                    101439864                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.758120                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 58058343                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.487045                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     101643161                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               133027491                       # number of integer regfile reads
system.cpu0.int_regfile_writes               74533555                       # number of integer regfile writes
system.cpu0.ipc                              0.406285                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.406285                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1978947      1.91%      1.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             75203790     72.46%     74.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29935      0.03%     74.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67365      0.06%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 74      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                730      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                57      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              3      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               275      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            24013229     23.14%     97.60% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2494022      2.40%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            867      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            72      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             103789641                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2671                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               5027                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1985                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3123                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     232444                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002240                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 160569     69.08%     69.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    48      0.02%     69.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     79      0.03%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     69.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 63888     27.49%     96.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7542      3.24%     99.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              302      0.13%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             102040467                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         410333830                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    101437879                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        132196220                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 106137868                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                103789641                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2929801                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       23131093                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            41212                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        277623                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      9620222                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    202485918                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.512577                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.994657                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          142400335     70.33%     70.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           33449455     16.52%     86.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           18188713      8.98%     95.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3416115      1.69%     97.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2909380      1.44%     98.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             985967      0.49%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             893472      0.44%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             153620      0.08%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              88861      0.04%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      202485918                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.498327                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1055709                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          173040                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            24929687                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2742654                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2602                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       208275994                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      918757                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               23982641                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             62415653                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                358995                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                19225244                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              10704806                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                64575                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            145202574                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             111273698                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           81780688                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 51028124                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1023839                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1047086                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             13122228                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                19365040                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2077                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       145200497                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      94080595                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            774321                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  4371645                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        774292                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   304550564                       # The number of ROB reads
system.cpu0.rob.rob_writes                  221978671                       # The number of ROB writes
system.cpu0.timesIdled                         205783                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  328                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.735714                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14394547                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15522118                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           984652                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19759783                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1004070                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1009597                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5527                       # Number of indirect misses.
system.cpu1.branchPred.lookups               26339138                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2386                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1067                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           983656                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18620846                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2711723                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2236430                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22706391                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73068541                       # Number of instructions committed
system.cpu1.commit.committedOps              74185823                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    149138412                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.497429                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.350226                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    117998713     79.12%     79.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14874291      9.97%     89.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      7058147      4.73%     93.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4271571      2.86%     96.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1223514      0.82%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       417320      0.28%     97.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       375846      0.25%     98.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       207287      0.14%     98.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2711723      1.82%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    149138412                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1468654                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69376895                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16302354                       # Number of loads committed
system.cpu1.commit.membars                    1676086                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1676086      2.26%      2.26% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        54821139     73.90%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16303421     21.98%     98.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1385001      1.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74185823                       # Class of committed instruction
system.cpu1.commit.refs                      17688422                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73068541                       # Number of Instructions Simulated
system.cpu1.committedOps                     74185823                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.092973                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.092973                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             90346697                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1179                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13450349                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             100545189                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12601181                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 47183132                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                983912                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1956                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1437223                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   26339138                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 16051302                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    135071693                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               185258                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     105459214                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1969816                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.172229                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16495544                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          15398617                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.689589                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         152552145                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.700857                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.996842                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                84425320     55.34%     55.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39897570     26.15%     81.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22805879     14.95%     96.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3413442      2.24%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  339115      0.22%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  942360      0.62%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     297      0.00%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  727748      0.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     414      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           152552145                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         378335                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1055811                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                22077719                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.588813                       # Inst execution rate
system.cpu1.iew.exec_refs                    21796212                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1474622                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                6660717                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             21823565                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            696983                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           354633                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1700685                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           96825856                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             20321590                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           915157                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             90047484                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                110679                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6463123                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                983912                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6616339                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        22702                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             885                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5521211                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       314617                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            29                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       560270                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        495541                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 68361585                       # num instructions consuming a value
system.cpu1.iew.wb_count                     89133868                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.751920                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 51402464                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.582839                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      89348229                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               117504354                       # number of integer regfile reads
system.cpu1.int_regfile_writes               65707506                       # number of integer regfile writes
system.cpu1.ipc                              0.477789                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.477789                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1676327      1.84%      1.84% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             67196143     73.87%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  95      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20613137     22.66%     98.38% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1476843      1.62%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              90962641                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     246924                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.002715                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 227727     92.23%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     92.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 19138      7.75%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   59      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              89533238                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         334769601                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     89133868                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        119465909                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  94179459                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 90962641                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2646397                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22640033                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            45250                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        409967                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9757030                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    152552145                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.596272                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.062704                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          101212665     66.35%     66.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26976426     17.68%     84.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           16888281     11.07%     95.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3151117      2.07%     97.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2177341      1.43%     98.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1095205      0.72%     99.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             856441      0.56%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             125085      0.08%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              69584      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      152552145                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.594797                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           951902                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          131369                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            21823565                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1700685                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    241                       # number of misc regfile reads
system.cpu1.numCycles                       152930480                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    56154855                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               16161736                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             53797541                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                305151                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13415132                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4599393                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                32728                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            130243437                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              98932424                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           72720440                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 47505637                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                981462                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                983912                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              6778670                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18922899                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       130243437                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      67707058                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            704585                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2809738                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        704627                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   243318474                       # The number of ROB reads
system.cpu1.rob.rob_writes                  197291445                       # The number of ROB writes
system.cpu1.timesIdled                           4536                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3177981                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 3646                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3189418                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 74326                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4394936                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8737742                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       114664                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        84616                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3098065                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2137079                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6196165                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2221695                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 104597294000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4369473                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       354454                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3988679                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              999                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            759                       # Transaction distribution
system.membus.trans_dist::ReadExReq             23338                       # Transaction distribution
system.membus.trans_dist::ReadExResp            23338                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4369478                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            35                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13130553                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13130553                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    303824960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               303824960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1424                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4394609                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4394609    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4394609                       # Request fanout histogram
system.membus.respLayer1.occupancy        22677347766                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             21.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11047930852                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   104597294000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 104597294000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 104597294000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 104597294000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 104597294000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   104597294000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 104597294000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 104597294000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 104597294000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 104597294000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 64                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           32                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    14356078.125000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   14101666.330906                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           32    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       519500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     35846000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             32                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   104137899500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    459394500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 104597294000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     18136026                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        18136026                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     18136026                       # number of overall hits
system.cpu0.icache.overall_hits::total       18136026                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       249476                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        249476                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       249476                       # number of overall misses
system.cpu0.icache.overall_misses::total       249476                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6482991000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6482991000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6482991000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6482991000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     18385502                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     18385502                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     18385502                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     18385502                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.013569                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.013569                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.013569                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.013569                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25986.431561                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25986.431561                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25986.431561                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25986.431561                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2135                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    33.888889                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       225374                       # number of writebacks
system.cpu0.icache.writebacks::total           225374                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        24033                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        24033                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        24033                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        24033                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       225443                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       225443                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       225443                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       225443                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5718118000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5718118000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5718118000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5718118000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.012262                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.012262                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.012262                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.012262                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25363.919039                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25363.919039                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25363.919039                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25363.919039                       # average overall mshr miss latency
system.cpu0.icache.replacements                225374                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     18136026                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       18136026                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       249476                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       249476                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6482991000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6482991000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     18385502                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     18385502                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.013569                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.013569                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25986.431561                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25986.431561                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        24033                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        24033                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       225443                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       225443                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5718118000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5718118000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.012262                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.012262                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25363.919039                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25363.919039                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 104597294000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998287                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           18415545                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           225475                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            81.674443                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998287                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999946                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999946                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         36996447                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        36996447                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 104597294000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     20324174                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        20324174                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     20324174                       # number of overall hits
system.cpu0.dcache.overall_hits::total       20324174                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3672083                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3672083                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3672083                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3672083                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 209834129286                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 209834129286                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 209834129286                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 209834129286                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     23996257                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23996257                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     23996257                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23996257                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.153027                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.153027                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.153027                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.153027                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 57143.079088                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 57143.079088                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 57143.079088                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 57143.079088                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8840833                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         8391                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           177261                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             85                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.874665                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    98.717647                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1783243                       # number of writebacks
system.cpu0.dcache.writebacks::total          1783243                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1895028                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1895028                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1895028                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1895028                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1777055                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1777055                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1777055                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1777055                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 109719256991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 109719256991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 109719256991                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 109719256991                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074056                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074056                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074056                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074056                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 61742.184114                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 61742.184114                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 61742.184114                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 61742.184114                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1783243                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     19239604                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19239604                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3228104                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3228104                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 183252379500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 183252379500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     22467708                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     22467708                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.143677                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.143677                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 56767.805343                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56767.805343                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1513397                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1513397                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1714707                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1714707                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 106581022000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 106581022000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.076319                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.076319                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 62156.987754                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 62156.987754                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1084570                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1084570                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       443979                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       443979                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  26581749786                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  26581749786                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1528549                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1528549                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.290458                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.290458                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 59871.637591                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 59871.637591                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       381631                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       381631                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        62348                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        62348                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3138234991                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3138234991                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040789                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040789                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 50334.172564                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 50334.172564                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       672206                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       672206                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         7460                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         7460                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    176139500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    176139500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       679666                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       679666                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.010976                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.010976                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 23611.193029                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23611.193029                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          588                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          588                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         6872                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6872                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    157321500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    157321500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010111                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010111                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 22893.116997                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22893.116997                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       663893                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       663893                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          557                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          557                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6103500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6103500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       664450                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       664450                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000838                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000838                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10957.809695                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10957.809695                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          547                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          547                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5556500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5556500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000823                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000823                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10158.135283                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10158.135283                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7984                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7984                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          911                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          911                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     12539999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     12539999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8895                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8895                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.102417                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.102417                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 13765.092206                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 13765.092206                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          911                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          911                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     11628999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     11628999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.102417                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.102417                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 12765.092206                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 12765.092206                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 104597294000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995043                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           23457716                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1784123                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.148037                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995043                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999845                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999845                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         52482627                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        52482627                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 104597294000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              192895                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              753156                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2123                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              515460                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1463634                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             192895                       # number of overall hits
system.l2.overall_hits::.cpu0.data             753156                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2123                       # number of overall hits
system.l2.overall_hits::.cpu1.data             515460                       # number of overall hits
system.l2.overall_hits::total                 1463634                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             32499                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1029392                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2863                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            567118                       # number of demand (read+write) misses
system.l2.demand_misses::total                1631872                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            32499                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1029392                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2863                       # number of overall misses
system.l2.overall_misses::.cpu1.data           567118                       # number of overall misses
system.l2.overall_misses::total               1631872                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2902846000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  98203032500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    267763000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  55826312000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     157199953500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2902846000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  98203032500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    267763000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  55826312000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    157199953500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          225394                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1782548                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4986                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1082578                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3095506                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         225394                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1782548                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4986                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1082578                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3095506                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.144188                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.577483                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.574208                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.523859                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.527175                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.144188                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.577483                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.574208                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.523859                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.527175                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89321.086803                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95399.063233                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93525.323088                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 98438.617713                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96331.056296                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89321.086803                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95399.063233                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93525.323088                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 98438.617713                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96331.056296                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               5839                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       124                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      47.088710                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1908946                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              354454                       # number of writebacks
system.l2.writebacks::total                    354454                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            204                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          71908                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             69                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          26678                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               98859                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           204                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         71908                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            69                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         26678                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              98859                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        32295                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       957484                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2794                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       540440                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1533013                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        32295                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       957484                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       540440                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2938001                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4471014                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2566811501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  84335629001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    236695500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  48699977000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 135839113002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2566811501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  84335629001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    236695500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  48699977000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 217771290910                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 353610403912                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.143282                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.537143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.560369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.499216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.495238                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.143282                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.537143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.560369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.499216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.444356                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79480.151757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88080.457742                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84715.640659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90111.718230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88609.237496                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79480.151757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88080.457742                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84715.640659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90111.718230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74122.265755                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79089.531796                       # average overall mshr miss latency
system.l2.replacements                        6469456                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       417215                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           417215                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       417215                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       417215                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2572319                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2572319                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2572319                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2572319                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2938001                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2938001                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 217771290910                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 217771290910                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74122.265755                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74122.265755                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             111                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              40                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  151                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           134                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            51                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                185                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2240500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       969000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3209500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          245                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           91                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              336                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.546939                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.560440                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.550595                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 16720.149254                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data        19000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 17348.648649                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          133                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           184                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2739000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1030500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3769500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.542857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.560440                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.547619                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20593.984962                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20205.882353                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20486.413043                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            75                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 88                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          111                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              143                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1903000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       626000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2529000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          186                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           45                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            231                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.596774                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.711111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.619048                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 17144.144144                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 19562.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 17685.314685                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          111                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          143                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2218000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       633500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2851500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.596774                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.711111                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.619048                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19981.981982                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19796.875000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19940.559441                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            29692                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            15630                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 45322                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          32621                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          23460                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               56081                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2690896500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2057672500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4748569000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        62313                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39090                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            101403                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.523502                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.600153                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.553051                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 82489.699887                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 87709.825234                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84673.400974                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        17462                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        15368                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            32830                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        15159                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         8092                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          23251                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1343646501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    882212500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2225859001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.243272                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.207009                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.229293                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88636.882446                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 109022.800297                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95731.753516                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        192895                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             195018                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        32499                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2863                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            35362                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2902846000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    267763000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3170609000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       225394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4986                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         230380                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.144188                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.574208                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.153494                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89321.086803                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93525.323088                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89661.472767                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          204                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           69                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           273                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        32295                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2794                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        35089                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2566811501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    236695500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2803507001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.143282                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.560369                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.152309                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79480.151757                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84715.640659                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79897.033287                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       723464                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       499830                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1223294                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       996771                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       543658                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1540429                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  95512136000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  53768639500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 149280775500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1720235                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1043488                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2763723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.579439                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.521001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.557375                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95821.543765                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98901.587947                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96908.572547                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        54446                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        11310                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        65756                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       942325                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       532348                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1474673                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  82991982500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  47817764500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 130809747000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.547789                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.510162                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.533582                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88071.506646                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89824.258756                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88704.239516                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          119                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               119                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           40                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              40                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       520000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       520000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          159                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           159                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.251572                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.251572                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data        13000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total        13000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           34                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           34                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       661499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       661499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.213836                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.213836                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19455.852941                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19455.852941                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 104597294000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 104597294000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999913                       # Cycle average of tags in use
system.l2.tags.total_refs                     8846669                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6469644                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.367412                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.006636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.687366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.385941                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.022762                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.234739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    31.662470                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.281354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.010740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.146655                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.066168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.494726                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.500000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  55155796                       # Number of tag accesses
system.l2.tags.data_accesses                 55155796                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 104597294000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2066880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      61385024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        178880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      34616448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    182892672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          281139904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2066880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       178880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2245760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22685056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22685056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          32295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         959141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         540882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2857698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4392811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       354454                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             354454                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         19760358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        586870096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1710178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        330949747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1748541143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2687831523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     19760358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1710178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21470536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      216879951                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            216879951                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      216879951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        19760358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       586870096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1710178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       330949747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1748541143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2904711474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    347476.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     32287.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    943789.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    538123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2845135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000388035750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20623                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20623                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7533994                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             328156                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4392816                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     354454                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4392816                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   354454                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  30687                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6978                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            174637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            179344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            190124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            189409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            186741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            544966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            516596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            434353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            334276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            369306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           263526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           266521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           184343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           172307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           176116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           179564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             26470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17745                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 118837205200                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21810645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            200627123950                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27242.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45992.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3614934                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  316887                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4392816                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               354454                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  758082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  796464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  841556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  444690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  406461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  329299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  210963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  173684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  132740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   87918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  65136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  47958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  30100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  17820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  10397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   5116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  20922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  20803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  20727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  20680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       777782                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    387.532918                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   291.078134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   309.895268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        39747      5.11%      5.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       391456     50.33%     55.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        49695      6.39%     61.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        91448     11.76%     73.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        43872      5.64%     79.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17622      2.27%     81.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        23203      2.98%     84.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17455      2.24%     86.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       103284     13.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       777782                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20623                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     211.511274                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    105.098509                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    295.620575                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          9129     44.27%     44.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         6971     33.80%     78.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         2845     13.80%     91.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          342      1.66%     93.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           69      0.33%     93.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           86      0.42%     94.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          141      0.68%     94.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          214      1.04%     95.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          217      1.05%     97.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279          158      0.77%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407          135      0.65%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           75      0.36%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           51      0.25%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           67      0.32%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           38      0.18%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           33      0.16%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           29      0.14%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303           20      0.10%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20623                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.848373                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.796838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.387330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            13438     65.16%     65.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              774      3.75%     68.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4328     20.99%     89.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1254      6.08%     95.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              435      2.11%     98.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              181      0.88%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               72      0.35%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               45      0.22%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               36      0.17%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               18      0.09%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               14      0.07%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               18      0.09%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20623                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              279176256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1963968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22237696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               281140224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22685056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2669.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       212.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2687.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    216.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  104597394000                       # Total gap between requests
system.mem_ctrls.avgGap                      22033.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2066368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     60402496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       178880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     34439872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    182088640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22237696                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 19755463.272309895605                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 577476660.151456713676                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1710178.085486609256                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 329261596.385084331036                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1740854213.685489892960                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 212602976.134353935719                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        32296                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       959141                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       540882                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2857702                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       354454                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1229552795                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  44786360905                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    119718973                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  26329434255                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 128162057022                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2539151149256                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38071.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46694.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42833.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48678.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     44847.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7163556.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2525553660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1342382580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13894147260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          823173120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8257073760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      46347926070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1135528800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        74325785250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        710.589944                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2545446946                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3492840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  98559007054                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3027738420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1609300110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17251418100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          990588960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8257073760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      46630370760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        897680640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        78664170750                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        752.066977                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1929955624                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3492840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  99174498376                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                416                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          209                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    134603631.578947                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   231125898.876280                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          209    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        56000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    697552500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            209                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    76465135000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  28132159000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 104597294000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     16046089                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16046089                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     16046089                       # number of overall hits
system.cpu1.icache.overall_hits::total       16046089                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5213                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5213                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5213                       # number of overall misses
system.cpu1.icache.overall_misses::total         5213                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    315498000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    315498000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    315498000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    315498000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     16051302                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16051302                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     16051302                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16051302                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000325                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000325                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000325                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000325                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60521.388836                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60521.388836                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60521.388836                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60521.388836                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4986                       # number of writebacks
system.cpu1.icache.writebacks::total             4986                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          227                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          227                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          227                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          227                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4986                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4986                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4986                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4986                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    298621500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    298621500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    298621500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    298621500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000311                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000311                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000311                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000311                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 59891.997593                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59891.997593                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 59891.997593                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59891.997593                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4986                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     16046089                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16046089                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5213                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5213                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    315498000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    315498000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     16051302                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16051302                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000325                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000325                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60521.388836                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60521.388836                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          227                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          227                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4986                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4986                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    298621500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    298621500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000311                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000311                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 59891.997593                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59891.997593                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 104597294000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           16112946                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5018                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3211.029494                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         32107590                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        32107590                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 104597294000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     17604136                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17604136                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     17604136                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17604136                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2909896                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2909896                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2909896                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2909896                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 165757259992                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 165757259992                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 165757259992                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 165757259992                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20514032                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20514032                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20514032                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20514032                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.141849                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.141849                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.141849                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.141849                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 56963.293531                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 56963.293531                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 56963.293531                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 56963.293531                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1465414                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        11750                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            26237                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            165                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.852956                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.212121                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1082242                       # number of writebacks
system.cpu1.dcache.writebacks::total          1082242                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1832373                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1832373                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1832373                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1832373                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1077523                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1077523                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1077523                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1077523                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  63526712999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  63526712999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  63526712999                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  63526712999                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052526                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052526                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052526                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052526                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 58956.247801                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 58956.247801                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 58956.247801                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 58956.247801                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1082242                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     17144800                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17144800                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2543267                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2543267                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 141882682000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 141882682000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19688067                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19688067                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.129178                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.129178                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 55787.568509                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55787.568509                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1504758                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1504758                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1038509                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1038509                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  61243986500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  61243986500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.052748                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.052748                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 58972.995419                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 58972.995419                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       459336                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        459336                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       366629                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       366629                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  23874577992                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  23874577992                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       825965                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       825965                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.443880                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.443880                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 65119.174948                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65119.174948                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       327615                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       327615                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39014                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39014                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2282726499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2282726499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047234                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047234                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 58510.444943                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 58510.444943                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       552930                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       552930                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         6252                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         6252                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    165017500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    165017500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       559182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       559182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011181                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011181                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26394.353807                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26394.353807                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          121                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          121                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6131                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6131                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    146731000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    146731000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.010964                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.010964                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23932.637416                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23932.637416                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       558728                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       558728                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          300                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          300                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2241500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2241500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       559028                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       559028                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000537                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000537                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7471.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7471.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          300                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          300                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1941500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1941500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000537                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000537                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6471.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6471.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          522                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            522                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          545                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          545                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      5289500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      5289500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1067                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1067                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.510778                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.510778                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  9705.504587                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  9705.504587                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          545                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          545                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      4744500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      4744500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.510778                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.510778                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  8705.504587                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  8705.504587                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 104597294000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.648097                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19802446                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1083836                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.270703                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.648097                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.989003                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.989003                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44350426                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44350426                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 104597294000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2996436                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       771669                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2678630                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6115002                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4537991                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1144                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           847                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1991                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           101733                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          101733                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        230430                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2766007                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          159                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          159                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       676211                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5351766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3249461                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9292396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     28849088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    228210624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       638208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    138548480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              396246400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11011535                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22855552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14107767                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.171730                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.392727                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11769660     83.43%     83.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2253491     15.97%     99.40% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  84616      0.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14107767                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6193927999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2678658424                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         338291246                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1627457700                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7518920                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
