#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000020ee7a29f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000020ee7c8efb0_0 .net "PC", 31 0, L_0000020ee7d16e00;  1 drivers
v0000020ee7c8f370_0 .net "cycles_consumed", 31 0, v0000020ee7c8e790_0;  1 drivers
v0000020ee7c8f410_0 .var "input_clk", 0 0;
v0000020ee7c8f4b0_0 .var "rst", 0 0;
S_0000020ee7c0cea0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000020ee7a29f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000020ee7bd13e0 .functor NOR 1, v0000020ee7c8f410_0, v0000020ee7c806a0_0, C4<0>, C4<0>;
L_0000020ee7bd2020 .functor AND 1, v0000020ee7c61900_0, v0000020ee7c63e80_0, C4<1>, C4<1>;
L_0000020ee7bd0dc0 .functor AND 1, L_0000020ee7bd2020, L_0000020ee7c8f550, C4<1>, C4<1>;
L_0000020ee7bd21e0 .functor AND 1, v0000020ee7c52f20_0, v0000020ee7c52de0_0, C4<1>, C4<1>;
L_0000020ee7bd22c0 .functor AND 1, L_0000020ee7bd21e0, L_0000020ee7c8d930, C4<1>, C4<1>;
L_0000020ee7bd1990 .functor AND 1, v0000020ee7c7fe80_0, v0000020ee7c81d20_0, C4<1>, C4<1>;
L_0000020ee7bd2090 .functor AND 1, L_0000020ee7bd1990, L_0000020ee7c8d750, C4<1>, C4<1>;
L_0000020ee7bd1680 .functor AND 1, v0000020ee7c61900_0, v0000020ee7c63e80_0, C4<1>, C4<1>;
L_0000020ee7bd16f0 .functor AND 1, L_0000020ee7bd1680, L_0000020ee7c8e290, C4<1>, C4<1>;
L_0000020ee7bd1760 .functor AND 1, v0000020ee7c52f20_0, v0000020ee7c52de0_0, C4<1>, C4<1>;
L_0000020ee7bd0e30 .functor AND 1, L_0000020ee7bd1760, L_0000020ee7c8f7d0, C4<1>, C4<1>;
L_0000020ee7bd1df0 .functor AND 1, v0000020ee7c7fe80_0, v0000020ee7c81d20_0, C4<1>, C4<1>;
L_0000020ee7bd0b20 .functor AND 1, L_0000020ee7bd1df0, L_0000020ee7c8f5f0, C4<1>, C4<1>;
L_0000020ee7c96880 .functor NOT 1, L_0000020ee7bd13e0, C4<0>, C4<0>, C4<0>;
L_0000020ee7c96810 .functor NOT 1, L_0000020ee7bd13e0, C4<0>, C4<0>, C4<0>;
L_0000020ee7cfba80 .functor NOT 1, L_0000020ee7bd13e0, C4<0>, C4<0>, C4<0>;
L_0000020ee7cfbd90 .functor NOT 1, L_0000020ee7bd13e0, C4<0>, C4<0>, C4<0>;
L_0000020ee7cfbcb0 .functor NOT 1, L_0000020ee7bd13e0, C4<0>, C4<0>, C4<0>;
L_0000020ee7d16e00 .functor BUFZ 32, v0000020ee7c7f480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020ee7c827c0_0 .net "EX1_ALU_OPER1", 31 0, L_0000020ee7c96ea0;  1 drivers
v0000020ee7c82860_0 .net "EX1_ALU_OPER2", 31 0, L_0000020ee7cfa350;  1 drivers
v0000020ee7c82900_0 .net "EX1_PC", 31 0, v0000020ee7c64420_0;  1 drivers
v0000020ee7c829a0_0 .net "EX1_PFC", 31 0, v0000020ee7c64ec0_0;  1 drivers
v0000020ee7c825e0_0 .net "EX1_PFC_to_IF", 31 0, L_0000020ee7c94690;  1 drivers
v0000020ee7c822c0_0 .net "EX1_forward_to_B", 31 0, v0000020ee7c641a0_0;  1 drivers
v0000020ee7c82360_0 .net "EX1_is_beq", 0 0, v0000020ee7c64880_0;  1 drivers
v0000020ee7c82400_0 .net "EX1_is_bne", 0 0, v0000020ee7c655a0_0;  1 drivers
v0000020ee7c7caa0_0 .net "EX1_is_jal", 0 0, v0000020ee7c65640_0;  1 drivers
v0000020ee7c7ce60_0 .net "EX1_is_jr", 0 0, v0000020ee7c64e20_0;  1 drivers
v0000020ee7c7c1e0_0 .net "EX1_is_oper2_immed", 0 0, v0000020ee7c647e0_0;  1 drivers
v0000020ee7c7b380_0 .net "EX1_memread", 0 0, v0000020ee7c650a0_0;  1 drivers
v0000020ee7c7b420_0 .net "EX1_memwrite", 0 0, v0000020ee7c64ce0_0;  1 drivers
v0000020ee7c7b4c0_0 .net "EX1_opcode", 11 0, v0000020ee7c64d80_0;  1 drivers
v0000020ee7c7b100_0 .net "EX1_predicted", 0 0, v0000020ee7c656e0_0;  1 drivers
v0000020ee7c7aac0_0 .net "EX1_rd_ind", 4 0, v0000020ee7c65140_0;  1 drivers
v0000020ee7c7b560_0 .net "EX1_rd_indzero", 0 0, v0000020ee7c65460_0;  1 drivers
v0000020ee7c7ba60_0 .net "EX1_regwrite", 0 0, v0000020ee7c65280_0;  1 drivers
v0000020ee7c7b600_0 .net "EX1_rs1", 31 0, v0000020ee7c65320_0;  1 drivers
v0000020ee7c7d180_0 .net "EX1_rs1_ind", 4 0, v0000020ee7c65780_0;  1 drivers
v0000020ee7c7c140_0 .net "EX1_rs2", 31 0, v0000020ee7c64100_0;  1 drivers
v0000020ee7c7cb40_0 .net "EX1_rs2_ind", 4 0, v0000020ee7c64380_0;  1 drivers
v0000020ee7c7d220_0 .net "EX1_rs2_out", 31 0, L_0000020ee7cfa3c0;  1 drivers
v0000020ee7c7b7e0_0 .net "EX2_ALU_OPER1", 31 0, v0000020ee7c63700_0;  1 drivers
v0000020ee7c7b6a0_0 .net "EX2_ALU_OPER2", 31 0, v0000020ee7c63f20_0;  1 drivers
v0000020ee7c7c280_0 .net "EX2_ALU_OUT", 31 0, L_0000020ee7c921b0;  1 drivers
v0000020ee7c7bb00_0 .net "EX2_PC", 31 0, v0000020ee7c62a80_0;  1 drivers
v0000020ee7c7c000_0 .net "EX2_PFC_to_IF", 31 0, v0000020ee7c62da0_0;  1 drivers
v0000020ee7c7b9c0_0 .net "EX2_forward_to_B", 31 0, v0000020ee7c62ee0_0;  1 drivers
v0000020ee7c7b1a0_0 .net "EX2_is_beq", 0 0, v0000020ee7c619a0_0;  1 drivers
v0000020ee7c7af20_0 .net "EX2_is_bne", 0 0, v0000020ee7c63840_0;  1 drivers
v0000020ee7c7b740_0 .net "EX2_is_jal", 0 0, v0000020ee7c63980_0;  1 drivers
v0000020ee7c7cfa0_0 .net "EX2_is_jr", 0 0, v0000020ee7c62f80_0;  1 drivers
v0000020ee7c7b880_0 .net "EX2_is_oper2_immed", 0 0, v0000020ee7c630c0_0;  1 drivers
v0000020ee7c7b920_0 .net "EX2_memread", 0 0, v0000020ee7c63200_0;  1 drivers
v0000020ee7c7cbe0_0 .net "EX2_memwrite", 0 0, v0000020ee7c633e0_0;  1 drivers
v0000020ee7c7ab60_0 .net "EX2_opcode", 11 0, v0000020ee7c63c00_0;  1 drivers
v0000020ee7c7b060_0 .net "EX2_predicted", 0 0, v0000020ee7c63de0_0;  1 drivers
v0000020ee7c7bba0_0 .net "EX2_rd_ind", 4 0, v0000020ee7c63ca0_0;  1 drivers
v0000020ee7c7c320_0 .net "EX2_rd_indzero", 0 0, v0000020ee7c63e80_0;  1 drivers
v0000020ee7c7be20_0 .net "EX2_regwrite", 0 0, v0000020ee7c61900_0;  1 drivers
v0000020ee7c7cc80_0 .net "EX2_rs1", 31 0, v0000020ee7c63fc0_0;  1 drivers
v0000020ee7c7ae80_0 .net "EX2_rs1_ind", 4 0, v0000020ee7c64060_0;  1 drivers
v0000020ee7c7afc0_0 .net "EX2_rs2_ind", 4 0, v0000020ee7c61a40_0;  1 drivers
v0000020ee7c7cdc0_0 .net "EX2_rs2_out", 31 0, v0000020ee7c61c20_0;  1 drivers
v0000020ee7c7bc40_0 .net "ID_INST", 31 0, v0000020ee7c66cd0_0;  1 drivers
v0000020ee7c7cd20_0 .net "ID_PC", 31 0, v0000020ee7c68530_0;  1 drivers
v0000020ee7c7cf00_0 .net "ID_PFC_to_EX", 31 0, L_0000020ee7c90810;  1 drivers
v0000020ee7c7ac00_0 .net "ID_PFC_to_IF", 31 0, L_0000020ee7c91f30;  1 drivers
v0000020ee7c7aca0_0 .net "ID_forward_to_B", 31 0, L_0000020ee7c90a90;  1 drivers
v0000020ee7c7c0a0_0 .net "ID_is_beq", 0 0, L_0000020ee7c8fb90;  1 drivers
v0000020ee7c7c3c0_0 .net "ID_is_bne", 0 0, L_0000020ee7c8fff0;  1 drivers
v0000020ee7c7c460_0 .net "ID_is_j", 0 0, L_0000020ee7c92d90;  1 drivers
v0000020ee7c7d040_0 .net "ID_is_jal", 0 0, L_0000020ee7c93e70;  1 drivers
v0000020ee7c7b240_0 .net "ID_is_jr", 0 0, L_0000020ee7c90090;  1 drivers
v0000020ee7c7bce0_0 .net "ID_is_oper2_immed", 0 0, L_0000020ee7c96490;  1 drivers
v0000020ee7c7bec0_0 .net "ID_memread", 0 0, L_0000020ee7c93470;  1 drivers
v0000020ee7c7bd80_0 .net "ID_memwrite", 0 0, L_0000020ee7c94410;  1 drivers
v0000020ee7c7c500_0 .net "ID_opcode", 11 0, v0000020ee7c7f980_0;  1 drivers
v0000020ee7c7bf60_0 .net "ID_predicted", 0 0, v0000020ee7c6ad30_0;  1 drivers
v0000020ee7c7d0e0_0 .net "ID_rd_ind", 4 0, v0000020ee7c7f700_0;  1 drivers
v0000020ee7c7c5a0_0 .net "ID_regwrite", 0 0, L_0000020ee7c92cf0;  1 drivers
v0000020ee7c7c640_0 .net "ID_rs1", 31 0, v0000020ee7c6e110_0;  1 drivers
v0000020ee7c7b2e0_0 .net "ID_rs1_ind", 4 0, v0000020ee7c7e6c0_0;  1 drivers
v0000020ee7c7ad40_0 .net "ID_rs2", 31 0, v0000020ee7c6dcb0_0;  1 drivers
v0000020ee7c7c6e0_0 .net "ID_rs2_ind", 4 0, v0000020ee7c7d540_0;  1 drivers
v0000020ee7c7ade0_0 .net "IF_INST", 31 0, L_0000020ee7c96960;  1 drivers
v0000020ee7c7c780_0 .net "IF_pc", 31 0, v0000020ee7c7f480_0;  1 drivers
v0000020ee7c7c820_0 .net "MEM_ALU_OUT", 31 0, v0000020ee7c52840_0;  1 drivers
v0000020ee7c7c8c0_0 .net "MEM_Data_mem_out", 31 0, v0000020ee7c82220_0;  1 drivers
v0000020ee7c7c960_0 .net "MEM_memread", 0 0, v0000020ee7c53880_0;  1 drivers
v0000020ee7c7ca00_0 .net "MEM_memwrite", 0 0, v0000020ee7c522a0_0;  1 drivers
v0000020ee7c8df70_0 .net "MEM_opcode", 11 0, v0000020ee7c527a0_0;  1 drivers
v0000020ee7c8dc50_0 .net "MEM_rd_ind", 4 0, v0000020ee7c520c0_0;  1 drivers
v0000020ee7c8ee70_0 .net "MEM_rd_indzero", 0 0, v0000020ee7c52de0_0;  1 drivers
v0000020ee7c8da70_0 .net "MEM_regwrite", 0 0, v0000020ee7c52f20_0;  1 drivers
v0000020ee7c8e5b0_0 .net "MEM_rs2", 31 0, v0000020ee7c53b00_0;  1 drivers
v0000020ee7c8dd90_0 .net "PC", 31 0, L_0000020ee7d16e00;  alias, 1 drivers
v0000020ee7c8f190_0 .net "STALL_ID1_FLUSH", 0 0, v0000020ee7c6abf0_0;  1 drivers
v0000020ee7c8ed30_0 .net "STALL_ID2_FLUSH", 0 0, v0000020ee7c69110_0;  1 drivers
v0000020ee7c8e150_0 .net "STALL_IF_FLUSH", 0 0, v0000020ee7c6bd70_0;  1 drivers
v0000020ee7c8f690_0 .net "WB_ALU_OUT", 31 0, v0000020ee7c7fde0_0;  1 drivers
v0000020ee7c8eab0_0 .net "WB_Data_mem_out", 31 0, v0000020ee7c802e0_0;  1 drivers
v0000020ee7c8e1f0_0 .net "WB_memread", 0 0, v0000020ee7c81f00_0;  1 drivers
v0000020ee7c8e330_0 .net "WB_rd_ind", 4 0, v0000020ee7c80ce0_0;  1 drivers
v0000020ee7c8e470_0 .net "WB_rd_indzero", 0 0, v0000020ee7c81d20_0;  1 drivers
v0000020ee7c8f050_0 .net "WB_regwrite", 0 0, v0000020ee7c7fe80_0;  1 drivers
v0000020ee7c8d1b0_0 .net "Wrong_prediction", 0 0, L_0000020ee7cfbd20;  1 drivers
v0000020ee7c8d2f0_0 .net *"_ivl_1", 0 0, L_0000020ee7bd2020;  1 drivers
v0000020ee7c8d7f0_0 .net *"_ivl_13", 0 0, L_0000020ee7bd1990;  1 drivers
v0000020ee7c8ded0_0 .net *"_ivl_14", 0 0, L_0000020ee7c8d750;  1 drivers
v0000020ee7c8d390_0 .net *"_ivl_19", 0 0, L_0000020ee7bd1680;  1 drivers
v0000020ee7c8e650_0 .net *"_ivl_2", 0 0, L_0000020ee7c8f550;  1 drivers
v0000020ee7c8dbb0_0 .net *"_ivl_20", 0 0, L_0000020ee7c8e290;  1 drivers
v0000020ee7c8e6f0_0 .net *"_ivl_25", 0 0, L_0000020ee7bd1760;  1 drivers
v0000020ee7c8dcf0_0 .net *"_ivl_26", 0 0, L_0000020ee7c8f7d0;  1 drivers
v0000020ee7c8d4d0_0 .net *"_ivl_31", 0 0, L_0000020ee7bd1df0;  1 drivers
v0000020ee7c8d430_0 .net *"_ivl_32", 0 0, L_0000020ee7c8f5f0;  1 drivers
v0000020ee7c8de30_0 .net *"_ivl_40", 31 0, L_0000020ee7c92b10;  1 drivers
L_0000020ee7cb0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c8d570_0 .net *"_ivl_43", 26 0, L_0000020ee7cb0c58;  1 drivers
L_0000020ee7cb0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c8e510_0 .net/2u *"_ivl_44", 31 0, L_0000020ee7cb0ca0;  1 drivers
v0000020ee7c8e010_0 .net *"_ivl_52", 31 0, L_0000020ee7cfe170;  1 drivers
L_0000020ee7cb0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c8ec90_0 .net *"_ivl_55", 26 0, L_0000020ee7cb0d30;  1 drivers
L_0000020ee7cb0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c8e3d0_0 .net/2u *"_ivl_56", 31 0, L_0000020ee7cb0d78;  1 drivers
v0000020ee7c8edd0_0 .net *"_ivl_7", 0 0, L_0000020ee7bd21e0;  1 drivers
v0000020ee7c8d9d0_0 .net *"_ivl_8", 0 0, L_0000020ee7c8d930;  1 drivers
v0000020ee7c8e0b0_0 .net "alu_selA", 1 0, L_0000020ee7c8db10;  1 drivers
v0000020ee7c8d890_0 .net "alu_selB", 1 0, L_0000020ee7c903b0;  1 drivers
v0000020ee7c8d6b0_0 .net "clk", 0 0, L_0000020ee7bd13e0;  1 drivers
v0000020ee7c8e790_0 .var "cycles_consumed", 31 0;
v0000020ee7c8e830_0 .net "exhaz", 0 0, L_0000020ee7bd22c0;  1 drivers
v0000020ee7c8f730_0 .net "exhaz2", 0 0, L_0000020ee7bd0e30;  1 drivers
v0000020ee7c8f0f0_0 .net "hlt", 0 0, v0000020ee7c806a0_0;  1 drivers
v0000020ee7c8d610_0 .net "idhaz", 0 0, L_0000020ee7bd0dc0;  1 drivers
v0000020ee7c8f230_0 .net "idhaz2", 0 0, L_0000020ee7bd16f0;  1 drivers
v0000020ee7c8d250_0 .net "if_id_write", 0 0, v0000020ee7c6bcd0_0;  1 drivers
v0000020ee7c8f2d0_0 .net "input_clk", 0 0, v0000020ee7c8f410_0;  1 drivers
v0000020ee7c8e8d0_0 .net "is_branch_and_taken", 0 0, L_0000020ee7c95460;  1 drivers
v0000020ee7c8e970_0 .net "memhaz", 0 0, L_0000020ee7bd2090;  1 drivers
v0000020ee7c8ea10_0 .net "memhaz2", 0 0, L_0000020ee7bd0b20;  1 drivers
v0000020ee7c8eb50_0 .net "pc_src", 2 0, L_0000020ee7c90db0;  1 drivers
v0000020ee7c8d110_0 .net "pc_write", 0 0, v0000020ee7c6be10_0;  1 drivers
v0000020ee7c8ebf0_0 .net "rst", 0 0, v0000020ee7c8f4b0_0;  1 drivers
v0000020ee7c8d070_0 .net "store_rs2_forward", 1 0, L_0000020ee7c8fa50;  1 drivers
v0000020ee7c8ef10_0 .net "wdata_to_reg_file", 31 0, L_0000020ee7d168c0;  1 drivers
E_0000020ee7bdad30/0 .event negedge, v0000020ee7c69930_0;
E_0000020ee7bdad30/1 .event posedge, v0000020ee7c52980_0;
E_0000020ee7bdad30 .event/or E_0000020ee7bdad30/0, E_0000020ee7bdad30/1;
L_0000020ee7c8f550 .cmp/eq 5, v0000020ee7c63ca0_0, v0000020ee7c65780_0;
L_0000020ee7c8d930 .cmp/eq 5, v0000020ee7c520c0_0, v0000020ee7c65780_0;
L_0000020ee7c8d750 .cmp/eq 5, v0000020ee7c80ce0_0, v0000020ee7c65780_0;
L_0000020ee7c8e290 .cmp/eq 5, v0000020ee7c63ca0_0, v0000020ee7c64380_0;
L_0000020ee7c8f7d0 .cmp/eq 5, v0000020ee7c520c0_0, v0000020ee7c64380_0;
L_0000020ee7c8f5f0 .cmp/eq 5, v0000020ee7c80ce0_0, v0000020ee7c64380_0;
L_0000020ee7c92b10 .concat [ 5 27 0 0], v0000020ee7c7f700_0, L_0000020ee7cb0c58;
L_0000020ee7c93a10 .cmp/ne 32, L_0000020ee7c92b10, L_0000020ee7cb0ca0;
L_0000020ee7cfe170 .concat [ 5 27 0 0], v0000020ee7c63ca0_0, L_0000020ee7cb0d30;
L_0000020ee7cff750 .cmp/ne 32, L_0000020ee7cfe170, L_0000020ee7cb0d78;
S_0000020ee7c0d030 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000020ee7c0cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000020ee7bd1610 .functor NOT 1, L_0000020ee7bd22c0, C4<0>, C4<0>, C4<0>;
L_0000020ee7bd0f10 .functor AND 1, L_0000020ee7bd2090, L_0000020ee7bd1610, C4<1>, C4<1>;
L_0000020ee7bd2100 .functor OR 1, L_0000020ee7bd0dc0, L_0000020ee7bd0f10, C4<0>, C4<0>;
L_0000020ee7bd1ae0 .functor OR 1, L_0000020ee7bd0dc0, L_0000020ee7bd22c0, C4<0>, C4<0>;
v0000020ee7bf7370_0 .net *"_ivl_12", 0 0, L_0000020ee7bd1ae0;  1 drivers
v0000020ee7bf72d0_0 .net *"_ivl_2", 0 0, L_0000020ee7bd1610;  1 drivers
v0000020ee7bf77d0_0 .net *"_ivl_5", 0 0, L_0000020ee7bd0f10;  1 drivers
v0000020ee7bf6fb0_0 .net *"_ivl_7", 0 0, L_0000020ee7bd2100;  1 drivers
v0000020ee7bf7c30_0 .net "alu_selA", 1 0, L_0000020ee7c8db10;  alias, 1 drivers
v0000020ee7bf7b90_0 .net "exhaz", 0 0, L_0000020ee7bd22c0;  alias, 1 drivers
v0000020ee7bf8270_0 .net "idhaz", 0 0, L_0000020ee7bd0dc0;  alias, 1 drivers
v0000020ee7bf7410_0 .net "memhaz", 0 0, L_0000020ee7bd2090;  alias, 1 drivers
L_0000020ee7c8db10 .concat8 [ 1 1 0 0], L_0000020ee7bd2100, L_0000020ee7bd1ae0;
S_0000020ee79f6030 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000020ee7c0cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000020ee7bd2330 .functor NOT 1, L_0000020ee7bd0e30, C4<0>, C4<0>, C4<0>;
L_0000020ee7bd17d0 .functor AND 1, L_0000020ee7bd0b20, L_0000020ee7bd2330, C4<1>, C4<1>;
L_0000020ee7bd1d10 .functor OR 1, L_0000020ee7bd16f0, L_0000020ee7bd17d0, C4<0>, C4<0>;
L_0000020ee7bd2170 .functor NOT 1, v0000020ee7c647e0_0, C4<0>, C4<0>, C4<0>;
L_0000020ee7bd2250 .functor AND 1, L_0000020ee7bd1d10, L_0000020ee7bd2170, C4<1>, C4<1>;
L_0000020ee7bd23a0 .functor OR 1, L_0000020ee7bd16f0, L_0000020ee7bd0e30, C4<0>, C4<0>;
L_0000020ee7bd09d0 .functor NOT 1, v0000020ee7c647e0_0, C4<0>, C4<0>, C4<0>;
L_0000020ee7bd2790 .functor AND 1, L_0000020ee7bd23a0, L_0000020ee7bd09d0, C4<1>, C4<1>;
v0000020ee7bf7cd0_0 .net "EX1_is_oper2_immed", 0 0, v0000020ee7c647e0_0;  alias, 1 drivers
v0000020ee7bf7550_0 .net *"_ivl_11", 0 0, L_0000020ee7bd2250;  1 drivers
v0000020ee7bf7050_0 .net *"_ivl_16", 0 0, L_0000020ee7bd23a0;  1 drivers
v0000020ee7bf7eb0_0 .net *"_ivl_17", 0 0, L_0000020ee7bd09d0;  1 drivers
v0000020ee7bf79b0_0 .net *"_ivl_2", 0 0, L_0000020ee7bd2330;  1 drivers
v0000020ee7bf83b0_0 .net *"_ivl_20", 0 0, L_0000020ee7bd2790;  1 drivers
v0000020ee7bf68d0_0 .net *"_ivl_5", 0 0, L_0000020ee7bd17d0;  1 drivers
v0000020ee7bf70f0_0 .net *"_ivl_7", 0 0, L_0000020ee7bd1d10;  1 drivers
v0000020ee7bf7230_0 .net *"_ivl_8", 0 0, L_0000020ee7bd2170;  1 drivers
v0000020ee7bf8130_0 .net "alu_selB", 1 0, L_0000020ee7c903b0;  alias, 1 drivers
v0000020ee7bf8770_0 .net "exhaz", 0 0, L_0000020ee7bd0e30;  alias, 1 drivers
v0000020ee7bf8450_0 .net "idhaz", 0 0, L_0000020ee7bd16f0;  alias, 1 drivers
v0000020ee7bf84f0_0 .net "memhaz", 0 0, L_0000020ee7bd0b20;  alias, 1 drivers
L_0000020ee7c903b0 .concat8 [ 1 1 0 0], L_0000020ee7bd2250, L_0000020ee7bd2790;
S_0000020ee79f61c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000020ee7c0cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000020ee7bd26b0 .functor NOT 1, L_0000020ee7bd0e30, C4<0>, C4<0>, C4<0>;
L_0000020ee7bd2720 .functor AND 1, L_0000020ee7bd0b20, L_0000020ee7bd26b0, C4<1>, C4<1>;
L_0000020ee7bd2560 .functor OR 1, L_0000020ee7bd16f0, L_0000020ee7bd2720, C4<0>, C4<0>;
L_0000020ee7bd2480 .functor OR 1, L_0000020ee7bd16f0, L_0000020ee7bd0e30, C4<0>, C4<0>;
v0000020ee7bf8630_0 .net *"_ivl_12", 0 0, L_0000020ee7bd2480;  1 drivers
v0000020ee7bf6970_0 .net *"_ivl_2", 0 0, L_0000020ee7bd26b0;  1 drivers
v0000020ee7bf6a10_0 .net *"_ivl_5", 0 0, L_0000020ee7bd2720;  1 drivers
v0000020ee7bf6b50_0 .net *"_ivl_7", 0 0, L_0000020ee7bd2560;  1 drivers
v0000020ee7bf6bf0_0 .net "exhaz", 0 0, L_0000020ee7bd0e30;  alias, 1 drivers
v0000020ee7bf6c90_0 .net "idhaz", 0 0, L_0000020ee7bd16f0;  alias, 1 drivers
v0000020ee7b77870_0 .net "memhaz", 0 0, L_0000020ee7bd0b20;  alias, 1 drivers
v0000020ee7b770f0_0 .net "store_rs2_forward", 1 0, L_0000020ee7c8fa50;  alias, 1 drivers
L_0000020ee7c8fa50 .concat8 [ 1 1 0 0], L_0000020ee7bd2560, L_0000020ee7bd2480;
S_0000020ee79a69c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_0000020ee7c0cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000020ee7b766f0_0 .net "EX_ALU_OUT", 31 0, L_0000020ee7c921b0;  alias, 1 drivers
v0000020ee7b77cd0_0 .net "EX_memread", 0 0, v0000020ee7c63200_0;  alias, 1 drivers
v0000020ee7b5f240_0 .net "EX_memwrite", 0 0, v0000020ee7c633e0_0;  alias, 1 drivers
v0000020ee7b5f2e0_0 .net "EX_opcode", 11 0, v0000020ee7c63c00_0;  alias, 1 drivers
v0000020ee7c53420_0 .net "EX_rd_ind", 4 0, v0000020ee7c63ca0_0;  alias, 1 drivers
v0000020ee7c537e0_0 .net "EX_rd_indzero", 0 0, L_0000020ee7cff750;  1 drivers
v0000020ee7c52660_0 .net "EX_regwrite", 0 0, v0000020ee7c61900_0;  alias, 1 drivers
v0000020ee7c52700_0 .net "EX_rs2_out", 31 0, v0000020ee7c61c20_0;  alias, 1 drivers
v0000020ee7c52840_0 .var "MEM_ALU_OUT", 31 0;
v0000020ee7c53880_0 .var "MEM_memread", 0 0;
v0000020ee7c522a0_0 .var "MEM_memwrite", 0 0;
v0000020ee7c527a0_0 .var "MEM_opcode", 11 0;
v0000020ee7c520c0_0 .var "MEM_rd_ind", 4 0;
v0000020ee7c52de0_0 .var "MEM_rd_indzero", 0 0;
v0000020ee7c52f20_0 .var "MEM_regwrite", 0 0;
v0000020ee7c53b00_0 .var "MEM_rs2", 31 0;
v0000020ee7c51ee0_0 .net "clk", 0 0, L_0000020ee7cfbd90;  1 drivers
v0000020ee7c52980_0 .net "rst", 0 0, v0000020ee7c8f4b0_0;  alias, 1 drivers
E_0000020ee7bdb730 .event posedge, v0000020ee7c52980_0, v0000020ee7c51ee0_0;
S_0000020ee79a6b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000020ee7c0cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000020ee7a01490 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020ee7a014c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020ee7a01500 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020ee7a01538 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020ee7a01570 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020ee7a015a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020ee7a015e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020ee7a01618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020ee7a01650 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020ee7a01688 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020ee7a016c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020ee7a016f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020ee7a01730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020ee7a01768 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020ee7a017a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020ee7a017d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020ee7a01810 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020ee7a01848 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020ee7a01880 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020ee7a018b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020ee7a018f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020ee7a01928 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020ee7a01960 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020ee7a01998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020ee7a019d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000020ee7cfb9a0 .functor XOR 1, L_0000020ee7cfb8c0, v0000020ee7c63de0_0, C4<0>, C4<0>;
L_0000020ee7cfbb60 .functor NOT 1, L_0000020ee7cfb9a0, C4<0>, C4<0>, C4<0>;
L_0000020ee7cfbe70 .functor OR 1, v0000020ee7c8f4b0_0, L_0000020ee7cfbb60, C4<0>, C4<0>;
L_0000020ee7cfbd20 .functor NOT 1, L_0000020ee7cfbe70, C4<0>, C4<0>, C4<0>;
v0000020ee7c560d0_0 .net "ALU_OP", 3 0, v0000020ee7c55d10_0;  1 drivers
v0000020ee7c59550_0 .net "BranchDecision", 0 0, L_0000020ee7cfb8c0;  1 drivers
v0000020ee7c58a10_0 .net "CF", 0 0, v0000020ee7c580b0_0;  1 drivers
v0000020ee7c59690_0 .net "EX_opcode", 11 0, v0000020ee7c63c00_0;  alias, 1 drivers
v0000020ee7c599b0_0 .net "Wrong_prediction", 0 0, L_0000020ee7cfbd20;  alias, 1 drivers
v0000020ee7c595f0_0 .net "ZF", 0 0, L_0000020ee7cfbaf0;  1 drivers
L_0000020ee7cb0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020ee7c58fb0_0 .net/2u *"_ivl_0", 31 0, L_0000020ee7cb0ce8;  1 drivers
v0000020ee7c58790_0 .net *"_ivl_11", 0 0, L_0000020ee7cfbe70;  1 drivers
v0000020ee7c58650_0 .net *"_ivl_2", 31 0, L_0000020ee7c92110;  1 drivers
v0000020ee7c58830_0 .net *"_ivl_6", 0 0, L_0000020ee7cfb9a0;  1 drivers
v0000020ee7c58970_0 .net *"_ivl_8", 0 0, L_0000020ee7cfbb60;  1 drivers
v0000020ee7c585b0_0 .net "alu_out", 31 0, L_0000020ee7c921b0;  alias, 1 drivers
v0000020ee7c592d0_0 .net "alu_outw", 31 0, v0000020ee7c55bd0_0;  1 drivers
v0000020ee7c588d0_0 .net "is_beq", 0 0, v0000020ee7c619a0_0;  alias, 1 drivers
v0000020ee7c58ab0_0 .net "is_bne", 0 0, v0000020ee7c63840_0;  alias, 1 drivers
v0000020ee7c59410_0 .net "is_jal", 0 0, v0000020ee7c63980_0;  alias, 1 drivers
v0000020ee7c58330_0 .net "oper1", 31 0, v0000020ee7c63700_0;  alias, 1 drivers
v0000020ee7c594b0_0 .net "oper2", 31 0, v0000020ee7c63f20_0;  alias, 1 drivers
v0000020ee7c586f0_0 .net "pc", 31 0, v0000020ee7c62a80_0;  alias, 1 drivers
v0000020ee7c590f0_0 .net "predicted", 0 0, v0000020ee7c63de0_0;  alias, 1 drivers
v0000020ee7c597d0_0 .net "rst", 0 0, v0000020ee7c8f4b0_0;  alias, 1 drivers
L_0000020ee7c92110 .arith/sum 32, v0000020ee7c62a80_0, L_0000020ee7cb0ce8;
L_0000020ee7c921b0 .functor MUXZ 32, v0000020ee7c55bd0_0, L_0000020ee7c92110, v0000020ee7c63980_0, C4<>;
S_0000020ee7a19aa0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000020ee79a6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000020ee7cfb540 .functor AND 1, v0000020ee7c619a0_0, L_0000020ee7cfb460, C4<1>, C4<1>;
L_0000020ee7cfb620 .functor NOT 1, L_0000020ee7cfb460, C4<0>, C4<0>, C4<0>;
L_0000020ee7cfb700 .functor AND 1, v0000020ee7c63840_0, L_0000020ee7cfb620, C4<1>, C4<1>;
L_0000020ee7cfb8c0 .functor OR 1, L_0000020ee7cfb540, L_0000020ee7cfb700, C4<0>, C4<0>;
v0000020ee7c579d0_0 .net "BranchDecision", 0 0, L_0000020ee7cfb8c0;  alias, 1 drivers
v0000020ee7c56f30_0 .net *"_ivl_2", 0 0, L_0000020ee7cfb620;  1 drivers
v0000020ee7c55f90_0 .net "is_beq", 0 0, v0000020ee7c619a0_0;  alias, 1 drivers
v0000020ee7c56710_0 .net "is_beq_taken", 0 0, L_0000020ee7cfb540;  1 drivers
v0000020ee7c56b70_0 .net "is_bne", 0 0, v0000020ee7c63840_0;  alias, 1 drivers
v0000020ee7c56df0_0 .net "is_bne_taken", 0 0, L_0000020ee7cfb700;  1 drivers
v0000020ee7c55e50_0 .net "is_eq", 0 0, L_0000020ee7cfb460;  1 drivers
v0000020ee7c57b10_0 .net "oper1", 31 0, v0000020ee7c63700_0;  alias, 1 drivers
v0000020ee7c563f0_0 .net "oper2", 31 0, v0000020ee7c63f20_0;  alias, 1 drivers
S_0000020ee7a19c30 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000020ee7a19aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000020ee7cfa0b0 .functor XOR 1, L_0000020ee7c94b90, L_0000020ee7c94a50, C4<0>, C4<0>;
L_0000020ee7cfa970 .functor XOR 1, L_0000020ee7c94d70, L_0000020ee7c94c30, C4<0>, C4<0>;
L_0000020ee7cfb2a0 .functor XOR 1, L_0000020ee7c94e10, L_0000020ee7c94cd0, C4<0>, C4<0>;
L_0000020ee7cfb5b0 .functor XOR 1, L_0000020ee7c94eb0, L_0000020ee7c94af0, C4<0>, C4<0>;
L_0000020ee7cfa430 .functor XOR 1, L_0000020ee7c94f50, L_0000020ee7c94870, C4<0>, C4<0>;
L_0000020ee7cfb0e0 .functor XOR 1, L_0000020ee7c94910, L_0000020ee7c949b0, C4<0>, C4<0>;
L_0000020ee7cfb1c0 .functor XOR 1, L_0000020ee7d03490, L_0000020ee7d03e90, C4<0>, C4<0>;
L_0000020ee7cfa4a0 .functor XOR 1, L_0000020ee7d037b0, L_0000020ee7d05290, C4<0>, C4<0>;
L_0000020ee7cfb150 .functor XOR 1, L_0000020ee7d035d0, L_0000020ee7d033f0, C4<0>, C4<0>;
L_0000020ee7cf9fd0 .functor XOR 1, L_0000020ee7d04110, L_0000020ee7d05330, C4<0>, C4<0>;
L_0000020ee7cfa580 .functor XOR 1, L_0000020ee7d04570, L_0000020ee7d05150, C4<0>, C4<0>;
L_0000020ee7cfaac0 .functor XOR 1, L_0000020ee7d03170, L_0000020ee7d046b0, C4<0>, C4<0>;
L_0000020ee7cf9f60 .functor XOR 1, L_0000020ee7d05010, L_0000020ee7d04750, C4<0>, C4<0>;
L_0000020ee7cfa7b0 .functor XOR 1, L_0000020ee7d04610, L_0000020ee7d04e30, C4<0>, C4<0>;
L_0000020ee7cfb690 .functor XOR 1, L_0000020ee7d050b0, L_0000020ee7d03c10, C4<0>, C4<0>;
L_0000020ee7cfa6d0 .functor XOR 1, L_0000020ee7d03850, L_0000020ee7d03210, C4<0>, C4<0>;
L_0000020ee7cfb230 .functor XOR 1, L_0000020ee7d038f0, L_0000020ee7d03990, C4<0>, C4<0>;
L_0000020ee7cfa040 .functor XOR 1, L_0000020ee7d03a30, L_0000020ee7d04cf0, C4<0>, C4<0>;
L_0000020ee7cfadd0 .functor XOR 1, L_0000020ee7d04d90, L_0000020ee7d03ad0, C4<0>, C4<0>;
L_0000020ee7cfa900 .functor XOR 1, L_0000020ee7d053d0, L_0000020ee7d051f0, C4<0>, C4<0>;
L_0000020ee7cfab30 .functor XOR 1, L_0000020ee7d02f90, L_0000020ee7d03670, C4<0>, C4<0>;
L_0000020ee7cfac10 .functor XOR 1, L_0000020ee7d047f0, L_0000020ee7d05470, C4<0>, C4<0>;
L_0000020ee7cfac80 .functor XOR 1, L_0000020ee7d03b70, L_0000020ee7d04890, C4<0>, C4<0>;
L_0000020ee7cfaf20 .functor XOR 1, L_0000020ee7d03350, L_0000020ee7d03cb0, C4<0>, C4<0>;
L_0000020ee7cfb850 .functor XOR 1, L_0000020ee7d04070, L_0000020ee7d05510, C4<0>, C4<0>;
L_0000020ee7cfaf90 .functor XOR 1, L_0000020ee7d03d50, L_0000020ee7d055b0, C4<0>, C4<0>;
L_0000020ee7cfb000 .functor XOR 1, L_0000020ee7d03df0, L_0000020ee7d04930, C4<0>, C4<0>;
L_0000020ee7cfb070 .functor XOR 1, L_0000020ee7d04430, L_0000020ee7d03530, C4<0>, C4<0>;
L_0000020ee7cfb930 .functor XOR 1, L_0000020ee7d03030, L_0000020ee7d04f70, C4<0>, C4<0>;
L_0000020ee7cfb3f0 .functor XOR 1, L_0000020ee7d03710, L_0000020ee7d03f30, C4<0>, C4<0>;
L_0000020ee7cfb310 .functor XOR 1, L_0000020ee7d05650, L_0000020ee7d032b0, C4<0>, C4<0>;
L_0000020ee7cfb380 .functor XOR 1, L_0000020ee7d030d0, L_0000020ee7d049d0, C4<0>, C4<0>;
L_0000020ee7cfb460/0/0 .functor OR 1, L_0000020ee7d04a70, L_0000020ee7d03fd0, L_0000020ee7d041b0, L_0000020ee7d044d0;
L_0000020ee7cfb460/0/4 .functor OR 1, L_0000020ee7d04250, L_0000020ee7d042f0, L_0000020ee7d04390, L_0000020ee7d04b10;
L_0000020ee7cfb460/0/8 .functor OR 1, L_0000020ee7d04bb0, L_0000020ee7d04ed0, L_0000020ee7d04c50, L_0000020ee7d05e70;
L_0000020ee7cfb460/0/12 .functor OR 1, L_0000020ee7d05970, L_0000020ee7d05830, L_0000020ee7d05a10, L_0000020ee7d058d0;
L_0000020ee7cfb460/0/16 .functor OR 1, L_0000020ee7d05dd0, L_0000020ee7d05790, L_0000020ee7d05ab0, L_0000020ee7d05b50;
L_0000020ee7cfb460/0/20 .functor OR 1, L_0000020ee7d05bf0, L_0000020ee7d05c90, L_0000020ee7d05d30, L_0000020ee7cff9d0;
L_0000020ee7cfb460/0/24 .functor OR 1, L_0000020ee7cfe210, L_0000020ee7d003d0, L_0000020ee7cfecb0, L_0000020ee7cfe530;
L_0000020ee7cfb460/0/28 .functor OR 1, L_0000020ee7cfe0d0, L_0000020ee7cfe5d0, L_0000020ee7cff570, L_0000020ee7cfe2b0;
L_0000020ee7cfb460/1/0 .functor OR 1, L_0000020ee7cfb460/0/0, L_0000020ee7cfb460/0/4, L_0000020ee7cfb460/0/8, L_0000020ee7cfb460/0/12;
L_0000020ee7cfb460/1/4 .functor OR 1, L_0000020ee7cfb460/0/16, L_0000020ee7cfb460/0/20, L_0000020ee7cfb460/0/24, L_0000020ee7cfb460/0/28;
L_0000020ee7cfb460 .functor NOR 1, L_0000020ee7cfb460/1/0, L_0000020ee7cfb460/1/4, C4<0>, C4<0>;
v0000020ee7c52ca0_0 .net *"_ivl_0", 0 0, L_0000020ee7cfa0b0;  1 drivers
v0000020ee7c51f80_0 .net *"_ivl_101", 0 0, L_0000020ee7d03990;  1 drivers
v0000020ee7c53380_0 .net *"_ivl_102", 0 0, L_0000020ee7cfa040;  1 drivers
v0000020ee7c52480_0 .net *"_ivl_105", 0 0, L_0000020ee7d03a30;  1 drivers
v0000020ee7c53920_0 .net *"_ivl_107", 0 0, L_0000020ee7d04cf0;  1 drivers
v0000020ee7c528e0_0 .net *"_ivl_108", 0 0, L_0000020ee7cfadd0;  1 drivers
v0000020ee7c52a20_0 .net *"_ivl_11", 0 0, L_0000020ee7c94c30;  1 drivers
v0000020ee7c53c40_0 .net *"_ivl_111", 0 0, L_0000020ee7d04d90;  1 drivers
v0000020ee7c52340_0 .net *"_ivl_113", 0 0, L_0000020ee7d03ad0;  1 drivers
v0000020ee7c52ac0_0 .net *"_ivl_114", 0 0, L_0000020ee7cfa900;  1 drivers
v0000020ee7c53f60_0 .net *"_ivl_117", 0 0, L_0000020ee7d053d0;  1 drivers
v0000020ee7c52fc0_0 .net *"_ivl_119", 0 0, L_0000020ee7d051f0;  1 drivers
v0000020ee7c51c60_0 .net *"_ivl_12", 0 0, L_0000020ee7cfb2a0;  1 drivers
v0000020ee7c523e0_0 .net *"_ivl_120", 0 0, L_0000020ee7cfab30;  1 drivers
v0000020ee7c52b60_0 .net *"_ivl_123", 0 0, L_0000020ee7d02f90;  1 drivers
v0000020ee7c53060_0 .net *"_ivl_125", 0 0, L_0000020ee7d03670;  1 drivers
v0000020ee7c52200_0 .net *"_ivl_126", 0 0, L_0000020ee7cfac10;  1 drivers
v0000020ee7c52c00_0 .net *"_ivl_129", 0 0, L_0000020ee7d047f0;  1 drivers
v0000020ee7c52d40_0 .net *"_ivl_131", 0 0, L_0000020ee7d05470;  1 drivers
v0000020ee7c540a0_0 .net *"_ivl_132", 0 0, L_0000020ee7cfac80;  1 drivers
v0000020ee7c539c0_0 .net *"_ivl_135", 0 0, L_0000020ee7d03b70;  1 drivers
v0000020ee7c52e80_0 .net *"_ivl_137", 0 0, L_0000020ee7d04890;  1 drivers
v0000020ee7c541e0_0 .net *"_ivl_138", 0 0, L_0000020ee7cfaf20;  1 drivers
v0000020ee7c53a60_0 .net *"_ivl_141", 0 0, L_0000020ee7d03350;  1 drivers
v0000020ee7c53ec0_0 .net *"_ivl_143", 0 0, L_0000020ee7d03cb0;  1 drivers
v0000020ee7c51d00_0 .net *"_ivl_144", 0 0, L_0000020ee7cfb850;  1 drivers
v0000020ee7c53560_0 .net *"_ivl_147", 0 0, L_0000020ee7d04070;  1 drivers
v0000020ee7c53ba0_0 .net *"_ivl_149", 0 0, L_0000020ee7d05510;  1 drivers
v0000020ee7c51b20_0 .net *"_ivl_15", 0 0, L_0000020ee7c94e10;  1 drivers
v0000020ee7c52520_0 .net *"_ivl_150", 0 0, L_0000020ee7cfaf90;  1 drivers
v0000020ee7c53ce0_0 .net *"_ivl_153", 0 0, L_0000020ee7d03d50;  1 drivers
v0000020ee7c525c0_0 .net *"_ivl_155", 0 0, L_0000020ee7d055b0;  1 drivers
v0000020ee7c532e0_0 .net *"_ivl_156", 0 0, L_0000020ee7cfb000;  1 drivers
v0000020ee7c53100_0 .net *"_ivl_159", 0 0, L_0000020ee7d03df0;  1 drivers
v0000020ee7c53d80_0 .net *"_ivl_161", 0 0, L_0000020ee7d04930;  1 drivers
v0000020ee7c531a0_0 .net *"_ivl_162", 0 0, L_0000020ee7cfb070;  1 drivers
v0000020ee7c53e20_0 .net *"_ivl_165", 0 0, L_0000020ee7d04430;  1 drivers
v0000020ee7c53240_0 .net *"_ivl_167", 0 0, L_0000020ee7d03530;  1 drivers
v0000020ee7c54000_0 .net *"_ivl_168", 0 0, L_0000020ee7cfb930;  1 drivers
v0000020ee7c534c0_0 .net *"_ivl_17", 0 0, L_0000020ee7c94cd0;  1 drivers
v0000020ee7c53600_0 .net *"_ivl_171", 0 0, L_0000020ee7d03030;  1 drivers
v0000020ee7c52160_0 .net *"_ivl_173", 0 0, L_0000020ee7d04f70;  1 drivers
v0000020ee7c51e40_0 .net *"_ivl_174", 0 0, L_0000020ee7cfb3f0;  1 drivers
v0000020ee7c536a0_0 .net *"_ivl_177", 0 0, L_0000020ee7d03710;  1 drivers
v0000020ee7c53740_0 .net *"_ivl_179", 0 0, L_0000020ee7d03f30;  1 drivers
v0000020ee7c54140_0 .net *"_ivl_18", 0 0, L_0000020ee7cfb5b0;  1 drivers
v0000020ee7c51bc0_0 .net *"_ivl_180", 0 0, L_0000020ee7cfb310;  1 drivers
v0000020ee7c54280_0 .net *"_ivl_183", 0 0, L_0000020ee7d05650;  1 drivers
v0000020ee7c52020_0 .net *"_ivl_185", 0 0, L_0000020ee7d032b0;  1 drivers
v0000020ee7c557c0_0 .net *"_ivl_186", 0 0, L_0000020ee7cfb380;  1 drivers
v0000020ee7c55400_0 .net *"_ivl_190", 0 0, L_0000020ee7d030d0;  1 drivers
v0000020ee7c55900_0 .net *"_ivl_192", 0 0, L_0000020ee7d049d0;  1 drivers
v0000020ee7c54820_0 .net *"_ivl_194", 0 0, L_0000020ee7d04a70;  1 drivers
v0000020ee7c54aa0_0 .net *"_ivl_196", 0 0, L_0000020ee7d03fd0;  1 drivers
v0000020ee7c54b40_0 .net *"_ivl_198", 0 0, L_0000020ee7d041b0;  1 drivers
v0000020ee7c54320_0 .net *"_ivl_200", 0 0, L_0000020ee7d044d0;  1 drivers
v0000020ee7c54d20_0 .net *"_ivl_202", 0 0, L_0000020ee7d04250;  1 drivers
v0000020ee7c55040_0 .net *"_ivl_204", 0 0, L_0000020ee7d042f0;  1 drivers
v0000020ee7c543c0_0 .net *"_ivl_206", 0 0, L_0000020ee7d04390;  1 drivers
v0000020ee7c546e0_0 .net *"_ivl_208", 0 0, L_0000020ee7d04b10;  1 drivers
v0000020ee7c559a0_0 .net *"_ivl_21", 0 0, L_0000020ee7c94eb0;  1 drivers
v0000020ee7c54be0_0 .net *"_ivl_210", 0 0, L_0000020ee7d04bb0;  1 drivers
v0000020ee7c55720_0 .net *"_ivl_212", 0 0, L_0000020ee7d04ed0;  1 drivers
v0000020ee7c54460_0 .net *"_ivl_214", 0 0, L_0000020ee7d04c50;  1 drivers
v0000020ee7c548c0_0 .net *"_ivl_216", 0 0, L_0000020ee7d05e70;  1 drivers
v0000020ee7c54780_0 .net *"_ivl_218", 0 0, L_0000020ee7d05970;  1 drivers
v0000020ee7c54960_0 .net *"_ivl_220", 0 0, L_0000020ee7d05830;  1 drivers
v0000020ee7c554a0_0 .net *"_ivl_222", 0 0, L_0000020ee7d05a10;  1 drivers
v0000020ee7c54f00_0 .net *"_ivl_224", 0 0, L_0000020ee7d058d0;  1 drivers
v0000020ee7c54500_0 .net *"_ivl_226", 0 0, L_0000020ee7d05dd0;  1 drivers
v0000020ee7c54a00_0 .net *"_ivl_228", 0 0, L_0000020ee7d05790;  1 drivers
v0000020ee7c55540_0 .net *"_ivl_23", 0 0, L_0000020ee7c94af0;  1 drivers
v0000020ee7c555e0_0 .net *"_ivl_230", 0 0, L_0000020ee7d05ab0;  1 drivers
v0000020ee7c54c80_0 .net *"_ivl_232", 0 0, L_0000020ee7d05b50;  1 drivers
v0000020ee7c55680_0 .net *"_ivl_234", 0 0, L_0000020ee7d05bf0;  1 drivers
v0000020ee7c54dc0_0 .net *"_ivl_236", 0 0, L_0000020ee7d05c90;  1 drivers
v0000020ee7c550e0_0 .net *"_ivl_238", 0 0, L_0000020ee7d05d30;  1 drivers
v0000020ee7c545a0_0 .net *"_ivl_24", 0 0, L_0000020ee7cfa430;  1 drivers
v0000020ee7c54e60_0 .net *"_ivl_240", 0 0, L_0000020ee7cff9d0;  1 drivers
v0000020ee7c54640_0 .net *"_ivl_242", 0 0, L_0000020ee7cfe210;  1 drivers
v0000020ee7c54fa0_0 .net *"_ivl_244", 0 0, L_0000020ee7d003d0;  1 drivers
v0000020ee7c55360_0 .net *"_ivl_246", 0 0, L_0000020ee7cfecb0;  1 drivers
v0000020ee7c55180_0 .net *"_ivl_248", 0 0, L_0000020ee7cfe530;  1 drivers
v0000020ee7c55220_0 .net *"_ivl_250", 0 0, L_0000020ee7cfe0d0;  1 drivers
v0000020ee7c552c0_0 .net *"_ivl_252", 0 0, L_0000020ee7cfe5d0;  1 drivers
v0000020ee7c55860_0 .net *"_ivl_254", 0 0, L_0000020ee7cff570;  1 drivers
v0000020ee7b76e70_0 .net *"_ivl_256", 0 0, L_0000020ee7cfe2b0;  1 drivers
v0000020ee7c56990_0 .net *"_ivl_27", 0 0, L_0000020ee7c94f50;  1 drivers
v0000020ee7c57570_0 .net *"_ivl_29", 0 0, L_0000020ee7c94870;  1 drivers
v0000020ee7c57070_0 .net *"_ivl_3", 0 0, L_0000020ee7c94b90;  1 drivers
v0000020ee7c57610_0 .net *"_ivl_30", 0 0, L_0000020ee7cfb0e0;  1 drivers
v0000020ee7c57250_0 .net *"_ivl_33", 0 0, L_0000020ee7c94910;  1 drivers
v0000020ee7c56490_0 .net *"_ivl_35", 0 0, L_0000020ee7c949b0;  1 drivers
v0000020ee7c55ef0_0 .net *"_ivl_36", 0 0, L_0000020ee7cfb1c0;  1 drivers
v0000020ee7c56fd0_0 .net *"_ivl_39", 0 0, L_0000020ee7d03490;  1 drivers
v0000020ee7c56850_0 .net *"_ivl_41", 0 0, L_0000020ee7d03e90;  1 drivers
v0000020ee7c56c10_0 .net *"_ivl_42", 0 0, L_0000020ee7cfa4a0;  1 drivers
v0000020ee7c56530_0 .net *"_ivl_45", 0 0, L_0000020ee7d037b0;  1 drivers
v0000020ee7c581f0_0 .net *"_ivl_47", 0 0, L_0000020ee7d05290;  1 drivers
v0000020ee7c571b0_0 .net *"_ivl_48", 0 0, L_0000020ee7cfb150;  1 drivers
v0000020ee7c56e90_0 .net *"_ivl_5", 0 0, L_0000020ee7c94a50;  1 drivers
v0000020ee7c572f0_0 .net *"_ivl_51", 0 0, L_0000020ee7d035d0;  1 drivers
v0000020ee7c565d0_0 .net *"_ivl_53", 0 0, L_0000020ee7d033f0;  1 drivers
v0000020ee7c57a70_0 .net *"_ivl_54", 0 0, L_0000020ee7cf9fd0;  1 drivers
v0000020ee7c57390_0 .net *"_ivl_57", 0 0, L_0000020ee7d04110;  1 drivers
v0000020ee7c56a30_0 .net *"_ivl_59", 0 0, L_0000020ee7d05330;  1 drivers
v0000020ee7c56210_0 .net *"_ivl_6", 0 0, L_0000020ee7cfa970;  1 drivers
v0000020ee7c576b0_0 .net *"_ivl_60", 0 0, L_0000020ee7cfa580;  1 drivers
v0000020ee7c567b0_0 .net *"_ivl_63", 0 0, L_0000020ee7d04570;  1 drivers
v0000020ee7c562b0_0 .net *"_ivl_65", 0 0, L_0000020ee7d05150;  1 drivers
v0000020ee7c55b30_0 .net *"_ivl_66", 0 0, L_0000020ee7cfaac0;  1 drivers
v0000020ee7c57d90_0 .net *"_ivl_69", 0 0, L_0000020ee7d03170;  1 drivers
v0000020ee7c57430_0 .net *"_ivl_71", 0 0, L_0000020ee7d046b0;  1 drivers
v0000020ee7c574d0_0 .net *"_ivl_72", 0 0, L_0000020ee7cf9f60;  1 drivers
v0000020ee7c568f0_0 .net *"_ivl_75", 0 0, L_0000020ee7d05010;  1 drivers
v0000020ee7c56cb0_0 .net *"_ivl_77", 0 0, L_0000020ee7d04750;  1 drivers
v0000020ee7c56170_0 .net *"_ivl_78", 0 0, L_0000020ee7cfa7b0;  1 drivers
v0000020ee7c57750_0 .net *"_ivl_81", 0 0, L_0000020ee7d04610;  1 drivers
v0000020ee7c57e30_0 .net *"_ivl_83", 0 0, L_0000020ee7d04e30;  1 drivers
v0000020ee7c56670_0 .net *"_ivl_84", 0 0, L_0000020ee7cfb690;  1 drivers
v0000020ee7c56350_0 .net *"_ivl_87", 0 0, L_0000020ee7d050b0;  1 drivers
v0000020ee7c57ed0_0 .net *"_ivl_89", 0 0, L_0000020ee7d03c10;  1 drivers
v0000020ee7c57110_0 .net *"_ivl_9", 0 0, L_0000020ee7c94d70;  1 drivers
v0000020ee7c56030_0 .net *"_ivl_90", 0 0, L_0000020ee7cfa6d0;  1 drivers
v0000020ee7c57c50_0 .net *"_ivl_93", 0 0, L_0000020ee7d03850;  1 drivers
v0000020ee7c577f0_0 .net *"_ivl_95", 0 0, L_0000020ee7d03210;  1 drivers
v0000020ee7c55c70_0 .net *"_ivl_96", 0 0, L_0000020ee7cfb230;  1 drivers
v0000020ee7c57890_0 .net *"_ivl_99", 0 0, L_0000020ee7d038f0;  1 drivers
v0000020ee7c57930_0 .net "a", 31 0, v0000020ee7c63700_0;  alias, 1 drivers
v0000020ee7c56ad0_0 .net "b", 31 0, v0000020ee7c63f20_0;  alias, 1 drivers
v0000020ee7c57cf0_0 .net "out", 0 0, L_0000020ee7cfb460;  alias, 1 drivers
v0000020ee7c56d50_0 .net "temp", 31 0, L_0000020ee7d056f0;  1 drivers
L_0000020ee7c94b90 .part v0000020ee7c63700_0, 0, 1;
L_0000020ee7c94a50 .part v0000020ee7c63f20_0, 0, 1;
L_0000020ee7c94d70 .part v0000020ee7c63700_0, 1, 1;
L_0000020ee7c94c30 .part v0000020ee7c63f20_0, 1, 1;
L_0000020ee7c94e10 .part v0000020ee7c63700_0, 2, 1;
L_0000020ee7c94cd0 .part v0000020ee7c63f20_0, 2, 1;
L_0000020ee7c94eb0 .part v0000020ee7c63700_0, 3, 1;
L_0000020ee7c94af0 .part v0000020ee7c63f20_0, 3, 1;
L_0000020ee7c94f50 .part v0000020ee7c63700_0, 4, 1;
L_0000020ee7c94870 .part v0000020ee7c63f20_0, 4, 1;
L_0000020ee7c94910 .part v0000020ee7c63700_0, 5, 1;
L_0000020ee7c949b0 .part v0000020ee7c63f20_0, 5, 1;
L_0000020ee7d03490 .part v0000020ee7c63700_0, 6, 1;
L_0000020ee7d03e90 .part v0000020ee7c63f20_0, 6, 1;
L_0000020ee7d037b0 .part v0000020ee7c63700_0, 7, 1;
L_0000020ee7d05290 .part v0000020ee7c63f20_0, 7, 1;
L_0000020ee7d035d0 .part v0000020ee7c63700_0, 8, 1;
L_0000020ee7d033f0 .part v0000020ee7c63f20_0, 8, 1;
L_0000020ee7d04110 .part v0000020ee7c63700_0, 9, 1;
L_0000020ee7d05330 .part v0000020ee7c63f20_0, 9, 1;
L_0000020ee7d04570 .part v0000020ee7c63700_0, 10, 1;
L_0000020ee7d05150 .part v0000020ee7c63f20_0, 10, 1;
L_0000020ee7d03170 .part v0000020ee7c63700_0, 11, 1;
L_0000020ee7d046b0 .part v0000020ee7c63f20_0, 11, 1;
L_0000020ee7d05010 .part v0000020ee7c63700_0, 12, 1;
L_0000020ee7d04750 .part v0000020ee7c63f20_0, 12, 1;
L_0000020ee7d04610 .part v0000020ee7c63700_0, 13, 1;
L_0000020ee7d04e30 .part v0000020ee7c63f20_0, 13, 1;
L_0000020ee7d050b0 .part v0000020ee7c63700_0, 14, 1;
L_0000020ee7d03c10 .part v0000020ee7c63f20_0, 14, 1;
L_0000020ee7d03850 .part v0000020ee7c63700_0, 15, 1;
L_0000020ee7d03210 .part v0000020ee7c63f20_0, 15, 1;
L_0000020ee7d038f0 .part v0000020ee7c63700_0, 16, 1;
L_0000020ee7d03990 .part v0000020ee7c63f20_0, 16, 1;
L_0000020ee7d03a30 .part v0000020ee7c63700_0, 17, 1;
L_0000020ee7d04cf0 .part v0000020ee7c63f20_0, 17, 1;
L_0000020ee7d04d90 .part v0000020ee7c63700_0, 18, 1;
L_0000020ee7d03ad0 .part v0000020ee7c63f20_0, 18, 1;
L_0000020ee7d053d0 .part v0000020ee7c63700_0, 19, 1;
L_0000020ee7d051f0 .part v0000020ee7c63f20_0, 19, 1;
L_0000020ee7d02f90 .part v0000020ee7c63700_0, 20, 1;
L_0000020ee7d03670 .part v0000020ee7c63f20_0, 20, 1;
L_0000020ee7d047f0 .part v0000020ee7c63700_0, 21, 1;
L_0000020ee7d05470 .part v0000020ee7c63f20_0, 21, 1;
L_0000020ee7d03b70 .part v0000020ee7c63700_0, 22, 1;
L_0000020ee7d04890 .part v0000020ee7c63f20_0, 22, 1;
L_0000020ee7d03350 .part v0000020ee7c63700_0, 23, 1;
L_0000020ee7d03cb0 .part v0000020ee7c63f20_0, 23, 1;
L_0000020ee7d04070 .part v0000020ee7c63700_0, 24, 1;
L_0000020ee7d05510 .part v0000020ee7c63f20_0, 24, 1;
L_0000020ee7d03d50 .part v0000020ee7c63700_0, 25, 1;
L_0000020ee7d055b0 .part v0000020ee7c63f20_0, 25, 1;
L_0000020ee7d03df0 .part v0000020ee7c63700_0, 26, 1;
L_0000020ee7d04930 .part v0000020ee7c63f20_0, 26, 1;
L_0000020ee7d04430 .part v0000020ee7c63700_0, 27, 1;
L_0000020ee7d03530 .part v0000020ee7c63f20_0, 27, 1;
L_0000020ee7d03030 .part v0000020ee7c63700_0, 28, 1;
L_0000020ee7d04f70 .part v0000020ee7c63f20_0, 28, 1;
L_0000020ee7d03710 .part v0000020ee7c63700_0, 29, 1;
L_0000020ee7d03f30 .part v0000020ee7c63f20_0, 29, 1;
L_0000020ee7d05650 .part v0000020ee7c63700_0, 30, 1;
L_0000020ee7d032b0 .part v0000020ee7c63f20_0, 30, 1;
LS_0000020ee7d056f0_0_0 .concat8 [ 1 1 1 1], L_0000020ee7cfa0b0, L_0000020ee7cfa970, L_0000020ee7cfb2a0, L_0000020ee7cfb5b0;
LS_0000020ee7d056f0_0_4 .concat8 [ 1 1 1 1], L_0000020ee7cfa430, L_0000020ee7cfb0e0, L_0000020ee7cfb1c0, L_0000020ee7cfa4a0;
LS_0000020ee7d056f0_0_8 .concat8 [ 1 1 1 1], L_0000020ee7cfb150, L_0000020ee7cf9fd0, L_0000020ee7cfa580, L_0000020ee7cfaac0;
LS_0000020ee7d056f0_0_12 .concat8 [ 1 1 1 1], L_0000020ee7cf9f60, L_0000020ee7cfa7b0, L_0000020ee7cfb690, L_0000020ee7cfa6d0;
LS_0000020ee7d056f0_0_16 .concat8 [ 1 1 1 1], L_0000020ee7cfb230, L_0000020ee7cfa040, L_0000020ee7cfadd0, L_0000020ee7cfa900;
LS_0000020ee7d056f0_0_20 .concat8 [ 1 1 1 1], L_0000020ee7cfab30, L_0000020ee7cfac10, L_0000020ee7cfac80, L_0000020ee7cfaf20;
LS_0000020ee7d056f0_0_24 .concat8 [ 1 1 1 1], L_0000020ee7cfb850, L_0000020ee7cfaf90, L_0000020ee7cfb000, L_0000020ee7cfb070;
LS_0000020ee7d056f0_0_28 .concat8 [ 1 1 1 1], L_0000020ee7cfb930, L_0000020ee7cfb3f0, L_0000020ee7cfb310, L_0000020ee7cfb380;
LS_0000020ee7d056f0_1_0 .concat8 [ 4 4 4 4], LS_0000020ee7d056f0_0_0, LS_0000020ee7d056f0_0_4, LS_0000020ee7d056f0_0_8, LS_0000020ee7d056f0_0_12;
LS_0000020ee7d056f0_1_4 .concat8 [ 4 4 4 4], LS_0000020ee7d056f0_0_16, LS_0000020ee7d056f0_0_20, LS_0000020ee7d056f0_0_24, LS_0000020ee7d056f0_0_28;
L_0000020ee7d056f0 .concat8 [ 16 16 0 0], LS_0000020ee7d056f0_1_0, LS_0000020ee7d056f0_1_4;
L_0000020ee7d030d0 .part v0000020ee7c63700_0, 31, 1;
L_0000020ee7d049d0 .part v0000020ee7c63f20_0, 31, 1;
L_0000020ee7d04a70 .part L_0000020ee7d056f0, 0, 1;
L_0000020ee7d03fd0 .part L_0000020ee7d056f0, 1, 1;
L_0000020ee7d041b0 .part L_0000020ee7d056f0, 2, 1;
L_0000020ee7d044d0 .part L_0000020ee7d056f0, 3, 1;
L_0000020ee7d04250 .part L_0000020ee7d056f0, 4, 1;
L_0000020ee7d042f0 .part L_0000020ee7d056f0, 5, 1;
L_0000020ee7d04390 .part L_0000020ee7d056f0, 6, 1;
L_0000020ee7d04b10 .part L_0000020ee7d056f0, 7, 1;
L_0000020ee7d04bb0 .part L_0000020ee7d056f0, 8, 1;
L_0000020ee7d04ed0 .part L_0000020ee7d056f0, 9, 1;
L_0000020ee7d04c50 .part L_0000020ee7d056f0, 10, 1;
L_0000020ee7d05e70 .part L_0000020ee7d056f0, 11, 1;
L_0000020ee7d05970 .part L_0000020ee7d056f0, 12, 1;
L_0000020ee7d05830 .part L_0000020ee7d056f0, 13, 1;
L_0000020ee7d05a10 .part L_0000020ee7d056f0, 14, 1;
L_0000020ee7d058d0 .part L_0000020ee7d056f0, 15, 1;
L_0000020ee7d05dd0 .part L_0000020ee7d056f0, 16, 1;
L_0000020ee7d05790 .part L_0000020ee7d056f0, 17, 1;
L_0000020ee7d05ab0 .part L_0000020ee7d056f0, 18, 1;
L_0000020ee7d05b50 .part L_0000020ee7d056f0, 19, 1;
L_0000020ee7d05bf0 .part L_0000020ee7d056f0, 20, 1;
L_0000020ee7d05c90 .part L_0000020ee7d056f0, 21, 1;
L_0000020ee7d05d30 .part L_0000020ee7d056f0, 22, 1;
L_0000020ee7cff9d0 .part L_0000020ee7d056f0, 23, 1;
L_0000020ee7cfe210 .part L_0000020ee7d056f0, 24, 1;
L_0000020ee7d003d0 .part L_0000020ee7d056f0, 25, 1;
L_0000020ee7cfecb0 .part L_0000020ee7d056f0, 26, 1;
L_0000020ee7cfe530 .part L_0000020ee7d056f0, 27, 1;
L_0000020ee7cfe0d0 .part L_0000020ee7d056f0, 28, 1;
L_0000020ee7cfe5d0 .part L_0000020ee7d056f0, 29, 1;
L_0000020ee7cff570 .part L_0000020ee7d056f0, 30, 1;
L_0000020ee7cfe2b0 .part L_0000020ee7d056f0, 31, 1;
S_0000020ee7a5d8a0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000020ee79a6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000020ee7bda9f0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000020ee7cfbaf0 .functor NOT 1, L_0000020ee7c947d0, C4<0>, C4<0>, C4<0>;
v0000020ee7c57bb0_0 .net "A", 31 0, v0000020ee7c63700_0;  alias, 1 drivers
v0000020ee7c57f70_0 .net "ALUOP", 3 0, v0000020ee7c55d10_0;  alias, 1 drivers
v0000020ee7c58010_0 .net "B", 31 0, v0000020ee7c63f20_0;  alias, 1 drivers
v0000020ee7c580b0_0 .var "CF", 0 0;
v0000020ee7c58150_0 .net "ZF", 0 0, L_0000020ee7cfbaf0;  alias, 1 drivers
v0000020ee7c58290_0 .net *"_ivl_1", 0 0, L_0000020ee7c947d0;  1 drivers
v0000020ee7c55bd0_0 .var "res", 31 0;
E_0000020ee7bdafb0 .event anyedge, v0000020ee7c57f70_0, v0000020ee7c57930_0, v0000020ee7c56ad0_0, v0000020ee7c580b0_0;
L_0000020ee7c947d0 .reduce/or v0000020ee7c55bd0_0;
S_0000020ee7a5da30 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000020ee79a6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000020ee7c5a2f0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020ee7c5a328 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020ee7c5a360 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020ee7c5a398 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020ee7c5a3d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020ee7c5a408 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020ee7c5a440 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020ee7c5a478 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020ee7c5a4b0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020ee7c5a4e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020ee7c5a520 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020ee7c5a558 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020ee7c5a590 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020ee7c5a5c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020ee7c5a600 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020ee7c5a638 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020ee7c5a670 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020ee7c5a6a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020ee7c5a6e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020ee7c5a718 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020ee7c5a750 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020ee7c5a788 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020ee7c5a7c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020ee7c5a7f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020ee7c5a830 .param/l "xori" 0 9 12, C4<001110000000>;
v0000020ee7c55d10_0 .var "ALU_OP", 3 0;
v0000020ee7c55db0_0 .net "opcode", 11 0, v0000020ee7c63c00_0;  alias, 1 drivers
E_0000020ee7bdab70 .event anyedge, v0000020ee7b5f2e0_0;
S_0000020ee7a60140 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000020ee7c0cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000020ee7c644c0_0 .net "EX1_forward_to_B", 31 0, v0000020ee7c641a0_0;  alias, 1 drivers
v0000020ee7c64f60_0 .net "EX_PFC", 31 0, v0000020ee7c64ec0_0;  alias, 1 drivers
v0000020ee7c64920_0 .net "EX_PFC_to_IF", 31 0, L_0000020ee7c94690;  alias, 1 drivers
v0000020ee7c64740_0 .net "alu_selA", 1 0, L_0000020ee7c8db10;  alias, 1 drivers
v0000020ee7c65000_0 .net "alu_selB", 1 0, L_0000020ee7c903b0;  alias, 1 drivers
v0000020ee7c64c40_0 .net "ex_haz", 31 0, v0000020ee7c52840_0;  alias, 1 drivers
v0000020ee7c649c0_0 .net "id_haz", 31 0, L_0000020ee7c921b0;  alias, 1 drivers
v0000020ee7c64600_0 .net "is_jr", 0 0, v0000020ee7c64e20_0;  alias, 1 drivers
v0000020ee7c651e0_0 .net "mem_haz", 31 0, L_0000020ee7d168c0;  alias, 1 drivers
v0000020ee7c65500_0 .net "oper1", 31 0, L_0000020ee7c96ea0;  alias, 1 drivers
v0000020ee7c64240_0 .net "oper2", 31 0, L_0000020ee7cfa350;  alias, 1 drivers
v0000020ee7c64a60_0 .net "pc", 31 0, v0000020ee7c64420_0;  alias, 1 drivers
v0000020ee7c64b00_0 .net "rs1", 31 0, v0000020ee7c65320_0;  alias, 1 drivers
v0000020ee7c642e0_0 .net "rs2_in", 31 0, v0000020ee7c64100_0;  alias, 1 drivers
v0000020ee7c646a0_0 .net "rs2_out", 31 0, L_0000020ee7cfa3c0;  alias, 1 drivers
v0000020ee7c653c0_0 .net "store_rs2_forward", 1 0, L_0000020ee7c8fa50;  alias, 1 drivers
L_0000020ee7c94690 .functor MUXZ 32, v0000020ee7c64ec0_0, L_0000020ee7c96ea0, v0000020ee7c64e20_0, C4<>;
S_0000020ee7a602d0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000020ee7a60140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000020ee7bdad70 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000020ee7c950e0 .functor NOT 1, L_0000020ee7c933d0, C4<0>, C4<0>, C4<0>;
L_0000020ee7c95770 .functor NOT 1, L_0000020ee7c924d0, C4<0>, C4<0>, C4<0>;
L_0000020ee7c95150 .functor NOT 1, L_0000020ee7c94730, C4<0>, C4<0>, C4<0>;
L_0000020ee7c95230 .functor NOT 1, L_0000020ee7c93c90, C4<0>, C4<0>, C4<0>;
L_0000020ee7c95310 .functor AND 32, L_0000020ee7c96b90, v0000020ee7c65320_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020ee7c955b0 .functor AND 32, L_0000020ee7c96c00, L_0000020ee7d168c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020ee7c957e0 .functor OR 32, L_0000020ee7c95310, L_0000020ee7c955b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020ee7c958c0 .functor AND 32, L_0000020ee7c95380, v0000020ee7c52840_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020ee7c96e30 .functor OR 32, L_0000020ee7c957e0, L_0000020ee7c958c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020ee7c96d50 .functor AND 32, L_0000020ee7c952a0, L_0000020ee7c921b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020ee7c96ea0 .functor OR 32, L_0000020ee7c96e30, L_0000020ee7c96d50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020ee7c58dd0_0 .net *"_ivl_1", 0 0, L_0000020ee7c933d0;  1 drivers
v0000020ee7c58e70_0 .net *"_ivl_13", 0 0, L_0000020ee7c94730;  1 drivers
v0000020ee7c59050_0 .net *"_ivl_14", 0 0, L_0000020ee7c95150;  1 drivers
v0000020ee7c59190_0 .net *"_ivl_19", 0 0, L_0000020ee7c93150;  1 drivers
v0000020ee7c59230_0 .net *"_ivl_2", 0 0, L_0000020ee7c950e0;  1 drivers
v0000020ee7c5cd80_0 .net *"_ivl_23", 0 0, L_0000020ee7c93bf0;  1 drivers
v0000020ee7c5c600_0 .net *"_ivl_27", 0 0, L_0000020ee7c93c90;  1 drivers
v0000020ee7c5cc40_0 .net *"_ivl_28", 0 0, L_0000020ee7c95230;  1 drivers
v0000020ee7c5b8e0_0 .net *"_ivl_33", 0 0, L_0000020ee7c92250;  1 drivers
v0000020ee7c5bf20_0 .net *"_ivl_37", 0 0, L_0000020ee7c93330;  1 drivers
v0000020ee7c5c920_0 .net *"_ivl_40", 31 0, L_0000020ee7c95310;  1 drivers
v0000020ee7c5db40_0 .net *"_ivl_42", 31 0, L_0000020ee7c955b0;  1 drivers
v0000020ee7c5c240_0 .net *"_ivl_44", 31 0, L_0000020ee7c957e0;  1 drivers
v0000020ee7c5d5a0_0 .net *"_ivl_46", 31 0, L_0000020ee7c958c0;  1 drivers
v0000020ee7c5cb00_0 .net *"_ivl_48", 31 0, L_0000020ee7c96e30;  1 drivers
v0000020ee7c5daa0_0 .net *"_ivl_50", 31 0, L_0000020ee7c96d50;  1 drivers
v0000020ee7c5bc00_0 .net *"_ivl_7", 0 0, L_0000020ee7c924d0;  1 drivers
v0000020ee7c5c060_0 .net *"_ivl_8", 0 0, L_0000020ee7c95770;  1 drivers
v0000020ee7c5c2e0_0 .net "ina", 31 0, v0000020ee7c65320_0;  alias, 1 drivers
v0000020ee7c5c6a0_0 .net "inb", 31 0, L_0000020ee7d168c0;  alias, 1 drivers
v0000020ee7c5c740_0 .net "inc", 31 0, v0000020ee7c52840_0;  alias, 1 drivers
v0000020ee7c5d8c0_0 .net "ind", 31 0, L_0000020ee7c921b0;  alias, 1 drivers
v0000020ee7c5bca0_0 .net "out", 31 0, L_0000020ee7c96ea0;  alias, 1 drivers
v0000020ee7c5c7e0_0 .net "s0", 31 0, L_0000020ee7c96b90;  1 drivers
v0000020ee7c5dd20_0 .net "s1", 31 0, L_0000020ee7c96c00;  1 drivers
v0000020ee7c5c420_0 .net "s2", 31 0, L_0000020ee7c95380;  1 drivers
v0000020ee7c5bfc0_0 .net "s3", 31 0, L_0000020ee7c952a0;  1 drivers
v0000020ee7c5bd40_0 .net "sel", 1 0, L_0000020ee7c8db10;  alias, 1 drivers
L_0000020ee7c933d0 .part L_0000020ee7c8db10, 1, 1;
LS_0000020ee7c92570_0_0 .concat [ 1 1 1 1], L_0000020ee7c950e0, L_0000020ee7c950e0, L_0000020ee7c950e0, L_0000020ee7c950e0;
LS_0000020ee7c92570_0_4 .concat [ 1 1 1 1], L_0000020ee7c950e0, L_0000020ee7c950e0, L_0000020ee7c950e0, L_0000020ee7c950e0;
LS_0000020ee7c92570_0_8 .concat [ 1 1 1 1], L_0000020ee7c950e0, L_0000020ee7c950e0, L_0000020ee7c950e0, L_0000020ee7c950e0;
LS_0000020ee7c92570_0_12 .concat [ 1 1 1 1], L_0000020ee7c950e0, L_0000020ee7c950e0, L_0000020ee7c950e0, L_0000020ee7c950e0;
LS_0000020ee7c92570_0_16 .concat [ 1 1 1 1], L_0000020ee7c950e0, L_0000020ee7c950e0, L_0000020ee7c950e0, L_0000020ee7c950e0;
LS_0000020ee7c92570_0_20 .concat [ 1 1 1 1], L_0000020ee7c950e0, L_0000020ee7c950e0, L_0000020ee7c950e0, L_0000020ee7c950e0;
LS_0000020ee7c92570_0_24 .concat [ 1 1 1 1], L_0000020ee7c950e0, L_0000020ee7c950e0, L_0000020ee7c950e0, L_0000020ee7c950e0;
LS_0000020ee7c92570_0_28 .concat [ 1 1 1 1], L_0000020ee7c950e0, L_0000020ee7c950e0, L_0000020ee7c950e0, L_0000020ee7c950e0;
LS_0000020ee7c92570_1_0 .concat [ 4 4 4 4], LS_0000020ee7c92570_0_0, LS_0000020ee7c92570_0_4, LS_0000020ee7c92570_0_8, LS_0000020ee7c92570_0_12;
LS_0000020ee7c92570_1_4 .concat [ 4 4 4 4], LS_0000020ee7c92570_0_16, LS_0000020ee7c92570_0_20, LS_0000020ee7c92570_0_24, LS_0000020ee7c92570_0_28;
L_0000020ee7c92570 .concat [ 16 16 0 0], LS_0000020ee7c92570_1_0, LS_0000020ee7c92570_1_4;
L_0000020ee7c924d0 .part L_0000020ee7c8db10, 0, 1;
LS_0000020ee7c922f0_0_0 .concat [ 1 1 1 1], L_0000020ee7c95770, L_0000020ee7c95770, L_0000020ee7c95770, L_0000020ee7c95770;
LS_0000020ee7c922f0_0_4 .concat [ 1 1 1 1], L_0000020ee7c95770, L_0000020ee7c95770, L_0000020ee7c95770, L_0000020ee7c95770;
LS_0000020ee7c922f0_0_8 .concat [ 1 1 1 1], L_0000020ee7c95770, L_0000020ee7c95770, L_0000020ee7c95770, L_0000020ee7c95770;
LS_0000020ee7c922f0_0_12 .concat [ 1 1 1 1], L_0000020ee7c95770, L_0000020ee7c95770, L_0000020ee7c95770, L_0000020ee7c95770;
LS_0000020ee7c922f0_0_16 .concat [ 1 1 1 1], L_0000020ee7c95770, L_0000020ee7c95770, L_0000020ee7c95770, L_0000020ee7c95770;
LS_0000020ee7c922f0_0_20 .concat [ 1 1 1 1], L_0000020ee7c95770, L_0000020ee7c95770, L_0000020ee7c95770, L_0000020ee7c95770;
LS_0000020ee7c922f0_0_24 .concat [ 1 1 1 1], L_0000020ee7c95770, L_0000020ee7c95770, L_0000020ee7c95770, L_0000020ee7c95770;
LS_0000020ee7c922f0_0_28 .concat [ 1 1 1 1], L_0000020ee7c95770, L_0000020ee7c95770, L_0000020ee7c95770, L_0000020ee7c95770;
LS_0000020ee7c922f0_1_0 .concat [ 4 4 4 4], LS_0000020ee7c922f0_0_0, LS_0000020ee7c922f0_0_4, LS_0000020ee7c922f0_0_8, LS_0000020ee7c922f0_0_12;
LS_0000020ee7c922f0_1_4 .concat [ 4 4 4 4], LS_0000020ee7c922f0_0_16, LS_0000020ee7c922f0_0_20, LS_0000020ee7c922f0_0_24, LS_0000020ee7c922f0_0_28;
L_0000020ee7c922f0 .concat [ 16 16 0 0], LS_0000020ee7c922f0_1_0, LS_0000020ee7c922f0_1_4;
L_0000020ee7c94730 .part L_0000020ee7c8db10, 1, 1;
LS_0000020ee7c94050_0_0 .concat [ 1 1 1 1], L_0000020ee7c95150, L_0000020ee7c95150, L_0000020ee7c95150, L_0000020ee7c95150;
LS_0000020ee7c94050_0_4 .concat [ 1 1 1 1], L_0000020ee7c95150, L_0000020ee7c95150, L_0000020ee7c95150, L_0000020ee7c95150;
LS_0000020ee7c94050_0_8 .concat [ 1 1 1 1], L_0000020ee7c95150, L_0000020ee7c95150, L_0000020ee7c95150, L_0000020ee7c95150;
LS_0000020ee7c94050_0_12 .concat [ 1 1 1 1], L_0000020ee7c95150, L_0000020ee7c95150, L_0000020ee7c95150, L_0000020ee7c95150;
LS_0000020ee7c94050_0_16 .concat [ 1 1 1 1], L_0000020ee7c95150, L_0000020ee7c95150, L_0000020ee7c95150, L_0000020ee7c95150;
LS_0000020ee7c94050_0_20 .concat [ 1 1 1 1], L_0000020ee7c95150, L_0000020ee7c95150, L_0000020ee7c95150, L_0000020ee7c95150;
LS_0000020ee7c94050_0_24 .concat [ 1 1 1 1], L_0000020ee7c95150, L_0000020ee7c95150, L_0000020ee7c95150, L_0000020ee7c95150;
LS_0000020ee7c94050_0_28 .concat [ 1 1 1 1], L_0000020ee7c95150, L_0000020ee7c95150, L_0000020ee7c95150, L_0000020ee7c95150;
LS_0000020ee7c94050_1_0 .concat [ 4 4 4 4], LS_0000020ee7c94050_0_0, LS_0000020ee7c94050_0_4, LS_0000020ee7c94050_0_8, LS_0000020ee7c94050_0_12;
LS_0000020ee7c94050_1_4 .concat [ 4 4 4 4], LS_0000020ee7c94050_0_16, LS_0000020ee7c94050_0_20, LS_0000020ee7c94050_0_24, LS_0000020ee7c94050_0_28;
L_0000020ee7c94050 .concat [ 16 16 0 0], LS_0000020ee7c94050_1_0, LS_0000020ee7c94050_1_4;
L_0000020ee7c93150 .part L_0000020ee7c8db10, 0, 1;
LS_0000020ee7c931f0_0_0 .concat [ 1 1 1 1], L_0000020ee7c93150, L_0000020ee7c93150, L_0000020ee7c93150, L_0000020ee7c93150;
LS_0000020ee7c931f0_0_4 .concat [ 1 1 1 1], L_0000020ee7c93150, L_0000020ee7c93150, L_0000020ee7c93150, L_0000020ee7c93150;
LS_0000020ee7c931f0_0_8 .concat [ 1 1 1 1], L_0000020ee7c93150, L_0000020ee7c93150, L_0000020ee7c93150, L_0000020ee7c93150;
LS_0000020ee7c931f0_0_12 .concat [ 1 1 1 1], L_0000020ee7c93150, L_0000020ee7c93150, L_0000020ee7c93150, L_0000020ee7c93150;
LS_0000020ee7c931f0_0_16 .concat [ 1 1 1 1], L_0000020ee7c93150, L_0000020ee7c93150, L_0000020ee7c93150, L_0000020ee7c93150;
LS_0000020ee7c931f0_0_20 .concat [ 1 1 1 1], L_0000020ee7c93150, L_0000020ee7c93150, L_0000020ee7c93150, L_0000020ee7c93150;
LS_0000020ee7c931f0_0_24 .concat [ 1 1 1 1], L_0000020ee7c93150, L_0000020ee7c93150, L_0000020ee7c93150, L_0000020ee7c93150;
LS_0000020ee7c931f0_0_28 .concat [ 1 1 1 1], L_0000020ee7c93150, L_0000020ee7c93150, L_0000020ee7c93150, L_0000020ee7c93150;
LS_0000020ee7c931f0_1_0 .concat [ 4 4 4 4], LS_0000020ee7c931f0_0_0, LS_0000020ee7c931f0_0_4, LS_0000020ee7c931f0_0_8, LS_0000020ee7c931f0_0_12;
LS_0000020ee7c931f0_1_4 .concat [ 4 4 4 4], LS_0000020ee7c931f0_0_16, LS_0000020ee7c931f0_0_20, LS_0000020ee7c931f0_0_24, LS_0000020ee7c931f0_0_28;
L_0000020ee7c931f0 .concat [ 16 16 0 0], LS_0000020ee7c931f0_1_0, LS_0000020ee7c931f0_1_4;
L_0000020ee7c93bf0 .part L_0000020ee7c8db10, 1, 1;
LS_0000020ee7c93290_0_0 .concat [ 1 1 1 1], L_0000020ee7c93bf0, L_0000020ee7c93bf0, L_0000020ee7c93bf0, L_0000020ee7c93bf0;
LS_0000020ee7c93290_0_4 .concat [ 1 1 1 1], L_0000020ee7c93bf0, L_0000020ee7c93bf0, L_0000020ee7c93bf0, L_0000020ee7c93bf0;
LS_0000020ee7c93290_0_8 .concat [ 1 1 1 1], L_0000020ee7c93bf0, L_0000020ee7c93bf0, L_0000020ee7c93bf0, L_0000020ee7c93bf0;
LS_0000020ee7c93290_0_12 .concat [ 1 1 1 1], L_0000020ee7c93bf0, L_0000020ee7c93bf0, L_0000020ee7c93bf0, L_0000020ee7c93bf0;
LS_0000020ee7c93290_0_16 .concat [ 1 1 1 1], L_0000020ee7c93bf0, L_0000020ee7c93bf0, L_0000020ee7c93bf0, L_0000020ee7c93bf0;
LS_0000020ee7c93290_0_20 .concat [ 1 1 1 1], L_0000020ee7c93bf0, L_0000020ee7c93bf0, L_0000020ee7c93bf0, L_0000020ee7c93bf0;
LS_0000020ee7c93290_0_24 .concat [ 1 1 1 1], L_0000020ee7c93bf0, L_0000020ee7c93bf0, L_0000020ee7c93bf0, L_0000020ee7c93bf0;
LS_0000020ee7c93290_0_28 .concat [ 1 1 1 1], L_0000020ee7c93bf0, L_0000020ee7c93bf0, L_0000020ee7c93bf0, L_0000020ee7c93bf0;
LS_0000020ee7c93290_1_0 .concat [ 4 4 4 4], LS_0000020ee7c93290_0_0, LS_0000020ee7c93290_0_4, LS_0000020ee7c93290_0_8, LS_0000020ee7c93290_0_12;
LS_0000020ee7c93290_1_4 .concat [ 4 4 4 4], LS_0000020ee7c93290_0_16, LS_0000020ee7c93290_0_20, LS_0000020ee7c93290_0_24, LS_0000020ee7c93290_0_28;
L_0000020ee7c93290 .concat [ 16 16 0 0], LS_0000020ee7c93290_1_0, LS_0000020ee7c93290_1_4;
L_0000020ee7c93c90 .part L_0000020ee7c8db10, 0, 1;
LS_0000020ee7c929d0_0_0 .concat [ 1 1 1 1], L_0000020ee7c95230, L_0000020ee7c95230, L_0000020ee7c95230, L_0000020ee7c95230;
LS_0000020ee7c929d0_0_4 .concat [ 1 1 1 1], L_0000020ee7c95230, L_0000020ee7c95230, L_0000020ee7c95230, L_0000020ee7c95230;
LS_0000020ee7c929d0_0_8 .concat [ 1 1 1 1], L_0000020ee7c95230, L_0000020ee7c95230, L_0000020ee7c95230, L_0000020ee7c95230;
LS_0000020ee7c929d0_0_12 .concat [ 1 1 1 1], L_0000020ee7c95230, L_0000020ee7c95230, L_0000020ee7c95230, L_0000020ee7c95230;
LS_0000020ee7c929d0_0_16 .concat [ 1 1 1 1], L_0000020ee7c95230, L_0000020ee7c95230, L_0000020ee7c95230, L_0000020ee7c95230;
LS_0000020ee7c929d0_0_20 .concat [ 1 1 1 1], L_0000020ee7c95230, L_0000020ee7c95230, L_0000020ee7c95230, L_0000020ee7c95230;
LS_0000020ee7c929d0_0_24 .concat [ 1 1 1 1], L_0000020ee7c95230, L_0000020ee7c95230, L_0000020ee7c95230, L_0000020ee7c95230;
LS_0000020ee7c929d0_0_28 .concat [ 1 1 1 1], L_0000020ee7c95230, L_0000020ee7c95230, L_0000020ee7c95230, L_0000020ee7c95230;
LS_0000020ee7c929d0_1_0 .concat [ 4 4 4 4], LS_0000020ee7c929d0_0_0, LS_0000020ee7c929d0_0_4, LS_0000020ee7c929d0_0_8, LS_0000020ee7c929d0_0_12;
LS_0000020ee7c929d0_1_4 .concat [ 4 4 4 4], LS_0000020ee7c929d0_0_16, LS_0000020ee7c929d0_0_20, LS_0000020ee7c929d0_0_24, LS_0000020ee7c929d0_0_28;
L_0000020ee7c929d0 .concat [ 16 16 0 0], LS_0000020ee7c929d0_1_0, LS_0000020ee7c929d0_1_4;
L_0000020ee7c92250 .part L_0000020ee7c8db10, 1, 1;
LS_0000020ee7c926b0_0_0 .concat [ 1 1 1 1], L_0000020ee7c92250, L_0000020ee7c92250, L_0000020ee7c92250, L_0000020ee7c92250;
LS_0000020ee7c926b0_0_4 .concat [ 1 1 1 1], L_0000020ee7c92250, L_0000020ee7c92250, L_0000020ee7c92250, L_0000020ee7c92250;
LS_0000020ee7c926b0_0_8 .concat [ 1 1 1 1], L_0000020ee7c92250, L_0000020ee7c92250, L_0000020ee7c92250, L_0000020ee7c92250;
LS_0000020ee7c926b0_0_12 .concat [ 1 1 1 1], L_0000020ee7c92250, L_0000020ee7c92250, L_0000020ee7c92250, L_0000020ee7c92250;
LS_0000020ee7c926b0_0_16 .concat [ 1 1 1 1], L_0000020ee7c92250, L_0000020ee7c92250, L_0000020ee7c92250, L_0000020ee7c92250;
LS_0000020ee7c926b0_0_20 .concat [ 1 1 1 1], L_0000020ee7c92250, L_0000020ee7c92250, L_0000020ee7c92250, L_0000020ee7c92250;
LS_0000020ee7c926b0_0_24 .concat [ 1 1 1 1], L_0000020ee7c92250, L_0000020ee7c92250, L_0000020ee7c92250, L_0000020ee7c92250;
LS_0000020ee7c926b0_0_28 .concat [ 1 1 1 1], L_0000020ee7c92250, L_0000020ee7c92250, L_0000020ee7c92250, L_0000020ee7c92250;
LS_0000020ee7c926b0_1_0 .concat [ 4 4 4 4], LS_0000020ee7c926b0_0_0, LS_0000020ee7c926b0_0_4, LS_0000020ee7c926b0_0_8, LS_0000020ee7c926b0_0_12;
LS_0000020ee7c926b0_1_4 .concat [ 4 4 4 4], LS_0000020ee7c926b0_0_16, LS_0000020ee7c926b0_0_20, LS_0000020ee7c926b0_0_24, LS_0000020ee7c926b0_0_28;
L_0000020ee7c926b0 .concat [ 16 16 0 0], LS_0000020ee7c926b0_1_0, LS_0000020ee7c926b0_1_4;
L_0000020ee7c93330 .part L_0000020ee7c8db10, 0, 1;
LS_0000020ee7c92390_0_0 .concat [ 1 1 1 1], L_0000020ee7c93330, L_0000020ee7c93330, L_0000020ee7c93330, L_0000020ee7c93330;
LS_0000020ee7c92390_0_4 .concat [ 1 1 1 1], L_0000020ee7c93330, L_0000020ee7c93330, L_0000020ee7c93330, L_0000020ee7c93330;
LS_0000020ee7c92390_0_8 .concat [ 1 1 1 1], L_0000020ee7c93330, L_0000020ee7c93330, L_0000020ee7c93330, L_0000020ee7c93330;
LS_0000020ee7c92390_0_12 .concat [ 1 1 1 1], L_0000020ee7c93330, L_0000020ee7c93330, L_0000020ee7c93330, L_0000020ee7c93330;
LS_0000020ee7c92390_0_16 .concat [ 1 1 1 1], L_0000020ee7c93330, L_0000020ee7c93330, L_0000020ee7c93330, L_0000020ee7c93330;
LS_0000020ee7c92390_0_20 .concat [ 1 1 1 1], L_0000020ee7c93330, L_0000020ee7c93330, L_0000020ee7c93330, L_0000020ee7c93330;
LS_0000020ee7c92390_0_24 .concat [ 1 1 1 1], L_0000020ee7c93330, L_0000020ee7c93330, L_0000020ee7c93330, L_0000020ee7c93330;
LS_0000020ee7c92390_0_28 .concat [ 1 1 1 1], L_0000020ee7c93330, L_0000020ee7c93330, L_0000020ee7c93330, L_0000020ee7c93330;
LS_0000020ee7c92390_1_0 .concat [ 4 4 4 4], LS_0000020ee7c92390_0_0, LS_0000020ee7c92390_0_4, LS_0000020ee7c92390_0_8, LS_0000020ee7c92390_0_12;
LS_0000020ee7c92390_1_4 .concat [ 4 4 4 4], LS_0000020ee7c92390_0_16, LS_0000020ee7c92390_0_20, LS_0000020ee7c92390_0_24, LS_0000020ee7c92390_0_28;
L_0000020ee7c92390 .concat [ 16 16 0 0], LS_0000020ee7c92390_1_0, LS_0000020ee7c92390_1_4;
S_0000020ee7a18200 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000020ee7a602d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020ee7c96b90 .functor AND 32, L_0000020ee7c92570, L_0000020ee7c922f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020ee7c58f10_0 .net "in1", 31 0, L_0000020ee7c92570;  1 drivers
v0000020ee7c58510_0 .net "in2", 31 0, L_0000020ee7c922f0;  1 drivers
v0000020ee7c58bf0_0 .net "out", 31 0, L_0000020ee7c96b90;  alias, 1 drivers
S_0000020ee7a18390 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000020ee7a602d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020ee7c96c00 .functor AND 32, L_0000020ee7c94050, L_0000020ee7c931f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020ee7c58b50_0 .net "in1", 31 0, L_0000020ee7c94050;  1 drivers
v0000020ee7c59370_0 .net "in2", 31 0, L_0000020ee7c931f0;  1 drivers
v0000020ee7c59730_0 .net "out", 31 0, L_0000020ee7c96c00;  alias, 1 drivers
S_0000020ee7a50940 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000020ee7a602d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020ee7c95380 .functor AND 32, L_0000020ee7c93290, L_0000020ee7c929d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020ee7c59870_0 .net "in1", 31 0, L_0000020ee7c93290;  1 drivers
v0000020ee7c58c90_0 .net "in2", 31 0, L_0000020ee7c929d0;  1 drivers
v0000020ee7c59910_0 .net "out", 31 0, L_0000020ee7c95380;  alias, 1 drivers
S_0000020ee7c5a8c0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000020ee7a602d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020ee7c952a0 .functor AND 32, L_0000020ee7c926b0, L_0000020ee7c92390, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020ee7c583d0_0 .net "in1", 31 0, L_0000020ee7c926b0;  1 drivers
v0000020ee7c58470_0 .net "in2", 31 0, L_0000020ee7c92390;  1 drivers
v0000020ee7c58d30_0 .net "out", 31 0, L_0000020ee7c952a0;  alias, 1 drivers
S_0000020ee7c5b220 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000020ee7a60140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000020ee7bdb230 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000020ee7c96f10 .functor NOT 1, L_0000020ee7c92930, C4<0>, C4<0>, C4<0>;
L_0000020ee7c96f80 .functor NOT 1, L_0000020ee7c93010, C4<0>, C4<0>, C4<0>;
L_0000020ee7c96dc0 .functor NOT 1, L_0000020ee7c93830, C4<0>, C4<0>, C4<0>;
L_0000020ee7cfa5f0 .functor NOT 1, L_0000020ee7c92a70, C4<0>, C4<0>, C4<0>;
L_0000020ee7cfa9e0 .functor AND 32, L_0000020ee7c96c70, v0000020ee7c641a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020ee7cfa510 .functor AND 32, L_0000020ee7c96ce0, L_0000020ee7d168c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020ee7cfa660 .functor OR 32, L_0000020ee7cfa9e0, L_0000020ee7cfa510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020ee7cfb7e0 .functor AND 32, L_0000020ee7bd1c30, v0000020ee7c52840_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020ee7cfba10 .functor OR 32, L_0000020ee7cfa660, L_0000020ee7cfb7e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020ee7cfaba0 .functor AND 32, L_0000020ee7cfb770, L_0000020ee7c921b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020ee7cfa350 .functor OR 32, L_0000020ee7cfba10, L_0000020ee7cfaba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020ee7c5d6e0_0 .net *"_ivl_1", 0 0, L_0000020ee7c92930;  1 drivers
v0000020ee7c5cce0_0 .net *"_ivl_13", 0 0, L_0000020ee7c93830;  1 drivers
v0000020ee7c5ca60_0 .net *"_ivl_14", 0 0, L_0000020ee7c96dc0;  1 drivers
v0000020ee7c5cf60_0 .net *"_ivl_19", 0 0, L_0000020ee7c93f10;  1 drivers
v0000020ee7c5d640_0 .net *"_ivl_2", 0 0, L_0000020ee7c96f10;  1 drivers
v0000020ee7c5cba0_0 .net *"_ivl_23", 0 0, L_0000020ee7c927f0;  1 drivers
v0000020ee7c5c100_0 .net *"_ivl_27", 0 0, L_0000020ee7c92a70;  1 drivers
v0000020ee7c5d3c0_0 .net *"_ivl_28", 0 0, L_0000020ee7cfa5f0;  1 drivers
v0000020ee7c5ce20_0 .net *"_ivl_33", 0 0, L_0000020ee7c92e30;  1 drivers
v0000020ee7c5da00_0 .net *"_ivl_37", 0 0, L_0000020ee7c92070;  1 drivers
v0000020ee7c5de60_0 .net *"_ivl_40", 31 0, L_0000020ee7cfa9e0;  1 drivers
v0000020ee7c5cec0_0 .net *"_ivl_42", 31 0, L_0000020ee7cfa510;  1 drivers
v0000020ee7c5d000_0 .net *"_ivl_44", 31 0, L_0000020ee7cfa660;  1 drivers
v0000020ee7c5d460_0 .net *"_ivl_46", 31 0, L_0000020ee7cfb7e0;  1 drivers
v0000020ee7c5d0a0_0 .net *"_ivl_48", 31 0, L_0000020ee7cfba10;  1 drivers
v0000020ee7c5d500_0 .net *"_ivl_50", 31 0, L_0000020ee7cfaba0;  1 drivers
v0000020ee7c5d140_0 .net *"_ivl_7", 0 0, L_0000020ee7c93010;  1 drivers
v0000020ee7c5d1e0_0 .net *"_ivl_8", 0 0, L_0000020ee7c96f80;  1 drivers
v0000020ee7c5d780_0 .net "ina", 31 0, v0000020ee7c641a0_0;  alias, 1 drivers
v0000020ee7c5bb60_0 .net "inb", 31 0, L_0000020ee7d168c0;  alias, 1 drivers
v0000020ee7c5d820_0 .net "inc", 31 0, v0000020ee7c52840_0;  alias, 1 drivers
v0000020ee7c5c1a0_0 .net "ind", 31 0, L_0000020ee7c921b0;  alias, 1 drivers
v0000020ee7c5dc80_0 .net "out", 31 0, L_0000020ee7cfa350;  alias, 1 drivers
v0000020ee7c5bde0_0 .net "s0", 31 0, L_0000020ee7c96c70;  1 drivers
v0000020ee7c5ddc0_0 .net "s1", 31 0, L_0000020ee7c96ce0;  1 drivers
v0000020ee7c5df00_0 .net "s2", 31 0, L_0000020ee7bd1c30;  1 drivers
v0000020ee7c5dfa0_0 .net "s3", 31 0, L_0000020ee7cfb770;  1 drivers
v0000020ee7c5e040_0 .net "sel", 1 0, L_0000020ee7c903b0;  alias, 1 drivers
L_0000020ee7c92930 .part L_0000020ee7c903b0, 1, 1;
LS_0000020ee7c93510_0_0 .concat [ 1 1 1 1], L_0000020ee7c96f10, L_0000020ee7c96f10, L_0000020ee7c96f10, L_0000020ee7c96f10;
LS_0000020ee7c93510_0_4 .concat [ 1 1 1 1], L_0000020ee7c96f10, L_0000020ee7c96f10, L_0000020ee7c96f10, L_0000020ee7c96f10;
LS_0000020ee7c93510_0_8 .concat [ 1 1 1 1], L_0000020ee7c96f10, L_0000020ee7c96f10, L_0000020ee7c96f10, L_0000020ee7c96f10;
LS_0000020ee7c93510_0_12 .concat [ 1 1 1 1], L_0000020ee7c96f10, L_0000020ee7c96f10, L_0000020ee7c96f10, L_0000020ee7c96f10;
LS_0000020ee7c93510_0_16 .concat [ 1 1 1 1], L_0000020ee7c96f10, L_0000020ee7c96f10, L_0000020ee7c96f10, L_0000020ee7c96f10;
LS_0000020ee7c93510_0_20 .concat [ 1 1 1 1], L_0000020ee7c96f10, L_0000020ee7c96f10, L_0000020ee7c96f10, L_0000020ee7c96f10;
LS_0000020ee7c93510_0_24 .concat [ 1 1 1 1], L_0000020ee7c96f10, L_0000020ee7c96f10, L_0000020ee7c96f10, L_0000020ee7c96f10;
LS_0000020ee7c93510_0_28 .concat [ 1 1 1 1], L_0000020ee7c96f10, L_0000020ee7c96f10, L_0000020ee7c96f10, L_0000020ee7c96f10;
LS_0000020ee7c93510_1_0 .concat [ 4 4 4 4], LS_0000020ee7c93510_0_0, LS_0000020ee7c93510_0_4, LS_0000020ee7c93510_0_8, LS_0000020ee7c93510_0_12;
LS_0000020ee7c93510_1_4 .concat [ 4 4 4 4], LS_0000020ee7c93510_0_16, LS_0000020ee7c93510_0_20, LS_0000020ee7c93510_0_24, LS_0000020ee7c93510_0_28;
L_0000020ee7c93510 .concat [ 16 16 0 0], LS_0000020ee7c93510_1_0, LS_0000020ee7c93510_1_4;
L_0000020ee7c93010 .part L_0000020ee7c903b0, 0, 1;
LS_0000020ee7c936f0_0_0 .concat [ 1 1 1 1], L_0000020ee7c96f80, L_0000020ee7c96f80, L_0000020ee7c96f80, L_0000020ee7c96f80;
LS_0000020ee7c936f0_0_4 .concat [ 1 1 1 1], L_0000020ee7c96f80, L_0000020ee7c96f80, L_0000020ee7c96f80, L_0000020ee7c96f80;
LS_0000020ee7c936f0_0_8 .concat [ 1 1 1 1], L_0000020ee7c96f80, L_0000020ee7c96f80, L_0000020ee7c96f80, L_0000020ee7c96f80;
LS_0000020ee7c936f0_0_12 .concat [ 1 1 1 1], L_0000020ee7c96f80, L_0000020ee7c96f80, L_0000020ee7c96f80, L_0000020ee7c96f80;
LS_0000020ee7c936f0_0_16 .concat [ 1 1 1 1], L_0000020ee7c96f80, L_0000020ee7c96f80, L_0000020ee7c96f80, L_0000020ee7c96f80;
LS_0000020ee7c936f0_0_20 .concat [ 1 1 1 1], L_0000020ee7c96f80, L_0000020ee7c96f80, L_0000020ee7c96f80, L_0000020ee7c96f80;
LS_0000020ee7c936f0_0_24 .concat [ 1 1 1 1], L_0000020ee7c96f80, L_0000020ee7c96f80, L_0000020ee7c96f80, L_0000020ee7c96f80;
LS_0000020ee7c936f0_0_28 .concat [ 1 1 1 1], L_0000020ee7c96f80, L_0000020ee7c96f80, L_0000020ee7c96f80, L_0000020ee7c96f80;
LS_0000020ee7c936f0_1_0 .concat [ 4 4 4 4], LS_0000020ee7c936f0_0_0, LS_0000020ee7c936f0_0_4, LS_0000020ee7c936f0_0_8, LS_0000020ee7c936f0_0_12;
LS_0000020ee7c936f0_1_4 .concat [ 4 4 4 4], LS_0000020ee7c936f0_0_16, LS_0000020ee7c936f0_0_20, LS_0000020ee7c936f0_0_24, LS_0000020ee7c936f0_0_28;
L_0000020ee7c936f0 .concat [ 16 16 0 0], LS_0000020ee7c936f0_1_0, LS_0000020ee7c936f0_1_4;
L_0000020ee7c93830 .part L_0000020ee7c903b0, 1, 1;
LS_0000020ee7c92c50_0_0 .concat [ 1 1 1 1], L_0000020ee7c96dc0, L_0000020ee7c96dc0, L_0000020ee7c96dc0, L_0000020ee7c96dc0;
LS_0000020ee7c92c50_0_4 .concat [ 1 1 1 1], L_0000020ee7c96dc0, L_0000020ee7c96dc0, L_0000020ee7c96dc0, L_0000020ee7c96dc0;
LS_0000020ee7c92c50_0_8 .concat [ 1 1 1 1], L_0000020ee7c96dc0, L_0000020ee7c96dc0, L_0000020ee7c96dc0, L_0000020ee7c96dc0;
LS_0000020ee7c92c50_0_12 .concat [ 1 1 1 1], L_0000020ee7c96dc0, L_0000020ee7c96dc0, L_0000020ee7c96dc0, L_0000020ee7c96dc0;
LS_0000020ee7c92c50_0_16 .concat [ 1 1 1 1], L_0000020ee7c96dc0, L_0000020ee7c96dc0, L_0000020ee7c96dc0, L_0000020ee7c96dc0;
LS_0000020ee7c92c50_0_20 .concat [ 1 1 1 1], L_0000020ee7c96dc0, L_0000020ee7c96dc0, L_0000020ee7c96dc0, L_0000020ee7c96dc0;
LS_0000020ee7c92c50_0_24 .concat [ 1 1 1 1], L_0000020ee7c96dc0, L_0000020ee7c96dc0, L_0000020ee7c96dc0, L_0000020ee7c96dc0;
LS_0000020ee7c92c50_0_28 .concat [ 1 1 1 1], L_0000020ee7c96dc0, L_0000020ee7c96dc0, L_0000020ee7c96dc0, L_0000020ee7c96dc0;
LS_0000020ee7c92c50_1_0 .concat [ 4 4 4 4], LS_0000020ee7c92c50_0_0, LS_0000020ee7c92c50_0_4, LS_0000020ee7c92c50_0_8, LS_0000020ee7c92c50_0_12;
LS_0000020ee7c92c50_1_4 .concat [ 4 4 4 4], LS_0000020ee7c92c50_0_16, LS_0000020ee7c92c50_0_20, LS_0000020ee7c92c50_0_24, LS_0000020ee7c92c50_0_28;
L_0000020ee7c92c50 .concat [ 16 16 0 0], LS_0000020ee7c92c50_1_0, LS_0000020ee7c92c50_1_4;
L_0000020ee7c93f10 .part L_0000020ee7c903b0, 0, 1;
LS_0000020ee7c92750_0_0 .concat [ 1 1 1 1], L_0000020ee7c93f10, L_0000020ee7c93f10, L_0000020ee7c93f10, L_0000020ee7c93f10;
LS_0000020ee7c92750_0_4 .concat [ 1 1 1 1], L_0000020ee7c93f10, L_0000020ee7c93f10, L_0000020ee7c93f10, L_0000020ee7c93f10;
LS_0000020ee7c92750_0_8 .concat [ 1 1 1 1], L_0000020ee7c93f10, L_0000020ee7c93f10, L_0000020ee7c93f10, L_0000020ee7c93f10;
LS_0000020ee7c92750_0_12 .concat [ 1 1 1 1], L_0000020ee7c93f10, L_0000020ee7c93f10, L_0000020ee7c93f10, L_0000020ee7c93f10;
LS_0000020ee7c92750_0_16 .concat [ 1 1 1 1], L_0000020ee7c93f10, L_0000020ee7c93f10, L_0000020ee7c93f10, L_0000020ee7c93f10;
LS_0000020ee7c92750_0_20 .concat [ 1 1 1 1], L_0000020ee7c93f10, L_0000020ee7c93f10, L_0000020ee7c93f10, L_0000020ee7c93f10;
LS_0000020ee7c92750_0_24 .concat [ 1 1 1 1], L_0000020ee7c93f10, L_0000020ee7c93f10, L_0000020ee7c93f10, L_0000020ee7c93f10;
LS_0000020ee7c92750_0_28 .concat [ 1 1 1 1], L_0000020ee7c93f10, L_0000020ee7c93f10, L_0000020ee7c93f10, L_0000020ee7c93f10;
LS_0000020ee7c92750_1_0 .concat [ 4 4 4 4], LS_0000020ee7c92750_0_0, LS_0000020ee7c92750_0_4, LS_0000020ee7c92750_0_8, LS_0000020ee7c92750_0_12;
LS_0000020ee7c92750_1_4 .concat [ 4 4 4 4], LS_0000020ee7c92750_0_16, LS_0000020ee7c92750_0_20, LS_0000020ee7c92750_0_24, LS_0000020ee7c92750_0_28;
L_0000020ee7c92750 .concat [ 16 16 0 0], LS_0000020ee7c92750_1_0, LS_0000020ee7c92750_1_4;
L_0000020ee7c927f0 .part L_0000020ee7c903b0, 1, 1;
LS_0000020ee7c944b0_0_0 .concat [ 1 1 1 1], L_0000020ee7c927f0, L_0000020ee7c927f0, L_0000020ee7c927f0, L_0000020ee7c927f0;
LS_0000020ee7c944b0_0_4 .concat [ 1 1 1 1], L_0000020ee7c927f0, L_0000020ee7c927f0, L_0000020ee7c927f0, L_0000020ee7c927f0;
LS_0000020ee7c944b0_0_8 .concat [ 1 1 1 1], L_0000020ee7c927f0, L_0000020ee7c927f0, L_0000020ee7c927f0, L_0000020ee7c927f0;
LS_0000020ee7c944b0_0_12 .concat [ 1 1 1 1], L_0000020ee7c927f0, L_0000020ee7c927f0, L_0000020ee7c927f0, L_0000020ee7c927f0;
LS_0000020ee7c944b0_0_16 .concat [ 1 1 1 1], L_0000020ee7c927f0, L_0000020ee7c927f0, L_0000020ee7c927f0, L_0000020ee7c927f0;
LS_0000020ee7c944b0_0_20 .concat [ 1 1 1 1], L_0000020ee7c927f0, L_0000020ee7c927f0, L_0000020ee7c927f0, L_0000020ee7c927f0;
LS_0000020ee7c944b0_0_24 .concat [ 1 1 1 1], L_0000020ee7c927f0, L_0000020ee7c927f0, L_0000020ee7c927f0, L_0000020ee7c927f0;
LS_0000020ee7c944b0_0_28 .concat [ 1 1 1 1], L_0000020ee7c927f0, L_0000020ee7c927f0, L_0000020ee7c927f0, L_0000020ee7c927f0;
LS_0000020ee7c944b0_1_0 .concat [ 4 4 4 4], LS_0000020ee7c944b0_0_0, LS_0000020ee7c944b0_0_4, LS_0000020ee7c944b0_0_8, LS_0000020ee7c944b0_0_12;
LS_0000020ee7c944b0_1_4 .concat [ 4 4 4 4], LS_0000020ee7c944b0_0_16, LS_0000020ee7c944b0_0_20, LS_0000020ee7c944b0_0_24, LS_0000020ee7c944b0_0_28;
L_0000020ee7c944b0 .concat [ 16 16 0 0], LS_0000020ee7c944b0_1_0, LS_0000020ee7c944b0_1_4;
L_0000020ee7c92a70 .part L_0000020ee7c903b0, 0, 1;
LS_0000020ee7c935b0_0_0 .concat [ 1 1 1 1], L_0000020ee7cfa5f0, L_0000020ee7cfa5f0, L_0000020ee7cfa5f0, L_0000020ee7cfa5f0;
LS_0000020ee7c935b0_0_4 .concat [ 1 1 1 1], L_0000020ee7cfa5f0, L_0000020ee7cfa5f0, L_0000020ee7cfa5f0, L_0000020ee7cfa5f0;
LS_0000020ee7c935b0_0_8 .concat [ 1 1 1 1], L_0000020ee7cfa5f0, L_0000020ee7cfa5f0, L_0000020ee7cfa5f0, L_0000020ee7cfa5f0;
LS_0000020ee7c935b0_0_12 .concat [ 1 1 1 1], L_0000020ee7cfa5f0, L_0000020ee7cfa5f0, L_0000020ee7cfa5f0, L_0000020ee7cfa5f0;
LS_0000020ee7c935b0_0_16 .concat [ 1 1 1 1], L_0000020ee7cfa5f0, L_0000020ee7cfa5f0, L_0000020ee7cfa5f0, L_0000020ee7cfa5f0;
LS_0000020ee7c935b0_0_20 .concat [ 1 1 1 1], L_0000020ee7cfa5f0, L_0000020ee7cfa5f0, L_0000020ee7cfa5f0, L_0000020ee7cfa5f0;
LS_0000020ee7c935b0_0_24 .concat [ 1 1 1 1], L_0000020ee7cfa5f0, L_0000020ee7cfa5f0, L_0000020ee7cfa5f0, L_0000020ee7cfa5f0;
LS_0000020ee7c935b0_0_28 .concat [ 1 1 1 1], L_0000020ee7cfa5f0, L_0000020ee7cfa5f0, L_0000020ee7cfa5f0, L_0000020ee7cfa5f0;
LS_0000020ee7c935b0_1_0 .concat [ 4 4 4 4], LS_0000020ee7c935b0_0_0, LS_0000020ee7c935b0_0_4, LS_0000020ee7c935b0_0_8, LS_0000020ee7c935b0_0_12;
LS_0000020ee7c935b0_1_4 .concat [ 4 4 4 4], LS_0000020ee7c935b0_0_16, LS_0000020ee7c935b0_0_20, LS_0000020ee7c935b0_0_24, LS_0000020ee7c935b0_0_28;
L_0000020ee7c935b0 .concat [ 16 16 0 0], LS_0000020ee7c935b0_1_0, LS_0000020ee7c935b0_1_4;
L_0000020ee7c92e30 .part L_0000020ee7c903b0, 1, 1;
LS_0000020ee7c945f0_0_0 .concat [ 1 1 1 1], L_0000020ee7c92e30, L_0000020ee7c92e30, L_0000020ee7c92e30, L_0000020ee7c92e30;
LS_0000020ee7c945f0_0_4 .concat [ 1 1 1 1], L_0000020ee7c92e30, L_0000020ee7c92e30, L_0000020ee7c92e30, L_0000020ee7c92e30;
LS_0000020ee7c945f0_0_8 .concat [ 1 1 1 1], L_0000020ee7c92e30, L_0000020ee7c92e30, L_0000020ee7c92e30, L_0000020ee7c92e30;
LS_0000020ee7c945f0_0_12 .concat [ 1 1 1 1], L_0000020ee7c92e30, L_0000020ee7c92e30, L_0000020ee7c92e30, L_0000020ee7c92e30;
LS_0000020ee7c945f0_0_16 .concat [ 1 1 1 1], L_0000020ee7c92e30, L_0000020ee7c92e30, L_0000020ee7c92e30, L_0000020ee7c92e30;
LS_0000020ee7c945f0_0_20 .concat [ 1 1 1 1], L_0000020ee7c92e30, L_0000020ee7c92e30, L_0000020ee7c92e30, L_0000020ee7c92e30;
LS_0000020ee7c945f0_0_24 .concat [ 1 1 1 1], L_0000020ee7c92e30, L_0000020ee7c92e30, L_0000020ee7c92e30, L_0000020ee7c92e30;
LS_0000020ee7c945f0_0_28 .concat [ 1 1 1 1], L_0000020ee7c92e30, L_0000020ee7c92e30, L_0000020ee7c92e30, L_0000020ee7c92e30;
LS_0000020ee7c945f0_1_0 .concat [ 4 4 4 4], LS_0000020ee7c945f0_0_0, LS_0000020ee7c945f0_0_4, LS_0000020ee7c945f0_0_8, LS_0000020ee7c945f0_0_12;
LS_0000020ee7c945f0_1_4 .concat [ 4 4 4 4], LS_0000020ee7c945f0_0_16, LS_0000020ee7c945f0_0_20, LS_0000020ee7c945f0_0_24, LS_0000020ee7c945f0_0_28;
L_0000020ee7c945f0 .concat [ 16 16 0 0], LS_0000020ee7c945f0_1_0, LS_0000020ee7c945f0_1_4;
L_0000020ee7c92070 .part L_0000020ee7c903b0, 0, 1;
LS_0000020ee7c93d30_0_0 .concat [ 1 1 1 1], L_0000020ee7c92070, L_0000020ee7c92070, L_0000020ee7c92070, L_0000020ee7c92070;
LS_0000020ee7c93d30_0_4 .concat [ 1 1 1 1], L_0000020ee7c92070, L_0000020ee7c92070, L_0000020ee7c92070, L_0000020ee7c92070;
LS_0000020ee7c93d30_0_8 .concat [ 1 1 1 1], L_0000020ee7c92070, L_0000020ee7c92070, L_0000020ee7c92070, L_0000020ee7c92070;
LS_0000020ee7c93d30_0_12 .concat [ 1 1 1 1], L_0000020ee7c92070, L_0000020ee7c92070, L_0000020ee7c92070, L_0000020ee7c92070;
LS_0000020ee7c93d30_0_16 .concat [ 1 1 1 1], L_0000020ee7c92070, L_0000020ee7c92070, L_0000020ee7c92070, L_0000020ee7c92070;
LS_0000020ee7c93d30_0_20 .concat [ 1 1 1 1], L_0000020ee7c92070, L_0000020ee7c92070, L_0000020ee7c92070, L_0000020ee7c92070;
LS_0000020ee7c93d30_0_24 .concat [ 1 1 1 1], L_0000020ee7c92070, L_0000020ee7c92070, L_0000020ee7c92070, L_0000020ee7c92070;
LS_0000020ee7c93d30_0_28 .concat [ 1 1 1 1], L_0000020ee7c92070, L_0000020ee7c92070, L_0000020ee7c92070, L_0000020ee7c92070;
LS_0000020ee7c93d30_1_0 .concat [ 4 4 4 4], LS_0000020ee7c93d30_0_0, LS_0000020ee7c93d30_0_4, LS_0000020ee7c93d30_0_8, LS_0000020ee7c93d30_0_12;
LS_0000020ee7c93d30_1_4 .concat [ 4 4 4 4], LS_0000020ee7c93d30_0_16, LS_0000020ee7c93d30_0_20, LS_0000020ee7c93d30_0_24, LS_0000020ee7c93d30_0_28;
L_0000020ee7c93d30 .concat [ 16 16 0 0], LS_0000020ee7c93d30_1_0, LS_0000020ee7c93d30_1_4;
S_0000020ee7c5b090 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000020ee7c5b220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020ee7c96c70 .functor AND 32, L_0000020ee7c93510, L_0000020ee7c936f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020ee7c5c380_0 .net "in1", 31 0, L_0000020ee7c93510;  1 drivers
v0000020ee7c5dbe0_0 .net "in2", 31 0, L_0000020ee7c936f0;  1 drivers
v0000020ee7c5b980_0 .net "out", 31 0, L_0000020ee7c96c70;  alias, 1 drivers
S_0000020ee7c5abe0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000020ee7c5b220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020ee7c96ce0 .functor AND 32, L_0000020ee7c92c50, L_0000020ee7c92750, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020ee7c5d280_0 .net "in1", 31 0, L_0000020ee7c92c50;  1 drivers
v0000020ee7c5c880_0 .net "in2", 31 0, L_0000020ee7c92750;  1 drivers
v0000020ee7c5c4c0_0 .net "out", 31 0, L_0000020ee7c96ce0;  alias, 1 drivers
S_0000020ee7c5b3b0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000020ee7c5b220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020ee7bd1c30 .functor AND 32, L_0000020ee7c944b0, L_0000020ee7c935b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020ee7c5d960_0 .net "in1", 31 0, L_0000020ee7c944b0;  1 drivers
v0000020ee7c5d320_0 .net "in2", 31 0, L_0000020ee7c935b0;  1 drivers
v0000020ee7c5bac0_0 .net "out", 31 0, L_0000020ee7bd1c30;  alias, 1 drivers
S_0000020ee7c5ad70 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000020ee7c5b220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020ee7cfb770 .functor AND 32, L_0000020ee7c945f0, L_0000020ee7c93d30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020ee7c5ba20_0 .net "in1", 31 0, L_0000020ee7c945f0;  1 drivers
v0000020ee7c5c560_0 .net "in2", 31 0, L_0000020ee7c93d30;  1 drivers
v0000020ee7c5c9c0_0 .net "out", 31 0, L_0000020ee7cfb770;  alias, 1 drivers
S_0000020ee7c5af00 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000020ee7a60140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000020ee7bdaef0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000020ee7cfae40 .functor NOT 1, L_0000020ee7c93650, C4<0>, C4<0>, C4<0>;
L_0000020ee7cfaa50 .functor NOT 1, L_0000020ee7c93790, C4<0>, C4<0>, C4<0>;
L_0000020ee7cfacf0 .functor NOT 1, L_0000020ee7c938d0, C4<0>, C4<0>, C4<0>;
L_0000020ee7cfa2e0 .functor NOT 1, L_0000020ee7c940f0, C4<0>, C4<0>, C4<0>;
L_0000020ee7cfa120 .functor AND 32, L_0000020ee7cfb4d0, v0000020ee7c64100_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020ee7cfad60 .functor AND 32, L_0000020ee7cfa890, L_0000020ee7d168c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020ee7cfa190 .functor OR 32, L_0000020ee7cfa120, L_0000020ee7cfad60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020ee7cfa200 .functor AND 32, L_0000020ee7cfaeb0, v0000020ee7c52840_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020ee7cfa740 .functor OR 32, L_0000020ee7cfa190, L_0000020ee7cfa200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020ee7cfa270 .functor AND 32, L_0000020ee7cfa820, L_0000020ee7c921b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020ee7cfa3c0 .functor OR 32, L_0000020ee7cfa740, L_0000020ee7cfa270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020ee7c5f260_0 .net *"_ivl_1", 0 0, L_0000020ee7c93650;  1 drivers
v0000020ee7c5eb80_0 .net *"_ivl_13", 0 0, L_0000020ee7c938d0;  1 drivers
v0000020ee7c5ed60_0 .net *"_ivl_14", 0 0, L_0000020ee7cfacf0;  1 drivers
v0000020ee7c5e4a0_0 .net *"_ivl_19", 0 0, L_0000020ee7c93970;  1 drivers
v0000020ee7c5e900_0 .net *"_ivl_2", 0 0, L_0000020ee7cfae40;  1 drivers
v0000020ee7c5f620_0 .net *"_ivl_23", 0 0, L_0000020ee7c92bb0;  1 drivers
v0000020ee7c5e540_0 .net *"_ivl_27", 0 0, L_0000020ee7c940f0;  1 drivers
v0000020ee7c5e220_0 .net *"_ivl_28", 0 0, L_0000020ee7cfa2e0;  1 drivers
v0000020ee7c5e9a0_0 .net *"_ivl_33", 0 0, L_0000020ee7c92f70;  1 drivers
v0000020ee7c5ea40_0 .net *"_ivl_37", 0 0, L_0000020ee7c942d0;  1 drivers
v0000020ee7c5eae0_0 .net *"_ivl_40", 31 0, L_0000020ee7cfa120;  1 drivers
v0000020ee7c5f4e0_0 .net *"_ivl_42", 31 0, L_0000020ee7cfad60;  1 drivers
v0000020ee7c5e5e0_0 .net *"_ivl_44", 31 0, L_0000020ee7cfa190;  1 drivers
v0000020ee7c5ec20_0 .net *"_ivl_46", 31 0, L_0000020ee7cfa200;  1 drivers
v0000020ee7c5e2c0_0 .net *"_ivl_48", 31 0, L_0000020ee7cfa740;  1 drivers
v0000020ee7c5efe0_0 .net *"_ivl_50", 31 0, L_0000020ee7cfa270;  1 drivers
v0000020ee7c5ecc0_0 .net *"_ivl_7", 0 0, L_0000020ee7c93790;  1 drivers
v0000020ee7c5e720_0 .net *"_ivl_8", 0 0, L_0000020ee7cfaa50;  1 drivers
v0000020ee7c5f6c0_0 .net "ina", 31 0, v0000020ee7c64100_0;  alias, 1 drivers
v0000020ee7c5e7c0_0 .net "inb", 31 0, L_0000020ee7d168c0;  alias, 1 drivers
v0000020ee7c5f080_0 .net "inc", 31 0, v0000020ee7c52840_0;  alias, 1 drivers
v0000020ee7c5f120_0 .net "ind", 31 0, L_0000020ee7c921b0;  alias, 1 drivers
v0000020ee7c5f1c0_0 .net "out", 31 0, L_0000020ee7cfa3c0;  alias, 1 drivers
v0000020ee7c5f300_0 .net "s0", 31 0, L_0000020ee7cfb4d0;  1 drivers
v0000020ee7c5f3a0_0 .net "s1", 31 0, L_0000020ee7cfa890;  1 drivers
v0000020ee7c5f440_0 .net "s2", 31 0, L_0000020ee7cfaeb0;  1 drivers
v0000020ee7c64560_0 .net "s3", 31 0, L_0000020ee7cfa820;  1 drivers
v0000020ee7c64ba0_0 .net "sel", 1 0, L_0000020ee7c8fa50;  alias, 1 drivers
L_0000020ee7c93650 .part L_0000020ee7c8fa50, 1, 1;
LS_0000020ee7c92ed0_0_0 .concat [ 1 1 1 1], L_0000020ee7cfae40, L_0000020ee7cfae40, L_0000020ee7cfae40, L_0000020ee7cfae40;
LS_0000020ee7c92ed0_0_4 .concat [ 1 1 1 1], L_0000020ee7cfae40, L_0000020ee7cfae40, L_0000020ee7cfae40, L_0000020ee7cfae40;
LS_0000020ee7c92ed0_0_8 .concat [ 1 1 1 1], L_0000020ee7cfae40, L_0000020ee7cfae40, L_0000020ee7cfae40, L_0000020ee7cfae40;
LS_0000020ee7c92ed0_0_12 .concat [ 1 1 1 1], L_0000020ee7cfae40, L_0000020ee7cfae40, L_0000020ee7cfae40, L_0000020ee7cfae40;
LS_0000020ee7c92ed0_0_16 .concat [ 1 1 1 1], L_0000020ee7cfae40, L_0000020ee7cfae40, L_0000020ee7cfae40, L_0000020ee7cfae40;
LS_0000020ee7c92ed0_0_20 .concat [ 1 1 1 1], L_0000020ee7cfae40, L_0000020ee7cfae40, L_0000020ee7cfae40, L_0000020ee7cfae40;
LS_0000020ee7c92ed0_0_24 .concat [ 1 1 1 1], L_0000020ee7cfae40, L_0000020ee7cfae40, L_0000020ee7cfae40, L_0000020ee7cfae40;
LS_0000020ee7c92ed0_0_28 .concat [ 1 1 1 1], L_0000020ee7cfae40, L_0000020ee7cfae40, L_0000020ee7cfae40, L_0000020ee7cfae40;
LS_0000020ee7c92ed0_1_0 .concat [ 4 4 4 4], LS_0000020ee7c92ed0_0_0, LS_0000020ee7c92ed0_0_4, LS_0000020ee7c92ed0_0_8, LS_0000020ee7c92ed0_0_12;
LS_0000020ee7c92ed0_1_4 .concat [ 4 4 4 4], LS_0000020ee7c92ed0_0_16, LS_0000020ee7c92ed0_0_20, LS_0000020ee7c92ed0_0_24, LS_0000020ee7c92ed0_0_28;
L_0000020ee7c92ed0 .concat [ 16 16 0 0], LS_0000020ee7c92ed0_1_0, LS_0000020ee7c92ed0_1_4;
L_0000020ee7c93790 .part L_0000020ee7c8fa50, 0, 1;
LS_0000020ee7c93ab0_0_0 .concat [ 1 1 1 1], L_0000020ee7cfaa50, L_0000020ee7cfaa50, L_0000020ee7cfaa50, L_0000020ee7cfaa50;
LS_0000020ee7c93ab0_0_4 .concat [ 1 1 1 1], L_0000020ee7cfaa50, L_0000020ee7cfaa50, L_0000020ee7cfaa50, L_0000020ee7cfaa50;
LS_0000020ee7c93ab0_0_8 .concat [ 1 1 1 1], L_0000020ee7cfaa50, L_0000020ee7cfaa50, L_0000020ee7cfaa50, L_0000020ee7cfaa50;
LS_0000020ee7c93ab0_0_12 .concat [ 1 1 1 1], L_0000020ee7cfaa50, L_0000020ee7cfaa50, L_0000020ee7cfaa50, L_0000020ee7cfaa50;
LS_0000020ee7c93ab0_0_16 .concat [ 1 1 1 1], L_0000020ee7cfaa50, L_0000020ee7cfaa50, L_0000020ee7cfaa50, L_0000020ee7cfaa50;
LS_0000020ee7c93ab0_0_20 .concat [ 1 1 1 1], L_0000020ee7cfaa50, L_0000020ee7cfaa50, L_0000020ee7cfaa50, L_0000020ee7cfaa50;
LS_0000020ee7c93ab0_0_24 .concat [ 1 1 1 1], L_0000020ee7cfaa50, L_0000020ee7cfaa50, L_0000020ee7cfaa50, L_0000020ee7cfaa50;
LS_0000020ee7c93ab0_0_28 .concat [ 1 1 1 1], L_0000020ee7cfaa50, L_0000020ee7cfaa50, L_0000020ee7cfaa50, L_0000020ee7cfaa50;
LS_0000020ee7c93ab0_1_0 .concat [ 4 4 4 4], LS_0000020ee7c93ab0_0_0, LS_0000020ee7c93ab0_0_4, LS_0000020ee7c93ab0_0_8, LS_0000020ee7c93ab0_0_12;
LS_0000020ee7c93ab0_1_4 .concat [ 4 4 4 4], LS_0000020ee7c93ab0_0_16, LS_0000020ee7c93ab0_0_20, LS_0000020ee7c93ab0_0_24, LS_0000020ee7c93ab0_0_28;
L_0000020ee7c93ab0 .concat [ 16 16 0 0], LS_0000020ee7c93ab0_1_0, LS_0000020ee7c93ab0_1_4;
L_0000020ee7c938d0 .part L_0000020ee7c8fa50, 1, 1;
LS_0000020ee7c93dd0_0_0 .concat [ 1 1 1 1], L_0000020ee7cfacf0, L_0000020ee7cfacf0, L_0000020ee7cfacf0, L_0000020ee7cfacf0;
LS_0000020ee7c93dd0_0_4 .concat [ 1 1 1 1], L_0000020ee7cfacf0, L_0000020ee7cfacf0, L_0000020ee7cfacf0, L_0000020ee7cfacf0;
LS_0000020ee7c93dd0_0_8 .concat [ 1 1 1 1], L_0000020ee7cfacf0, L_0000020ee7cfacf0, L_0000020ee7cfacf0, L_0000020ee7cfacf0;
LS_0000020ee7c93dd0_0_12 .concat [ 1 1 1 1], L_0000020ee7cfacf0, L_0000020ee7cfacf0, L_0000020ee7cfacf0, L_0000020ee7cfacf0;
LS_0000020ee7c93dd0_0_16 .concat [ 1 1 1 1], L_0000020ee7cfacf0, L_0000020ee7cfacf0, L_0000020ee7cfacf0, L_0000020ee7cfacf0;
LS_0000020ee7c93dd0_0_20 .concat [ 1 1 1 1], L_0000020ee7cfacf0, L_0000020ee7cfacf0, L_0000020ee7cfacf0, L_0000020ee7cfacf0;
LS_0000020ee7c93dd0_0_24 .concat [ 1 1 1 1], L_0000020ee7cfacf0, L_0000020ee7cfacf0, L_0000020ee7cfacf0, L_0000020ee7cfacf0;
LS_0000020ee7c93dd0_0_28 .concat [ 1 1 1 1], L_0000020ee7cfacf0, L_0000020ee7cfacf0, L_0000020ee7cfacf0, L_0000020ee7cfacf0;
LS_0000020ee7c93dd0_1_0 .concat [ 4 4 4 4], LS_0000020ee7c93dd0_0_0, LS_0000020ee7c93dd0_0_4, LS_0000020ee7c93dd0_0_8, LS_0000020ee7c93dd0_0_12;
LS_0000020ee7c93dd0_1_4 .concat [ 4 4 4 4], LS_0000020ee7c93dd0_0_16, LS_0000020ee7c93dd0_0_20, LS_0000020ee7c93dd0_0_24, LS_0000020ee7c93dd0_0_28;
L_0000020ee7c93dd0 .concat [ 16 16 0 0], LS_0000020ee7c93dd0_1_0, LS_0000020ee7c93dd0_1_4;
L_0000020ee7c93970 .part L_0000020ee7c8fa50, 0, 1;
LS_0000020ee7c92890_0_0 .concat [ 1 1 1 1], L_0000020ee7c93970, L_0000020ee7c93970, L_0000020ee7c93970, L_0000020ee7c93970;
LS_0000020ee7c92890_0_4 .concat [ 1 1 1 1], L_0000020ee7c93970, L_0000020ee7c93970, L_0000020ee7c93970, L_0000020ee7c93970;
LS_0000020ee7c92890_0_8 .concat [ 1 1 1 1], L_0000020ee7c93970, L_0000020ee7c93970, L_0000020ee7c93970, L_0000020ee7c93970;
LS_0000020ee7c92890_0_12 .concat [ 1 1 1 1], L_0000020ee7c93970, L_0000020ee7c93970, L_0000020ee7c93970, L_0000020ee7c93970;
LS_0000020ee7c92890_0_16 .concat [ 1 1 1 1], L_0000020ee7c93970, L_0000020ee7c93970, L_0000020ee7c93970, L_0000020ee7c93970;
LS_0000020ee7c92890_0_20 .concat [ 1 1 1 1], L_0000020ee7c93970, L_0000020ee7c93970, L_0000020ee7c93970, L_0000020ee7c93970;
LS_0000020ee7c92890_0_24 .concat [ 1 1 1 1], L_0000020ee7c93970, L_0000020ee7c93970, L_0000020ee7c93970, L_0000020ee7c93970;
LS_0000020ee7c92890_0_28 .concat [ 1 1 1 1], L_0000020ee7c93970, L_0000020ee7c93970, L_0000020ee7c93970, L_0000020ee7c93970;
LS_0000020ee7c92890_1_0 .concat [ 4 4 4 4], LS_0000020ee7c92890_0_0, LS_0000020ee7c92890_0_4, LS_0000020ee7c92890_0_8, LS_0000020ee7c92890_0_12;
LS_0000020ee7c92890_1_4 .concat [ 4 4 4 4], LS_0000020ee7c92890_0_16, LS_0000020ee7c92890_0_20, LS_0000020ee7c92890_0_24, LS_0000020ee7c92890_0_28;
L_0000020ee7c92890 .concat [ 16 16 0 0], LS_0000020ee7c92890_1_0, LS_0000020ee7c92890_1_4;
L_0000020ee7c92bb0 .part L_0000020ee7c8fa50, 1, 1;
LS_0000020ee7c93fb0_0_0 .concat [ 1 1 1 1], L_0000020ee7c92bb0, L_0000020ee7c92bb0, L_0000020ee7c92bb0, L_0000020ee7c92bb0;
LS_0000020ee7c93fb0_0_4 .concat [ 1 1 1 1], L_0000020ee7c92bb0, L_0000020ee7c92bb0, L_0000020ee7c92bb0, L_0000020ee7c92bb0;
LS_0000020ee7c93fb0_0_8 .concat [ 1 1 1 1], L_0000020ee7c92bb0, L_0000020ee7c92bb0, L_0000020ee7c92bb0, L_0000020ee7c92bb0;
LS_0000020ee7c93fb0_0_12 .concat [ 1 1 1 1], L_0000020ee7c92bb0, L_0000020ee7c92bb0, L_0000020ee7c92bb0, L_0000020ee7c92bb0;
LS_0000020ee7c93fb0_0_16 .concat [ 1 1 1 1], L_0000020ee7c92bb0, L_0000020ee7c92bb0, L_0000020ee7c92bb0, L_0000020ee7c92bb0;
LS_0000020ee7c93fb0_0_20 .concat [ 1 1 1 1], L_0000020ee7c92bb0, L_0000020ee7c92bb0, L_0000020ee7c92bb0, L_0000020ee7c92bb0;
LS_0000020ee7c93fb0_0_24 .concat [ 1 1 1 1], L_0000020ee7c92bb0, L_0000020ee7c92bb0, L_0000020ee7c92bb0, L_0000020ee7c92bb0;
LS_0000020ee7c93fb0_0_28 .concat [ 1 1 1 1], L_0000020ee7c92bb0, L_0000020ee7c92bb0, L_0000020ee7c92bb0, L_0000020ee7c92bb0;
LS_0000020ee7c93fb0_1_0 .concat [ 4 4 4 4], LS_0000020ee7c93fb0_0_0, LS_0000020ee7c93fb0_0_4, LS_0000020ee7c93fb0_0_8, LS_0000020ee7c93fb0_0_12;
LS_0000020ee7c93fb0_1_4 .concat [ 4 4 4 4], LS_0000020ee7c93fb0_0_16, LS_0000020ee7c93fb0_0_20, LS_0000020ee7c93fb0_0_24, LS_0000020ee7c93fb0_0_28;
L_0000020ee7c93fb0 .concat [ 16 16 0 0], LS_0000020ee7c93fb0_1_0, LS_0000020ee7c93fb0_1_4;
L_0000020ee7c940f0 .part L_0000020ee7c8fa50, 0, 1;
LS_0000020ee7c94190_0_0 .concat [ 1 1 1 1], L_0000020ee7cfa2e0, L_0000020ee7cfa2e0, L_0000020ee7cfa2e0, L_0000020ee7cfa2e0;
LS_0000020ee7c94190_0_4 .concat [ 1 1 1 1], L_0000020ee7cfa2e0, L_0000020ee7cfa2e0, L_0000020ee7cfa2e0, L_0000020ee7cfa2e0;
LS_0000020ee7c94190_0_8 .concat [ 1 1 1 1], L_0000020ee7cfa2e0, L_0000020ee7cfa2e0, L_0000020ee7cfa2e0, L_0000020ee7cfa2e0;
LS_0000020ee7c94190_0_12 .concat [ 1 1 1 1], L_0000020ee7cfa2e0, L_0000020ee7cfa2e0, L_0000020ee7cfa2e0, L_0000020ee7cfa2e0;
LS_0000020ee7c94190_0_16 .concat [ 1 1 1 1], L_0000020ee7cfa2e0, L_0000020ee7cfa2e0, L_0000020ee7cfa2e0, L_0000020ee7cfa2e0;
LS_0000020ee7c94190_0_20 .concat [ 1 1 1 1], L_0000020ee7cfa2e0, L_0000020ee7cfa2e0, L_0000020ee7cfa2e0, L_0000020ee7cfa2e0;
LS_0000020ee7c94190_0_24 .concat [ 1 1 1 1], L_0000020ee7cfa2e0, L_0000020ee7cfa2e0, L_0000020ee7cfa2e0, L_0000020ee7cfa2e0;
LS_0000020ee7c94190_0_28 .concat [ 1 1 1 1], L_0000020ee7cfa2e0, L_0000020ee7cfa2e0, L_0000020ee7cfa2e0, L_0000020ee7cfa2e0;
LS_0000020ee7c94190_1_0 .concat [ 4 4 4 4], LS_0000020ee7c94190_0_0, LS_0000020ee7c94190_0_4, LS_0000020ee7c94190_0_8, LS_0000020ee7c94190_0_12;
LS_0000020ee7c94190_1_4 .concat [ 4 4 4 4], LS_0000020ee7c94190_0_16, LS_0000020ee7c94190_0_20, LS_0000020ee7c94190_0_24, LS_0000020ee7c94190_0_28;
L_0000020ee7c94190 .concat [ 16 16 0 0], LS_0000020ee7c94190_1_0, LS_0000020ee7c94190_1_4;
L_0000020ee7c92f70 .part L_0000020ee7c8fa50, 1, 1;
LS_0000020ee7c94230_0_0 .concat [ 1 1 1 1], L_0000020ee7c92f70, L_0000020ee7c92f70, L_0000020ee7c92f70, L_0000020ee7c92f70;
LS_0000020ee7c94230_0_4 .concat [ 1 1 1 1], L_0000020ee7c92f70, L_0000020ee7c92f70, L_0000020ee7c92f70, L_0000020ee7c92f70;
LS_0000020ee7c94230_0_8 .concat [ 1 1 1 1], L_0000020ee7c92f70, L_0000020ee7c92f70, L_0000020ee7c92f70, L_0000020ee7c92f70;
LS_0000020ee7c94230_0_12 .concat [ 1 1 1 1], L_0000020ee7c92f70, L_0000020ee7c92f70, L_0000020ee7c92f70, L_0000020ee7c92f70;
LS_0000020ee7c94230_0_16 .concat [ 1 1 1 1], L_0000020ee7c92f70, L_0000020ee7c92f70, L_0000020ee7c92f70, L_0000020ee7c92f70;
LS_0000020ee7c94230_0_20 .concat [ 1 1 1 1], L_0000020ee7c92f70, L_0000020ee7c92f70, L_0000020ee7c92f70, L_0000020ee7c92f70;
LS_0000020ee7c94230_0_24 .concat [ 1 1 1 1], L_0000020ee7c92f70, L_0000020ee7c92f70, L_0000020ee7c92f70, L_0000020ee7c92f70;
LS_0000020ee7c94230_0_28 .concat [ 1 1 1 1], L_0000020ee7c92f70, L_0000020ee7c92f70, L_0000020ee7c92f70, L_0000020ee7c92f70;
LS_0000020ee7c94230_1_0 .concat [ 4 4 4 4], LS_0000020ee7c94230_0_0, LS_0000020ee7c94230_0_4, LS_0000020ee7c94230_0_8, LS_0000020ee7c94230_0_12;
LS_0000020ee7c94230_1_4 .concat [ 4 4 4 4], LS_0000020ee7c94230_0_16, LS_0000020ee7c94230_0_20, LS_0000020ee7c94230_0_24, LS_0000020ee7c94230_0_28;
L_0000020ee7c94230 .concat [ 16 16 0 0], LS_0000020ee7c94230_1_0, LS_0000020ee7c94230_1_4;
L_0000020ee7c942d0 .part L_0000020ee7c8fa50, 0, 1;
LS_0000020ee7c94550_0_0 .concat [ 1 1 1 1], L_0000020ee7c942d0, L_0000020ee7c942d0, L_0000020ee7c942d0, L_0000020ee7c942d0;
LS_0000020ee7c94550_0_4 .concat [ 1 1 1 1], L_0000020ee7c942d0, L_0000020ee7c942d0, L_0000020ee7c942d0, L_0000020ee7c942d0;
LS_0000020ee7c94550_0_8 .concat [ 1 1 1 1], L_0000020ee7c942d0, L_0000020ee7c942d0, L_0000020ee7c942d0, L_0000020ee7c942d0;
LS_0000020ee7c94550_0_12 .concat [ 1 1 1 1], L_0000020ee7c942d0, L_0000020ee7c942d0, L_0000020ee7c942d0, L_0000020ee7c942d0;
LS_0000020ee7c94550_0_16 .concat [ 1 1 1 1], L_0000020ee7c942d0, L_0000020ee7c942d0, L_0000020ee7c942d0, L_0000020ee7c942d0;
LS_0000020ee7c94550_0_20 .concat [ 1 1 1 1], L_0000020ee7c942d0, L_0000020ee7c942d0, L_0000020ee7c942d0, L_0000020ee7c942d0;
LS_0000020ee7c94550_0_24 .concat [ 1 1 1 1], L_0000020ee7c942d0, L_0000020ee7c942d0, L_0000020ee7c942d0, L_0000020ee7c942d0;
LS_0000020ee7c94550_0_28 .concat [ 1 1 1 1], L_0000020ee7c942d0, L_0000020ee7c942d0, L_0000020ee7c942d0, L_0000020ee7c942d0;
LS_0000020ee7c94550_1_0 .concat [ 4 4 4 4], LS_0000020ee7c94550_0_0, LS_0000020ee7c94550_0_4, LS_0000020ee7c94550_0_8, LS_0000020ee7c94550_0_12;
LS_0000020ee7c94550_1_4 .concat [ 4 4 4 4], LS_0000020ee7c94550_0_16, LS_0000020ee7c94550_0_20, LS_0000020ee7c94550_0_24, LS_0000020ee7c94550_0_28;
L_0000020ee7c94550 .concat [ 16 16 0 0], LS_0000020ee7c94550_1_0, LS_0000020ee7c94550_1_4;
S_0000020ee7c5b540 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000020ee7c5af00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020ee7cfb4d0 .functor AND 32, L_0000020ee7c92ed0, L_0000020ee7c93ab0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020ee7c5be80_0 .net "in1", 31 0, L_0000020ee7c92ed0;  1 drivers
v0000020ee7c5e360_0 .net "in2", 31 0, L_0000020ee7c93ab0;  1 drivers
v0000020ee7c5f580_0 .net "out", 31 0, L_0000020ee7cfb4d0;  alias, 1 drivers
S_0000020ee7c5aa50 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000020ee7c5af00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020ee7cfa890 .functor AND 32, L_0000020ee7c93dd0, L_0000020ee7c92890, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020ee7c5eea0_0 .net "in1", 31 0, L_0000020ee7c93dd0;  1 drivers
v0000020ee7c5e180_0 .net "in2", 31 0, L_0000020ee7c92890;  1 drivers
v0000020ee7c5e860_0 .net "out", 31 0, L_0000020ee7cfa890;  alias, 1 drivers
S_0000020ee7c5b6d0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000020ee7c5af00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020ee7cfaeb0 .functor AND 32, L_0000020ee7c93fb0, L_0000020ee7c94190, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020ee7c5e680_0 .net "in1", 31 0, L_0000020ee7c93fb0;  1 drivers
v0000020ee7c5e0e0_0 .net "in2", 31 0, L_0000020ee7c94190;  1 drivers
v0000020ee7c5ef40_0 .net "out", 31 0, L_0000020ee7cfaeb0;  alias, 1 drivers
S_0000020ee7c61500 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000020ee7c5af00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020ee7cfa820 .functor AND 32, L_0000020ee7c94230, L_0000020ee7c94550, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020ee7c5e400_0 .net "in1", 31 0, L_0000020ee7c94230;  1 drivers
v0000020ee7c5ee00_0 .net "in2", 31 0, L_0000020ee7c94550;  1 drivers
v0000020ee7c5f760_0 .net "out", 31 0, L_0000020ee7cfa820;  alias, 1 drivers
S_0000020ee7c60a10 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000020ee7c0cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000020ee7c658b0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020ee7c658e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020ee7c65920 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020ee7c65958 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020ee7c65990 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020ee7c659c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020ee7c65a00 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020ee7c65a38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020ee7c65a70 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020ee7c65aa8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020ee7c65ae0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020ee7c65b18 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020ee7c65b50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020ee7c65b88 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020ee7c65bc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020ee7c65bf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020ee7c65c30 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020ee7c65c68 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020ee7c65ca0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020ee7c65cd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020ee7c65d10 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020ee7c65d48 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020ee7c65d80 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020ee7c65db8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020ee7c65df0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000020ee7c64420_0 .var "EX1_PC", 31 0;
v0000020ee7c64ec0_0 .var "EX1_PFC", 31 0;
v0000020ee7c641a0_0 .var "EX1_forward_to_B", 31 0;
v0000020ee7c64880_0 .var "EX1_is_beq", 0 0;
v0000020ee7c655a0_0 .var "EX1_is_bne", 0 0;
v0000020ee7c65640_0 .var "EX1_is_jal", 0 0;
v0000020ee7c64e20_0 .var "EX1_is_jr", 0 0;
v0000020ee7c647e0_0 .var "EX1_is_oper2_immed", 0 0;
v0000020ee7c650a0_0 .var "EX1_memread", 0 0;
v0000020ee7c64ce0_0 .var "EX1_memwrite", 0 0;
v0000020ee7c64d80_0 .var "EX1_opcode", 11 0;
v0000020ee7c656e0_0 .var "EX1_predicted", 0 0;
v0000020ee7c65140_0 .var "EX1_rd_ind", 4 0;
v0000020ee7c65460_0 .var "EX1_rd_indzero", 0 0;
v0000020ee7c65280_0 .var "EX1_regwrite", 0 0;
v0000020ee7c65320_0 .var "EX1_rs1", 31 0;
v0000020ee7c65780_0 .var "EX1_rs1_ind", 4 0;
v0000020ee7c64100_0 .var "EX1_rs2", 31 0;
v0000020ee7c64380_0 .var "EX1_rs2_ind", 4 0;
v0000020ee7c62620_0 .net "FLUSH", 0 0, v0000020ee7c6abf0_0;  alias, 1 drivers
v0000020ee7c62580_0 .net "ID_PC", 31 0, v0000020ee7c68530_0;  alias, 1 drivers
v0000020ee7c63a20_0 .net "ID_PFC_to_EX", 31 0, L_0000020ee7c90810;  alias, 1 drivers
v0000020ee7c638e0_0 .net "ID_forward_to_B", 31 0, L_0000020ee7c90a90;  alias, 1 drivers
v0000020ee7c61d60_0 .net "ID_is_beq", 0 0, L_0000020ee7c8fb90;  alias, 1 drivers
v0000020ee7c62940_0 .net "ID_is_bne", 0 0, L_0000020ee7c8fff0;  alias, 1 drivers
v0000020ee7c63160_0 .net "ID_is_jal", 0 0, L_0000020ee7c93e70;  alias, 1 drivers
v0000020ee7c62c60_0 .net "ID_is_jr", 0 0, L_0000020ee7c90090;  alias, 1 drivers
v0000020ee7c62260_0 .net "ID_is_oper2_immed", 0 0, L_0000020ee7c96490;  alias, 1 drivers
v0000020ee7c61e00_0 .net "ID_memread", 0 0, L_0000020ee7c93470;  alias, 1 drivers
v0000020ee7c635c0_0 .net "ID_memwrite", 0 0, L_0000020ee7c94410;  alias, 1 drivers
v0000020ee7c62b20_0 .net "ID_opcode", 11 0, v0000020ee7c7f980_0;  alias, 1 drivers
v0000020ee7c63ac0_0 .net "ID_predicted", 0 0, v0000020ee7c6ad30_0;  alias, 1 drivers
v0000020ee7c61cc0_0 .net "ID_rd_ind", 4 0, v0000020ee7c7f700_0;  alias, 1 drivers
v0000020ee7c63660_0 .net "ID_rd_indzero", 0 0, L_0000020ee7c93a10;  1 drivers
v0000020ee7c62080_0 .net "ID_regwrite", 0 0, L_0000020ee7c92cf0;  alias, 1 drivers
v0000020ee7c62440_0 .net "ID_rs1", 31 0, v0000020ee7c6e110_0;  alias, 1 drivers
v0000020ee7c61ea0_0 .net "ID_rs1_ind", 4 0, v0000020ee7c7e6c0_0;  alias, 1 drivers
v0000020ee7c62bc0_0 .net "ID_rs2", 31 0, v0000020ee7c6dcb0_0;  alias, 1 drivers
v0000020ee7c61f40_0 .net "ID_rs2_ind", 4 0, v0000020ee7c7d540_0;  alias, 1 drivers
v0000020ee7c61b80_0 .net "clk", 0 0, L_0000020ee7c96810;  1 drivers
v0000020ee7c62120_0 .net "rst", 0 0, v0000020ee7c8f4b0_0;  alias, 1 drivers
E_0000020ee7bdadf0 .event posedge, v0000020ee7c52980_0, v0000020ee7c61b80_0;
S_0000020ee7c60240 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000020ee7c0cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000020ee7c65e30 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020ee7c65e68 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020ee7c65ea0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020ee7c65ed8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020ee7c65f10 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020ee7c65f48 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020ee7c65f80 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020ee7c65fb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020ee7c65ff0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020ee7c66028 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020ee7c66060 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020ee7c66098 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020ee7c660d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020ee7c66108 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020ee7c66140 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020ee7c66178 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020ee7c661b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020ee7c661e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020ee7c66220 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020ee7c66258 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020ee7c66290 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020ee7c662c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020ee7c66300 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020ee7c66338 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020ee7c66370 .param/l "xori" 0 9 12, C4<001110000000>;
v0000020ee7c61fe0_0 .net "EX1_ALU_OPER1", 31 0, L_0000020ee7c96ea0;  alias, 1 drivers
v0000020ee7c632a0_0 .net "EX1_ALU_OPER2", 31 0, L_0000020ee7cfa350;  alias, 1 drivers
v0000020ee7c62760_0 .net "EX1_PC", 31 0, v0000020ee7c64420_0;  alias, 1 drivers
v0000020ee7c624e0_0 .net "EX1_PFC_to_IF", 31 0, L_0000020ee7c94690;  alias, 1 drivers
v0000020ee7c63b60_0 .net "EX1_forward_to_B", 31 0, v0000020ee7c641a0_0;  alias, 1 drivers
v0000020ee7c62d00_0 .net "EX1_is_beq", 0 0, v0000020ee7c64880_0;  alias, 1 drivers
v0000020ee7c63480_0 .net "EX1_is_bne", 0 0, v0000020ee7c655a0_0;  alias, 1 drivers
v0000020ee7c621c0_0 .net "EX1_is_jal", 0 0, v0000020ee7c65640_0;  alias, 1 drivers
v0000020ee7c628a0_0 .net "EX1_is_jr", 0 0, v0000020ee7c64e20_0;  alias, 1 drivers
v0000020ee7c62800_0 .net "EX1_is_oper2_immed", 0 0, v0000020ee7c647e0_0;  alias, 1 drivers
v0000020ee7c63340_0 .net "EX1_memread", 0 0, v0000020ee7c650a0_0;  alias, 1 drivers
v0000020ee7c637a0_0 .net "EX1_memwrite", 0 0, v0000020ee7c64ce0_0;  alias, 1 drivers
v0000020ee7c61ae0_0 .net "EX1_opcode", 11 0, v0000020ee7c64d80_0;  alias, 1 drivers
v0000020ee7c62e40_0 .net "EX1_predicted", 0 0, v0000020ee7c656e0_0;  alias, 1 drivers
v0000020ee7c63020_0 .net "EX1_rd_ind", 4 0, v0000020ee7c65140_0;  alias, 1 drivers
v0000020ee7c62300_0 .net "EX1_rd_indzero", 0 0, v0000020ee7c65460_0;  alias, 1 drivers
v0000020ee7c623a0_0 .net "EX1_regwrite", 0 0, v0000020ee7c65280_0;  alias, 1 drivers
v0000020ee7c626c0_0 .net "EX1_rs1", 31 0, v0000020ee7c65320_0;  alias, 1 drivers
v0000020ee7c629e0_0 .net "EX1_rs1_ind", 4 0, v0000020ee7c65780_0;  alias, 1 drivers
v0000020ee7c63520_0 .net "EX1_rs2_ind", 4 0, v0000020ee7c64380_0;  alias, 1 drivers
v0000020ee7c63d40_0 .net "EX1_rs2_out", 31 0, L_0000020ee7cfa3c0;  alias, 1 drivers
v0000020ee7c63700_0 .var "EX2_ALU_OPER1", 31 0;
v0000020ee7c63f20_0 .var "EX2_ALU_OPER2", 31 0;
v0000020ee7c62a80_0 .var "EX2_PC", 31 0;
v0000020ee7c62da0_0 .var "EX2_PFC_to_IF", 31 0;
v0000020ee7c62ee0_0 .var "EX2_forward_to_B", 31 0;
v0000020ee7c619a0_0 .var "EX2_is_beq", 0 0;
v0000020ee7c63840_0 .var "EX2_is_bne", 0 0;
v0000020ee7c63980_0 .var "EX2_is_jal", 0 0;
v0000020ee7c62f80_0 .var "EX2_is_jr", 0 0;
v0000020ee7c630c0_0 .var "EX2_is_oper2_immed", 0 0;
v0000020ee7c63200_0 .var "EX2_memread", 0 0;
v0000020ee7c633e0_0 .var "EX2_memwrite", 0 0;
v0000020ee7c63c00_0 .var "EX2_opcode", 11 0;
v0000020ee7c63de0_0 .var "EX2_predicted", 0 0;
v0000020ee7c63ca0_0 .var "EX2_rd_ind", 4 0;
v0000020ee7c63e80_0 .var "EX2_rd_indzero", 0 0;
v0000020ee7c61900_0 .var "EX2_regwrite", 0 0;
v0000020ee7c63fc0_0 .var "EX2_rs1", 31 0;
v0000020ee7c64060_0 .var "EX2_rs1_ind", 4 0;
v0000020ee7c61a40_0 .var "EX2_rs2_ind", 4 0;
v0000020ee7c61c20_0 .var "EX2_rs2_out", 31 0;
v0000020ee7c69610_0 .net "FLUSH", 0 0, v0000020ee7c69110_0;  alias, 1 drivers
v0000020ee7c6ae70_0 .net "clk", 0 0, L_0000020ee7cfba80;  1 drivers
v0000020ee7c6af10_0 .net "rst", 0 0, v0000020ee7c8f4b0_0;  alias, 1 drivers
E_0000020ee7bdb630 .event posedge, v0000020ee7c52980_0, v0000020ee7c6ae70_0;
S_0000020ee7c5fd90 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000020ee7c0cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000020ee7c6e3c0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020ee7c6e3f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020ee7c6e430 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020ee7c6e468 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020ee7c6e4a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020ee7c6e4d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020ee7c6e510 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020ee7c6e548 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020ee7c6e580 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020ee7c6e5b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020ee7c6e5f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020ee7c6e628 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020ee7c6e660 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020ee7c6e698 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020ee7c6e6d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020ee7c6e708 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020ee7c6e740 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020ee7c6e778 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020ee7c6e7b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020ee7c6e7e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020ee7c6e820 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020ee7c6e858 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020ee7c6e890 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020ee7c6e8c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020ee7c6e900 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000020ee7c968f0 .functor OR 1, L_0000020ee7c8fb90, L_0000020ee7c8fff0, C4<0>, C4<0>;
L_0000020ee7c95460 .functor AND 1, L_0000020ee7c968f0, L_0000020ee7c95af0, C4<1>, C4<1>;
L_0000020ee7c969d0 .functor OR 1, L_0000020ee7c8fb90, L_0000020ee7c8fff0, C4<0>, C4<0>;
L_0000020ee7c96ab0 .functor AND 1, L_0000020ee7c969d0, L_0000020ee7c95af0, C4<1>, C4<1>;
L_0000020ee7c95070 .functor OR 1, L_0000020ee7c8fb90, L_0000020ee7c8fff0, C4<0>, C4<0>;
L_0000020ee7c96180 .functor AND 1, L_0000020ee7c95070, v0000020ee7c6ad30_0, C4<1>, C4<1>;
v0000020ee7c66ff0_0 .net "EX1_memread", 0 0, v0000020ee7c650a0_0;  alias, 1 drivers
v0000020ee7c688f0_0 .net "EX1_opcode", 11 0, v0000020ee7c64d80_0;  alias, 1 drivers
v0000020ee7c67130_0 .net "EX1_rd_ind", 4 0, v0000020ee7c65140_0;  alias, 1 drivers
v0000020ee7c68490_0 .net "EX1_rd_indzero", 0 0, v0000020ee7c65460_0;  alias, 1 drivers
v0000020ee7c66d70_0 .net "EX2_memread", 0 0, v0000020ee7c63200_0;  alias, 1 drivers
v0000020ee7c68990_0 .net "EX2_opcode", 11 0, v0000020ee7c63c00_0;  alias, 1 drivers
v0000020ee7c68670_0 .net "EX2_rd_ind", 4 0, v0000020ee7c63ca0_0;  alias, 1 drivers
v0000020ee7c68ad0_0 .net "EX2_rd_indzero", 0 0, v0000020ee7c63e80_0;  alias, 1 drivers
v0000020ee7c67b30_0 .net "ID_EX1_flush", 0 0, v0000020ee7c6abf0_0;  alias, 1 drivers
v0000020ee7c66910_0 .net "ID_EX2_flush", 0 0, v0000020ee7c69110_0;  alias, 1 drivers
v0000020ee7c68a30_0 .net "ID_is_beq", 0 0, L_0000020ee7c8fb90;  alias, 1 drivers
v0000020ee7c67630_0 .net "ID_is_bne", 0 0, L_0000020ee7c8fff0;  alias, 1 drivers
v0000020ee7c664b0_0 .net "ID_is_j", 0 0, L_0000020ee7c92d90;  alias, 1 drivers
v0000020ee7c66a50_0 .net "ID_is_jal", 0 0, L_0000020ee7c93e70;  alias, 1 drivers
v0000020ee7c683f0_0 .net "ID_is_jr", 0 0, L_0000020ee7c90090;  alias, 1 drivers
v0000020ee7c674f0_0 .net "ID_opcode", 11 0, v0000020ee7c7f980_0;  alias, 1 drivers
v0000020ee7c68710_0 .net "ID_rs1_ind", 4 0, v0000020ee7c7e6c0_0;  alias, 1 drivers
v0000020ee7c66e10_0 .net "ID_rs2_ind", 4 0, v0000020ee7c7d540_0;  alias, 1 drivers
v0000020ee7c68b70_0 .net "IF_ID_flush", 0 0, v0000020ee7c6bd70_0;  alias, 1 drivers
v0000020ee7c66410_0 .net "IF_ID_write", 0 0, v0000020ee7c6bcd0_0;  alias, 1 drivers
v0000020ee7c687b0_0 .net "PC_src", 2 0, L_0000020ee7c90db0;  alias, 1 drivers
v0000020ee7c67950_0 .net "PFC_to_EX", 31 0, L_0000020ee7c90810;  alias, 1 drivers
v0000020ee7c669b0_0 .net "PFC_to_IF", 31 0, L_0000020ee7c91f30;  alias, 1 drivers
v0000020ee7c67590_0 .net "WB_rd_ind", 4 0, v0000020ee7c80ce0_0;  alias, 1 drivers
v0000020ee7c66af0_0 .net "Wrong_prediction", 0 0, L_0000020ee7cfbd20;  alias, 1 drivers
v0000020ee7c67db0_0 .net *"_ivl_11", 0 0, L_0000020ee7c96ab0;  1 drivers
v0000020ee7c67090_0 .net *"_ivl_13", 9 0, L_0000020ee7c910d0;  1 drivers
v0000020ee7c678b0_0 .net *"_ivl_15", 9 0, L_0000020ee7c91210;  1 drivers
v0000020ee7c671d0_0 .net *"_ivl_16", 9 0, L_0000020ee7c901d0;  1 drivers
v0000020ee7c67770_0 .net *"_ivl_19", 9 0, L_0000020ee7c912b0;  1 drivers
v0000020ee7c66550_0 .net *"_ivl_20", 9 0, L_0000020ee7c91cb0;  1 drivers
v0000020ee7c680d0_0 .net *"_ivl_25", 0 0, L_0000020ee7c95070;  1 drivers
v0000020ee7c66870_0 .net *"_ivl_27", 0 0, L_0000020ee7c96180;  1 drivers
v0000020ee7c67450_0 .net *"_ivl_29", 9 0, L_0000020ee7c90310;  1 drivers
v0000020ee7c68850_0 .net *"_ivl_3", 0 0, L_0000020ee7c968f0;  1 drivers
L_0000020ee7cb01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000020ee7c67d10_0 .net/2u *"_ivl_30", 9 0, L_0000020ee7cb01f0;  1 drivers
v0000020ee7c66b90_0 .net *"_ivl_32", 9 0, L_0000020ee7c91d50;  1 drivers
v0000020ee7c66f50_0 .net *"_ivl_35", 9 0, L_0000020ee7c906d0;  1 drivers
v0000020ee7c679f0_0 .net *"_ivl_37", 9 0, L_0000020ee7c91df0;  1 drivers
v0000020ee7c667d0_0 .net *"_ivl_38", 9 0, L_0000020ee7c91e90;  1 drivers
v0000020ee7c67270_0 .net *"_ivl_40", 9 0, L_0000020ee7c90b30;  1 drivers
L_0000020ee7cb0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c67a90_0 .net/2s *"_ivl_45", 21 0, L_0000020ee7cb0238;  1 drivers
L_0000020ee7cb0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c67ef0_0 .net/2s *"_ivl_50", 21 0, L_0000020ee7cb0280;  1 drivers
v0000020ee7c67bd0_0 .net *"_ivl_9", 0 0, L_0000020ee7c969d0;  1 drivers
v0000020ee7c66eb0_0 .net "clk", 0 0, L_0000020ee7bd13e0;  alias, 1 drivers
v0000020ee7c67f90_0 .net "forward_to_B", 31 0, L_0000020ee7c90a90;  alias, 1 drivers
v0000020ee7c67310_0 .net "imm", 31 0, v0000020ee7c6d8f0_0;  1 drivers
v0000020ee7c673b0_0 .net "inst", 31 0, v0000020ee7c66cd0_0;  alias, 1 drivers
v0000020ee7c67e50_0 .net "is_branch_and_taken", 0 0, L_0000020ee7c95460;  alias, 1 drivers
v0000020ee7c682b0_0 .net "is_oper2_immed", 0 0, L_0000020ee7c96490;  alias, 1 drivers
v0000020ee7c665f0_0 .net "mem_read", 0 0, L_0000020ee7c93470;  alias, 1 drivers
v0000020ee7c68030_0 .net "mem_write", 0 0, L_0000020ee7c94410;  alias, 1 drivers
v0000020ee7c66690_0 .net "pc", 31 0, v0000020ee7c68530_0;  alias, 1 drivers
v0000020ee7c67c70_0 .net "pc_write", 0 0, v0000020ee7c6be10_0;  alias, 1 drivers
v0000020ee7c68170_0 .net "predicted", 0 0, L_0000020ee7c95af0;  1 drivers
v0000020ee7c66c30_0 .net "predicted_to_EX", 0 0, v0000020ee7c6ad30_0;  alias, 1 drivers
v0000020ee7c66730_0 .net "reg_write", 0 0, L_0000020ee7c92cf0;  alias, 1 drivers
v0000020ee7c68210_0 .net "reg_write_from_wb", 0 0, v0000020ee7c7fe80_0;  alias, 1 drivers
v0000020ee7c685d0_0 .net "rs1", 31 0, v0000020ee7c6e110_0;  alias, 1 drivers
v0000020ee7c676d0_0 .net "rs2", 31 0, v0000020ee7c6dcb0_0;  alias, 1 drivers
v0000020ee7c67810_0 .net "rst", 0 0, v0000020ee7c8f4b0_0;  alias, 1 drivers
v0000020ee7c68350_0 .net "wr_reg_data", 31 0, L_0000020ee7d168c0;  alias, 1 drivers
L_0000020ee7c90a90 .functor MUXZ 32, v0000020ee7c6dcb0_0, v0000020ee7c6d8f0_0, L_0000020ee7c96490, C4<>;
L_0000020ee7c910d0 .part v0000020ee7c68530_0, 0, 10;
L_0000020ee7c91210 .part v0000020ee7c66cd0_0, 0, 10;
L_0000020ee7c901d0 .arith/sum 10, L_0000020ee7c910d0, L_0000020ee7c91210;
L_0000020ee7c912b0 .part v0000020ee7c66cd0_0, 0, 10;
L_0000020ee7c91cb0 .functor MUXZ 10, L_0000020ee7c912b0, L_0000020ee7c901d0, L_0000020ee7c96ab0, C4<>;
L_0000020ee7c90310 .part v0000020ee7c68530_0, 0, 10;
L_0000020ee7c91d50 .arith/sum 10, L_0000020ee7c90310, L_0000020ee7cb01f0;
L_0000020ee7c906d0 .part v0000020ee7c68530_0, 0, 10;
L_0000020ee7c91df0 .part v0000020ee7c66cd0_0, 0, 10;
L_0000020ee7c91e90 .arith/sum 10, L_0000020ee7c906d0, L_0000020ee7c91df0;
L_0000020ee7c90b30 .functor MUXZ 10, L_0000020ee7c91e90, L_0000020ee7c91d50, L_0000020ee7c96180, C4<>;
L_0000020ee7c91f30 .concat8 [ 10 22 0 0], L_0000020ee7c91cb0, L_0000020ee7cb0238;
L_0000020ee7c90810 .concat8 [ 10 22 0 0], L_0000020ee7c90b30, L_0000020ee7cb0280;
S_0000020ee7c60880 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000020ee7c5fd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000020ee7c6e940 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020ee7c6e978 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020ee7c6e9b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020ee7c6e9e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020ee7c6ea20 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020ee7c6ea58 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020ee7c6ea90 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020ee7c6eac8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020ee7c6eb00 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020ee7c6eb38 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020ee7c6eb70 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020ee7c6eba8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020ee7c6ebe0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020ee7c6ec18 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020ee7c6ec50 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020ee7c6ec88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020ee7c6ecc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020ee7c6ecf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020ee7c6ed30 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020ee7c6ed68 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020ee7c6eda0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020ee7c6edd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020ee7c6ee10 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020ee7c6ee48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020ee7c6ee80 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000020ee7c96260 .functor OR 1, L_0000020ee7c95af0, L_0000020ee7c8feb0, C4<0>, C4<0>;
L_0000020ee7c962d0 .functor OR 1, L_0000020ee7c96260, L_0000020ee7c8fd70, C4<0>, C4<0>;
v0000020ee7c69070_0 .net "EX1_opcode", 11 0, v0000020ee7c64d80_0;  alias, 1 drivers
v0000020ee7c69ed0_0 .net "EX2_opcode", 11 0, v0000020ee7c63c00_0;  alias, 1 drivers
v0000020ee7c6add0_0 .net "ID_opcode", 11 0, v0000020ee7c7f980_0;  alias, 1 drivers
v0000020ee7c6b2d0_0 .net "PC_src", 2 0, L_0000020ee7c90db0;  alias, 1 drivers
v0000020ee7c69430_0 .net "Wrong_prediction", 0 0, L_0000020ee7cfbd20;  alias, 1 drivers
L_0000020ee7cb03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000020ee7c69750_0 .net/2u *"_ivl_0", 2 0, L_0000020ee7cb03e8;  1 drivers
v0000020ee7c69a70_0 .net *"_ivl_10", 0 0, L_0000020ee7c8faf0;  1 drivers
L_0000020ee7cb0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000020ee7c6a0b0_0 .net/2u *"_ivl_12", 2 0, L_0000020ee7cb0508;  1 drivers
L_0000020ee7cb0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c691b0_0 .net/2u *"_ivl_14", 11 0, L_0000020ee7cb0550;  1 drivers
v0000020ee7c68fd0_0 .net *"_ivl_16", 0 0, L_0000020ee7c8feb0;  1 drivers
v0000020ee7c6aab0_0 .net *"_ivl_19", 0 0, L_0000020ee7c96260;  1 drivers
L_0000020ee7cb0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c69cf0_0 .net/2u *"_ivl_2", 11 0, L_0000020ee7cb0430;  1 drivers
L_0000020ee7cb0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c6a150_0 .net/2u *"_ivl_20", 11 0, L_0000020ee7cb0598;  1 drivers
v0000020ee7c694d0_0 .net *"_ivl_22", 0 0, L_0000020ee7c8fd70;  1 drivers
v0000020ee7c69570_0 .net *"_ivl_25", 0 0, L_0000020ee7c962d0;  1 drivers
L_0000020ee7cb05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000020ee7c6a1f0_0 .net/2u *"_ivl_26", 2 0, L_0000020ee7cb05e0;  1 drivers
L_0000020ee7cb0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c69b10_0 .net/2u *"_ivl_28", 2 0, L_0000020ee7cb0628;  1 drivers
v0000020ee7c6a650_0 .net *"_ivl_30", 2 0, L_0000020ee7c90e50;  1 drivers
v0000020ee7c6a470_0 .net *"_ivl_32", 2 0, L_0000020ee7c90d10;  1 drivers
v0000020ee7c6b370_0 .net *"_ivl_34", 2 0, L_0000020ee7c90270;  1 drivers
v0000020ee7c697f0_0 .net *"_ivl_4", 0 0, L_0000020ee7c91670;  1 drivers
L_0000020ee7cb0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000020ee7c6aa10_0 .net/2u *"_ivl_6", 2 0, L_0000020ee7cb0478;  1 drivers
L_0000020ee7cb04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c68c10_0 .net/2u *"_ivl_8", 11 0, L_0000020ee7cb04c0;  1 drivers
v0000020ee7c68df0_0 .net "clk", 0 0, L_0000020ee7bd13e0;  alias, 1 drivers
v0000020ee7c6a830_0 .net "predicted", 0 0, L_0000020ee7c95af0;  alias, 1 drivers
v0000020ee7c6a510_0 .net "predicted_to_EX", 0 0, v0000020ee7c6ad30_0;  alias, 1 drivers
v0000020ee7c6a5b0_0 .net "rst", 0 0, v0000020ee7c8f4b0_0;  alias, 1 drivers
v0000020ee7c69890_0 .net "state", 1 0, v0000020ee7c6a8d0_0;  1 drivers
L_0000020ee7c91670 .cmp/eq 12, v0000020ee7c7f980_0, L_0000020ee7cb0430;
L_0000020ee7c8faf0 .cmp/eq 12, v0000020ee7c64d80_0, L_0000020ee7cb04c0;
L_0000020ee7c8feb0 .cmp/eq 12, v0000020ee7c7f980_0, L_0000020ee7cb0550;
L_0000020ee7c8fd70 .cmp/eq 12, v0000020ee7c7f980_0, L_0000020ee7cb0598;
L_0000020ee7c90e50 .functor MUXZ 3, L_0000020ee7cb0628, L_0000020ee7cb05e0, L_0000020ee7c962d0, C4<>;
L_0000020ee7c90d10 .functor MUXZ 3, L_0000020ee7c90e50, L_0000020ee7cb0508, L_0000020ee7c8faf0, C4<>;
L_0000020ee7c90270 .functor MUXZ 3, L_0000020ee7c90d10, L_0000020ee7cb0478, L_0000020ee7c91670, C4<>;
L_0000020ee7c90db0 .functor MUXZ 3, L_0000020ee7c90270, L_0000020ee7cb03e8, L_0000020ee7cfbd20, C4<>;
S_0000020ee7c611e0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000020ee7c60880;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000020ee7c6eec0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020ee7c6eef8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020ee7c6ef30 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020ee7c6ef68 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020ee7c6efa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020ee7c6efd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020ee7c6f010 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020ee7c6f048 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020ee7c6f080 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020ee7c6f0b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020ee7c6f0f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020ee7c6f128 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020ee7c6f160 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020ee7c6f198 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020ee7c6f1d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020ee7c6f208 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020ee7c6f240 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020ee7c6f278 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020ee7c6f2b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020ee7c6f2e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020ee7c6f320 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020ee7c6f358 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020ee7c6f390 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020ee7c6f3c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020ee7c6f400 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000020ee7c95a10 .functor OR 1, L_0000020ee7c91fd0, L_0000020ee7c90c70, C4<0>, C4<0>;
L_0000020ee7c95bd0 .functor OR 1, L_0000020ee7c908b0, L_0000020ee7c8fcd0, C4<0>, C4<0>;
L_0000020ee7c95540 .functor AND 1, L_0000020ee7c95a10, L_0000020ee7c95bd0, C4<1>, C4<1>;
L_0000020ee7c95a80 .functor NOT 1, L_0000020ee7c95540, C4<0>, C4<0>, C4<0>;
L_0000020ee7c963b0 .functor OR 1, v0000020ee7c8f4b0_0, L_0000020ee7c95a80, C4<0>, C4<0>;
L_0000020ee7c95af0 .functor NOT 1, L_0000020ee7c963b0, C4<0>, C4<0>, C4<0>;
v0000020ee7c69c50_0 .net "EX_opcode", 11 0, v0000020ee7c63c00_0;  alias, 1 drivers
v0000020ee7c69250_0 .net "ID_opcode", 11 0, v0000020ee7c7f980_0;  alias, 1 drivers
v0000020ee7c692f0_0 .net "Wrong_prediction", 0 0, L_0000020ee7cfbd20;  alias, 1 drivers
L_0000020ee7cb02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c6a290_0 .net/2u *"_ivl_0", 11 0, L_0000020ee7cb02c8;  1 drivers
L_0000020ee7cb0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000020ee7c6afb0_0 .net/2u *"_ivl_10", 1 0, L_0000020ee7cb0358;  1 drivers
v0000020ee7c6a010_0 .net *"_ivl_12", 0 0, L_0000020ee7c908b0;  1 drivers
L_0000020ee7cb03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000020ee7c69390_0 .net/2u *"_ivl_14", 1 0, L_0000020ee7cb03a0;  1 drivers
v0000020ee7c6b050_0 .net *"_ivl_16", 0 0, L_0000020ee7c8fcd0;  1 drivers
v0000020ee7c6a330_0 .net *"_ivl_19", 0 0, L_0000020ee7c95bd0;  1 drivers
v0000020ee7c6b0f0_0 .net *"_ivl_2", 0 0, L_0000020ee7c91fd0;  1 drivers
v0000020ee7c696b0_0 .net *"_ivl_21", 0 0, L_0000020ee7c95540;  1 drivers
v0000020ee7c69bb0_0 .net *"_ivl_22", 0 0, L_0000020ee7c95a80;  1 drivers
v0000020ee7c699d0_0 .net *"_ivl_25", 0 0, L_0000020ee7c963b0;  1 drivers
L_0000020ee7cb0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c6b190_0 .net/2u *"_ivl_4", 11 0, L_0000020ee7cb0310;  1 drivers
v0000020ee7c6a3d0_0 .net *"_ivl_6", 0 0, L_0000020ee7c90c70;  1 drivers
v0000020ee7c6b230_0 .net *"_ivl_9", 0 0, L_0000020ee7c95a10;  1 drivers
v0000020ee7c69930_0 .net "clk", 0 0, L_0000020ee7bd13e0;  alias, 1 drivers
v0000020ee7c69f70_0 .net "predicted", 0 0, L_0000020ee7c95af0;  alias, 1 drivers
v0000020ee7c6ad30_0 .var "predicted_to_EX", 0 0;
v0000020ee7c69e30_0 .net "rst", 0 0, v0000020ee7c8f4b0_0;  alias, 1 drivers
v0000020ee7c6a8d0_0 .var "state", 1 0;
E_0000020ee7bdae30 .event posedge, v0000020ee7c69930_0, v0000020ee7c52980_0;
L_0000020ee7c91fd0 .cmp/eq 12, v0000020ee7c7f980_0, L_0000020ee7cb02c8;
L_0000020ee7c90c70 .cmp/eq 12, v0000020ee7c7f980_0, L_0000020ee7cb0310;
L_0000020ee7c908b0 .cmp/eq 2, v0000020ee7c6a8d0_0, L_0000020ee7cb0358;
L_0000020ee7c8fcd0 .cmp/eq 2, v0000020ee7c6a8d0_0, L_0000020ee7cb03a0;
S_0000020ee7c60560 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000020ee7c5fd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000020ee7c71450 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020ee7c71488 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020ee7c714c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020ee7c714f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020ee7c71530 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020ee7c71568 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020ee7c715a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020ee7c715d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020ee7c71610 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020ee7c71648 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020ee7c71680 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020ee7c716b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020ee7c716f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020ee7c71728 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020ee7c71760 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020ee7c71798 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020ee7c717d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020ee7c71808 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020ee7c71840 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020ee7c71878 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020ee7c718b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020ee7c718e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020ee7c71920 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020ee7c71958 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020ee7c71990 .param/l "xori" 0 9 12, C4<001110000000>;
v0000020ee7c6a6f0_0 .net "EX1_memread", 0 0, v0000020ee7c650a0_0;  alias, 1 drivers
v0000020ee7c68cb0_0 .net "EX1_rd_ind", 4 0, v0000020ee7c65140_0;  alias, 1 drivers
v0000020ee7c6a790_0 .net "EX1_rd_indzero", 0 0, v0000020ee7c65460_0;  alias, 1 drivers
v0000020ee7c68d50_0 .net "EX2_memread", 0 0, v0000020ee7c63200_0;  alias, 1 drivers
v0000020ee7c6a970_0 .net "EX2_rd_ind", 4 0, v0000020ee7c63ca0_0;  alias, 1 drivers
v0000020ee7c6ab50_0 .net "EX2_rd_indzero", 0 0, v0000020ee7c63e80_0;  alias, 1 drivers
v0000020ee7c6abf0_0 .var "ID_EX1_flush", 0 0;
v0000020ee7c69110_0 .var "ID_EX2_flush", 0 0;
v0000020ee7c68e90_0 .net "ID_opcode", 11 0, v0000020ee7c7f980_0;  alias, 1 drivers
v0000020ee7c6ac90_0 .net "ID_rs1_ind", 4 0, v0000020ee7c7e6c0_0;  alias, 1 drivers
v0000020ee7c68f30_0 .net "ID_rs2_ind", 4 0, v0000020ee7c7d540_0;  alias, 1 drivers
v0000020ee7c6bcd0_0 .var "IF_ID_Write", 0 0;
v0000020ee7c6bd70_0 .var "IF_ID_flush", 0 0;
v0000020ee7c6be10_0 .var "PC_Write", 0 0;
v0000020ee7c6b4b0_0 .net "Wrong_prediction", 0 0, L_0000020ee7cfbd20;  alias, 1 drivers
E_0000020ee7bdb330/0 .event anyedge, v0000020ee7c599b0_0, v0000020ee7c650a0_0, v0000020ee7c65460_0, v0000020ee7c61ea0_0;
E_0000020ee7bdb330/1 .event anyedge, v0000020ee7c65140_0, v0000020ee7c61f40_0, v0000020ee7b77cd0_0, v0000020ee7c63e80_0;
E_0000020ee7bdb330/2 .event anyedge, v0000020ee7c53420_0, v0000020ee7c62b20_0;
E_0000020ee7bdb330 .event/or E_0000020ee7bdb330/0, E_0000020ee7bdb330/1, E_0000020ee7bdb330/2;
S_0000020ee7c60ba0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000020ee7c5fd90;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000020ee7c799e0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020ee7c79a18 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020ee7c79a50 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020ee7c79a88 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020ee7c79ac0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020ee7c79af8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020ee7c79b30 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020ee7c79b68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020ee7c79ba0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020ee7c79bd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020ee7c79c10 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020ee7c79c48 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020ee7c79c80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020ee7c79cb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020ee7c79cf0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020ee7c79d28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020ee7c79d60 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020ee7c79d98 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020ee7c79dd0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020ee7c79e08 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020ee7c79e40 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020ee7c79e78 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020ee7c79eb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020ee7c79ee8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020ee7c79f20 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000020ee7c95ee0 .functor OR 1, L_0000020ee7c91490, L_0000020ee7c91530, C4<0>, C4<0>;
L_0000020ee7c96340 .functor OR 1, L_0000020ee7c95ee0, L_0000020ee7c91710, C4<0>, C4<0>;
L_0000020ee7c95b60 .functor OR 1, L_0000020ee7c96340, L_0000020ee7c917b0, C4<0>, C4<0>;
L_0000020ee7c95d20 .functor OR 1, L_0000020ee7c95b60, L_0000020ee7c91990, C4<0>, C4<0>;
L_0000020ee7c966c0 .functor OR 1, L_0000020ee7c95d20, L_0000020ee7c8f870, C4<0>, C4<0>;
L_0000020ee7c96420 .functor OR 1, L_0000020ee7c966c0, L_0000020ee7c8f910, C4<0>, C4<0>;
L_0000020ee7c95690 .functor OR 1, L_0000020ee7c96420, L_0000020ee7c91a30, C4<0>, C4<0>;
L_0000020ee7c96490 .functor OR 1, L_0000020ee7c95690, L_0000020ee7c8f9b0, C4<0>, C4<0>;
L_0000020ee7c95e70 .functor OR 1, L_0000020ee7c94370, L_0000020ee7c930b0, C4<0>, C4<0>;
L_0000020ee7c96500 .functor OR 1, L_0000020ee7c95e70, L_0000020ee7c93b50, C4<0>, C4<0>;
L_0000020ee7c965e0 .functor OR 1, L_0000020ee7c96500, L_0000020ee7c92610, C4<0>, C4<0>;
L_0000020ee7c96a40 .functor OR 1, L_0000020ee7c965e0, L_0000020ee7c92430, C4<0>, C4<0>;
v0000020ee7c6cdb0_0 .net "ID_opcode", 11 0, v0000020ee7c7f980_0;  alias, 1 drivers
L_0000020ee7cb0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c6cb30_0 .net/2u *"_ivl_0", 11 0, L_0000020ee7cb0670;  1 drivers
L_0000020ee7cb0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c6c130_0 .net/2u *"_ivl_10", 11 0, L_0000020ee7cb0700;  1 drivers
L_0000020ee7cb0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c6d170_0 .net/2u *"_ivl_102", 11 0, L_0000020ee7cb0bc8;  1 drivers
L_0000020ee7cb0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c6c590_0 .net/2u *"_ivl_106", 11 0, L_0000020ee7cb0c10;  1 drivers
v0000020ee7c6b870_0 .net *"_ivl_12", 0 0, L_0000020ee7c91710;  1 drivers
v0000020ee7c6c450_0 .net *"_ivl_15", 0 0, L_0000020ee7c96340;  1 drivers
L_0000020ee7cb0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c6cc70_0 .net/2u *"_ivl_16", 11 0, L_0000020ee7cb0748;  1 drivers
v0000020ee7c6cd10_0 .net *"_ivl_18", 0 0, L_0000020ee7c917b0;  1 drivers
v0000020ee7c6b910_0 .net *"_ivl_2", 0 0, L_0000020ee7c91490;  1 drivers
v0000020ee7c6d0d0_0 .net *"_ivl_21", 0 0, L_0000020ee7c95b60;  1 drivers
L_0000020ee7cb0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c6c630_0 .net/2u *"_ivl_22", 11 0, L_0000020ee7cb0790;  1 drivers
v0000020ee7c6d5d0_0 .net *"_ivl_24", 0 0, L_0000020ee7c91990;  1 drivers
v0000020ee7c6b7d0_0 .net *"_ivl_27", 0 0, L_0000020ee7c95d20;  1 drivers
L_0000020ee7cb07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c6d530_0 .net/2u *"_ivl_28", 11 0, L_0000020ee7cb07d8;  1 drivers
v0000020ee7c6bb90_0 .net *"_ivl_30", 0 0, L_0000020ee7c8f870;  1 drivers
v0000020ee7c6bf50_0 .net *"_ivl_33", 0 0, L_0000020ee7c966c0;  1 drivers
L_0000020ee7cb0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c6b9b0_0 .net/2u *"_ivl_34", 11 0, L_0000020ee7cb0820;  1 drivers
v0000020ee7c6c6d0_0 .net *"_ivl_36", 0 0, L_0000020ee7c8f910;  1 drivers
v0000020ee7c6c810_0 .net *"_ivl_39", 0 0, L_0000020ee7c96420;  1 drivers
L_0000020ee7cb06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c6d3f0_0 .net/2u *"_ivl_4", 11 0, L_0000020ee7cb06b8;  1 drivers
L_0000020ee7cb0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000020ee7c6ba50_0 .net/2u *"_ivl_40", 11 0, L_0000020ee7cb0868;  1 drivers
v0000020ee7c6c270_0 .net *"_ivl_42", 0 0, L_0000020ee7c91a30;  1 drivers
v0000020ee7c6b690_0 .net *"_ivl_45", 0 0, L_0000020ee7c95690;  1 drivers
L_0000020ee7cb08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c6c950_0 .net/2u *"_ivl_46", 11 0, L_0000020ee7cb08b0;  1 drivers
v0000020ee7c6baf0_0 .net *"_ivl_48", 0 0, L_0000020ee7c8f9b0;  1 drivers
L_0000020ee7cb08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c6bc30_0 .net/2u *"_ivl_52", 11 0, L_0000020ee7cb08f8;  1 drivers
L_0000020ee7cb0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c6beb0_0 .net/2u *"_ivl_56", 11 0, L_0000020ee7cb0940;  1 drivers
v0000020ee7c6b730_0 .net *"_ivl_6", 0 0, L_0000020ee7c91530;  1 drivers
L_0000020ee7cb0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c6d990_0 .net/2u *"_ivl_60", 11 0, L_0000020ee7cb0988;  1 drivers
L_0000020ee7cb09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c6d210_0 .net/2u *"_ivl_64", 11 0, L_0000020ee7cb09d0;  1 drivers
L_0000020ee7cb0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c6c1d0_0 .net/2u *"_ivl_68", 11 0, L_0000020ee7cb0a18;  1 drivers
L_0000020ee7cb0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c6dad0_0 .net/2u *"_ivl_72", 11 0, L_0000020ee7cb0a60;  1 drivers
v0000020ee7c6d2b0_0 .net *"_ivl_74", 0 0, L_0000020ee7c94370;  1 drivers
L_0000020ee7cb0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c6c770_0 .net/2u *"_ivl_76", 11 0, L_0000020ee7cb0aa8;  1 drivers
v0000020ee7c6d030_0 .net *"_ivl_78", 0 0, L_0000020ee7c930b0;  1 drivers
v0000020ee7c6bff0_0 .net *"_ivl_81", 0 0, L_0000020ee7c95e70;  1 drivers
L_0000020ee7cb0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c6c4f0_0 .net/2u *"_ivl_82", 11 0, L_0000020ee7cb0af0;  1 drivers
v0000020ee7c6c8b0_0 .net *"_ivl_84", 0 0, L_0000020ee7c93b50;  1 drivers
v0000020ee7c6c9f0_0 .net *"_ivl_87", 0 0, L_0000020ee7c96500;  1 drivers
L_0000020ee7cb0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c6ca90_0 .net/2u *"_ivl_88", 11 0, L_0000020ee7cb0b38;  1 drivers
v0000020ee7c6da30_0 .net *"_ivl_9", 0 0, L_0000020ee7c95ee0;  1 drivers
v0000020ee7c6d490_0 .net *"_ivl_90", 0 0, L_0000020ee7c92610;  1 drivers
v0000020ee7c6c090_0 .net *"_ivl_93", 0 0, L_0000020ee7c965e0;  1 drivers
L_0000020ee7cb0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c6d670_0 .net/2u *"_ivl_94", 11 0, L_0000020ee7cb0b80;  1 drivers
v0000020ee7c6ce50_0 .net *"_ivl_96", 0 0, L_0000020ee7c92430;  1 drivers
v0000020ee7c6cbd0_0 .net *"_ivl_99", 0 0, L_0000020ee7c96a40;  1 drivers
v0000020ee7c6c310_0 .net "is_beq", 0 0, L_0000020ee7c8fb90;  alias, 1 drivers
v0000020ee7c6c3b0_0 .net "is_bne", 0 0, L_0000020ee7c8fff0;  alias, 1 drivers
v0000020ee7c6cef0_0 .net "is_j", 0 0, L_0000020ee7c92d90;  alias, 1 drivers
v0000020ee7c6cf90_0 .net "is_jal", 0 0, L_0000020ee7c93e70;  alias, 1 drivers
v0000020ee7c6db70_0 .net "is_jr", 0 0, L_0000020ee7c90090;  alias, 1 drivers
v0000020ee7c6d350_0 .net "is_oper2_immed", 0 0, L_0000020ee7c96490;  alias, 1 drivers
v0000020ee7c6d710_0 .net "memread", 0 0, L_0000020ee7c93470;  alias, 1 drivers
v0000020ee7c6d7b0_0 .net "memwrite", 0 0, L_0000020ee7c94410;  alias, 1 drivers
v0000020ee7c6d850_0 .net "regwrite", 0 0, L_0000020ee7c92cf0;  alias, 1 drivers
L_0000020ee7c91490 .cmp/eq 12, v0000020ee7c7f980_0, L_0000020ee7cb0670;
L_0000020ee7c91530 .cmp/eq 12, v0000020ee7c7f980_0, L_0000020ee7cb06b8;
L_0000020ee7c91710 .cmp/eq 12, v0000020ee7c7f980_0, L_0000020ee7cb0700;
L_0000020ee7c917b0 .cmp/eq 12, v0000020ee7c7f980_0, L_0000020ee7cb0748;
L_0000020ee7c91990 .cmp/eq 12, v0000020ee7c7f980_0, L_0000020ee7cb0790;
L_0000020ee7c8f870 .cmp/eq 12, v0000020ee7c7f980_0, L_0000020ee7cb07d8;
L_0000020ee7c8f910 .cmp/eq 12, v0000020ee7c7f980_0, L_0000020ee7cb0820;
L_0000020ee7c91a30 .cmp/eq 12, v0000020ee7c7f980_0, L_0000020ee7cb0868;
L_0000020ee7c8f9b0 .cmp/eq 12, v0000020ee7c7f980_0, L_0000020ee7cb08b0;
L_0000020ee7c8fb90 .cmp/eq 12, v0000020ee7c7f980_0, L_0000020ee7cb08f8;
L_0000020ee7c8fff0 .cmp/eq 12, v0000020ee7c7f980_0, L_0000020ee7cb0940;
L_0000020ee7c90090 .cmp/eq 12, v0000020ee7c7f980_0, L_0000020ee7cb0988;
L_0000020ee7c93e70 .cmp/eq 12, v0000020ee7c7f980_0, L_0000020ee7cb09d0;
L_0000020ee7c92d90 .cmp/eq 12, v0000020ee7c7f980_0, L_0000020ee7cb0a18;
L_0000020ee7c94370 .cmp/eq 12, v0000020ee7c7f980_0, L_0000020ee7cb0a60;
L_0000020ee7c930b0 .cmp/eq 12, v0000020ee7c7f980_0, L_0000020ee7cb0aa8;
L_0000020ee7c93b50 .cmp/eq 12, v0000020ee7c7f980_0, L_0000020ee7cb0af0;
L_0000020ee7c92610 .cmp/eq 12, v0000020ee7c7f980_0, L_0000020ee7cb0b38;
L_0000020ee7c92430 .cmp/eq 12, v0000020ee7c7f980_0, L_0000020ee7cb0b80;
L_0000020ee7c92cf0 .reduce/nor L_0000020ee7c96a40;
L_0000020ee7c93470 .cmp/eq 12, v0000020ee7c7f980_0, L_0000020ee7cb0bc8;
L_0000020ee7c94410 .cmp/eq 12, v0000020ee7c7f980_0, L_0000020ee7cb0c10;
S_0000020ee7c5ff20 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000020ee7c5fd90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000020ee7c79f60 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020ee7c79f98 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020ee7c79fd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020ee7c7a008 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020ee7c7a040 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020ee7c7a078 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020ee7c7a0b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020ee7c7a0e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020ee7c7a120 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020ee7c7a158 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020ee7c7a190 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020ee7c7a1c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020ee7c7a200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020ee7c7a238 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020ee7c7a270 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020ee7c7a2a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020ee7c7a2e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020ee7c7a318 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020ee7c7a350 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020ee7c7a388 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020ee7c7a3c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020ee7c7a3f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020ee7c7a430 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020ee7c7a468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020ee7c7a4a0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000020ee7c6d8f0_0 .var "Immed", 31 0;
v0000020ee7c6b410_0 .net "Inst", 31 0, v0000020ee7c66cd0_0;  alias, 1 drivers
v0000020ee7c6b550_0 .net "opcode", 11 0, v0000020ee7c7f980_0;  alias, 1 drivers
E_0000020ee7bdb5f0 .event anyedge, v0000020ee7c62b20_0, v0000020ee7c6b410_0;
S_0000020ee7c603d0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000020ee7c5fd90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000020ee7c6e110_0 .var "Read_data1", 31 0;
v0000020ee7c6dcb0_0 .var "Read_data2", 31 0;
v0000020ee7c6dfd0_0 .net "Read_reg1", 4 0, v0000020ee7c7e6c0_0;  alias, 1 drivers
v0000020ee7c6de90_0 .net "Read_reg2", 4 0, v0000020ee7c7d540_0;  alias, 1 drivers
v0000020ee7c6e1b0_0 .net "Write_data", 31 0, L_0000020ee7d168c0;  alias, 1 drivers
v0000020ee7c6e250_0 .net "Write_en", 0 0, v0000020ee7c7fe80_0;  alias, 1 drivers
v0000020ee7c6dd50_0 .net "Write_reg", 4 0, v0000020ee7c80ce0_0;  alias, 1 drivers
v0000020ee7c6df30_0 .net "clk", 0 0, L_0000020ee7bd13e0;  alias, 1 drivers
v0000020ee7c6e2f0_0 .var/i "i", 31 0;
v0000020ee7c6dc10 .array "reg_file", 0 31, 31 0;
v0000020ee7c6ddf0_0 .net "rst", 0 0, v0000020ee7c8f4b0_0;  alias, 1 drivers
E_0000020ee7bdb430 .event posedge, v0000020ee7c69930_0;
S_0000020ee7c60d30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000020ee7c603d0;
 .timescale 0 0;
v0000020ee7c6e070_0 .var/i "i", 31 0;
S_0000020ee7c600b0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000020ee7c0cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000020ee7c7a4e0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020ee7c7a518 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020ee7c7a550 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020ee7c7a588 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020ee7c7a5c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020ee7c7a5f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020ee7c7a630 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020ee7c7a668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020ee7c7a6a0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020ee7c7a6d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020ee7c7a710 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020ee7c7a748 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020ee7c7a780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020ee7c7a7b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020ee7c7a7f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020ee7c7a828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020ee7c7a860 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020ee7c7a898 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020ee7c7a8d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020ee7c7a908 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020ee7c7a940 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020ee7c7a978 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020ee7c7a9b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020ee7c7a9e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020ee7c7aa20 .param/l "xori" 0 9 12, C4<001110000000>;
v0000020ee7c66cd0_0 .var "ID_INST", 31 0;
v0000020ee7c68530_0 .var "ID_PC", 31 0;
v0000020ee7c7f980_0 .var "ID_opcode", 11 0;
v0000020ee7c7f700_0 .var "ID_rd_ind", 4 0;
v0000020ee7c7e6c0_0 .var "ID_rs1_ind", 4 0;
v0000020ee7c7d540_0 .var "ID_rs2_ind", 4 0;
v0000020ee7c7f160_0 .net "IF_FLUSH", 0 0, v0000020ee7c6bd70_0;  alias, 1 drivers
v0000020ee7c7e300_0 .net "IF_INST", 31 0, L_0000020ee7c96960;  alias, 1 drivers
v0000020ee7c7e800_0 .net "IF_PC", 31 0, v0000020ee7c7f480_0;  alias, 1 drivers
v0000020ee7c7e8a0_0 .net "clk", 0 0, L_0000020ee7c96880;  1 drivers
v0000020ee7c7de00_0 .net "if_id_Write", 0 0, v0000020ee7c6bcd0_0;  alias, 1 drivers
v0000020ee7c7d720_0 .net "rst", 0 0, v0000020ee7c8f4b0_0;  alias, 1 drivers
E_0000020ee7bdb4b0 .event posedge, v0000020ee7c52980_0, v0000020ee7c7e8a0_0;
S_0000020ee7c606f0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000020ee7c0cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000020ee7c80a60_0 .net "EX1_PFC", 31 0, L_0000020ee7c94690;  alias, 1 drivers
v0000020ee7c81820_0 .net "EX2_PFC", 31 0, v0000020ee7c62da0_0;  alias, 1 drivers
v0000020ee7c818c0_0 .net "ID_PFC", 31 0, L_0000020ee7c91f30;  alias, 1 drivers
v0000020ee7c80ec0_0 .net "PC_src", 2 0, L_0000020ee7c90db0;  alias, 1 drivers
v0000020ee7c82180_0 .net "PC_write", 0 0, v0000020ee7c6be10_0;  alias, 1 drivers
L_0000020ee7cb0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020ee7c80880_0 .net/2u *"_ivl_0", 31 0, L_0000020ee7cb0088;  1 drivers
v0000020ee7c81fa0_0 .net "clk", 0 0, L_0000020ee7bd13e0;  alias, 1 drivers
v0000020ee7c80740_0 .net "inst", 31 0, L_0000020ee7c96960;  alias, 1 drivers
v0000020ee7c81be0_0 .net "inst_mem_in", 31 0, v0000020ee7c7f480_0;  alias, 1 drivers
v0000020ee7c81780_0 .net "pc_reg_in", 31 0, L_0000020ee7c961f0;  1 drivers
v0000020ee7c809c0_0 .net "rst", 0 0, v0000020ee7c8f4b0_0;  alias, 1 drivers
L_0000020ee7c90f90 .arith/sum 32, v0000020ee7c7f480_0, L_0000020ee7cb0088;
S_0000020ee7c60ec0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000020ee7c606f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000020ee7c96960 .functor BUFZ 32, L_0000020ee7c91ad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020ee7c7dc20_0 .net "Data_Out", 31 0, L_0000020ee7c96960;  alias, 1 drivers
v0000020ee7c7da40 .array "InstMem", 0 1023, 31 0;
v0000020ee7c7e620_0 .net *"_ivl_0", 31 0, L_0000020ee7c91ad0;  1 drivers
v0000020ee7c7d9a0_0 .net *"_ivl_3", 9 0, L_0000020ee7c90ef0;  1 drivers
v0000020ee7c7f340_0 .net *"_ivl_4", 11 0, L_0000020ee7c91030;  1 drivers
L_0000020ee7cb01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020ee7c7f3e0_0 .net *"_ivl_7", 1 0, L_0000020ee7cb01a8;  1 drivers
v0000020ee7c7ed00_0 .net "addr", 31 0, v0000020ee7c7f480_0;  alias, 1 drivers
v0000020ee7c7d680_0 .net "clk", 0 0, L_0000020ee7bd13e0;  alias, 1 drivers
v0000020ee7c7d360_0 .var/i "i", 31 0;
L_0000020ee7c91ad0 .array/port v0000020ee7c7da40, L_0000020ee7c91030;
L_0000020ee7c90ef0 .part v0000020ee7c7f480_0, 0, 10;
L_0000020ee7c91030 .concat [ 10 2 0 0], L_0000020ee7c90ef0, L_0000020ee7cb01a8;
S_0000020ee7c61050 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000020ee7c606f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000020ee7bdb530 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000020ee7c7df40_0 .net "DataIn", 31 0, L_0000020ee7c961f0;  alias, 1 drivers
v0000020ee7c7f480_0 .var "DataOut", 31 0;
v0000020ee7c7d860_0 .net "PC_Write", 0 0, v0000020ee7c6be10_0;  alias, 1 drivers
v0000020ee7c7fa20_0 .net "clk", 0 0, L_0000020ee7bd13e0;  alias, 1 drivers
v0000020ee7c7eb20_0 .net "rst", 0 0, v0000020ee7c8f4b0_0;  alias, 1 drivers
S_0000020ee7c61370 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000020ee7c606f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000020ee7bdb570 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000020ee7bd24f0 .functor NOT 1, L_0000020ee7c918f0, C4<0>, C4<0>, C4<0>;
L_0000020ee7bd25d0 .functor NOT 1, L_0000020ee7c91850, C4<0>, C4<0>, C4<0>;
L_0000020ee7bd2640 .functor AND 1, L_0000020ee7bd24f0, L_0000020ee7bd25d0, C4<1>, C4<1>;
L_0000020ee7b6cf60 .functor NOT 1, L_0000020ee7c904f0, C4<0>, C4<0>, C4<0>;
L_0000020ee7b6c780 .functor AND 1, L_0000020ee7bd2640, L_0000020ee7b6cf60, C4<1>, C4<1>;
L_0000020ee7b6c860 .functor AND 32, L_0000020ee7c915d0, L_0000020ee7c90f90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020ee7b6c940 .functor NOT 1, L_0000020ee7c90770, C4<0>, C4<0>, C4<0>;
L_0000020ee7c95d90 .functor NOT 1, L_0000020ee7c90450, C4<0>, C4<0>, C4<0>;
L_0000020ee7c96b20 .functor AND 1, L_0000020ee7b6c940, L_0000020ee7c95d90, C4<1>, C4<1>;
L_0000020ee7c959a0 .functor AND 1, L_0000020ee7c96b20, L_0000020ee7c909f0, C4<1>, C4<1>;
L_0000020ee7c95f50 .functor AND 32, L_0000020ee7c8fc30, L_0000020ee7c91f30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020ee7c95850 .functor OR 32, L_0000020ee7b6c860, L_0000020ee7c95f50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020ee7c953f0 .functor NOT 1, L_0000020ee7c90590, C4<0>, C4<0>, C4<0>;
L_0000020ee7c95620 .functor AND 1, L_0000020ee7c953f0, L_0000020ee7c91c10, C4<1>, C4<1>;
L_0000020ee7c95700 .functor NOT 1, L_0000020ee7c91350, C4<0>, C4<0>, C4<0>;
L_0000020ee7c95c40 .functor AND 1, L_0000020ee7c95620, L_0000020ee7c95700, C4<1>, C4<1>;
L_0000020ee7c96730 .functor AND 32, L_0000020ee7c8ff50, v0000020ee7c7f480_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020ee7c95cb0 .functor OR 32, L_0000020ee7c95850, L_0000020ee7c96730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020ee7c967a0 .functor NOT 1, L_0000020ee7c90630, C4<0>, C4<0>, C4<0>;
L_0000020ee7c95930 .functor AND 1, L_0000020ee7c967a0, L_0000020ee7c913f0, C4<1>, C4<1>;
L_0000020ee7c951c0 .functor AND 1, L_0000020ee7c95930, L_0000020ee7c90950, C4<1>, C4<1>;
L_0000020ee7c954d0 .functor AND 32, L_0000020ee7c90130, L_0000020ee7c94690, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020ee7c95fc0 .functor OR 32, L_0000020ee7c95cb0, L_0000020ee7c954d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020ee7c96570 .functor NOT 1, L_0000020ee7c91170, C4<0>, C4<0>, C4<0>;
L_0000020ee7c95e00 .functor AND 1, L_0000020ee7c90bd0, L_0000020ee7c96570, C4<1>, C4<1>;
L_0000020ee7c96030 .functor NOT 1, L_0000020ee7c91b70, C4<0>, C4<0>, C4<0>;
L_0000020ee7c96110 .functor AND 1, L_0000020ee7c95e00, L_0000020ee7c96030, C4<1>, C4<1>;
L_0000020ee7c960a0 .functor AND 32, L_0000020ee7c8fe10, v0000020ee7c62da0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020ee7c961f0 .functor OR 32, L_0000020ee7c95fc0, L_0000020ee7c960a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020ee7c7f520_0 .net *"_ivl_1", 0 0, L_0000020ee7c918f0;  1 drivers
v0000020ee7c7e760_0 .net *"_ivl_11", 0 0, L_0000020ee7c904f0;  1 drivers
v0000020ee7c7f5c0_0 .net *"_ivl_12", 0 0, L_0000020ee7b6cf60;  1 drivers
v0000020ee7c7e940_0 .net *"_ivl_14", 0 0, L_0000020ee7b6c780;  1 drivers
v0000020ee7c7d7c0_0 .net *"_ivl_16", 31 0, L_0000020ee7c915d0;  1 drivers
v0000020ee7c7ebc0_0 .net *"_ivl_18", 31 0, L_0000020ee7b6c860;  1 drivers
v0000020ee7c7e080_0 .net *"_ivl_2", 0 0, L_0000020ee7bd24f0;  1 drivers
v0000020ee7c7dea0_0 .net *"_ivl_21", 0 0, L_0000020ee7c90770;  1 drivers
v0000020ee7c7e9e0_0 .net *"_ivl_22", 0 0, L_0000020ee7b6c940;  1 drivers
v0000020ee7c7f7a0_0 .net *"_ivl_25", 0 0, L_0000020ee7c90450;  1 drivers
v0000020ee7c7f020_0 .net *"_ivl_26", 0 0, L_0000020ee7c95d90;  1 drivers
v0000020ee7c7e440_0 .net *"_ivl_28", 0 0, L_0000020ee7c96b20;  1 drivers
v0000020ee7c7d900_0 .net *"_ivl_31", 0 0, L_0000020ee7c909f0;  1 drivers
v0000020ee7c7e3a0_0 .net *"_ivl_32", 0 0, L_0000020ee7c959a0;  1 drivers
v0000020ee7c7f660_0 .net *"_ivl_34", 31 0, L_0000020ee7c8fc30;  1 drivers
v0000020ee7c7dcc0_0 .net *"_ivl_36", 31 0, L_0000020ee7c95f50;  1 drivers
v0000020ee7c7ef80_0 .net *"_ivl_38", 31 0, L_0000020ee7c95850;  1 drivers
v0000020ee7c7ea80_0 .net *"_ivl_41", 0 0, L_0000020ee7c90590;  1 drivers
v0000020ee7c7dae0_0 .net *"_ivl_42", 0 0, L_0000020ee7c953f0;  1 drivers
v0000020ee7c7f0c0_0 .net *"_ivl_45", 0 0, L_0000020ee7c91c10;  1 drivers
v0000020ee7c7f8e0_0 .net *"_ivl_46", 0 0, L_0000020ee7c95620;  1 drivers
v0000020ee7c7d2c0_0 .net *"_ivl_49", 0 0, L_0000020ee7c91350;  1 drivers
v0000020ee7c7f840_0 .net *"_ivl_5", 0 0, L_0000020ee7c91850;  1 drivers
v0000020ee7c7eda0_0 .net *"_ivl_50", 0 0, L_0000020ee7c95700;  1 drivers
v0000020ee7c7d400_0 .net *"_ivl_52", 0 0, L_0000020ee7c95c40;  1 drivers
v0000020ee7c7db80_0 .net *"_ivl_54", 31 0, L_0000020ee7c8ff50;  1 drivers
v0000020ee7c7e4e0_0 .net *"_ivl_56", 31 0, L_0000020ee7c96730;  1 drivers
v0000020ee7c7ee40_0 .net *"_ivl_58", 31 0, L_0000020ee7c95cb0;  1 drivers
v0000020ee7c7dd60_0 .net *"_ivl_6", 0 0, L_0000020ee7bd25d0;  1 drivers
v0000020ee7c7dfe0_0 .net *"_ivl_61", 0 0, L_0000020ee7c90630;  1 drivers
v0000020ee7c7d4a0_0 .net *"_ivl_62", 0 0, L_0000020ee7c967a0;  1 drivers
v0000020ee7c7eee0_0 .net *"_ivl_65", 0 0, L_0000020ee7c913f0;  1 drivers
v0000020ee7c7d5e0_0 .net *"_ivl_66", 0 0, L_0000020ee7c95930;  1 drivers
v0000020ee7c7f200_0 .net *"_ivl_69", 0 0, L_0000020ee7c90950;  1 drivers
v0000020ee7c7e1c0_0 .net *"_ivl_70", 0 0, L_0000020ee7c951c0;  1 drivers
v0000020ee7c7f2a0_0 .net *"_ivl_72", 31 0, L_0000020ee7c90130;  1 drivers
v0000020ee7c7e580_0 .net *"_ivl_74", 31 0, L_0000020ee7c954d0;  1 drivers
v0000020ee7c7e120_0 .net *"_ivl_76", 31 0, L_0000020ee7c95fc0;  1 drivers
v0000020ee7c7e260_0 .net *"_ivl_79", 0 0, L_0000020ee7c90bd0;  1 drivers
v0000020ee7c80240_0 .net *"_ivl_8", 0 0, L_0000020ee7bd2640;  1 drivers
v0000020ee7c80e20_0 .net *"_ivl_81", 0 0, L_0000020ee7c91170;  1 drivers
v0000020ee7c811e0_0 .net *"_ivl_82", 0 0, L_0000020ee7c96570;  1 drivers
v0000020ee7c7fca0_0 .net *"_ivl_84", 0 0, L_0000020ee7c95e00;  1 drivers
v0000020ee7c7ffc0_0 .net *"_ivl_87", 0 0, L_0000020ee7c91b70;  1 drivers
v0000020ee7c80b00_0 .net *"_ivl_88", 0 0, L_0000020ee7c96030;  1 drivers
v0000020ee7c80600_0 .net *"_ivl_90", 0 0, L_0000020ee7c96110;  1 drivers
v0000020ee7c80920_0 .net *"_ivl_92", 31 0, L_0000020ee7c8fe10;  1 drivers
v0000020ee7c810a0_0 .net *"_ivl_94", 31 0, L_0000020ee7c960a0;  1 drivers
v0000020ee7c815a0_0 .net "ina", 31 0, L_0000020ee7c90f90;  1 drivers
v0000020ee7c81140_0 .net "inb", 31 0, L_0000020ee7c91f30;  alias, 1 drivers
v0000020ee7c81640_0 .net "inc", 31 0, v0000020ee7c7f480_0;  alias, 1 drivers
v0000020ee7c80060_0 .net "ind", 31 0, L_0000020ee7c94690;  alias, 1 drivers
v0000020ee7c81b40_0 .net "ine", 31 0, v0000020ee7c62da0_0;  alias, 1 drivers
L_0000020ee7cb00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c807e0_0 .net "inf", 31 0, L_0000020ee7cb00d0;  1 drivers
L_0000020ee7cb0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c81960_0 .net "ing", 31 0, L_0000020ee7cb0118;  1 drivers
L_0000020ee7cb0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ee7c81aa0_0 .net "inh", 31 0, L_0000020ee7cb0160;  1 drivers
v0000020ee7c81e60_0 .net "out", 31 0, L_0000020ee7c961f0;  alias, 1 drivers
v0000020ee7c81280_0 .net "sel", 2 0, L_0000020ee7c90db0;  alias, 1 drivers
L_0000020ee7c918f0 .part L_0000020ee7c90db0, 2, 1;
L_0000020ee7c91850 .part L_0000020ee7c90db0, 1, 1;
L_0000020ee7c904f0 .part L_0000020ee7c90db0, 0, 1;
LS_0000020ee7c915d0_0_0 .concat [ 1 1 1 1], L_0000020ee7b6c780, L_0000020ee7b6c780, L_0000020ee7b6c780, L_0000020ee7b6c780;
LS_0000020ee7c915d0_0_4 .concat [ 1 1 1 1], L_0000020ee7b6c780, L_0000020ee7b6c780, L_0000020ee7b6c780, L_0000020ee7b6c780;
LS_0000020ee7c915d0_0_8 .concat [ 1 1 1 1], L_0000020ee7b6c780, L_0000020ee7b6c780, L_0000020ee7b6c780, L_0000020ee7b6c780;
LS_0000020ee7c915d0_0_12 .concat [ 1 1 1 1], L_0000020ee7b6c780, L_0000020ee7b6c780, L_0000020ee7b6c780, L_0000020ee7b6c780;
LS_0000020ee7c915d0_0_16 .concat [ 1 1 1 1], L_0000020ee7b6c780, L_0000020ee7b6c780, L_0000020ee7b6c780, L_0000020ee7b6c780;
LS_0000020ee7c915d0_0_20 .concat [ 1 1 1 1], L_0000020ee7b6c780, L_0000020ee7b6c780, L_0000020ee7b6c780, L_0000020ee7b6c780;
LS_0000020ee7c915d0_0_24 .concat [ 1 1 1 1], L_0000020ee7b6c780, L_0000020ee7b6c780, L_0000020ee7b6c780, L_0000020ee7b6c780;
LS_0000020ee7c915d0_0_28 .concat [ 1 1 1 1], L_0000020ee7b6c780, L_0000020ee7b6c780, L_0000020ee7b6c780, L_0000020ee7b6c780;
LS_0000020ee7c915d0_1_0 .concat [ 4 4 4 4], LS_0000020ee7c915d0_0_0, LS_0000020ee7c915d0_0_4, LS_0000020ee7c915d0_0_8, LS_0000020ee7c915d0_0_12;
LS_0000020ee7c915d0_1_4 .concat [ 4 4 4 4], LS_0000020ee7c915d0_0_16, LS_0000020ee7c915d0_0_20, LS_0000020ee7c915d0_0_24, LS_0000020ee7c915d0_0_28;
L_0000020ee7c915d0 .concat [ 16 16 0 0], LS_0000020ee7c915d0_1_0, LS_0000020ee7c915d0_1_4;
L_0000020ee7c90770 .part L_0000020ee7c90db0, 2, 1;
L_0000020ee7c90450 .part L_0000020ee7c90db0, 1, 1;
L_0000020ee7c909f0 .part L_0000020ee7c90db0, 0, 1;
LS_0000020ee7c8fc30_0_0 .concat [ 1 1 1 1], L_0000020ee7c959a0, L_0000020ee7c959a0, L_0000020ee7c959a0, L_0000020ee7c959a0;
LS_0000020ee7c8fc30_0_4 .concat [ 1 1 1 1], L_0000020ee7c959a0, L_0000020ee7c959a0, L_0000020ee7c959a0, L_0000020ee7c959a0;
LS_0000020ee7c8fc30_0_8 .concat [ 1 1 1 1], L_0000020ee7c959a0, L_0000020ee7c959a0, L_0000020ee7c959a0, L_0000020ee7c959a0;
LS_0000020ee7c8fc30_0_12 .concat [ 1 1 1 1], L_0000020ee7c959a0, L_0000020ee7c959a0, L_0000020ee7c959a0, L_0000020ee7c959a0;
LS_0000020ee7c8fc30_0_16 .concat [ 1 1 1 1], L_0000020ee7c959a0, L_0000020ee7c959a0, L_0000020ee7c959a0, L_0000020ee7c959a0;
LS_0000020ee7c8fc30_0_20 .concat [ 1 1 1 1], L_0000020ee7c959a0, L_0000020ee7c959a0, L_0000020ee7c959a0, L_0000020ee7c959a0;
LS_0000020ee7c8fc30_0_24 .concat [ 1 1 1 1], L_0000020ee7c959a0, L_0000020ee7c959a0, L_0000020ee7c959a0, L_0000020ee7c959a0;
LS_0000020ee7c8fc30_0_28 .concat [ 1 1 1 1], L_0000020ee7c959a0, L_0000020ee7c959a0, L_0000020ee7c959a0, L_0000020ee7c959a0;
LS_0000020ee7c8fc30_1_0 .concat [ 4 4 4 4], LS_0000020ee7c8fc30_0_0, LS_0000020ee7c8fc30_0_4, LS_0000020ee7c8fc30_0_8, LS_0000020ee7c8fc30_0_12;
LS_0000020ee7c8fc30_1_4 .concat [ 4 4 4 4], LS_0000020ee7c8fc30_0_16, LS_0000020ee7c8fc30_0_20, LS_0000020ee7c8fc30_0_24, LS_0000020ee7c8fc30_0_28;
L_0000020ee7c8fc30 .concat [ 16 16 0 0], LS_0000020ee7c8fc30_1_0, LS_0000020ee7c8fc30_1_4;
L_0000020ee7c90590 .part L_0000020ee7c90db0, 2, 1;
L_0000020ee7c91c10 .part L_0000020ee7c90db0, 1, 1;
L_0000020ee7c91350 .part L_0000020ee7c90db0, 0, 1;
LS_0000020ee7c8ff50_0_0 .concat [ 1 1 1 1], L_0000020ee7c95c40, L_0000020ee7c95c40, L_0000020ee7c95c40, L_0000020ee7c95c40;
LS_0000020ee7c8ff50_0_4 .concat [ 1 1 1 1], L_0000020ee7c95c40, L_0000020ee7c95c40, L_0000020ee7c95c40, L_0000020ee7c95c40;
LS_0000020ee7c8ff50_0_8 .concat [ 1 1 1 1], L_0000020ee7c95c40, L_0000020ee7c95c40, L_0000020ee7c95c40, L_0000020ee7c95c40;
LS_0000020ee7c8ff50_0_12 .concat [ 1 1 1 1], L_0000020ee7c95c40, L_0000020ee7c95c40, L_0000020ee7c95c40, L_0000020ee7c95c40;
LS_0000020ee7c8ff50_0_16 .concat [ 1 1 1 1], L_0000020ee7c95c40, L_0000020ee7c95c40, L_0000020ee7c95c40, L_0000020ee7c95c40;
LS_0000020ee7c8ff50_0_20 .concat [ 1 1 1 1], L_0000020ee7c95c40, L_0000020ee7c95c40, L_0000020ee7c95c40, L_0000020ee7c95c40;
LS_0000020ee7c8ff50_0_24 .concat [ 1 1 1 1], L_0000020ee7c95c40, L_0000020ee7c95c40, L_0000020ee7c95c40, L_0000020ee7c95c40;
LS_0000020ee7c8ff50_0_28 .concat [ 1 1 1 1], L_0000020ee7c95c40, L_0000020ee7c95c40, L_0000020ee7c95c40, L_0000020ee7c95c40;
LS_0000020ee7c8ff50_1_0 .concat [ 4 4 4 4], LS_0000020ee7c8ff50_0_0, LS_0000020ee7c8ff50_0_4, LS_0000020ee7c8ff50_0_8, LS_0000020ee7c8ff50_0_12;
LS_0000020ee7c8ff50_1_4 .concat [ 4 4 4 4], LS_0000020ee7c8ff50_0_16, LS_0000020ee7c8ff50_0_20, LS_0000020ee7c8ff50_0_24, LS_0000020ee7c8ff50_0_28;
L_0000020ee7c8ff50 .concat [ 16 16 0 0], LS_0000020ee7c8ff50_1_0, LS_0000020ee7c8ff50_1_4;
L_0000020ee7c90630 .part L_0000020ee7c90db0, 2, 1;
L_0000020ee7c913f0 .part L_0000020ee7c90db0, 1, 1;
L_0000020ee7c90950 .part L_0000020ee7c90db0, 0, 1;
LS_0000020ee7c90130_0_0 .concat [ 1 1 1 1], L_0000020ee7c951c0, L_0000020ee7c951c0, L_0000020ee7c951c0, L_0000020ee7c951c0;
LS_0000020ee7c90130_0_4 .concat [ 1 1 1 1], L_0000020ee7c951c0, L_0000020ee7c951c0, L_0000020ee7c951c0, L_0000020ee7c951c0;
LS_0000020ee7c90130_0_8 .concat [ 1 1 1 1], L_0000020ee7c951c0, L_0000020ee7c951c0, L_0000020ee7c951c0, L_0000020ee7c951c0;
LS_0000020ee7c90130_0_12 .concat [ 1 1 1 1], L_0000020ee7c951c0, L_0000020ee7c951c0, L_0000020ee7c951c0, L_0000020ee7c951c0;
LS_0000020ee7c90130_0_16 .concat [ 1 1 1 1], L_0000020ee7c951c0, L_0000020ee7c951c0, L_0000020ee7c951c0, L_0000020ee7c951c0;
LS_0000020ee7c90130_0_20 .concat [ 1 1 1 1], L_0000020ee7c951c0, L_0000020ee7c951c0, L_0000020ee7c951c0, L_0000020ee7c951c0;
LS_0000020ee7c90130_0_24 .concat [ 1 1 1 1], L_0000020ee7c951c0, L_0000020ee7c951c0, L_0000020ee7c951c0, L_0000020ee7c951c0;
LS_0000020ee7c90130_0_28 .concat [ 1 1 1 1], L_0000020ee7c951c0, L_0000020ee7c951c0, L_0000020ee7c951c0, L_0000020ee7c951c0;
LS_0000020ee7c90130_1_0 .concat [ 4 4 4 4], LS_0000020ee7c90130_0_0, LS_0000020ee7c90130_0_4, LS_0000020ee7c90130_0_8, LS_0000020ee7c90130_0_12;
LS_0000020ee7c90130_1_4 .concat [ 4 4 4 4], LS_0000020ee7c90130_0_16, LS_0000020ee7c90130_0_20, LS_0000020ee7c90130_0_24, LS_0000020ee7c90130_0_28;
L_0000020ee7c90130 .concat [ 16 16 0 0], LS_0000020ee7c90130_1_0, LS_0000020ee7c90130_1_4;
L_0000020ee7c90bd0 .part L_0000020ee7c90db0, 2, 1;
L_0000020ee7c91170 .part L_0000020ee7c90db0, 1, 1;
L_0000020ee7c91b70 .part L_0000020ee7c90db0, 0, 1;
LS_0000020ee7c8fe10_0_0 .concat [ 1 1 1 1], L_0000020ee7c96110, L_0000020ee7c96110, L_0000020ee7c96110, L_0000020ee7c96110;
LS_0000020ee7c8fe10_0_4 .concat [ 1 1 1 1], L_0000020ee7c96110, L_0000020ee7c96110, L_0000020ee7c96110, L_0000020ee7c96110;
LS_0000020ee7c8fe10_0_8 .concat [ 1 1 1 1], L_0000020ee7c96110, L_0000020ee7c96110, L_0000020ee7c96110, L_0000020ee7c96110;
LS_0000020ee7c8fe10_0_12 .concat [ 1 1 1 1], L_0000020ee7c96110, L_0000020ee7c96110, L_0000020ee7c96110, L_0000020ee7c96110;
LS_0000020ee7c8fe10_0_16 .concat [ 1 1 1 1], L_0000020ee7c96110, L_0000020ee7c96110, L_0000020ee7c96110, L_0000020ee7c96110;
LS_0000020ee7c8fe10_0_20 .concat [ 1 1 1 1], L_0000020ee7c96110, L_0000020ee7c96110, L_0000020ee7c96110, L_0000020ee7c96110;
LS_0000020ee7c8fe10_0_24 .concat [ 1 1 1 1], L_0000020ee7c96110, L_0000020ee7c96110, L_0000020ee7c96110, L_0000020ee7c96110;
LS_0000020ee7c8fe10_0_28 .concat [ 1 1 1 1], L_0000020ee7c96110, L_0000020ee7c96110, L_0000020ee7c96110, L_0000020ee7c96110;
LS_0000020ee7c8fe10_1_0 .concat [ 4 4 4 4], LS_0000020ee7c8fe10_0_0, LS_0000020ee7c8fe10_0_4, LS_0000020ee7c8fe10_0_8, LS_0000020ee7c8fe10_0_12;
LS_0000020ee7c8fe10_1_4 .concat [ 4 4 4 4], LS_0000020ee7c8fe10_0_16, LS_0000020ee7c8fe10_0_20, LS_0000020ee7c8fe10_0_24, LS_0000020ee7c8fe10_0_28;
L_0000020ee7c8fe10 .concat [ 16 16 0 0], LS_0000020ee7c8fe10_1_0, LS_0000020ee7c8fe10_1_4;
S_0000020ee7c61690 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_0000020ee7c0cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000020ee7c80c40_0 .net "Write_Data", 31 0, v0000020ee7c53b00_0;  alias, 1 drivers
v0000020ee7c80100_0 .net "addr", 31 0, v0000020ee7c52840_0;  alias, 1 drivers
v0000020ee7c7ff20_0 .net "clk", 0 0, L_0000020ee7bd13e0;  alias, 1 drivers
v0000020ee7c80ba0_0 .net "mem_out", 31 0, v0000020ee7c82220_0;  alias, 1 drivers
v0000020ee7c801a0_0 .net "mem_read", 0 0, v0000020ee7c53880_0;  alias, 1 drivers
v0000020ee7c81000_0 .net "mem_write", 0 0, v0000020ee7c522a0_0;  alias, 1 drivers
S_0000020ee7c5f8e0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000020ee7c61690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000020ee7c81c80 .array "DataMem", 1023 0, 31 0;
v0000020ee7c820e0_0 .net "Data_In", 31 0, v0000020ee7c53b00_0;  alias, 1 drivers
v0000020ee7c82220_0 .var "Data_Out", 31 0;
v0000020ee7c80d80_0 .net "Write_en", 0 0, v0000020ee7c522a0_0;  alias, 1 drivers
v0000020ee7c80f60_0 .net "addr", 31 0, v0000020ee7c52840_0;  alias, 1 drivers
v0000020ee7c7fc00_0 .net "clk", 0 0, L_0000020ee7bd13e0;  alias, 1 drivers
v0000020ee7c7fd40_0 .var/i "i", 31 0;
S_0000020ee7c5fa70 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_0000020ee7c0cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000020ee7c8ca90 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020ee7c8cac8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020ee7c8cb00 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020ee7c8cb38 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020ee7c8cb70 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020ee7c8cba8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020ee7c8cbe0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020ee7c8cc18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020ee7c8cc50 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020ee7c8cc88 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020ee7c8ccc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020ee7c8ccf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020ee7c8cd30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020ee7c8cd68 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020ee7c8cda0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020ee7c8cdd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020ee7c8ce10 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020ee7c8ce48 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020ee7c8ce80 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020ee7c8ceb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020ee7c8cef0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020ee7c8cf28 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020ee7c8cf60 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020ee7c8cf98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020ee7c8cfd0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000020ee7c7fac0_0 .net "MEM_ALU_OUT", 31 0, v0000020ee7c52840_0;  alias, 1 drivers
v0000020ee7c80420_0 .net "MEM_Data_mem_out", 31 0, v0000020ee7c82220_0;  alias, 1 drivers
v0000020ee7c7fb60_0 .net "MEM_memread", 0 0, v0000020ee7c53880_0;  alias, 1 drivers
v0000020ee7c81dc0_0 .net "MEM_opcode", 11 0, v0000020ee7c527a0_0;  alias, 1 drivers
v0000020ee7c81320_0 .net "MEM_rd_ind", 4 0, v0000020ee7c520c0_0;  alias, 1 drivers
v0000020ee7c813c0_0 .net "MEM_rd_indzero", 0 0, v0000020ee7c52de0_0;  alias, 1 drivers
v0000020ee7c81460_0 .net "MEM_regwrite", 0 0, v0000020ee7c52f20_0;  alias, 1 drivers
v0000020ee7c7fde0_0 .var "WB_ALU_OUT", 31 0;
v0000020ee7c802e0_0 .var "WB_Data_mem_out", 31 0;
v0000020ee7c81f00_0 .var "WB_memread", 0 0;
v0000020ee7c80ce0_0 .var "WB_rd_ind", 4 0;
v0000020ee7c81d20_0 .var "WB_rd_indzero", 0 0;
v0000020ee7c7fe80_0 .var "WB_regwrite", 0 0;
v0000020ee7c80380_0 .net "clk", 0 0, L_0000020ee7cfbcb0;  1 drivers
v0000020ee7c806a0_0 .var "hlt", 0 0;
v0000020ee7c81500_0 .net "rst", 0 0, v0000020ee7c8f4b0_0;  alias, 1 drivers
E_0000020ee7bdb5b0 .event posedge, v0000020ee7c52980_0, v0000020ee7c80380_0;
S_0000020ee7c5fc00 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_0000020ee7c0cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000020ee7cfbe00 .functor AND 32, v0000020ee7c802e0_0, L_0000020ee7cfead0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020ee7cfbbd0 .functor NOT 1, v0000020ee7c81f00_0, C4<0>, C4<0>, C4<0>;
L_0000020ee7cfbc40 .functor AND 32, v0000020ee7c7fde0_0, L_0000020ee7cfe350, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020ee7d168c0 .functor OR 32, L_0000020ee7cfbe00, L_0000020ee7cfbc40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020ee7c816e0_0 .net "Write_Data_RegFile", 31 0, L_0000020ee7d168c0;  alias, 1 drivers
v0000020ee7c804c0_0 .net *"_ivl_0", 31 0, L_0000020ee7cfead0;  1 drivers
v0000020ee7c81a00_0 .net *"_ivl_2", 31 0, L_0000020ee7cfbe00;  1 drivers
v0000020ee7c80560_0 .net *"_ivl_4", 0 0, L_0000020ee7cfbbd0;  1 drivers
v0000020ee7c82040_0 .net *"_ivl_6", 31 0, L_0000020ee7cfe350;  1 drivers
v0000020ee7c82540_0 .net *"_ivl_8", 31 0, L_0000020ee7cfbc40;  1 drivers
v0000020ee7c824a0_0 .net "alu_out", 31 0, v0000020ee7c7fde0_0;  alias, 1 drivers
v0000020ee7c82680_0 .net "mem_out", 31 0, v0000020ee7c802e0_0;  alias, 1 drivers
v0000020ee7c82720_0 .net "mem_read", 0 0, v0000020ee7c81f00_0;  alias, 1 drivers
LS_0000020ee7cfead0_0_0 .concat [ 1 1 1 1], v0000020ee7c81f00_0, v0000020ee7c81f00_0, v0000020ee7c81f00_0, v0000020ee7c81f00_0;
LS_0000020ee7cfead0_0_4 .concat [ 1 1 1 1], v0000020ee7c81f00_0, v0000020ee7c81f00_0, v0000020ee7c81f00_0, v0000020ee7c81f00_0;
LS_0000020ee7cfead0_0_8 .concat [ 1 1 1 1], v0000020ee7c81f00_0, v0000020ee7c81f00_0, v0000020ee7c81f00_0, v0000020ee7c81f00_0;
LS_0000020ee7cfead0_0_12 .concat [ 1 1 1 1], v0000020ee7c81f00_0, v0000020ee7c81f00_0, v0000020ee7c81f00_0, v0000020ee7c81f00_0;
LS_0000020ee7cfead0_0_16 .concat [ 1 1 1 1], v0000020ee7c81f00_0, v0000020ee7c81f00_0, v0000020ee7c81f00_0, v0000020ee7c81f00_0;
LS_0000020ee7cfead0_0_20 .concat [ 1 1 1 1], v0000020ee7c81f00_0, v0000020ee7c81f00_0, v0000020ee7c81f00_0, v0000020ee7c81f00_0;
LS_0000020ee7cfead0_0_24 .concat [ 1 1 1 1], v0000020ee7c81f00_0, v0000020ee7c81f00_0, v0000020ee7c81f00_0, v0000020ee7c81f00_0;
LS_0000020ee7cfead0_0_28 .concat [ 1 1 1 1], v0000020ee7c81f00_0, v0000020ee7c81f00_0, v0000020ee7c81f00_0, v0000020ee7c81f00_0;
LS_0000020ee7cfead0_1_0 .concat [ 4 4 4 4], LS_0000020ee7cfead0_0_0, LS_0000020ee7cfead0_0_4, LS_0000020ee7cfead0_0_8, LS_0000020ee7cfead0_0_12;
LS_0000020ee7cfead0_1_4 .concat [ 4 4 4 4], LS_0000020ee7cfead0_0_16, LS_0000020ee7cfead0_0_20, LS_0000020ee7cfead0_0_24, LS_0000020ee7cfead0_0_28;
L_0000020ee7cfead0 .concat [ 16 16 0 0], LS_0000020ee7cfead0_1_0, LS_0000020ee7cfead0_1_4;
LS_0000020ee7cfe350_0_0 .concat [ 1 1 1 1], L_0000020ee7cfbbd0, L_0000020ee7cfbbd0, L_0000020ee7cfbbd0, L_0000020ee7cfbbd0;
LS_0000020ee7cfe350_0_4 .concat [ 1 1 1 1], L_0000020ee7cfbbd0, L_0000020ee7cfbbd0, L_0000020ee7cfbbd0, L_0000020ee7cfbbd0;
LS_0000020ee7cfe350_0_8 .concat [ 1 1 1 1], L_0000020ee7cfbbd0, L_0000020ee7cfbbd0, L_0000020ee7cfbbd0, L_0000020ee7cfbbd0;
LS_0000020ee7cfe350_0_12 .concat [ 1 1 1 1], L_0000020ee7cfbbd0, L_0000020ee7cfbbd0, L_0000020ee7cfbbd0, L_0000020ee7cfbbd0;
LS_0000020ee7cfe350_0_16 .concat [ 1 1 1 1], L_0000020ee7cfbbd0, L_0000020ee7cfbbd0, L_0000020ee7cfbbd0, L_0000020ee7cfbbd0;
LS_0000020ee7cfe350_0_20 .concat [ 1 1 1 1], L_0000020ee7cfbbd0, L_0000020ee7cfbbd0, L_0000020ee7cfbbd0, L_0000020ee7cfbbd0;
LS_0000020ee7cfe350_0_24 .concat [ 1 1 1 1], L_0000020ee7cfbbd0, L_0000020ee7cfbbd0, L_0000020ee7cfbbd0, L_0000020ee7cfbbd0;
LS_0000020ee7cfe350_0_28 .concat [ 1 1 1 1], L_0000020ee7cfbbd0, L_0000020ee7cfbbd0, L_0000020ee7cfbbd0, L_0000020ee7cfbbd0;
LS_0000020ee7cfe350_1_0 .concat [ 4 4 4 4], LS_0000020ee7cfe350_0_0, LS_0000020ee7cfe350_0_4, LS_0000020ee7cfe350_0_8, LS_0000020ee7cfe350_0_12;
LS_0000020ee7cfe350_1_4 .concat [ 4 4 4 4], LS_0000020ee7cfe350_0_16, LS_0000020ee7cfe350_0_20, LS_0000020ee7cfe350_0_24, LS_0000020ee7cfe350_0_28;
L_0000020ee7cfe350 .concat [ 16 16 0 0], LS_0000020ee7cfe350_1_0, LS_0000020ee7cfe350_1_4;
    .scope S_0000020ee7c61050;
T_0 ;
    %wait E_0000020ee7bdae30;
    %load/vec4 v0000020ee7c7eb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000020ee7c7f480_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020ee7c7d860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000020ee7c7df40_0;
    %assign/vec4 v0000020ee7c7f480_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020ee7c60ec0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020ee7c7d360_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000020ee7c7d360_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020ee7c7d360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c7da40, 0, 4;
    %load/vec4 v0000020ee7c7d360_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020ee7c7d360_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c7da40, 0, 4;
    %pushi/vec4 537067530, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c7da40, 0, 4;
    %pushi/vec4 807337984, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c7da40, 0, 4;
    %pushi/vec4 260128, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c7da40, 0, 4;
    %pushi/vec4 137248, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c7da40, 0, 4;
    %pushi/vec4 2035744, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c7da40, 0, 4;
    %pushi/vec4 2885812225, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c7da40, 0, 4;
    %pushi/vec4 2885877762, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c7da40, 0, 4;
    %pushi/vec4 537133071, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c7da40, 0, 4;
    %pushi/vec4 537198612, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c7da40, 0, 4;
    %pushi/vec4 8726560, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c7da40, 0, 4;
    %pushi/vec4 10756130, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c7da40, 0, 4;
    %pushi/vec4 10758178, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c7da40, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c7da40, 0, 4;
    %pushi/vec4 2886008836, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c7da40, 0, 4;
    %pushi/vec4 537264153, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c7da40, 0, 4;
    %pushi/vec4 537329694, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c7da40, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c7da40, 0, 4;
    %pushi/vec4 13056038, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c7da40, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c7da40, 0, 4;
    %pushi/vec4 2886074373, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c7da40, 0, 4;
    %pushi/vec4 2886139910, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c7da40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c7da40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c7da40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c7da40, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c7da40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c7da40, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000020ee7c600b0;
T_2 ;
    %wait E_0000020ee7bdb4b0;
    %load/vec4 v0000020ee7c7d720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c68530_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c66cd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020ee7c7f700_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020ee7c7d540_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020ee7c7e6c0_0, 0;
    %assign/vec4 v0000020ee7c7f980_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000020ee7c7de00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000020ee7c7f160_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c68530_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c66cd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020ee7c7f700_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020ee7c7d540_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020ee7c7e6c0_0, 0;
    %assign/vec4 v0000020ee7c7f980_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000020ee7c7de00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000020ee7c7e300_0;
    %assign/vec4 v0000020ee7c66cd0_0, 0;
    %load/vec4 v0000020ee7c7e800_0;
    %assign/vec4 v0000020ee7c68530_0, 0;
    %load/vec4 v0000020ee7c7e300_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000020ee7c7d540_0, 0;
    %load/vec4 v0000020ee7c7e300_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020ee7c7f980_0, 4, 5;
    %load/vec4 v0000020ee7c7e300_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000020ee7c7e300_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020ee7c7f980_0, 4, 5;
    %load/vec4 v0000020ee7c7e300_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000020ee7c7e300_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020ee7c7e300_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000020ee7c7e300_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000020ee7c7e300_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000020ee7c7e300_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000020ee7c7e6c0_0, 0;
    %load/vec4 v0000020ee7c7e300_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000020ee7c7e300_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000020ee7c7f700_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000020ee7c7e300_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000020ee7c7f700_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000020ee7c7e300_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000020ee7c7f700_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020ee7c603d0;
T_3 ;
    %wait E_0000020ee7bdae30;
    %load/vec4 v0000020ee7c6ddf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020ee7c6e2f0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000020ee7c6e2f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020ee7c6e2f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c6dc10, 0, 4;
    %load/vec4 v0000020ee7c6e2f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020ee7c6e2f0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000020ee7c6dd50_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000020ee7c6e250_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000020ee7c6e1b0_0;
    %load/vec4 v0000020ee7c6dd50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c6dc10, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c6dc10, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000020ee7c603d0;
T_4 ;
    %wait E_0000020ee7bdb430;
    %load/vec4 v0000020ee7c6dd50_0;
    %load/vec4 v0000020ee7c6dfd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000020ee7c6dd50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000020ee7c6e250_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000020ee7c6e1b0_0;
    %assign/vec4 v0000020ee7c6e110_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020ee7c6dfd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020ee7c6dc10, 4;
    %assign/vec4 v0000020ee7c6e110_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020ee7c603d0;
T_5 ;
    %wait E_0000020ee7bdb430;
    %load/vec4 v0000020ee7c6dd50_0;
    %load/vec4 v0000020ee7c6de90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000020ee7c6dd50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000020ee7c6e250_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000020ee7c6e1b0_0;
    %assign/vec4 v0000020ee7c6dcb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000020ee7c6de90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020ee7c6dc10, 4;
    %assign/vec4 v0000020ee7c6dcb0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000020ee7c603d0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000020ee7c60d30;
    %jmp t_0;
    .scope S_0000020ee7c60d30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020ee7c6e070_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000020ee7c6e070_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000020ee7c6e070_0;
    %ix/getv/s 4, v0000020ee7c6e070_0;
    %load/vec4a v0000020ee7c6dc10, 4;
    %ix/getv/s 4, v0000020ee7c6e070_0;
    %load/vec4a v0000020ee7c6dc10, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000020ee7c6e070_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020ee7c6e070_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000020ee7c603d0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000020ee7c5ff20;
T_7 ;
    %wait E_0000020ee7bdb5f0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020ee7c6d8f0_0, 0, 32;
    %load/vec4 v0000020ee7c6b550_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020ee7c6b550_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020ee7c6b410_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000020ee7c6d8f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000020ee7c6b550_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020ee7c6b550_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020ee7c6b550_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020ee7c6b410_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000020ee7c6d8f0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000020ee7c6b550_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020ee7c6b550_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020ee7c6b550_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020ee7c6b550_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020ee7c6b550_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020ee7c6b550_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v0000020ee7c6b410_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000020ee7c6b410_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000020ee7c6d8f0_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000020ee7c611e0;
T_8 ;
    %wait E_0000020ee7bdae30;
    %load/vec4 v0000020ee7c69e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020ee7c6a8d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000020ee7c69c50_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020ee7c69c50_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000020ee7c6a8d0_0;
    %load/vec4 v0000020ee7c692f0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000020ee7c6a8d0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020ee7c6a8d0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020ee7c6a8d0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000020ee7c6a8d0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000020ee7c6a8d0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020ee7c6a8d0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000020ee7c611e0;
T_9 ;
    %wait E_0000020ee7bdae30;
    %load/vec4 v0000020ee7c69e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020ee7c6ad30_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000020ee7c69f70_0;
    %assign/vec4 v0000020ee7c6ad30_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000020ee7c60560;
T_10 ;
    %wait E_0000020ee7bdb330;
    %load/vec4 v0000020ee7c6b4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ee7c6be10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ee7c6bcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020ee7c6bd70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ee7c6abf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ee7c69110_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000020ee7c6a6f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000020ee7c6a790_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000020ee7c6ac90_0;
    %load/vec4 v0000020ee7c68cb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000020ee7c68f30_0;
    %load/vec4 v0000020ee7c68cb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000020ee7c68d50_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000020ee7c6ab50_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000020ee7c6ac90_0;
    %load/vec4 v0000020ee7c6a970_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000020ee7c68f30_0;
    %load/vec4 v0000020ee7c6a970_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020ee7c6be10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020ee7c6bcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020ee7c6bd70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ee7c6abf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020ee7c69110_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000020ee7c68e90_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020ee7c6be10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ee7c6bcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ee7c6bd70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020ee7c6abf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020ee7c69110_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ee7c6be10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020ee7c6bcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020ee7c6bd70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020ee7c6abf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020ee7c69110_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000020ee7c60a10;
T_11 ;
    %wait E_0000020ee7bdadf0;
    %load/vec4 v0000020ee7c62120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c65460_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c641a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c65640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c64e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c655a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c64880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c647e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c656e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c64ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c64ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c650a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c65280_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c64100_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c65320_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c64420_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020ee7c65140_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020ee7c64380_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020ee7c65780_0, 0;
    %assign/vec4 v0000020ee7c64d80_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000020ee7c62620_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000020ee7c62b20_0;
    %assign/vec4 v0000020ee7c64d80_0, 0;
    %load/vec4 v0000020ee7c61ea0_0;
    %assign/vec4 v0000020ee7c65780_0, 0;
    %load/vec4 v0000020ee7c61f40_0;
    %assign/vec4 v0000020ee7c64380_0, 0;
    %load/vec4 v0000020ee7c61cc0_0;
    %assign/vec4 v0000020ee7c65140_0, 0;
    %load/vec4 v0000020ee7c62580_0;
    %assign/vec4 v0000020ee7c64420_0, 0;
    %load/vec4 v0000020ee7c62440_0;
    %assign/vec4 v0000020ee7c65320_0, 0;
    %load/vec4 v0000020ee7c62bc0_0;
    %assign/vec4 v0000020ee7c64100_0, 0;
    %load/vec4 v0000020ee7c62080_0;
    %assign/vec4 v0000020ee7c65280_0, 0;
    %load/vec4 v0000020ee7c61e00_0;
    %assign/vec4 v0000020ee7c650a0_0, 0;
    %load/vec4 v0000020ee7c635c0_0;
    %assign/vec4 v0000020ee7c64ce0_0, 0;
    %load/vec4 v0000020ee7c63a20_0;
    %assign/vec4 v0000020ee7c64ec0_0, 0;
    %load/vec4 v0000020ee7c63ac0_0;
    %assign/vec4 v0000020ee7c656e0_0, 0;
    %load/vec4 v0000020ee7c62260_0;
    %assign/vec4 v0000020ee7c647e0_0, 0;
    %load/vec4 v0000020ee7c61d60_0;
    %assign/vec4 v0000020ee7c64880_0, 0;
    %load/vec4 v0000020ee7c62940_0;
    %assign/vec4 v0000020ee7c655a0_0, 0;
    %load/vec4 v0000020ee7c62c60_0;
    %assign/vec4 v0000020ee7c64e20_0, 0;
    %load/vec4 v0000020ee7c63160_0;
    %assign/vec4 v0000020ee7c65640_0, 0;
    %load/vec4 v0000020ee7c638e0_0;
    %assign/vec4 v0000020ee7c641a0_0, 0;
    %load/vec4 v0000020ee7c63660_0;
    %assign/vec4 v0000020ee7c65460_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c65460_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c641a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c65640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c64e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c655a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c64880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c647e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c656e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c64ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c64ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c650a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c65280_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c64100_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c65320_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c64420_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020ee7c65140_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020ee7c64380_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020ee7c65780_0, 0;
    %assign/vec4 v0000020ee7c64d80_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000020ee7c60240;
T_12 ;
    %wait E_0000020ee7bdb630;
    %load/vec4 v0000020ee7c6af10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c63e80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c62da0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c62ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c63980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c62f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c63840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c619a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c630c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c63de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c633e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c63200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c61900_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c61c20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c63fc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c62a80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020ee7c63ca0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020ee7c61a40_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020ee7c64060_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000020ee7c63c00_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c63f20_0, 0;
    %assign/vec4 v0000020ee7c63700_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000020ee7c69610_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000020ee7c61fe0_0;
    %assign/vec4 v0000020ee7c63700_0, 0;
    %load/vec4 v0000020ee7c632a0_0;
    %assign/vec4 v0000020ee7c63f20_0, 0;
    %load/vec4 v0000020ee7c61ae0_0;
    %assign/vec4 v0000020ee7c63c00_0, 0;
    %load/vec4 v0000020ee7c629e0_0;
    %assign/vec4 v0000020ee7c64060_0, 0;
    %load/vec4 v0000020ee7c63520_0;
    %assign/vec4 v0000020ee7c61a40_0, 0;
    %load/vec4 v0000020ee7c63020_0;
    %assign/vec4 v0000020ee7c63ca0_0, 0;
    %load/vec4 v0000020ee7c62760_0;
    %assign/vec4 v0000020ee7c62a80_0, 0;
    %load/vec4 v0000020ee7c626c0_0;
    %assign/vec4 v0000020ee7c63fc0_0, 0;
    %load/vec4 v0000020ee7c63d40_0;
    %assign/vec4 v0000020ee7c61c20_0, 0;
    %load/vec4 v0000020ee7c623a0_0;
    %assign/vec4 v0000020ee7c61900_0, 0;
    %load/vec4 v0000020ee7c63340_0;
    %assign/vec4 v0000020ee7c63200_0, 0;
    %load/vec4 v0000020ee7c637a0_0;
    %assign/vec4 v0000020ee7c633e0_0, 0;
    %load/vec4 v0000020ee7c62e40_0;
    %assign/vec4 v0000020ee7c63de0_0, 0;
    %load/vec4 v0000020ee7c62800_0;
    %assign/vec4 v0000020ee7c630c0_0, 0;
    %load/vec4 v0000020ee7c62d00_0;
    %assign/vec4 v0000020ee7c619a0_0, 0;
    %load/vec4 v0000020ee7c63480_0;
    %assign/vec4 v0000020ee7c63840_0, 0;
    %load/vec4 v0000020ee7c628a0_0;
    %assign/vec4 v0000020ee7c62f80_0, 0;
    %load/vec4 v0000020ee7c621c0_0;
    %assign/vec4 v0000020ee7c63980_0, 0;
    %load/vec4 v0000020ee7c63b60_0;
    %assign/vec4 v0000020ee7c62ee0_0, 0;
    %load/vec4 v0000020ee7c624e0_0;
    %assign/vec4 v0000020ee7c62da0_0, 0;
    %load/vec4 v0000020ee7c62300_0;
    %assign/vec4 v0000020ee7c63e80_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c63e80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c62da0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c62ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c63980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c62f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c63840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c619a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c630c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c63de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c633e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c63200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c61900_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c61c20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c63fc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c62a80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020ee7c63ca0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020ee7c61a40_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020ee7c64060_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000020ee7c63c00_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c63f20_0, 0;
    %assign/vec4 v0000020ee7c63700_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000020ee7a5da30;
T_13 ;
    %wait E_0000020ee7bdab70;
    %load/vec4 v0000020ee7c55db0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020ee7c55d10_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020ee7c55d10_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020ee7c55d10_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020ee7c55d10_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020ee7c55d10_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020ee7c55d10_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020ee7c55d10_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020ee7c55d10_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020ee7c55d10_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020ee7c55d10_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020ee7c55d10_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020ee7c55d10_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020ee7c55d10_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020ee7c55d10_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020ee7c55d10_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020ee7c55d10_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000020ee7c55d10_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000020ee7c55d10_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000020ee7c55d10_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000020ee7c55d10_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000020ee7c55d10_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000020ee7c55d10_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000020ee7a5d8a0;
T_14 ;
    %wait E_0000020ee7bdafb0;
    %load/vec4 v0000020ee7c57f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000020ee7c57bb0_0;
    %pad/u 33;
    %load/vec4 v0000020ee7c58010_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c55bd0_0, 0;
    %assign/vec4 v0000020ee7c580b0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000020ee7c57bb0_0;
    %pad/u 33;
    %load/vec4 v0000020ee7c58010_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c55bd0_0, 0;
    %assign/vec4 v0000020ee7c580b0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000020ee7c57bb0_0;
    %pad/u 33;
    %load/vec4 v0000020ee7c58010_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c55bd0_0, 0;
    %assign/vec4 v0000020ee7c580b0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000020ee7c57bb0_0;
    %pad/u 33;
    %load/vec4 v0000020ee7c58010_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c55bd0_0, 0;
    %assign/vec4 v0000020ee7c580b0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000020ee7c57bb0_0;
    %pad/u 33;
    %load/vec4 v0000020ee7c58010_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c55bd0_0, 0;
    %assign/vec4 v0000020ee7c580b0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000020ee7c57bb0_0;
    %pad/u 33;
    %load/vec4 v0000020ee7c58010_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c55bd0_0, 0;
    %assign/vec4 v0000020ee7c580b0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000020ee7c58010_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000020ee7c580b0_0;
    %load/vec4 v0000020ee7c58010_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000020ee7c57bb0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000020ee7c58010_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000020ee7c58010_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000020ee7c580b0_0, 0;
    %load/vec4 v0000020ee7c57bb0_0;
    %ix/getv 4, v0000020ee7c58010_0;
    %shiftl 4;
    %assign/vec4 v0000020ee7c55bd0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000020ee7c58010_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000020ee7c580b0_0;
    %load/vec4 v0000020ee7c58010_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000020ee7c57bb0_0;
    %load/vec4 v0000020ee7c58010_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000020ee7c58010_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000020ee7c580b0_0, 0;
    %load/vec4 v0000020ee7c57bb0_0;
    %ix/getv 4, v0000020ee7c58010_0;
    %shiftr 4;
    %assign/vec4 v0000020ee7c55bd0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020ee7c580b0_0, 0;
    %load/vec4 v0000020ee7c57bb0_0;
    %load/vec4 v0000020ee7c58010_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000020ee7c55bd0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020ee7c580b0_0, 0;
    %load/vec4 v0000020ee7c58010_0;
    %load/vec4 v0000020ee7c57bb0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000020ee7c55bd0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000020ee79a69c0;
T_15 ;
    %wait E_0000020ee7bdb730;
    %load/vec4 v0000020ee7c52980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c52de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c52f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c522a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c53880_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000020ee7c527a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020ee7c520c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c53b00_0, 0;
    %assign/vec4 v0000020ee7c52840_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000020ee7b766f0_0;
    %assign/vec4 v0000020ee7c52840_0, 0;
    %load/vec4 v0000020ee7c52700_0;
    %assign/vec4 v0000020ee7c53b00_0, 0;
    %load/vec4 v0000020ee7c53420_0;
    %assign/vec4 v0000020ee7c520c0_0, 0;
    %load/vec4 v0000020ee7b5f2e0_0;
    %assign/vec4 v0000020ee7c527a0_0, 0;
    %load/vec4 v0000020ee7b77cd0_0;
    %assign/vec4 v0000020ee7c53880_0, 0;
    %load/vec4 v0000020ee7b5f240_0;
    %assign/vec4 v0000020ee7c522a0_0, 0;
    %load/vec4 v0000020ee7c52660_0;
    %assign/vec4 v0000020ee7c52f20_0, 0;
    %load/vec4 v0000020ee7c537e0_0;
    %assign/vec4 v0000020ee7c52de0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000020ee7c5f8e0;
T_16 ;
    %wait E_0000020ee7bdb430;
    %load/vec4 v0000020ee7c80d80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000020ee7c820e0_0;
    %load/vec4 v0000020ee7c80f60_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c81c80, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000020ee7c5f8e0;
T_17 ;
    %wait E_0000020ee7bdb430;
    %load/vec4 v0000020ee7c80f60_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000020ee7c81c80, 4;
    %assign/vec4 v0000020ee7c82220_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000020ee7c5f8e0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020ee7c7fd40_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000020ee7c7fd40_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020ee7c7fd40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020ee7c81c80, 0, 4;
    %load/vec4 v0000020ee7c7fd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020ee7c7fd40_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_0000020ee7c5f8e0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020ee7c7fd40_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000020ee7c7fd40_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000020ee7c7fd40_0;
    %load/vec4a v0000020ee7c81c80, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000020ee7c7fd40_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000020ee7c7fd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020ee7c7fd40_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000020ee7c5fa70;
T_20 ;
    %wait E_0000020ee7bdb5b0;
    %load/vec4 v0000020ee7c81500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c81d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c806a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c7fe80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020ee7c81f00_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020ee7c80ce0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020ee7c802e0_0, 0;
    %assign/vec4 v0000020ee7c7fde0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000020ee7c7fac0_0;
    %assign/vec4 v0000020ee7c7fde0_0, 0;
    %load/vec4 v0000020ee7c80420_0;
    %assign/vec4 v0000020ee7c802e0_0, 0;
    %load/vec4 v0000020ee7c7fb60_0;
    %assign/vec4 v0000020ee7c81f00_0, 0;
    %load/vec4 v0000020ee7c81320_0;
    %assign/vec4 v0000020ee7c80ce0_0, 0;
    %load/vec4 v0000020ee7c81460_0;
    %assign/vec4 v0000020ee7c7fe80_0, 0;
    %load/vec4 v0000020ee7c813c0_0;
    %assign/vec4 v0000020ee7c81d20_0, 0;
    %load/vec4 v0000020ee7c81dc0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000020ee7c806a0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000020ee7c0cea0;
T_21 ;
    %wait E_0000020ee7bdad30;
    %load/vec4 v0000020ee7c8ebf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020ee7c8e790_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000020ee7c8e790_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000020ee7c8e790_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000020ee7a29f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020ee7c8f410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020ee7c8f4b0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000020ee7a29f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000020ee7c8f410_0;
    %inv;
    %assign/vec4 v0000020ee7c8f410_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000020ee7a29f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./Swapping/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020ee7c8f4b0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020ee7c8f4b0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000020ee7c8f370_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
