#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18b5320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18b5030 .scope module, "tb" "tb" 3 27;
 .timescale -12 -12;
L_0x18c3750 .functor NOT 1, L_0x18f75e0, C4<0>, C4<0>, C4<0>;
L_0x18f7340 .functor XOR 1, L_0x18f7200, L_0x18f72a0, C4<0>, C4<0>;
L_0x18f74d0 .functor XOR 1, L_0x18f7340, L_0x18f7400, C4<0>, C4<0>;
v0x18f4980_0 .net *"_ivl_10", 0 0, L_0x18f7400;  1 drivers
v0x18f4a80_0 .net *"_ivl_12", 0 0, L_0x18f74d0;  1 drivers
v0x18f4b60_0 .net *"_ivl_2", 0 0, L_0x18f7160;  1 drivers
v0x18f4c20_0 .net *"_ivl_4", 0 0, L_0x18f7200;  1 drivers
v0x18f4d00_0 .net *"_ivl_6", 0 0, L_0x18f72a0;  1 drivers
v0x18f4e30_0 .net *"_ivl_8", 0 0, L_0x18f7340;  1 drivers
v0x18f4f10_0 .var "clk", 0 0;
v0x18f4fb0_0 .net "in", 7 0, v0x18f2370_0;  1 drivers
v0x18f5050_0 .net "parity_dut", 0 0, L_0x18f7050;  1 drivers
v0x18f50f0_0 .net "parity_ref", 0 0, L_0x18f54c0;  1 drivers
v0x18f5190_0 .var/2u "stats1", 159 0;
v0x18f5230_0 .var/2u "strobe", 0 0;
v0x18f52f0_0 .net "tb_match", 0 0, L_0x18f75e0;  1 drivers
v0x18f53b0_0 .net "tb_mismatch", 0 0, L_0x18c3750;  1 drivers
L_0x18f7160 .concat [ 1 0 0 0], L_0x18f54c0;
L_0x18f7200 .concat [ 1 0 0 0], L_0x18f54c0;
L_0x18f72a0 .concat [ 1 0 0 0], L_0x18f7050;
L_0x18f7400 .concat [ 1 0 0 0], L_0x18f54c0;
L_0x18f75e0 .cmp/eeq 1, L_0x18f7160, L_0x18f74d0;
S_0x18c7f40 .scope module, "good1" "reference_module" 3 66, 3 4 0, S_0x18b5030;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 1 "parity";
v0x18c39c0_0 .net "in", 7 0, v0x18f2370_0;  alias, 1 drivers
v0x18c3a60_0 .net "parity", 0 0, L_0x18f54c0;  alias, 1 drivers
L_0x18f54c0 .reduce/xor v0x18f2370_0;
S_0x18f2020 .scope module, "stim1" "stimulus_gen" 3 62, 3 14 0, S_0x18b5030;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
v0x18f2290_0 .net "clk", 0 0, v0x18f4f10_0;  1 drivers
v0x18f2370_0 .var "in", 7 0;
E_0x18c7c50/0 .event negedge, v0x18f2290_0;
E_0x18c7c50/1 .event posedge, v0x18f2290_0;
E_0x18c7c50 .event/or E_0x18c7c50/0, E_0x18c7c50/1;
S_0x18f2470 .scope module, "top_module1" "top_module" 3 70, 4 1 0, S_0x18b5030;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 1 "parity";
L_0x18c9eb0 .functor XOR 8, L_0x18f5690, L_0x18f5870, C4<00000000>, C4<00000000>;
L_0x18c37c0 .functor XOR 8, L_0x18c9eb0, L_0x18f5b50, C4<00000000>, C4<00000000>;
L_0x18f5fa0 .functor XOR 8, L_0x18c37c0, L_0x18f5e10, C4<00000000>, C4<00000000>;
L_0x18f62f0 .functor XOR 8, L_0x18f5fa0, L_0x18f6150, C4<00000000>, C4<00000000>;
L_0x18f6680 .functor XOR 8, L_0x18f62f0, L_0x18f64d0, C4<00000000>, C4<00000000>;
L_0x18f65c0 .functor XOR 8, L_0x18f6680, L_0x18f6830, C4<00000000>, C4<00000000>;
L_0x18f6d40 .functor XOR 8, L_0x18f65c0, L_0x18f6b70, C4<00000000>, C4<00000000>;
L_0x18f6e50 .functor NOT 8, L_0x18f6d40, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x18f7050 .functor BUFZ 1, L_0x18f6f60, C4<0>, C4<0>, C4<0>;
v0x18f26a0_0 .net *"_ivl_1", 0 0, L_0x18f55f0;  1 drivers
L_0x7fa5d0cd3060 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x18f2780_0 .net *"_ivl_11", 6 0, L_0x7fa5d0cd3060;  1 drivers
v0x18f2860_0 .net *"_ivl_12", 7 0, L_0x18c9eb0;  1 drivers
v0x18f2920_0 .net *"_ivl_15", 0 0, L_0x18f5ab0;  1 drivers
v0x18f2a00_0 .net *"_ivl_16", 7 0, L_0x18f5b50;  1 drivers
L_0x7fa5d0cd30a8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x18f2b30_0 .net *"_ivl_19", 6 0, L_0x7fa5d0cd30a8;  1 drivers
v0x18f2c10_0 .net *"_ivl_2", 7 0, L_0x18f5690;  1 drivers
v0x18f2cf0_0 .net *"_ivl_20", 7 0, L_0x18c37c0;  1 drivers
v0x18f2dd0_0 .net *"_ivl_23", 0 0, L_0x18f5d70;  1 drivers
v0x18f2eb0_0 .net *"_ivl_24", 7 0, L_0x18f5e10;  1 drivers
L_0x7fa5d0cd30f0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x18f2f90_0 .net *"_ivl_27", 6 0, L_0x7fa5d0cd30f0;  1 drivers
v0x18f3070_0 .net *"_ivl_28", 7 0, L_0x18f5fa0;  1 drivers
v0x18f3150_0 .net *"_ivl_31", 0 0, L_0x18f60b0;  1 drivers
v0x18f3230_0 .net *"_ivl_32", 7 0, L_0x18f6150;  1 drivers
L_0x7fa5d0cd3138 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x18f3310_0 .net *"_ivl_35", 6 0, L_0x7fa5d0cd3138;  1 drivers
v0x18f33f0_0 .net *"_ivl_36", 7 0, L_0x18f62f0;  1 drivers
v0x18f34d0_0 .net *"_ivl_39", 0 0, L_0x18f6430;  1 drivers
v0x18f35b0_0 .net *"_ivl_40", 7 0, L_0x18f64d0;  1 drivers
L_0x7fa5d0cd3180 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x18f3690_0 .net *"_ivl_43", 6 0, L_0x7fa5d0cd3180;  1 drivers
v0x18f3770_0 .net *"_ivl_44", 7 0, L_0x18f6680;  1 drivers
v0x18f3850_0 .net *"_ivl_47", 0 0, L_0x18f6790;  1 drivers
v0x18f3930_0 .net *"_ivl_48", 7 0, L_0x18f6830;  1 drivers
L_0x7fa5d0cd3018 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x18f3a10_0 .net *"_ivl_5", 6 0, L_0x7fa5d0cd3018;  1 drivers
L_0x7fa5d0cd31c8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x18f3af0_0 .net *"_ivl_51", 6 0, L_0x7fa5d0cd31c8;  1 drivers
v0x18f3bd0_0 .net *"_ivl_52", 7 0, L_0x18f65c0;  1 drivers
v0x18f3cb0_0 .net *"_ivl_55", 0 0, L_0x18f6ad0;  1 drivers
v0x18f3d90_0 .net *"_ivl_56", 7 0, L_0x18f6b70;  1 drivers
L_0x7fa5d0cd3210 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x18f3e70_0 .net *"_ivl_59", 6 0, L_0x7fa5d0cd3210;  1 drivers
v0x18f3f50_0 .net *"_ivl_62", 7 0, L_0x18f6e50;  1 drivers
v0x18f4030_0 .net *"_ivl_7", 0 0, L_0x18f57d0;  1 drivers
v0x18f4110_0 .net *"_ivl_8", 7 0, L_0x18f5870;  1 drivers
v0x18f41f0_0 .net "in", 7 0, v0x18f2370_0;  alias, 1 drivers
v0x18f42b0_0 .net "parity", 0 0, L_0x18f7050;  alias, 1 drivers
v0x18f4580_0 .net "parity_bit", 0 0, L_0x18f6f60;  1 drivers
v0x18f4640_0 .net "xor_out", 7 0, L_0x18f6d40;  1 drivers
L_0x18f55f0 .part v0x18f2370_0, 0, 1;
L_0x18f5690 .concat [ 1 7 0 0], L_0x18f55f0, L_0x7fa5d0cd3018;
L_0x18f57d0 .part v0x18f2370_0, 1, 1;
L_0x18f5870 .concat [ 1 7 0 0], L_0x18f57d0, L_0x7fa5d0cd3060;
L_0x18f5ab0 .part v0x18f2370_0, 2, 1;
L_0x18f5b50 .concat [ 1 7 0 0], L_0x18f5ab0, L_0x7fa5d0cd30a8;
L_0x18f5d70 .part v0x18f2370_0, 3, 1;
L_0x18f5e10 .concat [ 1 7 0 0], L_0x18f5d70, L_0x7fa5d0cd30f0;
L_0x18f60b0 .part v0x18f2370_0, 4, 1;
L_0x18f6150 .concat [ 1 7 0 0], L_0x18f60b0, L_0x7fa5d0cd3138;
L_0x18f6430 .part v0x18f2370_0, 5, 1;
L_0x18f64d0 .concat [ 1 7 0 0], L_0x18f6430, L_0x7fa5d0cd3180;
L_0x18f6790 .part v0x18f2370_0, 6, 1;
L_0x18f6830 .concat [ 1 7 0 0], L_0x18f6790, L_0x7fa5d0cd31c8;
L_0x18f6ad0 .part v0x18f2370_0, 7, 1;
L_0x18f6b70 .concat [ 1 7 0 0], L_0x18f6ad0, L_0x7fa5d0cd3210;
L_0x18f6f60 .part L_0x18f6e50, 0, 1;
S_0x18f4780 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 76, 3 76 0, S_0x18b5030;
 .timescale -12 -12;
E_0x18c79a0 .event anyedge, v0x18f5230_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18f5230_0;
    %nor/r;
    %assign/vec4 v0x18f5230_0, 0;
    %wait E_0x18c79a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18f2020;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18c7c50;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x18f2370_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 22 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x18b5030;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f4f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f5230_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x18b5030;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x18f4f10_0;
    %inv;
    %store/vec4 v0x18f4f10_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x18b5030;
T_4 ;
    %vpi_call/w 3 54 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 55 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18f2290_0, v0x18f53b0_0, v0x18f4fb0_0, v0x18f50f0_0, v0x18f5050_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x18b5030;
T_5 ;
    %load/vec4 v0x18f5190_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x18f5190_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18f5190_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 85 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "parity", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 86 "$display", "Hint: Output '%s' has no mismatches.", "parity" {0 0 0};
T_5.1 ;
    %load/vec4 v0x18f5190_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18f5190_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 88 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 89 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18f5190_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18f5190_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 90 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x18b5030;
T_6 ;
    %wait E_0x18c7c50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f5190_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f5190_0, 4, 32;
    %load/vec4 v0x18f52f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x18f5190_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 101 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f5190_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f5190_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f5190_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x18f50f0_0;
    %load/vec4 v0x18f50f0_0;
    %load/vec4 v0x18f5050_0;
    %xor;
    %load/vec4 v0x18f50f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x18f5190_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 105 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f5190_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x18f5190_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f5190_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/reduction/reduction_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/human/reduction/iter0/response2/top_module.sv";
