{
 "builder": {
  "_version": "<undefined>",
  "_logger": "hdl_checker.builders.fallback",
  "_work_folder": "d:\\SoC_ZYNQ\\_hdl_checker",
  "_builtin_libraries": [],
  "_added_libraries": [
   {
    "name": "work",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "default_library",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "__class__": "Fallback"
 },
 "config_file": [
  {
   "name": "C:\\Temp\\hdl_checker_project_pid28112_qf87xnvb.json",
   "__class__": "Path"
  },
  1679577656.3708105,
  "generated"
 ],
 "database": {
  "sources": [
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\src\\carrier_gen_16bits.sv",
     "__class__": "Path"
    },
    "mtime": 1678801526.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\src\\carrier_gen_16bits.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\interrupt_matrix.sv",
     "__class__": "Path"
    },
    "mtime": 1679432814.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\interrupt_matrix.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\hdl\\axi_cpwm8c_v1_0.v",
     "__class__": "Path"
    },
    "mtime": 1679434981.9469757,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\cpwm_16bits_8carr.sv",
     "__class__": "Path"
    },
    "mtime": 1678984700.857615,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\cpwm_16bits_8carr.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        33,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\mux_16bits_8x1.sv",
     "__class__": "Path"
    },
    "mtime": 1679338510.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\mux_16bits_8x1.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\src\\configregpwm_concatenate.sv",
     "__class__": "Path"
    },
    "mtime": 1678806205.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\src\\configregpwm_concatenate.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\compare_16bits.sv",
     "__class__": "Path"
    },
    "mtime": 1679402100.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\compare_16bits.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\PKG_pwm.sv",
     "__class__": "Path"
    },
    "mtime": 1679519395.227769,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\cpwm_16bits_8carr.sv",
     "__class__": "Path"
    },
    "mtime": 1679522059.4940295,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\cpwm_16bits_8carr.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        33,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\interrupt_matrix.sv",
     "__class__": "Path"
    },
    "mtime": 1679519002.8828866,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\interrupt_matrix.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\event_counter.sv",
     "__class__": "Path"
    },
    "mtime": 1679513721.2277546,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\src\\configregpwm_split.sv",
     "__class__": "Path"
    },
    "mtime": 1678806205.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\src\\configregpwm_split.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\fsm3lanpc\\PKG_fsm3lanpc.sv",
     "__class__": "Path"
    },
    "mtime": 1675368229.20178,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\PKG_pwm.sv",
     "__class__": "Path"
    },
    "mtime": 1678830648.740283,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\src\\interrupt_counter.sv",
     "__class__": "Path"
    },
    "mtime": 1675267166.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\fsm3lanpc\\fsm3lanpc.sv",
     "__class__": "Path"
    },
    "mtime": 1675368610.3502073,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\fsm3lanpc\\fsm3lanpc.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_fsm3lanpc",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\mux_16bits_8x1.sv",
     "__class__": "Path"
    },
    "mtime": 1679513721.2307575,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\mux_16bits_8x1.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\register_mask_16bits.sv",
     "__class__": "Path"
    },
    "mtime": 1679513721.23376,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\register_mask_16bits.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\mux_1bit_8x1.sv",
     "__class__": "Path"
    },
    "mtime": 1679341912.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\mux_1bit_8x1.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\axi_cpwm8c_v1_0_S_AXI.v",
     "__class__": "Path"
    },
    "mtime": 1679420781.830049,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\src\\register_mask_16bits.sv",
     "__class__": "Path"
    },
    "mtime": 1675267166.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\src\\register_mask_16bits.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\register_mask_16bits.sv",
     "__class__": "Path"
    },
    "mtime": 1679347416.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\register_mask_16bits.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\split_8bits_1.v",
     "__class__": "Path"
    },
    "mtime": 1679421910.3929157,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\maskevent_carrier.sv",
     "__class__": "Path"
    },
    "mtime": 1679513721.2287555,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\maskevent_carrier.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\hdl\\axi_cpwm8c_v1_0_S_AXI.v",
     "__class__": "Path"
    },
    "mtime": 1679435136.2705245,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\cpwm_16bits_8carr.sv",
     "__class__": "Path"
    },
    "mtime": 1679434624.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\cpwm_16bits_8carr.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        33,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\mux_1bit_8x1.sv",
     "__class__": "Path"
    },
    "mtime": 1679513721.2317584,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\mux_1bit_8x1.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\event_counter.sv",
     "__class__": "Path"
    },
    "mtime": 1679352301.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\src\\div_clock.sv",
     "__class__": "Path"
    },
    "mtime": 1675352098.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\src\\div_clock.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\dead_time.sv",
     "__class__": "Path"
    },
    "mtime": 1675267166.597944,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\dead_time.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\PKG_pwm.sv",
     "__class__": "Path"
    },
    "mtime": 1679402100.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\hdl\\AXI_CPWM_v1_0_S00_AXI.v",
     "__class__": "Path"
    },
    "mtime": 1678718659.858904,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\div_clock.sv",
     "__class__": "Path"
    },
    "mtime": 1675352098.8617759,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\div_clock.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\configregpwm_split.sv",
     "__class__": "Path"
    },
    "mtime": 1678806205.1742606,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\configregpwm_split.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\src\\compare_16bits.sv",
     "__class__": "Path"
    },
    "mtime": 1678719320.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\carrier_gen_16bits.sv",
     "__class__": "Path"
    },
    "mtime": 1679522341.1619635,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\carrier_gen_16bits.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\carrier_gen_16bits.sv",
     "__class__": "Path"
    },
    "mtime": 1678801526.445379,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\carrier_gen_16bits.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\fsm3lanpc\\transitions.sv",
     "__class__": "Path"
    },
    "mtime": 1675368672.470261,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\fsm3lanpc\\transitions.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_fsm3lanpc",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\div_clock.sv",
     "__class__": "Path"
    },
    "mtime": 1679402100.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\div_clock.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\TESTBENCH_cpwm_16bits_8carr.sv",
     "__class__": "Path"
    },
    "mtime": 1679522141.8078077,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\TESTBENCH_cpwm_16bits_8carr.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\configregpwm_concatenate.sv",
     "__class__": "Path"
    },
    "mtime": 1678806205.1652615,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\configregpwm_concatenate.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\axi_cpwm8c_v1_0.v",
     "__class__": "Path"
    },
    "mtime": 1679420885.6574621,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\example_designs\\bfm_design\\axi_cpwm8c_v1_0_tb.sv",
     "__class__": "Path"
    },
    "mtime": 1679434821.6950536,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\example_designs\\bfm_design\\axi_cpwm8c_v1_0_tb.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "axi_cpwm8c_v1_0_tb_include.svh",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        2,
        8
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\example_designs\\bfm_design\\axi_cpwm8c_v1_0_tb.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "axi_vip_pkg",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        4,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\example_designs\\bfm_design\\axi_cpwm8c_v1_0_tb.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "axi_cpwm8c_v1_0_bfm_1_master_0_0_pkg",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\compare_16bits.sv",
     "__class__": "Path"
    },
    "mtime": 1679520792.613599,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\compare_16bits.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\src\\pwm_16bits.sv",
     "__class__": "Path"
    },
    "mtime": 1678806205.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\src\\pwm_16bits.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        33,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\src\\PKG_pwm.sv",
     "__class__": "Path"
    },
    "mtime": 1678719320.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\axi_cpwm8c_v1_0_S_AXI.v",
     "__class__": "Path"
    },
    "mtime": 1679435656.0720391,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\dead_time.sv",
     "__class__": "Path"
    },
    "mtime": 1679513721.2239697,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\dead_time.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\src\\TESTBENCH_pwm_16bits.sv",
     "__class__": "Path"
    },
    "mtime": 1675360012.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\src\\TESTBENCH_pwm_16bits.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\dead_time.sv",
     "__class__": "Path"
    },
    "mtime": 1679402100.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\dead_time.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\mux_variable.sv",
     "__class__": "Path"
    },
    "mtime": 1679518675.8176455,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\mux_variable.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\carrier_16bits_1carr.sv",
     "__class__": "Path"
    },
    "mtime": 1679513672.5866163,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\carrier_16bits_1carr.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\carrier_gen_16bits.sv",
     "__class__": "Path"
    },
    "mtime": 1679347225.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\carrier_gen_16bits.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\hdl\\AXI_CPWM_v1_0_S_AXI.v",
     "__class__": "Path"
    },
    "mtime": 1678719320.6787112,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\src\\dead_time.sv",
     "__class__": "Path"
    },
    "mtime": 1675267166.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\src\\dead_time.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\carrier_16bits_1carr.sv",
     "__class__": "Path"
    },
    "mtime": 1679402100.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\carrier_16bits_1carr.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\example_designs\\bfm_design\\AXI_CPWM_v1_0_tb.sv",
     "__class__": "Path"
    },
    "mtime": 1678719320.675709,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\example_designs\\bfm_design\\AXI_CPWM_v1_0_tb.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "AXI_CPWM_v1_0_tb_include.svh",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        2,
        8
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\example_designs\\bfm_design\\AXI_CPWM_v1_0_tb.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "AXI_CPWM_v1_0_bfm_1_master_0_0_pkg",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\example_designs\\bfm_design\\AXI_CPWM_v1_0_tb.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "axi_vip_pkg",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        4,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\compare_16bits.sv",
     "__class__": "Path"
    },
    "mtime": 1678719320.692591,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\TESTBENCH_pwm_16bits.sv",
     "__class__": "Path"
    },
    "mtime": 1678823507.149804,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\TESTBENCH_pwm_16bits.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\hdl\\AXI_CPWM_v1_0.v",
     "__class__": "Path"
    },
    "mtime": 1678719320.6777105,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\div_clock.sv",
     "__class__": "Path"
    },
    "mtime": 1679513721.2259722,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\div_clock.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\interrupt_counter.sv",
     "__class__": "Path"
    },
    "mtime": 1675267166.598945,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\mux_8input_16bits.sv",
     "__class__": "Path"
    },
    "mtime": 1678827837.7295823,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\mux_8input_16bits.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\register_mask_16bits.sv",
     "__class__": "Path"
    },
    "mtime": 1675267166.599945,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\register_mask_16bits.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\axi_cpwm8c_v1_0.v",
     "__class__": "Path"
    },
    "mtime": 1679435700.4286556,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\fsm3lanpc\\TESTBENCH_fsm3lanpc.sv",
     "__class__": "Path"
    },
    "mtime": 1675369689.7930198,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\fsm3lanpc\\TESTBENCH_fsm3lanpc.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_fsm3lanpc",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\pwm_16bits.sv",
     "__class__": "Path"
    },
    "mtime": 1678822793.3778622,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\pwm_16bits.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "PKG_pwm",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        33,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   }
  ],
  "inferred_libraries": [
   {
    "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\fsm3lanpc\\transitions.sv",
    "__class__": "Path"
   },
   {
    "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\fsm3lanpc\\PKG_fsm3lanpc.sv",
    "__class__": "Path"
   }
  ],
  "design_units": [
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\div_clock.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "div_clock",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\mux_8input_16bits.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "mux_8input_16bits",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\carrier_gen_16bits.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "carrier_gen_16bits",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\hdl\\axi_cpwm8c_v1_0.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_cpwm8c_v1_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3,
      8
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\compare_16bits.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "compare_16bits",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\split_8bits_1.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "split_8bits_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\src\\configregpwm_concatenate.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "configregpwm_concatenate",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\cpwm_16bits_8carr.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "cpwm_16bits_8carr",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\mux_16bits_8x1.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "mux_16bits_8x1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\axi_cpwm8c_v1_0_S_AXI.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_cpwm8c_v1_0_S_AXI",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3,
      8
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\src\\dead_time.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "dead_time",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\src\\register_mask_16bits.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "register_mask_16bits",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\carrier_16bits_1carr.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "carrier_16bits_1carr",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      28,
      8
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\mux_1bit_8x1.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "mux_1bit_8x1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\register_mask_16bits.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "register_mask_16bits",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\configregpwm_concatenate.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "configregpwm_concatenate",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\src\\pwm_16bits.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "pwm_16bits",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\mux_1bit_8x1.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "mux_1bit_8x1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\PKG_pwm.sv",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "PKG_pwm",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22,
      8
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\cpwm_16bits_8carr.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "cpwm_16bits_8carr",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\compare_16bits.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "compare_16bits",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\fsm3lanpc\\fsm3lanpc.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "fsm3lanpc",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      34,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\cpwm_16bits_8carr.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "pwm_16bits_8carr",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\axi_cpwm8c_v1_0_S_AXI.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_cpwm8c_v1_0_S_AXI",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3,
      8
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\mux_16bits_8x1.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "mux_16bits_8x1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\div_clock.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "div_clock",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\axi_cpwm8c_v1_0.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_cpwm8c_v1_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3,
      8
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\fsm3lanpc\\PKG_fsm3lanpc.sv",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "PKG_fsm3lanpc",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26,
      8
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\TESTBENCH_pwm_16bits.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "TESTBENCH_pwm_16bits",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\event_counter.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "event_counter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\dead_time.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "dead_time",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\interrupt_counter.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "interrupt_counter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\carrier_gen_16bits.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "carrier_gen_16bits",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\src\\TESTBENCH_pwm_16bits.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "TESTBENCH_pwm_16bits",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\src\\configregpwm_split.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "configregpwm_split",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\compare_16bits.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "compare_16bits",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\TESTBENCH_cpwm_16bits_8carr.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "TESTBENCH_cpwm_16bits_8carr",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\hdl\\AXI_CPWM_v1_0.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "AXI_CPWM_v1_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3,
      8
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\dead_time.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "dead_time",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\example_designs\\bfm_design\\axi_cpwm8c_v1_0_tb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_cpwm8c_v1_0_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\fsm3lanpc\\transitions.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "transitions",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      42,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\src\\compare_16bits.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "compare_16bits",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\register_mask_16bits.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "register_mask_16bits",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\hdl\\axi_cpwm8c_v1_0_S_AXI.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_cpwm8c_v1_0_S_AXI",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3,
      8
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\carrier_16bits_1carr.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "carrier_16bits_1carr",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      28,
      8
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\carrier_gen_16bits.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "carrier_gen_16bits",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\div_clock.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "div_clock",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\PKG_pwm.sv",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "PKG_pwm",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22,
      8
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\configregpwm_split.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "configregpwm_split",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\src\\PKG_pwm.sv",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "PKG_pwm",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22,
      8
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\example_designs\\bfm_design\\AXI_CPWM_v1_0_tb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "AXI_CPWM_v1_0_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\interrupt_matrix.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "interrupt_matrix",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\hdl\\AXI_CPWM_v1_0_S00_AXI.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "AXI_CPWM_v1_0_S00_AXI",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3,
      8
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\src\\div_clock.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "div_clock",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\axi_cpwm8c_v1_0.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "axi_cpwm8c_v1_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3,
      8
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\src\\interrupt_counter.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "interrupt_counter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\src\\carrier_gen_16bits.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "carrier_gen_16bits",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\register_mask_16bits.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "register_mask_16bits",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\PKG_pwm.sv",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "PKG_pwm",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22,
      8
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\interrupt_matrix.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "interrupt_matrix",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\AXI_CPWM_1_0\\hdl\\AXI_CPWM_v1_0_S_AXI.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "AXI_CPWM_v1_0_S_AXI",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3,
      8
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\mux_variable.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "mux_variable",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm8carr\\maskevent_carrier.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "maskevent_carrier",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\ip_repo\\AXI4lite\\axi_cpwm8c_1_0\\src\\event_counter.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "event_counter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\dead_time.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "dead_time",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\pwm\\pwm_16bits.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "pwm_16bits",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\SoC_ZYNQ\\Vivado\\sources\\hdl\\fsm3lanpc\\TESTBENCH_fsm3lanpc.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "TESTBENCH_fsm3lanpc",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.4"
}