Total Citation,No Citations,paper file name,author,subject,createdDate,url,error message
"30","2.3077","DAC-2004-10(06)-0484.PDF","Sanghamitra Roy, Prith Banerjee","An Algorithm for Converting Floating-Point Computations to Fixed-Point in MATLAB based FPGA design","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=An+Algorithm+for+Converting+Floating-Point+Computations+to+Fixed-Point+in+MATLAB+based+FPGA+design%22+author%3D%22Sanghamitra+Roy%2C+Prith+Banerjee%22&btnG=",""
"11","0.8462","DAC-2004-10(06)-0510.PDF","Sungju Park, Sangwook Cho, Seiyang Yang, Maciej Ciesielski","A New State Assignment Technique for Testing and Low Power","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+New+State+Assignment+Technique+for+Testing+and+Low+Power%22+author%3D%22Sungju+Park%2C+Sangwook+Cho%2C+Seiyang+Yang%2C+Maciej+Ciesielski%22&btnG=",""
"30","2.3077","DAC-2004-10(06)-0504.PDF","Wei Li, Sudhakar M. Reddy, Irith Pomeranz","On Test Generation for Transition Faults with Minimized Peak Power Dissipation","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=On+Test+Generation+for+Transition+Faults+with+Minimized+Peak+Power+Dissipation%22+author%3D%22Wei+Li%2C+Sudhakar+M.+Reddy%2C+Irith+Pomeranz%22&btnG=",""
"26","2.0000","DAC-2004-10(06)-0488.PDF","Marghoob Mohiyuddin, Amit Prakash, Adnan Aziz, Wayne Wolf","Synthesizing Interconnect-Efficient Low Density Parity Check Codes","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Synthesizing+Interconnect-Efficient+Low+Density+Parity+Check+Codes%22+author%3D%22Marghoob+Mohiyuddin%2C+Amit+Prakash%2C+Adnan+Aziz%2C+Wayne+Wolf%22&btnG=",""
"161","12.3846","DAC-2004-10(06)-0530.PDF","Paul T. Darga, Mark H. Liffiton, Karem A. Sakallah, and Igor L. Markov","Exploiting Structure in Symmetry Detection for CNF","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Exploiting+Structure+in+Symmetry+Detection+for+CNF%22+author%3D%22Paul+T.+Darga%2C+Mark+H.+Liffiton%2C+Karem+A.+Sakallah%2C+and+Igor+L.+Markov%22&btnG=",""
"25","1.9231","DAC-2004-10(06)-0535.PDF","Chao Wang, HoonSang Jin, Gary D. Hachtel, Fabio Somenzi","Refining the SAT Decision Ordering for Bounded Model Checking","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Refining+the+SAT+Decision+Ordering+for+Bounded+Model+Checking%22+author%3D%22Chao+Wang%2C+HoonSang+Jin%2C+Gary+D.+Hachtel%2C+Fabio+Somenzi%22&btnG=",""
"30","2.3077","DAC-2004-10(06)-0550.PDF","Ying Zhang, Robert Dick, Krishnendu Chakrabarty","Energy-Aware Deterministic Fault Tolerance in Distributed Real-Time Embedded Systems","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Energy-Aware+Deterministic+Fault+Tolerance+in+Distributed+Real-Time+Embedded+Systems%22+author%3D%22Ying+Zhang%2C+Robert+Dick%2C+Krishnendu+Chakrabarty%22&btnG=",""
"7","0.5385","DAC-2004-10(06)-0539.PDF","Demosthenes Anastasakis, Lisa McIlwain, Slawomir Pilarski","Efficient Equivalence Checking with Partitions and Hierarchical Cut-points","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Efficient+Equivalence+Checking+with+Partitions+and+Hierarchical+Cut-points%22+author%3D%22Demosthenes+Anastasakis%2C+Lisa+McIlwain%2C+Slawomir+Pilarski%22&btnG=",""
"140","10.7692","DAC-2004-10(09)-0834.PDF","Pawel Kerntopf","A New Heuristic Algorithm for Reversible Logic Synthesis","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+New+Heuristic+Algorithm+for+Reversible+Logic+Synthesis%22+author%3D%22Pawel+Kerntopf%22&btnG=",""
"7","0.5385","DAC-2004-10(09)-0820.PDF","Aiqun Cao and Cheng-Kok Koh","Post-Layout Logic Optimization of Domino Circuits","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Post-Layout+Logic+Optimization+of+Domino+Circuits%22+author%3D%22Aiqun+Cao+and+Cheng-Kok+Koh%22&btnG=",""
"91","7.0000","DAC-2004-10(06)-0478.PDF","Changchun Shi, Robert W. Brodersen","Automated Fixed-point Data-type Optimization Tool for Signal Processing and Communication Systems","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Automated+Fixed-point+Data-type+Optimization+Tool+for+Signal+Processing+and+Communication+Systems%22+author%3D%22Changchun+Shi%2C+Robert+W.+Brodersen%22&btnG=",""
"13","1.0000","DAC-2004-10(08)-0705.PDF","Bernd Obermeier, Frank M. Johannes","Quadratic Placement Using an Improved Timing Model","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Quadratic+Placement+Using+an+Improved+Timing+Model%22+author%3D%22Bernd+Obermeier%2C+Frank+M.+Johannes%22&btnG=",""
"31","2.3846","DAC-2004-10(06)-0524.PDF","Pankaj Chauhan, Edmund M. Clarke, Daniel Kroening","A SAT-Based Algorithm for Reparameterization in Symbolic Simulation","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+SAT-Based+Algorithm+for+Reparameterization+in+Symbolic+Simulation%22+author%3D%22Pankaj+Chauhan%2C+Edmund+M.+Clarke%2C+Daniel+Kroening%22&btnG=",""
"10","0.7692","DAC-2004-10(07)-0592.PDF","Cheoljoo Jeong, Steven M. Nowick","Fast Hazard Detection in Combinational Circuits","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Fast+Hazard+Detection+in+Combinational+Circuits%22+author%3D%22Cheoljoo+Jeong%2C+Steven+M.+Nowick%22&btnG=",""
"18","1.3846","DAC-2004-10(08)-0699.PDF","Prashant Saxena, Bill Halpin","Modeling Repeaters Explicitly Within Analytical Placement","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Modeling+Repeaters+Explicitly+Within+Analytical+Placement%22+author%3D%22Prashant+Saxena%2C+Bill+Halpin%22&btnG=",""
"7","0.5385","DAC-2004-10(09)-0826.PDF","Peter Tummeltshammer, James C. Hoe and Markus Puschel","Multiple Constant Multiplication By Time-Multiplexed Mapping of Addition Chains","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Multiple+Constant+Multiplication+By+Time-Multiplexed+Mapping+of+Addition+Chains%22+author%3D%22Peter+Tummeltshammer%2C+James+C.+Hoe+and+Markus+Puschel%22&btnG=",""
"29","2.2308","DAC-2004-10(07)-0582.PDF","Qinghua Liu, Malgorzata Marek-Sadowska","Pre-layout Wire Length and Congestion Estimation","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Pre-layout+Wire+Length+and+Congestion+Estimation%22+author%3D%22Qinghua+Liu%2C+Malgorzata+Marek-Sadowska%22&btnG=",""
"25","1.9231","DAC-2004-10(09)-0788.PDF","Shu Yan, Vivek Sarin, Weiping Shi","Sparse Transformations and Preconditioners for Hierarchical 3-D Capacitance Extraction with Multiple Dielectrics","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Sparse+Transformations+and+Preconditioners+for+Hierarchical+3-D+Capacitance+Extraction+with+Multiple+Dielectrics%22+author%3D%22Shu+Yan%2C+Vivek+Sarin%2C+Weiping+Shi%22&btnG=",""
"5","0.3846","DAC-2004-10(09)-0830.PDF","Hemangee K. Kapoor, Mark B. Josephs","Decomposing Specifications with Concurrent Outputs to Resolve State Coding Conflicts in Asynchronous Logic Synthesis","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Decomposing+Specifications+with+Concurrent+Outputs+to+Resolve+State+Coding+Conflicts+in+Asynchronous+Logic+Synthesis%22+author%3D%22Hemangee+K.+Kapoor%2C+Mark+B.+Josephs%22&btnG=",""
"11","0.8462","DAC-2004-10(07)-0608.PDF","Samar Abdi, Daniel Gajski","Automatic Generation of Equivalent Architecture Model from Functional Specification","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Automatic+Generation+of+Equivalent+Architecture+Model+from+Functional+Specification%22+author%3D%22Samar+Abdi%2C+Daniel+Gajski%22&btnG=",""
"41","3.1538","DAC-2004-10(08)-0767.PDF","Kaviraj Chopra, Sarma B. K. Vrudhula","Implicit Pseudo Boolean Enumeration Algorithms for Input Vector Control","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Implicit+Pseudo+Boolean+Enumeration+Algorithms+for+Input+Vector+Control%22+author%3D%22Kaviraj+Chopra%2C+Sarma+B.+K.+Vrudhula%22&btnG=",""
"16","1.2308","DAC-2004-10(10)-0920.PDF","Allen Cheng, Gary Tyson, Trevor Mudge","Framework-based Instruction-set Tuning Synthesis for Embedded Application Specific Processors","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Framework-based+Instruction-set+Tuning+Synthesis+for+Embedded+Application+Specific+Processors%22+author%3D%22Allen+Cheng%2C+Gary+Tyson%2C+Trevor+Mudge%22&btnG=",""
"17","1.3077","DAC-2004-10(07)-0652.PDF","Dionysios Kouroussis, Rubil Ahmadi, Farid N. Najm","Worst-Case Circuit Delay Taking into Account Power Supply Variations","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Worst-Case+Circuit+Delay+Taking+into+Account+Power+Supply+Variations%22+author%3D%22Dionysios+Kouroussis%2C+Rubil+Ahmadi%2C+Farid+N.+Najm%22&btnG=",""
"18","1.3846","DAC-2004-10(07)-0646.PDF","Jing Li, Tan Yan, Bo Yang, Juebang Yu, Chunhui Li","A Packing Algorithm for Non-Manhattan Hexagon/Triangle Placement Design by Using an Adaptive O-tree Representation","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Packing+Algorithm+for+Non-Manhattan+Hexagon%2FTriangle+Placement+Design+by+Using+an+Adaptive+O-tree+Representation%22+author%3D%22Jing+Li%2C+Tan+Yan%2C+Bo+Yang%2C+Juebang+Yu%2C+Chunhui+Li%22&btnG=",""
"19","1.4615","DAC-2004-10(09)-0854.PDF","G. Van der Plas, M. Badaroglu, G. Vandersteen, P. Dobrovolny, P. Wambacq, S. Donnay, G. Gielen, and H. De Man","High-Level Simulation of Substrate Noise in High-Ohmic Substrates with Interconnect and Supply Effects","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=High-Level+Simulation+of+Substrate+Noise+in+High-Ohmic+Substrates+with+Interconnect+and+Supply+Effects%22+author%3D%22G.+Van+der+Plas%2C+M.+Badaroglu%2C+G.+Vandersteen%2C+P.+Dobrovolny%2C+P.+Wambacq%2C+S.+Donnay%2C+G.+Gielen%2C+and+H.+De+Man%22&btnG=",""
"93","7.1538","DAC-2004-10(10)-0894.PDF","Chong Zhao, Xiaoliang Bai, Sujit Dey","A Scalable Soft Spot Analysis Methodology for Compound Noise Effects in Nano-meter Circuits","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Scalable+Soft+Spot+Analysis+Methodology+for+Compound+Noise+Effects+in+Nano-meter+Circuits%22+author%3D%22Chong+Zhao%2C+Xiaoliang+Bai%2C+Sujit+Dey%22&btnG=",""
"57","4.3846","DAC-2004-10(06)-0544.PDF","Kihwan Choi, Ramakrishna Soma, and Massoud Pedram","Off-chip Latency-Driven Dynamic Voltage and Frequency Scaling for an MPEG Decoding","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Off-chip+Latency-Driven+Dynamic+Voltage+and+Frequency+Scaling+for+an+MPEG+Decoding%22+author%3D%22Kihwan+Choi%2C+Ramakrishna+Soma%2C+and+Massoud+Pedram%22&btnG=",""
"57","4.3846","DAC-2004-10(10)-0884.PDF","Anirban Basu, Sheng-Chih Lin, Vineet Wason, Amit Mehrotra, and Kaustav Banerjee","Simultaneous Optimization of Supply and Threshold Voltages for Low-Power and High-Performance Circuits in the Leakage Dominant Era","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Simultaneous+Optimization+of+Supply+and+Threshold+Voltages+for+Low-Power+and+High-Performance+Circuits+in+the+Leakage+Dominant+Era%22+author%3D%22Anirban+Basu%2C+Sheng-Chih+Lin%2C+Vineet+Wason%2C+Amit+Mehrotra%2C+and+Kaustav+Banerjee%22&btnG=",""
"433","33.3077","DAC-2004-10(08)-0753.PDF","Paul Kocher, Ruby Lee, Gary McGraw, Anand Raghunathan, and Srivaths Ravi","Security as a New Dimension in Embedded System Design","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Security+as+a+New+Dimension+in+Embedded+System+Design%22+author%3D%22Paul+Kocher%2C+Ruby+Lee%2C+Gary+McGraw%2C+Anand+Raghunathan%2C+and+Srivaths+Ravi%22&btnG=",""
"13","1.0000","DAC-2004-10(06)-0566.PDF","Siddharth Choudhuri, Rabi N. Mahapatra","Energy Characterization of Filesystems for Diskless Embedded Systems","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Energy+Characterization+of+Filesystems+for+Diskless+Embedded+Systems%22+author%3D%22Siddharth+Choudhuri%2C+Rabi+N.+Mahapatra%22&btnG=",""
"4","0.3077","DAC-2004-10(10)-0888.PDF","Rouwaida Kanj, Timothy Lehner, Bhavna Agrawal and Elyse Rosenbaum","Noise Characterization of Static CMOS Gates","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Noise+Characterization+of+Static+CMOS+Gates%22+author%3D%22Rouwaida+Kanj%2C+Timothy+Lehner%2C+Bhavna+Agrawal+and+Elyse+Rosenbaum%22&btnG=",""
"37","2.8462","DAC-2004-10(09)-0848.PDF","Ting Mei, Jaijeet Roychowdhury, Todd S. Coffey, Scott A. Hutchinson, David M. Day","Robust, Stable Time­Domain Methods for Solving MPDEs of Fast/Slow Systems","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Robust%2C+Stable+Time%C2%ADDomain+Methods+for+Solving+MPDEs+of+Fast%2FSlow+Systems%22+author%3D%22Ting+Mei%2C+Jaijeet+Roychowdhury%2C+Todd+S.+Coffey%2C+Scott+A.+Hutchinson%2C+David+M.+Day%22&btnG=",""
"77","5.1333","DAC-2004-10(07)-0658.PDF","Aseem Agarwal, Florentin Dartu, David Blaauw","Statistical Gate Delay Model Considering Multiple Input Switching","2002","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Statistical+Gate+Delay+Model+Considering+Multiple+Input+Switching%22+author%3D%22Aseem+Agarwal%2C+Florentin+Dartu%2C+David+Blaauw%22&btnG=",""
"167","12.8462","DAC-2004-10(07)-0670.PDF","Joachim Clabes, Joshua Friedrich, Mark Sweet, Jack DiLullo, Sam Chu, Donald Plass, James Dawson, Paul Muench, Larry Powell, Michael Floyd, Balaram Sinharoy, Mike Lee, Michael Goulet, James Wagoner, Nicole Schwartz, Steve Runyon, Gary Gorman, Phillip ","Design and Implementation of the POWER5 TM Microprocessor","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Design+and+Implementation+of+the+POWER5+TM+Microprocessor%22+author%3D%22Joachim+Clabes%2C+Joshua+Friedrich%2C+Mark+Sweet%2C+Jack+DiLullo%2C+Sam+Chu%2C+Donald+Plass%2C+James+Dawson%2C+Paul+Muench%2C+Larry+Powell%2C+Michael+Floyd%2C+Balaram+Sinharoy%2C+Mike+Lee%2C+Michael+Goulet%2C+James+Wagoner%2C+Nicole+Schwartz%2C+Steve+Runyon%2C+Gary+Gorman%2C+Phillip+%22&btnG=",""
"22","1.6923","DAC-2004-10(08)-0692.PDF","Chris Rowen, Steve Leibson","Flexible Architectures for Engineering Successful SOCs","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Flexible+Architectures+for+Engineering+Successful+SOCs%22+author%3D%22Chris+Rowen%2C+Steve+Leibson%22&btnG=",""
"23","1.7692","DAC-2004-10(08)-0686.PDF","Tim Kogel, Heinrich Meyr","Heterogeneous MP-SoC – The Solution to Energy-Efficient Signal Processing","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Heterogeneous+MP-SoC+%E2%80%93+The+Solution+to+Energy-Efficient+Signal+Processing%22+author%3D%22Tim+Kogel%2C+Heinrich+Meyr%22&btnG=",""
"331","25.4615","DAC-2004-10(08)-0681.PDF","Wayne Wolf","The Future of Multiprocessor Systems-on-Chips","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=The+Future+of+Multiprocessor+Systems-on-Chips%22+author%3D%22Wayne+Wolf%22&btnG=",""
"3","0.2308","DAC-2004-10(09)-0794.PDF","Dipanjan Gope, Swagato Chakraborty, Vikram Jandhyala","A Fast Parasitic Extractor Based on Low-Rank Multilevel Matrix Compression for Conductor and Dielectric Modeling in Microelectronics and MEMS","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Fast+Parasitic+Extractor+Based+on+Low-Rank+Multilevel+Matrix+Compression+for+Conductor+and+Dielectric+Modeling+in+Microelectronics+and+MEMS%22+author%3D%22Dipanjan+Gope%2C+Swagato+Chakraborty%2C+Vikram+Jandhyala%22&btnG=",""
"87","6.6923","DAC-2004-10(07)-0576.PDF","Mario R. Casu, Luca Macchiarulo","A New Approach to Latency Insensitive Design","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+New+Approach+to+Latency+Insensitive+Design%22+author%3D%22Mario+R.+Casu%2C+Luca+Macchiarulo%22&btnG=",""
"14","1.0769","DAC-2004-10(07)-0629.PDF","Jacob White","CAD Challenges in BioMEMS Design","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=CAD+Challenges+in+BioMEMS+Design%22+author%3D%22Jacob+White%22&btnG=",""
"134","10.3077","DAC-2004-10(06)-0518.PDF","Yoonna Oh, Maher N. Mneimneh, Zaher S. Andraus, Karem A. Sakallah, Igor L. Markov","A Minimally-Unsatisfiable Subformula Extractor","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Minimally-Unsatisfiable+Subformula+Extractor%22+author%3D%22Yoonna+Oh%2C+Maher+N.+Mneimneh%2C+Zaher+S.+Andraus%2C+Karem+A.+Sakallah%2C+Igor+L.+Markov%22&btnG=",""
"2","0.1538","DAC-2004-10(07)-0633.PDF","","Will Moore’s Law Rule in the Land of Analog?","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=Will+Moore%E2%80%99s+Law+Rule+in+the+Land+of+Analog%3F%22&btnG=",""
"43","3.3077","DAC-2004-10(07)-0596.PDF","Margarida Jacome, Chen He, Gustavo de Veciana, and Stephen Bijansky","Defect Tolerant Probabilistic Design Paradigm for Nanotechnologies","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Defect+Tolerant+Probabilistic+Design+Paradigm+for+Nanotechnologies%22+author%3D%22Margarida+Jacome%2C+Chen+He%2C+Gustavo+de+Veciana%2C+and+Stephen+Bijansky%22&btnG=",""
"26","2.0000","DAC-2004-10(08)-0717.PDF","Gunnar Braun, Achim Nohl, Weihua Sheng, Jianjiang Ceng, Manuel Hohenauer, Hanno Scharwächter, Rainer Leupers, Heinrich Meyr","A Novel Approach for Flexible and Consistent ADL-driven ASIP Design","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Novel+Approach+for+Flexible+and+Consistent+ADL-driven+ASIP+Design%22+author%3D%22Gunnar+Braun%2C+Achim+Nohl%2C+Weihua+Sheng%2C+Jianjiang+Ceng%2C+Manuel+Hohenauer%2C+Hanno+Scharw%C3%A4chter%2C+Rainer+Leupers%2C+Heinrich+Meyr%22&btnG=",""
"67","5.1538","DAC-2004-10(07)-0634.PDF","Mongkol Ekpanyapong, Jacob R. Minz, Thaisiri Watewai, Hsien-Hsin S. Lee, Sung Kyu Lim","Profile-Guided Microarchitectural Floorplanning for Deep Submicron Processor Design","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Profile-Guided+Microarchitectural+Floorplanning+for+Deep+Submicron+Processor+Design%22+author%3D%22Mongkol+Ekpanyapong%2C+Jacob+R.+Minz%2C+Thaisiri+Watewai%2C+Hsien-Hsin+S.+Lee%2C+Sung+Kyu+Lim%22&btnG=",""
"156","12.0000","DAC-2004-10(08)-0773.PDF","Ashish Srivastava, Dennis Sylvester, David Blaauw","Statistical Optimization of Leakage Power Considering Process Variations using Dual-Vth and Sizing","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Statistical+Optimization+of+Leakage+Power+Considering+Process+Variations+using+Dual-Vth+and+Sizing%22+author%3D%22Ashish+Srivastava%2C+Dennis+Sylvester%2C+David+Blaauw%22&btnG=",""
"46","3.5385","DAC-2004-10(10)-0908.PDF","Mohamed-Wassim Youssef, Sungjoo Yoo, Arif Sasongko, Yanick Paviot, Ahmed A. Jerraya","Video Encoder System Design Case Study","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Video+Encoder+System+Design+Case+Study%22+author%3D%22Mohamed-Wassim+Youssef%2C+Sungjoo+Yoo%2C+Arif+Sasongko%2C+Yanick+Paviot%2C+Ahmed+A.+Jerraya%22&btnG=",""
"365","28.0769","DAC-2004-10(09)-0878.PDF","Wei Huang, Mircea R. Stan, Kevin Skadron, Karthik Sankaranarayanan, Shougata Ghoshy, Sivakumar Velusam","Compact Thermal Modeling for Temperature-Aware Design","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Compact+Thermal+Modeling+for+Temperature-Aware+Design%22+author%3D%22Wei+Huang%2C+Mircea+R.+Stan%2C+Kevin+Skadron%2C+Karthik+Sankaranarayanan%2C+Shougata+Ghoshy%2C+Sivakumar+Velusam%22&btnG=",""
"43","3.3077","DAC-2004-10(07)-0640.PDF","Changbo Long, Lucanus J. Simonson, Weiping Liao, Lei He","Floorplanning Optimization with Trajectory Piecewise-Linear Model for Pipelined Interconnects","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Floorplanning+Optimization+with+Trajectory+Piecewise-Linear+Model+for+Pipelined+Interconnects%22+author%3D%22Changbo+Long%2C+Lucanus+J.+Simonson%2C+Weiping+Liao%2C+Lei+He%22&btnG=",""
"360","27.6923","DAC-2004-10(10)-0914.PDF","Srinivasan Murali, Giovanni De Micheli","A Tool for Automatic Topology Selection and Generation for NoCs","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Tool+for+Automatic+Topology+Selection+and+Generation+for+NoCs%22+author%3D%22Srinivasan+Murali%2C+Giovanni+De+Micheli%22&btnG=",""
"26","2.0000","DAC-2004-10(08)-0779.PDF","Harmander S. Deogun, Rajeev R. Rao, Dennis Sylvester, David Blaauw","Leakage-and Crosstalk-Aware Bus Encoding for Total Power Reduction","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Leakage-and+Crosstalk-Aware+Bus+Encoding+for+Total+Power+Reduction%22+author%3D%22Harmander+S.+Deogun%2C+Rajeev+R.+Rao%2C+Dennis+Sylvester%2C+David+Blaauw%22&btnG=",""
"50","3.8462","DAC-2004-10(09)-0874.PDF","R. Reed Taylor, Herman Schmit","Enabling Energy Efficiency in Via-Patterned Gate Array Devices","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Enabling+Energy+Efficiency+in+Via-Patterned+Gate+Array+Devices%22+author%3D%22R.+Reed+Taylor%2C+Herman+Schmit%22&btnG=",""
"15","1.1538","DAC-2004-10(07)-0664.PDF","Dongwoo Lee, Vladimir Zolotov, David Blaauw","Static Timing Analysis using Backward Signal Propagation","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Static+Timing+Analysis+using+Backward+Signal+Propagation%22+author%3D%22Dongwoo+Lee%2C+Vladimir+Zolotov%2C+David+Blaauw%22&btnG=",""
"43","3.3077","DAC-2004-10(08)-0711.PDF","Milo Hrkic, John Lillis, Giancarlo Beraudo","An Approach to Placement-Coupled Logic Replication","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=An+Approach+to+Placement-Coupled+Logic+Replication%22+author%3D%22Milo+Hrkic%2C+John+Lillis%2C+Giancarlo+Beraudo%22&btnG=",""
"63","4.8462","DAC-2004-10(08)-0673.PDF","Toshinari Takayanagi, Jinuk Luke Shin, Bruce Petrick, Jeffrey Su and Ana Sonia Leon","A Dual-Core 64b UltraSPARC Microprocessor for Dense Server Applications","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Dual-Core+64b+UltraSPARC+Microprocessor+for+Dense+Server+Applications%22+author%3D%22Toshinari+Takayanagi%2C+Jinuk+Luke+Shin%2C+Bruce+Petrick%2C+Jeffrey+Su+and+Ana+Sonia+Leon%22&btnG=",""
"78","6.0000","DAC-2004-10(08)-0729.PDF","Partha Biswas, Vinay Choudhary, Kubilay Atasu, Laura Pozzi, Paolo Ienne, Nikil Dutt","Introduction of Local Memory Elements in Instruction Set Extensions","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Introduction+of+Local+Memory+Elements+in+Instruction+Set+Extensions%22+author%3D%22Partha+Biswas%2C+Vinay+Choudhary%2C+Kubilay+Atasu%2C+Laura+Pozzi%2C+Paolo+Ienne%2C+Nikil+Dutt%22&btnG=",""
"444","34.1538","DAC-2004-10(09)-0868.PDF","Bo Zhai, David Blaauw, Dennis Sylvester, Krisztian Flautner","Theoretical and Practical Limits of Dynamic Voltage Scaling","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Theoretical+and+Practical+Limits+of+Dynamic+Voltage+Scaling%22+author%3D%22Bo+Zhai%2C+David+Blaauw%2C+Dennis+Sylvester%2C+Krisztian+Flautner%22&btnG=",""
"6","0.4615","DAC-2004-10(06)-0556.PDF","Arun Kejariwal, Sumit Gupta, Alexandru Nicolau, Nikil Dutt, Rajesh Gupta","Proxy-based Task Partitioning of Watermarking Algorithms for Reducing Energy Consumption in Mobile Devices","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Proxy-based+Task+Partitioning+of+Watermarking+Algorithms+for+Reducing+Energy+Consumption+in+Mobile+Devices%22+author%3D%22Arun+Kejariwal%2C+Sumit+Gupta%2C+Alexandru+Nicolau%2C+Nikil+Dutt%2C+Rajesh+Gupta%22&btnG=",""
"16","1.2308","DAC-2004-10(09)-0864.PDF","Baolin Yang, Bruce McGaughy","An Essentially Non-Oscillatory (ENO) High-Order Accurate Adaptive Table Model for Device Modeling","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=An+Essentially+Non-Oscillatory+%28ENO%29+High-Order+Accurate+Adaptive+Table+Model+for+Device+Modeling%22+author%3D%22Baolin+Yang%2C+Bruce+McGaughy%22&btnG=",""
"2","0.1538","DAC-2004-10(09)-0800.PDF","Satrajit Gupta, Lawrence T. Pileggi","Coupled Hierarchical Inductance Model Evaluation","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Coupled+Hierarchical+Inductance+Model+Evaluation%22+author%3D%22Satrajit+Gupta%2C+Lawrence+T.+Pileggi%22&btnG=",""
"23","1.7692","DAC-2004-10(07)-0570.PDF","Vidyasagar Nookala, Sachin S. Sapatnekar","A Method for Correcting the Functionality of a Wire-Pipelined Circuit","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Method+for+Correcting+the+Functionality+of+a+Wire-Pipelined+Circuit%22+author%3D%22Vidyasagar+Nookala%2C+Sachin+S.+Sapatnekar%22&btnG=",""
"22","1.6923","DAC-2004-10(06)-0498.PDF","Vinay Verma, Shantanu Dutt and Vishal Suthar","Efficient On-Line Testing of FPGAs with Provable Diagnosabilities","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Efficient+On-Line+Testing+of+FPGAs+with+Provable+Diagnosabilities%22+author%3D%22Vinay+Verma%2C+Shantanu+Dutt+and+Vishal+Suthar%22&btnG=",""
"109","8.3846","DAC-2004-10(09)-0783.PDF","Ashish Srivastava, Dennis Sylvester, David Blaauw","Power Minimization using Simultaneous Gate Sizing, Dual-Vdd and Dual-Vth Assignment","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Power+Minimization+using+Simultaneous+Gate+Sizing%2C+Dual-Vdd+and+Dual-Vth+Assignment%22+author%3D%22Ashish+Srivastava%2C+Dennis+Sylvester%2C+David+Blaauw%22&btnG=",""
"18","1.3846","DAC-2004-10(09)-0810.PDF","Yuichi Tanji, Hideki Asai","Closed-Form Expressions of Distributed RLC Interconnects for Analysis of On-Chip Inductance Effects","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Closed-Form+Expressions+of+Distributed+RLC+Interconnects+for+Analysis+of+On-Chip+Inductance+Effects%22+author%3D%22Yuichi+Tanji%2C+Hideki+Asai%22&btnG=",""
"127","9.7692","DAC-2004-10(08)-0735.PDF","Fei Li, Yan Lin and Lei He","FPGA Power Reduction Using Configurable Dual-Vdd","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=FPGA+Power+Reduction+Using+Configurable+Dual-Vdd%22+author%3D%22Fei+Li%2C+Yan+Lin+and+Lei+He%22&btnG=",""
"71","6.4545","DAC-2006-12(08)-0717.PDF","Bipul C Paul","Modeling and Analysis of Circuit Performance of Ballistic CNFET","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Modeling+and+Analysis+of+Circuit+Performance+of+Ballistic+CNFET%22+author%3D%22Bipul+C+Paul%22&btnG=",""
"14","1.1667","DAC-2005-11(08)-0766.PDF","David Blaauw and Kaviraj Chopra","CAD Tools for Variation Tolerance","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=CAD+Tools+for+Variation+Tolerance%22+author%3D%22David+Blaauw+and+Kaviraj+Chopra%22&btnG=",""
"46","4.1818","DAC-2006-12(06)-0536.PDF","Björn Debaillie","Energy-Scalable OFDM Transmitter Design and Control","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Energy-Scalable+OFDM+Transmitter+Design+and+Control%22+author%3D%22Bj%C3%B6rn+Debaillie%22&btnG=",""
"5","0.4545","DAC-2006-12(06)-0522.PDF","Ashish Kumar Singh","Gain-Based Technology Mapping for Minimum Runtime Leakage under Input Vector Uncertainty","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Gain-Based+Technology+Mapping+for+Minimum+Runtime+Leakage+under+Input+Vector+Uncertainty%22+author%3D%22Ashish+Kumar+Singh%22&btnG=",""
"17","1.5455","DAC-2006-12(10)-0987.PDF","Avnish R. Brahmbhatt","Low-Power Bus Encoding Using an Adaptive Hybrid Algorithm","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Low-Power+Bus+Encoding+Using+an+Adaptive+Hybrid+Algorithm%22+author%3D%22Avnish+R.+Brahmbhatt%22&btnG=",""
"29","2.6364","DAC-2006-12(09)-0833.PDF","Lap-Fai Leung","Optimal Link Scheduling on Improving Best-Effort and Guaranteed Services Performance in Network-on-Chip Systems","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Optimal+Link+Scheduling+on+Improving+Best-Effort+and+Guaranteed+Services+Performance+in+Network-on-Chip+Systems%22+author%3D%22Lap-Fai+Leung%22&btnG=",""
"14","1.2727","DAC-2006-12(09)-0827.PDF","Ansuman Banerjee","Test Generation Games from Formal Specifications","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Test+Generation+Games+from+Formal+Specifications%22+author%3D%22Ansuman+Banerjee%22&btnG=",""
"31","2.5833","DAC-2005-11(01)-0047.PDF","Lin Yuan and Gang Qu","Enhanced Leakage Reduction Technique by Gate Replacement","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Enhanced+Leakage+Reduction+Technique+by+Gate+Replacement%22+author%3D%22Lin+Yuan+and+Gang+Qu%22&btnG=",""
"32","2.6667","DAC-2005-11(05)-0413.PDF","Jeffrey M. Gilbert","MIMO Technology for Advanced Wireless Local Area Networks","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=MIMO+Technology+for+Advanced+Wireless+Local+Area+Networks%22+author%3D%22Jeffrey+M.+Gilbert%22&btnG=",""
"196","17.8182","DAC-2006-12(02)-0176.PDF","J.W. McPherson","Reliability Challenges for 45nm and Beyond","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Reliability+Challenges+for+45nm+and+Beyond%22+author%3D%22J.W.+McPherson%22&btnG=",""
"9","0.8182","DAC-2006-12(03)-0288.PDF","Tsu-Ming Liu","Design of a 125μW, Fully-Scalable MPEG-2 and H.264/AVC Video Decoder for Mobile Applications","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Design+of+a+125%CE%BCW%2C+Fully-Scalable+MPEG-2+and+H.264%2FAVC+Video+Decoder+for+Mobile+Applications%22+author%3D%22Tsu-Ming+Liu%22&btnG=",""
"16","1.4545","DAC-2006-12(10)-0945.PDF","Chuan Lin and Hai Zhou","An Efficient Retiming Algorithm Under Setup and Hold Constraints","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=An+Efficient+Retiming+Algorithm+Under+Setup+and+Hold+Constraints%22+author%3D%22Chuan+Lin+and+Hai+Zhou%22&btnG=",""
"11","1.0000","DAC-2006-12(10)-0951.PDF","Kui Wang","an Approach to Make Front-end Tools Aware of Clock Skew Scheduling","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=an+Approach+to+Make+Front-end+Tools+Aware+of+Clock+Skew+Scheduling%22+author%3D%22Kui+Wang%22&btnG=",""
"47","3.9167","DAC-2005-11(06)-0591.PDF","Ulrich Brenner","Faster and Better Global Placement by a New Transportation Algorithm","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Faster+and+Better+Global+Placement+by+a+New+Transportation+Algorithm%22+author%3D%22Ulrich+Brenner%22&btnG=",""
"18","1.5000","DAC-2005-11(07)-0690.PDF","Guangyu Chen and Mahmut Kandemir","Improving Java Virtual Machine Reliability for Memory-Constrained Embedded Systems","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Improving+Java+Virtual+Machine+Reliability+for+Memory-Constrained+Embedded+Systems%22+author%3D%22Guangyu+Chen+and+Mahmut+Kandemir%22&btnG=",""
"2","0.1818","DAC-2006-12(07)-0636.PDF","Dean D. MacNeil and Edward H. Sargent","Solution-Processed Infrared Photovoltaic Devices","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Solution-Processed+Infrared+Photovoltaic+Devices%22+author%3D%22Dean+D.+MacNeil+and+Edward+H.+Sargent%22&btnG=",""
"30","2.5000","DAC-2005-11(04)-0303.PDF","Wolfgang Eberle","Cross-Layer Design for Energy-Efficient Wireless Communication","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Cross-Layer+Design+for+Energy-Efficient+Wireless+Communication%22+author%3D%22Wolfgang+Eberle%22&btnG=",""
"131","10.9167","DAC-2005-11(04)-0315.PDF","Jaskirat Singh","Robust Gate Sizing by Geometric Programming","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Robust+Gate+Sizing+by+Geometric+Programming%22+author%3D%22Jaskirat+Singh%22&btnG=",""
"8","0.6667","DAC-2005-11(08)-0767.PDF","Matt Nowak","Are There Economic Benefits in DFM ?","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Are+There+Economic+Benefits+in+DFM+%3F%22+author%3D%22Matt+Nowak%22&btnG=",""
"20","1.8182","DAC-2006-12(07)-0608.PDF","Wei-Chung Cheng","Minimization for LED-backlit TFT-LCDs","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Minimization+for+LED-backlit+TFT-LCDs%22+author%3D%22Wei-Chung+Cheng%22&btnG=",""
"5","0.4167","DAC-2005-11(09)-0841.PDF","Bin Wu","A Non-Parametric Approach for Dynamic Range Estimation of Nonlinear Systems","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Non-Parametric+Approach+for+Dynamic+Range+Estimation+of+Nonlinear+Systems%22+author%3D%22Bin+Wu%22&btnG=",""
"28","2.3333","DAC-2005-11(09)-0869.PDF","Daniel Mueller","Deterministic Approaches to Analog Performance Space Exploration (PSE)","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Deterministic+Approaches+to+Analog+Performance+Space+Exploration+%28PSE%29%22+author%3D%22Daniel+Mueller%22&btnG=",""
"31","2.8182","DAC-2006-12(02)-0161.PDF","Wei-Shen Wang","Statistical Timing Based on Incomplete Probabilistic Descriptions of Parameter Uncertainty","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Statistical+Timing+Based+on+Incomplete+Probabilistic+Descriptions+of+Parameter+Uncertainty%22+author%3D%22Wei-Shen+Wang%22&btnG=",""
"182","15.1667","DAC-2005-11(02)-0111.PDF","Ravindra Jejurikar","Dynamic Slack Reclamation with Procrastination Scheduling in Real-Time Embedded Systems","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Dynamic+Slack+Reclamation+with+Procrastination+Scheduling+in+Real-Time+Embedded+Systems%22+author%3D%22Ravindra+Jejurikar%22&btnG=",""
"52","4.3333","DAC-2005-11(10)-0921.PDF","Aman Gayasen","Exploring Technology Alternatives for Nano-Scale FPGA Interconnects","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Exploring+Technology+Alternatives+for+Nano-Scale+FPGA+Interconnects%22+author%3D%22Aman+Gayasen%22&btnG=",""
"69","5.7500","DAC-2005-11(09)-0881.PDF","Georges Gielen","Performance Space Modeling for Hierarchical Synthesis of Analog Integrated Circuits","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Performance+Space+Modeling+for+Hierarchical+Synthesis+of+Analog+Integrated+Circuits%22+author%3D%22Georges+Gielen%22&btnG=",""
"1","0.0909","DAC-2006-12(01)-0037.PDF","Tadaaki Tanimoto","A Real Time Budgeting Method for Module-Level-Pipelined Bus Based System using Bus Scenarios","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Real+Time+Budgeting+Method+for+Module-Level-Pipelined+Bus+Based+System+using+Bus+Scenarios%22+author%3D%22Tadaaki+Tanimoto%22&btnG=",""
"21","1.0500","DAC-2005-11(06)-0585.PDF","Zhong Xiu","Timing-Driven Placement by Grid-Warping","1997","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Timing-Driven+Placement+by+Grid-Warping%22+author%3D%22Zhong+Xiu%22&btnG=",""
"71","5.9167","DAC-2005-11(07)-0684.PDF","Sergiu Nedevschi","Hardware Speech Recognition for User Interfaces in Low Cost, Low Power Devices","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Hardware+Speech+Recognition+for+User+Interfaces+in+Low+Cost%2C+Low+Power+Devices%22+author%3D%22Sergiu+Nedevschi%22&btnG=",""
"63","5.7273","DAC-2006-12(04)-0358.PDF","Vivy Suhendra","Efficient Detection and Exploitation of Infeasible Paths for Software Timing Analysis","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Efficient+Detection+and+Exploitation+of+Infeasible+Paths+for+Software+Timing+Analysis%22+author%3D%22Vivy+Suhendra%22&btnG=",""
"78","6.0000","DAC-2004-10(10)-0954.PDF","Roman Lysecky, Frank Vahid, Sheldon X.-D. Tan","Dynamic FPGA Routing for Just-in-Time FPGA Compilation","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Dynamic+FPGA+Routing+for+Just-in-Time+FPGA+Compilation%22+author%3D%22Roman+Lysecky%2C+Frank+Vahid%2C+Sheldon+X.-D.+Tan%22&btnG=",""
"279","25.3636","DAC-2006-12(03)-0274.PDF","Grant Martin","Overview of the MPSoC Design Challenge","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Overview+of+the+MPSoC+Design+Challenge%22+author%3D%22Grant+Martin%22&btnG=",""
"12","1.0000","DAC-2005-11(02)-0105.PDF","Jungeun Kim","Memory Access Optimization Through Combined Code Scheduling, Memory Allocation, and Array Binding in Embedded System Design","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Memory+Access+Optimization+Through+Combined+Code+Scheduling%2C+Memory+Allocation%2C+and+Array+Binding+in+Embedded+System+Design%22+author%3D%22Jungeun+Kim%22&btnG=",""
"5","0.4545","DAC-2006-12(03)-0261.PDF","N. Wong","A Fast Passivity Test for Descriptor Systems Via Structure-Preserving Transformations of Skew-Hamiltonian/Hamiltonian Matrix Pencils","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Fast+Passivity+Test+for+Descriptor+Systems+Via+Structure-Preserving+Transformations+of+Skew-Hamiltonian%2FHamiltonian+Matrix+Pencils%22+author%3D%22N.+Wong%22&btnG=",""
"28","2.3333","DAC-2005-11(01)-0051.PDF","Ning Dong","Automated Nonlinear Macromodelling of Output Buffers for High-Speed","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Automated+Nonlinear+Macromodelling+of+Output+Buffers+for+High-Speed%22+author%3D%22Ning+Dong%22&btnG=",""
"224","20.3636","DAC-2006-12(10)-0991.PDF","Gian Luca Loi","A Thermally-Aware Performance Analysis of Vertically Integrated (3-D) Processor-Memory Hierarchy","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Thermally-Aware+Performance+Analysis+of+Vertically+Integrated+%283-D%29+Processor-Memory+Hierarchy%22+author%3D%22Gian+Luca+Loi%22&btnG=",""
"28","2.3333","DAC-2005-11(08)-0758.PDF","Nagaraj NS","BEOL Variability and Impact on RC Extraction","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=BEOL+Variability+and+Impact+on+RC+Extraction%22+author%3D%22Nagaraj+NS%22&btnG=",""
"8","0.6667","DAC-2005-11(07)-0644.PDF","Sambuddha Bhattacharya","Template-Driven Parasitic-Aware Optimization of Analog Integrated Circuit Layouts","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Template-Driven+Parasitic-Aware+Optimization+of+Analog+Integrated+Circuit+Layouts%22+author%3D%22Sambuddha+Bhattacharya%22&btnG=",""
"42","3.5000","DAC-2005-11(06)-0579.PDF","Vidyasagar Nookala","Microarchitecture-Aware Floorplanning Using a Statistical Design of Experiments Approach","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Microarchitecture-Aware+Floorplanning+Using+a+Statistical+Design+of+Experiments+Approach%22+author%3D%22Vidyasagar+Nookala%22&btnG=",""
"25","2.0833","DAC-2005-11(08)-0760.PDF","Carlo Guardiani","An Effective DFM Strategy Requires Accurate Process and IP Pre-Characterization","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=An+Effective+DFM+Strategy+Requires+Accurate+Process+and+IP+Pre-Characterization%22+author%3D%22Carlo+Guardiani%22&btnG=",""
"87","7.2500","DAC-2005-11(10)-0933.PDF","Kin Cheong Sou","A Quasi-Convex Optimization Approach to Parameterized Model Order Reduction","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Quasi-Convex+Optimization+Approach+to+Parameterized+Model+Order+Reduction%22+author%3D%22Kin+Cheong+Sou%22&btnG=",""
"3","0.2727","DAC-2006-12(05)-0459.PDF","Bob","Design Challenges for Next-Generation Multimedia, Game and Entertainment Platforms","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Design+Challenges+for+Next-Generation+Multimedia%2C+Game+and+Entertainment+Platforms%22+author%3D%22Bob%22&btnG=",""
"39","3.5455","DAC-2006-12(01)-0019.PDF","Jun Zou","A CPPLL Hierarchical Optimization Methodology Considering Jitter, Power and Locking Time","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+CPPLL+Hierarchical+Optimization+Methodology+Considering+Jitter%2C+Power+and+Locking+Time%22+author%3D%22Jun+Zou%22&btnG=",""
"32","2.9091","DAC-2006-12(01)-0025.PDF","Tom Eeckelaert","Hierarchical Bottom–up Analog Optimization Methodology Validated by a Delta–Sigma A/D Converter Design for the 802.11a/b/g Standard","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Hierarchical+Bottom%E2%80%93up+Analog+Optimization+Methodology+Validated+by+a+Delta%E2%80%93Sigma+A%2FD+Converter+Design+for+the+802.11a%2Fb%2Fg+Standard%22+author%3D%22Tom+Eeckelaert%22&btnG=",""
"47","4.2727","DAC-2006-12(07)-0624.PDF","Georges Nabaa","An Adaptive FPGA Architecture with Process Variation Compensation and Reduced Leakage","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=An+Adaptive+FPGA+Architecture+with+Process+Variation+Compensation+and+Reduced+Leakage%22+author%3D%22Georges+Nabaa%22&btnG=",""
"60","5.4545","DAC-2006-12(07)-0630.PDF","Suresh Srinivasan","FPGA Lifetime AWareness","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=FPGA+Lifetime+AWareness%22+author%3D%22Suresh+Srinivasan%22&btnG=",""
"65","5.9091","DAC-2006-12(07)-0618.PDF","David Atienza","A Fast HW/SW FPGA-Based Thermal Emulation Framework for Multi-Processor System-on-Chip","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Fast+HW%2FSW+FPGA-Based+Thermal+Emulation+Framework+for+Multi-Processor+System-on-Chip%22+author%3D%22David+Atienza%22&btnG=",""
"8","0.7273","DAC-2006-12(04)-0348.PDF","Amir Nahir","Scheduling-based Test-case Generation for Verification of Multimedia SoCs","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Scheduling-based+Test-case+Generation+for+Verification+of+Multimedia+SoCs%22+author%3D%22Amir+Nahir%22&btnG=",""
"33","3.0000","DAC-2006-12(04)-0389.PDF","Charles J. Alpert","Timing-Driven Steiner Trees are (Practically) Free","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Timing-Driven+Steiner+Trees+are+%28Practically%29+Free%22+author%3D%22Charles+J.+Alpert%22&btnG=",""
"6","0.5455","DAC-2006-12(11)-1023.PDF","Ying Wei","Systematic Development of Nonlinear Analog Circuit Macromodels through Successive Operator Composition and Nonlinear Model Decoupling","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Systematic+Development+of+Nonlinear+Analog+Circuit+Macromodels+through+Successive+Operator+Composition+and+Nonlinear+Model+Decoupling%22+author%3D%22Ying+Wei%22&btnG=",""
"22","1.8333","DAC-2005-11(01)-0095.PDF","Feihui Li and Mahmut Kandemir","Locality-Conscious Workload Assignment for Array-Based Computations in MPSOC Architectures","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Locality-Conscious+Workload+Assignment+for+Array-Based+Computations+in+MPSOC+Architectures%22+author%3D%22Feihui+Li+and+Mahmut+Kandemir%22&btnG=",""
"48","4.0000","DAC-2005-11(05)-0416.PDF","Clark T.-C. Nguyen","RF MEMS in Wireless Architectures","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=RF+MEMS+in+Wireless+Architectures%22+author%3D%22Clark+T.-C.+Nguyen%22&btnG=",""
"36","3.2727","DAC-2006-12(03)-0267.PDF","Peng Li","Model Order Reduction of Linear Networks With Massive Ports via Frequency-Dependent Port Packing","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Model+Order+Reduction+of+Linear+Networks+With+Massive+Ports+via+Frequency-Dependent+Port+Packing%22+author%3D%22Peng+Li%22&btnG=",""
"36","2.7692","DAC-2004-10(07)-0618.PDF","Massimo Conti, Marco Caldari, Giovanni B. Vece, Simone Orcioni, Claudio Turchetti","Performance Analysis of Different Arbitration Algorithms of the AMBA AHB Bus","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Performance+Analysis+of+Different+Arbitration+Algorithms+of+the+AMBA+AHB+Bus%22+author%3D%22Massimo+Conti%2C+Marco+Caldari%2C+Giovanni+B.+Vece%2C+Simone+Orcioni%2C+Claudio+Turchetti%22&btnG=",""
"13","1.0833","DAC-2005-11(06)-0547.PDF","P. Urard","A 135Mbps DVB-S2 Compliant Codec based on 64800-bit LDPC and BCH Codes","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+135Mbps+DVB-S2+Compliant+Codec+based+on+64800-bit+LDPC+and+BCH+Codes%22+author%3D%22P.+Urard%22&btnG=",""
"106","9.6364","DAC-2006-12(04)-0373.PDF","Minsik Cho","A New Global Router Based on Box Expansion and Progressive ILP","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+New+Global+Router+Based+on+Box+Expansion+and+Progressive+ILP%22+author%3D%22Minsik+Cho%22&btnG=",""
"15","1.1538","DAC-2004-10(06)-0492.PDF","Li-C. Wang, T.M. Mak, Kwang-Ting Cheng, Magdy S. Abadir","On Path-Based Learning And Its Applications In Delay Test And Diagnosis","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=On+Path-Based+Learning+And+Its+Applications+In+Delay+Test+And+Diagnosis%22+author%3D%22Li-C.+Wang%2C+T.M.+Mak%2C+Kwang-Ting+Cheng%2C+Magdy+S.+Abadir%22&btnG=",""
"86","7.1667","DAC-2005-11(04)-0329.PDF","Kingshuk Karuri","Fine-grained Application Source Code Profiling for ASIP Design","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Fine-grained+Application+Source+Code+Profiling+for+ASIP+Design%22+author%3D%22Kingshuk+Karuri%22&btnG=",""
"36","3.2727","DAC-2006-12(05)-0460.PDF","Padmini Gopalakrishnan","Architecture-Aware FPGA Placement using Metric Embedding","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Architecture-Aware+FPGA+Placement+using+Metric+Embedding%22+author%3D%22Padmini+Gopalakrishnan%22&btnG=",""
"1","0.0833","DAC-2005-11(07)-0678.PDF","Seraj Ahmad","TCAM Enabled On-Chip Logic Minimization","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=TCAM+Enabled+On-Chip+Logic+Minimization%22+author%3D%22Seraj+Ahmad%22&btnG=",""
"48","4.0000","DAC-2005-11(06)-0541.PDF","Sarvesh Bhardwaj","Leakage Minimization of Nano-Scale Circuits in the Presence of Systematic and Random Variations","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Leakage+Minimization+of+Nano-Scale+Circuits+in+the+Presence+of+Systematic+and+Random+Variations%22+author%3D%22Sarvesh+Bhardwaj%22&btnG=",""
"70","5.8333","DAC-2005-11(03)-0228.PDF","Kris Tiri","Simulation Models for Side-Channel Information Leaks","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Simulation+Models+for+Side-Channel+Information+Leaks%22+author%3D%22Kris+Tiri%22&btnG=",""
"68","5.6667","DAC-2005-11(02)-0101.PDF","Stefan Valentin Gheorghita","Automatic Scenario Detection for Improved WCET Estimation","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Automatic+Scenario+Detection+for+Improved+WCET+Estimation%22+author%3D%22Stefan+Valentin+Gheorghita%22&btnG=",""
"1","0.0833","DAC-2005-11(02)-0129.PDF","Irith Pomeranz","N-Detection Under Transparent-Scan","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=N-Detection+Under+Transparent-Scan%22+author%3D%22Irith+Pomeranz%22&btnG=",""
"5","0.4167","DAC-2005-11(09)-0851.PDF","Rasit Onur Topaloglu and Alex Orailoglu","A DFT Approach for Diagnosis and Process Variation-Aware Structural Test of Thermometer Coded Current Steering DACs","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+DFT+Approach+for+Diagnosis+and+Process+Variation-Aware+Structural+Test+of+Thermometer+Coded+Current+Steering+DACs%22+author%3D%22Rasit+Onur+Topaloglu+and+Alex+Orailoglu%22&btnG=",""
"33","2.5385","DAC-2004-10(10)-0944.PDF","Xiaoyun Sun, Larry Kinney and Bapiraju Vinnakota","Combining Dictionary Coding And LFSR Reseeding For Test Data Compression","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Combining+Dictionary+Coding+And+LFSR+Reseeding+For+Test+Data+Compression%22+author%3D%22Xiaoyun+Sun%2C+Larry+Kinney+and+Bapiraju+Vinnakota%22&btnG=",""
"15","1.2500","DAC-2005-11(09)-0845.PDF","Seiji Kajihara","Path Delay Test Compaction with Process Variation Tolerance","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Path+Delay+Test+Compaction+with+Process+Variation+Tolerance%22+author%3D%22Seiji+Kajihara%22&btnG=",""
"102","9.2727","DAC-2006-12(01)-0031.PDF","Saurabh K Tiwary","Generation of Yield-Aware Pareto Surfaces for Hierarchical Circuit Design Space Exploration","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Generation+of+Yield-Aware+Pareto+Surfaces+for+Hierarchical+Circuit+Design+Space+Exploration%22+author%3D%22Saurabh+K+Tiwary%22&btnG=",""
"14","1.2727","DAC-2006-12(11)-1035.PDF","Guo Yu","Lookup Table Based Simulation and Statistical Modeling of Sigma-Delta ADCs","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Lookup+Table+Based+Simulation+and+Statistical+Modeling+of+Sigma-Delta+ADCs%22+author%3D%22Guo+Yu%22&btnG=",""
"100","8.3333","DAC-2005-11(08)-0775.PDF","Sudheendra Hanga*","A Tool to Automatically Infer Dynamic Invariants for Hardware Designs","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Tool+to+Automatically+Infer+Dynamic+Invariants+for+Hardware+Designs%22+author%3D%22Sudheendra+Hanga*%22&btnG=",""
"44","3.6667","DAC-2005-11(06)-0597.PDF","Tsung-Yi Ho","Multilevel Full-Chip Routing for the X-Based Architecture","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Multilevel+Full-Chip+Routing+for+the+X-Based+Architecture%22+author%3D%22Tsung-Yi+Ho%22&btnG=",""
"52","4.3333","DAC-2005-11(02)-0117.PDF","Erik H. Volkerink and Subhasish Mitra","Response Compaction with any Number of Unknowns using a new LFSR Architecture","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Response+Compaction+with+any+Number+of+Unknowns+using+a+new+LFSR+Architecture%22+author%3D%22Erik+H.+Volkerink+and+Subhasish+Mitra%22&btnG=",""
"40","3.6364","DAC-2006-12(05)-0472.PDF","Joey Y. Lin","Optimal Simultaneous Mapping and Clustering for FPGA Delay Optimization","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Optimal+Simultaneous+Mapping+and+Clustering+for+FPGA+Delay+Optimization%22+author%3D%22Joey+Y.+Lin%22&btnG=",""
"58","4.8333","DAC-2005-11(05)-0403.PDF","Saurabh K Tiwary","Scalable Trajectory Methods for On-Demand Analog Macromodel Extraction","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Scalable+Trajectory+Methods+for+On-Demand+Analog+Macromodel+Extraction%22+author%3D%22Saurabh+K+Tiwary%22&btnG=",""
"9","0.8182","DAC-2006-12(10)-0983.PDF","Saumil Shah","Standard Cell Library Optimization for Leakage Reduction","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Standard+Cell+Library+Optimization+for+Leakage+Reduction%22+author%3D%22Saumil+Shah%22&btnG=",""
"352","32.0000","DAC-2006-12(06)-0532.PDF","Alan Mishchenko","DAG-Aware AIG Rewriting A Fresh Look at Combinational Logic Synthesis","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=DAG-Aware+AIG+Rewriting+A+Fresh+Look+at+Combinational+Logic+Synthesis%22+author%3D%22Alan+Mishchenko%22&btnG=",""
"41","3.4167","DAC-2005-11(06)-0551.PDF","Arun Natarajan","A 24 GHz Phased-Array Transmitter in 0.18 mm CMOS","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+24+GHz+Phased-Array+Transmitter+in+0.18+mm+CMOS%22+author%3D%22Arun+Natarajan%22&btnG=",""
"6","0.5000","DAC-2005-11(03)-0214.PDF","M. Saneei","Sign Bit Reduction Encoding For Low Power Applications","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Sign+Bit+Reduction+Encoding+For+Low+Power+Applications%22+author%3D%22M.+Saneei%22&btnG=",""
"13","1.0833","DAC-2005-11(01)-0043.PDF","Nikhil Jayakumar","A Self-adjusting Scheme to Determine the Optimum RBB by","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Self-adjusting+Scheme+to+Determine+the+Optimum+RBB+by%22+author%3D%22Nikhil+Jayakumar%22&btnG=",""
"23","1.9167","DAC-2005-11(01)-0057.PDF","Ying Wei","Systematic Development of Analog Circuit Structural Macromodels through Behavioral Model Decoupling","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Systematic+Development+of+Analog+Circuit+Structural+Macromodels+through+Behavioral+Model+Decoupling%22+author%3D%22Ying+Wei%22&btnG=",""
"57","5.1818","DAC-2006-12(10)-0997.PDF","Hao Hua","Exploring Compromises among Timing, Power and Temperature in Three-Dimensional Integrated Circuits","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Exploring+Compromises+among+Timing%2C+Power+and+Temperature+in+Three-Dimensional+Integrated+Circuits%22+author%3D%22Hao+Hua%22&btnG=",""
"329","29.9091","DAC-2006-12(01)-0069.PDF","Rouwaida Kanj","Mixture Importance Sampling and Its Application to the Analysis of SRAM Designs in the Presence of Rare Failure Events","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Mixture+Importance+Sampling+and+Its+Application+to+the+Analysis+of+SRAM+Designs+in+the+Presence+of+Rare+Failure+Events%22+author%3D%22Rouwaida+Kanj%22&btnG=",""
"44","3.3846","DAC-2004-10(10)-0934.PDF","Peter Wohl, John A. Waicukauski, Sanjay Patel","Scalable Selector Architecture for X-Tolerant Deterministic BIST","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Scalable+Selector+Architecture+for+X-Tolerant+Deterministic+BIST%22+author%3D%22Peter+Wohl%2C+John+A.+Waicukauski%2C+Sanjay+Patel%22&btnG=",""
"30","2.7273","DAC-2006-12(09)-0893.PDF","Chia-Jui Hsu","Efficient Simulation of Critical Synchronous Dataflow Graphs","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Efficient+Simulation+of+Critical+Synchronous+Dataflow+Graphs%22+author%3D%22Chia-Jui+Hsu%22&btnG=",""
"18","1.5000","DAC-2005-11(02)-0159.PDF","Dipanjan Gope","Multilevel Fast Direct Solver based on Multipole Expansions for Parasitic Extraction of Massively Coupled 3D Microelectronic Structures","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Multilevel+Fast+Direct+Solver+based+on+Multipole+Expansions+for+Parasitic+Extraction+of+Massively+Coupled+3D+Microelectronic+Structures%22+author%3D%22Dipanjan+Gope%22&btnG=",""
"88","8.0000","DAC-2006-12(03)-0229.PDF","Qi Zhu","SAT Sweeping with Local Observability Don't­Cares","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=SAT+Sweeping+with+Local+Observability+Don%27t%C2%ADCares%22+author%3D%22Qi+Zhu%22&btnG=",""
"9","0.8182","DAC-2006-12(05)-0399.PDF","Gang Chen","A Test Pattern Ordering Algorithm for Diagnosis with Truncated Fail Data","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Test+Pattern+Ordering+Algorithm+for+Diagnosis+with+Truncated+Fail+Data%22+author%3D%22Gang+Chen%22&btnG=",""
"30","2.5000","DAC-2005-11(01)-0031.PDF","Feng Gao and John P. Hayes","Total Power Reduction in CMOS Circuits via Gate Sizing and Multiple Threshold Voltages","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Total+Power+Reduction+in+CMOS+Circuits+via+Gate+Sizing+and+Multiple+Threshold+Voltages%22+author%3D%22Feng+Gao+and+John+P.+Hayes%22&btnG=",""
"6","0.4615","DAC-2004-10(09)-0842.PDF","Xin Li, Yang Xu, Peng Li, Padmini Gopalakrishnan and Lawrence T. Pileggi","A Frequency Relaxation Approach for Analog/RF System-Level Simulation","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Frequency+Relaxation+Approach+for+Analog%2FRF+System-Level+Simulation%22+author%3D%22Xin+Li%2C+Yang+Xu%2C+Peng+Li%2C+Padmini+Gopalakrishnan+and+Lawrence+T.+Pileggi%22&btnG=",""
"85","7.7273","DAC-2006-12(06)-0554.PDF","Wei Wu","A Systematic Method For Functional Unit Power Estimation in Microprocessors","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Systematic+Method+For+Functional+Unit+Power+Estimation+in+Microprocessors%22+author%3D%22Wei+Wu%22&btnG=",""
"26","2.3636","DAC-2006-12(06)-0568.PDF","Youngjin Cho","High-Level Power Management of Embedded Systems with Application-Specific Energy Cost Functions","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=High-Level+Power+Management+of+Embedded+Systems+with+Application-Specific+Energy+Cost+Functions%22+author%3D%22Youngjin+Cho%22&btnG=",""
"33","3.0000","DAC-2006-12(08)-0749.PDF","Jianfeng Luo","An IC Manufacturing Yield Model Considering Intra-Die Variations","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=An+IC+Manufacturing+Yield+Model+Considering+Intra-Die+Variations%22+author%3D%22Jianfeng+Luo%22&btnG=",""
"8","0.7273","DAC-2006-12(08)-0761.PDF","Jia Wang and Hai Zhou","Optimal Jumper Insertion for Antenna Avoidance under Ratio Upper-Bound","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Optimal+Jumper+Insertion+for+Antenna+Avoidance+under+Ratio+Upper-Bound%22+author%3D%22Jia+Wang+and+Hai+Zhou%22&btnG=",""
"38","3.1667","DAC-2005-11(07)-0624.PDF","Le Yan","User-perceived Latency Driven Voltage Scaling for Interactive Applications","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=User-perceived+Latency+Driven+Voltage+Scaling+for+Interactive+Applications%22+author%3D%22Le+Yan%22&btnG=",""
"152","13.8182","DAC-2006-12(07)-0657.PDF","Jordi Cortadella","Synthesis of Synchronous Elastic Architectures","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Synthesis+of+Synchronous+Elastic+Architectures%22+author%3D%22Jordi+Cortadella%22&btnG=",""
"87","7.9091","DAC-2006-12(06)-0542.PDF","Rajarshi Mukherjee and Seda Ogrenci Memik","Systematic Temperature Sensor Allocation and Placement for Microprocessors","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Systematic+Temperature+Sensor+Allocation+and+Placement+for+Microprocessors%22+author%3D%22Rajarshi+Mukherjee+and+Seda+Ogrenci+Memik%22&btnG=",""
"28","2.3333","DAC-2005-11(01)-0027.PDF","Patrick Schaumont","Cooperative Multithreading on Embedded Multiprocessor Architectures Enables","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Cooperative+Multithreading+on+Embedded+Multiprocessor+Architectures+Enables%22+author%3D%22Patrick+Schaumont%22&btnG=",""
"13","1.0833","DAC-2005-11(05)-0467.PDF","Debashis Sahoo","Multi-threaded Reachability","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Multi-threaded+Reachability%22+author%3D%22Debashis+Sahoo%22&btnG=",""
"73","6.0833","DAC-2005-11(03)-0266.PDF","Sorin Manolache","Fault and Energy-Aware Communication Mapping with Guaranteed Latency for Applications Implemented on NoC","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Fault+and+Energy-Aware+Communication+Mapping+with+Guaranteed+Latency+for+Applications+Implemented+on+NoC%22+author%3D%22Sorin+Manolache%22&btnG=",""
"64","5.8182","DAC-2006-12(02)-0103.PDF","Xin Li","Projection-Based Statistical Analysis of Full-Chip Leakage Power with Non-Log-Normal Distributions","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Projection-Based+Statistical+Analysis+of+Full-Chip+Leakage+Power+with+Non-Log-Normal+Distributions%22+author%3D%22Xin+Li%22&btnG=",""
"52","4.7273","DAC-2006-12(10)-0931.PDF","Ping-Hung Yuh","Placement of Digital Microfluidic Biochips Using the T-tree Formulation","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Placement+of+Digital+Microfluidic+Biochips+Using+the+T-tree+Formulation%22+author%3D%22Ping-Hung+Yuh%22&btnG=",""
"153","13.9091","DAC-2006-12(01)-0057.PDF","Kanak Agarwal","Statistical Analysis of SRAM Cell Stability","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Statistical+Analysis+of+SRAM+Cell+Stability%22+author%3D%22Kanak+Agarwal%22&btnG=",""
"38","3.4545","DAC-2006-12(01)-0043.PDF","Ramkumar Jayaseelan","Exploiting Forwarding to Improve Data Bandwidth of Instruction-Set Extensions","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Exploiting+Forwarding+to+Improve+Data+Bandwidth+of+Instruction-Set+Extensions%22+author%3D%22Ramkumar+Jayaseelan%22&btnG=",""
"32","2.9091","DAC-2006-12(07)-0695.PDF","Pablo Viana","Configurable Cache Subsetting for Fast Cache Tuning","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Configurable+Cache+Subsetting+for+Fast+Cache+Tuning%22+author%3D%22Pablo+Viana%22&btnG=",""
"20","1.8182","DAC-2006-12(04)-0302.PDF","Yuantao Peng","Low-Power Repeater Insertion With Both Delay and Slew Rate Constraints","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Low-Power+Repeater+Insertion+With+Both+Delay+and+Slew+Rate+Constraints%22+author%3D%22Yuantao+Peng%22&btnG=",""
"17","1.5455","DAC-2006-12(01)-0053.PDF","Xinping Zhu","Prototyping a Fault-Tolerant Multiprocessor SoC with Run-time Fault Recovery","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Prototyping+a+Fault-Tolerant+Multiprocessor+SoC+with+Run-time+Fault+Recovery%22+author%3D%22Xinping+Zhu%22&btnG=",""
"27","2.4545","DAC-2006-12(05)-0413.PDF","Hari Ananthan and Kaushik Roy","A Fully Physical Model for Leakage Distribution under Process Variations in Nanoscale Double-Gate CMOS","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Fully+Physical+Model+for+Leakage+Distribution+under+Process+Variations+in+Nanoscale+Double-Gate+CMOS%22+author%3D%22Hari+Ananthan+and+Kaushik+Roy%22&btnG=",""
"9","0.7500","DAC-2005-11(02)-0163.PDF","Rong Jiang","A Linear Time Sparse Transformation and Reordering Algorithm for 3D BEM Capacitance Extraction","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Linear+Time+Sparse+Transformation+and+Reordering+Algorithm+for+3D+BEM+Capacitance+Extraction%22+author%3D%22Rong+Jiang%22&btnG=",""
"15","1.3636","DAC-2006-12(10)-1009.PDF","Rohan Mandrekar","System Level Signal and Power Integrity Analysis Methodology for System-In-Package Applications","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=System+Level+Signal+and+Power+Integrity+Analysis+Methodology+for+System-In-Package+Applications%22+author%3D%22Rohan+Mandrekar%22&btnG=",""
"24","2.1818","DAC-2006-12(09)-0857.PDF","Chirag S. Patel","Silicon Carrier for Computer Systems","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Silicon+Carrier+for+Computer+Systems%22+author%3D%22Chirag+S.+Patel%22&btnG=",""
"62","5.1667","DAC-2005-11(01)-0037.PDF","Afshin Abdollahi","An Effective Power Mode Transition Technique in MTCMOS Circuits","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=An+Effective+Power+Mode+Transition+Technique+in+MTCMOS+Circuits%22+author%3D%22Afshin+Abdollahi%22&btnG=",""
"17","1.5455","DAC-2006-12(01)-0085.PDF","Alistair Bruce","Maintaining Consistency Between SystemC and RTL System Designs","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Maintaining+Consistency+Between+SystemC+and+RTL+System+Designs%22+author%3D%22Alistair+Bruce%22&btnG=",""
"64","5.8182","DAC-2006-12(08)-0773.PDF","Rajesh Garg","A Design Approach for Radiation­hard Digital Electronics","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Design+Approach+for+Radiation%C2%ADhard+Digital+Electronics%22+author%3D%22Rajesh+Garg%22&btnG=",""
"267","22.2500","DAC-2005-11(06)-0523.PDF","Hongliang Chang","Full-Chip Analysis of Leakage Power Under Process Variations, Including Spatial Correlations","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Full-Chip+Analysis+of+Leakage+Power+Under+Process+Variations%2C+Including+Spatial+Correlations%22+author%3D%22Hongliang+Chang%22&btnG=",""
"121","10.0833","DAC-2005-11(06)-0535.PDF","Ashish Srivastava","Accurate and Efficient Gate-Level Parametric Yield Estimation Considering Correlated Variations in Leakage Power and Performance","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Accurate+and+Efficient+Gate-Level+Parametric+Yield+Estimation+Considering+Correlated+Variations+in+Leakage+Power+and+Performance%22+author%3D%22Ashish+Srivastava%22&btnG=",""
"8","0.7273","DAC-2006-12(07)-0679.PDF","Cristian Soviani","Synthesis of High-Performance Packet Processing Pipelines","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Synthesis+of+High-Performance+Packet+Processing+Pipelines%22+author%3D%22Cristian+Soviani%22&btnG=",""
"76","6.9091","DAC-2006-12(07)-0645.PDF","Joseph A. Paradiso","Systems for Human-Powered Mobile Computing","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Systems+for+Human-Powered+Mobile+Computing%22+author%3D%22Joseph+A.+Paradiso%22&btnG=",""
"11","1.0000","DAC-2006-12(01)-0093.PDF","Philippe Georgelin","Towards A C++-based Design Methodology Facilitating Sequential Equivalence Checking","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Towards+A+C%2B%2B-based+Design+Methodology+Facilitating+Sequential+Equivalence+Checking%22+author%3D%22Philippe+Georgelin%22&btnG=",""
"9","0.7500","DAC-2005-11(05)-0475.PDF","Shih-Hsu Huang","Race-Condition-Aware Clock Skew Scheduling","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Race-Condition-Aware+Clock+Skew+Scheduling%22+author%3D%22Shih-Hsu+Huang%22&btnG=",""
"24","2.1818","DAC-2006-12(03)-0205.PDF","Hao Yu","Fast Analysis of Structured Power Grid by Triangularization Based Structure Preserving Model Order Reduction","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Fast+Analysis+of+Structured+Power+Grid+by+Triangularization+Based+Structure+Preserving+Model+Order+Reduction%22+author%3D%22Hao+Yu%22&btnG=",""
"15","1.2500","DAC-2005-11(03)-0260.PDF","Xi Chen","Simulation Based Deadlock Analysis for System Level Designs","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Simulation+Based+Deadlock+Analysis+for+System+Level+Designs%22+author%3D%22Xi+Chen%22&btnG=",""
"17","1.4167","DAC-2005-11(05)-0439.PDF","Ken Eguro","Architecture-Adaptive Range Limit Windowing for Simulated Annealing FPGA Placement","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Architecture-Adaptive+Range+Limit+Windowing+for+Simulated+Annealing+FPGA+Placement%22+author%3D%22Ken+Eguro%22&btnG=",""
"161","13.4167","DAC-2005-11(01)-0083.PDF","Lizheng Zhang","Correlation-Preserved Non-Gaussian Statistical Timing Analysis with Quadratic","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Correlation-Preserved+Non-Gaussian+Statistical+Timing+Analysis+with+Quadratic%22+author%3D%22Lizheng+Zhang%22&btnG=",""
"66","6.0000","DAC-2006-12(05)-0429.PDF","Huaizhi Wu","Timing-Constrained and Voltage-Island-Aware Voltage Assignment","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Timing-Constrained+and+Voltage-Island-Aware+Voltage+Assignment%22+author%3D%22Huaizhi+Wu%22&btnG=",""
"51","4.2500","DAC-2005-11(02)-0170.PDF","Hang Li","Partitioning-Based Approach to Fast On-Chip Decap Budgeting and Minimization","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Partitioning-Based+Approach+to+Fast+On-Chip+Decap+Budgeting+and+Minimization%22+author%3D%22Hang+Li%22&btnG=",""
"71","5.9167","DAC-2005-11(05)-0471.PDF","Grace Nordin","Automatic Generation of Customized Discrete Fourier Transform Ips","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Automatic+Generation+of+Customized+Discrete+Fourier+Transform+Ips%22+author%3D%22Grace+Nordin%22&btnG=",""
"90","8.1818","DAC-2006-12(09)-0845.PDF","Srinivasan Murali","A Multi-Path Routing Strategy with Guaranteed In-Order Packet Delivery and Fault-Tolerance for Networks on Chip","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Multi-Path+Routing+Strategy+with+Guaranteed+In-Order+Packet+Delivery+and+Fault-Tolerance+for+Networks+on+Chip%22+author%3D%22Srinivasan+Murali%22&btnG=",""
"12","1.0909","DAC-2006-12(07)-0669.PDF","Levent Aksoy","Optimization of Area under a Delay Constraint in Digital Filter Synthesis Using SAT-Based Integer Linear Programming","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Optimization+of+Area+under+a+Delay+Constraint+in+Digital+Filter+Synthesis+Using+SAT-Based+Integer+Linear+Programming%22+author%3D%22Levent+Aksoy%22&btnG=",""
"19","1.7273","DAC-2006-12(09)-0853.PDF","Kaushik Sheth","The Importance of Adopting a Package-Aware Chip Design Flow","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=The+Importance+of+Adopting+a+Package-Aware+Chip+Design+Flow%22+author%3D%22Kaushik+Sheth%22&btnG=",""
"25","2.2727","DAC-2006-12(03)-0217.PDF","Min Zhao","A Fast On-Chip Decoupling Capacitance Budgeting Algorithm Using Macromodeling and Linear Programming","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Fast+On-Chip+Decoupling+Capacitance+Budgeting+Algorithm+Using+Macromodeling+and+Linear+Programming%22+author%3D%22Min+Zhao%22&btnG=",""
"22","2.0000","DAC-2006-12(10)-0919.PDF","Constantin Pistol","Design Automation for DNA Self-Assembled Nanostructures","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Design+Automation+for+DNA+Self-Assembled+Nanostructures%22+author%3D%22Constantin+Pistol%22&btnG=",""
"47","4.2727","DAC-2006-12(10)-0925.PDF","William L. Hwang","Automated Design of Pin-Constrained Digital Microfluidic Arrays for Lab-on-a-Chip Applications","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Automated+Design+of+Pin-Constrained+Digital+Microfluidic+Arrays+for+Lab-on-a-Chip+Applications%22+author%3D%22William+L.+Hwang%22&btnG=",""
"64","5.3333","DAC-2005-11(09)-0837.PDF","Dong-U Lee","Bit-Width Optimization via Affine Arithmetic","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Bit-Width+Optimization+via+Affine+Arithmetic%22+author%3D%22Dong-U+Lee%22&btnG=",""
"25","2.2727","DAC-2006-12(06)-0580.PDF","Deming Chen","Optimality Study of Resource Binding with Multi-Vdds","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Optimality+Study+of+Resource+Binding+with+Multi-Vdds%22+author%3D%22Deming+Chen%22&btnG=",""
"5","0.4167","DAC-2005-11(04)-0373.PDF","Tsutomu Sasao and Munehiro Matsuura","BDD Representation for Incompletely Specified Multiple-Output Logic Functions and Its Applications to Functional Decomposition","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=BDD+Representation+for+Incompletely+Specified+Multiple-Output+Logic+Functions+and+Its+Applications+to+Functional+Decomposition%22+author%3D%22Tsutomu+Sasao+and+Munehiro+Matsuura%22&btnG=",""
"76","6.9091","DAC-2006-12(11)-1057.PDF","Eric Karl","Reliability Modeling and Management in Dynamic Microprocessor-Based Systems","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Reliability+Modeling+and+Management+in+Dynamic+Microprocessor-Based+Systems%22+author%3D%22Eric+Karl%22&btnG=",""
"62","5.6364","DAC-2006-12(01)-0090.PDF","Stuart Swan","SystemC Transaction Level Models And RTL Verification","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=SystemC+Transaction+Level+Models+And+RTL+Verification%22+author%3D%22Stuart+Swan%22&btnG=",""
"127","11.5455","DAC-2006-12(08)-0809.PDF","Kaustav Banerjee and Navin Srivastava","Are Carbon Nanotubes the Future of VLSI Interconnections?","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Are+Carbon+Nanotubes+the+Future+of+VLSI+Interconnections%3F%22+author%3D%22Kaustav+Banerjee+and+Navin+Srivastava%22&btnG=",""
"48","4.0000","DAC-2005-11(05)-0463.PDF","Hari Mony","Exploiting Suspected Redundancy without Proving It","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Exploiting+Suspected+Redundancy+without+Proving+It%22+author%3D%22Hari+Mony%22&btnG=",""
"33","2.7500","DAC-2005-11(01)-0023.PDF","Anish Muttreja","Hybrid Simulation for Embedded Software Energy Estimation","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Hybrid+Simulation+for+Embedded+Software+Energy+Estimation%22+author%3D%22Anish+Muttreja%22&btnG=",""
"7","0.6364","DAC-2006-12(11)-1083.PDF","Mango C.-T. Chao","Unknown-Tolerance Analysis and Test-Quality Control for Test Response Compaction using Space Compactors","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Unknown-Tolerance+Analysis+and+Test-Quality+Control+for+Test+Response+Compaction+using+Space+Compactors%22+author%3D%22Mango+C.-T.+Chao%22&btnG=",""
"31","2.8182","DAC-2006-12(05)-0439.PDF","Shih-Hsu Huang","Register Binding for Clock Period Minimization","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Register+Binding+for+Clock+Period+Minimization%22+author%3D%22Shih-Hsu+Huang%22&btnG=",""
"146","13.2727","DAC-2006-12(03)-0199.PDF","Sanjay Pant","Power Grid Physics and Implications for CAD","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Power+Grid+Physics+and+Implications+for+CAD%22+author%3D%22Sanjay+Pant%22&btnG=",""
"6","0.5455","DAC-2006-12(11)-1069.PDF","Guy Dupenloup","Transistor Abstraction for the Functional Verification of FPGAs","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Transistor+Abstraction+for+the+Functional+Verification+of+FPGAs%22+author%3D%22Guy+Dupenloup%22&btnG=",""
"7","0.6364","DAC-2006-12(01)-0079.PDF","David Brier","Use of C/C++ Models for Architecture Exploration and Verification of DSPs","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Use+of+C%2FC%2B%2B+Models+for+Architecture+Exploration+and+Verification+of+DSPs%22+author%3D%22David+Brier%22&btnG=",""
"47","3.6154","DAC-2004-10(10)-0924.PDF","Chidamber Kulkarni, Gordon Brebner, Graham Schelle","Mapping a Domain Specific Language to a Platform FPGA","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Mapping+a+Domain+Specific+Language+to+a+Platform+FPGA%22+author%3D%22Chidamber+Kulkarni%2C+Gordon+Brebner%2C+Graham+Schelle%22&btnG=",""
"22","2.0000","DAC-2006-12(06)-0586.PDF","Lin Zhong","Energy-Efficient Design of a Multimedia Messaging System for Mobile Devices","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Energy-Efficient+Design+of+a+Multimedia+Messaging+System+for+Mobile+Devices%22+author%3D%22Lin+Zhong%22&btnG=",""
"73","6.0833","DAC-2005-11(04)-0359.PDF","Jie Yang§","Advanced Timing Analysis Based on Post-OPC Extraction of Critical Dimensions","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Advanced+Timing+Analysis+Based+on+Post-OPC+Extraction+of+Critical+Dimensions%22+author%3D%22Jie+Yang%C2%A7%22&btnG=",""
"17","1.4167","DAC-2005-11(07)-0638.PDF","Jihong Ren and Mark Greenstreet","A Unified Optimization Framework for Equalization Filter Synthesis","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Unified+Optimization+Framework+for+Equalization+Filter+Synthesis%22+author%3D%22Jihong+Ren+and+Mark+Greenstreet%22&btnG=",""
"18","1.6364","DAC-2006-12(07)-0675.PDF","Jason Cong","Behavior and Communication Co-Optimization for Systems with Sequential Communication Media","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Behavior+and+Communication+Co-Optimization+for+Systems+with+Sequential+Communication+Media%22+author%3D%22Jason+Cong%22&btnG=",""
"36","3.0000","DAC-2005-11(01)-0005.PDF","William Heidergott","SEU Tolerant Device, Circuit and Processor Design","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=SEU+Tolerant+Device%2C+Circuit+and+Processor+Design%22+author%3D%22William+Heidergott%22&btnG=",""
"38","3.1667","DAC-2005-11(05)-0479.PDF","Swarup Bhunia","A Novel Synthesis Approach for Active Leakage Power Reduction Using Dynamic Supply Gating","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Novel+Synthesis+Approach+for+Active+Leakage+Power+Reduction+Using+Dynamic+Supply+Gating%22+author%3D%22Swarup+Bhunia%22&btnG=",""
"88","7.3333","DAC-2005-11(05)-0445.PDF","Himanshu Jain","Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Word+Level+Predicate+Abstraction+and+Refinement+for+Verifying+RTL+Verilog%22+author%3D%22Himanshu+Jain%22&btnG=",""
"62","5.6364","DAC-2006-12(09)-0911.PDF","F.Herrera","A Framework for Embedded System Specification under Different Models of Computation in SystemC","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Framework+for+Embedded+System+Specification+under+Different+Models+of+Computation+in+SystemC%22+author%3D%22F.Herrera%22&btnG=",""
"20","1.8182","DAC-2006-12(03)-0235.PDF","Chao Wang","Predicate Learning and Selective Theory Deduction for a Difference Logic Solver","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Predicate+Learning+and+Selective+Theory+Deduction+for+a+Difference+Logic+Solver%22+author%3D%22Chao+Wang%22&btnG=",""
"3","0.2500","DAC-2005-11(02)-0186.PDF","Haihua Su","A Noise-Driven Effective Capacitance Method With Fast Embedded Noise Rule Calculation for Functional Noise Analysis","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Noise-Driven+Effective+Capacitance+Method+With+Fast+Embedded+Noise+Rule+Calculation+for+Functional+Noise+Analysis%22+author%3D%22Haihua+Su%22&btnG=",""
"50","4.1667","DAC-2005-11(03)-0244.PDF","Pallav Gupta","Efficient Fingerprint-based User Authentication for Embedded Systems","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Efficient+Fingerprint-based+User+Authentication+for+Embedded+Systems%22+author%3D%22Pallav+Gupta%22&btnG=",""
"32","2.9091","DAC-2006-12(07)-0701.PDF","Lei Yang","High-Performance Operating System Controlled Memory Compression","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=High-Performance+Operating+System+Controlled+Memory+Compression%22+author%3D%22Lei+Yang%22&btnG=",""
"66","6.0000","DAC-2006-12(02)-0121.PDF","De-Shiuan Chiou","Timing Driven Power Gating","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Timing+Driven+Power+Gating%22+author%3D%22De-Shiuan+Chiou%22&btnG=",""
"26","2.3636","DAC-2006-12(02)-0109.PDF","Hyung-Ock Kim","Physical Design Methodology of Power Gating Circuits for Standard-Cell-Based Design","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Physical+Design+Methodology+of+Power+Gating+Circuits+for+Standard-Cell-Based+Design%22+author%3D%22Hyung-Ock+Kim%22&btnG=",""
"92","7.0769","DAC-2004-10(10)-0928.PDF","Irith Pomeranz","On the Generation of Scan-Based Test Sets with Reachable States for Testing under Functional Operation Conditions","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=On+the+Generation+of+Scan-Based+Test+Sets+with+Reachable+States+for+Testing+under+Functional+Operation+Conditions%22+author%3D%22Irith+Pomeranz%22&btnG=",""
"4","0.3077","DAC-2004-10(10)-0900.PDF","Li Ding, Pinaki Mazumder","A Novel Technique to Improve Noise Immunity of CMOS Dynamic Logic Circuits","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Novel+Technique+to+Improve+Noise+Immunity+of+CMOS+Dynamic+Logic+Circuits%22+author%3D%22Li+Ding%2C+Pinaki+Mazumder%22&btnG=",""
"39","3.2500","DAC-2005-11(09)-0801.PDF","Amit Chowdhary","How Accurately Can We Model Timing In A Placement Engine?","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=How+Accurately+Can+We+Model+Timing+In+A+Placement+Engine%3F%22+author%3D%22Amit+Chowdhary%22&btnG=",""
"60","5.4545","DAC-2006-12(01)-0049.PDF","Ilya Issenin","Multiprocessor System-on-Chip Data Reuse Analysis for Exploring Customized Memory Hierarchies","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Multiprocessor+System-on-Chip+Data+Reuse+Analysis+for+Exploring+Customized+Memory+Hierarchies%22+author%3D%22Ilya+Issenin%22&btnG=",""
"23","2.0909","DAC-2006-12(08)-0797.PDF","Frank Huebbers","Computation of Accurate Interconnect Process Parameter Values for Performance Corners under Process Variations","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Computation+of+Accurate+Interconnect+Process+Parameter+Values+for+Performance+Corners+under+Process+Variations%22+author%3D%22Frank+Huebbers%22&btnG=",""
"31","2.3846","DAC-2004-10(08)-0747.PDF","Nobuyuki Ohba, Kohji Takano","An SoC Design Methodology Using FPGAs and Embedded Microprocessors","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=An+SoC+Design+Methodology+Using+FPGAs+and+Embedded+Microprocessors%22+author%3D%22Nobuyuki+Ohba%2C+Kohji+Takano%22&btnG=",""
"8","0.6667","DAC-2005-11(04)-0341.PDF","Ho Young Kim and Tag Gon Kim","Performance Simulation Modeling for Fast Evaluation  of Pipelined Scalar Processor by Evaluation Reuse","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Performance+Simulation+Modeling+for+Fast+Evaluation++of+Pipelined+Scalar+Processor+by+Evaluation+Reuse%22+author%3D%22Ho+Young+Kim+and+Tag+Gon+Kim%22&btnG=",""
"25","2.0833","DAC-2005-11(07)-0607.PDF","Tejas M. Bhatt","Matlab as a Development Environment for FPGA Design","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Matlab+as+a+Development+Environment+for+FPGA+Design%22+author%3D%22Tejas+M.+Bhatt%22&btnG=",""
"39","3.5455","DAC-2006-12(07)-0689.PDF","Sang-Il Han","Buffer Memory Optimization for Video Codec Application Modeled in Simulink","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Buffer+Memory+Optimization+for+Video+Codec+Application+Modeled+in+Simulink%22+author%3D%22Sang-Il+Han%22&btnG=",""
"12","1.0909","DAC-2006-12(04)-0332.PDF","Alon Gluska","Practical Methods in Coverage-Oriented Verification of the Merom Microprocessor","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Practical+Methods+in+Coverage-Oriented+Verification+of+the+Merom+Microprocessor%22+author%3D%22Alon+Gluska%22&btnG=",""
"12","1.0909","DAC-2006-12(11)-1073.PDF","Mohammad Awedh","Automatic Invariant Strengthening to Prove Properties in Bounded Model Checking","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Automatic+Invariant+Strengthening+to+Prove+Properties+in+Bounded+Model+Checking%22+author%3D%22Mohammad+Awedh%22&btnG=",""
"179","16.2727","DAC-2006-12(09)-0899.PDF","Sander Stuijk","Exploring Trade­-Offs in Buffer Requirements and Throughput Constraints for Synchronous Dataow Graphs","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Exploring+Trade%C2%AD-Offs+in+Buffer+Requirements+and+Throughput+Constraints+for+Synchronous+Data%03ow+Graphs%22+author%3D%22Sander+Stuijk%22&btnG=",""
"53","4.4167","DAC-2005-11(07)-0632.PDF","Yang Xu","Optimization with Ellipsoidal uncertainty for Robust Analog IC design","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Optimization+with+Ellipsoidal+uncertainty+for+Robust+Analog+IC+design%22+author%3D%22Yang+Xu%22&btnG=",""
"44","3.6667","DAC-2005-11(08)-0712.PDF","Yan Luo","Low Power Network Processor Design Using Clock Gating","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Low+Power+Network+Processor+Design+Using+Clock+Gating%22+author%3D%22Yan+Luo%22&btnG=",""
"9","0.7500","DAC-2005-11(08)-0706.PDF","John Wei and Chris Rowen","Implementing Low-Power Configurable Processors — Practical Options and Tradeoffs","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Implementing+Low-Power+Configurable+Processors+%E2%80%94+Practical+Options+and+Tradeoffs%22+author%3D%22John+Wei+and+Chris+Rowen%22&btnG=",""
"24","2.1818","DAC-2006-12(02)-0117.PDF","Lei Cheng","A Fast Simultaneous Input Vector Generation and Gate Replacement Algorithm for Leakage Power Reduction","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Fast+Simultaneous+Input+Vector+Generation+and+Gate+Replacement+Algorithm+for+Leakage+Power+Reduction%22+author%3D%22Lei+Cheng%22&btnG=",""
"33","3.0000","DAC-2006-12(10)-0935.PDF","Mark Budnik","A High Density, Carbon Nanotube Capacitor for Decoupling Applications","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+High+Density%2C+Carbon+Nanotube+Capacitor+for+Decoupling+Applications%22+author%3D%22Mark+Budnik%22&btnG=",""
"146","13.2727","DAC-2006-12(02)-0113.PDF","Kaijian Shi","Challenges in Sleep Transistor Design and Implementation in Low-Power Designs","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Challenges+in+Sleep+Transistor+Design+and+Implementation+in+Low-Power+Designs%22+author%3D%22Kaijian+Shi%22&btnG=",""
"45","3.7500","DAC-2005-11(02)-0176.PDF","Yongqiang Lu","Navigating Registers in Placement for Clock Network Minimization","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Navigating+Registers+in+Placement+for+Clock+Network+Minimization%22+author%3D%22Yongqiang+Lu%22&btnG=",""
"17","1.5455","DAC-2006-12(11)-1095.PDF","Harald Vranken","Fault Detection and Diagnosis with Parity Trees for Space Compaction of Test Responses","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Fault+Detection+and+Diagnosis+with+Parity+Trees+for+Space+Compaction+of+Test+Responses%22+author%3D%22Harald+Vranken%22&btnG=",""
"205","18.6364","DAC-2006-12(07)-0651.PDF","Aman Kansal","Harvesting Aware Power Management for Sensor Networks","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Harvesting+Aware+Power+Management+for+Sensor+Networks%22+author%3D%22Aman+Kansal%22&btnG=",""
"15","1.3636","DAC-2006-12(03)-0211.PDF","Praveen Ghanta","Stochastic Variational Analysis of Large Power Grids Considering Intra-die Correlations","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Stochastic+Variational+Analysis+of+Large+Power+Grids+Considering+Intra-die+Correlations%22+author%3D%22Praveen+Ghanta%22&btnG=",""
"7","0.5833","DAC-2005-11(09)-0789.PDF","Sadik Ezer","Smart Diagnostics for Configurable Processor Verification","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Smart+Diagnostics+for+Configurable+Processor+Verification%22+author%3D%22Sadik+Ezer%22&btnG=",""
"15","1.3636","DAC-2006-12(11)-1109.PDF","Chiu-wing Sham","Optimal Cell Flipping in Placement and Floorplanning","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Optimal+Cell+Flipping+in+Placement+and+Floorplanning%22+author%3D%22Chiu-wing+Sham%22&btnG=",""
"138","11.5000","DAC-2005-11(09)-0825.PDF","Fei Su and Krishnendu Chakrabarty","Unified High-Level Synthesis and Module Placement for Defect-Tolerant Microfluidic Biochips","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Unified+High-Level+Synthesis+and+Module+Placement+for+Defect-Tolerant+Microfluidic+Biochips%22+author%3D%22Fei+Su+and+Krishnendu+Chakrabarty%22&btnG=",""
"44","3.6667","DAC-2005-11(09)-0831.PDF","Jianwen Zhu","Towards Scalable Flow and Context Sensitive Pointer Analysis","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Towards+Scalable+Flow+and+Context+Sensitive+Pointer+Analysis%22+author%3D%22Jianwen+Zhu%22&btnG=",""
"110","9.1667","DAC-2005-11(09)-0819.PDF","Marc Geilen","Minimising Buffer Requirements of Synchronous Dataflow Graphs with Model Checking","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Minimising+Buffer+Requirements+of+Synchronous+Dataflow+Graphs+with+Model+Checking%22+author%3D%22Marc+Geilen%22&btnG=",""
"27","2.4545","DAC-2006-12(11)-1041.PDF","Matthew R. Guthaus","Clock Buffer and Wire Sizing Using Sequential Programming","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Clock+Buffer+and+Wire+Sizing+Using+Sequential+Programming%22+author%3D%22Matthew+R.+Guthaus%22&btnG=",""
"63","5.7273","DAC-2006-12(06)-0592.PDF","Bren C. Mochocki","Signature-Based Workload Estimation for Mobile 3D Graphics","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Signature-Based+Workload+Estimation+for+Mobile+3D+Graphics%22+author%3D%22Bren+C.+Mochocki%22&btnG=",""
"44","4.0000","DAC-2006-12(08)-0755.PDF","Huang-Yu Chen","Novel Full-Chip Gridless Routing Considering Double-Via Insertion","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Novel+Full-Chip+Gridless+Routing+Considering+Double-Via+Insertion%22+author%3D%22Huang-Yu+Chen%22&btnG=",""
"42","3.8182","DAC-2006-12(06)-0574.PDF","Yuanfang Hu","Communication Latency Aware Low Power NoC Synthesis","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Communication+Latency+Aware+Low+Power+NoC+Synthesis%22+author%3D%22Yuanfang+Hu%22&btnG=",""
"9","0.7500","DAC-2005-11(05)-0451.PDF","G. Parthasarathy","Structural Search for RTL with Predicate Learning","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Structural+Search+for+RTL+with+Predicate+Learning%22+author%3D%22G.+Parthasarathy%22&btnG=",""
"38","3.4545","DAC-2006-12(09)-0905.PDF","Wolfgang Klingauf","GreenBus - A Generic Interconnect Fabric for Transaction Level Modelling","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=GreenBus+-+A+Generic+Interconnect+Fabric+for+Transaction+Level+Modelling%22+author%3D%22Wolfgang+Klingauf%22&btnG=",""
"4","0.3636","DAC-2006-12(10)-1013.PDF","Wm. Bereza","Pre-emphasis & Equalization Link Estimator to Address the Effects of Signal Integrity Limitations","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Pre-emphasis+%26+Equalization+Link+Estimator+to+Address+the+Effects+of+Signal+Integrity+Limitations%22+author%3D%22Wm.+Bereza%22&btnG=",""
"114","10.3636","DAC-2006-12(08)-0807.PDF","Shekhar Borkar","Electronics Beyond Nano-scale CMOS","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Electronics+Beyond+Nano-scale+CMOS%22+author%3D%22Shekhar+Borkar%22&btnG=",""
"129","10.7500","DAC-2005-11(04)-0369.PDF","Joydeep Mitra","RET-Aware Detailed Routing Using Fast Lithography Simulations","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=RET-Aware+Detailed+Routing+Using+Fast+Lithography+Simulations%22+author%3D%22Joydeep+Mitra%22&btnG=",""
"476","43.2727","DAC-2006-12(11)-1047.PDF","Rakesh Vattikonda","Modeling and Minimization of PMOS NBTI Effect for Robust Nanometer Design","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Modeling+and+Minimization+of+PMOS+NBTI+Effect+for+Robust+Nanometer+Design%22+author%3D%22Rakesh+Vattikonda%22&btnG=",""
"7","0.6364","DAC-2006-12(11)-1053.PDF","Chuanyi Yang","A Parallel Low-Rank Multilevel Matrix Compression Algorithm for Parasitic Extraction of Electrically Large Structures","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Parallel+Low-Rank+Multilevel+Matrix+Compression+Algorithm+for+Parasitic+Extraction+of+Electrically+Large+Structures%22+author%3D%22Chuanyi+Yang%22&btnG=",""
"5","0.4167","DAC-2005-11(06)-0521.PDF","Chair: Gabe Moretti","Is Methodology the Highway Out of Verification Hell?","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Is+Methodology+the+Highway+Out+of+Verification+Hell%3F%22+author%3D%22Chair%3A+Gabe+Moretti%22&btnG=",""
"15","1.3636","DAC-2006-12(04)-0326.PDF","Amitava Majumdar","Hold Time Validation on Silicon and the Relevance of Hazards in Timing Analysis","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Hold+Time+Validation+on+Silicon+and+the+Relevance+of+Hazards+in+Timing+Analysis%22+author%3D%22Amitava+Majumdar%22&btnG=",""
"97","8.0833","DAC-2005-11(05)-0485.PDF","K. Nepal","Designing Logic Circuits for Probabilistic Computation in the Presence of Noise","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Designing+Logic+Circuits+for+Probabilistic+Computation+in+the+Presence+of+Noise%22+author%3D%22K.+Nepal%22&btnG=",""
"5","0.4545","DAC-2006-12(04)-0314.PDF","Vikram Iyengar","A Flexible and Scalable Methodology for GHz-Speed Structural Test","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Flexible+and+Scalable+Methodology+for+GHz-Speed+Structural+Test%22+author%3D%22Vikram+Iyengar%22&btnG=",""
"25","2.2727","DAC-2006-12(10)-0939.PDF","Josep Carmona","State Encoding of Large Asynchronous Controllers","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=State+Encoding+of+Large+Asynchronous+Controllers%22+author%3D%22Josep+Carmona%22&btnG=",""
"27","2.2500","DAC-2005-11(02)-0147.PDF","Xin Hu","Analysis of Full-Wave Conductor System Impedance over Substrate Using Novel Integration Techniques","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Analysis+of+Full-Wave+Conductor+System+Impedance+over+Substrate+Using+Novel+Integration+Techniques%22+author%3D%22Xin+Hu%22&btnG=",""
"19","1.5833","DAC-2005-11(02)-0190.PDF","Chong Zhao","Constraint-Aware Robustness Insertion for Optimal Noise-Tolerance Enhancement in VLSI Circuits","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Constraint-Aware+Robustness+Insertion+for+Optimal+Noise-Tolerance+Enhancement+in+VLSI+Circuits%22+author%3D%22Chong+Zhao%22&btnG=",""
"55","4.5833","DAC-2005-11(03)-0285.PDF","Ruchir Puri","Keeping Hot Chips Cool","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Keeping+Hot+Chips+Cool%22+author%3D%22Ruchir+Puri%22&btnG=",""
"18","1.5000","DAC-2005-11(03)-0291.PDF","Jean-Samuel Chenard","Design Methodology for Wireless Nodes with Printed Antennas","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Design+Methodology+for+Wireless+Nodes+with+Printed+Antennas%22+author%3D%22Jean-Samuel+Chenard%22&btnG=",""
"2","0.1667","DAC-2005-11(09)-0779.PDF","Allon Adir","VLIW – A Case Study of Parallelism Verification","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=VLIW+%E2%80%93+A+Case+Study+of+Parallelism+Verification%22+author%3D%22Allon+Adir%22&btnG=",""
"37","3.3636","DAC-2006-12(11)-1099.PDF","J. E. Nelson","Multiple-Detect ATPG Based on Physical Neighborhoods","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Multiple-Detect+ATPG+Based+on+Physical+Neighborhoods%22+author%3D%22J.+E.+Nelson%22&btnG=",""
"37","2.8462","DAC-2004-10(09)-0860.PDF","Sheldon X.-D. Tan, Weikun Guo, Zhenyu Qi","Hierarchical Approach to Exact Symbolic Analysis of Large Analog Circuits","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Hierarchical+Approach+to+Exact+Symbolic+Analysis+of+Large+Analog+Circuits%22+author%3D%22Sheldon+X.-D.+Tan%2C+Weikun+Guo%2C+Zhenyu+Qi%22&btnG=",""
"13","1.1818","DAC-2006-12(06)-0562.PDF","Jianli Zhuo","Extending the Lifetime of Fuel Cell Based Hybrid Systems","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Extending+the+Lifetime+of+Fuel+Cell+Based+Hybrid+Systems%22+author%3D%22Jianli+Zhuo%22&btnG=",""
"10","0.9091","DAC-2006-12(07)-0663.PDF","Sujan Pandey","Statistical On-Chip Communication Bus Synthesis and Voltage Scaling Under Timing Yield Constraint","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Statistical+On-Chip+Communication+Bus+Synthesis+and+Voltage+Scaling+Under+Timing+Yield+Constraint%22+author%3D%22Sujan+Pandey%22&btnG=",""
"153","12.7500","DAC-2005-11(08)-0726.PDF","Marvin Tom","Logic Block Clustering of Large Designs for Channel­Width Constrained FPGAs","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Logic+Block+Clustering+of+Large+Designs+for+Channel%C2%ADWidth+Constrained+FPGAs%22+author%3D%22Marvin+Tom%22&btnG=",""
"45","3.7500","DAC-2005-11(07)-0612.PDF","Ali Iranli","Dynamic Tone Mapping for Backlight Scaling","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Dynamic+Tone+Mapping+for+Backlight+Scaling%22+author%3D%22Ali+Iranli%22&btnG=",""
"4","0.3333","DAC-2005-11(06)-0503.PDF","Brent Goplen","Net Weighting to Reduce Repeater Counts during Placement","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Net+Weighting+to+Reduce+Repeater+Counts+during+Placement%22+author%3D%22Brent+Goplen%22&btnG=",""
"10","0.8333","DAC-2005-11(01)-0017.PDF","Peter Petrov","Energy-­Efficient Physically Tagged Caches for Embedded Processors","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Energy-%C2%ADEfficient+Physically+Tagged+Caches+for+Embedded+Processors%22+author%3D%22Peter+Petrov%22&btnG=",""
"7","0.6364","DAC-2006-12(11)-1089.PDF","Grzegorz Mrugalski","Test Response Compactor with Programmable Selector","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Test+Response+Compactor+with+Programmable+Selector%22+author%3D%22Grzegorz+Mrugalski%22&btnG=",""
"20","1.6667","DAC-2005-11(05)-0457.PDF","Markus Wedler","Normalization at the Arithmetic Bit Level","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Normalization+at+the+Arithmetic+Bit+Level%22+author%3D%22Markus+Wedler%22&btnG=",""
"24","2.1818","DAC-2006-12(06)-0604.PDF","Ali Iranli","Backlight Dimming in Power-Aware Mobile Displays","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Backlight+Dimming+in+Power-Aware+Mobile+Displays%22+author%3D%22Ali+Iranli%22&btnG=",""
"80","7.2727","DAC-2006-12(08)-0801.PDF","Ke Cao","Standard Cell Characterization Considering Lithography Induced Variations","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Standard+Cell+Characterization+Considering+Lithography+Induced+Variations%22+author%3D%22Ke+Cao%22&btnG=",""
"111","10.0909","DAC-2006-12(05)-0433.PDF","Jason Cong and Zhiru Zhang","An Efficient and Versatile Scheduling Algorithm Based On SDC Formulation","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=An+Efficient+and+Versatile+Scheduling+Algorithm+Based+On+SDC+Formulation%22+author%3D%22Jason+Cong+and+Zhiru+Zhang%22&btnG=",""
"39","3.5455","DAC-2006-12(11)-1103.PDF","Michael D. Moffitt","Constraint-Driven Floorplan Repair","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Constraint-Driven+Floorplan+Repair%22+author%3D%22Michael+D.+Moffitt%22&btnG=",""
"13","1.0833","DAC-2005-11(09)-0813.PDF","Yuantao Peng","Engineering a Fast Repeater Insertion Solver for Power Minimization Using the Ellipsoid Method","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Engineering+a+Fast+Repeater+Insertion+Solver+for+Power+Minimization+Using+the+Ellipsoid+Method%22+author%3D%22Yuantao+Peng%22&btnG=",""
"26","2.3636","DAC-2006-12(11)-1063.PDF","Xiushan Feng","Early Cutpoint Insertion for High-Level Software vs. RTL Formal Combinational Equivalence Verification","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Early+Cutpoint+Insertion+for+High-Level+Software+vs.+RTL+Formal+Combinational+Equivalence+Verification%22+author%3D%22Xiushan+Feng%22&btnG=",""
"4","0.3636","DAC-2006-12(11)-1077.PDF","Prakash M. Peranandam","Fast Falsification Based on Symbolic Bounded Property Checking","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Fast+Falsification+Based+on+Symbolic+Bounded+Property+Checking%22+author%3D%22Prakash+M.+Peranandam%22&btnG=",""
"67","6.0909","DAC-2006-12(08)-0785.PDF","Peng Yu","Process Variation Aware OPC with Variational Lithography Modeling","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Process+Variation+Aware+OPC+with+Variational+Lithography+Modeling%22+author%3D%22Peng+Yu%22&btnG=",""
"58","5.2727","DAC-2006-12(08)-0791.PDF","Sarvesh Bhardwaj","Modeling of Intra-die Process Variations for Accurate Analysis and Optimization of Nanoscale","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Modeling+of+Intra-die+Process+Variations+for+Accurate+Analysis+and+Optimization+of+Nanoscale%22+author%3D%22Sarvesh+Bhardwaj%22&btnG=",""
"123","10.2500","DAC-2005-11(04)-0353.PDF","V. Kheterpal","Design Methodology for IC Manufacturability Based on Regular Logic-Bricks","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Design+Methodology+for+IC+Manufacturability+Based+on+Regular+Logic-Bricks%22+author%3D%22V.+Kheterpal%22&btnG=",""
"48","4.0000","DAC-2005-11(04)-0379.PDF","Afshin Abdollahi","A New Canonical Form for Fast Boolean Matching in Logic Synthesis and Verification","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+New+Canonical+Form+for+Fast+Boolean+Matching+in+Logic+Synthesis+and+Verification%22+author%3D%22Afshin+Abdollahi%22&btnG=",""
"96","8.7273","DAC-2006-12(04)-0320.PDF","Nisar Ahmed","Timing-Based Delay Test for Screening Small Delay Defects","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Timing-Based+Delay+Test+for+Screening+Small+Delay+Defects%22+author%3D%22Nisar+Ahmed%22&btnG=",""
"55","5.0000","DAC-2006-12(02)-0137.PDF","Hyung Gyu Lee","Design Space Exploration and Prototyping for On-chip Multimedia Applications","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Design+Space+Exploration+and+Prototyping+for+On-chip+Multimedia+Applications%22+author%3D%22Hyung+Gyu+Lee%22&btnG=",""
"3","0.2500","DAC-2005-11(02)-0153.PDF","Michael Beattie","Spatially Distributed 3D Circuit Models","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Spatially+Distributed+3D+Circuit+Models%22+author%3D%22Michael+Beattie%22&btnG=",""
"26","2.3636","DAC-2006-12(09)-0867.PDF","Hamid Hatamkhani","Power-Centric Design of High-Speed I/Os","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Power-Centric+Design+of+High-Speed+I%2FOs%22+author%3D%22Hamid+Hatamkhani%22&btnG=",""
"25","2.0833","DAC-2005-11(04)-0385.PDF","Xiao Yu Li","Effective Bounding Techniques For Solving Unate and Binate Covering Problems","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Effective+Bounding+Techniques+For+Solving+Unate+and+Binate+Covering+Problems%22+author%3D%22Xiao+Yu+Li%22&btnG=",""
"11","0.9167","DAC-2005-11(04)-0391.PDF","Yayun Wan","Operator-based Model-Order Reduction of Linear Periodically Time-Varying Systems","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Operator-based+Model-Order+Reduction+of+Linear+Periodically+Time-Varying+Systems%22+author%3D%22Yayun+Wan%22&btnG=",""
"65","5.4167","DAC-2005-11(09)-0783.PDF","Ilya Wagner","An Automatic Approach to Test Generation Via Activity Monitors","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=An+Automatic+Approach+to+Test+Generation+Via+Activity+Monitors%22+author%3D%22Ilya+Wagner%22&btnG=",""
"12","1.0909","DAC-2006-12(01)-0073.PDF","Jie Yang","An Up-stream Design Auto-fix Flow for Manufacturability Enhancement","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=An+Up-stream+Design+Auto-fix+Flow+for+Manufacturability+Enhancement%22+author%3D%22Jie+Yang%22&btnG=",""
"2","0.1538","DAC-2004-10(06)-0562.PDF","Xiaoping Hu, Radu Marculescu","Adaptive Data Partitioning for Ambient Multimedia","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Adaptive+Data+Partitioning+for+Ambient+Multimedia%22+author%3D%22Xiaoping+Hu%2C+Radu+Marculescu%22&btnG=",""
"45","3.7500","DAC-2005-11(04)-0345.PDF","Dohyung Kim","Trace-Driven HW/SW Cosimulation Using Virtual Synchronization Technique","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Trace-Driven+HW%2FSW+Cosimulation+Using+Virtual+Synchronization+Technique%22+author%3D%22Dohyung+Kim%22&btnG=",""
"86","7.8182","DAC-2006-12(04)-0308.PDF","Shiyan Hu","Fast Algorithms For Slew Constrained Minimum Cost Buffering","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Fast+Algorithms+For+Slew+Constrained+Minimum+Cost+Buffering%22+author%3D%22Shiyan+Hu%22&btnG=",""
"36","2.7692","DAC-2004-10(10)-0904.PDF","Lizheng Zhang, Yuhen Hu, Charlie, Chungping Chen","Statistical Timing Analysis in Sequential Circuit for On-Chip Global Interconnect Pipelining","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Statistical+Timing+Analysis+in+Sequential+Circuit+for+On-Chip+Global+Interconnect+Pipelining%22+author%3D%22Lizheng+Zhang%2C+Yuhen+Hu%2C+Charlie%2C+Chungping+Chen%22&btnG=",""
"36","3.2727","DAC-2006-12(11)-1115.PDF","Tao Luo","A New LP Based Incremental Timing Driven Placement for High Performance Designs","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+New+LP+Based+Incremental+Timing+Driven+Placement+for+High+Performance+Designs%22+author%3D%22Tao+Luo%22&btnG=",""
"141","11.7500","DAC-2005-11(09)-0795.PDF","Yongseok Cheon","Power-Aware Placement","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Power-Aware+Placement%22+author%3D%22Yongseok+Cheon%22&btnG=",""
"19","1.5833","DAC-2005-11(05)-0497.PDF","King Ho Tam and Lei He","Power Optimal Dual-Vdd Buffered Tree Considering Buffer Stations and Blockages","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Power+Optimal+Dual-Vdd+Buffered+Tree+Considering+Buffer+Stations+and+Blockages%22+author%3D%22King+Ho+Tam+and+Lei+He%22&btnG=",""
"24","2.1818","DAC-2006-12(05)-0419.PDF","Nikhil Jayakumar","A PLA based Asynchronous Micropipelining Approach for Subthreshold Circuit Design","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+PLA+based+Asynchronous+Micropipelining+Approach+for+Subthreshold+Circuit+Design%22+author%3D%22Nikhil+Jayakumar%22&btnG=",""
"34","3.0909","DAC-2006-12(02)-0131.PDF","Alex K. Jones","An Automated, Reconfigurable, Low-Power RFID Tag","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=An+Automated%2C+Reconfigurable%2C+Low-Power+RFID+Tag%22+author%3D%22Alex+K.+Jones%22&btnG=",""
"6","0.5000","DAC-2005-11(03)-0240.PDF","Tomás Balderas-Contreras","High Performance Encryption Cores for 3G Networks","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=High+Performance+Encryption+Cores+for+3G+Networks%22+author%3D%22Tom%C3%A1s+Balderas-Contreras%22&btnG=",""
"5","0.4167","DAC-2005-11(02)-0141.PDF","Chenggang Xu","A Green Function-Based Parasitic Extraction Method for Inhomogeneous Substrate Layers","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Green+Function-Based+Parasitic+Extraction+Method+for+Inhomogeneous+Substrate+Layers%22+author%3D%22Chenggang+Xu%22&btnG=",""
"12","1.0909","DAC-2006-12(04)-0296.PDF","Mandar Waghmode","Buffer Insertion in Large Circuits with Constructive Solution Search Techniques","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Buffer+Insertion+in+Large+Circuits+with+Constructive+Solution+Search+Techniques%22+author%3D%22Mandar+Waghmode%22&btnG=",""
"24","2.1818","DAC-2006-12(10)-1003.PDF","Rui Shi","Efficient Escape Routing for Hexagonal Array of High Density I/Os","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Efficient+Escape+Routing+for+Hexagonal+Array+of+High+Density+I%2FOs%22+author%3D%22Rui+Shi%22&btnG=",""
"49","4.0833","DAC-2005-11(02)-0182.PDF","Yow-Tyng Nieh","Minimizing Peak Current via Opposite-Phase Clock Tree","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Minimizing+Peak+Current+via+Opposite-Phase+Clock+Tree%22+author%3D%22Yow-Tyng+Nieh%22&btnG=",""
"77","6.4167","DAC-2005-11(02)-0196.PDF","Rajarshi Mukherjee","Temperature-Aware Resource Allocation and Binding in High-Level Synthesis","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Temperature-Aware+Resource+Allocation+and+Binding+in+High-Level+Synthesis%22+author%3D%22Rajarshi+Mukherjee%22&btnG=",""
"66","6.0000","DAC-2006-12(09)-0915.PDF","E. Riccobene","A Model-driven Design Environment for Embedded Systems","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Model-driven+Design+Environment+for+Embedded+Systems%22+author%3D%22E.+Riccobene%22&btnG=",""
"304","27.6364","DAC-2006-12(09)-0849.PDF","Ming Li","DyXY - A Proximity Congestion-Aware Deadlock-Free Dynamic Routing Method for Network on Chip","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=DyXY+-+A+Proximity+Congestion-Aware+Deadlock-Free+Dynamic+Routing+Method+for+Network+on+Chip%22+author%3D%22Ming+Li%22&btnG=",""
"4","0.3636","DAC-2006-12(06)-0558.PDF","Felix Buergin","Low-Power Architectural Trade-Offs in a VLSI Implementation of an Adaptive Hearing Aid Algorithm","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Low-Power+Architectural+Trade-Offs+in+a+VLSI+Implementation+of+an+Adaptive+Hearing+Aid+Algorithm%22+author%3D%22Felix+Buergin%22&btnG=",""
"29","2.4167","DAC-2005-11(08)-0720.PDF","Yan Lin and Lei He","Leakage Efficient Chip-Level Dual-Vdd Assignment with Time Slack Allocation for FPGA Power Reduction","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Leakage+Efficient+Chip-Level+Dual-Vdd+Assignment+with+Time+Slack+Allocation+for+FPGA+Power+Reduction%22+author%3D%22Yan+Lin+and+Lei+He%22&btnG=",""
"26","2.3636","DAC-2006-12(08)-0779.PDF","Navid Azizi and Farid N. Najm","A Family of Cells to Reduce the Soft-Error-Rate in Ternary-CAM","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Family+of+Cells+to+Reduce+the+Soft-Error-Rate+in+Ternary-CAM%22+author%3D%22Navid+Azizi+and+Farid+N.+Najm%22&btnG=",""
"23","2.0909","DAC-2006-12(04)-0385.PDF","Yiyu Shi","Circuit Simulation Based Obstacle-Aware Steiner Routing","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Circuit+Simulation+Based+Obstacle-Aware+Steiner+Routing%22+author%3D%22Yiyu+Shi%22&btnG=",""
"34","2.8333","DAC-2005-11(09)-0863.PDF","Y. Monnet","Asynchronous Circuits Transient Faults Sensitivity Evaluation","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Asynchronous+Circuits+Transient+Faults+Sensitivity+Evaluation%22+author%3D%22Y.+Monnet%22&btnG=",""
"76","6.9091","DAC-2006-12(01)-0003.PDF","Doug Josephson","The Good, the Bad, and the Ugly of Silicon Debug","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=The+Good%2C+the+Bad%2C+and+the+Ugly+of+Silicon+Debug%22+author%3D%22Doug+Josephson%22&btnG=",""
"17","1.5455","DAC-2006-12(10)-0971.PDF","Swaroop Ghosh","Self-Calibration Technique for Reduction of Hold Failures in Low-Power Nano-scaled SRAM","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Self-Calibration+Technique+for+Reduction+of+Hold+Failures+in+Low-Power+Nano-scaled+SRAM%22+author%3D%22Swaroop+Ghosh%22&btnG=",""
"6","0.5455","DAC-2006-12(10)-0965.PDF","Quming Zhou and Kartik Mohanram","Elmore Model for Energy Estimation in RC Trees","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Elmore+Model+for+Energy+Estimation+in+RC+Trees%22+author%3D%22Quming+Zhou+and+Kartik+Mohanram%22&btnG=",""
"79","7.1818","DAC-2006-12(10)-0959.PDF","Azadeh Davoodi","Variability Driven Gate Sizing for Binning Yield Optimization","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Variability+Driven+Gate+Sizing+for+Binning+Yield+Optimization%22+author%3D%22Azadeh+Davoodi%22&btnG=",""
"7","0.5833","DAC-2005-11(05)-0397.PDF","V.Vasudevan","Simulation of the Effects of Timing Jitter in Track-and-Hold and Sample-and-Hold Circuits","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Simulation+of+the+Effects+of+Timing+Jitter+in+Track-and-Hold+and+Sample-and-Hold+Circuits%22+author%3D%22V.Vasudevan%22&btnG=",""
"78","7.0909","DAC-2006-12(02)-0143.PDF","Kuei­-Chung Chang","Evaluation and Design Trade­-Offs Between Circuit­-Switched and Packe-t­Switched NOCs for Application­-Specific SOCs","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Evaluation+and+Design+Trade%C2%AD-Offs+Between+Circuit%C2%AD-Switched+and+Packe-t%C2%ADSwitched+NOCs+for+Application%C2%AD-Specific+SOCs%22+author%3D%22Kuei%C2%AD-Chung+Chang%22&btnG=",""
"29","2.2308","DAC-2004-10(08)-0678.PDF","Daniel J. Deleganes, Micah Barany, George Geannopoulos, Kurt Kreitzer, Anant P. Singh, Sapumal Wijeratne","Low Voltage Swing Logic Circuits for a Pentium® 4 Processor Integer Core","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Low+Voltage+Swing+Logic+Circuits+for+a+Pentium%C2%AE+4+Processor+Integer+Core%22+author%3D%22Daniel+J.+Deleganes%2C+Micah+Barany%2C+George+Geannopoulos%2C+Kurt+Kreitzer%2C+Anant+P.+Singh%2C+Sapumal+Wijeratne%22&btnG=",""
"12","1.0909","DAC-2006-12(03)-0223.PDF","Ziv Nevo","Distributed Dynamic BDD Reordering","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Distributed+Dynamic+BDD+Reordering%22+author%3D%22Ziv+Nevo%22&btnG=",""
"42","3.8182","DAC-2006-12(09)-0873.PDF","P. Nuzzo","A 10.6mW/0.8pJ Power-Scalable 1GS/s 4b ADC in 0.18μm CMOS with 5.8GHz ERBW","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+10.6mW%2F0.8pJ+Power-Scalable+1GS%2Fs+4b+ADC+in+0.18%CE%BCm+CMOS+with+5.8GHz+ERBW%22+author%3D%22P.+Nuzzo%22&btnG=",""
"106","8.8333","DAC-2005-11(01)-0002.PDF","Subhasish Mitra","Logic Soft Errors in Sub-65nm Technologies Design and CAD Challenges","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Logic+Soft+Errors+in+Sub-65nm+Technologies+Design+and+CAD+Challenges%22+author%3D%22Subhasish+Mitra%22&btnG=",""
"3","0.2727","DAC-2006-12(09)-0889.PDF","Michael Goffioul","Ensuring Consistency during Front-end Design using an Object-oriented Interfacing Tool called NETLISP","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Ensuring+Consistency+during+Front-end+Design+using+an+Object-oriented+Interfacing+Tool+called+NETLISP%22+author%3D%22Michael+Goffioul%22&btnG=",""
"15","1.2500","DAC-2005-11(07)-0603.PDF","David P. Magee","Matlab Extensions for the Development, Testing and Verification of Real-Time DSP Software","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Matlab+Extensions+for+the+Development%2C+Testing+and+Verification+of+Real-Time+DSP+Software%22+author%3D%22David+P.+Magee%22&btnG=",""
"11","1.0000","DAC-2006-12(07)-0705.PDF","Vladimir Stojanovic","A Cost-Effective Implementation of an ECC-protected Instruction Queue for Out-of-Order Microprocessors","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Cost-Effective+Implementation+of+an+ECC-protected+Instruction+Queue+for+Out-of-Order+Microprocessors%22+author%3D%22Vladimir+Stojanovic%22&btnG=",""
"2","0.1818","DAC-2006-12(10)-1017.PDF","Xiaolue Lai","A Multilevel Technique for Robust and Efficient Extraction of Phase Macromodels of Digitally Controlled Oscillators","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Multilevel+Technique+for+Robust+and+Efficient+Extraction+of+Phase+Macromodels+of+Digitally+Controlled+Oscillators%22+author%3D%22Xiaolue+Lai%22&btnG=",""
"29","2.4167","DAC-2005-11(06)-0529.PDF","Navid Azizi","Variations-Aware Low-Power Design with Voltage Scaling","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Variations-Aware+Low-Power+Design+with+Voltage+Scaling%22+author%3D%22Navid+Azizi%22&btnG=",""
"69","5.7500","DAC-2005-11(06)-0515.PDF","Haoxing Ren","Diffusion-Based Placement Migration","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Diffusion-Based+Placement+Migration%22+author%3D%22Haoxing+Ren%22&btnG=",""
"98","8.9091","DAC-2006-12(03)-0280.PDF","Ahmed A. Jerraya","Programming models and HW-SW Interfaces Abstraction for Multi-Processor SoC","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Programming+models+and+HW-SW+Interfaces+Abstraction+for+Multi-Processor+SoC%22+author%3D%22Ahmed+A.+Jerraya%22&btnG=",""
"6","0.5455","DAC-2006-12(03)-0257.PDF","N. Wong","Multi-Shift Quadratic Alternating Direction Implicit Iteration for High-Speed Positive-Real Balanced Truncation","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Multi-Shift+Quadratic+Alternating+Direction+Implicit+Iteration+for+High-Speed+Positive-Real+Balanced+Truncation%22+author%3D%22N.+Wong%22&btnG=",""
"9","0.6923","DAC-2004-10(09)-0814.PDF","Shih-Chieh Chang, Cheng-Tao Hsieh, Kai-Chiang Wu","Re-synthesis for Delay Variation Tolerance","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Re-synthesis+for+Delay+Variation+Tolerance%22+author%3D%22Shih-Chieh+Chang%2C+Cheng-Tao+Hsieh%2C+Kai-Chiang+Wu%22&btnG=",""
"67","6.0909","DAC-2006-12(06)-0502.PDF","Roshan G. Ragel and Sri Parameswaran","Integrated Monitoring for Processor REliability and Security","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Integrated+Monitoring+for+Processor+REliability+and+Security%22+author%3D%22Roshan+G.+Ragel+and+Sri+Parameswaran%22&btnG=",""
"5","0.4545","DAC-2006-12(06)-0516.PDF","Kuo-Hua Wang","Exploiting K-Distance Signature for Boolean Matching and G-Symmetry Detection","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Exploiting+K-Distance+Signature+for+Boolean+Matching+and+G-Symmetry+Detection%22+author%3D%22Kuo-Hua+Wang%22&btnG=",""
"45","4.0909","DAC-2006-12(08)-0737.PDF","Kuntal Nanshi","Guiding Simulation with Increasingly Refined Abstract Traces","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Guiding+Simulation+with+Increasingly+Refined+Abstract+Traces%22+author%3D%22Kuntal+Nanshi%22&btnG=",""
"1","0.0833","DAC-2005-11(07)-0672.PDF","Umberto Rossi","Can We Really Do Without the Support of Formal Methods in the Verification of Large Designs?","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Can+We+Really+Do+Without+the+Support+of+Formal+Methods+in+the+Verification+of+Large+Designs%3F%22+author%3D%22Umberto+Rossi%22&btnG=",""
"8","0.6667","DAC-2005-11(07)-0670.PDF","Yaron Wolfsthal","Formal Verification – Is It Real Enough?","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Formal+Verification+%E2%80%93+Is+It+Real+Enough%3F%22+author%3D%22Yaron+Wolfsthal%22&btnG=",""
"286","23.8333","DAC-2005-11(06)-0559.PDF","Jongman Kim","A Low Latency Router Supporting Adaptivity for On-Chip Interconnects","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Low+Latency+Router+Supporting+Adaptivity+for+On-Chip+Interconnects%22+author%3D%22Jongman+Kim%22&btnG=",""
"44","3.6667","DAC-2005-11(06)-0571.PDF","Krishna Sekar","A High-Performance System-on-Chip Communication Architecture with a Dynamically Configurable Topology","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+High-Performance+System-on-Chip+Communication+Architecture+with+a+Dynamically+Configurable+Topology%22+author%3D%22Krishna+Sekar%22&btnG=",""
"34","2.8333","DAC-2005-11(08)-0750.PDF","HoonSang Jin","Prime Clauses for Fast Enumeration of Satisfying Assignments to Boolean Circuits","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Prime+Clauses+for+Fast+Enumeration+of+Satisfying+Assignments+to+Boolean+Circuits%22+author%3D%22HoonSang+Jin%22&btnG=",""
"2","0.1818","DAC-2006-12(04)-0379.PDF","Shiyan Hu","Steiner Network Construction for Timing Critical Nets","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Steiner+Network+Construction+for+Timing+Critical+Nets%22+author%3D%22Shiyan+Hu%22&btnG=",""
"115","10.4545","DAC-2006-12(09)-0839.PDF","Umit Y. Ogras and Radu Marculescu","Prediction-based Flow Control for Network-on-Chip Traffic","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Prediction-based+Flow+Control+for+Network-on-Chip+Traffic%22+author%3D%22Umit+Y.+Ogras+and+Radu+Marculescu%22&btnG=",""
"225","18.7500","DAC-2005-11(01)-0071.PDF","Hongliang Chang","Parameterized Block-Based Statistical Timing Analysis with Non-Gaussian Parameters, Nonlinear Delay Functions","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Parameterized+Block-Based+Statistical+Timing+Analysis+with+Non-Gaussian+Parameters%2C+Nonlinear+Delay+Functions%22+author%3D%22Hongliang+Chang%22&btnG=",""
"9","0.8182","DAC-2006-12(03)-0241.PDF","Vishnu C. Vimjam and Michael S. Hsiao","Fast Illegal State Identification for Improving SAT-Based Induction","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Fast+Illegal+State+Identification+for+Improving+SAT-Based+Induction%22+author%3D%22Vishnu+C.+Vimjam+and+Michael+S.+Hsiao%22&btnG=",""
"13","1.0833","DAC-2005-11(03)-0218.PDF","Tingyuan Nie","A Watermarking System for IP Protection by a Post Layout Incremental Router","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Watermarking+System+for+IP+Protection+by+a+Post+Layout+Incremental+Router%22+author%3D%22Tingyuan+Nie%22&btnG=",""
"25","1.9231","DAC-2004-10(06)-0472.PDF","Bin Wu, Jianwen Zhu, Farid N. Najm","An Analytical Approach for Dynamic Range Estimation","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=An+Analytical+Approach+for+Dynamic+Range+Estimation%22+author%3D%22Bin+Wu%2C+Jianwen+Zhu%2C+Farid+N.+Najm%22&btnG=",""
"25","2.2727","DAC-2006-12(05)-0496.PDF","Divya Arora","Software Architecture Exploration for High-Performance Security Processing on a Multiprocessor Mobile SoC","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Software+Architecture+Exploration+for+High-Performance+Security+Processing+on+a+Multiprocessor+Mobile+SoC%22+author%3D%22Divya+Arora%22&btnG=",""
"27","2.4545","DAC-2006-12(08)-0743.PDF","Weixin Wu and Michael S. Hsiao","Mining Global Constraints for Improving Bounded Sequential Equivalence Checking","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Mining+Global+Constraints+for+Improving+Bounded+Sequential+Equivalence+Checking%22+author%3D%22Weixin+Wu+and+Michael+S.+Hsiao%22&btnG=",""
"39","3.2500","DAC-2005-11(09)-0807.PDF","Hiran Tennakoon and Carl Sechen","Efficient and Accurate Gate Sizing with Piecewise Convex Delay Models","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Efficient+and+Accurate+Gate+Sizing+with+Piecewise+Convex+Delay+Models%22+author%3D%22Hiran+Tennakoon+and+Carl+Sechen%22&btnG=",""
"16","1.3333","DAC-2005-11(03)-0254.PDF","Christian Sauer","Modular Domain-Specific Implementation and Exploration Framework for Embedded Software Platforms","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Modular+Domain-Specific+Implementation+and+Exploration+Framework+for+Embedded+Software+Platforms%22+author%3D%22Christian+Sauer%22&btnG=",""
"41","3.4167","DAC-2005-11(05)-0433.PDF","Deshanand P. Singh","Incremental Retiming for FPGA Physical Synthesis","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Incremental+Retiming+for+FPGA+Physical+Synthesis%22+author%3D%22Deshanand+P.+Singh%22&btnG=",""
"13","1.0833","DAC-2005-11(10)-0901.PDF","Ravishankar Rao and Sarma Vrudhula","Energy Optimal Speed Control of Devices with Discrete Speed Sets","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Energy+Optimal+Speed+Control+of+Devices+with+Discrete+Speed+Sets%22+author%3D%22Ravishankar+Rao+and+Sarma+Vrudhula%22&btnG=",""
"37","3.3636","DAC-2006-12(08)-0723.PDF","Wenjing Rao","Topology Aware Mapping of Logic Functions onto Nanowire­based Crossbar Architectures","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Topology+Aware+Mapping+of+Logic+Functions+onto+Nanowire%C2%ADbased+Crossbar+Architectures%22+author%3D%22Wenjing+Rao%22&btnG=",""
"127","11.5455","DAC-2006-12(02)-0155.PDF","Jaskirat Singh","Statistical Timing Analysis with Correlated Non-Gaussian Parameters using Independent Component Analysis","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Statistical+Timing+Analysis+with+Correlated+Non-Gaussian+Parameters+using+Independent+Component+Analysis%22+author%3D%22Jaskirat+Singh%22&btnG=",""
"14","1.2727","DAC-2006-12(05)-0455.PDF","Gagan Raj Gupta","Rapid Estimation of Control Delay from High-Level Specifications","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Rapid+Estimation+of+Control+Delay+from+High-Level+Specifications%22+author%3D%22Gagan+Raj+Gupta%22&btnG=",""
"45","3.4615","DAC-2004-10(10)-0948.PDF","Miljan Vuletic, Laura Pozzi, Paolo Ienne","Virtual Memory Window for Application-Specific Reconfigurable Coprocessors","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Virtual+Memory+Window+for+Application-Specific+Reconfigurable+Coprocessors%22+author%3D%22Miljan+Vuletic%2C+Laura+Pozzi%2C+Paolo+Ienne%22&btnG=",""
"46","3.8333","DAC-2005-11(09)-0875.PDF","F. De Bernardinis","Mixed Signal Design Space Exploration through Analog Platforms","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Mixed+Signal+Design+Space+Exploration+through+Analog+Platforms%22+author%3D%22F.+De+Bernardinis%22&btnG=",""
"127","9.7692","DAC-2004-10(10)-0960.PDF","Manish Handa and Ranga Vemuri","An Efficient Algorithm for Finding Empty Space for Online FPGA Placement","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=An+Efficient+Algorithm+for+Finding+Empty+Space+for+Online+FPGA+Placement%22+author%3D%22Manish+Handa+and+Ranga+Vemuri%22&btnG=",""
"55","5.0000","DAC-2006-12(04)-0344.PDF","Ilya Wagner","Shielding Against Design Flaws with Field Repairable Control Logic","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Shielding+Against+Design+Flaws+with+Field+Repairable+Control+Logic%22+author%3D%22Ilya+Wagner%22&btnG=",""
"164","13.6667","DAC-2005-11(04)-0309.PDF","Murari Mani","An Efficient Algorithm for Statistical Minimization of Total Power under Timing Yield Constraints","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=An+Efficient+Algorithm+for+Statistical+Minimization+of+Total+Power+under+Timing+Yield+Constraints%22+author%3D%22Murari+Mani%22&btnG=",""
"79","7.1818","DAC-2006-12(04)-0393.PDF","Mihalis Psarakis","Systematic Software-Based Self-Test for Pipelined Processors","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Systematic+Software-Based+Self-Test+for+Pipelined+Processors%22+author%3D%22Mihalis+Psarakis%22&btnG=",""
"120","10.0000","DAC-2005-11(04)-0335.PDF","Sudarshan Banerjee","Physically-Aware HW-SW Partitioning for Reconfigurable Architectures with Partial Dynamic Reconfiguration","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Physically-Aware+HW-SW+Partitioning+for+Reconfigurable+Architectures+with+Partial+Dynamic+Reconfiguration%22+author%3D%22Sudarshan+Banerjee%22&btnG=",""
"96","8.0000","DAC-2005-11(04)-0321.PDF","Aseem Agarwal","Circuit Optimization using Statistical Static Timing Analysis","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Circuit+Optimization+using+Statistical+Static+Timing+Analysis%22+author%3D%22Aseem+Agarwal%22&btnG=",""
"11","0.9167","DAC-2005-11(08)-0769.PDF","Allon Adir","A Generic Micro-Architectural Test Plan Approach for Microprocessor Verification","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Generic+Micro-Architectural+Test+Plan+Approach+for+Microprocessor+Verification%22+author%3D%22Allon+Adir%22&btnG=",""
"23","2.0909","DAC-2006-12(05)-0451.PDF","Gang Wang","Design Space Exploration using Time and Resource Duality with the Ant Colony Optimization","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Design+Space+Exploration+using+Time+and+Resource+Duality+with+the+Ant+Colony+Optimization%22+author%3D%22Gang+Wang%22&btnG=",""
"7","0.6364","DAC-2006-12(03)-0286.PDF","Peter Flake","System-Level Exploration Tools for MPSoC Designs","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=System-Level+Exploration+Tools+for+MPSoC+Designs%22+author%3D%22Peter+Flake%22&btnG=",""
"24","2.1818","DAC-2006-12(03)-0292.PDF","Toshihiro Hattori","Hierarchical Power Distribution and Power Management Scheme for a Single Chip Mobile Processor","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Hierarchical+Power+Distribution+and+Power+Management+Scheme+for+a+Single+Chip+Mobile+Processor%22+author%3D%22Toshihiro+Hattori%22&btnG=",""
"46","4.1818","DAC-2006-12(02)-0193.PDF","T. Pompl","Practical Aspects of Reliability Analysis for IC Designs","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Practical+Aspects+of+Reliability+Analysis+for+IC+Designs%22+author%3D%22T.+Pompl%22&btnG=",""
"42","3.5000","DAC-2005-11(03)-0208.PDF","Zhenyu (Peter) Gu","Incremental Exploration of the Combined Physical and Behavioral Design Space","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Incremental+Exploration+of+the+Combined+Physical+and+Behavioral+Design+Space%22+author%3D%22Zhenyu+%28Peter%29+Gu%22&btnG=",""
"35","2.9167","DAC-2005-11(05)-0421.PDF","Paul Metzgen","Multiplexer Restructuring for FPGA Implementation Cost Reduction","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Multiplexer+Restructuring+for+FPGA+Implementation+Cost+Reduction%22+author%3D%22Paul+Metzgen%22&btnG=",""
"18","1.6364","DAC-2006-12(09)-0815.PDF","Erwin J. Prinz","The Zen of Nonvolatile Memories","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=The+Zen+of+Nonvolatile+Memories%22+author%3D%22Erwin+J.+Prinz%22&btnG=",""
"38","2.9231","DAC-2004-10(09)-0806.PDF","Sharad Kapur, David E. Long","Large-Scale Full-Wave Simulation","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Large-Scale+Full-Wave+Simulation%22+author%3D%22Sharad+Kapur%2C+David+E.+Long%22&btnG=",""
"7","0.5833","DAC-2005-11(08)-0754.PDF","Liang Zhang","Dynamic Abstraction Using SAT-based BMC","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Dynamic+Abstraction+Using+SAT-based+BMC%22+author%3D%22Liang+Zhang%22&btnG=",""
"57","5.1818","DAC-2006-12(07)-0639.PDF","Rajeevan Amirtharajah","Circuits for Energy Harvesting Sensor Signal Processing","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Circuits+for+Energy+Harvesting+Sensor+Signal+Processing%22+author%3D%22Rajeevan+Amirtharajah%22&btnG=",""
"2","0.1667","DAC-2005-11(06)-0549.PDF","Philippe Royannez","A Design Platform for 90-nm Leakage Reduction Techniques","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Design+Platform+for+90-nm+Leakage+Reduction+Techniques%22+author%3D%22Philippe+Royannez%22&btnG=",""
"37","2.8462","DAC-2004-10(07)-0602.PDF","Jason Cong, Yiping Fan, Zhiru Zhang","Architecture-Level Synthesis for Automatic Interconnect Pipelining","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Architecture-Level+Synthesis+for+Automatic+Interconnect+Pipelining%22+author%3D%22Jason+Cong%2C+Yiping+Fan%2C+Zhiru+Zhang%22&btnG=",""
"70","5.8333","DAC-2005-11(06)-0575.PDF","Sven Heithecker","Trafffic Shaping for an FPGA based SDRAM Controller with Complex QoS Requirements","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Trafffic+Shaping+for+an+FPGA+based+SDRAM+Controller+with+Complex+QoS+Requirements%22+author%3D%22Sven+Heithecker%22&btnG=",""
"30","2.7273","DAC-2006-12(08)-0727.PDF","Reza M.P. Rad","A New Hybrid FPGA with Nanoscale Clusters and CMOS Routing","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+New+Hybrid+FPGA+with+Nanoscale+Clusters+and+CMOS+Routing%22+author%3D%22Reza+M.P.+Rad%22&btnG=",""
"59","5.3636","DAC-2006-12(06)-0506.PDF","Reouven Elbaz","A Parallelized Way to Provide Data Encryption and Integrity Checking on a Processor-Memory Bus","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Parallelized+Way+to+Provide+Data+Encryption+and+Integrity+Checking+on+a+Processor-Memory+Bus%22+author%3D%22Reouven+Elbaz%22&btnG=",""
"85","6.5385","DAC-2004-10(09)-0838.PDF","William N. N. Hung, Xiaoyu Song, Guowu Yang, Jin Yang, and Marek Perkowski","Quantum Logic Synthesis by Symbolic Reachability Analysis","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Quantum+Logic+Synthesis+by+Symbolic+Reachability+Analysis%22+author%3D%22William+N.+N.+Hung%2C+Xiaoyu+Song%2C+Guowu+Yang%2C+Jin+Yang%2C+and+Marek+Perkowski%22&btnG=",""
"2","0.1667","DAC-2005-11(10)-0939.PDF","Quming Zhou","Structure Preserving Reduction of Frequency-dependent Interconnect","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Structure+Preserving+Reduction+of+Frequency-dependent+Interconnect%22+author%3D%22Quming+Zhou%22&btnG=",""
"41","3.4167","DAC-2005-11(10)-0905.PDF","Yan Zhang","Optimal Procrastinating Voltage Scheduling for Hard Real-Time Systems","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Optimal+Procrastinating+Voltage+Scheduling+for+Hard+Real-Time+Systems%22+author%3D%22Yan+Zhang%22&btnG=",""
"88","8.0000","DAC-2006-12(03)-0247.PDF","Chirayu Amin","A Multi-port Current Source Model for Multiple-Input Switching Effects in CMOS Library Cells","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Multi-port+Current+Source+Model+for+Multiple-Input+Switching+Effects+in+CMOS+Library+Cells%22+author%3D%22Chirayu+Amin%22&btnG=",""
"69","6.2727","DAC-2006-12(03)-0253.PDF","Hanif Fatemi","Statistical Logic Cell Delay Analysis Using a Current-based Model","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Statistical+Logic+Cell+Delay+Analysis+Using+a+Current-based+Model%22+author%3D%22Hanif+Fatemi%22&btnG=",""
"9","0.7500","DAC-2005-11(02)-0123.PDF","Qiang Xu","Multi-Frequency Wrapper Design and Optimization for Embedded Cores Under Average Power Constraints","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Multi-Frequency+Wrapper+Design+and+Optimization+for+Embedded+Cores+Under+Average+Power+Constraints%22+author%3D%22Qiang+Xu%22&btnG=",""
"85","7.0833","DAC-2005-11(03)-0222.PDF","K. Tiri","A Side-Channel Leakage Free Coprocessor IC in 0.18μm CMOS for Embedded AES-based Cryptographic and Biometric Processing","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Side-Channel+Leakage+Free+Coprocessor+IC+in+0.18%CE%BCm+CMOS+for+Embedded+AES-based+Cryptographic+and+Biometric+Processing%22+author%3D%22K.+Tiri%22&btnG=",""
"24","2.1818","DAC-2006-12(05)-0484.PDF","INOUE","A New Processor Virtualization Architecture for Security-Oriented Next-Generation Mobile Terminals","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+New+Processor+Virtualization+Architecture+for+Security-Oriented+Next-Generation+Mobile+Terminals%22+author%3D%22INOUE%22&btnG=",""
"25","2.2727","DAC-2006-12(05)-0490.PDF","Chen-Hsing Wang","A Network Security Processor Design Based on an Integrated SOC Design and Test Platform","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Network+Security+Processor+Design+Based+on+an+Integrated+SOC+Design+and+Test+Platform%22+author%3D%22Chen-Hsing+Wang%22&btnG=",""
"122","10.1667","DAC-2005-11(01)-0089.PDF","Vishal Khandelwal","A General Framework for Accurate Statistical Timing Analysis Considering Correlations","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+General+Framework+for+Accurate+Statistical+Timing+Analysis+Considering+Correlations%22+author%3D%22Vishal+Khandelwal%22&btnG=",""
"306","27.8182","DAC-2006-12(01)-0007.PDF","Miron Abramovici","A Reconfigurable Design-for-Debug Infrastructure for SoCs","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Reconfigurable+Design-for-Debug+Infrastructure+for+SoCs%22+author%3D%22Miron+Abramovici%22&btnG=",""
"17","1.5455","DAC-2006-12(07)-0612.PDF","Yan Meng","Leakage Power Reduction of Embedded Memories on FPGAs Through Location Assignment","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Leakage+Power+Reduction+of+Embedded+Memories+on+FPGAs+Through+Location+Assignment%22+author%3D%22Yan+Meng%22&btnG=",""
"110","8.4615","DAC-2004-10(06)-0514.PDF","Bart Vermeulen, Mohammad Z. Urfianto, Sandeep K. Goel","Automatic Generation of Breakpoint Hardware for Silicon Debug","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Automatic+Generation+of+Breakpoint+Hardware+for+Silicon+Debug%22+author%3D%22Bart+Vermeulen%2C+Mohammad+Z.+Urfianto%2C+Sandeep+K.+Goel%22&btnG=",""
"5","0.4167","DAC-2005-11(08)-0696.PDF","Corey Goldfeder","Frequency-Based Code Placement for Embedded Multiprocessors","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Frequency-Based+Code+Placement+for+Embedded+Multiprocessors%22+author%3D%22Corey+Goldfeder%22&btnG=",""
"16","1.3333","DAC-2005-11(07)-0664.PDF","Peng Li","Power Grid Simulation Via Efficient Sampling-Based Sensitivity Analysis and Hierarchical Symbolic Relaxation","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Power+Grid+Simulation+Via+Efficient+Sampling-Based+Sensitivity+Analysis+and+Hierarchical+Symbolic+Relaxation%22+author%3D%22Peng+Li%22&btnG=",""
"20","1.6667","DAC-2005-11(04)-0325.PDF","Bor-Yiing Su","An Exact Jumper Insertion Algorithm for Antenna Effect Avoidance/Fixing","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=An+Exact+Jumper+Insertion+Algorithm+for+Antenna+Effect+Avoidance%2FFixing%22+author%3D%22Bor-Yiing+Su%22&btnG=",""
"121","9.3077","DAC-2004-10(08)-0723.PDF","Pan Yu, Tulika Mitra","Characterizing Embedded Applications for Instruction-Set Extensible Processors","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Characterizing+Embedded+Applications+for+Instruction-Set+Extensible+Processors%22+author%3D%22Pan+Yu%2C+Tulika+Mitra%22&btnG=",""
"19","1.7273","DAC-2006-12(05)-0445.PDF","Ajay K. Verma","Towards the Automatic Exploration of Arithmetic-Circuit Architectures","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Towards+the+Automatic+Exploration+of+Arithmetic-Circuit+Architectures%22+author%3D%22Ajay+K.+Verma%22&btnG=",""
"136","11.3333","DAC-2005-11(05)-0409.PDF","William Krenik and Anuj Batra","Cognitive Radio Techniques for Wide Area Networks","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Cognitive+Radio+Techniques+for+Wide+Area+Networks%22+author%3D%22William+Krenik+and+Anuj+Batra%22&btnG=",""
"26","2.3636","DAC-2006-12(08)-0731.PDF","Saurav Gorai","Directed-Simulation Assisted Formal Verification of Serial Protocol and Bridge","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Directed-Simulation+Assisted+Formal+Verification+of+Serial+Protocol+and+Bridge%22+author%3D%22Saurav+Gorai%22&btnG=",""
"28","2.3333","DAC-2005-11(01)-0063.PDF","Mengmeng Ding","A Combined Feasibility and Performance Macromodel for Analog Circuits","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Combined+Feasibility+and+Performance+Macromodel+for+Analog+Circuits%22+author%3D%22Mengmeng+Ding%22&btnG=",""
"77","6.4167","DAC-2005-11(06)-0565.PDF","Sudeep Pasricha","Floorplan-Aware Automated Synthesis of Bus-based Communication Architectures","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Floorplan-Aware+Automated+Synthesis+of+Bus-based+Communication+Architectures%22+author%3D%22Sudeep+Pasricha%22&btnG=",""
"7","0.6364","DAC-2006-12(11)-1029.PDF","Ting Mei","A Robust Envelope Following Method Applicable to Both Non-autonomous and Oscillatory Circuits","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Robust+Envelope+Following+Method+Applicable+to+Both+Non-autonomous+and+Oscillatory+Circuits%22+author%3D%22Ting+Mei%22&btnG=",""
"20","1.8182","DAC-2006-12(10)-0977.PDF","Hamed F. Dadgour","A Novel Variation-Aware Low-Power Keeper Architecture for Wide Fan-in Dynamic Gates","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+Novel+Variation-Aware+Low-Power+Keeper+Architecture+for+Wide+Fan-in+Dynamic+Gates%22+author%3D%22Hamed+F.+Dadgour%22&btnG=",""
"6","0.5000","DAC-2005-11(07)-0674.PDF","Prosenjit Chatterjee","Streamline Verification Process with Formal Property Verification to Meet Highly Compressed Design Cycle","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Streamline+Verification+Process+with+Formal+Property+Verification+to+Meet+Highly+Compressed+Design+Cycle%22+author%3D%22Prosenjit+Chatterjee%22&btnG=",""
"146","13.2727","DAC-2006-12(01)-0013.PDF","Yu-Chin Hsu","Visibility Enhancement for Silicon Debug","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Visibility+Enhancement+for+Silicon+Debug%22+author%3D%22Yu-Chin+Hsu%22&btnG=",""
"27","2.4545","DAC-2006-12(06)-0510.PDF","Jin S. Zhang","Symmetry Detection for Large Boolean Functions using Circuit Representation, Simulation, and Satisfiability","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Symmetry+Detection+for+Large+Boolean+Functions+using+Circuit+Representation%2C+Simulation%2C+and+Satisfiability%22+author%3D%22Jin+S.+Zhang%22&btnG=",""
"19","1.7273","DAC-2006-12(05)-0478.PDF","Yu Hu","Simultaneous Time Slack Budgeting and Retiming for Dual-Vdd FPGA Power Reduction","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Simultaneous+Time+Slack+Budgeting+and+Retiming+for+Dual-Vdd+FPGA+Power+Reduction%22+author%3D%22Yu+Hu%22&btnG=",""
"0","0.0000","DAC-2004-10(06)-0543.PDF","","Were the Good Old Days all That Good? EDA Then and Now","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=Were+the+Good+Old+Days+all+That+Good%3F+EDA+Then+and+Now%22&btnG=","no cites"
"0","0.0000","DAC-2004-10(08)-0698.PDF","","Is Statistical Timing Statistically Significant?","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=Is+Statistical+Timing+Statistically+Significant%3F%22&btnG=","no cites"
"0","0.0000","DAC-2006-12(04)-0372.PDF","Dennis","CAD Challenges for Leading-Edge Multimedia Designs","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=CAD+Challenges+for+Leading-Edge+Multimedia+Designs%22+author%3D%22Dennis%22&btnG=","no cites"
"0","0.0000","DAC-2005-11(10)-0927.PDF","Chirayu S. Amin","Piece-wise Approximations of RLCK Circuit Responses using Moment Matching","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Piece-wise+Approximations+of+RLCK+Circuit+Responses+using+Moment+Matching%22+author%3D%22Chirayu+S.+Amin%22&btnG=","no cites"
"0","0.0000","DAC-2005-11(09)-0887.PDF","Panel Moderator: Ron Wilson","Structured/Platform ASIC Apprentices Which Platform Will Survive Your Board Room?","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Structured%2FPlatform+ASIC+Apprentices+Which+Platform+Will+Survive+Your+Board+Room%3F%22+author%3D%22Panel+Moderator%3A+Ron+Wilson%22&btnG=","no cites"
"0","0.0000","DAC-2006-12(10)-0955.PDF","Yuichi Nakamura","Budgeting-Free Hierarchical Design Method for Large Scale and High-Performance LSIs","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Budgeting-Free+Hierarchical+Design+Method+for+Large+Scale+and+High-Performance+LSIs%22+author%3D%22Yuichi+Nakamura%22&btnG=","no cites"
"0","0.0000","DAC-2006-12(03)-0273.PDF","Nic Mokhoff","Tradeoffs and Choices for Emerging SoCs in High-End Applications","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Tradeoffs+and+Choices+for+Emerging+SoCs+in+High-End+Applications%22+author%3D%22Nic+Mokhoff%22&btnG=","no cites"
"0","0.0000","DAC-2006-12(07)-0683.PDF","Ozcan Ozturk","Optimizing Code Parallelization through a Constraint Network Based Approach","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Optimizing+Code+Parallelization+through+a+Constraint+Network+Based+Approach%22+author%3D%22Ozcan+Ozturk%22&btnG=","no cites"
"0","0.0000","DAC-2005-11(03)-0289.PDF","Chair: Rick Merritt","Interconnects Are Moving From MHz->GHz Should you be afraid? Or… “My Giga Hertz, Does Yours?”","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Interconnects+Are+Moving+From+MHz-%3EGHz+Should+you+be+afraid%3F+Or%E2%80%A6+%E2%80%9CMy+Giga+Hertz%2C+Does+Yours%3F%E2%80%9D%22+author%3D%22Chair%3A+Rick+Merritt%22&btnG=","no cites"
"0","0.0000","DAC-2006-12(05)-0405.PDF","Ahmad A. Al-Yamani","DFT for Controlled-Impedance I/O Buffers","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=DFT+for+Controlled-Impedance+I%2FO+Buffers%22+author%3D%22Ahmad+A.+Al-Yamani%22&btnG=","no cites"
"0","0.0000","DAC-2005-11(07)-0611.PDF","Chair: Tim Fox","Should Our Power Approach Be Current?","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Should+Our+Power+Approach+Be+Current%3F%22+author%3D%22Chair%3A+Tim+Fox%22&btnG=","no cites"
"0","0.0000","DAC-2005-11(02)-0167.PDF","Chair: Dennis C. Wassung","Choosing Flows and Methodologies for SoC Design","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=Choosing+Flows+and+Methodologies+for+SoC+Design%22+author%3D%22Chair%3A+Dennis+C.+Wassung%22&btnG=","no cites"
"0","0.0000","DAC-2006-12(03)-0290.PDF","Jyh-Shin Pan","A CMOS SoC for 56/18/16 CD/DVD-dual/RAM Applications","2006","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=as_subj%3D%22=A+CMOS+SoC+for+56%2F18%2F16+CD%2FDVD-dual%2FRAM+Applications%22+author%3D%22Jyh-Shin+Pan%22&btnG=","no cites"
"0","0.0000","DAC-2004-10(07)-0614.PDF","Bo Yang, Ramesh Karri, David A. McGrew","An Architecture Level Optimization Technique for Universal Hash Functions","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=An+Architecture+Level+Optimization+Technique+for+Universal+Hash+Functions%22+author%3D%22Bo+Yang%2C+Ramesh+Karri%2C+David+A.+McGrew%22&btnG=","no cites"
"0","0.0000","DAC-2004-10(07)-0622.PDF","Tom Korsmeyer, Jun Zeng, and Ken Greiner","Design Tools for BioMEMS","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=Design+Tools+for+BioMEMS%22+author%3D%22Tom+Korsmeyer%2C+Jun+Zeng%2C+and+Ken+Greiner%22&btnG=","no cites"
"0","0.0000","DAC-2005-11(01)-0069.PDF","Chair:","Tales from the Trenches","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=Tales+from+the+Trenches%22+author%3D%22Chair%3A%22&btnG=","no cites"
"0","0.0000","DAC-2005-11(03)-0202.PDF","Xiaoyong Tang","Leakage Power Optimization With Dual-Vth Library In High-Level Synthesis","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=Leakage+Power+Optimization+With+Dual-Vth+Library+In+High-Level+Synthesis%22+author%3D%22Xiaoyong+Tang%22&btnG=","no cites"
"0","0.0000","DAC-2004-10(08)-0741.PDF","Navaratnasothie Selvakkumaran, Abhishek Ranjan, Salil Raje, George Karypis","Multi-Resource Aware Partitioning Algorithms for FPGAs with Heterogeneous Resources","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=Multi-Resource+Aware+Partitioning+Algorithms+for+FPGAs+with+Heterogeneous+Resources%22+author%3D%22Navaratnasothie+Selvakkumaran%2C+Abhishek+Ranjan%2C+Salil+Raje%2C+George+Karypis%22&btnG=","no cites"
"0","0.0000","DAC-2005-11(01)-0001.PDF","Chair Jay Vleeschhouwer","Leveraging Your Partners (CEO Panel)","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=Leveraging+Your+Partners+%28CEO+Panel%29%22+author%3D%22Chair+Jay+Vleeschhouwer%22&btnG=","no cites"
"0","0.0000","DAC-2005-11(02)-0135.PDF","Bo Yang","A Design-for-Test Architecture for Crypto Chips","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=A+Design-for-Test+Architecture+for+Crypto+Chips%22+author%3D%22Bo+Yang%22&btnG=","no cites"
"0","0.0000","DAC-2005-11(07)-0652.PDF","Chirayu S. Amin","How simple can we get?","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=How+simple+can+we+get%3F%22+author%3D%22Chirayu+S.+Amin%22&btnG=","no cites"
"0","0.0000","DAC-2005-11(03)-0270.PDF","Andrey V. Zykov","Novel Microarchitecture Techniques Exploiting Reliability-­Delay Trade-­offs","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=Novel+Microarchitecture+Techniques+Exploiting+Reliability-%C2%ADDelay+Trade-%C2%ADoffs%22+author%3D%22Andrey+V.+Zykov%22&btnG=","no cites"
"0","0.0000","DAC-2005-11(07)-0618.PDF","Dexin Li and Pai H. Chou","Application/Architecture Power CoOptimization for Embedded Systems Powered by Renewable Sources","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=Application%2FArchitecture+Power+CoOptimization+for+Embedded+Systems+Powered+by+Renewable+Sources%22+author%3D%22Dexin+Li+and+Pai+H.+Chou%22&btnG=","no cites"
"0","0.0000","DAC-2005-11(08)-0700.PDF","Joel Coburn","A New Paradigm for Power Estimation","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=A+New+Paradigm+for+Power+Estimation%22+author%3D%22Joel+Coburn%22&btnG=","no cites"
"0","0.0000","DAC-2005-11(03)-0248.PDF","Yanhong Liu","A New Characterization of Multimedia Workloads for System-level MpSoC Design","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=A+New+Characterization+of+Multimedia+Workloads+for+System-level+MpSoC+Design%22+author%3D%22Yanhong+Liu%22&btnG=","no cites"
"0","0.0000","DAC-2005-11(03)-0274.PDF","Chair: Nic Mokhoff","How to Determine the Necessity for Emerging Solutions","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=How+to+Determine+the+Necessity+for+Emerging+Solutions%22+author%3D%22Chair%3A+Nic+Mokhoff%22&btnG=","no cites"
"0","0.0000","DAC-2005-11(03)-0275.PDF","D. G. Chinnery and K. Keutzer","An ASIC Perspective","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=An+ASIC+Perspective%22+author%3D%22D.+G.+Chinnery+and+K.+Keutzer%22&btnG=","no cites"
"0","0.0000","DAC-2005-11(05)-0491.PDF","Peggy B. McGee","A Lattice­Based Framework for the Classification and Design of Asynchronous Pipelines","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=A+Lattice%C2%ADBased+Framework+for+the+Classification+and+Design+of+Asynchronous+Pipelines%22+author%3D%22Peggy+B.+McGee%22&btnG=","no cites"
"0","0.0000","DAC-2005-11(03)-0281.PDF","Andrew Chang","A Custom Perspective","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=A+Custom+Perspective%22+author%3D%22Andrew+Chang%22&btnG=","no cites"
"0","0.0000","DAC-2005-11(04)-0351.PDF","Chair: Jan Rabaey","GOPS for Cents and MilliWatts","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=GOPS+for+Cents+and+MilliWatts%22+author%3D%22Chair%3A+Jan+Rabaey%22&btnG=","no cites"
"0","0.0000","DAC-2005-11(02)-0168.PDF","Chair: Naveed Sherwani","DFM Rules!","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=DFM+Rules%21%22+author%3D%22Chair%3A+Naveed+Sherwani%22&btnG=","no cites"
"0","0.0000","DAC-2005-11(07)-0628.PDF","Jianli Zhuo","System­Level Energy-­Efficient Dynamic Task Scheduling","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=System%C2%ADLevel+Energy-%C2%ADEfficient+Dynamic+Task+Scheduling%22+author%3D%22Jianli+Zhuo%22&btnG=","no cites"
"0","0.0000","DAC-2005-11(07)-0658.PDF","Yu Cao","An Analytical Modeling Approach","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=An+Analytical+Modeling+Approach%22+author%3D%22Yu+Cao%22&btnG=","no cites"
"0","0.0000","DAC-2005-11(07)-0648.PDF","Arthur Nieuwoudt and Yehia Massoud","Multi­level Approach for Integrated Spiral Inductor Optimization","2005","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=Multi%C2%ADlevel+Approach+for+Integrated+Spiral+Inductor+Optimization%22+author%3D%22Arthur+Nieuwoudt+and+Yehia+Massoud%22&btnG=","no cites"
"0","0.0000","DAC-2004-10(07)-0588.PDF","Abhijit Davare, Kelvin Lwin, Alex Kondratyev, Alberto Sangiovanni-Vincentelli","The Efficient Asynchronous Implementation of Synchronous Specifications","2004","http://scholar.google.com/scholar?start=0&num=1&hl=en&as_sdt=0&q=The+Efficient+Asynchronous+Implementation+of+Synchronous+Specifications%22+author%3D%22Abhijit+Davare%2C+Kelvin+Lwin%2C+Alex+Kondratyev%2C+Alberto+Sangiovanni-Vincentelli%22&btnG=","no cites"
