<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/usart6.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">usart6.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="usart6_8h__dep__incl.svg" width="1274" height="186"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="usart6_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a11b5840b3b282bce1bf399d0658fcae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart6_8h.xhtml#a11b5840b3b282bce1bf399d0658fcae8">REG_USART6_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040200U)</td></tr>
<tr class="memdesc:a11b5840b3b282bce1bf399d0658fcae8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART6) USART Control Register  <a href="#a11b5840b3b282bce1bf399d0658fcae8">More...</a><br /></td></tr>
<tr class="separator:a11b5840b3b282bce1bf399d0658fcae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ad93ffd9f92eec0e03cafd9ef18c5c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart6_8h.xhtml#a2ad93ffd9f92eec0e03cafd9ef18c5c1">REG_USART6_MR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040204U)</td></tr>
<tr class="memdesc:a2ad93ffd9f92eec0e03cafd9ef18c5c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART6) USART Mode Register  <a href="#a2ad93ffd9f92eec0e03cafd9ef18c5c1">More...</a><br /></td></tr>
<tr class="separator:a2ad93ffd9f92eec0e03cafd9ef18c5c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8c2d5693ab316377d962c9e1f96e0aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart6_8h.xhtml#ad8c2d5693ab316377d962c9e1f96e0aa">REG_USART6_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040208U)</td></tr>
<tr class="memdesc:ad8c2d5693ab316377d962c9e1f96e0aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART6) USART Interrupt Enable Register  <a href="#ad8c2d5693ab316377d962c9e1f96e0aa">More...</a><br /></td></tr>
<tr class="separator:ad8c2d5693ab316377d962c9e1f96e0aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6dfeae01b06f1d9890ad919ddfb03f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart6_8h.xhtml#ac6dfeae01b06f1d9890ad919ddfb03f9">REG_USART6_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4004020CU)</td></tr>
<tr class="memdesc:ac6dfeae01b06f1d9890ad919ddfb03f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART6) USART Interrupt Disable Register  <a href="#ac6dfeae01b06f1d9890ad919ddfb03f9">More...</a><br /></td></tr>
<tr class="separator:ac6dfeae01b06f1d9890ad919ddfb03f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff705f7bf42c70ad32a51bf31e4d281c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart6_8h.xhtml#aff705f7bf42c70ad32a51bf31e4d281c">REG_USART6_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40040210U)</td></tr>
<tr class="memdesc:aff705f7bf42c70ad32a51bf31e4d281c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART6) USART Interrupt Mask Register  <a href="#aff705f7bf42c70ad32a51bf31e4d281c">More...</a><br /></td></tr>
<tr class="separator:aff705f7bf42c70ad32a51bf31e4d281c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c571e19b9cd538429b7108d1abbf871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart6_8h.xhtml#a7c571e19b9cd538429b7108d1abbf871">REG_USART6_CSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40040214U)</td></tr>
<tr class="memdesc:a7c571e19b9cd538429b7108d1abbf871"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART6) USART Channel Status Register  <a href="#a7c571e19b9cd538429b7108d1abbf871">More...</a><br /></td></tr>
<tr class="separator:a7c571e19b9cd538429b7108d1abbf871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a565ce70dc175be21b53759c6c8a2079b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart6_8h.xhtml#a565ce70dc175be21b53759c6c8a2079b">REG_USART6_RHR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40040218U)</td></tr>
<tr class="memdesc:a565ce70dc175be21b53759c6c8a2079b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART6) USART Receive Holding Register  <a href="#a565ce70dc175be21b53759c6c8a2079b">More...</a><br /></td></tr>
<tr class="separator:a565ce70dc175be21b53759c6c8a2079b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa71076f096f2c5709302e8f996ffd0dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart6_8h.xhtml#aa71076f096f2c5709302e8f996ffd0dd">REG_USART6_THR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4004021CU)</td></tr>
<tr class="memdesc:aa71076f096f2c5709302e8f996ffd0dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART6) USART Transmit Holding Register  <a href="#aa71076f096f2c5709302e8f996ffd0dd">More...</a><br /></td></tr>
<tr class="separator:aa71076f096f2c5709302e8f996ffd0dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff3ca4918dd74749db4d10e579865c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart6_8h.xhtml#aff3ca4918dd74749db4d10e579865c54">REG_USART6_BRGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040220U)</td></tr>
<tr class="memdesc:aff3ca4918dd74749db4d10e579865c54"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART6) USART Baud Rate Generator Register  <a href="#aff3ca4918dd74749db4d10e579865c54">More...</a><br /></td></tr>
<tr class="separator:aff3ca4918dd74749db4d10e579865c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1c1535ada62fd772acc21d30f57e8e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart6_8h.xhtml#ad1c1535ada62fd772acc21d30f57e8e0">REG_USART6_RTOR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040224U)</td></tr>
<tr class="memdesc:ad1c1535ada62fd772acc21d30f57e8e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART6) USART Receiver Time-out Register  <a href="#ad1c1535ada62fd772acc21d30f57e8e0">More...</a><br /></td></tr>
<tr class="separator:ad1c1535ada62fd772acc21d30f57e8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06d6e0f76b84a29859af34bd2b5b4c4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart6_8h.xhtml#a06d6e0f76b84a29859af34bd2b5b4c4a">REG_USART6_TTGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040228U)</td></tr>
<tr class="memdesc:a06d6e0f76b84a29859af34bd2b5b4c4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART6) USART Transmitter Timeguard Register  <a href="#a06d6e0f76b84a29859af34bd2b5b4c4a">More...</a><br /></td></tr>
<tr class="separator:a06d6e0f76b84a29859af34bd2b5b4c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b631ac3f33fb2e69a626da3475d2559"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart6_8h.xhtml#a9b631ac3f33fb2e69a626da3475d2559">REG_USART6_FIDI</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040240U)</td></tr>
<tr class="memdesc:a9b631ac3f33fb2e69a626da3475d2559"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART6) USART FI DI Ratio Register  <a href="#a9b631ac3f33fb2e69a626da3475d2559">More...</a><br /></td></tr>
<tr class="separator:a9b631ac3f33fb2e69a626da3475d2559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb2ac57685679a3df62410a5e47f2d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart6_8h.xhtml#acb2ac57685679a3df62410a5e47f2d46">REG_USART6_NER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40040244U)</td></tr>
<tr class="memdesc:acb2ac57685679a3df62410a5e47f2d46"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART6) USART Number of Errors Register  <a href="#acb2ac57685679a3df62410a5e47f2d46">More...</a><br /></td></tr>
<tr class="separator:acb2ac57685679a3df62410a5e47f2d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad90e73b00eada11884a47a7addd91609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart6_8h.xhtml#ad90e73b00eada11884a47a7addd91609">REG_USART6_LINMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040254U)</td></tr>
<tr class="memdesc:ad90e73b00eada11884a47a7addd91609"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART6) USART LIN Mode Register  <a href="#ad90e73b00eada11884a47a7addd91609">More...</a><br /></td></tr>
<tr class="separator:ad90e73b00eada11884a47a7addd91609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91d53793725c360dd412a6ed4ea50b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart6_8h.xhtml#a91d53793725c360dd412a6ed4ea50b43">REG_USART6_LINIR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040258U)</td></tr>
<tr class="memdesc:a91d53793725c360dd412a6ed4ea50b43"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART6) USART LIN Identifier Register  <a href="#a91d53793725c360dd412a6ed4ea50b43">More...</a><br /></td></tr>
<tr class="separator:a91d53793725c360dd412a6ed4ea50b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0509ed964191c2c7f2d07327585e3e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart6_8h.xhtml#a0509ed964191c2c7f2d07327585e3e0a">REG_USART6_LINBRR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4004025CU)</td></tr>
<tr class="memdesc:a0509ed964191c2c7f2d07327585e3e0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART6) USART LIN Baud Rate Register  <a href="#a0509ed964191c2c7f2d07327585e3e0a">More...</a><br /></td></tr>
<tr class="separator:a0509ed964191c2c7f2d07327585e3e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8542a083bae27762478b605f3fe1bddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart6_8h.xhtml#a8542a083bae27762478b605f3fe1bddd">REG_USART6_CMPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040290U)</td></tr>
<tr class="memdesc:a8542a083bae27762478b605f3fe1bddd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART6) USART Comparison Register  <a href="#a8542a083bae27762478b605f3fe1bddd">More...</a><br /></td></tr>
<tr class="separator:a8542a083bae27762478b605f3fe1bddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4b2b40f0d98a83d575a68aa87ca6db9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart6_8h.xhtml#aa4b2b40f0d98a83d575a68aa87ca6db9">REG_USART6_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400402E4U)</td></tr>
<tr class="memdesc:aa4b2b40f0d98a83d575a68aa87ca6db9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART6) USART Write Protection Mode Register  <a href="#aa4b2b40f0d98a83d575a68aa87ca6db9">More...</a><br /></td></tr>
<tr class="separator:aa4b2b40f0d98a83d575a68aa87ca6db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa66d032ef095e6a0e748d9f8177db262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart6_8h.xhtml#aa66d032ef095e6a0e748d9f8177db262">REG_USART6_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400402E8U)</td></tr>
<tr class="memdesc:aa66d032ef095e6a0e748d9f8177db262"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART6) USART Write Protection Status Register  <a href="#aa66d032ef095e6a0e748d9f8177db262">More...</a><br /></td></tr>
<tr class="separator:aa66d032ef095e6a0e748d9f8177db262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0d6b0e9c3fc9d65b2ba83c3cfe682c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart6_8h.xhtml#aa0d6b0e9c3fc9d65b2ba83c3cfe682c2">REG_USART6_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040300U)</td></tr>
<tr class="memdesc:aa0d6b0e9c3fc9d65b2ba83c3cfe682c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART6) Receive Pointer Register  <a href="#aa0d6b0e9c3fc9d65b2ba83c3cfe682c2">More...</a><br /></td></tr>
<tr class="separator:aa0d6b0e9c3fc9d65b2ba83c3cfe682c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6938c995ee69a1602428cb425c14fd5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart6_8h.xhtml#a6938c995ee69a1602428cb425c14fd5a">REG_USART6_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040304U)</td></tr>
<tr class="memdesc:a6938c995ee69a1602428cb425c14fd5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART6) Receive Counter Register  <a href="#a6938c995ee69a1602428cb425c14fd5a">More...</a><br /></td></tr>
<tr class="separator:a6938c995ee69a1602428cb425c14fd5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc299040146d7c6d909d90d7d7895ab9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart6_8h.xhtml#acc299040146d7c6d909d90d7d7895ab9">REG_USART6_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040308U)</td></tr>
<tr class="memdesc:acc299040146d7c6d909d90d7d7895ab9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART6) Transmit Pointer Register  <a href="#acc299040146d7c6d909d90d7d7895ab9">More...</a><br /></td></tr>
<tr class="separator:acc299040146d7c6d909d90d7d7895ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a683b4e0ceb04e04dd11f85db32d1f02c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart6_8h.xhtml#a683b4e0ceb04e04dd11f85db32d1f02c">REG_USART6_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004030CU)</td></tr>
<tr class="memdesc:a683b4e0ceb04e04dd11f85db32d1f02c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART6) Transmit Counter Register  <a href="#a683b4e0ceb04e04dd11f85db32d1f02c">More...</a><br /></td></tr>
<tr class="separator:a683b4e0ceb04e04dd11f85db32d1f02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a233ede2ee0d9c96a15df7cba84fa49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart6_8h.xhtml#a7a233ede2ee0d9c96a15df7cba84fa49">REG_USART6_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040310U)</td></tr>
<tr class="memdesc:a7a233ede2ee0d9c96a15df7cba84fa49"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART6) Receive Next Pointer Register  <a href="#a7a233ede2ee0d9c96a15df7cba84fa49">More...</a><br /></td></tr>
<tr class="separator:a7a233ede2ee0d9c96a15df7cba84fa49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca1b8a20b4ec9adabd32ed97254d3f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart6_8h.xhtml#aca1b8a20b4ec9adabd32ed97254d3f06">REG_USART6_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040314U)</td></tr>
<tr class="memdesc:aca1b8a20b4ec9adabd32ed97254d3f06"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART6) Receive Next Counter Register  <a href="#aca1b8a20b4ec9adabd32ed97254d3f06">More...</a><br /></td></tr>
<tr class="separator:aca1b8a20b4ec9adabd32ed97254d3f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a4c3f435601cc7ecc3e98d317ceae9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart6_8h.xhtml#a8a4c3f435601cc7ecc3e98d317ceae9f">REG_USART6_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040318U)</td></tr>
<tr class="memdesc:a8a4c3f435601cc7ecc3e98d317ceae9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART6) Transmit Next Pointer Register  <a href="#a8a4c3f435601cc7ecc3e98d317ceae9f">More...</a><br /></td></tr>
<tr class="separator:a8a4c3f435601cc7ecc3e98d317ceae9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeda0acc2e6f393ab24732f8a8feca72b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart6_8h.xhtml#aeda0acc2e6f393ab24732f8a8feca72b">REG_USART6_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004031CU)</td></tr>
<tr class="memdesc:aeda0acc2e6f393ab24732f8a8feca72b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART6) Transmit Next Counter Register  <a href="#aeda0acc2e6f393ab24732f8a8feca72b">More...</a><br /></td></tr>
<tr class="separator:aeda0acc2e6f393ab24732f8a8feca72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad601cd77506b54ca3a689c4c244d83a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart6_8h.xhtml#ad601cd77506b54ca3a689c4c244d83a0">REG_USART6_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040320U)</td></tr>
<tr class="memdesc:ad601cd77506b54ca3a689c4c244d83a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART6) Transfer Control Register  <a href="#ad601cd77506b54ca3a689c4c244d83a0">More...</a><br /></td></tr>
<tr class="separator:ad601cd77506b54ca3a689c4c244d83a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac09573d57eb2acb2cfd98ad4eaf13a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart6_8h.xhtml#ac09573d57eb2acb2cfd98ad4eaf13a92">REG_USART6_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40040324U)</td></tr>
<tr class="memdesc:ac09573d57eb2acb2cfd98ad4eaf13a92"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART6) Transfer Status Register  <a href="#ac09573d57eb2acb2cfd98ad4eaf13a92">More...</a><br /></td></tr>
<tr class="separator:ac09573d57eb2acb2cfd98ad4eaf13a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="aff3ca4918dd74749db4d10e579865c54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff3ca4918dd74749db4d10e579865c54">&sect;&nbsp;</a></span>REG_USART6_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART6_BRGR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040220U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART6) USART Baud Rate Generator Register </p>

</div>
</div>
<a id="a8542a083bae27762478b605f3fe1bddd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8542a083bae27762478b605f3fe1bddd">&sect;&nbsp;</a></span>REG_USART6_CMPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART6_CMPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040290U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART6) USART Comparison Register </p>

</div>
</div>
<a id="a11b5840b3b282bce1bf399d0658fcae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11b5840b3b282bce1bf399d0658fcae8">&sect;&nbsp;</a></span>REG_USART6_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART6_CR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040200U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART6) USART Control Register </p>

</div>
</div>
<a id="a7c571e19b9cd538429b7108d1abbf871"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c571e19b9cd538429b7108d1abbf871">&sect;&nbsp;</a></span>REG_USART6_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART6_CSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40040214U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART6) USART Channel Status Register </p>

</div>
</div>
<a id="a9b631ac3f33fb2e69a626da3475d2559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b631ac3f33fb2e69a626da3475d2559">&sect;&nbsp;</a></span>REG_USART6_FIDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART6_FIDI&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040240U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART6) USART FI DI Ratio Register </p>

</div>
</div>
<a id="ac6dfeae01b06f1d9890ad919ddfb03f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6dfeae01b06f1d9890ad919ddfb03f9">&sect;&nbsp;</a></span>REG_USART6_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART6_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4004020CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART6) USART Interrupt Disable Register </p>

</div>
</div>
<a id="ad8c2d5693ab316377d962c9e1f96e0aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8c2d5693ab316377d962c9e1f96e0aa">&sect;&nbsp;</a></span>REG_USART6_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART6_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040208U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART6) USART Interrupt Enable Register </p>

</div>
</div>
<a id="aff705f7bf42c70ad32a51bf31e4d281c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff705f7bf42c70ad32a51bf31e4d281c">&sect;&nbsp;</a></span>REG_USART6_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART6_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40040210U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART6) USART Interrupt Mask Register </p>

</div>
</div>
<a id="a0509ed964191c2c7f2d07327585e3e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0509ed964191c2c7f2d07327585e3e0a">&sect;&nbsp;</a></span>REG_USART6_LINBRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART6_LINBRR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4004025CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART6) USART LIN Baud Rate Register </p>

</div>
</div>
<a id="a91d53793725c360dd412a6ed4ea50b43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91d53793725c360dd412a6ed4ea50b43">&sect;&nbsp;</a></span>REG_USART6_LINIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART6_LINIR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040258U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART6) USART LIN Identifier Register </p>

</div>
</div>
<a id="ad90e73b00eada11884a47a7addd91609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad90e73b00eada11884a47a7addd91609">&sect;&nbsp;</a></span>REG_USART6_LINMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART6_LINMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040254U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART6) USART LIN Mode Register </p>

</div>
</div>
<a id="a2ad93ffd9f92eec0e03cafd9ef18c5c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ad93ffd9f92eec0e03cafd9ef18c5c1">&sect;&nbsp;</a></span>REG_USART6_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART6_MR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040204U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART6) USART Mode Register </p>

</div>
</div>
<a id="acb2ac57685679a3df62410a5e47f2d46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb2ac57685679a3df62410a5e47f2d46">&sect;&nbsp;</a></span>REG_USART6_NER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART6_NER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40040244U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART6) USART Number of Errors Register </p>

</div>
</div>
<a id="ad601cd77506b54ca3a689c4c244d83a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad601cd77506b54ca3a689c4c244d83a0">&sect;&nbsp;</a></span>REG_USART6_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART6_PTCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040320U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART6) Transfer Control Register </p>

</div>
</div>
<a id="ac09573d57eb2acb2cfd98ad4eaf13a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac09573d57eb2acb2cfd98ad4eaf13a92">&sect;&nbsp;</a></span>REG_USART6_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART6_PTSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40040324U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART6) Transfer Status Register </p>

</div>
</div>
<a id="a6938c995ee69a1602428cb425c14fd5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6938c995ee69a1602428cb425c14fd5a">&sect;&nbsp;</a></span>REG_USART6_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART6_RCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040304U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART6) Receive Counter Register </p>

</div>
</div>
<a id="a565ce70dc175be21b53759c6c8a2079b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a565ce70dc175be21b53759c6c8a2079b">&sect;&nbsp;</a></span>REG_USART6_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART6_RHR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40040218U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART6) USART Receive Holding Register </p>

</div>
</div>
<a id="aca1b8a20b4ec9adabd32ed97254d3f06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca1b8a20b4ec9adabd32ed97254d3f06">&sect;&nbsp;</a></span>REG_USART6_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART6_RNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040314U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART6) Receive Next Counter Register </p>

</div>
</div>
<a id="a7a233ede2ee0d9c96a15df7cba84fa49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a233ede2ee0d9c96a15df7cba84fa49">&sect;&nbsp;</a></span>REG_USART6_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART6_RNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040310U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART6) Receive Next Pointer Register </p>

</div>
</div>
<a id="aa0d6b0e9c3fc9d65b2ba83c3cfe682c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0d6b0e9c3fc9d65b2ba83c3cfe682c2">&sect;&nbsp;</a></span>REG_USART6_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART6_RPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040300U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART6) Receive Pointer Register </p>

</div>
</div>
<a id="ad1c1535ada62fd772acc21d30f57e8e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1c1535ada62fd772acc21d30f57e8e0">&sect;&nbsp;</a></span>REG_USART6_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART6_RTOR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040224U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART6) USART Receiver Time-out Register </p>

</div>
</div>
<a id="a683b4e0ceb04e04dd11f85db32d1f02c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a683b4e0ceb04e04dd11f85db32d1f02c">&sect;&nbsp;</a></span>REG_USART6_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART6_TCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004030CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART6) Transmit Counter Register </p>

</div>
</div>
<a id="aa71076f096f2c5709302e8f996ffd0dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa71076f096f2c5709302e8f996ffd0dd">&sect;&nbsp;</a></span>REG_USART6_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART6_THR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4004021CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART6) USART Transmit Holding Register </p>

</div>
</div>
<a id="aeda0acc2e6f393ab24732f8a8feca72b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeda0acc2e6f393ab24732f8a8feca72b">&sect;&nbsp;</a></span>REG_USART6_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART6_TNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004031CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART6) Transmit Next Counter Register </p>

</div>
</div>
<a id="a8a4c3f435601cc7ecc3e98d317ceae9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a4c3f435601cc7ecc3e98d317ceae9f">&sect;&nbsp;</a></span>REG_USART6_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART6_TNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040318U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART6) Transmit Next Pointer Register </p>

</div>
</div>
<a id="acc299040146d7c6d909d90d7d7895ab9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc299040146d7c6d909d90d7d7895ab9">&sect;&nbsp;</a></span>REG_USART6_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART6_TPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040308U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART6) Transmit Pointer Register </p>

</div>
</div>
<a id="a06d6e0f76b84a29859af34bd2b5b4c4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06d6e0f76b84a29859af34bd2b5b4c4a">&sect;&nbsp;</a></span>REG_USART6_TTGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART6_TTGR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040228U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART6) USART Transmitter Timeguard Register </p>

</div>
</div>
<a id="aa4b2b40f0d98a83d575a68aa87ca6db9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4b2b40f0d98a83d575a68aa87ca6db9">&sect;&nbsp;</a></span>REG_USART6_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART6_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400402E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART6) USART Write Protection Mode Register </p>

</div>
</div>
<a id="aa66d032ef095e6a0e748d9f8177db262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa66d032ef095e6a0e748d9f8177db262">&sect;&nbsp;</a></span>REG_USART6_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART6_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400402E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART6) USART Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
