`instruction cache parity error corrected`
 =================== 
`instruction cache parity error corrected`
 =================== 
`instruction cache parity error corrected`
 =================== 
`instruction cache parity error corrected`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{count} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`ciod: failed to read message prefix on control stream (CioStream socket to {ip_address}:{port}`
 =================== 
`ciod: failed to read message prefix on control stream (CioStream socket to {ip}:{port}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.1414`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.201`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`force load/store alignment...............{value}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.4876`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.6896`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.1172`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.1524`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.1588`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`CE sym {symbol}, at {memory_address}, mask {mask}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`instruction cache parity error corrected`
 =================== 
`instruction cache parity error corrected`
 =================== 
`instruction cache parity error corrected`
 =================== 
`instruction cache parity error corrected`
 =================== 
`instruction cache parity error corrected`
 =================== 
`instruction cache parity error corrected`
 =================== 
`instruction cache parity error corrected`
 =================== 
`instruction cache parity error corrected`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.174`
 =================== 
`ciod: cpu {cpu_number} at treeaddr {tree_address} sent unrecognized message {message}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.1990`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.122`
 =================== 
`generating core.{core_number}`
 =================== 
`ciod: LOGIN chdir({directory}) failed: {error_message}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`{count} ddr errors(s) detected and corrected on rank {rank}, symbol {symbol}, bit {bit}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.1818`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.1887`
 =================== 
`CE sym {symbol}, at {memory_address}, mask {mask}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`data TLB error interrupt`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`ciod: Message code {code} is not {value1} or {value2}`
 =================== 
`data storage interrupt`
 =================== 
`data storage interrupt`
 =================== 
`data storage interrupt`
 =================== 
`data storage interrupt`
 =================== 
`data storage interrupt`
 =================== 
`data storage interrupt`
 =================== 
`{data storage interrupt}`
 =================== 
`data storage interrupt`
 =================== 
`instruction address: {address}`
 =================== 
`instruction address: {address}`
 =================== 
`instruction address: {address}`
 =================== 
`instruction address: {address}`
 =================== 
`instruction address: {address}`
 =================== 
`instruction address: {address}`
 =================== 
`instruction address: {address}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.1521`
 =================== 
`data storage interrupt`
 =================== 
`data storage interrupt`
 =================== 
`data storage interrupt`
 =================== 
`data storage interrupt`
 =================== 
`{data storage interrupt}`
 =================== 
`{data storage interrupt}`
 =================== 
`data storage interrupt`
 =================== 
`data storage interrupt`
 =================== 
`instruction address: {address}`
 =================== 
`instruction address: {address}`
 =================== 
`instruction address: {address}`
 =================== 
`instruction address: {address}`
 =================== 
`instruction address: {address}`
 =================== 
`instruction address: {address}`
 =================== 
`instruction address: {address}`
 =================== 
`instruction address: {address}`
 =================== 
`data storage interrupt`
 =================== 
`instruction address: {address}`
 =================== 
`instruction address: {address}`
 =================== 
`data address: {address}`
 =================== 
`data address: {address}`
 =================== 
`machine check: i-fetch......................0`
 =================== 
`machine check: i-fetch......................0`
 =================== 
`program interrupt: illegal instruction......0`
 =================== 
`data storage interrupt`
 =================== 
`data storage interrupt`
 =================== 
`data storage interrupt`
 =================== 
`data storage interrupt`
 =================== 
`data storage interrupt`
 =================== 
`instruction address: {address}`
 =================== 
`data storage interrupt`
 =================== 
`instruction address: {address}`
 =================== 
`data storage interrupt`
 =================== 
`data address: {address}`
 =================== 
`data storage interrupt`
 =================== 
`data address: {address}`
 =================== 
`data address: {address}`
 =================== 
`data storage interrupt`
 =================== 
`data address: {address}`
 =================== 
`machine check: i-fetch......................0`
 =================== 
`data storage interrupt`
 =================== 
`data storage interrupt`
 =================== 
`data storage interrupt`
 =================== 
`data storage interrupt`
 =================== 
`data address: {address}`
 =================== 
`instruction address: {address}`
 =================== 
`exception syndrome register: {exception_syndrome_register}`
 =================== 
`exception syndrome register: {exception_syndrome_register}`
 =================== 
`exception syndrome register: {exception_syndrome_register}`
 =================== 
`exception syndrome register: {exception_syndrome_register}`
 =================== 
`program interrupt: illegal instruction......0`
 =================== 
`program interrupt: illegal instruction......0`
 =================== 
`data address: {address}`
 =================== 
`exception syndrome register: {exception_syndrome_register}`
 =================== 
`machine check: i-fetch......................0`
 =================== 
`data store interrupt caused by {interrupt_cause}`
 =================== 
`machine check: i-fetch......................0`
 =================== 
`data store interrupt caused by {cause}`
 =================== 
`program interrupt: illegal instruction......0`
 =================== 
`program interrupt: illegal instruction......0`
 =================== 
`program interrupt: privileged instruction...0`
 =================== 
`program interrupt: privileged instruction...0`
 =================== 
`program interrupt: trap instruction.........0`
 =================== 
`program interrupt: {description}......{code}`
 =================== 
`store operation.............................1`
 =================== 
`store operation.............................1`
 =================== 
`machine state register: {value}`
 =================== 
`data store interrupt caused by {cause}`
 =================== 
`problem state (0=sup,1=usr).......0`
 =================== 
`data store interrupt caused by {cause}`
 =================== 
`data store interrupt caused by {cause}`
 =================== 
`floating point instr. enabled.....1`
 =================== 
`floating point instr. enabled.....1`
 =================== 
`floating point instr. enabled.....1`
 =================== 
`auxiliary processor.........................{value}`
 =================== 
`machine check enable..............0`
 =================== 
`machine check enable..............0`
 =================== 
`floating pt ex mode {mode} enable......{enable}`
 =================== 
`program interrupt: {description}..{code}`
 =================== 
`debug interrupt enable............0`
 =================== 
`floating pt ex mode {mode} enable......{enable}`
 =================== 
`byte ordering exception.....................0`
 =================== 
`byte ordering exception.....................{placeholder}`
 =================== 
`data address space................0`
 =================== 
`data address space................0`
 =================== 
`program interrupt: imprecise exception......0`
 =================== 
`core configuration register: {value}`
 =================== 
`program interrupt: {description}......{code}`
 =================== 
`program interrupt: fp cr update.............0`
 =================== 
`guaranteed instruction cache block touch.{variable}`
 =================== 
`guaranteed instruction cache block touch.0`
 =================== 
`program interrupt: fp cr field .............0`
 =================== 
`program interrupt: fp cr field .............0`
 =================== 
`program interrupt: fp cr field .............0`
 =================== 
`guaranteed data cache block touch........1`
 =================== 
`program interrupt: fp cr field .............0`
 =================== 
`force load/store alignment...............{value}`
 =================== 
`icache prefetch depth....................{value}`
 =================== 
`machine state register: {value}`
 =================== 
`machine state register: {value}`
 =================== 
`icache prefetch threshold................{value}`
 =================== 
`icache prefetch threshold................{value}`
 =================== 
`machine state register: {value}`
 =================== 
`wait state enable.................{value}`
 =================== 
`critical input interrupt enable...0`
 =================== 
`problem state (0=sup,1=usr).......0`
 =================== 
The template of the given log message is `problem state (0=sup,1=usr).......0`.
 =================== 
`floating point instr. enabled.....1`
 =================== 
`special purpose registers:`
 =================== 
`lr:{lr} cr:{cr} xer:{xer} ctr:{ctr}`
 =================== 
`{rts internal error}`
 =================== 
`floating pt ex mode {mode} enable......{value}`
 =================== 
`floating pt ex mode {mode} enable......{value}`
 =================== 
`debug wait enable.................{0}`
 =================== 
`floating pt ex mode {mode} enable......{enable}`
 =================== 
`instruction address space.........0`
 =================== 
`data address space................{placeholder}`
 =================== 
`data address space................{placeholder}`
 =================== 
`data address space................{placeholder}`
 =================== 
`core configuration register: {value}`
 =================== 
`core configuration register: {value}`
 =================== 
`core configuration register: {value}`
 =================== 
`core configuration register: {value}`
 =================== 
`core configuration register: {value}`
 =================== 
`core configuration register: {value}`
 =================== 
`disable store gathering..................{placeholder}`
 =================== 
`disable store gathering..................{placeholder}`
 =================== 
`disable store gathering..................{placeholder}`
 =================== 
`generating core.42`
 =================== 
`total of {count} ddr error(s) detected and corrected`
 =================== 
`generating core.145`
 =================== 
`instruction cache parity error corrected`
 =================== 
`instruction cache parity error corrected`
 =================== 
`instruction cache parity error corrected`
 =================== 
`instruction cache parity error corrected`
 =================== 
`instruction cache parity error corrected`
 =================== 
`instruction cache parity error corrected`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.15`
 =================== 
`instruction cache parity error corrected`
 =================== 
`instruction cache parity error corrected`
 =================== 
`instruction cache parity error corrected`
 =================== 
`instruction cache parity error corrected`
 =================== 
`instruction cache parity error corrected`
 =================== 
`instruction cache parity error corrected`
 =================== 
`instruction cache parity error corrected`
 =================== 
`generating core.{core_id}`
 =================== 
`instruction cache parity error corrected`
 =================== 
`instruction cache parity error corrected`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.93`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`ciod: failed to read message prefix on control stream (CioStream socket to {ip_address}:{port}`
 =================== 
`instruction cache parity error corrected`
 =================== 
`generating core.{core_number}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`ciod: Error loading /home/{username}/{filename}: {error_message}`
 =================== 
`ciod: Error creating node map from file /p/gb2/cabot/miranda/newmaps/8k_128x64x1_8x4x4.map: No child processes`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_number}`
 =================== 
`{count} ddr errors(s) detected and corrected on rank {rank}, symbol {symbol}, bit {bit}`
 =================== 
`instruction cache parity error corrected`
 =================== 
`ciod: Error loading {file_path}: {error_message}`
 =================== 
`instruction cache parity error corrected`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{count} double-hummer alignment exceptions`
 =================== 
`{count} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.16830`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_number}`
 =================== 
`ciod: Error loading /home/glosli/src/ddcMD/ddcMD/1.1.13/ddcMDbglV: invalid or missing program image, No such file or directory`
 =================== 
`CE sym {symbol}, at {address}, mask {mask}`
 =================== 
`instruction cache parity error corrected`
 =================== 
`generating core.{core_id}`
 =================== 
`program interrupt`
 =================== 
`generating core.{core_id}`
 =================== 
`program interrupt: illegal instruction......1`
 =================== 
`program interrupt: illegal instruction......1`
 =================== 
`program interrupt: privileged instruction...0`
 =================== 
`data store interrupt caused by {operation}`
 =================== 
`data store interrupt caused by {cause}`
 =================== 
`data store interrupt caused by {cause}`
 =================== 
`auxiliary processor.........................{value}`
 =================== 
`auxiliary processor.........................{value}`
 =================== 
`auxiliary processor.........................{value}`
 =================== 
`program interrupt: {description}..{code}`
 =================== 
`program interrupt: imprecise exception......0`
 =================== 
`program interrupt: {description}......{code}`
 =================== 
`generating core.14700`
 =================== 
`program interrupt`
 =================== 
`program interrupt`
 =================== 
`instruction address: {address}`
 =================== 
`exception syndrome register: {exception_syndrome_register}`
 =================== 
`program interrupt: illegal instruction......1`
 =================== 
`program interrupt: privileged instruction...0`
 =================== 
`data store interrupt caused by {interrupt_cause}`
 =================== 
`data store interrupt caused by {cause}`
 =================== 
`auxiliary processor.........................{value}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`{Node} card is not fully functional`
 =================== 
`CE sym {symbol}, at {memory_address}, mask {mask}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.4230`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.1177`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.1605`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.1123`
 =================== 
`generating core.{core_number}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`ciod: Error creating node map from file /p/gb2/welcome3/32k_128x256x1_8x4x4.map: Bad file descriptor`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.2210`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`Ido chip status changed: {chip_id} ip={ip_address} v={version} t={type} status={status} {timestamp}`
 =================== 
`Can not get assembly information for node card`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`generating core.1114`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.1351`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.20088`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.3006`
 =================== 
`generating core.14627`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.404`
 =================== 
`ciod: Missing or invalid fields on line {line_number} of node map file {file_path}`
 =================== 
`{count} torus receiver {direction} input pipe error(s) (dcr {error_code}) detected and corrected`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.1129`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.1213`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.303`
 =================== 
`generating core.1998`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.815`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.149`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.1807`
 =================== 
`{Node} card is not fully functional`
 =================== 
`ciod: duplicate canonical-rank {rank1} to logical-rank {rank2} mapping at line {line} of node map file {file}`
 =================== 
`ciod: Error creating node map from file /p/gb2/pakin1/sweep3d-5x5x400-10mk-3mmi-1024pes-xyzt/xyzt.map: Block device required`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.10299`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.12012`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.2315`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.14589`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.133`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.15459`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.8147`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.11921`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.13067`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.2790`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`{timestamp} double-hummer alignment exceptions`
 =================== 
`{timestamp} double-hummer alignment exceptions`
 =================== 
`{timestamp} double-hummer alignment exceptions`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.10860`
 =================== 
`generating core.12536`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.12643`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.3792`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`ciod: Error loading /home/greeno/{program_image}: invalid or missing program image, {error_message}`
 =================== 
`rts panic! - stopping execution`
 =================== 
`rts panic! - stopping execution`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.5967`
 =================== 
`total of {count} ddr error(s) detected and corrected`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-{type} alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{timestamp} double-hummer alignment exceptions`
 =================== 
`{timestamp} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{timestamp} double-hummer alignment exceptions`
 =================== 
`{timestamp} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{timestamp} double-hummer alignment exceptions`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_id}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.2600`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.1103`
 =================== 
`generating core.2010`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`ciod: Error creating node map from file /home/pakin1/sweep3d-2.2b/results/random1-8x32x32x2.map: Permission denied`
 =================== 
`ciod: Z coordinate {Z_coordinate} exceeds physical dimension {physical_dimension} at line {line_number} of node map file {file_path}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.84`
 =================== 
`generating core.1227`
 =================== 
`{count} ddr errors(s) detected and corrected on rank {rank}, symbol {symbol}, bit {bit}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.29903`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.20241`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.11113`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`rts: kernel terminated for reason {reason}rts: bad message header: invalid cpu, type={type}, cpu={cpu}, index={index}, total={total}`
 =================== 
`debug wait enable.................{0}`
 =================== 
`generating core.{core_number}`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`total of {count} ddr error(s) detected and corrected`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.12721`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{process_id}`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} ddr errors(s) detected and corrected on rank {rank}, symbol {symbol}, bit {bit}`
 =================== 
`total of {count} ddr error(s) detected and corrected`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.15063`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.11357`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`generating core.{core_id}`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{count} floating point alignment exceptions`
 =================== 
`{code} floating point alignment exceptions`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.50`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.114`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.118`
 =================== 
`generating core.{core_number}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.9997`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.50086`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{core_id}`
 =================== 
`generating core.{process_id}`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.2105`
 =================== 
`generating core.306`
 =================== 
`generating core.{pid}`
 =================== 
`generating core.{pid}`
 =================== 
`{count} ddr errors(s) detected and corrected on rank {rank}, symbol {symbol}, bit {bit}`
 =================== 
`New ido chip inserted into the database: {ido_chip_id} ip={ip_address} v={version} t={type}`
 =================== 
`New ido chip inserted into the database: {ido_chip_id} ip={ip_address} v={version} t={type}`
 =================== 
`{Component} is not fully functional`
 =================== 
`Node card status: {ALERT 0}, {ALERT 1}, {ALERT 2}, {ALERT 3} is (are) active. Clock Mode is {Clock Mode}. Clock Select is {Clock Select}. Phy JTAG Reset is {Phy JTAG Reset}. ASIC JTAG Reset is {ASIC JTAG Reset}. Temperature Mask is {Temperature Mask}. No temperature error. Temperature Limit Error Latch is {Temperature Limit Error Latch}. PGOOD is {PGOOD}. PGOOD error latch is {PGOOD error latch}. MPGOOD is {MPGOOD}. MPGOOD error latch is {MPGOOD error latch}. The 2.5 volt rail is {2.5 volt rail}. The 1.5 volt rail is {1.5 volt rail}.`
 =================== 
`Node card VPD check: {node} node in processor card slot {slot} do not match. VPD ecid {ecid}, found {found}`
 =================== 
`Can not get assembly information for node card`
 =================== 
`New ido chip inserted into the database: {ido_chip_id} ip={ip_address} v={version} t={type}`
 =================== 
`Can not get assembly information for node card`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`Node card status: {status}. Clock Mode is {mode}. Clock Select is {select}. Phy JTAG Reset is {phy_reset}. ASIC JTAG Reset is {asic_reset}. Temperature Mask is {temperature_mask}. {temperature_error}. Temperature Limit Error Latch is {temperature_limit_latch}. PGOOD IS {pgood_status}. PGOOD ERROR LATCH IS {pgood_error}. MPGOOD IS {mpgood_status}. MPGOOD ERROR LATCH IS {mpgood_error}. The 2.5 volt rail is {rail_2.5_status}. The 1.5 volt rail is {rail_1.5_status}.`
 =================== 
`Node card VPD check: {node} node in processor card slot {slot} do not match. VPD ecid {ecid}, found {found_ecid}`
 =================== 
`{Node} card is not fully functional`
 =================== 
`Node card status: {status}. Clock Mode is {mode}. Clock Select is {select}. Phy JTAG Reset is {phy_reset}. ASIC JTAG Reset is {asic_reset}. Temperature Mask is {temperature_mask}. {temperature_error}. Temperature Limit Error Latch is {temperature_limit_latch}. PGOOD IS {pgood_asserted}. PGOOD ERROR LATCH IS {pgood_error}. MPGOOD IS {mpgood_ok}. MPGOOD ERROR LATCH IS {mpgood_error}. The 2.5 volt rail is {rail_2.5v}. The 1.5 volt rail is {rail_1.5v}.`
 =================== 
`Ido chip status changed: {chip_id} ip={ip_address} v={version} t={type} status={status} {timestamp}`
 =================== 
`Ido chip status changed: {chip_id} ip={ip_address} v={version} t={type} status={status} {timestamp}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`PrepareForService shutting down NodeCard(mLctn({}), mCardSernum({}), mLp({}), mIp({}), mType({})) as part of Service Action 310`
 =================== 
`Ido chip status changed: {chip_id} ip={ip_address} v={version} t={type} status={status} {timestamp}`
 =================== 
`Can not get assembly information for node card`
 =================== 
`Can not get assembly information for node card`
 =================== 
`{Node} card is not fully functional`
 =================== 
`Can not get assembly information for node card`
 =================== 
`{Node} card is not fully functional`
 =================== 
`Node card status: {status}. Clock Mode is {mode}. Clock Select is {select}. Phy JTAG Reset is {phy_reset}. ASIC JTAG Reset is {asic_reset}. Temperature Mask is {temperature_mask}. {temperature_error}. Temperature Limit Error Latch is {temperature_limit_latch}. PGOOD IS {pgood_status}. PGOOD ERROR LATCH IS {pgood_error}. MPGOOD IS {mpgood_status}. MPGOOD ERROR LATCH IS {mpgood_error}. The 2.5 volt rail is {rail_2.5_status}. The 1.5 volt rail is {rail_1.5_status}.`
 =================== 
`rts tree/torus link training failed: wanted: {A} {B} {C} {X+} {X-} {Y+} {Y-} {Z+} {Z-} got: {A} {B} {C} {X-} {Y-} {Z+} {Z-}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`{number} tree receiver {number} in re-synch state event(s) (dcr {hexadecimal}) detected`
 =================== 
`total of {count} ddr error(s) detected and corrected`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`ciod: Error loading /bgl/apps/scaletest/performance/MINIBEN/mb_243_0810/allreduce.rts: invalid or missing program image, Exec format error`
 =================== 
`ciod: Error loading /bgl/apps/scaletest/performance/MINIBEN/mb_243_0810/allreduce.rts: invalid or missing program image, Exec format error`
 =================== 
`ciod: Error loading /bgl/apps/scaletest/performance/MINIBEN/mb_243_0810/allreduce.rts: invalid or missing program image, Exec format error`
 =================== 
`ciod: Error loading /bgl/apps/scaletest/performance/MINIBEN/mb_243_0810/allreduce.rts: invalid or missing program image, Exec format error`
 =================== 
`ciod: Error loading /bgl/apps/scaletest/performance/MINIBEN/mb_243_0810/allreduce.rts: invalid or missing program image, Exec format error`
 =================== 
`ciod: Error loading /bgl/apps/scaletest/performance/MINIBEN/mb_243_0810/allreduce.rts: invalid or missing program image, Exec format error`
 =================== 
`ciod: Error loading /bgl/apps/scaletest/performance/MINIBEN/mb_243_0810/allreduce.rts: invalid or missing program image, Exec format error`
 =================== 
`ciod: Error loading /bgl/apps/scaletest/performance/MINIBEN/mb_243_0810/allreduce.rts: invalid or missing program image, Exec format error`
 =================== 
`ciod: Error loading /bgl/apps/scaletest/performance/MINIBEN/mb_243_0810/allreduce.rts: invalid or missing program image, Exec format error`
 =================== 
`ciod: Error loading /bgl/apps/scaletest/performance/MINIBEN/mb_243_0810/allreduce.rts: invalid or missing program image, Exec format error`
 =================== 
`ciod: Error loading /bgl/apps/scaletest/performance/MINIBEN/mb_243_0810/allreduce.rts: invalid or missing program image, Exec format error`
 =================== 
`ciod: Error loading /bgl/apps/scaletest/performance/MINIBEN/mb_243_0810/allreduce.rts: invalid or missing program image, Exec format error`
 =================== 
`ciod: Error loading /bgl/apps/scaletest/performance/MINIBEN/mb_243_0810/allreduce.rts: invalid or missing program image, Exec format error`
 =================== 
`ciod: Error loading /bgl/apps/scaletest/performance/MINIBEN/mb_243_0810/allreduce.rts: invalid or missing program image, Exec format error`
 =================== 
`ciod: Error loading /bgl/apps/scaletest/performance/MINIBEN/mb_243_0810/allreduce.rts: invalid or missing program image, Exec format error`
 =================== 
`ciod: LOGIN chdir(pwd) failed: No such file or directory`
 =================== 
`ciod: LOGIN chdir(pwd) failed: No such file or directory`
 =================== 
`ciod: Error loading /bgl/apps/scaletest/stability/MDCASK/WORK/{number}/inferno: invalid or missing program image, No such file or directory`
 =================== 
`ciod: Error reading message prefix after LOAD_MESSAGE on CioStream socket to {ip_address}:{port}: Link has been severed`
 =================== 
`ciod: Missing or invalid fields on line {line_number} of node map file {file_path}`
 =================== 
`rts: kernel terminated for reason {reason_code}`
 =================== 
`rts: kernel terminated for reason {reason_code}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`total of {count} ddr error(s) detected and corrected`
 =================== 
`ciod: LOGIN chdir({directory}) failed: {error}`
 =================== 
`ciod: generated {number} core files for program {program_path}`
 =================== 
`ciod: generated {number} core files for program {program_path}`
 =================== 
`ciod: generated {number} core files for program {program_path}`
 =================== 
`{count} ddr errors(s) detected and corrected on rank {rank}, symbol {symbol}, bit {bit}`
 =================== 
`ciod: generated {number} core files for program {program_path}`
 =================== 
`ciod: generated {number} core files for program {program_path}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`ciod: LOGIN chdir({directory}) failed: {error}`
 =================== 
`ciod: generated {count} core files for program {program_path}`
 =================== 
`ciod: generated {count} core files for program {program_path}`
 =================== 
`ciod: generated {count} core files for program {program_path}`
 =================== 
`ciod: generated {count} core files for program {program_path}`
 =================== 
`ciod: generated {count} core files for program {program_path}`
 =================== 
`ciod: generated {count} core files for program {program_path}`
 =================== 
`ciod: LOGIN chdir({directory}) failed: {error}`
 =================== 
`ciod: generated {count} core files for program {program_path}`
 =================== 
`ciod: generated {count} core files for program {program_path}`
 =================== 
`total of {count} ddr error(s) detected and corrected`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{count} double-hummer alignment exceptions`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {address} dear {address}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {address} dear {address}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {address} dear {address}`
 =================== 
`iar {address} dear {address}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`{count} ddr errors(s) detected and corrected on rank {rank}, symbol {symbol}, bit {bit}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`Node card status: {status}. Clock Mode is {mode}. Clock Select is {select}. Phy JTAG Reset is {phy_reset}. ASIC JTAG Reset is {asic_reset}. Temperature Mask is {temperature_mask}. {temperature_error}. Temperature Limit Error Latch is {temperature_limit_latch}. PGOOD IS {pgood_status}. PGOOD ERROR LATCH IS {pgood_error}. MPGOOD IS {mpgood_status}. MPGOOD ERROR LATCH IS {mpgood_error}. The 2.5 volt rail is {rail_2.5_status}. The 1.5 volt rail is {rail_1.5_status}.`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`{timestamp} double-hummer alignment exceptions`
 =================== 
`{timestamp} double-hummer alignment exceptions`
 =================== 
`{timestamp} double-hummer alignment exceptions`
 =================== 
`{timestamp} double-hummer alignment exceptions`
 =================== 
`iar {address} dear {address}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`{number} double-hummer alignment exceptions`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {address} dear {address}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`NFS Mount failed on {server}, slept {time} seconds, retrying ({attempt})`
 =================== 
`NFS Mount failed on {server}, slept {seconds} seconds, retrying ({retry_count})`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`{count} ddr errors(s) detected and corrected on rank {rank}, symbol {symbol}, bit {bit}`
 =================== 
`ciod: generated {number} core files for program {program_name}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`Lustre mount FAILED : {server} : point {mount_point}`
 =================== 
`Lustre mount FAILED : {server} : point {mount_point}`
 =================== 
`{count} ddr errors(s) detected and corrected on rank {rank}, symbol {symbol}, bit {bit}`
 =================== 
`ciod: LOGIN chdir({directory}) failed: {error}`
 =================== 
`Lustre mount FAILED : {server} : point {mount_point}`
 =================== 
`Lustre mount FAILED : {server} : point {mount_point}`
 =================== 
`Lustre mount FAILED : {server} : point {mount_point}`
 =================== 
`Node card VPD check: {node} node in processor card slot {slot} do not match. VPD ecid {ecid}, found {found_ecid}`
 =================== 
`{count} torus receiver {direction} input pipe error(s) (dcr {error_code}) detected and corrected`
 =================== 
`ciod: LOGIN chdir({directory}) failed: {error_message}`
 =================== 
`Lustre mount FAILED : {server} : point {mount_point}`
 =================== 
`CE sym {symbol}, at {address}, mask {mask}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`Lustre mount FAILED : {server} : point {mount_point}`
 =================== 
`CE sym {symbol}, at {memory_address}, mask {mask}`
 =================== 
`Lustre mount FAILED : {server} : point {mount_point}`
 =================== 
`ciod: pollControlDescriptors: Detected the debugger died.`
 =================== 
`ciod: In packet from node {node} ({location}), message code {code} is not {expected} or {unexpected} (softheader={header})`
 =================== 
`{count} torus receiver {direction} input pipe error(s) (dcr {error_code}) detected and corrected`
 =================== 
`{count} ddr errors(s) detected and corrected on rank {rank}, symbol {symbol}, bit {bit}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`ciod: Error loading /bgl/apps/swl-prep/rky-swl/MPI-PERF/IMB/perf_tests/IMB-MPI1.5124KB: invalid or missing program image, No such file or directory`
 =================== 
`ciod: Error reading message prefix after LOAD_MESSAGE on CioStream socket to {ip_address}:{port}: Link has been severed`
 =================== 
`suppressing further interrupts of same type`
 =================== 
`ciod: Error reading message prefix after LOAD_MESSAGE on CioStream socket to {ip_address}:{port}: Link has been severed`
 =================== 
`ciod: Error reading message prefix after LOAD_MESSAGE on CioStream socket to {ip_address}:{port}: Link has been severed`
 =================== 
`total of {count} ddr error(s) detected and corrected`
 =================== 
`Lustre mount FAILED : {server} : point {mount_point}`
 =================== 
`ciod: Error reading message prefix after LOAD_MESSAGE on CioStream socket to {ip_address}:{port}: Link has been severed`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`Ido chip status changed: {chip_id} ip={ip_address} v={version} t={type} status={status} {timestamp}`
 =================== 
`Node card status: {status}. Clock Mode is {mode}. Clock Select is {select}. Phy JTAG Reset is {phy_reset}. ASIC JTAG Reset is {asic_reset}. Temperature Mask is {temperature_mask}. {temperature_error}. Temperature Limit Error Latch is {temperature_limit_latch}. PGOOD IS {pgood_status}. PGOOD ERROR LATCH IS {pgood_error}. MPGOOD IS {mpgood_status}. MPGOOD ERROR LATCH IS {mpgood_error}. The 2.5 volt rail is {rail_2.5_status}. The 1.5 volt rail is {rail_1.5_status}.`
 =================== 
`CE sym {symbol}, at {memory_address}, mask {mask}`
 =================== 
`ciod: LOGIN chdir({directory}) failed: {error}`
 =================== 
`ciod: LOGIN chdir({directory}) failed: {error}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`ciod: LOGIN chdir({directory}) failed: {error_message}`
 =================== 
`Node card VPD check: {node} node in processor card slot {slot} do not match. VPD ecid {ecid}, found {found_ecid}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`Node card VPD check: {node} node in processor card slot {slot} do not match. VPD ecid {ecid}, found {found_ecid}`
 =================== 
`Node card VPD check: {node} node in processor card slot {slot} do not match. VPD ecid {ecid}, found {found_ecid}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`idoproxydb hit ASSERT condition: ASSERT expression={expression} Source file={source_file} Source line={source_line} Function={function}`
 =================== 
`ciod: Error loading /home/yates//bandwidth.rts: invalid or missing program image, No such file or directory`
 =================== 
`ciod: Error loading /home/yates//torus-latency.rts: invalid or missing program image, No such file or directory`
 =================== 
`ciod: Error loading /home/yates//torus-latency.rts: invalid or missing program image, No such file or directory`
 =================== 
`ciod: Error loading /home/yates//torus-latency.rts: invalid or missing program image, No such file or directory`
 =================== 
`ciod: Error loading /home/yates//broadcast.rts: invalid or missing program image, No such file or directory`
 =================== 
`rts: bad message header: expecting type {type1} instead of type {type2} (softheader={header1} {header2} {header3} {header4}) PSR0={PSR0} PSR1={PSR1} PRXF={PRXF} PIXF={PIXF}`
 =================== 
`ciod: Error loading /bgl/apps/SWL/performance/MINIBEN//bandwidth.rts: invalid or missing program image, No such file or directory`
 =================== 
`ciod: Error loading /bgl/apps/SWL/performance/MINIBEN//torus-latency.rts: invalid or missing program image, No such file or directory`
 =================== 
`ciod: LOGIN chdir({directory}) failed: {error_message}`
 =================== 
`ciod: LOGIN chdir({directory}) failed: {error_message}`
 =================== 
`ciod: LOGIN chdir({directory}) failed: {error_message}`
 =================== 
`ciod: LOGIN chdir({directory}) failed: {error_message}`
 =================== 
`ciod: LOGIN chdir({directory}) failed: {error_message}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`total of {count} ddr error(s) detected and corrected`
 =================== 
`{count} ddr errors(s) detected and corrected on rank {rank}, symbol {symbol}, bit {bit}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`total of {count} ddr error(s) detected and corrected`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`CE sym {symbol}, at {address}, mask {mask}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`ciod: Error reading message prefix after LOAD_MESSAGE on CioStream socket to {ip_address}:{port}: Link has been severed`
 =================== 
`ciod: generated {num} core files for program {program}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`ciod: generated {number} core files for program {program_path}`
 =================== 
`critical input interrupt (unit={unit} bit={bit}): warning for torus y+ wire`
 =================== 
`CE sym {symbol}, at {address}, mask {mask}`
 =================== 
`CE sym {symbol}, at {memory_address}, mask {mask}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`ciod: Error loading /home/spelce1/HPCC_IBM/Urgent/Gunnels/VNM64/vnm.rts: invalid or missing program image, Permission denied`
 =================== 
`CE sym {symbol}, at {address}, mask {mask}`
 =================== 
`ciod: generated {count} core files for program {program_path}`
 =================== 
`CE sym {symbol}, at {address}, mask {mask}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`ciod: Error loading /home/spelce1/HPCC_IBM/Urgent/VNM/64K/vnm.rts: invalid or missing program image, Permission denied`
 =================== 
`ciod: Error reading message prefix after LOAD_MESSAGE on CioStream socket to {ip_address}:{port}: Link has been severed`
 =================== 
`total of {count} ddr error(s) detected and corrected`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`total of {count} ddr error(s) detected and corrected`
 =================== 
`{count} ddr errors(s) detected and corrected on rank {rank}, symbol {symbol}, bit {bit}`
 =================== 
`ciod: Error reading message prefix after LOAD_MESSAGE on CioStream socket to {ip_address}:{port}: Link has been severed`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`ciod: Error loading /home/spelce1/HPCC_IBM/Urgent/COP/64K/vnm.rts: invalid or missing program image, Permission denied`
 =================== 
`ciod: Error loading /home/spelce1/HPCC_IBM/Urgent/COP/64K/vnm.rts: invalid or missing program image, Permission denied`
 =================== 
`ciod: Error loading /home/spelce1/HPCC_IBM/Urgent/COP/64K/vnm.rts: invalid or missing program image, Permission denied`
 =================== 
`ciod: Error loading /bgl/apps/followup/SPASM/spasm.254: invalid or missing program image, Permission denied`
 =================== 
`ciod: Error loading /bgl/apps/followup/SPASM/spasm.254: invalid or missing program image, Permission denied`
 =================== 
`ciod: Error loading /bgl/apps/followup/MINIBEN/MB_254_051007/torus-latency.rts: invalid or missing program image, No such file or directory`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`suppressing further interrupts of same type`
 =================== 
`{count} ddr errors(s) detected and corrected on rank {rank}, symbol {symbol}, bit {bit}`
 =================== 
`{number} tree receiver {number} in re-synch state event(s) (dcr {hexadecimal}) detected`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`ciod: generated {number} core files for program {file_path}`
 =================== 
`ciod: generated {count} core files for program {program_path}`
 =================== 
`ciod: Error reading message prefix after LOAD_MESSAGE on CioStream socket to {ip_address}:{port}: Link has been severed`
 =================== 
`data cache search parity error detected. attempting to correct`
 =================== 
`data cache {action} parity error {detection}. {attempting} to {correction}`
 =================== 
`data cache {action} parity error {status}. {attempting} to {correct}`
 =================== 
`data cache search parity error detected. attempting to correct`
 =================== 
`data cache search parity error detected. attempting to correct`
 =================== 
`data cache search parity error detected. attempting to correct`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`shutdown complete`
 =================== 
`ciod: Error loading /bgl/apps/followup/RAPTOR/new.raptor.trace: invalid or missing program image, Exec format error`
 =================== 
`ciod: Error loading /bgl/apps/followup/RAPTOR/new.raptor.trace: invalid or missing program image, Exec format error`
 =================== 
`ciod: generated {number} core files for program {program_path}`
 =================== 
`total of {count} ddr error(s) detected and corrected`
 =================== 
`{count} ddr errors(s) detected and corrected on rank {rank}, symbol {symbol}, bit {bit}`
 =================== 
`ciod: Error loading {program_name}: {error_message}`
 =================== 
`critical input interrupt (unit={unit} bit={bit}): warning for torus z- wire`
 =================== 
`{count} tree receiver {receiver_id} in re-synch state event(s) (dcr {dcr_code}) detected`
 =================== 
`rts: kernel terminated for reason {reason_code}`
 =================== 
`Error receiving packet on tree network, expecting type {type1} instead of type {type2} (softheader={header}) PSR0={psr0} PSR1={psr1} PRXF={prxf} PIXF={pixf}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`ciod: Error loading /home/spelce1/HPCC_IBM/Urgent/COP/64K/hpcc-1.0.0.102905_opt_essl_cpm: invalid or missing program image, Permission denied`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`{count} ddr errors(s) detected and corrected on rank {rank}, symbol {symbol}, bit {bit}`
 =================== 
`instruction cache parity error corrected`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`ciod: Error loading /g/g0/spelce1/HPCC_IBM/Urgent/COP/64K/RandomAccess.64R.rts: invalid or missing program image, Permission denied`
 =================== 
`ciod: Error loading /{path}/src/ddcMD/ddcMD{version}/bin/{program}: {error_message}`
 =================== 
`ciod: Error loading {file_path}: invalid or missing program image, {error_message}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {address} dear {address}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {address} dear {address}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {address} dear {address}`
 =================== 
`iar {address} dear {address}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {address} dear {address}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`iar {address} dear {address}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`{value} floating point alignment exceptions`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`ciod: generated {core_count} core files for program {program_path}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`CE sym {symbol}, at {address}, mask {mask}`
 =================== 
`instruction cache parity error corrected`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`{count} ddr errors(s) detected and corrected on rank {rank}, symbol {symbol}, bit {bit}`
 =================== 
`instruction cache parity error corrected`
 =================== 
`ciod: Error loading /bgl/apps/followup/RAPTOR/pre-study/raptor.newcomp.r1: invalid or missing program image, Permission denied`
 =================== 
`ciod: Error loading /bgl/apps/followup/RAPTOR/pre-study/raptor.newcomp.r1: invalid or missing program image, Permission denied`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`ciod: generated {num} core files for program {program_path}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`{timestamp} floating point alignment exceptions`
 =================== 
`Error receiving packet on tree network, expecting type {type1} instead of type {type2} (softheader={header}) PSR0={psr0} PSR1={psr1} PRXF={prxf} PIXF={pixf}`
 =================== 
`program interrupt: privileged instruction...0`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {address} dear {address}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
The template of the given log message is `iar {hex_value} dear {hex_value}`.
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`{count} torus receiver {direction} input pipe error(s) (dcr {error_code}) detected and corrected`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`{count} L3 EDRAM error(s) (dcr {address}) detected and corrected`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`{count} ddr errors(s) detected and corrected on rank {rank}, symbol {symbol}, bit {bit}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`rts: kernel terminated for reason {reason_code}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {hex_value} dear {hex_value}`
 =================== 
`iar {iar} dear {dear}`
 =================== 
`{number} floating point alignment exceptions`
 =================== 
`ciod: generated {count} core files for program {program_path}`
 =================== 
`{count} ddr errors(s) detected and corrected on rank {rank}, symbol {symbol}, bit {bit}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`rts: kernel terminated for reason {reason_code}`
 =================== 
`Error receiving packet on tree network, expecting type {type1} instead of type {type2} (softheader={header}) PSR0={psr0} PSR1={psr1} PRXF={prxf} PIXF={pixf}`
 =================== 
`Error receiving packet on tree network, expecting type {type1} instead of type {type2} (softheader={header}) PSR0={psr0} PSR1={psr1} PRXF={prxf} PIXF={pixf}`
 =================== 
`critical input interrupt (unit={unit} bit={bit}): warning for torus z+ wire, suppressing further interrupts of same type`
 =================== 
`ciod: generated {count} core files for program {program_path}`
 =================== 
`ciod: generated {number} core files for program {program_path}`
 =================== 
`ciod: generated {number} core files for program {program_path}`
 =================== 
`Node card VPD check: {node} node in processor card slot {slot} do not match. VPD ecid {ecid}, found {found_ecid}`
 =================== 
`Node card VPD check: {node} node in processor card slot {slot} do not match. VPD ecid {ecid}, found {found_ecid}`
 =================== 
`rts: kernel terminated for reason {reason_code}`
 =================== 
`Error receiving packet on tree network, expecting type {type1} instead of type {type2} (softheader={header}) PSR0={psr0} PSR1={psr1} PRXF={prxf} PIXF={pixf}`
 =================== 
`ciod: Error loading /bgl/apps/followup/SPaSM_static/SPaSM.460-1115: invalid or missing program image, Permission denied`
 =================== 
`{timestamp} torus sender z- retransmission error(s) (dcr {error_code}) detected and corrected over {duration} seconds`
 =================== 
`{timestamp} torus sender z- retransmission error(s) (dcr {error_code}) detected and corrected over {duration} seconds`
 =================== 
`ciod: Received signal 15, code={code}, errno={errno}, address={address}`
 =================== 
`ciod: Received signal 15, code={code}, errno={errno}, address={address}`
 =================== 
`ciod: Received signal {signal_number}, code={code}, errno={error_number}, address={memory_address}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`ciod: generated {num} core files for program {program}`
 =================== 
`ciod: generated {num} core files for program {program}`
 =================== 
`Lustre mount FAILED : {server} : {error_type} : {location}`
 =================== 
`ciod: Received signal {signal}, code={code}, errno={errno}, address={address}`
 =================== 
`MACHINE CHECK DCR read timeout (mc=e08x iar 0x00000000 lr 0xc00045a4)`
 =================== 
`MACHINE CHECK DCR read timeout (mc={mc} iar {iar} lr {lr})`
 =================== 
`MACHINE CHECK DCR read timeout (mc={mc} iar {iar} lr {lr})`
 =================== 
`MACHINE CHECK DCR read timeout (mc={mc} iar {iar} lr {lr})`
 =================== 
`MACHINE CHECK DCR read timeout (mc={mc} iar {iar} lr {lr})`
 =================== 
`MACHINE CHECK DCR read timeout (mc=e08x iar 0x{hex_value} lr 0x{hex_value})`
 =================== 
`MACHINE CHECK DCR read timeout (mc=e08x iar 0x{hex_value} lr 0x{hex_value})`
 =================== 
`ciod: Received signal {signal}, code={code}, errno={errno}, address={address}`
 =================== 
`ciod: Error reading message prefix on CioStream socket to {ip_address}:{port}, Connection timed out`
 =================== 
`ciod: Error reading message prefix on CioStream socket to {ip_address}:{port}, Connection reset by peer`
 =================== 
`ciod: Received signal 15, code={code}, errno={errno}, address={address}`
 =================== 
`ciod: Error reading message prefix on CioStream socket to {ip_address}:{port}, Connection reset by peer`
 =================== 
`ciod: Received signal 15, code={code}, errno={errno}, address={address}`
 =================== 
`ciod: Error reading message prefix on CioStream socket to {ip_address}:{port}, Connection reset by peer`
 =================== 
`ciod: Error reading message prefix on CioStream socket to {ip_address}:{port}, Connection timed out`
 =================== 
`ciod: Error reading message prefix on CioStream socket to {ip_address}:{port}, Connection reset by peer`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`dbcr0={dbcr0} dbsr={dbsr} ccr0={ccr0}`
 =================== 
`ciod: Error reading message prefix on CioStream socket to {ip_address}:{port}, Link has been severed`
 =================== 
`ciod: Received signal 15, code={code}, errno={errno}, address={address}`
 =================== 
`ciod: Error reading message prefix on CioStream socket to {ip_address}:{port}, Link has been severed`
 =================== 
`ciod: Received signal {signal_number}, code={code}, errno={errno}, address={memory_address}`
 =================== 
`ciod: Error reading message prefix on CioStream socket to {ip_address}:{port}, Link has been severed`
 =================== 
`ciod: Received signal {signal_number}, code={code}, errno={errno}, address={memory_address}`
 =================== 
`ciod: Received signal 15, code={code}, errno={errno}, address={address}`
 =================== 
`ciod: Error reading message prefix on CioStream socket to {ip_address}:{port}, Link has been severed`
 =================== 
`r24={value} r25={value} r26={value} r27={value}`
 =================== 
`ciod: Received signal {signal_number}, code={code}, errno={errno}, address={address}`
 =================== 
`ciod: Received signal 15, code={code}, errno={errno}, address={address}`
 =================== 
`{count} tree receiver {receiver_id} in re-synch state event(s) (dcr {dcr_code}) detected over {duration} seconds`
 =================== 
`ciod: Received signal 15, code={code}, errno={errno}, address={address}`
 =================== 
`ciod: Received signal 15, code={code}, errno={errno}, address={address}`
 =================== 
`Node card VPD check: {node} node in processor card slot {slot} do not match. VPD ecid {ecid}, found {found}`
 =================== 
`ciod: Received signal {signal_number}, code={code}, errno={error_number}, address={memory_address}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`ciod: LOGIN chdir({directory}) failed: {error_message}`
 =================== 
`ciod: LOGIN chdir({directory}) failed: {error_message}`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_time_spent} microseconds total spent on critical input interrupts, {max_time} microseconds max time in a critical input interrupt.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_time_spent} microseconds total spent on critical input interrupts, {max_time} microseconds max time in a critical input interrupt.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_time} microseconds total spent on critical input interrupts, {max_time} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_time_spent} microseconds total spent on critical input interrupts, {max_time} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_time_spent} microseconds total spent on critical input interrupts, {max_time} microseconds max time in a critical input interrupt.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_time_spent} microseconds total spent on critical input interrupts, {max_time} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_time_spent} microseconds total spent on critical input interrupts, {max_time} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_time_spent} microseconds total spent on critical input interrupts, {max_time} microseconds max time in a critical input interrupt.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_time_spent} microseconds total spent on critical input interrupts, {max_time} microseconds max time in a critical input interrupt.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_time_spent} microseconds total spent on critical input interrupts, {max_time} microseconds max time in a critical input interrupt.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_time_spent} microseconds total spent on critical input interrupts, {max_time} microseconds max time in a critical input interrupt.`
 =================== 
`{time} microseconds spent in the rbs signal handler during {calls} calls. {time} microseconds was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_time_spent} microseconds total spent on critical input interrupts, {max_time} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_time} microseconds total spent on critical input interrupts, {max_time} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_time_spent} microseconds total spent on critical input interrupts, {max_time} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_time} microseconds total spent on critical input interrupts, {max_time} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_time} microseconds total spent on critical input interrupts, {max_time} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_time} microseconds total spent on critical input interrupts, {max_time} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_time_spent} microseconds total spent on critical input interrupts, {max_time} microseconds max time in a critical input interrupt.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{time} microseconds spent in the rbs signal handler during {calls} calls. {time} microseconds was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{microseconds} spent in the rbs signal handler during {calls}. {microseconds} was the maximum time for a single instance of a correctable ddr.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`{total_interrupts} total interrupts. {critical_input_interrupts} critical input interrupts. {total_microseconds} microseconds total spent on critical input interrupts, {max_microseconds} microseconds max time in a critical input interrupt.`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`{count} ddr error(s) detected and corrected on rank {rank}, symbol {symbol} over {time} seconds`
 =================== 
`PrepareForService shutting down Node card(mLctn({mLctn}), mCardSernum({mCardSernum}), mLp({mLp}), mIp({mIp}), mType({mType})) as part of Service Action {ServiceAction}`
 =================== 
`Kernel detected {integer alignment exceptions} ({}) iar {iar}, dear {dear} ({}) iar {iar}, dear {dear} ({}) iar {iar}, dear {dear} ({}) iar {iar}, dear {dear} ({}) iar {iar}, dear {dear} ({}) iar {iar}, dear {dear} ({}) iar {iar}, dear {dear} ({}) iar {iar}, dear {dear} ({}) iar {iar}, dear {dear}`
 =================== 
`{number} tree receiver {number} in re-synch state event(s) (dcr {hexadecimal}) detected over {number} seconds`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`CE sym {symbol}, at {memory_address}, mask {mask}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`{number} ddr error(s) detected and corrected on rank {rank}, symbol {symbol} over {time} seconds`
 =================== 
`CE sym {sym}, at {address}, mask {mask}`
 =================== 
`total of {count} ddr error(s) detected and corrected over {duration} seconds`
 =================== 
`minus normalized number..................0`
 =================== 
`Lustre mount FAILED : {server} : {error_type} : {location}`
 =================== 
`fraction rounded.........................0`
 =================== 
`{Node} card is not fully functional`
 =================== 
`critical input interrupt (unit={unit} bit={bit}): warning for tree C1 wire, suppressing further interrupts of same type`
 =================== 
`size of scratchpad portion of L3.........{size} ({unit})`
 =================== 
`Kernel detected {integer alignment exceptions} ({iar} {iar_value}, {dear} {dear_value})`
 =================== 
`Kernel detected {integer alignment exceptions} ({iar}) iar {iar}, dear {dear} ({iar}) iar {iar}, dear {dear} ({iar}) iar {iar}, dear {dear} ({iar}) iar {iar}, dear {dear} ({iar}) iar {iar}, dear {dear} ({iar}) iar {iar}, dear {dear} ({iar}) iar {iar}, dear {dear} ({iar}) iar {iar}, dear {dear}`
 =================== 
`Kernel detected {integer alignment exceptions} ({iar}) iar {iar}, dear {dear} ({iar}) iar {iar}, dear {dear} ({iar}) iar {iar}, dear {dear} ({iar}) iar {iar}, dear {dear} ({iar}) iar {iar}, dear {dear} ({iar}) iar {iar}, dear {dear} ({iar}) iar {iar}, dear {dear} ({iar}) iar {iar}, dear {dear}`
 =================== 
`Kernel detected {integer alignment exceptions} ({}) iar {iar}, dear {dear} ({}) iar {iar}, dear {dear} ({}) iar {iar}, dear {dear} ({}) iar {iar}, dear {dear} ({}) iar {iar}, dear {dear} ({}) iar {iar}, dear {dear} ({}) iar {iar}, dear {dear} ({}) iar {iar}, dear {dear}`
 =================== 
`Kernel detected {integer alignment exceptions} (4909169) iar {iar 0x00544ea8}, dear {dear 0x01fc8a40} (4909170) iar {iar 0x00544eb8}, dear {dear 0x01fc8a60} (4909171) iar {iar 0x00544ea8}, dear {dear 0x01fc8a80} (4909172) iar {iar 0x00544eb8}, dear {dear 0x01fc8aa0} (4909173) iar {iar 0x00544ee0}, dear {dear 0x01fc8ac0} (4909174) iar {iar 0x00544ef0}, dear {dear 0x01fc8ae0} (4909175) iar {iar 0x00544ee0}, dear {dear 0x01fc8b00} (4909176) iar {iar 0x00544ef0}, dear {dear 0x01fc8b20}`
 =================== 
`Kernel detected {integer} integer alignment exceptions ({count}) iar {hex1}, dear {hex2} ({count}) iar {hex3}, dear {hex4} ({count}) iar {hex5}, dear {hex6} ({count}) iar {hex7}, dear {hex8} ({count}) iar {hex9}, dear {hex10} ({count}) iar {hex11}, dear {hex12} ({count}) iar {hex13}, dear {hex14} ({count}) iar {hex15}, dear {hex16}`
 =================== 
`Kernel detected {integer} integer alignment exceptions ({exception_count}) iar {iar_address1}, dear {dear_address1} ({exception_count+1}) iar {iar_address2}, dear {dear_address2} ({exception_count+2}) iar {iar_address3}, dear {dear_address3} ({exception_count+3}) iar {iar_address4}, dear {dear_address4} ({exception_count+4}) iar {iar_address5}, dear {dear_address5} ({exception_count+5}) iar {iar_address6}, dear {dear_address6} ({exception_count+6}) iar {iar_address7}, dear {dear_address7} ({exception_count+7}) iar {iar_address8}, dear {dear_address8}`
 =================== 
`Kernel detected {integer alignment exceptions} (3486037) iar {iar}, dear {dear}`
 =================== 
`ciod: Error loading /g/g90/glosli/src/ddcMD/ddcMD1.1.17/bin/ddcMDbglV: invalid or missing program image, No such file or directory`
 =================== 
`ciod: Error loading /g/g90/glosli/src/ddcMD/ddcMD1.1.17/bin/ddcMDbglV: invalid or missing program image, No such file or directory`
 =================== 
`{number} ddr error(s) detected and corrected on rank {rank}, symbol {symbol} over {time} seconds`
 =================== 
`total of {count} ddr error(s) detected and corrected over {time} seconds`
 =================== 
`ciod: Error loading /p/gb1/stella/SPPM/1322/sppm_DD: invalid or missing program image, Permission denied`
 =================== 
`ciod: Error loading /bgl/apps/SWL/stability/MDCASK/WORK/{number}/inferno: {error_message}`
 =================== 
`ciod: Error loading /p/gb1/stella/UMT2K/1372/umt2k_DD: invalid or missing program image, Permission denied`
 =================== 
`ciod: Error loading /bgl/apps/SWL/stability/NEWS05/news05_DD: invalid or missing program image, Permission denied`
 =================== 
`ciod: Error loading /p/gb1/stella/UMT2K/1325/umt2k_DD: invalid or missing program image, Permission denied`
 =================== 
`ciod: Error loading /p/gb1/stella/UMT2K/1369/umt2k_DD: invalid or missing program image, Permission denied`
 =================== 
`ciod: Error loading /bgl/apps/SWL/stability/HPL/WORK/{placeholder}.: invalid or missing program image, No such file or directory`
 =================== 
`ciod: Error loading /bgl/apps/SWL/stability/HPL/WORK/{placeholder}.: invalid or missing program image, No such file or directory`
 =================== 
`{number} ddr error(s) detected and corrected on rank {rank}, symbol {symbol} over {time} seconds`
 =================== 
`ciod: LOGIN chdir({directory}) failed: {error}`
 =================== 
`ciod: Error reading message prefix on CioStream socket to {ip_address}:{port}, Link has been severed`
 =================== 
`ciod: Error reading message prefix on CioStream socket to {ip_address}:{port}, Link has been severed`
 =================== 
`{count} ddr error(s) detected and corrected on rank {rank}, symbol {symbol} over {time} seconds`
 =================== 
`ciod: Error loading /g/g0/spelce1/Tuned/SPaSM-base/rundir/SPaSM.baseline: invalid or missing program image, Permission denied`
 =================== 
`critical input interrupt (unit={unit} bit={bit}): warning for torus z+ wire, suppressing further interrupts of same type`
 =================== 
`{count} ddr error(s) detected and corrected on rank {rank}, symbol {symbol} over {time} seconds`
 =================== 
`{number} ddr error(s) detected and corrected on rank {rank}, symbol {symbol} over {time} seconds`
 =================== 
`ciod: Error reading message prefix on CioStream socket to {ip_address}:{port}, Link has been severed`
 =================== 
`ciod: Error reading message prefix on CioStream socket to {ip_address}:{port}, Link has been severed`
 =================== 
`total of {count} ddr error(s) detected and corrected over {duration} seconds`
 =================== 
`ciod: pollControlDescriptors: Detected the debugger died.`
 =================== 
`{count} L3 EDRAM error(s) (dcr {address}) detected and corrected over {time} seconds`
 =================== 
`total of {count} ddr error(s) detected and corrected over {time} seconds`
 =================== 
`ciod: pollControlDescriptors: Detected the debugger died.`
 =================== 
`ciod: generated {number} core files for program {program_path}`
 =================== 
`ciod: Error loading /g/g24/buber/Yunsic/BlueGene/partad.develf/taddriver.32.exe: program image too big, {size} > {limit}`
 =================== 
`fpr29={value} {value} {value} {value}`
 =================== 
`Machine State Register: {register_value}`
 =================== 
`instruction cache parity error corrected`
 =================== 
`instruction cache parity error corrected`
 =================== 
`instruction cache parity error corrected`
 =================== 
`instruction cache parity error corrected`
 =================== 
`instruction cache parity error corrected`
 =================== 
`instruction cache parity error corrected`
 =================== 
`instruction cache parity error corrected`
 =================== 
`instruction cache parity error corrected`
 =================== 
`ciod: generated {core_count} core files for program {program_path}`
 =================== 
