{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1657358667985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657358667992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 09 17:24:27 2022 " "Processing started: Sat Jul 09 17:24:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657358667992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1657358667992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cmos_sdram_vga -c cmos_sdram_vga " "Command: quartus_sta cmos_sdram_vga -c cmos_sdram_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1657358667992 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1657358668117 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1657358668414 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1657358668414 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657358668465 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657358668465 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_42l1 " "Entity dcfifo_42l1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1657358668750 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1657358668750 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1657358668750 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_j2l1 " "Entity dcfifo_j2l1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1657358668750 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1657358668750 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1657358668750 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1657358668750 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1657358668750 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1657358668750 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1657358668750 ""}
{ "Info" "ISTA_SDC_FOUND" "cmos_sdram_vga.sdc " "Reading SDC File: 'cmos_sdram_vga.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1657358668770 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos_sdram_vga.sdc 50 u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\] pin " "Ignored filter at cmos_sdram_vga.sdc(50): u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a pin" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668772 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock cmos_sdram_vga.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at cmos_sdram_vga.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} -source \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 12 -divide_by 25 -master_clock \{clk\} \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  " "create_generated_clock -name \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} -source \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 12 -divide_by 25 -master_clock \{clk\} \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668773 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668773 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos_sdram_vga.sdc 51 u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\] pin " "Ignored filter at cmos_sdram_vga.sdc(51): u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\] could not be matched with a pin" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668773 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock cmos_sdram_vga.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at cmos_sdram_vga.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} -source \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 3 -divide_by 2 -master_clock \{clk\} \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  " "create_generated_clock -name \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} -source \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 3 -divide_by 2 -master_clock \{clk\} \[get_pins \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668773 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668773 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos_sdram_vga.sdc 64 cmos_pclk clock " "Ignored filter at cmos_sdram_vga.sdc(64): cmos_pclk could not be matched with a clock" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668773 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos_sdram_vga.sdc 64 u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\] clock " "Ignored filter at cmos_sdram_vga.sdc(64): u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\] could not be matched with a clock" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668773 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 64 Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(64): Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668774 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 64 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(64): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 65 Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(65): Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110   " "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668774 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 65 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(65): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 66 Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(66): Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668774 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 66 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(66): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 67 Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(67): Argument -rise_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110   " "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668774 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 67 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(67): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 68 Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(68): Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668775 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 68 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(68): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 69 Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(69): Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110   " "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668775 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 69 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(69): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 70 Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(70): Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.080  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668775 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 70 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(70): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 71 Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(71): Argument -fall_from with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110   " "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668775 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 71 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(71): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 72 Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(72): Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668775 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 72 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(72): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 73 Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(73): Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668776 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 73 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(73): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 74 Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(74): Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668776 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 75 Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(75): Argument -rise_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668776 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 76 Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(76): Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668776 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 76 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(76): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 77 Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(77): Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668777 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668777 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 77 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(77): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668777 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 78 Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(78): Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668777 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668777 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 79 Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(79): Argument -fall_from with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668777 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668777 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 80 Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(80): Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668777 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668777 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 81 Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(81): Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668777 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668777 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 82 Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(82): Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668778 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 83 Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(83): Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668778 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 84 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(84): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668778 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 85 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(85): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668778 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 88 Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(88): Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668778 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 89 Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(89): Argument -rise_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668778 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 90 Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(90): Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668779 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 91 Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(91): Argument -fall_to with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668779 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 92 Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(92): Argument -rise_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668779 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 93 Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(93): Argument -fall_to with value \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668779 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 96 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(96): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668779 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 96 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(96): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 97 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(97): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668780 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 97 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(97): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 98 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(98): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668780 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 98 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(98): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 99 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(99): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020  " {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1657358668780 ""}  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cmos_sdram_vga.sdc 99 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at cmos_sdram_vga.sdc(99): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/cmos_sdram_vga.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1657358668780 ""}
{ "Info" "ISTA_SDC_FOUND" "i:/fpga/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/altera_reset_controller.sdc " "Reading SDC File: 'i:/fpga/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1657358668786 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "clk u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Specified master clock: clk not found on or feeding the specified source node: u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1657358668799 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1657358668799 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "clk u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Specified master clock: clk not found on or feeding the specified source node: u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1657358668799 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1657358668799 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1657358668811 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1657358668811 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1657358668811 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1657358668811 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1657358668811 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1657358668812 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1657358668812 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1657358668812 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pclk (Rise) sys_clk (Rise) setup and hold " "From pclk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1657358668812 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) pclk (Rise) setup and hold " "From sys_clk (Rise) to pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1657358668812 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pclk (Rise) pclk (Rise) setup and hold " "From pclk (Rise) to pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1657358668812 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1657358668812 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1657358668812 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1657358668823 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1657358668868 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1657358668868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.014 " "Worst-case setup slack is -0.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358668870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358668870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.014              -0.014 pclk  " "   -0.014              -0.014 pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358668870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 sys_clk  " "    0.180               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358668870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.764               0.000 altera_reserved_tck  " "   43.764               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358668870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657358668870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.432 " "Worst-case hold slack is 0.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358668882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358668882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 sys_clk  " "    0.432               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358668882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358668882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 pclk  " "    0.485               0.000 pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358668882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657358668882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.868 " "Worst-case recovery slack is 2.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358668889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358668889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.868               0.000 sys_clk  " "    2.868               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358668889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.503               0.000 altera_reserved_tck  " "   95.503               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358668889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657358668889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.127 " "Worst-case removal slack is 1.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358668894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358668894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.127               0.000 altera_reserved_tck  " "    1.127               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358668894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.185               0.000 sys_clk  " "    1.185               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358668894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657358668894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.619 " "Worst-case minimum pulse width slack is 4.619" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358668899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358668899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.619               0.000 sys_clk  " "    4.619               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358668899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.501               0.000 pclk  " "    5.501               0.000 pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358668899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.446               0.000 altera_reserved_tck  " "   49.446               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358668899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657358668899 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 77 synchronizer chains. " "Report Metastability: Found 77 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657358669029 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 77 " "Number of Synchronizer Chains Found: 77" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657358669029 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657358669029 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.377 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.377" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657358669029 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.794 ns " "Worst Case Available Settling Time: 12.794 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657358669029 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657358669029 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657358669029 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657358669029 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1657358669029 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1657358669035 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1657358669058 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1657358669609 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "clk u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Specified master clock: clk not found on or feeding the specified source node: u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1657358669799 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1657358669799 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "clk u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Specified master clock: clk not found on or feeding the specified source node: u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1657358669799 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1657358669799 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1657358669804 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1657358669804 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1657358669804 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1657358669804 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1657358669804 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1657358669804 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1657358669804 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1657358669804 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pclk (Rise) sys_clk (Rise) setup and hold " "From pclk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1657358669804 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) pclk (Rise) setup and hold " "From sys_clk (Rise) to pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1657358669804 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pclk (Rise) pclk (Rise) setup and hold " "From pclk (Rise) to pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1657358669804 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1657358669804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.163 " "Worst-case setup slack is 0.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358669839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358669839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 pclk  " "    0.163               0.000 pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358669839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 sys_clk  " "    0.221               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358669839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.199               0.000 altera_reserved_tck  " "   44.199               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358669839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657358669839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.382 " "Worst-case hold slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358669853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358669853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 sys_clk  " "    0.382               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358669853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 pclk  " "    0.392               0.000 pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358669853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358669853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657358669853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.462 " "Worst-case recovery slack is 3.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358669859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358669859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.462               0.000 sys_clk  " "    3.462               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358669859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.794               0.000 altera_reserved_tck  " "   95.794               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358669859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657358669859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.027 " "Worst-case removal slack is 1.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358669867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358669867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.027               0.000 altera_reserved_tck  " "    1.027               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358669867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.089               0.000 sys_clk  " "    1.089               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358669867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657358669867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.627 " "Worst-case minimum pulse width slack is 4.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358669872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358669872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.627               0.000 sys_clk  " "    4.627               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358669872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.329               0.000 pclk  " "    5.329               0.000 pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358669872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.300               0.000 altera_reserved_tck  " "   49.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358669872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657358669872 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 77 synchronizer chains. " "Report Metastability: Found 77 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657358670027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 77 " "Number of Synchronizer Chains Found: 77" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657358670027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657358670027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.377 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.377" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657358670027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.230 ns " "Worst Case Available Settling Time: 13.230 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657358670027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657358670027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657358670027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657358670027 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1657358670027 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1657358670035 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "clk u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Specified master clock: clk not found on or feeding the specified source node: u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1657358670202 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1657358670202 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "clk u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Specified master clock: clk not found on or feeding the specified source node: u_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1657358670202 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1657358670202 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1657358670207 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1657358670207 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1657358670207 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1657358670207 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1657358670207 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1657358670208 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1657358670208 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1657358670208 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pclk (Rise) sys_clk (Rise) setup and hold " "From pclk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1657358670208 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) pclk (Rise) setup and hold " "From sys_clk (Rise) to pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1657358670208 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pclk (Rise) pclk (Rise) setup and hold " "From pclk (Rise) to pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1657358670208 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1657358670208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.977 " "Worst-case setup slack is 0.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358670221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358670221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.977               0.000 pclk  " "    0.977               0.000 pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358670221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.349               0.000 sys_clk  " "    1.349               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358670221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.415               0.000 altera_reserved_tck  " "   47.415               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358670221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657358670221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358670234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358670234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 pclk  " "    0.175               0.000 pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358670234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 sys_clk  " "    0.178               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358670234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358670234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657358670234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.725 " "Worst-case recovery slack is 6.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358670242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358670242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.725               0.000 sys_clk  " "    6.725               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358670242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.914               0.000 altera_reserved_tck  " "   97.914               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358670242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657358670242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.494 " "Worst-case removal slack is 0.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358670251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358670251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 altera_reserved_tck  " "    0.494               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358670251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 sys_clk  " "    0.500               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358670251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657358670251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.328 " "Worst-case minimum pulse width slack is 4.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358670258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358670258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.328               0.000 sys_clk  " "    4.328               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358670258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.305               0.000 pclk  " "    5.305               0.000 pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358670258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.448               0.000 altera_reserved_tck  " "   49.448               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657358670258 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657358670258 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 77 synchronizer chains. " "Report Metastability: Found 77 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657358670423 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 77 " "Number of Synchronizer Chains Found: 77" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657358670423 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657358670423 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.377 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.377" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657358670423 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.995 ns " "Worst Case Available Settling Time: 16.995 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657358670423 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657358670423 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657358670423 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1657358670423 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1657358670423 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1657358670856 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1657358670858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 104 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657358670987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 09 17:24:30 2022 " "Processing ended: Sat Jul 09 17:24:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657358670987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657358670987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657358670987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1657358670987 ""}
