

================================================================
== Vitis HLS Report for 'master_fix'
================================================================
* Date:           Sun Aug 21 14:56:53 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.37 ns|  7.561 ns|     2.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4442|     4442|  46.064 us|  46.064 us|  4443|  4443|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Accumulation_SoftMax_Loop  |      108|      108|        27|          -|          -|     4|        no|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 47 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 20 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 48 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 49 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%m_3_10_loc = alloca i64 1"   --->   Operation 50 'alloca' 'm_3_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%m_3_7_loc = alloca i64 1"   --->   Operation 51 'alloca' 'm_3_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%m_2_03_loc = alloca i64 1"   --->   Operation 52 'alloca' 'm_2_03_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%m_3_04_loc = alloca i64 1"   --->   Operation 53 'alloca' 'm_3_04_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%den2_V_0_0_05_loc = alloca i64 1"   --->   Operation 54 'alloca' 'den2_V_0_0_05_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%den2_V_0_1_06_loc = alloca i64 1"   --->   Operation 55 'alloca' 'den2_V_0_1_06_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%den2_V_0_2_07_loc = alloca i64 1"   --->   Operation 56 'alloca' 'den2_V_0_2_07_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%den2_V_0_3_08_loc = alloca i64 1"   --->   Operation 57 'alloca' 'den2_V_0_3_08_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%max1_V_0 = alloca i64 1" [master.cpp:9]   --->   Operation 58 'alloca' 'max1_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%max2_V_0 = alloca i64 1" [master.cpp:11]   --->   Operation 59 'alloca' 'max2_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%den1_0 = alloca i64 1"   --->   Operation 60 'alloca' 'den1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_1 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln15 = call void @convolution1_fix, i16 %input_r, i36 %max1_V_0, i19 %firstKernel_f_V_0_0, i19 %firstKernel_f_V_0_1, i20 %firstKernel_f_V_0_2, i18 %firstKernel_f_V_1_0, i18 %firstKernel_f_V_1_1, i18 %firstKernel_f_V_1_2, i18 %firstKernel_f_V_2_0, i18 %firstKernel_f_V_2_1, i18 %firstKernel_f_V_2_2, i18 %firstKernel_f_V_3_0, i19 %firstKernel_f_V_3_1, i19 %firstKernel_f_V_3_2, i22 %firstBias_f_V" [master.cpp:15]   --->   Operation 61 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln321 = store i3 0, i3 %i_1" [model_functions.cpp:321]   --->   Operation 62 'store' 'store_ln321' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln321 = store i64 0, i64 %sum" [model_functions.cpp:321]   --->   Operation 63 'store' 'store_ln321' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln15 = call void @convolution1_fix, i16 %input_r, i36 %max1_V_0, i19 %firstKernel_f_V_0_0, i19 %firstKernel_f_V_0_1, i20 %firstKernel_f_V_0_2, i18 %firstKernel_f_V_1_0, i18 %firstKernel_f_V_1_1, i18 %firstKernel_f_V_1_2, i18 %firstKernel_f_V_2_0, i18 %firstKernel_f_V_2_1, i18 %firstKernel_f_V_2_2, i18 %firstKernel_f_V_3_0, i19 %firstKernel_f_V_3_1, i19 %firstKernel_f_V_3_2, i22 %firstBias_f_V" [master.cpp:15]   --->   Operation 64 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln16 = call void @convolution2_fix, i36 %max1_V_0, i36 %max2_V_0, i20 %secondKernel_f_V_0_0, i19 %secondKernel_f_V_0_1, i20 %secondKernel_f_V_0_2, i20 %secondKernel_f_V_0_3, i20 %secondKernel_f_V_0_4, i20 %secondKernel_f_V_0_5, i19 %secondKernel_f_V_0_6, i19 %secondKernel_f_V_0_7, i18 %secondKernel_f_V_1_0, i20 %secondKernel_f_V_1_1, i19 %secondKernel_f_V_1_2, i19 %secondKernel_f_V_1_3, i20 %secondKernel_f_V_1_4, i19 %secondKernel_f_V_1_5, i20 %secondKernel_f_V_1_6, i19 %secondKernel_f_V_1_7, i18 %secondKernel_f_V_2_0, i21 %secondKernel_f_V_2_1, i19 %secondKernel_f_V_2_2, i19 %secondKernel_f_V_2_3, i20 %secondKernel_f_V_2_4, i20 %secondKernel_f_V_2_5, i20 %secondKernel_f_V_2_6, i19 %secondKernel_f_V_2_7, i20 %secondKernel_f_V_3_0, i21 %secondKernel_f_V_3_1, i19 %secondKernel_f_V_3_2, i18 %secondKernel_f_V_3_3, i20 %secondKernel_f_V_3_4, i20 %secondKernel_f_V_3_5, i20 %secondKernel_f_V_3_6, i20 %secondKernel_f_V_3_7, i21 %secondBias_f_V" [master.cpp:16]   --->   Operation 65 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln16 = call void @convolution2_fix, i36 %max1_V_0, i36 %max2_V_0, i20 %secondKernel_f_V_0_0, i19 %secondKernel_f_V_0_1, i20 %secondKernel_f_V_0_2, i20 %secondKernel_f_V_0_3, i20 %secondKernel_f_V_0_4, i20 %secondKernel_f_V_0_5, i19 %secondKernel_f_V_0_6, i19 %secondKernel_f_V_0_7, i18 %secondKernel_f_V_1_0, i20 %secondKernel_f_V_1_1, i19 %secondKernel_f_V_1_2, i19 %secondKernel_f_V_1_3, i20 %secondKernel_f_V_1_4, i19 %secondKernel_f_V_1_5, i20 %secondKernel_f_V_1_6, i19 %secondKernel_f_V_1_7, i18 %secondKernel_f_V_2_0, i21 %secondKernel_f_V_2_1, i19 %secondKernel_f_V_2_2, i19 %secondKernel_f_V_2_3, i20 %secondKernel_f_V_2_4, i20 %secondKernel_f_V_2_5, i20 %secondKernel_f_V_2_6, i19 %secondKernel_f_V_2_7, i20 %secondKernel_f_V_3_0, i21 %secondKernel_f_V_3_1, i19 %secondKernel_f_V_3_2, i18 %secondKernel_f_V_3_3, i20 %secondKernel_f_V_3_4, i20 %secondKernel_f_V_3_5, i20 %secondKernel_f_V_3_6, i20 %secondKernel_f_V_3_7, i21 %secondBias_f_V" [master.cpp:16]   --->   Operation 66 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln19 = call void @dense1_fix, i36 %max2_V_0, i35 %den1_0, i21 %thirdBias_f_V, i20 %firstDense_f_V_0_0, i19 %firstDense_f_V_0_1, i18 %firstDense_f_V_0_2, i20 %firstDense_f_V_0_3, i19 %firstDense_f_V_0_4, i18 %firstDense_f_V_0_5, i20 %firstDense_f_V_0_6, i19 %firstDense_f_V_0_7, i18 %firstDense_f_V_0_8, i21 %firstDense_f_V_0_9, i20 %firstDense_f_V_0_10, i20 %firstDense_f_V_0_11, i20 %firstDense_f_V_0_12, i19 %firstDense_f_V_0_13, i18 %firstDense_f_V_0_14, i19 %firstDense_f_V_0_15, i19 %firstDense_f_V_1_0, i19 %firstDense_f_V_1_1, i19 %firstDense_f_V_1_2, i20 %firstDense_f_V_1_3, i19 %firstDense_f_V_1_4, i19 %firstDense_f_V_1_5, i20 %firstDense_f_V_1_6, i19 %firstDense_f_V_1_7, i19 %firstDense_f_V_1_8, i19 %firstDense_f_V_1_9, i19 %firstDense_f_V_1_10, i19 %firstDense_f_V_1_11, i19 %firstDense_f_V_1_12, i20 %firstDense_f_V_1_13, i20 %firstDense_f_V_1_14, i19 %firstDense_f_V_1_15, i20 %firstDense_f_V_2_0, i18 %firstDense_f_V_2_1, i19 %firstDense_f_V_2_2, i20 %firstDense_f_V_2_3, i19 %firstDense_f_V_2_4, i20 %firstDense_f_V_2_5, i20 %firstDense_f_V_2_6, i19 %firstDense_f_V_2_7, i19 %firstDense_f_V_2_8, i18 %firstDense_f_V_2_9, i19 %firstDense_f_V_2_10, i20 %firstDense_f_V_2_11, i19 %firstDense_f_V_2_12, i20 %firstDense_f_V_2_13, i20 %firstDense_f_V_2_14, i19 %firstDense_f_V_2_15, i19 %firstDense_f_V_3_0, i19 %firstDense_f_V_3_1, i19 %firstDense_f_V_3_2, i19 %firstDense_f_V_3_3, i20 %firstDense_f_V_3_4, i19 %firstDense_f_V_3_5, i20 %firstDense_f_V_3_6, i20 %firstDense_f_V_3_7, i19 %firstDense_f_V_3_8, i19 %firstDense_f_V_3_9, i20 %firstDense_f_V_3_10, i19 %firstDense_f_V_3_11, i19 %firstDense_f_V_3_12, i20 %firstDense_f_V_3_13, i19 %firstDense_f_V_3_14, i18 %firstDense_f_V_3_15, i19 %firstDense_f_V_4_0, i19 %firstDense_f_V_4_1, i19 %firstDense_f_V_4_2, i19 %firstDense_f_V_4_3, i19 %firstDense_f_V_4_4, i20 %firstDense_f_V_4_5, i19 %firstDense_f_V_4_6, i19 %firstDense_f_V_4_7, i19 %firstDense_f_V_4_8, i19 %firstDense_f_V_4_9, i19 %firstDense_f_V_4_10, i19 %firstDense_f_V_4_11, i20 %firstDense_f_V_4_12, i19 %firstDense_f_V_4_13, i19 %firstDense_f_V_4_14, i19 %firstDense_f_V_4_15, i19 %firstDense_f_V_5_0, i19 %firstDense_f_V_5_1, i19 %firstDense_f_V_5_2, i19 %firstDense_f_V_5_3, i20 %firstDense_f_V_5_4, i19 %firstDense_f_V_5_5, i19 %firstDense_f_V_5_6, i18 %firstDense_f_V_5_7, i19 %firstDense_f_V_5_8, i18 %firstDense_f_V_5_9, i19 %firstDense_f_V_5_10, i19 %firstDense_f_V_5_11, i20 %firstDense_f_V_5_12, i19 %firstDense_f_V_5_13, i19 %firstDense_f_V_5_14, i20 %firstDense_f_V_5_15, i19 %firstDense_f_V_6_0, i18 %firstDense_f_V_6_1, i19 %firstDense_f_V_6_2, i19 %firstDense_f_V_6_3, i19 %firstDense_f_V_6_4, i19 %firstDense_f_V_6_5, i18 %firstDense_f_V_6_6, i19 %firstDense_f_V_6_7, i19 %firstDense_f_V_6_8, i18 %firstDense_f_V_6_9, i19 %firstDense_f_V_6_10, i18 %firstDense_f_V_6_11, i19 %firstDense_f_V_6_12, i19 %firstDense_f_V_6_13, i19 %firstDense_f_V_6_14, i20 %firstDense_f_V_6_15, i19 %firstDense_f_V_7_0, i18 %firstDense_f_V_7_1, i19 %firstDense_f_V_7_2, i19 %firstDense_f_V_7_3, i20 %firstDense_f_V_7_4, i19 %firstDense_f_V_7_5, i19 %firstDense_f_V_7_6, i19 %firstDense_f_V_7_7, i19 %firstDense_f_V_7_8, i19 %firstDense_f_V_7_9, i19 %firstDense_f_V_7_10, i18 %firstDense_f_V_7_11, i19 %firstDense_f_V_7_12, i19 %firstDense_f_V_7_13, i19 %firstDense_f_V_7_14, i19 %firstDense_f_V_7_15, i19 %firstDense_f_V_8_0, i18 %firstDense_f_V_8_1, i19 %firstDense_f_V_8_2, i19 %firstDense_f_V_8_3, i19 %firstDense_f_V_8_4, i19 %firstDense_f_V_8_5, i19 %firstDense_f_V_8_6, i19 %firstDense_f_V_8_7, i19 %firstDense_f_V_8_8, i19 %firstDense_f_V_8_9, i19 %firstDense_f_V_8_10, i18 %firstDense_f_V_8_11, i19 %firstDense_f_V_8_12, i20 %firstDense_f_V_8_13, i19 %firstDense_f_V_8_14, i19 %firstDense_f_V_8_15, i19 %firstDense_f_V_9_0, i18 %firstDense_f_V_9_1, i19 %firstDense_f_V_9_2, i19 %firstDense_f_V_9_3, i19 %firstDense_f_V_9_4, i19 %firstDense_f_V_9_5, i20 %firstDense_f_V_9_6, i18 %firstDense_f_V_9_7, i19 %firstDense_f_V_9_8, i19 %firstDense_f_V_9_9, i19 %firstDense_f_V_9_10, i19 %firstDense_f_V_9_11, i19 %firstDense_f_V_9_12, i19 %firstDense_f_V_9_13, i20 %firstDense_f_V_9_14, i20 %firstDense_f_V_9_15, i19 %firstDense_f_V_10_0, i18 %firstDense_f_V_10_1, i19 %firstDense_f_V_10_2, i19 %firstDense_f_V_10_3, i19 %firstDense_f_V_10_4, i20 %firstDense_f_V_10_5, i20 %firstDense_f_V_10_6, i19 %firstDense_f_V_10_7, i19 %firstDense_f_V_10_8, i19 %firstDense_f_V_10_9, i18 %firstDense_f_V_10_10, i19 %firstDense_f_V_10_11, i19 %firstDense_f_V_10_12, i19 %firstDense_f_V_10_13, i20 %firstDense_f_V_10_14, i19 %firstDense_f_V_10_15, i19 %firstDense_f_V_11_0, i19 %firstDense_f_V_11_1, i20 %firstDense_f_V_11_2, i20 %firstDense_f_V_11_3, i20 %firstDense_f_V_11_4, i19 %firstDense_f_V_11_5, i19 %firstDense_f_V_11_6, i19 %firstDense_f_V_11_7, i18 %firstDense_f_V_11_8, i19 %firstDense_f_V_11_9, i19 %firstDense_f_V_11_10, i19 %firstDense_f_V_11_11, i19 %firstDense_f_V_11_12, i19 %firstDense_f_V_11_13, i20 %firstDense_f_V_11_14, i20 %firstDense_f_V_11_15, i19 %firstDense_f_V_12_0, i21 %firstDense_f_V_12_1, i20 %firstDense_f_V_12_2, i20 %firstDense_f_V_12_3, i20 %firstDense_f_V_12_4, i20 %firstDense_f_V_12_5, i21 %firstDense_f_V_12_6, i19 %firstDense_f_V_12_7, i20 %firstDense_f_V_12_8, i19 %firstDense_f_V_12_9, i19 %firstDense_f_V_12_10, i19 %firstDense_f_V_12_11, i20 %firstDense_f_V_12_12, i20 %firstDense_f_V_12_13, i21 %firstDense_f_V_12_14, i20 %firstDense_f_V_12_15, i20 %firstDense_f_V_13_0, i20 %firstDense_f_V_13_1, i20 %firstDense_f_V_13_2, i20 %firstDense_f_V_13_3, i19 %firstDense_f_V_13_4, i20 %firstDense_f_V_13_5, i20 %firstDense_f_V_13_6, i19 %firstDense_f_V_13_7, i20 %firstDense_f_V_13_8, i19 %firstDense_f_V_13_9, i19 %firstDense_f_V_13_10, i19 %firstDense_f_V_13_11, i20 %firstDense_f_V_13_12, i19 %firstDense_f_V_13_13, i20 %firstDense_f_V_13_14, i19 %firstDense_f_V_13_15" [master.cpp:19]   --->   Operation 67 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln19 = call void @dense1_fix, i36 %max2_V_0, i35 %den1_0, i21 %thirdBias_f_V, i20 %firstDense_f_V_0_0, i19 %firstDense_f_V_0_1, i18 %firstDense_f_V_0_2, i20 %firstDense_f_V_0_3, i19 %firstDense_f_V_0_4, i18 %firstDense_f_V_0_5, i20 %firstDense_f_V_0_6, i19 %firstDense_f_V_0_7, i18 %firstDense_f_V_0_8, i21 %firstDense_f_V_0_9, i20 %firstDense_f_V_0_10, i20 %firstDense_f_V_0_11, i20 %firstDense_f_V_0_12, i19 %firstDense_f_V_0_13, i18 %firstDense_f_V_0_14, i19 %firstDense_f_V_0_15, i19 %firstDense_f_V_1_0, i19 %firstDense_f_V_1_1, i19 %firstDense_f_V_1_2, i20 %firstDense_f_V_1_3, i19 %firstDense_f_V_1_4, i19 %firstDense_f_V_1_5, i20 %firstDense_f_V_1_6, i19 %firstDense_f_V_1_7, i19 %firstDense_f_V_1_8, i19 %firstDense_f_V_1_9, i19 %firstDense_f_V_1_10, i19 %firstDense_f_V_1_11, i19 %firstDense_f_V_1_12, i20 %firstDense_f_V_1_13, i20 %firstDense_f_V_1_14, i19 %firstDense_f_V_1_15, i20 %firstDense_f_V_2_0, i18 %firstDense_f_V_2_1, i19 %firstDense_f_V_2_2, i20 %firstDense_f_V_2_3, i19 %firstDense_f_V_2_4, i20 %firstDense_f_V_2_5, i20 %firstDense_f_V_2_6, i19 %firstDense_f_V_2_7, i19 %firstDense_f_V_2_8, i18 %firstDense_f_V_2_9, i19 %firstDense_f_V_2_10, i20 %firstDense_f_V_2_11, i19 %firstDense_f_V_2_12, i20 %firstDense_f_V_2_13, i20 %firstDense_f_V_2_14, i19 %firstDense_f_V_2_15, i19 %firstDense_f_V_3_0, i19 %firstDense_f_V_3_1, i19 %firstDense_f_V_3_2, i19 %firstDense_f_V_3_3, i20 %firstDense_f_V_3_4, i19 %firstDense_f_V_3_5, i20 %firstDense_f_V_3_6, i20 %firstDense_f_V_3_7, i19 %firstDense_f_V_3_8, i19 %firstDense_f_V_3_9, i20 %firstDense_f_V_3_10, i19 %firstDense_f_V_3_11, i19 %firstDense_f_V_3_12, i20 %firstDense_f_V_3_13, i19 %firstDense_f_V_3_14, i18 %firstDense_f_V_3_15, i19 %firstDense_f_V_4_0, i19 %firstDense_f_V_4_1, i19 %firstDense_f_V_4_2, i19 %firstDense_f_V_4_3, i19 %firstDense_f_V_4_4, i20 %firstDense_f_V_4_5, i19 %firstDense_f_V_4_6, i19 %firstDense_f_V_4_7, i19 %firstDense_f_V_4_8, i19 %firstDense_f_V_4_9, i19 %firstDense_f_V_4_10, i19 %firstDense_f_V_4_11, i20 %firstDense_f_V_4_12, i19 %firstDense_f_V_4_13, i19 %firstDense_f_V_4_14, i19 %firstDense_f_V_4_15, i19 %firstDense_f_V_5_0, i19 %firstDense_f_V_5_1, i19 %firstDense_f_V_5_2, i19 %firstDense_f_V_5_3, i20 %firstDense_f_V_5_4, i19 %firstDense_f_V_5_5, i19 %firstDense_f_V_5_6, i18 %firstDense_f_V_5_7, i19 %firstDense_f_V_5_8, i18 %firstDense_f_V_5_9, i19 %firstDense_f_V_5_10, i19 %firstDense_f_V_5_11, i20 %firstDense_f_V_5_12, i19 %firstDense_f_V_5_13, i19 %firstDense_f_V_5_14, i20 %firstDense_f_V_5_15, i19 %firstDense_f_V_6_0, i18 %firstDense_f_V_6_1, i19 %firstDense_f_V_6_2, i19 %firstDense_f_V_6_3, i19 %firstDense_f_V_6_4, i19 %firstDense_f_V_6_5, i18 %firstDense_f_V_6_6, i19 %firstDense_f_V_6_7, i19 %firstDense_f_V_6_8, i18 %firstDense_f_V_6_9, i19 %firstDense_f_V_6_10, i18 %firstDense_f_V_6_11, i19 %firstDense_f_V_6_12, i19 %firstDense_f_V_6_13, i19 %firstDense_f_V_6_14, i20 %firstDense_f_V_6_15, i19 %firstDense_f_V_7_0, i18 %firstDense_f_V_7_1, i19 %firstDense_f_V_7_2, i19 %firstDense_f_V_7_3, i20 %firstDense_f_V_7_4, i19 %firstDense_f_V_7_5, i19 %firstDense_f_V_7_6, i19 %firstDense_f_V_7_7, i19 %firstDense_f_V_7_8, i19 %firstDense_f_V_7_9, i19 %firstDense_f_V_7_10, i18 %firstDense_f_V_7_11, i19 %firstDense_f_V_7_12, i19 %firstDense_f_V_7_13, i19 %firstDense_f_V_7_14, i19 %firstDense_f_V_7_15, i19 %firstDense_f_V_8_0, i18 %firstDense_f_V_8_1, i19 %firstDense_f_V_8_2, i19 %firstDense_f_V_8_3, i19 %firstDense_f_V_8_4, i19 %firstDense_f_V_8_5, i19 %firstDense_f_V_8_6, i19 %firstDense_f_V_8_7, i19 %firstDense_f_V_8_8, i19 %firstDense_f_V_8_9, i19 %firstDense_f_V_8_10, i18 %firstDense_f_V_8_11, i19 %firstDense_f_V_8_12, i20 %firstDense_f_V_8_13, i19 %firstDense_f_V_8_14, i19 %firstDense_f_V_8_15, i19 %firstDense_f_V_9_0, i18 %firstDense_f_V_9_1, i19 %firstDense_f_V_9_2, i19 %firstDense_f_V_9_3, i19 %firstDense_f_V_9_4, i19 %firstDense_f_V_9_5, i20 %firstDense_f_V_9_6, i18 %firstDense_f_V_9_7, i19 %firstDense_f_V_9_8, i19 %firstDense_f_V_9_9, i19 %firstDense_f_V_9_10, i19 %firstDense_f_V_9_11, i19 %firstDense_f_V_9_12, i19 %firstDense_f_V_9_13, i20 %firstDense_f_V_9_14, i20 %firstDense_f_V_9_15, i19 %firstDense_f_V_10_0, i18 %firstDense_f_V_10_1, i19 %firstDense_f_V_10_2, i19 %firstDense_f_V_10_3, i19 %firstDense_f_V_10_4, i20 %firstDense_f_V_10_5, i20 %firstDense_f_V_10_6, i19 %firstDense_f_V_10_7, i19 %firstDense_f_V_10_8, i19 %firstDense_f_V_10_9, i18 %firstDense_f_V_10_10, i19 %firstDense_f_V_10_11, i19 %firstDense_f_V_10_12, i19 %firstDense_f_V_10_13, i20 %firstDense_f_V_10_14, i19 %firstDense_f_V_10_15, i19 %firstDense_f_V_11_0, i19 %firstDense_f_V_11_1, i20 %firstDense_f_V_11_2, i20 %firstDense_f_V_11_3, i20 %firstDense_f_V_11_4, i19 %firstDense_f_V_11_5, i19 %firstDense_f_V_11_6, i19 %firstDense_f_V_11_7, i18 %firstDense_f_V_11_8, i19 %firstDense_f_V_11_9, i19 %firstDense_f_V_11_10, i19 %firstDense_f_V_11_11, i19 %firstDense_f_V_11_12, i19 %firstDense_f_V_11_13, i20 %firstDense_f_V_11_14, i20 %firstDense_f_V_11_15, i19 %firstDense_f_V_12_0, i21 %firstDense_f_V_12_1, i20 %firstDense_f_V_12_2, i20 %firstDense_f_V_12_3, i20 %firstDense_f_V_12_4, i20 %firstDense_f_V_12_5, i21 %firstDense_f_V_12_6, i19 %firstDense_f_V_12_7, i20 %firstDense_f_V_12_8, i19 %firstDense_f_V_12_9, i19 %firstDense_f_V_12_10, i19 %firstDense_f_V_12_11, i20 %firstDense_f_V_12_12, i20 %firstDense_f_V_12_13, i21 %firstDense_f_V_12_14, i20 %firstDense_f_V_12_15, i20 %firstDense_f_V_13_0, i20 %firstDense_f_V_13_1, i20 %firstDense_f_V_13_2, i20 %firstDense_f_V_13_3, i19 %firstDense_f_V_13_4, i20 %firstDense_f_V_13_5, i20 %firstDense_f_V_13_6, i19 %firstDense_f_V_13_7, i20 %firstDense_f_V_13_8, i19 %firstDense_f_V_13_9, i19 %firstDense_f_V_13_10, i19 %firstDense_f_V_13_11, i20 %firstDense_f_V_13_12, i19 %firstDense_f_V_13_13, i20 %firstDense_f_V_13_14, i19 %firstDense_f_V_13_15" [master.cpp:19]   --->   Operation 68 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%den1_0_addr = getelementptr i35 %den1_0, i64 0, i64 0" [model_functions.cpp:300]   --->   Operation 69 'getelementptr' 'den1_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [2/2] (2.32ns)   --->   "%den1_0_load = load i4 %den1_0_addr"   --->   Operation 70 'load' 'den1_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%den1_0_addr_1 = getelementptr i35 %den1_0, i64 0, i64 1" [model_functions.cpp:300]   --->   Operation 71 'getelementptr' 'den1_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [2/2] (2.32ns)   --->   "%den1_0_load_1 = load i4 %den1_0_addr_1"   --->   Operation 72 'load' 'den1_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 73 [1/2] (2.32ns)   --->   "%den1_0_load = load i4 %den1_0_addr"   --->   Operation 73 'load' 'den1_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_8 : Operation 74 [1/2] (2.32ns)   --->   "%den1_0_load_1 = load i4 %den1_0_addr_1"   --->   Operation 74 'load' 'den1_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%den1_0_addr_2 = getelementptr i35 %den1_0, i64 0, i64 2" [model_functions.cpp:300]   --->   Operation 75 'getelementptr' 'den1_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [2/2] (2.32ns)   --->   "%den1_0_load_2 = load i4 %den1_0_addr_2"   --->   Operation 76 'load' 'den1_0_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%den1_0_addr_3 = getelementptr i35 %den1_0, i64 0, i64 3" [model_functions.cpp:300]   --->   Operation 77 'getelementptr' 'den1_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [2/2] (2.32ns)   --->   "%den1_0_load_3 = load i4 %den1_0_addr_3"   --->   Operation 78 'load' 'den1_0_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 79 [1/2] (2.32ns)   --->   "%den1_0_load_2 = load i4 %den1_0_addr_2"   --->   Operation 79 'load' 'den1_0_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_9 : Operation 80 [1/2] (2.32ns)   --->   "%den1_0_load_3 = load i4 %den1_0_addr_3"   --->   Operation 80 'load' 'den1_0_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%den1_0_addr_4 = getelementptr i35 %den1_0, i64 0, i64 4" [model_functions.cpp:300]   --->   Operation 81 'getelementptr' 'den1_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [2/2] (2.32ns)   --->   "%den1_0_load_4 = load i4 %den1_0_addr_4"   --->   Operation 82 'load' 'den1_0_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%den1_0_addr_5 = getelementptr i35 %den1_0, i64 0, i64 5" [model_functions.cpp:300]   --->   Operation 83 'getelementptr' 'den1_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [2/2] (2.32ns)   --->   "%den1_0_load_5 = load i4 %den1_0_addr_5"   --->   Operation 84 'load' 'den1_0_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 85 [1/2] (2.32ns)   --->   "%den1_0_load_4 = load i4 %den1_0_addr_4"   --->   Operation 85 'load' 'den1_0_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_10 : Operation 86 [1/2] (2.32ns)   --->   "%den1_0_load_5 = load i4 %den1_0_addr_5"   --->   Operation 86 'load' 'den1_0_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%den1_0_addr_6 = getelementptr i35 %den1_0, i64 0, i64 6" [model_functions.cpp:300]   --->   Operation 87 'getelementptr' 'den1_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [2/2] (2.32ns)   --->   "%den1_0_load_6 = load i4 %den1_0_addr_6"   --->   Operation 88 'load' 'den1_0_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%den1_0_addr_7 = getelementptr i35 %den1_0, i64 0, i64 7" [model_functions.cpp:300]   --->   Operation 89 'getelementptr' 'den1_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [2/2] (2.32ns)   --->   "%den1_0_load_7 = load i4 %den1_0_addr_7"   --->   Operation 90 'load' 'den1_0_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 91 [1/2] (2.32ns)   --->   "%den1_0_load_6 = load i4 %den1_0_addr_6"   --->   Operation 91 'load' 'den1_0_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_11 : Operation 92 [1/2] (2.32ns)   --->   "%den1_0_load_7 = load i4 %den1_0_addr_7"   --->   Operation 92 'load' 'den1_0_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%den1_0_addr_8 = getelementptr i35 %den1_0, i64 0, i64 8" [model_functions.cpp:300]   --->   Operation 93 'getelementptr' 'den1_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [2/2] (2.32ns)   --->   "%den1_0_load_8 = load i4 %den1_0_addr_8"   --->   Operation 94 'load' 'den1_0_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%den1_0_addr_9 = getelementptr i35 %den1_0, i64 0, i64 9" [model_functions.cpp:300]   --->   Operation 95 'getelementptr' 'den1_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [2/2] (2.32ns)   --->   "%den1_0_load_9 = load i4 %den1_0_addr_9"   --->   Operation 96 'load' 'den1_0_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 97 [1/2] (2.32ns)   --->   "%den1_0_load_8 = load i4 %den1_0_addr_8"   --->   Operation 97 'load' 'den1_0_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_12 : Operation 98 [1/2] (2.32ns)   --->   "%den1_0_load_9 = load i4 %den1_0_addr_9"   --->   Operation 98 'load' 'den1_0_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%den1_0_addr_10 = getelementptr i35 %den1_0, i64 0, i64 10" [model_functions.cpp:300]   --->   Operation 99 'getelementptr' 'den1_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [2/2] (2.32ns)   --->   "%den1_0_load_10 = load i4 %den1_0_addr_10"   --->   Operation 100 'load' 'den1_0_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%den1_0_addr_11 = getelementptr i35 %den1_0, i64 0, i64 11" [model_functions.cpp:300]   --->   Operation 101 'getelementptr' 'den1_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [2/2] (2.32ns)   --->   "%den1_0_load_11 = load i4 %den1_0_addr_11"   --->   Operation 102 'load' 'den1_0_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 103 [1/2] (2.32ns)   --->   "%den1_0_load_10 = load i4 %den1_0_addr_10"   --->   Operation 103 'load' 'den1_0_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_13 : Operation 104 [1/2] (2.32ns)   --->   "%den1_0_load_11 = load i4 %den1_0_addr_11"   --->   Operation 104 'load' 'den1_0_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%den1_0_addr_12 = getelementptr i35 %den1_0, i64 0, i64 12" [model_functions.cpp:300]   --->   Operation 105 'getelementptr' 'den1_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [2/2] (2.32ns)   --->   "%den1_0_load_12 = load i4 %den1_0_addr_12"   --->   Operation 106 'load' 'den1_0_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%den1_0_addr_13 = getelementptr i35 %den1_0, i64 0, i64 13" [model_functions.cpp:300]   --->   Operation 107 'getelementptr' 'den1_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [2/2] (2.32ns)   --->   "%den1_0_load_13 = load i4 %den1_0_addr_13"   --->   Operation 108 'load' 'den1_0_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 109 [1/2] (2.32ns)   --->   "%den1_0_load_12 = load i4 %den1_0_addr_12"   --->   Operation 109 'load' 'den1_0_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_14 : Operation 110 [1/2] (2.32ns)   --->   "%den1_0_load_13 = load i4 %den1_0_addr_13"   --->   Operation 110 'load' 'den1_0_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%den1_0_addr_14 = getelementptr i35 %den1_0, i64 0, i64 14" [model_functions.cpp:300]   --->   Operation 111 'getelementptr' 'den1_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [2/2] (2.32ns)   --->   "%den1_0_load_14 = load i4 %den1_0_addr_14"   --->   Operation 112 'load' 'den1_0_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%den1_0_addr_15 = getelementptr i35 %den1_0, i64 0, i64 15" [model_functions.cpp:300]   --->   Operation 113 'getelementptr' 'den1_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [2/2] (2.32ns)   --->   "%den1_0_load_15 = load i4 %den1_0_addr_15"   --->   Operation 114 'load' 'den1_0_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 115 [1/2] (2.32ns)   --->   "%den1_0_load_14 = load i4 %den1_0_addr_14"   --->   Operation 115 'load' 'den1_0_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_15 : Operation 116 [1/2] (2.32ns)   --->   "%den1_0_load_15 = load i4 %den1_0_addr_15"   --->   Operation 116 'load' 'den1_0_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_15 : Operation 117 [2/2] (0.00ns)   --->   "%call_ln1169 = call void @master_fix_Pipeline_Dense2_Loop, i35 %den1_0_load, i35 %den1_0_load_1, i35 %den1_0_load_2, i35 %den1_0_load_3, i35 %den1_0_load_4, i35 %den1_0_load_5, i35 %den1_0_load_6, i35 %den1_0_load_7, i35 %den1_0_load_8, i35 %den1_0_load_9, i35 %den1_0_load_10, i35 %den1_0_load_11, i35 %den1_0_load_12, i35 %den1_0_load_13, i35 %den1_0_load_14, i35 %den1_0_load_15, i36 %den2_V_0_3_08_loc, i36 %den2_V_0_2_07_loc, i36 %den2_V_0_1_06_loc, i36 %den2_V_0_0_05_loc"   --->   Operation 117 'call' 'call_ln1169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln1169 = call void @master_fix_Pipeline_Dense2_Loop, i35 %den1_0_load, i35 %den1_0_load_1, i35 %den1_0_load_2, i35 %den1_0_load_3, i35 %den1_0_load_4, i35 %den1_0_load_5, i35 %den1_0_load_6, i35 %den1_0_load_7, i35 %den1_0_load_8, i35 %den1_0_load_9, i35 %den1_0_load_10, i35 %den1_0_load_11, i35 %den1_0_load_12, i35 %den1_0_load_13, i35 %den1_0_load_14, i35 %den1_0_load_15, i36 %den2_V_0_3_08_loc, i36 %den2_V_0_2_07_loc, i36 %den2_V_0_1_06_loc, i36 %den2_V_0_0_05_loc"   --->   Operation 118 'call' 'call_ln1169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 1.82>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%den2_V_0_3_08_loc_load = load i36 %den2_V_0_3_08_loc"   --->   Operation 119 'load' 'den2_V_0_3_08_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%den2_V_0_2_07_loc_load = load i36 %den2_V_0_2_07_loc"   --->   Operation 120 'load' 'den2_V_0_2_07_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%den2_V_0_1_06_loc_load = load i36 %den2_V_0_1_06_loc"   --->   Operation 121 'load' 'den2_V_0_1_06_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%den2_V_0_0_05_loc_load = load i36 %den2_V_0_0_05_loc"   --->   Operation 122 'load' 'den2_V_0_0_05_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 123 [2/2] (1.82ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_Initialization_SoftMax_Loop, i36 %den2_V_0_0_05_loc_load, i36 %den2_V_0_1_06_loc_load, i36 %den2_V_0_2_07_loc_load, i36 %den2_V_0_3_08_loc_load, i64 %m_3_04_loc, i64 %m_2_03_loc, i64 %m_3_7_loc, i64 %m_3_10_loc"   --->   Operation 123 'call' 'call_ln0' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 124 [1/2] (0.00ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_Initialization_SoftMax_Loop, i36 %den2_V_0_0_05_loc_load, i36 %den2_V_0_1_06_loc_load, i36 %den2_V_0_2_07_loc_load, i36 %den2_V_0_3_08_loc_load, i64 %m_3_04_loc, i64 %m_2_03_loc, i64 %m_3_7_loc, i64 %m_3_10_loc"   --->   Operation 124 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 125 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_0, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_0, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "%m_3_04_loc_load = load i64 %m_3_04_loc"   --->   Operation 130 'load' 'm_3_04_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "%m_2_03_loc_load = load i64 %m_2_03_loc"   --->   Operation 131 'load' 'm_2_03_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 132 [1/1] (0.00ns)   --->   "%m_3_7_loc_load = load i64 %m_3_7_loc"   --->   Operation 132 'load' 'm_3_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "%m_3_10_loc_load = load i64 %m_3_10_loc"   --->   Operation 133 'load' 'm_3_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln321 = br void %.preheader2" [model_functions.cpp:321]   --->   Operation 134 'br' 'br_ln321' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 3.23>
ST_20 : Operation 135 [1/1] (0.00ns)   --->   "%i = load i3 %i_1" [model_functions.cpp:323]   --->   Operation 135 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 136 [1/1] (1.13ns)   --->   "%icmp_ln321 = icmp_eq  i3 %i, i3 4" [model_functions.cpp:321]   --->   Operation 136 'icmp' 'icmp_ln321' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 137 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 138 [1/1] (1.65ns)   --->   "%add_ln321 = add i3 %i, i3 1" [model_functions.cpp:321]   --->   Operation 138 'add' 'add_ln321' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln321 = br i1 %icmp_ln321, void %.split6, void %.preheader.preheader" [model_functions.cpp:321]   --->   Operation 139 'br' 'br_ln321' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln323 = trunc i3 %i" [model_functions.cpp:323]   --->   Operation 140 'trunc' 'trunc_ln323' <Predicate = (!icmp_ln321)> <Delay = 0.00>
ST_20 : Operation 141 [1/1] (1.82ns)   --->   "%tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.4double.i2, i64 %m_3_10_loc_load, i64 %m_3_7_loc_load, i64 %m_2_03_loc_load, i64 %m_3_04_loc_load, i2 %trunc_ln323" [model_functions.cpp:323]   --->   Operation 141 'mux' 'tmp_s' <Predicate = (!icmp_ln321)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 142 [1/1] (1.58ns)   --->   "%store_ln321 = store i3 %add_ln321, i3 %i_1" [model_functions.cpp:321]   --->   Operation 142 'store' 'store_ln321' <Predicate = (!icmp_ln321)> <Delay = 1.58>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "%sum_load_1 = load i64 %sum"   --->   Operation 143 'load' 'sum_load_1' <Predicate = (icmp_ln321)> <Delay = 0.00>
ST_20 : Operation 144 [2/2] (1.82ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_Operations_SoftMax_Loop, i64 %m_3_10_loc_load, i64 %m_3_7_loc_load, i64 %m_2_03_loc_load, i64 %m_3_04_loc_load, i64 %sum_load_1, i32 %out_r"   --->   Operation 144 'call' 'call_ln0' <Predicate = (icmp_ln321)> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.32>
ST_21 : Operation 145 [18/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:323]   --->   Operation 145 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.32>
ST_22 : Operation 146 [17/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:323]   --->   Operation 146 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.32>
ST_23 : Operation 147 [16/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:323]   --->   Operation 147 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.32>
ST_24 : Operation 148 [15/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:323]   --->   Operation 148 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.32>
ST_25 : Operation 149 [14/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:323]   --->   Operation 149 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.32>
ST_26 : Operation 150 [13/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:323]   --->   Operation 150 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.32>
ST_27 : Operation 151 [12/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:323]   --->   Operation 151 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.32>
ST_28 : Operation 152 [11/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:323]   --->   Operation 152 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.32>
ST_29 : Operation 153 [10/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:323]   --->   Operation 153 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.32>
ST_30 : Operation 154 [9/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:323]   --->   Operation 154 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.32>
ST_31 : Operation 155 [8/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:323]   --->   Operation 155 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.32>
ST_32 : Operation 156 [7/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:323]   --->   Operation 156 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.32>
ST_33 : Operation 157 [6/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:323]   --->   Operation 157 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.32>
ST_34 : Operation 158 [5/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:323]   --->   Operation 158 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.32>
ST_35 : Operation 159 [4/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:323]   --->   Operation 159 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.32>
ST_36 : Operation 160 [3/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:323]   --->   Operation 160 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.32>
ST_37 : Operation 161 [2/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:323]   --->   Operation 161 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.32>
ST_38 : Operation 162 [1/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:323]   --->   Operation 162 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.29>
ST_39 : Operation 163 [1/1] (0.00ns)   --->   "%sum_load = load i64 %sum" [model_functions.cpp:323]   --->   Operation 163 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 164 [7/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:323]   --->   Operation 164 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.29>
ST_40 : Operation 165 [6/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:323]   --->   Operation 165 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.29>
ST_41 : Operation 166 [5/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:323]   --->   Operation 166 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.29>
ST_42 : Operation 167 [4/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:323]   --->   Operation 167 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.29>
ST_43 : Operation 168 [3/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:323]   --->   Operation 168 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.29>
ST_44 : Operation 169 [2/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:323]   --->   Operation 169 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.29>
ST_45 : Operation 170 [1/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:323]   --->   Operation 170 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.58>
ST_46 : Operation 171 [1/1] (0.00ns)   --->   "%specloopname_ln311 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [model_functions.cpp:311]   --->   Operation 171 'specloopname' 'specloopname_ln311' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 172 [1/1] (1.58ns)   --->   "%store_ln323 = store i64 %sum_1, i64 %sum" [model_functions.cpp:323]   --->   Operation 172 'store' 'store_ln323' <Predicate = true> <Delay = 1.58>
ST_46 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 173 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 47 <SV = 20> <Delay = 0.00>
ST_47 : Operation 174 [1/2] (0.00ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_Operations_SoftMax_Loop, i64 %m_3_10_loc_load, i64 %m_3_7_loc_load, i64 %m_2_03_loc_load, i64 %m_3_04_loc_load, i64 %sum_load_1, i32 %out_r"   --->   Operation 174 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 175 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [master.cpp:23]   --->   Operation 175 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.4ns, clock uncertainty: 2.8ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [275]  (0 ns)
	'store' operation ('store_ln321', model_functions.cpp:321) of constant 0 on local variable 'i' [337]  (1.59 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('den1_0_addr', model_functions.cpp:300) [295]  (0 ns)
	'load' operation ('den1_0_load') on array 'den1_0' [296]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'load' operation ('den1_0_load') on array 'den1_0' [296]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'load' operation ('den1_0_load_2') on array 'den1_0' [300]  (2.32 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'load' operation ('den1_0_load_4') on array 'den1_0' [304]  (2.32 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'load' operation ('den1_0_load_6') on array 'den1_0' [308]  (2.32 ns)

 <State 12>: 2.32ns
The critical path consists of the following:
	'load' operation ('den1_0_load_8') on array 'den1_0' [312]  (2.32 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'load' operation ('den1_0_load_10') on array 'den1_0' [316]  (2.32 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'load' operation ('den1_0_load_12') on array 'den1_0' [320]  (2.32 ns)

 <State 15>: 2.32ns
The critical path consists of the following:
	'load' operation ('den1_0_load_14') on array 'den1_0' [324]  (2.32 ns)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 1.83ns
The critical path consists of the following:
	'load' operation ('den2_V_0_3_08_loc_load') on local variable 'den2_V_0_3_08_loc' [328]  (0 ns)
	'call' operation ('call_ln0') to 'master_fix_Pipeline_Initialization_SoftMax_Loop' [332]  (1.83 ns)

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 3.24ns
The critical path consists of the following:
	'load' operation ('i', model_functions.cpp:323) on local variable 'i' [341]  (0 ns)
	'add' operation ('add_ln321', model_functions.cpp:321) [344]  (1.65 ns)
	'store' operation ('store_ln321', model_functions.cpp:321) of variable 'add_ln321', model_functions.cpp:321 on local variable 'i' [353]  (1.59 ns)

 <State 21>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:323) [351]  (7.32 ns)

 <State 22>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:323) [351]  (7.32 ns)

 <State 23>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:323) [351]  (7.32 ns)

 <State 24>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:323) [351]  (7.32 ns)

 <State 25>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:323) [351]  (7.32 ns)

 <State 26>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:323) [351]  (7.32 ns)

 <State 27>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:323) [351]  (7.32 ns)

 <State 28>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:323) [351]  (7.32 ns)

 <State 29>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:323) [351]  (7.32 ns)

 <State 30>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:323) [351]  (7.32 ns)

 <State 31>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:323) [351]  (7.32 ns)

 <State 32>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:323) [351]  (7.32 ns)

 <State 33>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:323) [351]  (7.32 ns)

 <State 34>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:323) [351]  (7.32 ns)

 <State 35>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:323) [351]  (7.32 ns)

 <State 36>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:323) [351]  (7.32 ns)

 <State 37>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:323) [351]  (7.32 ns)

 <State 38>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:323) [351]  (7.32 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	'load' operation ('sum_load', model_functions.cpp:323) on local variable 'sum' [347]  (0 ns)
	'dadd' operation ('sum', model_functions.cpp:323) [352]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', model_functions.cpp:323) [352]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', model_functions.cpp:323) [352]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', model_functions.cpp:323) [352]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', model_functions.cpp:323) [352]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', model_functions.cpp:323) [352]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', model_functions.cpp:323) [352]  (7.3 ns)

 <State 46>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln323', model_functions.cpp:323) of variable 'sum', model_functions.cpp:323 on local variable 'sum' [354]  (1.59 ns)

 <State 47>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
