// Seed: 2073978406
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output tri id_3,
    output wor id_4,
    id_7,
    input tri1 id_5
);
  assign id_4 = id_5 - id_2;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    output wor id_2,
    output wire id_3,
    input tri0 id_4,
    input wire id_5,
    input tri0 id_6,
    output logic id_7,
    input supply0 id_8,
    output wand id_9,
    input wand id_10
);
  always if (-1 | -1) id_7 <= 1'b0;
  assign id_7 = 1;
  supply1 id_12 = id_4;
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_8,
      id_3,
      id_12,
      id_8
  );
endprogram
