.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000010110000000001
000000000000000010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000100
000000000000010000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000001010000000100
000000001000000001
000010000000000010
000001110000000000

.io_tile 7 0
000000110000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001000000000000100
000011010000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 8 0
000000000000000010
000100000000000000
000000000000000000
000010110000000001
000000000000000010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000000000
000000000001100000
000000000000000001
000000000000100010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000111000110010
000000001000110000
000000000000000100
000000000000000001
000010000000000010
000001010000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
100000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000010
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 4
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000111100000000000000001000000001000000000
000000000000000000100000000000001010000000000000001000
000000000000001111000111000000000000000000001000000000
000000000000001011000111100000001110000000000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000011100000100000110011000000000001
000000000000000011100000000000001001001100111000000000
000000000000000000100000000000001000110011000000000100
000000000000000000000000000000001001001100111000000100
000000000000000000000000000000001000110011000000000000
000000000000000000000000000001101000001100111000000100
000000000000000000000000000000100000110011000000000000
000000000000000000000000000001101000001100111000000100
000000000000000001000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000001

.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000000000000000000000000111011000000001110000000000
000000000000000000000000000000001111000001110000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111011000000001010000000000
000000000000000000000000000111000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001011000000010000100000000000
000000000000000000000000000001101110101001010000000000
000000000000000101100110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 17
000000000000000000000010100000000001000000001000000000
000000000000000000000100000000001101000000000000001000
000000000000000000000000000000011101001100111000000000
000000000000000000000010110000011110110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000010110000001100110011000000000000
000000001110000000000010100111101000001100111000000000
000000000000000000000100000000000000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000001101000000000000100000110011000000000000
000000000000000000000000010000001000001100111000000001
000000000000000000000011000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000101000000000001101000001100111000000000
000000000000001101100000000000100000110011000000000000

.logic_tile 5 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000001000000000000000111001000001100111000000000
000001001000000000000000000000100000110011000000010001
000010000000000000000000000000001000111100001000000000
000001000000000000000000000000000000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000001000000000010011100000000000001000000000
000000000000001111000011110000001111000000000000000000
000000000000000000000000000111001000001100111000000000
000000000000100000000000000000001101110011000000000000
000000000000001000000000010011001001001100111000000000
000000000000000111000011100000101100110011000000000000
000000000000000000000000010101101000001100111000000000
000000000000000000000011100000101101110011000000000000
000000000000001101100000000011001001001100111000000000
000000000000000101000000000000101010110011000010000000
000000000000001000000000010111001001001100111000000000
000000000000000101000011100000101001110011000000000000
000000000000000000000000000001101000001100111010000000
000000000000000000000010000000001111110011000000000000

.logic_tile 3 18
000000000000001000000110101000001011111001010110000000
000000000000000111000010100101011110110110100000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
100000000000000101000010100000000000000000000000000000
000000000000001101000010011001000001101001010000000000
000000000000000101000010101101001110100000010000000000
000000000000110000000010101011100000111001110110000000
000000000000000000000000000111101001110000110000000100
000000000000001000000110000111100000101001010110000000
000000000000000001000000000101001001110110110000000000
000000000000000000000000000101111110110000010000000000
000000000000000000000000000000001000110000010000000000
010000000110000101000000000101111100001100110000000000
100000000000000101000000001011100000110011000000000000

.logic_tile 4 18
000000000000001111100110100000001000001100111000000000
000000000000000101000000000000001010110011000000010000
001000000000001101000110000111101000101001010110000001
100000000000000101100010101111101100011110111000000100
010000000000000101000010110000011101111001010100000000
100000000000100000100110000111011101110110101001000000
000000000000000101100010111000011111111000110100000000
000000000000000101000010100101011011110100111001000000
000000000000000001100110000001101101000000000000000000
000000000110000000000000001101101000001000000000000000
000000000000000000000110100001011010000000000000000000
000000000000000000000010001011001011000000100000000000
000001000000000101100000001001011001101000010100000000
000010000000000000000010001111001011111000100001000000
010000001110000000000110100111111000111000110100000000
100000000000000000000000000000111001111000111001000000

.logic_tile 5 18
000000000000000000000000000000011011100000000010000000
000000000000000000000000000011001010010000000000000000
000000000000000000000000001000011101110000010000000000
000000000000000000000000001011001110110000100000000000
000000000000101000000000000101011110000001010000000001
000000000000000001000000000000000000000001010010000001
000000000000001101100000001011011010101000000010000001
000000000000000101000000000101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000110000010000000
000000000000001111000000000101001110001001000000000000

.ramt_tile 6 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 18
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010010000001101000000000000000000
000000001100000000000011100111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000011000000001110000000000000000000
000000000000000001000000000111100001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000011100111000011100000000000001000000000
000000000000000000100100000000000000000000000000000000
000000000001000111000010000101100000000000001000000000
000000000000000000100110000000100000000000000000000000

.logic_tile 8 18
000000000000000000000000000011100001001100110000000000
000000000000000000000000000000001000110011000000000000
000000000000000101000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000110000111011110000000000000000000
000000000000000000000000000111010000010100000000000000
000000000000000000000000001001111101010110100000000000
000000000000000000000000001101011100101000010000000000
000000000000000001000010100000000000000000000000000000
000000000000001001100100000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000010100111011110010000000000000000
000000000000100000000100000000011011010000000000000000

.logic_tile 9 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000001101000011100000000000000000000000000000
000000000000000000000000010101111011100010110010000000
000000000000000000000010100000011000100010110000000000
000000000000000000000000000011111110001000000000000000
000000000000000000000010000000111111001000000000000000
000000000000000000000110101111000000000000000000000000
000000000000000000000010001011101101010000100000000000
000000000000000000000110100011101110001000000000000000
000000000000000000000000000000111111001000000000000000

.logic_tile 10 18
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000101000111000111101000001100111000000000
000000000000000000000100000000000000110011000000000000
000000000000000011100010100000001001001100111000000000
000000000000001001000000000000001101110011000001000000
000000000000000000000000010000001001001100111000000000
000000000000000000000011010000001110110011000000000000
000000000000001101000000000000001000001100111000000000
000000000000000011000000000000001100110011000000000000

.logic_tile 11 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000000000111011111000011111000000000
000000000000000111000000000000001110000011110000000000
000000000000000000000011100111001001110011001000000000
000000000000000111000111100000101100001100110000000100
000000000000000000000000010011101001110011001000000000
000000000000000000000011010000001100001100110000000100
000000000000000000000000000101101001110011001000000000
000000000000000000000000000000101100001100110000000100
000000000000000001000000000011101000110011001000000100
000000000000000111000000000000001010001100110000000000
000000000000000001100000010101001001110011001000000000
000000000000000000000010100000101100001100110000000100
000010100000000011100000000001101001110011001000000100
000001000000000111100000000000001110001100110000000000

.logic_tile 2 19
000000000000001000000000000101001001001100111010000000
000000000000001001000000000000101101110011000000010000
000000000000000000000000001111101000101000010010000000
000000000000000000000000001101001010100001010000000000
000000000000000000000000010101100000001100110000000000
000000000000001111000011100000001000110011000000000000
000000000000001000000000010000000000000000000000000000
000000000000001001000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001001000001001100110000000000
000000000000000000100000000011001010110011000000000000

.logic_tile 3 19
000000000000000000000000000000000001000000001000000000
000000000000000101000000000000001000000000000000001000
000000000000000101000000000001000001000000001000000000
000000000000000101000000000000001111000000000000000000
000000000000000000000110010001101000001100111000000000
000000000000000000000110010000001110110011000000000000
000000000000000000000110010101001001001100111000000000
000000000000000000000110010000101111110011000000000000
000000000000000101100000000101001000001100111000000000
000000000000000000000000000000101110110011000000000000
000000000000000000000000000101101001001100111000000000
000000000000000000000000000000101111110011000000000000
000000000000000001000000000101101000001100111000000100
000000000000100000100000000000101110110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000010010000001100110011000000000100

.logic_tile 4 19
000000000000000000000010100011000001000110000000000000
000000000000000101000000000000001001000110000000000000
001000000000001000000110000001011011101000010100000000
100000000000000001000110100111001001110100010001000100
010000000000001101000111101101100000001100110000000000
100000000000000001000110101111001110110011000000000100
000000000000000001100010100101000000001001000110100000
000000000000000111000000000000101101001001000001100100
000000000000001001100110000011101011100000000010000000
000000000000001001000000000000101101100000000010000000
000000000000000001000110011001100000000000000000000100
000000000000000000100010000011000000010110100010000000
000000000000001111000000001111101100000000000000000000
000000000000001111000000001101011010000001000000000000
010010100000001001100010000111101100000000000000000000
100001000000001001100000001001001011001000000000000000

.logic_tile 5 19
000000000000000111000011110111000000000000001000000000
000000000000000000100110000000101100000000000000001000
000000000000001000000110010111000000000000001000000000
000000000000000001000010000000101001000000000000000000
000000000000001000000110010101001010000011111000000000
000000000000000111000010100000011001000011110000000000
000000000000000000000000000101001101000011111000000000
000000000000000000000000000000111111000011110000000000
000000000000101111000010100011101101000011111000000000
000000001100001011000110110000111000000011110000000000
000000000000000101000111000111111100000011111000000000
000000000000001101100110110000001100000011110000000000
000000000000000001000010010001011101000011111000000000
000000000000000000100011010000001001000011110000000000
000000000000000001100000000111011101000011111000000000
000000000000010000000011100000011001000011110000000000

.ramb_tile 6 19
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 19
000000000000000001100000000000000001000000001000000000
000000000000000000000000000000001011000000000000010000
001000000000000000000000000000001000111100001010000000
100000000000000000000000000000000000111100000010000000
010000000000000111100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000000000000000001000011100111101111100110110000000000
000000000000000000100000000001111100000110100000000000
000000000000000111000110000011000001100000010010000001
000000000000000000000000000000001110100000010010000101
000000000000000011100111100101011110000110110010000100
000010100000000000000111100000001100000110110010000001
000000000000000000000010000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
010000000000000111100110000101111101010101100100000001
100000000000000000100000001011011101101001011010000000

.logic_tile 8 19
000000100000001000000000000000000000000000001000000000
000000000000001111000000000000001101000000000000001000
000000000000000000000011100111101100001100111000000000
000000001110000000000100000000111111110011000000000000
000000000000000000000111100011101001001100111000000000
000000000000000111000000000000101110110011000000000000
000000000001010000000011100101101001001100111000000000
000010100000100000000000000000101101110011000000000000
000000000000000000000000010101001001001100111000000000
000000000000000000000011010000001111110011000000000000
000000000000000000000111000101001001001100111000000000
000000001100000000000100000000101101110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000100000000010100000101111110011000010000000
000000000000000101000111000001001001001100111000000000
000000000000000000000100000000001101110011000000000000

.logic_tile 9 19
000000000000000000000000001101101100000011010000000000
000000000000000000000010111011111010000011110000000000
000000001100011101000010101000001000100010110000000000
000000000000100101000010100111011110010001110000000000
000000000000000101100110111001111011010110000000000000
000000000000000000000010101011011011010110100000000000
000001000001001000000110101001111111000011110000000000
000000100000001001000010111111011011000010110000000000
000000000000000000000110000111100001010000100000000000
000000000000000000000111111011101110110000110000000000
000010000001010000000000011011101011001011000000000000
000001000010100000000011101101111001001111000000000000
000000000001001000000000001101011011010110100000000000
000000000000000001000000001001111101101000010000000000
000000000000001001000110011011101100000001010000000000
000000000000000001100011100101110000000000000000000000

.logic_tile 10 19
000000000000000001100010000011001000001100110000000001
000000000001000000000100000000000000110011000000010000
000000000000000000000011100101011001001000000000000000
000000001110000000000010100000111101001000000000000000
000010000000000000000111111101101001010000000000000000
000001000000000000000010100011011111010000010000000001
000010000000001101100000011000001110100010110000000000
000001000000000101000010000101001011010001110000000000
000000000000000101000000000000000001010000100000000000
000000001100000000100000001101001101100000010000000000
000000000000001000000111101000011111100011010000000000
000000000000000001000010111101001010010011100000000000
000000000000000101100000001001011110010010100000000000
000000000001010000000000001011001011010110100000000000
000000000000001101100111101101100001100110010000000001
000000000000000111000100001001001010101001010000000000

.logic_tile 11 19
000000000000001000000000000101111001010111100000000000
000000000000000111000000000001011100000111010000000000
001000000000000000000111100011001011010110110110000001
100000000010000111000011110000011011010110111011100101
010000000000000000000110100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000100101100000000000000000000000000000000000
000000001110011111000011110000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000010100001000001000000000000000000000000000000000000
000000000001010000000000001001111010010111110110000110
000000000000101001000000001101000000010110101011000001
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000001000000000000000011001011111000110000110
100000001100001011000000000111011110101111001011100101

.logic_tile 12 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000101000000010101001000110011001000000000
000000000000000000000011010000001101001100110000010001
000010100000000000000000000111001000110011001000000000
000001000000000000000000000000001100001100110000000100
000000000000000111100000000101001000110011001000000000
000000000000001001100000000000001001001100110000000001
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000010000100
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000101001110110011000000000000
000000000000000000000000000001000000001100110000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000101000000110010101011110000011111000000000
000000000000000001000110010000101000000011110000001000
000000000000001001100010110111000000000000001000000000
000000000000001001100010010000101010000000000000000000
000000000000000000000000010111011000000011111000000000
000000000000000001000011100000111100000011110000000000
000000000000001000000110000011001000000011111000000000
000000000000000001000000000000111101000011110000000000
000000000000101000000110010101101001000011111000000000
000000000000001011000011010000011110000011110000000000
000000000000000001100000010111111001000011111000000000
000000000000000000000010000000101100000011110000000000
000001000100100000000111010111111001000011111000000000
000000000000000111000110000000101101000011110000000000
000000000000000011100111010101111000000011111000000000
000000000000001111000011010000111110000011110000000000

.logic_tile 3 20
000000000000000000000010100011001000001100111000000000
000000000000000000000010100000101101110011000000110000
000000000000001111100111100000001000111100001000000000
000000000000001111100010010000000000111100000010000100
000000000000001000000110001001000000110000110000000000
000000000000000011000100000001101111000000000000000000
000000000000000101000111111001001101100010000000000000
000000000000000101000111111101101010001000100000000000
000000000000000000000010000000000000000000000000000000
000000000000001001000110000000000000000000000000000000
000000000001010000000110001101111001110011000000000000
000000000000100000000100000001011101000000000000000000
000000000000000000000110001001101010010100010000000000
000000000000000000000000001101101011010001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 20
000000000000000000000111100000000000000000001000000000
000000000000000000000100000000001011000000000000001000
000000000000000111100000000101100000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000111100110100011001000001100111000000000
000000000000000000100100000000001111110011000000000000
000000000010000000000111100011101000001100111000000000
000000000000000000000100000000001101110011000000000000
000000000000000111000111000011001000001100111000000000
000000000000000000100100000000101010110011000000000000
000000000000000000000000000111001001001100111000000000
000000000000001111000000000000101110110011000000000000
000000000000000000000111000001101000001100111000000000
000001000000000000000100000000001111110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000111000000000000101001110011000000000000

.logic_tile 5 20
000000000000000000000000000011011000000011111000000000
000000000000000000000000000000111100000011110000010000
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001000000011100111000000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000001000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 20
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000100000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 20
000000000001000111100000000000001000001100110000000000
000000000000000000100000001011001110110011000000010000
000000000000000111100000000111111011000010000000000000
000000000000000000100000001111011000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001001100011101111011011010110110000000000
000000000000000001000000000011001010101111110000000000
000000100000001001100000010011001011011100000000000000
000000000000000001100011000000001111011100000000000000
000000000000000001100000001011011110110000000000000000
000000000000000000100000001111011000110001010000000000
000000000000000101100000010000000000000000000000000000
000000001010000000000010100000000000000000000000000000
000000000000000101100110010000000000000000000000000000
000000100000000000000110100000000000000000000000000000

.logic_tile 9 20
000000000000001101100010101101100001100110010000000000
000000000000000001000000000111101000101001010000000000
001000000000000000000000010101011010010111110100000011
100000000000000101000011110000100000010111110001000100
010000000000000101000110100111011110000011110111100001
100000000000010000000000000101100000101011110001100011
000000000000000111000010001001101110000000100000000000
000000000000000001000110100011101000000000000000000000
000000000000000000000010001011001111010111100000000000
000000000000000000000110001101101100001011100000000000
000000000000001111000000001001000000010110100110000001
000000000000000011000000001111001111111001110010000011
000000000000000001100110000000011010000000100000000000
000000000000000111000011101011001111000000010010100000
010000001000001001100000000000011001101011000000000000
100000000000000001000010001001001010010111000000000010

.logic_tile 10 20
000000000010100001100011110111000001000000001000000000
000010000000000000100110100000001100000000000000001000
000000000000000001100110000001000000000000001000000000
000000000000000000100100000000101100000000000000000000
000000000100000111000000010001000001000000001000000000
000000000110000000100011100000101010000000000000000000
000000000000000101100000000111000000000000001000000000
000000000000000000000000000000101011000000000000000000
000001000000000101000000000111100000000000001000000000
000000000000000000100000000000001010000000000000000000
000000000000100000000000000111100001000000001000000000
000000000001000101000010110000001001000000000000000000
000000000100000000000010100001100001000000001000000000
000000000100000001000100000000001101000000000000000000
000000001100000101000010100111100000000000001000000000
000000000000001101100100000000101000000000000000000000

.logic_tile 11 20
000000000000000111000000000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000001000000000101101111110011001000000000
000010000000100000100000000000011110001100110000000000
000000000000000000000000000001001001110011001000000000
000000000000000000000000000000001010001100110000000000
000000100100000001000111100101101001110011001000000000
000000000000000000100000000000101000001100110000000000
000000000000001011100000010001101000110011001000000000
000000000000001011100011000000001100001100110000000000
000000100000000000000000000101101000110011001000000000
000001000010010000000000000000001111001100110000000000
000010100000000000000111010011001001110011001000000000
000000000000000000000011010000001010001100110000000000
000001000000100000000000000011001001110011001000000000
000000100001001111000000000000101000001100110000000000

.logic_tile 12 20
000000000000000101100010000001000001000000001000000000
000000000000000000000100000000101101000000000000001000
000000000001000000000110110101000000000000001000000000
000000000000001001000010100000001000000000000000000000
000000000000000001000110110101000001000000001000000000
000000000000001001100010100000101000000000000000000000
000000000000001101100000000101000000000000001000000000
000000000000000101000000000000101010000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000001111000000000000001100000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000001111000010000000001111000000000000000000
000000000000001000000000000111000001000000001000000000
000000000000001111000000000000001001000000000000000000
000000000000000000000000000011000001000000001000000000
000001000000010000000011110000001001000000000000000000

.logic_tile 13 20
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000101100000000000000000000
000000001110000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001000000111000000000001000000001000000000
000000000000000011000000000000001101000000000000000000
000000000000000001000111010000000001000000001000000000
000000000000000000100011000000001100000000000000000000
000000000000000011100000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001111100000000000000001000000001000000000
000000000000000011000011100000001111000000000000000000

.logic_tile 14 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000010000011000000000000001000000000
000000000000000111000000000000101110000000000000001000
000000000000001101000111010001000001000000001000000000
000000000000000011000111010000001000000000000000000000
000000000000001111000011100101100000000000001000000000
000000000000000011000011100000001010000000000000000000
000000000000001111000000000001100001000000001000000000
000000000000001011000011100000101001000000000000000000
000000000000000000000011100101000001000000001000000000
000000000000000000000000000000001010000000000000000000
000010100000000000000000010101000000000000001000000000
000001000000000000000011000000101011000000000000000000
000000000000000011100000000001000001000000001000000000
000000000000000000100000000000101000000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101011000000000000000000

.logic_tile 2 21
000000000000101001100000000011011010000011111000000000
000000000000000001000000000000011000000011110000010000
000000000000000000000000000011111010000011111000000000
000000000000000000000000000000101000000011110000000000
000000000000000001100000000000000000000000001000000000
000000000000000000100000000000001010000000000000000000
000000000000000001000000000101000000000000001000000000
000000000000000000000010000000000000000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000000000100000000000001010000000000000000000
000000000000000000000000010101000000000000001000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000010000000000000101000000000000001000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000010001111010110000000000000000
000000000000000101000010000001111001000000000000000000
000000000000000011100111110000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000000000000000101000000000101111001101011010000000000
000000000000000000000010101011001101001011100000000000
000000000000000101000010001101111001100010100010000000
000000000000000111000110100101111000101000100000000000
000000000000000000000000010111001011100000000010000000
000000000000000000000011000101011010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 21
000000000000000111000010100001001000111100001000000000
000000000000000000000000000000000000111100000000010000
000000000000000101000010101011001001011111110000000000
000000000000000101000010011111001010111011110000000001
000000000000000111000010001011001010000000000000000000
000000000000000000100010100011011111110011000000000000
000000000000001000000010000111011001100010000000000000
000000000000001011000110101001001101001000100000000000
000000000000000001000110000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000001000010001101111001110011000000000000
000000000000000001100000000001111001000000000000000000
000000000000000001000010011111001101100000000000000000
000000000000000000000010001111111110000000000000000000
000000000000000001100110011101001011100010000000000000
000000000000000000000010000011101011001000100000000000

.logic_tile 5 21
000000000000001000000000000000000000000000001000000000
000000000000000101000000000000001000000000000000010000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000100000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000001001000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000001000000101111100011100111011010000011111000000000
000000100000000111000100000000001101000011110001001000
000000000000000111100111000101100001000000001000000000
000000000000000111100100000000101000000000000000000000
000000000000010000000000000101000000000000001000000000
000010000000000111000011110000101111000000000000000000
000000000000000011100011100011100000000000001000000000
000000000000001111100011110000101000000000000000000000
000001000000100000000000010101100000000000001000000000
000000000000000000000011100000101110000000000000000000
000000000000000000000000000001000000000000001000000000
000000001110000000000011110000001010000000000000000000
000000000000001111000011100001000001000000001000000000
000010000000000001100100000000101010000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 8 21
000000000000001000000000010001111000000011111010000000
000000000000000001000010010000011000000011110010001000
000000001010000111000111110001000000000000001000000000
000000000100001111100111110000101100000000000000000000
000000000001000000000010100111100001000000001000000000
000000000000100000000100000000101010000000000000000000
000010100000001001100000010111001010000011111000000000
000000000000000001100010000000111111000011110000000000
000001000000000101100000000101101110000011111000000000
000000000000000111000000000000001100000011110000000000
000000000000000001100110010001101111000011111000000000
000000000000000000000011010000101100000011110000000000
000000000000000111000110000101111111000011111000000000
000000000010001111100011100000101111000011110000000000
000000000000001000000111010001111101000011111000000000
000000000000001011000011000000011101000011110000000000

.logic_tile 9 21
000000000000001001100110000111000000000000001000000000
000001000000000101000000000000001000000000000000001000
000000001100000111000110010111101110000011111000000000
000000000000000111000011010000011000000011110010000000
000000000001000000000000000111100001000000001000000000
000000000000100111000000000000001111000000000000000000
000001000000001001100111000001111000000011111000000000
000010100000001011000100000000011001000011110000000000
000000000000010011100000000001111101000011111000000000
000000000000000000000010010000011100000011110000000000
000001000000001000000010010101101111000011111000000000
000000100000000001000010000000001010000011110000000000
000000000100001001000010000011001011000011111000000000
000010000000001111000000000000001101000011110000000000
000001001110001011000011000011011011000011111000000000
000000000000000011000000000000111001000011110000000000

.logic_tile 10 21
000000000000000000000000000011000000000000001000000000
000000000001010000000000000000001100000000000000010000
000001001010000000000000000111100000000000001000000000
000010000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000100000000000000111100000000000001000000000
000000000001000000000000000000100000000000000000000000
000000000000000001100000000000000001000000001000000000
000000000000001101100000000000001111000000000000000000
000010000000110000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000100000000000000000001111000000000000000000
000000000001000000000010100111100000000000001000000000
000000000110000000000000000000100000000000000000000000

.logic_tile 11 21
000000000000000000000000000111001000110011001000000000
000000000010000000000011110000001101001100110000010000
001000001001010011100111110011001001110011001000000000
100000000000101001100011010000101100001100110000000000
010000000000010000000010000000001000111100001000000000
100000000010100000000100000000000000111100000000000001
000000001011000111100000000101011011000110100010000000
000000001110000000000000000011101001001111110000000000
000000000000000011100000010001100001101111010110000101
000000000000000000000011100000001110101111010011100000
000010100000000011100000001001101000010111100000000000
000000000100000000000000001001111100001011100000000000
000000000000001001000000001001101100000110100000000000
000000000000000011000000000001101110001111110000100000
010000001010000001100000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000

.logic_tile 12 21
000000000000001000000000010111000000000000001000000000
000000000000000101000010100000001000000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000010000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000100001010000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001011000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 13 21
000000000000000000000000000001101000111100000000000000
000000000000000000000000000101001011101100000000010100
001000000000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110010100000100111000111100000000000000000000000000000
110001000000010000000100000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000110000101
000000000000000000000000000000000000000001000000000100
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000001000000010000111000000000000001000000000
000000000000001111000110000000000000000000000000001000
000001000000000011100000000001000000000000001000000000
000010100000001001100000000000000000000000000000000000
000000000000000111000000000111011110000011111000000000
000000000000000000000000000000111010000011110001000000
000000000000100001100000010000001000000011111000000000
000000000001010000000010000000011101000011110000000000
000000000000000111100110000001101001000011111000000000
000000000000000000000000000000011100000011110000000000
000000000000001000000000000101111100000011111000000000
000000000000000001000010010000010000000011110000000000
000000000000001000000000010101101100000011111000000000
000000000000000111000010000000100000000011110000000000
000001000000000000000110010111111000000011111000000000
000000100000000000000011010000100000000011110000000000

.logic_tile 15 21
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000100000000000000000001111000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001110000000000000000000
000001000000000000000000000011100001000000001000000000
000000100000000000000000000000101111000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000011010000001101000000000000000000
000000000000001000000111010011100000000000001000000000
000000000000000011000111010000000000000000000000000000
000000000000001000000000010111100000000000001000000000
000000000000001011000011000000000000000000000000000000
000000001100101001000000000000001000111100001000000110
000000000001011011000010000000000000111100000000100001

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000001010000000000010011000001000000001000000000
000000000000000000000011010000001010000000000000010000
000000000000000000000111010001000001000000001000000000
000000000000000000000111010000101001000000000000000000
000000000001000000000000000011100000000000001000000000
000000000100100000000000000000000000000000000000000000
000000000000000111000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000010100000010001000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000001000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000001000000000000000000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 2 22
000010000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100011110000000000000000000000000000001000000000
000001000000000000000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000101000000000000000000000000000000001000000000
000000000110110000000010000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000001000001010000000000000000000000000000001000000000
000000001010000000000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 3 22
000010000000001111100000010000000000000000001000000000
000000000000001111100011100000001011000000000000001000
000000000000001111100000000111000001000000001000000000
000000000000001111100000000000001000000000000000000000
000000000000000000000011110101100000000000001000000000
000000000000010000000011110000001000000000000000000000
000000000000000111000000000111000000000000001000000000
000000000000000001100000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000100000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000100000111100000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001010000000000000000000

.logic_tile 4 22
000000001110000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001001000010000101000001000000001000000000
000000000110000111000010000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000001000000000000001101000000000000000000
000000100001100000000010000101000000000000001000000000
000001000000100000000011110000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000011110000001010000000000000000000
000000000001000000000000010000000000000000001000000000
000000000000100000000011100000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000

.logic_tile 5 22
000010000000000000000000000111000000000000001000000000
000000000010100000000000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000001010000000000000111000000000000001000000000
000001001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000100000000000000000000000111000000000000001000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000001000000000
000000000000100000000000000000001110000000000000000000
000001000001001000000000000111000000000000001000000000
000000000000001001000000000000000000000000000000000000
000001000000000000000000000000000000000000001000000000
000000100000000000000000000000001110000000000000000000

.ramt_tile 6 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 22
000010101111010111000000000001000000000000001000000000
000000000000000000000000000000001011000000000000010000
000010000000000000000000000111001100000011111000000000
000001000000000000000011110000010000000011110000000000
000001000001000111100011100000001000111100001000000001
000000000110100000000100000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000011110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000100000000000000001111110000000000000000000
000000000001001111000000001011111110100000000000000001
000010100000001001100000000000000000000000000000000000
000010000100000111000011110000000000000000000000000000
000000000000010000000110000011101010100000000000000000
000000000000100000000000000001001111000000000000000000

.logic_tile 8 22
000000000010110000000000000111011110000011111000000000
000000000000000000000010000000001101000011110000010000
000000000000001000000000000101011100000011111000000000
000000000000000001000000000000010000000011110000000000
000000001100000001100011101011101001011100000000000000
000000000000000111000011110011001000111100000000000001
000000000000001001000010001101000000001100110000000000
000000000000001011100100001111100000110011000000000000
000100000000000011100110001011011011100010000000000000
000000000000000000000010000101001110001000100000000000
000000101110000001100000010001011110100010000000000000
000000000110001111000011001011111010000100010000000000
000000000000001111100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000100000001011100111000101101110110011000000000000
000001000000000011000010001101100000001100110000000000

.logic_tile 9 22
000010100010000000000000000111011011000011111000000000
000000001010100000000000000000001010000011110000010000
000000000000100000000000000000000001000000001000000000
000000000001010000000000000000001011000000000000000000
000000000001000000000000000101100000000000001000000000
000001000000000000000000000000100000000000000000000000
000011001110000011100000010000000001000000001000000000
000011100000001111100011110000001011000000000000000000
000001000010010000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000001000000100000000000000000000001000000001000000000
000000101011010000000000000000001011000000000000000000
000000100000001000000000000101100000000000001000000000
000001100000000001000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 10 22
000000000001000000000000000011100000000000001000000000
000000000000010000000000000000100000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000010100000000000000011100000000000001000000000
000000000010000000000000000000100000000000000000000000
000010001110000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000010000000000000011100000000000001000000000
000001000100000000000000000000100000000000000000000000
000000000000000000000110100000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000001000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000001000000000000000000000000000001000000001000000000
000010000000000000000000000000001101000000000000000000

.logic_tile 11 22
000000000001000000000000000111100000000000001000000000
000000000000100000000000000000100000000000000000001000
000000000000000000000000010001100001000000001000000000
000010001000000000000011010000101101000000000000000000
000000100000000000000000000000001001001100111010000000
000001000000000000000000000000001111110011000000100000
000000000000000000000000000111001001001100111010000000
000000000000000000000000000000001101110011000000100000
000000000001000000000000000011101001001100111010000001
000000000000100000000000000000001100110011000000000000
000000000000001001000111100111001001001100111010000001
000000000000000111000000000000101101110011000000000000
000010000000000001000010000111101001001100111010000001
000000001010000000000000000000001100110011000000000000
000000000000100000000010000011101000111100001000000101
000000000000000001000010000000000000111100000001000010

.logic_tile 12 22
000000001000100000000000000000000000000000001000000000
000000001010000000000000000000001101000000000000010000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001100000000000000000000000000000001000000000
000000000110110000000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000001000000000000000000000100000000000000000000000
000000000100000000000000010000000000000000001000000000
000010000000010000000010010000001101000000000000000000
000010100000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000100000010000000000000011000000000000001000000000
000001000000100000000000000000100000000000000000000000

.logic_tile 13 22
000010100000000000000111110111001010000011111000000000
000001001110000000000111100000001110000011110000101011
000000000000000000000011100001000001000000001000000000
000000000000000000000000000000101101000000000000000000
000010100000001000000110010001100000000000001000000000
000001000100000111000011110000101100000000000000000000
000000000000000111100000000101011101000011111010000000
000000100000000000100011110000111011000011110000000000
000010100000111111100000000001000001000000001000000000
000000101110001111100000000000101111000000000000000000
000000000000001001000010010101100000000000001000000000
000000000000000011000111010000001100000000000000000000
000000000110001111000000000011100001000000001000000000
000000000000000001000000000000001100000000000000000000
000000000000000001000111100111100000000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 14 22
000010100000000000000000000111011110000011111000000000
000000000000000000000000000000010000000011110000010000
000000000000000000000000000000001000111100001000000001
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000010100000000000000000000101101110001100110000000000
000000000000000000000010100000101111110011000010000100

.logic_tile 15 22
000000000000000000000000000011100000000000001000000000
000010000000001111000000000000100000000000000000001000
000000000000000101000010100001000001000000001000000000
000000000000001101100100000000001110000000000000000000
000000000000000101000000000111001001001100111000000000
000000000000000000100010110000001111110011000000000000
000000000000000000000000000101001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000001000000000000111001001001100111000000000
000000000000001111000000000000001000110011000000000000
000000000000001000000111000011101001001100111000000000
000000000000000111000100000000001001110011000000000000
000000000000001000000000000001101000001100111000000000
000000000000001111000000000000001100110011000000000000
000000000001011000000010100011101000001100111000000000
000000000000000111000100000000001011110011000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000010000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000111000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100001010000000000000000000000000000001000000000
000001000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000001100001000000000000000000000001000000001000000000
000001000000100000000000000000001110000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000001000000001000000000
000011000000000000000000000000001110000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000001000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000001010000000111100001000001000000001000000000
000000000000000000000100000000101110000000000000010000
000000000000000000000000010001100000000000001000000000
000000000000000000000011100000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 23
000000000000000000000111000000001000111100001000000000
000000000000000000000100000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010100000000111100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000001001000000000000000000000000000000000000000
000001001000000011000000000000000000000000000000000000
000000000000000000000000000011011010111111100010000000
000000000000000000000000001001001010111111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000

.logic_tile 7 23
000000000000000111000011100000000001000000001000000000
000000000000000000000000000000001001000000000000001000
000000000000000000000111110111100001000000001000000000
000000000000100000000011100000001001000000000000000000
000000000000000000000110000011101001110011001000000000
000000000110000000000100000000101111001100110000000000
000000000000000000000000000101001001110011001000000000
000000000000000000000000000000101101001100110000000000
000000000000000000000000000001001001110011001000000000
000000000000000000000000000000101110001100110000000000
000000000000000000000010000111101000110011001000000000
000000000000000001000110000000001000001100110000000000
000000000000000000000000000011101001110011001000000000
000000000000000000000000000000101100001100110000000000
000000000000000001000111000011101001110011001000000000
000000000000000000100000000000101101001100110000000000

.logic_tile 8 23
000000000000000000000110110111000001000000001000000000
000000000000000000000010100000101000000000000000001000
000000000000000101100110100101100001000000001000000000
000000000000001001000000000000101101000000000000000000
000000000000000001000000000011000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001000000010110111000000000000001000000000
000000000000000101000010100000101001000000000000000000
000000000000000001000000000101100001000000001000000000
000001000000000000000000000000001110000000000000000000
000000000000100000000010010111100001000000001000000000
000000000000000000000111010000101000000000000000000000
000000000000000000000010000101100000000000001000000000
000000000000000000000110000000101010000000000000000000
000000000000000001000010000011100001000000001000000000
000000000000000000100100000000101001000000000000000000

.logic_tile 9 23
000010000000000000000000010000000000000000001000000000
000000000100000000000011110000001001000000000000010000
000000000000010000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000010100000000000000000000000000000000000001000000000
000000000010010000000000000000001001000000000000000000
000001000000000000000000000001000000000000001000000000
000010100000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000011001110000000000000000001000000000000001000000000
000010100000000000000000000000100000000000000000000000
000011000001000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000010100000000000000000000000100000000000000000000000

.logic_tile 10 23
000001000000100000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000100000000000000101100000000000001000000000
000000000100010000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000010000000000000000110000101100000000000001000000000
000000100000000000000100000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000010000001010000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000001000000000000000000000000001000000001000000000
000000000110000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 11 23
000010000000001011100010100011001000100000000000000000
000000000000001011000010011001001101001000000000010100
000000000000001101000111100101001110110100010000000000
000000000000000011000110101101101101111001010000000000
000000100001001001000111100101011110100010000000000000
000000000000101111000010101011001010001000100000000000
000000000000000111100111010001011101100010000000000000
000000000000000101100111011101001000000100010000000000
000000000000000001100011101101111011100010000000000000
000000000000000000000011110001101001000100010000000000
000000000000000000000110011011101110000100000000000000
000000000110001101000010111011111001100000000000000000
000000000000000111100110001001011001010111100000000000
000000000000000000000000001111011010001011100000100000
000010000000010000000111100101101010101010100000000000
000000000100100001000100000000110000101010100000000000

.logic_tile 12 23
000000100000000000000000000000000001000000001000000000
000000000000010000000000000000001010000000000000010000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000001000000001000000000
000000000010000000000000000000001010000000000000000000
000000000000000011100000000101100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000100001000000000000000000000001000000001000000000
000000000000100000000000000000001010000000000000000000
000000000010000000000000000101100000000000001000000000
000000100000000000000000000000000000000000000000000000
000000000001000000000000000000000001000000001000000000
000001000010000000000000000000001010000000000000000000
000000000110000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000001000000000000001100000000000001000000000
000000000000000111000000000000101000000000000000010000
000000000010100000000111100000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000010000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000100000000000000011100000000000001000000000
000000000000010000000000000000100000000000000000000000
000000000001000000000111000000000001000000001000000000
000010100000100000000100000000001101000000000000000000
000000000001010000000000000011100000000000001000000000
000000000110100000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000001010000000000000000001101000000000000000000

.logic_tile 14 23
000010000000000000000000010000000000000000000000000000
000001000000000000000010010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000011000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000100001000000000001011111101001010110000000
100000000001000000000010001111101111100101010011100110

.logic_tile 15 23
000000000000000001000010100111101000001100110000000000
000000000000000000000100000000101110110011000000010000
001000000001010101000010100111101011101100000100100000
100000000000000101000110111001111110111100100011000100
110000000000001111000010101111111001101000010100100000
110000000000000001000000001101011111011110101001000000
000000000000000101000010100000000000000000000000000000
000000000000001101100010100000000000000000000000000000
000000000000000000000000001111111011101000010100000000
000000000000000000000000000001001111011110101001100100
000000000000000000000000001111111001110000110100000001
000000000000000000000000000111111011110100011001100000
000000000000000001000010000001001011111101000100000001
000000000000000000100000000101001111111000000001100000
010000001010000000000010011101111111110001110100000000
100000000000000001000010000111011000110000011001100000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000100000000000000000000101000000000000001000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000

.logic_tile 2 24
000000000001000000000000000000001000111100001000000000
000000000000100000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000010010111100000000000001000000000
000000000000000000000111100000000000000000000000001000
000000000000000000000000000001000000000000001000000000
000000000000001111000000000000101001000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000000111000000000000101001000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000001001000000000000101100000000000000000000
000000000000001101100000000000000001000000001000000000
000000000000000101000000000000001100000000000000000000
000000000000000000000110100000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000110100111100000000000001000000000
000000000000000101000000000000100000000000000000000000

.logic_tile 4 24
000000000000000000000110000101100000000000001000000000
000000000000000000000010010000000000000000000000001000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000001000000000111000000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000000001100000011111000000000
000000000000001101000000000000001001000011110000000001
000000000000001101100010000111101100000011111000000000
000000000000000011000000000000010000000011110000000001
000000000000001001100110010000001011000011111000000000
000000000000000011000010100000001100000011110000000001
000000000000001000000000010111000001000000001000000000
000000000000001011000010100000001101000000000000000000
000000000000001000000000000000011101000011111000000001
000000000000000001000000000000001101000011110000000000

.logic_tile 5 24
000000000000000001100000010111100000000000001000000000
000001000010000000000010000000000000000000000000001000
000000000000000000000000000111011000000011111000000000
000000000000001111000000000000001000000011110001000100
000000000000000000000110100000011010000011111000000000
000000000000000000000010010000011001000011110001000001
000000000000001101100110100101000000000000001000000000
000000000000000101000010010000101100000000000000000000
000000000000000011100000000101100000000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000001000011100000000111101010000011111010000000
000000000000000000100000000000111110000011110000000001
000000000000000000000000010101100000000000001000000000
000000000000001101000010000000101100000000000000000000

.ramt_tile 6 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000010000001001000110011001000000000
000000000000001111000100000000101000001100110000010000
000000000000000000000000000011001000110011001000000000
000000000000000000000000000000001011001100110000000000
000000000000000000000000000000001000111100001000000000
000000000010000000000011110000000000111100000000000001
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 8 24
000000000000001000000000010011100000000000001000000000
000000000010000101000010100000001000000000000000010000
000000000000000000000000000101000000000000001000000000
000000001100000000000000000000000000000000000000000000
000000100001000101100000000000000000000000001000000000
000000001000000000000000000000001001000000000000000000
000010000000010000000000000001000000000000001000000000
000001000000100000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000001000010000000000000000000001001000000000000000000
000000000000000001000000000001000000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 9 24
000010100000000000000000010000000000000000001000000000
000000000000100000000011110000001001000000000000010000
000001000000000000000000000001000000000000001000000000
000010100000000000000000000000100000000000000000000000
000000000001000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000001110000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000001000000000000000000000001001000000000000000000
000001000000100000000000000001000000000000001000000000
000010100001010000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 10 24
000000000001010111000111111111101000000011100000000000
000000000000000000100110010101101101000011110000010000
001000000000001001100011100101101000000000000000000000
100000000000001001000011101011111001000100000000000100
010000000000001001000011100001111011100000000000000000
100000001010001111100000001001011000000000100000000000
000000000000000001100110001101001110110011000000000000
000000000000001001100111110111111000000000000000000000
000000100000000000000110011000011000010110110110000100
000001000100000000000010001011011010101001111001100010
000000000000000000000110010101000001001111000110000100
000000000000000000000010001111001101101111010001100010
000000000000100001000010001101101111010111100000000000
000000000000000001000010001111001001000111010000000000
010010000000000000000010000001101110010111100000000000
100001000000001111000010000101101110000111010000000000

.logic_tile 11 24
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001011000000000000001000
000001101001101011100111010111100000000000001000000000
000011000000110001000011000000101011000000000000000000
000000000000000000000011100001100001000000001000000000
000000000000000000000010000000101101000000000000000000
000000000000011101100111110101100000000000001000000000
000000000000000101000010000000001101000000000000000000
000000000000000000000010000101101111000011111000000001
000000000000000000000100000000011000000011110000000000
000000100000000001100110000001101111000011111000000001
000001000000000000000010010000111100000011110000000000
000000000000000101100010100101111110000011111010000000
000000000000000000100010100000101110000011110000000000
000000000000000101000010000101011111000011111000000001
000000000001010101000000000000101101000011110000000000

.logic_tile 12 24
000000000000000101000010000111101000000001110100000000
000000000000000001100100000111001000000000110000010001
001000000100000000000010100101111110100001000000000000
100000000000000000000100001101101000000000000000000000
110000000000000111000000010001101001100001000000000000
110000000000000000000010000101111111000000000000000000
000001001000100000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000001100111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000011100010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000010000
000001000000100000000000000000000001000000001000000000
000010000000010000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000001100000000000000000000100000000000000000000000
000000000000100000000000000000000001000000001000000000
000000000001010000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000001000100000000000010100000000001000000001000000000
000010000000000000000100000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000110000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 14 24
000000000000000001100000000000000001000000001000000000
000000000000000000100000000000001011000000000000001000
000000000110001001100110000000000000000000001000000000
000000000000011001100100000000001000000000000000000000
000000000000000000000000010111101001001100111010000000
000000000000000000000010010000001000110011000001100000
000000000000000000000010110000001001001100111010000000
000000000000000000000010010000001001110011000001100000
000000000000000000000000000001101000001100111010000000
000000000000000000000000000000000000110011000000000000
000001000000000000000000000000001000001100111010000000
000000000000000000000000000000001011110011000010000000
000000000000000000000000000101101000001100111010000000
000000000000000000000000000000100000110011000001000000
000001000000001000000000000000001000111100001010000000
000000000000000011000000000000000000111100000011000000

.logic_tile 15 24
000000000000000101000000000000000001000000001000000000
000000000000000000000010100000001011000000000000001000
000000000000000000000010100111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000011101000001100111000000000
000000000110000000000000000000100000110011000000000000
000000000000000101000111000000001000001100111000000000
000000000000000101000100000000001000110011000000000000
000000000000010000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110000000001001001100111000000000
000000000000000000000100000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000111000001001000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000001000000000001011001000000001110100000000
000000000000001001000000001001101000000000110010010000
001000000000000000000000010000000000000000000000000000
100000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000001000000000000000000000001000000001000000000
000000000000100000000000000000001111000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000011100000000101100000000000001000000000
000000000000000000100000000000001101000000000000000000
000000000000000000000010100111100000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010100111100000000000001000000000
000000000000000000000110110000000000000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000000000100010110000001101000000000000000000
000001000000000101000111000101100001000000001000000000
000000100000001101100100000000001101000000000000000000

.logic_tile 3 25
000000000000001000000011100000000000000000001000000000
000000000000000111000000000000001000000000000000010000
000000000000000111000000001011101001011100000010000000
000000000000000000000000000011101111111100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000001011000000001010000000010
000000000000000000000000000000100000000001010000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 4 25
000000000000000111000110100000000000000000001000000000
000000000000000000000100000000001100000000000000010000
000000000000011001100110000000001001001100000000000000
000000000000101011000000000000001001001100000010000010
000000000000000000000000000101011010000010100000000000
000000000000000000000011100000100000000010100000000100
000000000000000011100011100000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000001000000000000001000000010110100000000000
000000000000000101000000000000100000010110100000000000
000000000000000000000000000011111010000010000000000000
000000000000000001000000000000001000000010000000000000
000000000000000000000010011111001001000000000000000000
000000000000000000000011010111111011000000100000000000
000000000000000001000000011111011001000000000000000000
000000000000000000000010000001101111010000000000000000

.logic_tile 5 25
000010000000000111100000000111101010000011111000000000
000001000000000000000000000000001100000011110001010001
000000000000000000000000001111001000111100000000000000
000000000000000000000000001101101000101100000010000001
000000000100001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000001111100000000011011000101010101000100000
000000000000000111100011100000000000101010100000000000
000001000001010000000111100000001000110011001000100000
000000000000000000000100000000001101110011000000000000
000000000000000011100000000011101000101010101000100000
000000000000000000100011110000100000101010100000000000
000000000000000000000000000000001001110011001000000000
000000000000000111000011100000001001110011000000100000
000000000000000000000000000101101000101010101000000000
000000000010000000000011100000000000101010100000100000
000000000000000000000000000101101000101010101000000000
000000000000000000000000000000100000101010100000100000
000000000000000000000000000101001000101010101000000000
000000000000000000000000000000100000101010100000100000

.logic_tile 8 25
000000001101000000000000000111000000000000001000000000
000000000000100000000000000000100000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100000000000000000000000000000000000001000000000
000001000000000000000000000000001111000000000000000000
000000000000000000000000010111000000000000001000000000
000000000000000000000010010000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000010000000000000000001111000000000000000000

.logic_tile 9 25
000000000001001000000000000000001000111100001000000000
000010100110100011000010010000000000111100000000010100
001000000000001111100000010000000000000000000000000000
100000000000100111100011010000000000000000000000000000
110000000000001000000010100000001110110011110111100000
110000000000001001000111100000011001110011111010100110
000000000000000000000000000001101010100000000000000000
000000001110000000000000001011111100000000100000000100
000000100000000111000111001101011001010111100000000000
000001000000000000100000000001101100000111010000100000
000000000000100001000000000001011001110100000000000000
000000000001000001100000000101001100110000000010000000
000010100000000000000011110101000000000110000010000000
000000001110000000000110000000001000000110000000100000
010001000000000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000001000000011111101100001110000110000000000
000000000000001111000011110011001111100000010000000000
000000000011000000000000010000000000000000000000000000
000000000000101111000011010000000000000000000000000000
000000000000000000000000000011100000110000110010000000
000000000000001111000010001001101100000000000000000000
000000000000001011100000000001011010100010000000000000
000000000000000111100000000111001011000100010000000000
000001000000001000000110001011001000000001010000000100
000000100000000001000010111001110000101000000000000000
000011000000100000000010100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000000000000001111000000001001011010101001110010000000
000000000000001011000000000011101101010001110000000000
000000000000000000000110001001101110110110100000000000
000000000000000000000010111111001010111000100000000000

.logic_tile 11 25
000000000000000000000000000101011110000011111000000000
000000000000000000000000000000011011000011110000010001
000000000010000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000111100000000001000000001000000000
000000000000000001000100000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000001000000000000000000000111100000000000001000000000
000000001100000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000010000000000000000000001111000000000000000000
000000100000000000000110110111100000000000001000000000
000000000000000000000010100000100000000000000000000000

.logic_tile 12 25
000000000000000000000010100000000001000000001000000000
000000000000000000000100000000001011000000000000001000
000000000000000101000111000101011011001100111010000000
000000000000001101100100000000011001110011000000000010
000000000000000101000000000001001000001100111000000000
000000001100000000100000000000100000110011000001000100
000000000000000000000010100001101001001100111000000000
000000000000000000000100000000001001110011000000000100
000000000000000101000000000001101001001100111010000100
000000000000000000000000000000101111110011000000000000
000000000000100000000000000111101001001100111000000000
000000000000010000000000000000001000110011000001000000
000010000000000000000000000011001001001100111010000100
000001001000000000000000000000001110110011000000000000
000000000000000111100010100000001001111100001000000100
000000000000000000000000000000001001111100000000000010

.logic_tile 13 25
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000110100000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000001100000000000000000000100000000000000000000000
000000000000100000000000000000000001000000001000000000
000000000001000000000000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000010000000000000000000000001100000000000001000000000
000001001110000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 14 25
000000000000000111000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000001001100000010111011110000011111000100000
000000000000000001000010000000000000000011110001000100
000000000000000111000000000111011110000011111000000000
000000000000000000000000000000101010000011110000000010
000000000000000011100111000111011100000011111000000000
000000000000000111100100000000100000000011110000000000
000000000000000000000000000001001111000011111000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000010100000011011000011111000000000
000000000000000001000100000000001000000011110000000000
000000000000000001100110010000011101000011111000000000
000000000000000001000010000000011001000011110000000000
000000000000000101000110000111111010000011111000000000
000000000000000001100000000000110000000011110000000000

.logic_tile 15 25
000000000000000000000000000000001001001100110000000000
000000000000000000000000000000001010110011000000010010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000010100001100000000000001000000000
000000000000000000000100000000100000000000000000001000
001000000000001000000010100111011010010100001110100001
100000000000000001000100001001010000000001011000000011
000000000000000000000010100000001000000100101110100001
000000000000000000000100001101001101001000011000000011
000000000000000000000010100000001000000100101110100001
000000000000000000000100001001001101001000011010000011
000000010000000000000110010000001001000100101110000001
000000010000000000000010001101001000001000011010100010
000000010000000000000000010111101000010100001110000001
000000010000000000000010001001000000000001011010100110
000000010000000001100000000000001001000100101110000001
000000010000000000000000001101001101001000011010000010
010000010000000001100110000111101000010100001110000001
100000010000000000000000001001100000000001011010100011

.logic_tile 2 26
000000000000000000000000000111000000000000001000000000
000001000000001111000000000000001000000000000000010000
001010000000000101100000000111000000000000001000000000
100001000000000000000000000000000000000000000000000000
000000000000000001000000001000001000000001110100000000
000000000000000000000000001011001010000010110010000000
000000000000000001100110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010111000001000000000000000000
000000010000000111000010000111001000100000010000000000
000000010000100101000000001101111111001000000000000000
000000010000001101100000000101111011000000000000000000
110000010000000000000000000000000000000000000000000000
010000010000000000000010100000000000000000000000000000

.logic_tile 3 26
000010100000000000000000000001100000000000001000000000
000001000001010000000000000000000000000000000000001000
000000000000000101000000000111000000000000001000000000
000001000000100000100000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000111100000000101100000000000001000000000
000000000000000000000000000000001101000000000000000000
000010110001010101100010100111100001000000001000000000
000001010000100000000010100000001100000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000101000000000000001100000000000000000000
000000010010000101000110110111000000000000001000000000
000000011110000000000010100000100000000000000000000000
000000010000001000000000000111000001000000001000000000
000000010000000101000000000000101110000000000000000000

.logic_tile 4 26
000000100000000000000000000000000001000000001000000000
000000001000000000000000000000001000000000000000001000
000000100000000000000111100111001010000011111000000000
000000000000001101000011100000000000000011110010100101
000010100001011111100111100000011000000011111000000001
000001000010101111000110100000011101000011110010000101
000000000000001111100111100111011001000011111010000001
000001000000001011000100000000111110000011110010000101
000000010000000111100000010111100001000010101010000100
000000011110000000000010000000001011000001010010100111
000000110001010001000010110111101001011100000000000101
000000011000100000000110011101101101111100000010000000
000010110000000001100110001101001100000000000000000000
000011110010000000000000000101001011000010000000000000
000000010000001000000110001000011101100000000000000000
000001010000100001000000000011011010010000000000000000

.logic_tile 5 26
000000000000000000000011100111100000000000001000000000
000001000010000000000000000000000000000000000000001000
000000000000001000000111000000000000000000001000000000
000000000000000101000000000000001011000000000000000000
000000000000000111000000010011100001000000001000000000
000000000000000000000011010000001000000000000000000000
000000100000001000000111000101100000000000001000000000
000000000000000101000100000000100000000000000000000000
000000110000000000000000000101100000000000001000000000
000000010000000000000000000000001010000000000000000000
000000010000000001000000000000000000000000001000000000
000000010000100000000000000000001001000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001110000000000000000000
000000010001001001000000000000000001000000001000000000
000000010000001001000000000000001001000000000000000000

.ramt_tile 6 26
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000111010000000000000000000000000000000
000000010001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000110000000000000000000000000000000000

.logic_tile 7 26
000000000000000111100000010000001000111100001000000000
000000000000100000100011110000000000111100000000010010
001000000000001111100111100000000000000000000000000000
100000100000000001000100000000000000000000000000000000
110000000000000000000000000000011000111100110000000000
010000001000000000000000000000001001111100110000000000
000000000000100000000010001001000000111111110000000000
000000000000010000000010001011100000101001010001100100
000000010000000011100000010101100001101111010110000000
000001010000000101100010000000101111101111011000100000
000000010000000000000111100000000000000000000000000000
000000110000000000000100000000000000000000000000000000
000000010000000000000000001001011000000110100000000000
000000011000000000000000000111011100001111110000000001
010000010000000111000110000001111011110110110000000000
100000010000100000100011110011011111100010110000000000

.logic_tile 8 26
000000000001010000000000000000000001000000001000000000
000000000000100000000000000000001010000000000000010000
000000101000000000000000000101100000000000001000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000001000000000000000000000000001010000000000000000000
000000000000000011100000000101100000000000001000000000
000000001001010000100000000000000000000000000000000000
000001010000010000000000000000000001000000001000000000
000010010001100000000000000000001010000000000000000000
000000011010000000000000000101100000000000001000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001010000000000000000000
000000010001000000000000000101100000000000001000000000
000000011001010000000000000000000000000000000000000000

.logic_tile 9 26
000000000000000000000110000101000000000000001000000000
000000000000000000000010100000100000000000000000001000
001000000110000000000000011101001000010100001110100100
100000000000001101000010000101010000000001011001100100
010000000000000001100111101111001000010100001110000100
110000001010000000000110100001100000000001011011100110
000000000000000001100110001000001000000100101110100000
000000000001011101000000000101001001001000011000100100
000000010000000000000000001111101000010100001110000101
000000010000000000000000000001000000000001011010100110
000000010000000000000000001101101000010100001110000001
000010010101000000000000000101000000000001011010100110
000000010000000000000000011000001001000100101110000000
000000010000000000000010000001001001001000011011100110
010000010000001000000000001101101000010100001110000001
100000010000000001000000000101100000000001011011000110

.logic_tile 10 26
000000100000000000000000010101100000000000001000000000
000000000010001111000011100000100000000000000000001000
000001000000000000000000010001000000000000001000000000
000010000000000000000011100000100000000000000000000000
000000001010001000000111100111001001001100111000000000
000010100000001111000011110000001001110011000000000010
000000000000000000000000000001001000001100111000000000
000000000000000000000011110000000000110011000000000110
000000010001010000000000000000001000001100111000000000
000001011000000000000000000000001011110011000000000010
000000010000000000000000000000001000001100111000000000
000000010000000000000000000000001011110011000000000010
000000010000001000000000000101001000001100111000000100
000000010000000111000000000000000000110011000000000010
000000010000000000000000000000001000111100001000000100
000000010000000000000000000000000000111100000000000010

.logic_tile 11 26
000000000000000000000000000001100000000000001000000000
000001000000000000000000000000100000000000000000010000
000000000000000000000110000000000001000000001000000000
000000000100000000000100000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000010000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000010110000000000000000000001100000000000001000000000
000001010000000000000000000000100000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001001000000000000000000
000000010000000000000000000001100000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001001000000000000000000

.logic_tile 12 26
000000000001010000000010101111001001100000000000000000
000000000000101111000011111011101010001000000000010100
001010100001000101000111111101001110111101000110000010
100000001000001101100011001001111010111000000001000001
010000001011011011100010101001011010110011000000000000
010000000000100111100110111001101010000000000000000000
000000000000000101000010101011111000101000010110000000
000000000000000101000100001001001010101101011001000001
000000010000000000000000001001111001110000110110000000
000000010000010000000010101111101110111000101000100001
000000010000000000000010101001011010101000010110000100
000000011000100101000010001011011010011110101000100000
000000010000000000000010110000000000000000000000000000
000000010000000000000010000000000000000000000000000000
010000010000000101000111100011011111101001010110000101
100000010000000000000000001101111001101001100010100010

.logic_tile 13 26
000000000000000000000000010000001000111100001000100000
000000000000000000000010000000000000111100000000010000
001000000000100111000011101111001101101100000100000000
100000000001000000000110111001001011111100010010000110
110000000000000111100000000000011111001100110000000000
010000001100000000100000000101001110110011000000000000
000000000000100000000011110000000000000000000000000000
000000000000010000000111100000000000000000000000000000
000000010010001000000000000000011000000100000110000100
000000010000000011000010000000000000000000000000100000
000000010001010000000000011011101001101100000100000000
000000010000100000000010001001111011111100010001000100
000000010000000011100000000111100001001100110000000000
000000011100000000000000000000001110110011000000000000
010001010000001001100000001001111011101001010100000100
100000010000000001000010111111111011101001101001000010

.logic_tile 14 26
000010000000011000000000010000011000000011111000000000
000001000000100001000011110000011000000011110000010000
001000000000000000000111110000001000111100001000000000
100000000000000000000011010000000000111100000000000000
110001000000000000000110000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
000000000000001000000000001011101100101001010100100001
000000000000000001000011111111101101100101010000100010
000001010000000001100010000011011011000011010000000000
000010010000001001000010000000011111000011010000000000
000000010000000000000000010111001001001111010010000000
000000010000010000000010100000111010001111010000100000
000000010000000000000110101000000000001100110000000000
000000010000000000000000001001001011110011000000000000
010001110000000000000110110000000000000000000000000000
100010110000000000000010000000000000000000000000000000

.logic_tile 15 26
000000000000000000000111100001101000000011010000000000
000000001110000000000100000000111101000011010000000000
001000000000000000000111000000000000000000000000000000
100000000001010000000100000000000000000000000000000000
000000000001010111100110100000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000101000000001000011100000001010100000000
000000000000000000100000000111010000000010100011000010
000000010000001111100000010000000000000000000000000000
000000010000001011100011000000000000000000000000000000
000000010000000000000000000111101100011111000000000101
000000010000000000000010000000001110011111000000100000
000010110000001101100000000000001101001100110000000000
000001010000000001000000001101001111110011000000000000
010000010000001101100011100101001110010100000100000000
110000010000000101100000000000000000010100000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001000000000010110100100000000
100010000000000000000000000111000000101001010000000000
110000000000000000000000000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000011100000011110100000000
000000010000000000000000000000000000000011110000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000001000000000000000001000000100101110100001
000000000000000001000000001111001000001000011010010110
001000000000000000000000000111001000010100000110100001
100000000000000000000000000011100000000010101000000011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110001111011100101000000000000000
000000000000000000000010111101010000000000000000000000
000000010000000001100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000011111111011101101101010000000000
000000010000000000000011001011011011111110100000100000
000000010000000111100110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000111011010101011110110000000
100000010000000000000000000000110000101011111000100010

.logic_tile 2 27
000001000000101000000000010000000000000000001000000000
000000100001011111000011100000001001000000000000001000
000000000000000111100000000000000001000000001000000000
000000000000000000100000000000001010000000000000000000
000000001110000000000000000101100001000000001000000000
000000000000001001000000000000101110000000000000000000
000000000000001000000111110001000000000000001000000000
000000000000000111000111100000000000000000000000000000
000001010000100000000000000000000000000000001000000000
000000110001011111000000000000001100000000000000000000
000000010000000011100000000000000001000000001000000000
000000010000000000100000000000001000000000000000000000
000000010000000000000000000011100001000000001000000000
000000010000000000000000000000001011000000000000000000
000000010000000011100000000000000000000000001000000000
000000010000000000100000000000001010000000000000000000

.logic_tile 3 27
000000000000000111100000000000000000000000001000000000
000000000000000000100000000000001100000000000000010000
000000000000000111100000001111001001011100000000000000
000000000000000000100000001111101101111100000000000001
000000000000000000000111101001011100010100000000000000
000000000000000000000100001101000000000000000000000000
000000000000000111100111100011011011000000000000000000
000000000000000000000011110111101000000010000000000001
000010010000001000000000010000000000000000000000000000
000001110000000011000011110000000000000000000000000000
000000010000000011100111000101000000010110100010000000
000000010000000000100100000000100000010110100010000000
000000010000000000000110010111011010001000000000000000
000000010000001111000010000000111011001000000000000000
000001010001000000000000010101011011100000000010000000
000010110000000000000010000001111011000000000000000000

.logic_tile 4 27
000000001110000101000110000001100000000000001000000000
000000001110000000000000000000000000000000000000001000
000000100000000101100000000111001100000011111000000000
000010000000000101000000000000010000000011110011000101
000000000000000000000010100111011111000011111010000000
000000000000000000000010100000101000000011110011000100
000000000000000000000000000001111110000011111010000000
000000000000000101000000000000001001000011110011000001
000000010000000000000000000000011101000011111000000001
000000010000000000000011110000011100000011110011000001
000000010000001000000010000001100000000000001000000000
000000010000000001000000000000001000000000000000000000
000000010001010001100000010101000000000000001000000000
000000010010100000000010000000100000000000000000000000
000000010000000001000000000101000001000000001000000000
000000010010001111100000000000101010000000000000000000

.logic_tile 5 27
000010000000001000000111000011000000000000001000000000
000001000000001111000011110000000000000000000000010000
001000000000001000000000000011101000111100001000000000
100000000000001011000000000000000000111100000000000100
110000000000000000000011101101101000111100000000000000
110000000000001111000100000001101000110100000000000001
000000000000000000000000011101000000101001010000000000
000000000000001111000010001011101101100000010000000000
000000010000100001000010000000000000000000000000000000
000000010001000000000010000000000000000000000000000000
000000010000111000000011110011000000010000100100000100
000001010010001001000010010000101001010000100000000000
000000011010000001000110001101011010000000000000000000
000000010000000001000000001011001001000000100000000000
010000010100000000000000000111000000010110100000000010
100000010000000000000000000111000000000000000010000010

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000010000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000010000000000000000000001100000000000000000000
000000010000001111100111100111100001000000001000000000
000000010000100111100100000000001110000000000000000000
000000010000000111100111110011000000000000001000000000
000000010000000000100011000000000000000000000000000000
000000010000100000000000000111100001000000001000000000
000000010001000000000000000000101110000000000000000000
000000010000001001000000000011100000000000001000000000
000001011000000111100011100000100000000000000000000000

.logic_tile 8 27
000000000000000001100000010001101001000001010100000000
000000000000000111100011110011001101000010110000010000
001000000000001001100111111001011011100000000000000000
100000000000101001000010010111101111000000100000000010
110000000000000111100111111101101110111111000000000000
010000000000000000100110011001001000101001000000000000
000000000000001001100110011000011101101101010000000000
000001000001001011100111010011001101011110100001000000
000000010000000000000000000001001110110011110000000000
000000010000000001000010001101001000000000000000000000
000000010000000001000011101111111010101000000000000000
000000010000100101100010001101110000000001010000000000
000000010000001000000000011101101010001111110000000000
000000010000000101000010001001011010000110100000000000
000000110001001000000110011000011000100000110000000000
000000010000000001000010001001001111010000110000000000

.logic_tile 9 27
000000000000001000000110010111101000000100100110100001
000000000000000001000010010000001000000100101001010100
001000000000000001100110011001101010100010000000000000
100010000000011101100111000101111011001000100000000000
110000000000000001000110010001111000000010010000000000
110000000000000000000111000000011010000010010000000000
000000000010001001000010011001011011100010000000000000
000000000000001001000010011101101100001000100000000000
000000010000001001100010111000000000001001000000000000
000000010000001111000010000001001100000110000000000010
000000010000000101100000000101100000111111110000000000
000000010000000000100000001011100000000000000000000000
000000010000000000000111101001001100100000000000000000
000000011010000000000000000111101101000000000000000000
010000010000001001100000000000000000000000000000000000
100000011000000001000000000000000000000000000000000000

.logic_tile 10 27
000000000000000011100111010111000001000000001000000000
000000000000000000000011100000001000000000000000001000
000000000000000011100111110001000000000000001000000000
000000000000000111000011000000101010000000000000000000
000000000000001000000010100001100001000000001000000000
000000000000001011000110100000101001000000000000000000
000000000000000101000111010101101010000011111000000000
000000000000000101000010000000111101000011110000000000
000000010000000000000110000001101011000011111000000000
000000010000000000000010000000011100000011110000000000
000000010000001000000000000111101110000011111000000000
000000010000000001000000000000011001000011110000000000
000000010000000000000111000101111010000011111000000000
000000010000000001000000000000101101000011110000000000
000000010000000001100110000111111010000011111000000000
000000010000000000000000000000101000000011110000000000

.logic_tile 11 27
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000010000000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000010000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000010000000000000000000111100000000000001000000000
000000010000000000000000000000100000000000000000000000
000001010100000000000000000000000001000000001000000000
000010010000000000000000000000001111000000000000000000
000000010000000000000000000111100000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000010000000001111000000000000000000

.logic_tile 12 27
000000000000000000000010100000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000001001100010100000000001000000001000000000
000000000000001001100000000000001000000000000000000000
000000000000010101000000000001101000001100111000000000
000000000000100000000000000000100000110011000000000000
000000000000000101000110000101001000001100111000000000
000000000000100101000100000000000000110011000000000000
000000010000000000000000000001001000001100111000000000
000000010000000000000000000000100000110011000000000000
000000010000000000000000000000001001001100111000000000
000000010000000000000000000000001010110011000000000000
000000010000000000000000000000001001001100111000000000
000000010000000000000000000000001011110011000000000000
000000010000000000000000000101101000001100111000000000
000000010000000000000000000000000000110011000000000000

.logic_tile 13 27
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000100000000000000101100001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111101001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000101000010100111001001001100111000000000
000000000000000101000000000000001110110011000000000000
000000010000000000000110010011001000001100111000000000
000000010000000000000111010000101101110011000000000000
000000010000001001100000000011101001001100111000000000
000000010000001001100000000000001110110011000000000000
000000010000000001100000000111101001001100111000000000
000000010000000000100000000000001011110011000000000000
000000010000000000000110000011001001001100111000000000
000000010000001001000100000000101100110011000000000000

.logic_tile 14 27
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000000001000000000000000011100001100111100000000
100000000000000001000000000000001100110011000000000100
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000100000110011000000000100
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000010000000001100000000000001001001100111100000000
000000010000000000000000000000001000110011000000000000
000000010000000000000110000111101000001100111100000000
000000010000001101000000000000000000110011000000000100
000000010000000000000000010111101000001100111100000000
000000010000010000000010000000100000110011000000000001
110000010100000001100000010000001001001100111100000000
000000010000001101000010000000001101110011000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000001100000010110100000000000
000000010000000000000000000000100000010110100000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000100101000000010000000000000000001000000000
000000000001000101000011000000001010000000000000001000
001000000000000000000000000001000000000000001000000000
100000000000000000000000000000101010000000000000000000
110000000000001001000000000101000001000000001000000000
110000000000001111000000000000001010000000000000000000
000000000000000001000010000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000011100101001000111100001000000000
000000000000000000000000000000000000111100000000000000
010000000000000000000000000000001000000011110100000000
100000000000000000000000000000000000000011111001000000

.logic_tile 2 28
000000001100100000000010100000001000111100001000000000
000000000001000000000110110000000000111100000000010000
000000000000000101000000000000000001001111000000000000
000000000000001101100000000000001000001111000000000000
000001001100000000000000000000000001001111000000000000
000000100000000000000000000000001000001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100000000000000000001000000010110100000000000
000000100000000000000000000000100000010110100000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000001001101000100000000000000100
000000000000000000000000000001011001000000000000000000

.logic_tile 3 28
000000000000000000000000010001100000000000001000000000
000000000000000000000010010000000000000000000000001000
000000000000001101000000000101000000000000001000000000
000000000000001001000000000000001110000000000000000000
000000000000000001100110000111000000000000001000000000
000000000000000000100100000000001001000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010000000001000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000001000010000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000001000000000000001100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101110000000000000000000

.logic_tile 4 28
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000110000101101001011100000000000000
000000000000000000000000000101101110111100000000000000
000000000000001011100000001011011000000000000000000000
000000000000001011000000001111111110000100000000000000
000000000000000000000110011011101010000000000000000000
000000000000010000000010001101100000010100000000000001
000001000000001011100011100111001100000001000000000000
000010100000000011100100001111101100000000000000000001
000000000000000000000011100000001100100000000000000100
000000000000001111000111111111001100010000000000000000
000000000000000111000111000000001101000010000000000000
000000000000001101100111110111011100000001000000000000
000000000000001000000110011011111101010000000000000100
000000000000000001000111001011101111000000000000000001

.logic_tile 5 28
000000000000010111000111000111000000000000001000000000
000000001000100000000100000000100000000000000000001000
000000000000000000000111000101000000000000001000000000
000000000000000000000100000000001100000000000000000000
000000000000000111000000000001000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000011100000000111000000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000001100000010111100000000000001000000000
000000000000000000100010010000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001001000000000000000000
000001000000000000000110000000000001000000001000000000
000010100000000000000111100000001010000000000000000000
000000000000011000000000000101000001000000001000000000
000000000000001001000000000000001001000000000000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000111101001001000000100000000000000
000000000000000000000100001001101110000000000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000111000111111110000000000000000000
000000000000000000000100000101010000101000000000000000

.logic_tile 8 28
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000001000000000000011100000000000001000000000
000000100000001011000000000000001100000000000000000000
000000000000000111000111000000000000000000001000000000
000000000000000111000111100000001111000000000000000000
000000000000001000000111010111100000000000001000000000
000000000000001011000111000000000000000000000000000000
000000000000001000000010000111000000000000001000000000
000000000000000011000100000000101110000000000000000000

.logic_tile 9 28
000000000000000000000111110101000000000000001000000000
000000000000000101000111100000100000000000000000001000
001000000100001111000000000001100000000000001000000000
100000000000000011100000000000000000000000000000000000
110000000000000000000000010101100000000000001000000000
110000000001010000000011000000100000000000000000000000
000000000000000000000111010001000000000000001000000000
000000001110000000000111000000000000000000000000000000
000000000000001000000000000001001000111100001000000000
000000000000000011000000000000100000111100000000000000
000000000000000000000000000011001001000010000000000100
000000000000000000000000000000001000000010000000000010
000000000000000000000110010000001110000011000010000000
000000000000000000000110100000011001000011000000000000
010000000000000000000000000000011010000100000100000000
100000000000000000000000000000010000000000001001000000

.logic_tile 10 28
000010100000000001100000000101011010000011111000000000
000000000000000000000000000000001011000011110000010000
000000000000000111100000000000011000000011111000000000
000000000000000000000011100000011000000011110000000000
000001000000001111100011101111001001011110100000000000
000000100000000001100000000101001101101100000000000000
000000000000000011100000001000001010001100110000100000
000000000000000111000000000001000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000010000000000000000010010000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000001000000010010001001000111100001000000000
000000000000000011000111000000100000111100000000010000
000000000000000000000000000011001000000010100000000000
000000000000000000000000001111000000000011110001000000
000000000000000001000000001000001010100001000000000000
000000000000000000000011101101011001010010000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000001001011100010000000000000
000000000000000000000000000011001011001000100000000000

.logic_tile 12 28
000000000000000011100111000000001000001100110000000000
000000000000000000100000000000001101110011000000010010
000000000000001000000000000101111000100000000000100000
000000000000000001000000001001101101001000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000011100110000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000011100101101111000111010000000000
000000100000000111000110000111111010010111100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000111000111101100110011110000000000
000000000000000000000000001101101000000000000000000000

.logic_tile 13 28
000000000000000000000110010000001000001100110000100000
000000000000000000000111011101001001110011000000010000
001000000000001000000000000000000000000000000000000000
100010000000001001000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000010000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000110100111100000010110100100000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001001101000010000000000000
000000000000000000000000000001111011000000000000000001
110000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000000000110011000000010100
001000000000000000000000000000001000001100111100000000
100000000000000000000000000000001100110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000001
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000001100000000111101000001100111100000100
000000000000000000000000000000000000110011000000000000
000000000000000001100110000000001001001100111100000000
000000000000000000000000000000001100110011000000000100
000000000000001000000000010111101000001100111100000000
000000000000000001000010000000100000110011000000000101
110000000000001000000000010000001001001100111100000000
000000000000000001000010000000001101110011000000000000

.logic_tile 15 28
000000000000000000000000010000000000000000000000000000
000000000000001101000011110000000000000000000000000000
001000000000000000000000000001101000000001010100100000
100000000000001101000000000000010000000001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001000000000010000100100000000
000000000000000000000000001101001000100000010000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000110000000000000000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000001000000000000011000000000000001000000000
000000000000001011000000000000100000000000000000000000
000000000000000101000111100101101000111100001000100000
000000000000000000100110100000100000111100000000000000
000000000000000000000010001000001000111101010000000000
000000000000000000000010000101000000111110100001000010
000000000000000000000000010000011100000011110000000000
000000000000000000000010100000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101100000111111110000000000
000000000000000000000000001101001001101111010010000000

.logic_tile 2 29
000001001010100111100000000000000000000000001000000000
000000100001000000100010110000001001000000000000001000
001000000000000101100000000011001001110011001100000000
100000000000000101000000000000111010001100110000000000
010000000000000101000011100001001001110011001100000000
110000000000000000000010100000001010001100110000000000
000000000000000101000000000001101000110011001100000000
000000000000001101000000000000001000001100110000000000
000000000000000000000000010101001000110011001100000000
000000000000000000000011100000101101001100110000000000
000000000000000000000000000101001000110011001100000000
000000000000001101000000000000001000001100110000000000
000000000000100000000000000001101000110011001100000000
000000000001000000000000000000001101001100110000000000
000000000000000000000000000011101000110011001100000000
000000000000000000000000000000001000001100110000000000

.logic_tile 3 29
000000000000001001100110000000011010000011111010100001
000000000000000001100000000000011000000011110011110000
000000000000001111100110001011101001011100000000000000
000000000000000001000000001011001001111100000010000000
000000000000000111000000001011101100000000000000000000
000000000000000000000010000001011010010010100010000000
000000000000000000000111111011100001100000010000000000
000000000000000000000011111011001111000000000000000000
000000000000001000000010000101001000000000010000000000
000000000000001001000000000111111100101001010000000000
000000000000001001100010000101001110010000100000000000
000000000000001101000000000001001110100000000000000000
000000000000000001100111000001101111000000000000000000
000000000000000101000110001111011011000100000000000000
000000000000000000000000011111011010001000000000000000
000000000000000000000010000001111111000000000000000000

.logic_tile 4 29
000000000000000011100111010000000000000000001000000000
000000000000000000000011010000001001000000000000001000
000000000000001111000000000001100000000000001000000000
000000000000001011000000000000000000000000000000000000
000000000000001000000000000011100000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000000010011100000000111000001000000001000000000
000000000000000001000000000000001010000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000001000000000010000000000000000000001000000000
000000000100000000000000000000001000000000000000000000
000000000000100001000000000001000001000000001000000000
000000000001010000000000000000101010000000000000000000
000000000010000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000

.logic_tile 5 29
000000000000000000000000010000000000000000001000000000
000000000000000000000011010000001100000000000000010000
001000000000000000000000000000001000111100001000000000
100000000000000000000000000000000000111100000000000000
000000000000100001100111001101101110010110000000000000
000000000001010001000011100111001010010110100010000000
000000000101001000000000000111011101010000110100000001
000000000000100001000010110000111011010000110000000000
000000001110000000000000010000011110100001010000000000
000000000001001111000010010111001101010010100000000000
000000000000001001000000010111101011010010100000000000
000000000000000111000011000000111100010010100001000000
000000001110000001100110000000001010000011110000000000
000000000000001101100100000000010000000011110000100000
110000000000000101000110000001001111000000000000000000
010000000000000001100000000101101110000100000000000000

.ramb_tile 6 29
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000001000000000
000010100000000000000000000000001101000000000000001000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000011000001000000001000000000
000010000000010000000000000000001101000000000000000000
000000000001000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000110100000000011100000010000000001000000001000000000
000101000000000000100011010000001111000000000000000000
000000000000001000000010010000000001000000001000000000
000000000000000011000011110000001101000000000000000000
000000100000000001000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000111000011100000000001000000001000000000
000000001010000000100110000000001111000000000000000000

.logic_tile 8 29
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000010000
001000000000000111100000010000001000111100001000000000
100000000000001111000011100000000000111100000000000000
000000000000001000000110000011101100101011110000000000
000000000000001111000000000000010000101011110010000000
000000000000000011100010110011011010001000000000000000
000000000000000001100111010011111010101001010000000000
000001000000000111100111000011111111101101010000000000
000000100000000000100010110000011010101101010000000010
000000000000000001000110001101001111001111110101000111
000000000000000000000100000001111101001111010010000010
000000000000000000000011100101111011000000010000000000
000000000000100000000100000000101111000000010000000000
010000000000000000000110110000000000000000000000000000
010000000000000000000010000000000000000000000000000000

.logic_tile 9 29
000000000110000000000111110000000001000000001000000000
000000000000000000000110010000001010000000000000001000
001000000000000000000111000101011010001100111100000000
100000000000000000000100000000001100110011000000000000
010001000000100111000011100000001000001100111100000000
110010100001010000100111100000001101110011000000000000
000000000000000001100000010000001000001100110010000000
000000000000000000000011010000001001110011000000000000
000000000000000001100000010101101101101001010000000000
000000000000000000000010001011101010101000010000000000
000000000000000000000000000000011010000011110100000000
000000000000100000000000000000000000000011111000000000
000000001000000111000000000011011111111000000010000000
000000000000000000000000001011001010111100000000100010
010000000000001000000000001001001110011111000000000000
100000000000000101000000001001101011101111010000000000

.logic_tile 10 29
000000000000000101100000010000000001000000001000000000
000000000000000000000010100000001001000000000000001000
001000000000001001100000011111011000010100001100000000
100000000000000101000010000101010000000001010000000000
110000000000000000000000010101101000000100100100000000
110000000000000000000011000000001101000100100000000000
000000000000001101100000000001111101111000110000000000
000000000000000001000000000000001101111000110000000000
000000000000000000000000011001100001100000010000000000
000000000000000000000010001001001010001001000000000000
000000100000000000000010010111001000110011000000000000
000000000000000001000010010001011111000000000000000000
000000000000000001100110010101100001000110000100000000
000000000000000000000010000000001001000110000000000000
010000000000000000000010000011111110000000000000000000
100000000000000000000000001101110000010100000000000000

.logic_tile 11 29
000000000000000011100000000001011101010000000000000000
000000000000000000100000000000001011010000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000110000000000111000001000000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000000000000111000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000010000000101010000000000000000000
000000000000000111000000000101100001000000001000000000
000000000000000001000000000000001010000000000000000000
000000000000000000000010000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000011000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000001000000000000001000111100001000000000
000000000000000000000000000000000000111100000000100010

.logic_tile 13 29
000000000000000000000000010000011100100000000000000000
000000000000000000000010001101011001010000000000000000
000000000000000000000000000000000000000110000000000000
000000000000000000000000001111001101001001000000000000
000000000000000001100110000101101010000000000000000000
000000000000000000100010001011011010010000000000000000
000000000000000000000110010011011010101000000000000000
000000000000000101000110000011010000000000000000000000
000000000000001101100110100000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000000000010101101001100000010000000000000
000000000000000000000000000101011011000000000000000000
000000000000000000000000010000001101000010000000000000
000000001100000000000010100011001011000001000000000000
000000000000000001100000001000011111100000000000000000
000000000010000000000010101111001011010000000000000000

.logic_tile 14 29
000000000000000000000000010111001000001100111100000000
000000000000000000000010000000000000110011000000010000
001000000000001001100110000000001000001100111100000000
100000000000000001000000000000001100110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000001000000000000101101000001100111100000000
000000000000000001000000000000100000110011000000000000
110000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000

.logic_tile 15 29
000000000000000000000000000000001010000011110100000000
000000000000000000000000000000010000000011110000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000111100011110000000000000000000000000000
110000000000000000100011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100100000000
000000000000000000000000000101000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000001100000010000100000
000000000000000000000000000111001101010000100000000010
001000000000000000000110000111000000101001010000000000
100000000000000000000100000000000000101001010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000011000000011110000000000
000010100000000000000000000000010000000011110000000000
000000000000000000000000010000011100000100000110000000
000000000000000000000010100000010000000000000010100010
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000001100001001100000000101001000110011001100000000
000000000000000011000000000000001111001100110000010000
001000000000000001100010100001001000001100110100000000
100000000000000000000010100000001000110011000000000000
010000000000001101000111100000000001001111000000000000
110000000000000011000100000000001111001111000000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000011100000000000000011110000000000
000000100000001000000000000000000000010110100000000000
000000000000000001000000000101000000101001010000000000
000000000000000000000000000001101101100000000000000000
000000000000000000000000000001101001000000000000000000
000000000000000000000110011001111010011111110000000000
000000000000000000000010001111011010111111110000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000001111000000000010000000000000

.logic_tile 3 30
000000000000000000000000010101000000000000001000000000
000000000001000000000011000000000000000000000000001000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000010000101100000000000001000000000
000000000010000011000000000000100000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000111001000111100001000000000
000000000000001001000010010000000000111100000000000000
000000000000000000000010000000001000010100000000000000
000000000000000000000000001111000000101000000000100000

.logic_tile 4 30
000000000000000000000000001111101001011100000000000000
000000000000000000000011101101101111111100000000010000
001000000000000000000000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000
000000000000000000000010010101001101000000010000000000
000000000000000000000011001001111011000000000010000000
000000000000000000000110001011001011000000000000000000
000000000000000000000011101101011111000000100010000000
000000000000000000000010001000000000010110100100000000
000000000000000001000000001001000000101001010010000000
000000000000000000000110001000011011100000000000000000
000000000000000000000100001101011101010000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111000010010101001100000001010000000000
110000000000000000000010010000100000000001010000000000

.logic_tile 5 30
000000001100000000000000010101000000000000001000000000
000000000000000000000011100000100000000000000000001000
000000000000001111000111000001100000000000001000000000
000000000000000011000100000000000000000000000000000000
000000001100100111000000010000000000000000001000000000
000000000000010000000011000000001111000000000000000000
000000000000000000000111100000000001000000001000000000
000000000000000000000100000000001000000000000000000000
000000000000100000000000000111000000000000001000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000111000001101000110100000000000000
000000001100000111000100001001101010101000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000001000000000
000000000001000000000000000000001100000000000000010000
001000000000000111100000010000001000111100001000000000
100000000000000000000010010000000000111100000001000000
010000000000000000000111110000001010000100000100000000
110000000000000000000111110000010000000000001000000000
000000000000000111100000000000011110000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000001000000001111001110000000000
000000000000000000000000001001001101110110110000000000
010000000000000111100000001000000001101111010000000000
110000000001010000100000000001001101011111100010000000

.logic_tile 8 30
000000000000100000000000010000000001000000001000000000
000000000001010000000011000000001000000000000000001000
000000000000000000000011100000000001000000001000000000
000000000000000111000100000000001011000000000000000000
000000101100001000000111000101000001000000001000000000
000000000000001011000100000000001010000000000000000000
000000000000001111000000000001000000000000001000000000
000000000000000011000011100000100000000000000000000000
000010000110100000000000000101100000000000001000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000100000000000000000000001000000001000000000
000000000001000000000000000000001110000000000000000000
000000000000000001000000001000001000010100000000000000
000000000000000000100000001001000000101000000010000000

.logic_tile 9 30
000010101010000111100111100001000000000000001000000000
000001000000100000100000000000100000000000000000001000
000000000000000000000111100001100000000000001000000000
000000001000001111000000000000000000000000000000000000
000000101000000000000000000001100001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000111100111110000000000000000001000000000
000000000000000000100011110000001000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000001000000100000000010000000001000111100001000000000
000010000000010000000100000000000000111100000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000001000000000000101100000000000001000000000
000000000000001001000000000000000000000000000000001000
001000000000001000000000000000011001001100111000000000
100000000000000001000000000000001101110011000000000000
000000000000001111000110011101001000010010000000000000
000000100000000111100010001011001011110111100000000000
000000000000001000000000000001001010001001000100000000
000000000000000001000000000101011011011101000000000000
000000000000000000000000001101011010101000110100000000
000000000000000000000000001011001000001000110000000000
000001000110000001100110010011101110000010100000000000
000010000000000000000010000101100000101011110000000000
000000000000000001100000000011111010101000000000000000
000000000000000000000000001101100000000000000000000100
010000000000000000000000001001001011001001000100000000
100000000000000000000000001011001100011101000000000000

.logic_tile 11 30
000000000000010001100110010000000001000000001000000000
000000000001100000000010000000001001000000000000001000
001000000000001111100000010000011001001100111000000000
100000000000000111100010000000011101110011000000000000
000000000000000000000000001001101001010010000000000000
000000000000000000000000000101001100110111100000000000
000000000000001001100000011101100000000110000000000000
000000000000000001000010000001001000101111010000000000
000000000000000000000000000101111001011000100100000000
000000000000000000000000001001001111101000010000000000
000000000000001000000110001011111000101000000010000000
000000000000000001000000001011010000000000000000000000
000000000000000000000000001001111011100001010100000000
000000001000000000000000001111011010101010100000000000
010000000000000000000110000001111111010100010100000000
100000000000000000000100001001011101101000010000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000010000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000101000000001001000000101001010000000000
000000000000000101000000000011000000000000000000000000
000000000000000111000000000101111011100000000010000001
000000000000000000100000000001011011000000000011000010
000000000000001001000000000101011001111100010000000000
000000000001010001000010000001001010111100000000000000
000000000000000001100010110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000111001010000000000000000000
000000000000000001000000000011011010000000100000000000
000000000000001000000000000000011111110000000000000000
000000000000000001000000000000001110110000000000000000
000000000000001000000000000111001010000010000000000000
000010100000000101000000000101011100000000000000000000
000000001010001001000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000111001000001100110100000000
000000000000000111000000000000000000110011000000010000
001000001010000000000010100000000000000000000000000000
100000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000011000010100000000000000000000000000000
000000000000000000000000001001111011000010000000000000
000000000000000001000000000001111010000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000001000000000000011111010000010000000000000
000000000000000001000000000001001100000000000000000000
110000000000000001000000001011011110100000000000000000
000000000000000000000000000011001010000000000000000000

.logic_tile 15 30
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000011000100010
000001110000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 9 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000111000110010
000000000000010000
000010000000000100
000001110000000001
000000000000000010
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010001010000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000100010
000001110000110000
000000000000000100
000000000000000001
000000000000000010
000011010000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001110000000000
000000000000000000
000000000000000000

.io_tile 16 31
000001110000000010
000100001000000000
000000000000000000
000000000000000001
000000000000110110
000000000000011100
001000000000000100
000000000001000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000011111000000100
000011110000000001
000000000000000010
000000000000000000

.io_tile 17 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000011110000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
000100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
010000000000000000
010100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000001100
000000000000000100
001001111000000100
000000001000000000
010000000000000000
010100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 6 P1B9$SB_IO_OUT_$glb_clk
.sym 7 rst_$glb_sr
.sym 8 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 9 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O_$glb_sr
.sym 3346 vga.ball_pos_h[5]
.sym 3347 vga.ball_pos_h[1]
.sym 3349 vga.ball_pos_h[7]
.sym 3352 vga.ball_pos_h[3]
.sym 3355 vga.ball_pos_h[4]
.sym 3356 vga.ball_pos_h[6]
.sym 3458 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 3459 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 3460 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 3461 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 3462 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 3463 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 3664 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 3665 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[9]
.sym 3746 vga.ball_pos_h[8]
.sym 3762 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 3764 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 3766 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 3768 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 3771 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[9]
.sym 3874 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 3875 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 3876 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 3877 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[4]
.sym 3878 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[5]
.sym 3879 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[6]
.sym 3880 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[7]
.sym 3923 $PACKER_VCC_NET
.sym 3937 vga.ball_pos_h[9]
.sym 3965 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 3970 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[4]
.sym 3974 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[6]
.sym 4085 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[8]
.sym 4086 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[9]
.sym 4087 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[10]
.sym 4088 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 4090 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 4196 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 4197 vga.ball_pos_h[1]
.sym 4198 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 4199 vga.count_h[3]
.sym 4200 vga.count_h[1]
.sym 4201 vga.count_h[2]
.sym 4202 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[5]
.sym 4203 vga.count_h[5]
.sym 4204 $PACKER_VCC_NET
.sym 4205 vga.count_h[4]
.sym 4206 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[7]
.sym 4207 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[9]
.sym 4409 vga.ball_pos_h[0]
.sym 4425 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 4426 vga.count_h[9]
.sym 4430 vga.count_h[7]
.sym 4431 vga.ball_pos_h[0]
.sym 4432 vga.count_h[8]
.sym 4651 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 4657 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 4884 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 5090 vga.count_h[1]
.sym 5092 vga.count_h[2]
.sym 5094 vga.count_h[3]
.sym 5096 vga.count_h[4]
.sym 5098 vga.count_h[5]
.sym 5197 vga.count_h_ball
.sym 5294 vga.count_h[8]
.sym 5295 vga.count_h[7]
.sym 5296 vga.count_h[9]
.sym 5304 vga.blank_h_SB_DFFESS_Q_E
.sym 5406 vga.count_h[1]
.sym 5407 vga.count_h[2]
.sym 5408 vga.count_h[3]
.sym 5409 vga.count_h[4]
.sym 5410 vga.count_h[5]
.sym 5411 vga.count_h[6]
.sym 5412 vga.count_h[7]
.sym 5480 vga.count_h_ball_SB_DFFSR_Q_R
.sym 5503 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 5504 vga.count_h[5]
.sym 5614 vga.count_h[8]
.sym 5615 vga.count_h[9]
.sym 5617 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 5619 vga.blank_h_SB_DFFESS_Q_E
.sym 5621 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 5663 vga.count_h[6]
.sym 5665 vga.count_h[3]
.sym 5667 vga.count_h[4]
.sym 5669 vga.count_h[5]
.sym 5671 vga.count_h[6]
.sym 5673 vga.count_h[7]
.sym 5685 vga.count_h[7]
.sym 5707 vga.count_h[1]
.sym 5709 vga.count_h[2]
.sym 5717 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 5719 vga.count_h[8]
.sym 5832 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 5833 vga.blank_h
.sym 5889 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 5900 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 5902 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 5932 vga.count_h[8]
.sym 5934 vga.count_h[9]
.sym 5938 locked_SB_LUT4_I3_O
.sym 5948 rst
.sym 6056 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 6057 vga.count_h_ball_SB_DFFSR_Q_R
.sym 6058 rst_counter[3]
.sym 6060 vga.hs_out_SB_DFFSR_Q_R
.sym 6145 vga.blank_h
.sym 6159 $PACKER_VCC_NET
.sym 6171 vga.blank_h_SB_DFFESS_Q_E
.sym 6280 locked_SB_LUT4_I3_O
.sym 6281 pll_PLL$nextnr_LOCK_lut_through_net
.sym 6284 rst_counter[2]
.sym 6285 rst
.sym 6345 $PACKER_VCC_NET
.sym 6365 vga.count_h_ball_SB_DFFSR_Q_R
.sym 6366 vga.hs_out_SB_DFFSR_Q_R
.sym 6577 rst
.sym 8947 vga.ball_pos_h[2]
.sym 9108 vga.ball_pos_h[8]
.sym 9111 vga.ball_pos_h[5]
.sym 9112 vga.ball_pos_h[4]
.sym 9113 vga.ball_pos_h[6]
.sym 9114 vga.ball_pos_h[7]
.sym 9117 vga.ball_pos_h[3]
.sym 9120 vga.ball_pos_h[1]
.sym 9131 vga.ball_pos_h[2]
.sym 9139 $nextpnr_ICESTORM_LC_44$O
.sym 9142 vga.ball_pos_h[1]
.sym 9145 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[2]
.sym 9148 vga.ball_pos_h[2]
.sym 9151 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[3]
.sym 9153 vga.ball_pos_h[3]
.sym 9155 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[2]
.sym 9157 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[4]
.sym 9160 vga.ball_pos_h[4]
.sym 9161 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[3]
.sym 9163 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[5]
.sym 9166 vga.ball_pos_h[5]
.sym 9167 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[4]
.sym 9169 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[6]
.sym 9171 vga.ball_pos_h[6]
.sym 9173 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[5]
.sym 9175 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[7]
.sym 9177 vga.ball_pos_h[7]
.sym 9179 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[6]
.sym 9181 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[8]
.sym 9184 vga.ball_pos_h[8]
.sym 9185 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[7]
.sym 9215 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 9216 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 9217 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 9218 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 9219 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 9220 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 9238 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 9245 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 9248 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 9249 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[8]
.sym 9280 vga.ball_pos_h[9]
.sym 9286 $nextpnr_ICESTORM_LC_45$I3
.sym 9288 vga.ball_pos_h[9]
.sym 9290 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[8]
.sym 9296 $nextpnr_ICESTORM_LC_45$I3
.sym 9360 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 9361 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 9362 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 9367 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 9372 vga.ball_pos_h[1]
.sym 9373 vga.ball_pos_h[5]
.sym 9375 vga.ball_pos_h[6]
.sym 9376 vga.ball_pos_h[3]
.sym 9377 vga.ball_pos_h[4]
.sym 9383 vga.ball_pos_h[7]
.sym 9405 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 9409 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 9411 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 9412 vga.ball_pos_h[0]
.sym 9415 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 9421 $PACKER_VCC_NET
.sym 9422 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 9426 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 9427 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 9429 $PACKER_VCC_NET
.sym 9430 vga.ball_pos_h[1]
.sym 9433 $nextpnr_ICESTORM_LC_40$O
.sym 9436 vga.ball_pos_h[0]
.sym 9439 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[2]
.sym 9441 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 9442 $PACKER_VCC_NET
.sym 9443 vga.ball_pos_h[1]
.sym 9445 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[3]
.sym 9447 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 9448 $PACKER_VCC_NET
.sym 9449 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[2]
.sym 9451 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[4]
.sym 9453 $PACKER_VCC_NET
.sym 9454 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 9455 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[3]
.sym 9457 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[5]
.sym 9459 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 9460 $PACKER_VCC_NET
.sym 9461 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[4]
.sym 9463 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[6]
.sym 9465 $PACKER_VCC_NET
.sym 9466 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 9467 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[5]
.sym 9469 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[7]
.sym 9471 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 9472 $PACKER_VCC_NET
.sym 9473 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[6]
.sym 9475 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[8]
.sym 9477 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 9478 $PACKER_VCC_NET
.sym 9479 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[7]
.sym 9507 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 9509 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 9510 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 9511 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[4]
.sym 9512 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[5]
.sym 9513 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[6]
.sym 9514 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[7]
.sym 9522 vga.ball_pos_h[9]
.sym 9524 vga.ball_pos_h[0]
.sym 9526 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 9528 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 9532 $PACKER_VCC_NET
.sym 9533 $PACKER_VCC_NET
.sym 9535 vga.count_h[4]
.sym 9537 vga.count_h[5]
.sym 9539 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[8]
.sym 9540 vga.count_h[2]
.sym 9541 vga.count_h[1]
.sym 9542 vga.count_h[3]
.sym 9543 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[8]
.sym 9549 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 9550 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[9]
.sym 9556 $PACKER_VCC_NET
.sym 9557 vga.ball_pos_h[0]
.sym 9565 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 9566 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 9573 $PACKER_VCC_NET
.sym 9580 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[9]
.sym 9582 $PACKER_VCC_NET
.sym 9583 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 9584 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[8]
.sym 9586 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[10]
.sym 9588 $PACKER_VCC_NET
.sym 9589 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 9590 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[9]
.sym 9592 $nextpnr_ICESTORM_LC_41$I3
.sym 9594 $PACKER_VCC_NET
.sym 9595 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[9]
.sym 9596 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[10]
.sym 9602 $nextpnr_ICESTORM_LC_41$I3
.sym 9611 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 9612 vga.ball_pos_h[0]
.sym 9614 $PACKER_VCC_NET
.sym 9654 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[8]
.sym 9655 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[9]
.sym 9674 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 9679 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[10]
.sym 9680 vga.count_h[6]
.sym 9682 vga.count_h[7]
.sym 9685 vga.count_h[9]
.sym 9686 vga.count_h[8]
.sym 9695 vga.count_h[1]
.sym 9698 vga.count_h[6]
.sym 9699 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[6]
.sym 9700 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 9701 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 9702 vga.count_h[3]
.sym 9703 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[4]
.sym 9704 vga.count_h[2]
.sym 9705 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[5]
.sym 9706 vga.count_h[5]
.sym 9707 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 9708 vga.count_h[4]
.sym 9709 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[7]
.sym 9714 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 9717 vga.count_h[7]
.sym 9720 vga.ball_pos_h[0]
.sym 9727 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[1]
.sym 9729 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 9730 vga.ball_pos_h[0]
.sym 9733 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[2]
.sym 9735 vga.count_h[1]
.sym 9736 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 9739 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[3]
.sym 9741 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 9742 vga.count_h[2]
.sym 9745 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[4]
.sym 9747 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 9748 vga.count_h[3]
.sym 9751 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[5]
.sym 9753 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[4]
.sym 9754 vga.count_h[4]
.sym 9757 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[6]
.sym 9759 vga.count_h[5]
.sym 9760 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[5]
.sym 9763 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[7]
.sym 9765 vga.count_h[6]
.sym 9766 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[6]
.sym 9769 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[8]
.sym 9771 vga.count_h[7]
.sym 9772 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[7]
.sym 9813 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 9828 vga.count_h[1]
.sym 9833 vga.count_h[4]
.sym 9834 vga.count_h[6]
.sym 9835 vga.count_h[5]
.sym 9836 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 9837 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[8]
.sym 9844 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[9]
.sym 9848 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 9849 vga.count_h[9]
.sym 9855 vga.count_h[8]
.sym 9859 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[8]
.sym 9863 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[10]
.sym 9874 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[9]
.sym 9876 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[8]
.sym 9877 vga.count_h[8]
.sym 9880 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[10]
.sym 9882 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[9]
.sym 9883 vga.count_h[9]
.sym 9886 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[11]
.sym 9888 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[10]
.sym 9892 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[12]
.sym 9894 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 9898 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[13]
.sym 9901 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 9904 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[14]
.sym 9906 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 9910 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[15]
.sym 9913 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 9916 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[16]
.sym 9918 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 9971 $PACKER_VCC_NET
.sym 9975 vga.count_h[9]
.sym 9982 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 9984 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[16]
.sym 10000 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 10021 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[17]
.sym 10024 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 10027 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[18]
.sym 10029 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 10033 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[19]
.sym 10036 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 10039 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[20]
.sym 10041 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 10045 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[21]
.sym 10048 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 10051 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[22]
.sym 10053 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 10057 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[23]
.sym 10060 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 10063 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[24]
.sym 10065 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 10095 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 10120 $PACKER_VCC_NET
.sym 10121 vga.count_h[1]
.sym 10123 vga.count_h[2]
.sym 10125 vga.count_h[3]
.sym 10127 vga.count_h[4]
.sym 10129 vga.count_h[5]
.sym 10131 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[24]
.sym 10144 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 10168 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[25]
.sym 10170 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 10174 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[26]
.sym 10177 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 10180 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[27]
.sym 10182 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 10186 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[28]
.sym 10189 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 10192 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[29]
.sym 10194 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 10198 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[30]
.sym 10201 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 10204 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO[31]
.sym 10206 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 10210 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 10213 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 10266 vga.count_h[8]
.sym 10267 vga.count_h[6]
.sym 10268 vga.count_h[9]
.sym 10269 vga.count_h[7]
.sym 10273 vga.count_h[1]
.sym 10275 vga.count_h[2]
.sym 10277 vga.count_h[3]
.sym 10278 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 10283 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 10289 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 10302 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 10303 vga.count_h_ball_SB_DFFSR_Q_R
.sym 10316 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 10317 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 10318 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 10319 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 10363 P1B9$SB_IO_OUT_$glb_clk
.sym 10364 vga.count_h_ball_SB_DFFSR_Q_R
.sym 10391 vga.count_h_paddle_r
.sym 10394 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 10395 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 10401 vga.count_h_ball
.sym 10413 vga.count_h[4]
.sym 10415 vga.count_h[5]
.sym 10416 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 10417 vga.count_h[6]
.sym 10418 vga.count_h[8]
.sym 10419 vga.count_h[7]
.sym 10420 vga.count_h[9]
.sym 10423 vga.count_h[1]
.sym 10433 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10434 vga.count_h[4]
.sym 10437 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 10441 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10445 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 10448 vga.count_h[2]
.sym 10449 vga.count_h[3]
.sym 10452 vga.count_h[6]
.sym 10455 vga.count_h[1]
.sym 10459 vga.count_h[5]
.sym 10461 vga.count_h[7]
.sym 10462 $nextpnr_ICESTORM_LC_80$O
.sym 10464 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 10468 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 10469 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10470 vga.count_h[1]
.sym 10472 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 10474 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 10475 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10477 vga.count_h[2]
.sym 10478 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 10480 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 10481 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10483 vga.count_h[3]
.sym 10484 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 10486 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 10487 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10489 vga.count_h[4]
.sym 10490 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 10492 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 10493 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10494 vga.count_h[5]
.sym 10496 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 10498 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 10499 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10501 vga.count_h[6]
.sym 10502 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 10504 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 10505 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10506 vga.count_h[7]
.sym 10508 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 10510 P1B9$SB_IO_OUT_$glb_clk
.sym 10511 rst_$glb_sr
.sym 10550 vga.count_h[5]
.sym 10556 vga.count_h[3]
.sym 10558 vga.count_h[4]
.sym 10561 vga.count_h[2]
.sym 10563 vga.count_h[3]
.sym 10568 vga.count_h_ball_SB_DFFSR_Q_R
.sym 10570 vga.count_h[9]
.sym 10571 vga.count_h[7]
.sym 10572 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 10577 vga.count_h[8]
.sym 10591 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 10592 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 10594 vga.count_h[9]
.sym 10599 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 10600 rst
.sym 10602 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 10604 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10609 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 10610 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10612 vga.count_h[8]
.sym 10613 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 10616 vga.count_h[9]
.sym 10617 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10619 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 10628 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 10629 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 10631 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 10640 rst
.sym 10641 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 10642 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 10643 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 10653 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10655 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 10657 P1B9$SB_IO_OUT_$glb_clk
.sym 10658 rst_$glb_sr
.sym 10683 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 10684 rst_counter[4]
.sym 10685 rst_counter[5]
.sym 10687 rst_counter[6]
.sym 10688 rst_counter[7]
.sym 10690 rst_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 10695 vga.count_h[8]
.sym 10696 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 10697 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 10699 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 10700 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 10702 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 10703 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 10705 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 10707 locked_SB_LUT4_I3_O
.sym 10708 $PACKER_VCC_NET
.sym 10714 locked_SB_LUT4_I3_O
.sym 10717 rst
.sym 10724 vga.count_h[8]
.sym 10725 vga.count_h[9]
.sym 10726 vga.count_h[5]
.sym 10732 $PACKER_VCC_NET
.sym 10733 vga.count_h[4]
.sym 10737 vga.count_h[6]
.sym 10739 vga.count_h[7]
.sym 10751 vga.blank_h_SB_DFFESS_Q_E
.sym 10756 $nextpnr_ICESTORM_LC_11$O
.sym 10759 vga.count_h[4]
.sym 10762 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 10764 vga.count_h[5]
.sym 10765 $PACKER_VCC_NET
.sym 10768 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 10770 $PACKER_VCC_NET
.sym 10771 vga.count_h[6]
.sym 10774 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 10776 vga.count_h[7]
.sym 10780 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[4]
.sym 10782 $PACKER_VCC_NET
.sym 10783 vga.count_h[8]
.sym 10786 $nextpnr_ICESTORM_LC_12$I3
.sym 10789 vga.count_h[9]
.sym 10792 $nextpnr_ICESTORM_LC_12$COUT
.sym 10794 $PACKER_VCC_NET
.sym 10796 $nextpnr_ICESTORM_LC_12$I3
.sym 10802 $nextpnr_ICESTORM_LC_12$COUT
.sym 10803 vga.blank_h_SB_DFFESS_Q_E
.sym 10804 P1B9$SB_IO_OUT_$glb_clk
.sym 10805 rst_$glb_sr
.sym 10831 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 10832 rst_counter_SB_LUT4_O_6_I3
.sym 10833 rst_counter_SB_LUT4_O_5_I3
.sym 10834 rst_counter_SB_LUT4_O_4_I3
.sym 10835 rst_counter_SB_LUT4_O_3_I3
.sym 10836 rst_counter_SB_LUT4_O_2_I3
.sym 10837 rst_counter_SB_LUT4_O_1_I3
.sym 10846 vga.count_h[5]
.sym 10864 rst_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 10874 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 10879 vga.count_h[8]
.sym 10884 rst
.sym 10885 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 10886 $PACKER_VCC_NET
.sym 10889 vga.count_h[7]
.sym 10890 vga.count_h[9]
.sym 10893 rst_counter_SB_LUT4_O_2_I3
.sym 10903 $nextpnr_ICESTORM_LC_5$O
.sym 10906 vga.count_h[7]
.sym 10909 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 10911 $PACKER_VCC_NET
.sym 10912 vga.count_h[8]
.sym 10915 $nextpnr_ICESTORM_LC_6$I3
.sym 10917 vga.count_h[9]
.sym 10921 $nextpnr_ICESTORM_LC_6$COUT
.sym 10923 $PACKER_VCC_NET
.sym 10925 $nextpnr_ICESTORM_LC_6$I3
.sym 10928 rst
.sym 10931 $nextpnr_ICESTORM_LC_6$COUT
.sym 10937 rst_counter_SB_LUT4_O_2_I3
.sym 10946 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 10947 rst
.sym 10948 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 10977 rst_counter_SB_LUT4_O_I3
.sym 10978 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 10979 rst_counter[9]
.sym 10980 rst_counter[1]
.sym 10981 rst_counter[8]
.sym 10982 rst_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 10983 rst_SB_DFF_Q_D[0]
.sym 10984 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 10995 $PACKER_VCC_NET
.sym 10999 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 11025 rst_counter_SB_LUT4_O_1_I3
.sym 11040 rst_SB_DFF_Q_D[0]
.sym 11043 P1B10$SB_IO_OUT
.sym 11051 P1B10$SB_IO_OUT
.sym 11053 rst_SB_DFF_Q_D[0]
.sym 11058 P1B10$SB_IO_OUT
.sym 11078 rst_counter_SB_LUT4_O_1_I3
.sym 11084 rst_SB_DFF_Q_D[0]
.sym 11098 P1B9$SB_IO_OUT_$glb_clk
.sym 11117 P1B10$SB_IO_OUT
.sym 11138 rst
.sym 11140 pll_PLL$nextnr_LOCK_lut_through_net
.sym 11144 locked_SB_LUT4_I3_O
.sym 13148 vga.ball_motion_l
.sym 13238 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 13240 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 13243 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 13272 vga.ball_pos_h[0]
.sym 13361 vga.ball_pos_h[2]
.sym 13364 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 13365 vga.ball_pos_h[1]
.sym 13366 vga.ball_pos_h[3]
.sym 13367 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 13368 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 13386 vga.ball_pos_h[1]
.sym 13406 vga.ball_pos_h[7]
.sym 13408 vga.ball_pos_h[6]
.sym 13414 vga.ball_pos_h[5]
.sym 13416 vga.ball_pos_h[4]
.sym 13420 $PACKER_VCC_NET
.sym 13422 vga.ball_pos_h[1]
.sym 13423 vga.ball_pos_h[3]
.sym 13426 vga.ball_pos_h[2]
.sym 13428 $PACKER_VCC_NET
.sym 13432 vga.ball_pos_h[0]
.sym 13434 $nextpnr_ICESTORM_LC_20$O
.sym 13436 vga.ball_pos_h[0]
.sym 13440 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 13442 vga.ball_pos_h[1]
.sym 13443 $PACKER_VCC_NET
.sym 13446 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 13448 vga.ball_pos_h[2]
.sym 13449 $PACKER_VCC_NET
.sym 13450 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 13452 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 13454 $PACKER_VCC_NET
.sym 13455 vga.ball_pos_h[3]
.sym 13456 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 13458 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 13460 vga.ball_pos_h[4]
.sym 13461 $PACKER_VCC_NET
.sym 13462 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 13464 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 13466 $PACKER_VCC_NET
.sym 13467 vga.ball_pos_h[5]
.sym 13468 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 13470 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 13472 $PACKER_VCC_NET
.sym 13473 vga.ball_pos_h[6]
.sym 13474 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 13476 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 13478 vga.ball_pos_h[7]
.sym 13479 $PACKER_VCC_NET
.sym 13480 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 13486 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 13487 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 13488 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 13489 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 13490 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 13491 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 13498 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 13503 vga.ball_pos_h[2]
.sym 13512 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[9]
.sym 13515 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 13520 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 13525 vga.ball_pos_h[2]
.sym 13533 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 13535 vga.ball_pos_h[8]
.sym 13537 vga.ball_pos_h[1]
.sym 13539 vga.ball_pos_h[9]
.sym 13546 $PACKER_VCC_NET
.sym 13547 $PACKER_VCC_NET
.sym 13554 vga.ball_motion_l
.sym 13557 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 13559 vga.ball_pos_h[8]
.sym 13560 $PACKER_VCC_NET
.sym 13561 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 13564 vga.ball_pos_h[9]
.sym 13565 vga.ball_motion_l
.sym 13566 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 13567 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 13571 vga.ball_pos_h[1]
.sym 13572 vga.ball_pos_h[2]
.sym 13600 $PACKER_VCC_NET
.sym 13601 vga.ball_pos_h[2]
.sym 13602 vga.ball_pos_h[1]
.sym 13607 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[9]
.sym 13608 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 13609 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 13610 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 13612 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 13613 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 13619 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 13621 vga.ball_pos_h[8]
.sym 13632 vga.count_h[7]
.sym 13639 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 13640 vga.ball_motion_l
.sym 13642 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 13648 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 13650 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 13651 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 13652 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 13653 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 13654 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 13655 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 13656 vga.ball_pos_h[1]
.sym 13658 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 13660 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[4]
.sym 13663 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[7]
.sym 13664 vga.count_h[2]
.sym 13666 vga.count_h[3]
.sym 13667 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 13669 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[5]
.sym 13670 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[6]
.sym 13672 vga.count_h[7]
.sym 13674 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 13675 vga.count_h[1]
.sym 13676 vga.ball_pos_h[0]
.sym 13677 vga.count_h[4]
.sym 13678 vga.count_h[6]
.sym 13679 vga.count_h[5]
.sym 13680 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[1]
.sym 13682 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 13683 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 13684 vga.ball_pos_h[0]
.sym 13686 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[2]
.sym 13688 vga.count_h[1]
.sym 13689 vga.ball_pos_h[1]
.sym 13692 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[3]
.sym 13694 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 13695 vga.count_h[2]
.sym 13696 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 13698 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[4]
.sym 13700 vga.count_h[3]
.sym 13701 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 13702 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 13704 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[5]
.sym 13706 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[4]
.sym 13707 vga.count_h[4]
.sym 13708 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 13710 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[6]
.sym 13712 vga.count_h[5]
.sym 13713 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[5]
.sym 13714 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 13716 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[7]
.sym 13718 vga.count_h[6]
.sym 13719 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[6]
.sym 13720 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 13722 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[8]
.sym 13724 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[7]
.sym 13725 vga.count_h[7]
.sym 13726 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 13730 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 13732 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 13733 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 13734 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 13743 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 13744 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 13745 vga.count_h[5]
.sym 13746 vga.count_h[1]
.sym 13748 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 13752 vga.count_h[6]
.sym 13753 vga.count_h[4]
.sym 13757 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 13761 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 13766 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[8]
.sym 13771 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[8]
.sym 13772 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[9]
.sym 13780 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 13784 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[9]
.sym 13785 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 13788 vga.count_h[8]
.sym 13793 vga.count_h[9]
.sym 13803 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[9]
.sym 13805 vga.count_h[8]
.sym 13806 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[8]
.sym 13807 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 13809 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[10]
.sym 13811 vga.count_h[9]
.sym 13812 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[9]
.sym 13813 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[9]
.sym 13815 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[11]
.sym 13818 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 13821 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[12]
.sym 13823 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 13827 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[13]
.sym 13830 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 13833 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[14]
.sym 13835 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 13839 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[15]
.sym 13842 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 13845 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[16]
.sym 13847 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 13868 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 13869 vga.count_h[9]
.sym 13886 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 13889 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[16]
.sym 13912 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 13926 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[17]
.sym 13929 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 13932 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[18]
.sym 13934 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 13938 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[19]
.sym 13941 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 13944 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[20]
.sym 13946 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 13950 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[21]
.sym 13953 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 13956 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[22]
.sym 13958 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 13962 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[23]
.sym 13965 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 13968 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[24]
.sym 13970 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 13978 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 13990 vga.count_v[7]
.sym 13992 vga.count_v[6]
.sym 13994 vga.count_h[5]
.sym 13995 vga.count_h[2]
.sym 13996 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 13997 vga.count_h[3]
.sym 13998 vga.count_h[1]
.sym 13999 vga.count_h[4]
.sym 14012 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[24]
.sym 14046 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 14049 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[25]
.sym 14052 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 14055 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[26]
.sym 14057 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 14061 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[27]
.sym 14064 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 14067 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[28]
.sym 14069 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 14073 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[29]
.sym 14076 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 14079 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[30]
.sym 14081 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 14085 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO[31]
.sym 14088 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 14091 $nextpnr_ICESTORM_LC_15$I3
.sym 14093 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 14113 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 14116 vga.count_h[9]
.sym 14119 vga.count_h[8]
.sym 14123 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 14124 vga.count_h[7]
.sym 14130 vga.count_h[4]
.sym 14132 vga.count_h[5]
.sym 14134 vga.count_h[6]
.sym 14135 $nextpnr_ICESTORM_LC_15$I3
.sym 14176 $nextpnr_ICESTORM_LC_15$I3
.sym 14223 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 14228 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 14235 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 14253 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 14276 $PACKER_VCC_NET
.sym 14282 vga.count_h[3]
.sym 14285 vga.count_h[6]
.sym 14286 vga.count_h[7]
.sym 14288 vga.count_h[1]
.sym 14289 vga.count_h[2]
.sym 14291 vga.count_h[4]
.sym 14292 vga.count_h[5]
.sym 14294 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 14295 $nextpnr_ICESTORM_LC_18$O
.sym 14298 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 14301 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 14303 vga.count_h[1]
.sym 14307 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 14309 vga.count_h[2]
.sym 14313 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 14315 $PACKER_VCC_NET
.sym 14316 vga.count_h[3]
.sym 14319 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 14321 vga.count_h[4]
.sym 14325 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 14327 vga.count_h[5]
.sym 14331 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 14334 vga.count_h[6]
.sym 14337 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 14339 $PACKER_VCC_NET
.sym 14340 vga.count_h[7]
.sym 14366 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 14381 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 14386 $PACKER_VCC_NET
.sym 14391 vga.count_h[5]
.sym 14395 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 14399 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 14400 vga.count_h[6]
.sym 14401 vga.count_h[7]
.sym 14406 vga.count_h_ball_SB_DFFSR_Q_R
.sym 14408 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 14410 vga.count_h[8]
.sym 14411 vga.count_h[9]
.sym 14416 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 14418 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 14420 vga.count_h[8]
.sym 14421 $PACKER_VCC_NET
.sym 14424 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 14426 vga.count_h[9]
.sym 14431 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 14433 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 14434 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 14449 vga.count_h[8]
.sym 14450 vga.count_h[9]
.sym 14451 vga.count_h[5]
.sym 14455 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 14456 vga.count_h[6]
.sym 14457 vga.count_h[7]
.sym 14458 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 14466 P1B9$SB_IO_OUT_$glb_clk
.sym 14467 vga.count_h_ball_SB_DFFSR_Q_R
.sym 14469 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 14470 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 14471 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 14473 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 14474 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 14475 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 14480 $PACKER_VCC_NET
.sym 14483 rst
.sym 14486 vga.count_h_paddle_r
.sym 14491 vga.count_v[6]
.sym 14493 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 14509 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 14511 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 14514 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 14517 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 14521 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 14523 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 14524 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 14525 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14530 $PACKER_VCC_NET
.sym 14538 $PACKER_VCC_NET
.sym 14541 $nextpnr_ICESTORM_LC_21$O
.sym 14544 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 14547 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 14550 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 14553 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 14555 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 14556 $PACKER_VCC_NET
.sym 14559 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 14561 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 14565 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[4]
.sym 14568 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14571 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[5]
.sym 14574 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 14577 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[6]
.sym 14579 $PACKER_VCC_NET
.sym 14580 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 14583 $nextpnr_ICESTORM_LC_22$I3
.sym 14586 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 14603 vga.count_h[6]
.sym 14605 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 14607 vga.count_h[2]
.sym 14609 vga.count_h[3]
.sym 14611 vga.count_h[1]
.sym 14613 vga.count_h[7]
.sym 14616 vga.count_h[4]
.sym 14618 vga.count_h[5]
.sym 14619 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 14620 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 14627 $nextpnr_ICESTORM_LC_22$I3
.sym 14634 rst_counter_SB_LUT4_O_6_I3
.sym 14635 rst_counter_SB_LUT4_O_5_I3
.sym 14636 rst_counter_SB_LUT4_O_4_I3
.sym 14637 rst_counter_SB_LUT4_O_3_I3
.sym 14668 $nextpnr_ICESTORM_LC_22$I3
.sym 14673 rst_counter_SB_LUT4_O_3_I3
.sym 14679 rst_counter_SB_LUT4_O_4_I3
.sym 14690 rst_counter_SB_LUT4_O_5_I3
.sym 14696 rst_counter_SB_LUT4_O_6_I3
.sym 14707 rst_counter_SB_LUT4_O_3_I3
.sym 14708 rst_counter_SB_LUT4_O_4_I3
.sym 14709 rst_counter_SB_LUT4_O_5_I3
.sym 14710 rst_counter_SB_LUT4_O_6_I3
.sym 14714 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 14715 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 14716 vga.score_r_pixels_SB_LUT4_I3_O[1]
.sym 14717 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 14718 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 14719 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 14720 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 14721 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 14727 vga.count_h[4]
.sym 14729 vga.blank_h
.sym 14730 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 14731 vga.count_h[5]
.sym 14732 vga.count_h[8]
.sym 14734 vga.count_h[9]
.sym 14735 vga.count_h[7]
.sym 14740 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 14748 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 14756 $PACKER_VCC_NET
.sym 14757 rst_counter[9]
.sym 14759 rst_counter[6]
.sym 14760 rst_counter[3]
.sym 14764 rst_counter[4]
.sym 14765 rst_counter[5]
.sym 14766 locked_SB_LUT4_I3_O
.sym 14767 rst_counter[8]
.sym 14768 rst_counter[7]
.sym 14773 $PACKER_VCC_NET
.sym 14775 rst_counter[2]
.sym 14787 $nextpnr_ICESTORM_LC_90$O
.sym 14790 rst_counter[9]
.sym 14793 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 14795 $PACKER_VCC_NET
.sym 14796 rst_counter[8]
.sym 14797 rst_counter[9]
.sym 14799 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 14801 $PACKER_VCC_NET
.sym 14802 rst_counter[7]
.sym 14803 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 14805 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 14807 rst_counter[6]
.sym 14808 $PACKER_VCC_NET
.sym 14809 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 14811 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 14813 rst_counter[5]
.sym 14814 $PACKER_VCC_NET
.sym 14815 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 14817 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 14819 rst_counter[4]
.sym 14820 $PACKER_VCC_NET
.sym 14821 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 14823 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 14825 rst_counter[3]
.sym 14826 $PACKER_VCC_NET
.sym 14827 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 14829 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 14831 rst_counter[2]
.sym 14832 $PACKER_VCC_NET
.sym 14833 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 14834 locked_SB_LUT4_I3_O
.sym 14835 P1B9$SB_IO_OUT_$glb_clk
.sym 14843 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 14844 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 14849 vga.count_h[2]
.sym 14850 vga.count_h_ball_SB_DFFSR_Q_R
.sym 14852 vga.count_h[9]
.sym 14853 vga.count_h[3]
.sym 14856 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 14858 vga.score_r_pixels_SB_LUT4_I3_O[2]
.sym 14873 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 14878 $PACKER_VCC_NET
.sym 14879 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 14883 rst_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 14884 rst_counter_SB_LUT4_O_2_I3
.sym 14885 rst_counter_SB_LUT4_O_1_I3
.sym 14886 $PACKER_VCC_NET
.sym 14887 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 14889 locked_SB_LUT4_I3_O
.sym 14892 rst_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 14894 rst_counter_SB_LUT4_O_I3
.sym 14904 rst_counter[9]
.sym 14905 rst_counter[1]
.sym 14909 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 14910 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 14912 $PACKER_VCC_NET
.sym 14913 rst_counter[1]
.sym 14914 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 14918 $PACKER_VCC_NET
.sym 14919 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 14920 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 14925 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 14932 rst_counter_SB_LUT4_O_I3
.sym 14935 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 14941 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 14942 rst_counter_SB_LUT4_O_2_I3
.sym 14943 rst_counter_SB_LUT4_O_1_I3
.sym 14944 rst_counter_SB_LUT4_O_I3
.sym 14947 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 14948 rst_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 14949 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 14950 rst_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 14953 rst_counter[9]
.sym 14957 locked_SB_LUT4_I3_O
.sym 14958 P1B9$SB_IO_OUT_$glb_clk
.sym 14969 locked_SB_LUT4_I3_O
.sym 16974 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 16976 $PACKER_VCC_NET
.sym 17070 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 17071 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 17072 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 17073 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 17074 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 17075 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 17076 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 17100 vga.ball_pos_h[0]
.sym 17115 vga.ball_motion_l
.sym 17128 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 17134 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 17135 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 17137 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 17144 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 17145 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 17146 vga.ball_motion_l
.sym 17155 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 17156 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 17158 vga.ball_motion_l
.sym 17173 vga.ball_motion_l
.sym 17174 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 17175 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 17192 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 17193 vga.ball_pos_h[9]
.sym 17194 vga.ball_pos_h[5]
.sym 17195 vga.ball_pos_h[4]
.sym 17196 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17197 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 17198 vga.ball_pos_h[7]
.sym 17199 vga.ball_pos_h[6]
.sym 17224 vga.ball_pos_v[1]
.sym 17226 vga.ball_pos_h[0]
.sym 17227 vga.ball_pos_h[9]
.sym 17233 vga.ball_motion_l
.sym 17235 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 17236 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 17241 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 17243 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 17245 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 17246 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 17247 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 17248 $PACKER_VCC_NET
.sym 17252 vga.ball_pos_h[0]
.sym 17253 vga.ball_pos_h[1]
.sym 17256 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 17261 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 17262 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 17266 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 17268 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 17269 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 17284 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 17285 vga.ball_motion_l
.sym 17286 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 17290 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 17291 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 17292 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 17296 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 17297 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 17298 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 17303 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 17304 vga.ball_motion_l
.sym 17305 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 17308 vga.ball_pos_h[0]
.sym 17309 $PACKER_VCC_NET
.sym 17311 vga.ball_pos_h[1]
.sym 17312 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 17313 P1B9$SB_IO_OUT_$glb_clk
.sym 17314 rst_$glb_sr
.sym 17315 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17316 vga.ball_pos_h[8]
.sym 17317 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 17318 vga.ball_pos_h[0]
.sym 17319 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 17320 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 17321 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 17322 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 17333 vga.ball_motion_l
.sym 17335 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 17336 vga.ball_pos_h[9]
.sym 17337 vga.ball_motion_l
.sym 17350 vga.ball_pos_h[8]
.sym 17356 vga.ball_pos_h[2]
.sym 17360 vga.ball_pos_h[1]
.sym 17361 vga.ball_pos_h[3]
.sym 17366 vga.ball_pos_h[5]
.sym 17367 vga.ball_pos_h[4]
.sym 17370 vga.ball_pos_h[7]
.sym 17371 vga.ball_pos_h[6]
.sym 17373 vga.ball_pos_h[8]
.sym 17381 $PACKER_VCC_NET
.sym 17386 $PACKER_VCC_NET
.sym 17388 $nextpnr_ICESTORM_LC_16$O
.sym 17391 vga.ball_pos_h[1]
.sym 17394 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 17396 vga.ball_pos_h[2]
.sym 17397 $PACKER_VCC_NET
.sym 17400 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 17402 vga.ball_pos_h[3]
.sym 17403 $PACKER_VCC_NET
.sym 17404 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 17406 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 17408 vga.ball_pos_h[4]
.sym 17409 $PACKER_VCC_NET
.sym 17410 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 17412 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 17414 vga.ball_pos_h[5]
.sym 17415 $PACKER_VCC_NET
.sym 17416 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 17418 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 17420 vga.ball_pos_h[6]
.sym 17421 $PACKER_VCC_NET
.sym 17422 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 17424 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 17426 vga.ball_pos_h[7]
.sym 17427 $PACKER_VCC_NET
.sym 17428 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 17430 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 17432 $PACKER_VCC_NET
.sym 17433 vga.ball_pos_h[8]
.sym 17434 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 17440 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[3]
.sym 17441 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[4]
.sym 17442 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[5]
.sym 17443 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[6]
.sym 17444 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[7]
.sym 17445 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[8]
.sym 17449 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 17453 vga.ball_pos_h[0]
.sym 17458 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 17462 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 17464 vga.ball_pos_h[0]
.sym 17467 $PACKER_VCC_NET
.sym 17468 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 17469 vga.count_h[2]
.sym 17471 vga.count_h[3]
.sym 17472 $PACKER_VCC_NET
.sym 17474 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 17481 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 17482 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 17483 vga.count_h[4]
.sym 17484 vga.count_h[6]
.sym 17485 vga.count_h[2]
.sym 17486 vga.count_h[1]
.sym 17487 vga.ball_pos_h[1]
.sym 17490 vga.ball_pos_h[0]
.sym 17491 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 17492 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 17493 vga.count_h[5]
.sym 17494 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 17495 vga.count_h[3]
.sym 17497 vga.ball_pos_h[9]
.sym 17498 $PACKER_VCC_NET
.sym 17502 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 17506 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 17511 $nextpnr_ICESTORM_LC_17$I3
.sym 17513 $PACKER_VCC_NET
.sym 17514 vga.ball_pos_h[9]
.sym 17515 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 17521 $nextpnr_ICESTORM_LC_17$I3
.sym 17524 vga.count_h[4]
.sym 17525 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 17526 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 17530 vga.count_h[5]
.sym 17531 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 17532 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 17533 vga.count_h[3]
.sym 17542 vga.count_h[6]
.sym 17543 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 17544 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 17545 vga.count_h[2]
.sym 17548 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 17549 vga.count_h[1]
.sym 17550 vga.ball_pos_h[0]
.sym 17551 vga.ball_pos_h[1]
.sym 17561 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 17562 vga.count_h_ball_SB_LUT4_I1_I3[3]
.sym 17563 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17564 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17566 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17567 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 17568 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17569 vga.ball_pos_v[1]
.sym 17573 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 17575 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 17577 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 17579 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 17581 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 17591 vga.count_h[8]
.sym 17593 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 17602 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[9]
.sym 17604 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 17607 vga.count_h[7]
.sym 17608 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 17609 vga.count_h[9]
.sym 17611 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 17612 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 17614 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 17615 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 17616 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 17617 vga.count_h[8]
.sym 17620 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 17624 vga.ball_pos_h[0]
.sym 17626 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 17635 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[9]
.sym 17636 vga.count_h[9]
.sym 17637 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 17638 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 17647 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 17648 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 17649 vga.ball_pos_h[0]
.sym 17650 vga.count_h[7]
.sym 17653 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 17654 vga.count_h[8]
.sym 17655 vga.count_h[7]
.sym 17656 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 17659 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 17660 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 17661 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 17662 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 17725 vga.count_h[2]
.sym 17726 vga.count_h[5]
.sym 17727 vga.count_h[6]
.sym 17729 vga.count_h[4]
.sym 17730 vga.count_h[1]
.sym 17735 vga.count_h[3]
.sym 17736 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 17737 $PACKER_VCC_NET
.sym 17738 vga.count_h[7]
.sym 17750 $PACKER_VCC_NET
.sym 17757 $nextpnr_ICESTORM_LC_23$O
.sym 17760 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 17763 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 17765 $PACKER_VCC_NET
.sym 17766 vga.count_h[1]
.sym 17769 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 17771 $PACKER_VCC_NET
.sym 17772 vga.count_h[2]
.sym 17775 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 17777 $PACKER_VCC_NET
.sym 17778 vga.count_h[3]
.sym 17781 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 17784 vga.count_h[4]
.sym 17787 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 17790 vga.count_h[5]
.sym 17793 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 17796 vga.count_h[6]
.sym 17799 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 17801 vga.count_h[7]
.sym 17802 $PACKER_VCC_NET
.sym 17808 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 17821 vga.count_h[6]
.sym 17826 vga.count_h[7]
.sym 17829 vga.ball_motion_l
.sym 17843 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 17851 vga.count_h[8]
.sym 17854 vga.count_h[9]
.sym 17877 $PACKER_VCC_NET
.sym 17880 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 17882 vga.count_h[8]
.sym 17883 $PACKER_VCC_NET
.sym 17886 $nextpnr_ICESTORM_LC_24$I3
.sym 17888 vga.count_h[9]
.sym 17896 $nextpnr_ICESTORM_LC_24$I3
.sym 17933 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 17934 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17935 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17937 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17946 vga.count_h_ball_SB_LUT4_I1_O[1]
.sym 17954 vga.count_v[6]
.sym 17955 vga.count_v[3]
.sym 17956 vga.count_h[2]
.sym 17958 vga.count_h[3]
.sym 17959 vga.count_v[7]
.sym 17960 vga.count_h[6]
.sym 17962 vga.count_h[7]
.sym 17963 $PACKER_VCC_NET
.sym 17965 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 17973 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 17974 $PACKER_VCC_NET
.sym 17975 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17983 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 17987 $PACKER_VCC_NET
.sym 17991 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17992 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17998 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 17999 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 18002 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 18003 $nextpnr_ICESTORM_LC_13$O
.sym 18005 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 18009 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 18011 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 18012 $PACKER_VCC_NET
.sym 18015 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_I3[2]
.sym 18017 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 18018 $PACKER_VCC_NET
.sym 18021 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_I3[3]
.sym 18023 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 18024 $PACKER_VCC_NET
.sym 18027 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_I3[4]
.sym 18029 $PACKER_VCC_NET
.sym 18030 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 18033 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_I3[5]
.sym 18036 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 18039 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_I3[6]
.sym 18042 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 18045 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_I3[7]
.sym 18047 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 18054 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 18055 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 18057 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 18058 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 18059 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 18060 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 18067 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 18071 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 18077 vga.count_h[9]
.sym 18083 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18087 vga.count_h[8]
.sym 18088 vga.count_v[8]
.sym 18089 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_I3[7]
.sym 18094 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18097 vga.count_h[4]
.sym 18099 vga.count_h[5]
.sym 18115 vga.count_v[3]
.sym 18116 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 18124 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 18126 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 18129 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18133 vga.count_v[3]
.sym 18134 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 18135 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 18136 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 18164 vga.count_h[4]
.sym 18166 vga.count_h[5]
.sym 18177 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18178 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 18179 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 18180 $PACKER_VCC_NET
.sym 18181 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 18182 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 18183 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 18184 vga.count_v[0]
.sym 18192 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 18198 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18200 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 18201 $PACKER_VCC_NET
.sym 18209 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 18211 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18222 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 18230 $PACKER_VCC_NET
.sym 18234 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18235 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 18236 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 18237 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 18242 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 18243 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 18244 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 18245 $PACKER_VCC_NET
.sym 18249 $nextpnr_ICESTORM_LC_19$O
.sym 18251 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 18255 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_I3[1]
.sym 18257 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 18261 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_I3[2]
.sym 18264 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 18267 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_I3[3]
.sym 18269 $PACKER_VCC_NET
.sym 18270 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 18273 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_I3[4]
.sym 18275 $PACKER_VCC_NET
.sym 18276 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 18279 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_I3[5]
.sym 18282 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18285 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_I3[6]
.sym 18287 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 18291 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_I3[7]
.sym 18293 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 18294 $PACKER_VCC_NET
.sym 18300 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 18301 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 18302 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 18303 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 18311 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 18313 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 18314 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 18315 vga.count_h[7]
.sym 18318 vga.count_v[5]
.sym 18319 vga.count_v[7]
.sym 18323 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 18325 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 18326 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 18327 $PACKER_VCC_NET
.sym 18329 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 18333 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 18334 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 18335 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_I3[7]
.sym 18341 vga.count_h[3]
.sym 18345 vga.count_h[7]
.sym 18351 vga.count_h[1]
.sym 18353 vga.count_h[6]
.sym 18354 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 18355 vga.count_h[2]
.sym 18356 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 18358 vga.count_h[9]
.sym 18361 vga.count_h[4]
.sym 18363 vga.count_h[5]
.sym 18364 vga.count_h[8]
.sym 18366 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 18367 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 18370 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 18372 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 18375 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 18379 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 18380 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 18381 vga.count_h[5]
.sym 18382 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 18385 vga.count_h[2]
.sym 18386 vga.count_h[3]
.sym 18388 vga.count_h[4]
.sym 18391 vga.count_h[8]
.sym 18392 vga.count_h[9]
.sym 18393 vga.count_h[7]
.sym 18394 vga.count_h[6]
.sym 18404 vga.count_h[1]
.sym 18410 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 18411 vga.count_h[1]
.sym 18412 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 18415 vga.count_h[3]
.sym 18416 vga.count_h[1]
.sym 18417 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 18418 vga.count_h[2]
.sym 18423 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 18424 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 18425 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 18426 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 18427 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 18428 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 18429 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 18436 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 18437 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 18442 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 18445 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 18446 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 18447 vga.count_h[1]
.sym 18448 vga.count_h[7]
.sym 18449 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 18451 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 18452 vga.count_h[1]
.sym 18453 vga.count_h[6]
.sym 18454 vga.count_h[2]
.sym 18455 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18456 vga.count_h[3]
.sym 18465 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 18467 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 18468 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 18472 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 18474 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 18481 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18483 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 18485 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 18487 $PACKER_VCC_NET
.sym 18495 $nextpnr_ICESTORM_LC_25$O
.sym 18497 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 18501 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_I3[1]
.sym 18503 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 18504 $PACKER_VCC_NET
.sym 18507 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_I3[2]
.sym 18509 $PACKER_VCC_NET
.sym 18510 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 18513 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_I3[3]
.sym 18515 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 18516 $PACKER_VCC_NET
.sym 18519 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_I3[4]
.sym 18522 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 18525 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_I3[5]
.sym 18527 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18531 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_I3[6]
.sym 18534 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 18537 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_I3[7]
.sym 18539 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 18540 $PACKER_VCC_NET
.sym 18570 vga.count_h[9]
.sym 18575 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 18579 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 18580 vga.count_h[8]
.sym 18581 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_I3[7]
.sym 18586 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 18587 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 18589 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 18590 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 18591 vga.count_h[2]
.sym 18593 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 18595 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 18596 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 18600 vga.count_h[9]
.sym 18601 vga.count_h[3]
.sym 18602 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 18605 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 18606 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 18607 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 18609 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 18610 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 18611 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 18612 vga.count_h[1]
.sym 18613 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 18616 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 18618 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 18621 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 18622 vga.count_h[9]
.sym 18625 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 18626 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 18627 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 18628 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 18631 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 18632 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 18633 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 18634 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 18637 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 18638 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 18639 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 18643 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 18644 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 18645 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 18646 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 18649 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 18650 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 18651 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 18652 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 18655 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 18656 vga.count_h[2]
.sym 18657 vga.count_h[3]
.sym 18658 vga.count_h[1]
.sym 18661 vga.count_h[2]
.sym 18662 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 18663 vga.count_h[1]
.sym 18664 vga.count_h[3]
.sym 18668 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 18670 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 18671 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 18672 vga.hs_out
.sym 18673 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 18675 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 18680 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 18684 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 18686 vga.score_r_pixels_SB_LUT4_I3_O[1]
.sym 18711 vga.count_h[5]
.sym 18717 vga.count_h[4]
.sym 18720 vga.count_h[7]
.sym 18723 vga.count_h[6]
.sym 18730 vga.count_h[9]
.sym 18733 $PACKER_VCC_NET
.sym 18735 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 18740 vga.count_h[8]
.sym 18741 $nextpnr_ICESTORM_LC_3$O
.sym 18743 vga.count_h[4]
.sym 18747 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 18749 vga.count_h[5]
.sym 18753 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 18755 vga.count_h[6]
.sym 18759 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 18761 vga.count_h[7]
.sym 18765 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 18767 $PACKER_VCC_NET
.sym 18768 vga.count_h[8]
.sym 18771 $nextpnr_ICESTORM_LC_4$I3
.sym 18774 vga.count_h[9]
.sym 18777 $nextpnr_ICESTORM_LC_4$COUT
.sym 18779 $PACKER_VCC_NET
.sym 18781 $nextpnr_ICESTORM_LC_4$I3
.sym 18784 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 18787 $nextpnr_ICESTORM_LC_4$COUT
.sym 18802 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 18803 rst
.sym 18815 $PACKER_VCC_NET
.sym 18817 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 18820 vga.hs_out_SB_DFFSR_Q_R
.sym 20926 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 20930 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 20931 vga.ball_pos_h[9]
.sym 20944 vga.ball_pos_h[4]
.sym 20947 vga.ball_pos_h[7]
.sym 20951 vga.ball_pos_h[5]
.sym 20956 vga.ball_pos_h[6]
.sym 20957 vga.ball_pos_h[2]
.sym 20963 vga.ball_pos_h[0]
.sym 20969 vga.ball_pos_h[1]
.sym 20970 vga.ball_pos_h[3]
.sym 20973 $nextpnr_ICESTORM_LC_88$O
.sym 20976 vga.ball_pos_h[0]
.sym 20979 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 20982 vga.ball_pos_h[1]
.sym 20983 vga.ball_pos_h[0]
.sym 20985 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 20988 vga.ball_pos_h[2]
.sym 20989 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 20991 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 20993 vga.ball_pos_h[3]
.sym 20995 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 20997 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 20999 vga.ball_pos_h[4]
.sym 21001 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 21003 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 21006 vga.ball_pos_h[5]
.sym 21007 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 21009 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 21012 vga.ball_pos_h[6]
.sym 21013 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 21015 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 21017 vga.ball_pos_h[7]
.sym 21019 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 21023 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 21024 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 21025 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 21026 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 21030 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 21058 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 21059 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 21064 vga.ball_pos_h[2]
.sym 21065 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 21067 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 21068 vga.ball_pos_h[1]
.sym 21069 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 21070 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 21071 vga.ball_pos_h[6]
.sym 21073 vga.ball_pos_h[8]
.sym 21074 vga.ball_pos_h[5]
.sym 21075 vga.ball_pos_h[0]
.sym 21076 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 21077 vga.ball_pos_h[3]
.sym 21078 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 21079 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 21081 vga.ball_pos_h[9]
.sym 21083 vga.ball_pos_h[4]
.sym 21086 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 21087 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 21089 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 21090 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 21095 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 21096 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 21099 vga.ball_pos_h[8]
.sym 21100 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 21103 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 21104 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 21105 vga.ball_pos_h[9]
.sym 21106 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 21109 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 21111 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 21112 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 21115 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 21117 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 21118 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 21121 vga.ball_pos_h[0]
.sym 21122 vga.ball_pos_h[6]
.sym 21123 vga.ball_pos_h[1]
.sym 21124 vga.ball_pos_h[9]
.sym 21127 vga.ball_pos_h[4]
.sym 21128 vga.ball_pos_h[2]
.sym 21129 vga.ball_pos_h[5]
.sym 21130 vga.ball_pos_h[3]
.sym 21133 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 21134 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 21135 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 21136 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 21140 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 21141 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 21142 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 21143 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 21144 P1B9$SB_IO_OUT_$glb_clk
.sym 21145 rst_$glb_sr
.sym 21148 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 21149 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 21150 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 21151 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 21152 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 21153 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 21161 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 21165 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 21169 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 21172 vga.count_v[0]
.sym 21178 vga.ball_pos_v[1]
.sym 21179 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 21181 vga.count_v[0]
.sym 21187 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 21190 vga.ball_pos_h[4]
.sym 21191 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 21193 vga.ball_pos_h[7]
.sym 21194 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 21195 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 21196 vga.ball_pos_h[9]
.sym 21197 vga.ball_pos_h[5]
.sym 21198 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 21199 vga.ball_pos_v[1]
.sym 21200 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 21202 vga.ball_pos_h[6]
.sym 21203 vga.ball_pos_h[2]
.sym 21204 vga.ball_pos_h[8]
.sym 21206 vga.ball_pos_h[0]
.sym 21208 vga.ball_motion_l
.sym 21209 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21210 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21211 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 21212 $PACKER_VCC_NET
.sym 21215 vga.ball_pos_h[1]
.sym 21216 vga.ball_pos_h[3]
.sym 21218 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 21221 vga.ball_pos_h[8]
.sym 21222 vga.ball_pos_h[7]
.sym 21226 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 21227 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 21228 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 21229 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 21232 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 21233 vga.ball_pos_v[1]
.sym 21234 $PACKER_VCC_NET
.sym 21239 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 21240 vga.ball_pos_h[0]
.sym 21245 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21246 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21247 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 21250 vga.ball_motion_l
.sym 21251 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 21256 vga.ball_pos_h[6]
.sym 21257 vga.ball_pos_h[1]
.sym 21258 vga.ball_pos_h[9]
.sym 21259 vga.ball_pos_h[0]
.sym 21262 vga.ball_pos_h[4]
.sym 21263 vga.ball_pos_h[3]
.sym 21264 vga.ball_pos_h[5]
.sym 21265 vga.ball_pos_h[2]
.sym 21266 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 21267 P1B9$SB_IO_OUT_$glb_clk
.sym 21268 rst_$glb_sr
.sym 21269 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 21283 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 21286 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 21291 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 21293 vga.count_v[1]
.sym 21294 vga.ball_motion_l
.sym 21295 vga.count_v[0]
.sym 21296 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 21297 $PACKER_VCC_NET
.sym 21298 vga.count_v[5]
.sym 21300 vga.count_v[3]
.sym 21303 vga.count_v[3]
.sym 21313 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 21315 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 21319 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 21321 vga.ball_pos_v[1]
.sym 21325 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 21327 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 21329 $PACKER_VCC_NET
.sym 21330 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 21337 $PACKER_VCC_NET
.sym 21338 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 21342 $nextpnr_ICESTORM_LC_37$O
.sym 21345 vga.ball_pos_v[1]
.sym 21348 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 21350 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 21351 $PACKER_VCC_NET
.sym 21354 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 21356 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 21357 $PACKER_VCC_NET
.sym 21358 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 21360 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 21362 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 21363 $PACKER_VCC_NET
.sym 21364 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 21366 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 21368 $PACKER_VCC_NET
.sym 21369 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 21370 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 21372 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 21374 $PACKER_VCC_NET
.sym 21375 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 21376 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 21378 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 21380 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 21381 $PACKER_VCC_NET
.sym 21382 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 21384 $nextpnr_ICESTORM_LC_38$I3
.sym 21386 $PACKER_VCC_NET
.sym 21387 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 21388 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 21415 vga.ball_pos_v[1]
.sym 21422 vga.count_v[6]
.sym 21423 vga.count_v[8]
.sym 21425 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 21426 vga.count_h_ball_SB_LUT4_I1_I3[3]
.sym 21428 $nextpnr_ICESTORM_LC_38$I3
.sym 21434 $PACKER_VCC_NET
.sym 21436 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[4]
.sym 21437 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[5]
.sym 21438 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[6]
.sym 21439 vga.count_v[8]
.sym 21440 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[8]
.sym 21442 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 21443 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[3]
.sym 21444 vga.count_v[0]
.sym 21445 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 21447 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[7]
.sym 21448 vga.count_v[6]
.sym 21449 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 21450 vga.ball_pos_v[1]
.sym 21452 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 21453 vga.count_v[1]
.sym 21454 vga.count_v[7]
.sym 21456 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 21458 vga.count_v[5]
.sym 21459 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 21460 vga.count_v[3]
.sym 21462 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 21463 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 21464 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 21465 $nextpnr_ICESTORM_LC_38$COUT
.sym 21467 $PACKER_VCC_NET
.sym 21469 $nextpnr_ICESTORM_LC_38$I3
.sym 21472 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 21473 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 21474 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 21475 $nextpnr_ICESTORM_LC_38$COUT
.sym 21478 vga.count_v[1]
.sym 21479 vga.ball_pos_v[1]
.sym 21480 vga.count_v[3]
.sym 21481 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[3]
.sym 21484 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[4]
.sym 21485 vga.count_v[5]
.sym 21486 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 21487 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[5]
.sym 21496 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[6]
.sym 21497 vga.count_v[6]
.sym 21498 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[8]
.sym 21499 vga.count_v[8]
.sym 21502 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 21503 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 21504 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 21505 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 21508 vga.count_v[7]
.sym 21509 vga.count_v[0]
.sym 21510 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[7]
.sym 21511 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 21528 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 21539 vga.count_v[5]
.sym 21540 vga.count_v[7]
.sym 21549 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 21564 $PACKER_VCC_NET
.sym 21565 vga.count_v[1]
.sym 21566 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 21567 vga.count_v[0]
.sym 21568 vga.count_v[5]
.sym 21574 vga.count_v[6]
.sym 21575 vga.count_v[3]
.sym 21578 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 21582 vga.count_v[7]
.sym 21588 $nextpnr_ICESTORM_LC_29$O
.sym 21591 vga.count_v[0]
.sym 21594 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 21596 vga.count_v[1]
.sym 21597 $PACKER_VCC_NET
.sym 21600 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 21602 $PACKER_VCC_NET
.sym 21603 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 21606 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 21609 vga.count_v[3]
.sym 21612 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[4]
.sym 21614 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 21618 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[5]
.sym 21621 vga.count_v[5]
.sym 21624 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[6]
.sym 21627 vga.count_v[6]
.sym 21630 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[7]
.sym 21633 vga.count_v[7]
.sym 21638 vga.count_h_ball_SB_LUT4_I1_I2[31]
.sym 21643 vga.count_h_ball_SB_LUT4_I1_O[1]
.sym 21651 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 21659 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 21660 $PACKER_VCC_NET
.sym 21663 vga.count_h_ball
.sym 21664 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 21674 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[7]
.sym 21693 vga.count_v[8]
.sym 21711 $nextpnr_ICESTORM_LC_30$I3
.sym 21713 vga.count_v[8]
.sym 21721 $nextpnr_ICESTORM_LC_30$I3
.sym 21762 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 21763 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 21767 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21783 vga.count_h_ball_SB_LUT4_I1_I0[10]
.sym 21785 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 21786 vga.ball_motion_l
.sym 21791 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21792 vga.count_v[5]
.sym 21793 $PACKER_VCC_NET
.sym 21794 vga.count_v[1]
.sym 21796 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 21804 $PACKER_VCC_NET
.sym 21805 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 21811 vga.count_v[5]
.sym 21814 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 21818 vga.count_v[3]
.sym 21819 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 21821 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 21822 vga.count_v[7]
.sym 21823 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21824 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21825 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21826 $PACKER_VCC_NET
.sym 21828 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 21830 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21834 $nextpnr_ICESTORM_LC_73$O
.sym 21836 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 21840 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 21842 $PACKER_VCC_NET
.sym 21843 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 21846 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 21848 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 21849 $PACKER_VCC_NET
.sym 21852 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 21855 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 21856 vga.count_v[3]
.sym 21858 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[4]
.sym 21860 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21862 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 21864 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[5]
.sym 21867 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21868 vga.count_v[5]
.sym 21870 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[6]
.sym 21872 $PACKER_VCC_NET
.sym 21873 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21876 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[7]
.sym 21879 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21880 vga.count_v[7]
.sym 21884 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21885 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 21909 vga.count_h[8]
.sym 21910 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 21911 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 21913 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21915 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21917 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 21919 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 21920 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[7]
.sym 21926 vga.count_v[7]
.sym 21928 vga.count_v[0]
.sym 21929 vga.count_v[6]
.sym 21930 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 21932 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 21935 vga.count_h[6]
.sym 21937 vga.count_h[7]
.sym 21938 vga.count_v[3]
.sym 21940 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 21941 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21945 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 21951 vga.count_v[8]
.sym 21952 vga.count_v[5]
.sym 21954 vga.count_v[1]
.sym 21955 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 21957 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 21960 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21966 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 21967 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 21971 vga.count_h[6]
.sym 21973 vga.count_h[7]
.sym 21983 vga.count_v[0]
.sym 21989 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 21990 vga.count_v[7]
.sym 21991 vga.count_v[3]
.sym 21994 vga.count_v[1]
.sym 21995 vga.count_v[8]
.sym 21996 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 21997 vga.count_v[0]
.sym 22000 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 22001 vga.count_v[5]
.sym 22002 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 22003 vga.count_v[6]
.sym 22022 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 22023 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 22031 vga.count_v[0]
.sym 22033 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 22034 vga.count_h[5]
.sym 22041 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 22052 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 22054 vga.count_h[8]
.sym 22055 vga.count_h[7]
.sym 22056 vga.count_v[5]
.sym 22057 vga.count_h[6]
.sym 22058 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 22059 vga.count_v[7]
.sym 22060 vga.count_h[9]
.sym 22061 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 22063 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 22065 vga.count_v[6]
.sym 22066 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 22069 vga.count_h[8]
.sym 22070 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 22071 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 22073 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 22075 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 22076 $PACKER_VCC_NET
.sym 22079 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 22080 $nextpnr_ICESTORM_LC_78$O
.sym 22083 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 22086 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 22088 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 22090 vga.count_h[6]
.sym 22092 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 22095 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 22096 vga.count_h[7]
.sym 22098 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 22100 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 22101 $PACKER_VCC_NET
.sym 22102 vga.count_h[8]
.sym 22104 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 22106 $PACKER_VCC_NET
.sym 22107 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 22111 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 22112 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 22113 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 22114 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 22117 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 22118 vga.count_v[5]
.sym 22119 vga.count_v[7]
.sym 22120 vga.count_v[6]
.sym 22123 vga.count_h[8]
.sym 22125 vga.count_h[9]
.sym 22126 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 22131 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_I1[8]
.sym 22132 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 22133 vga.vs_out_SB_DFFESR_Q_E
.sym 22135 vga.vs_out
.sym 22136 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 22137 P1A9$SB_IO_OUT
.sym 22143 vga.count_v[6]
.sym 22144 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 22145 vga.count_v[7]
.sym 22146 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 22147 vga.count_v_SB_DFFESS_Q_E
.sym 22148 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 22149 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 22150 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 22151 vga.count_v[3]
.sym 22152 $PACKER_VCC_NET
.sym 22153 vga.count_h[6]
.sym 22154 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 22155 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 22156 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 22157 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 22159 $PACKER_VCC_NET
.sym 22164 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22165 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_I1[8]
.sym 22172 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 22174 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 22175 $PACKER_VCC_NET
.sym 22176 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 22181 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 22182 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 22183 $PACKER_VCC_NET
.sym 22189 vga.count_h[2]
.sym 22191 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 22194 vga.count_h[5]
.sym 22196 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22197 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 22199 vga.count_h[3]
.sym 22200 vga.count_h[4]
.sym 22203 $nextpnr_ICESTORM_LC_60$O
.sym 22205 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 22209 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 22211 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22213 vga.count_h[2]
.sym 22215 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 22217 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 22218 $PACKER_VCC_NET
.sym 22219 vga.count_h[3]
.sym 22221 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 22223 $PACKER_VCC_NET
.sym 22224 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 22225 vga.count_h[4]
.sym 22227 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I3[4]
.sym 22230 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 22231 vga.count_h[5]
.sym 22233 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I3[5]
.sym 22235 $PACKER_VCC_NET
.sym 22236 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 22239 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I3[6]
.sym 22241 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 22245 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I3[7]
.sym 22247 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 22248 $PACKER_VCC_NET
.sym 22266 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 22269 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22270 P1A9$SB_IO_OUT
.sym 22271 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 22272 vga.count_v[8]
.sym 22273 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 22275 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 22277 P1B8$SB_IO_OUT
.sym 22279 vga.count_h[5]
.sym 22280 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 22282 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 22283 vga.vs_out
.sym 22286 vga.count_h[4]
.sym 22287 vga.count_h[3]
.sym 22288 rst
.sym 22289 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I3[7]
.sym 22301 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 22302 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 22303 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 22308 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 22309 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 22310 vga.count_h[1]
.sym 22311 vga.count_h[2]
.sym 22313 vga.count_h[5]
.sym 22314 vga.count_h[8]
.sym 22316 vga.count_h[9]
.sym 22317 vga.count_h[7]
.sym 22318 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 22319 vga.count_h[4]
.sym 22320 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 22321 vga.count_h[3]
.sym 22322 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 22324 vga.count_h[6]
.sym 22325 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 22326 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I3[8]
.sym 22328 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 22333 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 22334 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 22335 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 22336 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I3[8]
.sym 22339 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 22340 vga.count_h[5]
.sym 22341 vga.count_h[4]
.sym 22342 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 22345 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 22346 vga.count_h[9]
.sym 22348 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 22351 vga.count_h[3]
.sym 22352 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 22353 vga.count_h[1]
.sym 22354 vga.count_h[2]
.sym 22357 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 22359 vga.count_h[2]
.sym 22360 vga.count_h[1]
.sym 22363 vga.count_h[4]
.sym 22365 vga.count_h[8]
.sym 22366 vga.count_h[5]
.sym 22369 vga.count_h[7]
.sym 22370 vga.count_h[9]
.sym 22371 vga.count_h[6]
.sym 22372 vga.count_h[8]
.sym 22377 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 22378 vga.score_r_pixels_SB_LUT4_I3_I2[2]
.sym 22379 vga.count_h_paddle_l
.sym 22380 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1[3]
.sym 22381 vga.score_r_pixels_SB_LUT4_I3_O[2]
.sym 22382 P1B8$SB_IO_OUT
.sym 22383 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]
.sym 22396 $PACKER_VCC_NET
.sym 22403 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 22405 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 22406 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 22407 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 22409 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 22411 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 22418 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 22419 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22420 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 22421 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 22422 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 22425 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 22429 $PACKER_VCC_NET
.sym 22430 $PACKER_VCC_NET
.sym 22440 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 22442 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 22449 $nextpnr_ICESTORM_LC_42$O
.sym 22452 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22455 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 22457 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 22461 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 22463 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 22467 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3]
.sym 22469 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 22470 $PACKER_VCC_NET
.sym 22473 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I3[4]
.sym 22475 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 22476 $PACKER_VCC_NET
.sym 22479 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I3[5]
.sym 22482 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 22485 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I3[6]
.sym 22487 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 22488 $PACKER_VCC_NET
.sym 22491 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I3[7]
.sym 22494 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 22505 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 22514 $PACKER_VCC_NET
.sym 22533 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 22535 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I3[7]
.sym 22542 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 22546 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 22550 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 22551 vga.count_h[5]
.sym 22554 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 22555 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 22556 vga.count_h[4]
.sym 22559 vga.count_h[3]
.sym 22563 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 22569 vga.hs_out_SB_DFFSR_Q_R
.sym 22570 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 22571 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 22573 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 22574 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 22575 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 22576 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I3[7]
.sym 22585 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 22586 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 22587 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 22588 vga.count_h[3]
.sym 22591 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 22592 vga.count_h[4]
.sym 22593 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 22594 vga.count_h[5]
.sym 22597 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 22603 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 22605 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 22606 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 22616 vga.count_h[5]
.sym 22618 vga.count_h[4]
.sym 22620 P1B9$SB_IO_OUT_$glb_clk
.sym 22621 vga.hs_out_SB_DFFSR_Q_R
.sym 22632 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 22636 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 22638 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 22640 vga.hs_out
.sym 22646 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 22697 P1A9$SB_IO_OUT
.sym 22708 P1A9$SB_IO_OUT
.sym 22740 P1A9$SB_IO_OUT
.sym 22755 P1B4$SB_IO_OUT
.sym 22905 P1A9$SB_IO_OUT
.sym 22906 P1A9$SB_IO_OUT
.sym 23407 P1A9$SB_IO_OUT
.sym 23408 P1A9$SB_IO_OUT
.sym 23903 P1A9$SB_IO_OUT
.sym 23904 P1A9$SB_IO_OUT
.sym 24003 P1A9$SB_IO_OUT
.sym 24395 P1A9$SB_IO_OUT
.sym 24764 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 24766 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 24885 vga.ball_pos_v[1]
.sym 24887 P1A9$SB_IO_OUT
.sym 24903 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 24907 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 24908 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 24911 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 24915 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 24918 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 24923 vga.ball_motion_l
.sym 24928 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 24930 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 24931 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 24934 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 24936 vga.ball_motion_l
.sym 24937 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 24941 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 24943 vga.ball_motion_l
.sym 24946 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 24947 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 24949 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 24970 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 24972 vga.ball_motion_l
.sym 24995 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 24996 $PACKER_VCC_NET
.sym 25002 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 25019 vga.count_v[6]
.sym 25020 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 25021 vga.count_v[1]
.sym 25022 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 25024 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 25025 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 25026 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 25028 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 25029 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 25034 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 25035 vga.count_v[5]
.sym 25036 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[3]
.sym 25037 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[4]
.sym 25038 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[5]
.sym 25039 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[6]
.sym 25040 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[7]
.sym 25041 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 25043 vga.count_v[7]
.sym 25044 vga.count_v[0]
.sym 25045 vga.ball_pos_v[1]
.sym 25047 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 25048 vga.count_v[3]
.sym 25050 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[1]
.sym 25052 vga.count_v[0]
.sym 25053 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 25056 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[2]
.sym 25058 vga.ball_pos_v[1]
.sym 25059 vga.count_v[1]
.sym 25062 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[3]
.sym 25064 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 25065 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 25066 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 25068 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[4]
.sym 25070 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 25071 vga.count_v[3]
.sym 25072 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[3]
.sym 25074 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[5]
.sym 25076 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 25077 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 25078 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[4]
.sym 25080 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[6]
.sym 25082 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 25083 vga.count_v[5]
.sym 25084 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[5]
.sym 25086 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[7]
.sym 25088 vga.count_v[6]
.sym 25089 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 25090 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[6]
.sym 25092 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[8]
.sym 25094 vga.count_v[7]
.sym 25095 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 25096 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[7]
.sym 25112 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 25113 vga.count_v[6]
.sym 25116 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 25117 vga.count_v[1]
.sym 25122 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 25129 vga.count_v[7]
.sym 25136 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[8]
.sym 25148 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[8]
.sym 25157 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 25160 vga.count_v[8]
.sym 25165 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25173 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[9]
.sym 25175 vga.count_v[8]
.sym 25176 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 25177 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[8]
.sym 25179 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[10]
.sym 25182 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25185 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[11]
.sym 25187 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25191 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[12]
.sym 25194 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25197 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[13]
.sym 25199 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25203 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[14]
.sym 25206 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25209 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[15]
.sym 25211 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25215 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[16]
.sym 25218 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25237 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 25252 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 25259 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[16]
.sym 25264 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25296 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[17]
.sym 25299 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25302 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[18]
.sym 25304 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25308 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[19]
.sym 25311 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25314 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[20]
.sym 25316 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25320 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[21]
.sym 25323 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25326 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[22]
.sym 25328 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25332 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[23]
.sym 25335 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25338 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[24]
.sym 25340 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25359 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 25360 vga.count_v[0]
.sym 25363 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 25366 vga.count_v[3]
.sym 25368 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 25369 vga.ball_pos_v[1]
.sym 25374 P1A9$SB_IO_OUT
.sym 25382 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[24]
.sym 25411 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25419 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[25]
.sym 25421 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25425 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[26]
.sym 25428 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25431 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[27]
.sym 25433 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25437 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[28]
.sym 25440 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25443 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[29]
.sym 25445 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25449 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[30]
.sym 25452 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25455 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[31]
.sym 25457 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25461 $nextpnr_ICESTORM_LC_51$I3
.sym 25464 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25479 P1A9$SB_IO_OUT
.sym 25485 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 25486 vga.count_v[0]
.sym 25487 vga.count_v[5]
.sym 25489 vga.count_v[3]
.sym 25491 vga.count_v[1]
.sym 25492 $PACKER_VCC_NET
.sym 25505 $nextpnr_ICESTORM_LC_51$I3
.sym 25513 vga.count_h_ball_SB_LUT4_I1_I3[3]
.sym 25518 vga.count_h_ball_SB_LUT4_I1_I2[31]
.sym 25523 vga.count_h_ball_SB_LUT4_I1_I0[10]
.sym 25526 vga.count_h_ball
.sym 25546 $nextpnr_ICESTORM_LC_51$I3
.sym 25573 vga.count_h_ball_SB_LUT4_I1_I3[3]
.sym 25574 vga.count_h_ball
.sym 25575 vga.count_h_ball_SB_LUT4_I1_I2[31]
.sym 25576 vga.count_h_ball_SB_LUT4_I1_I0[10]
.sym 25609 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 25612 vga.count_v[8]
.sym 25613 vga.count_v[6]
.sym 25615 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 25619 vga.count_v[6]
.sym 25621 vga.count_v[7]
.sym 25623 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 25634 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 25635 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 25637 vga.count_v[1]
.sym 25643 vga.count_v[6]
.sym 25644 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 25645 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25646 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25647 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 25648 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25650 $PACKER_VCC_NET
.sym 25658 $PACKER_VCC_NET
.sym 25661 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 25663 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25665 $nextpnr_ICESTORM_LC_56$O
.sym 25667 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 25671 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 25673 $PACKER_VCC_NET
.sym 25674 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 25675 vga.count_v[1]
.sym 25677 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 25680 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 25681 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 25683 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 25685 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 25686 $PACKER_VCC_NET
.sym 25689 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[4]
.sym 25691 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25692 $PACKER_VCC_NET
.sym 25695 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[5]
.sym 25697 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25698 $PACKER_VCC_NET
.sym 25701 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[6]
.sym 25703 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25704 $PACKER_VCC_NET
.sym 25705 vga.count_v[6]
.sym 25707 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 25709 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25710 $PACKER_VCC_NET
.sym 25727 vga.count_v[7]
.sym 25733 vga.count_v[1]
.sym 25735 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 25737 vga.count_v[5]
.sym 25740 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 25747 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25748 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25749 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 25750 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 25751 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 25757 vga.count_v[3]
.sym 25764 vga.count_v[8]
.sym 25770 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25772 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25783 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 25784 $PACKER_VCC_NET
.sym 25788 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[8]
.sym 25790 $PACKER_VCC_NET
.sym 25791 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25792 vga.count_v[8]
.sym 25795 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25796 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 25797 vga.count_v[3]
.sym 25798 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[8]
.sym 25854 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 25856 $PACKER_VCC_NET
.sym 25860 vga.count_v[8]
.sym 25861 vga.count_v[3]
.sym 25865 P1A9$SB_IO_OUT
.sym 25866 vga.blank_h
.sym 25867 vga.blank_v
.sym 25882 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25883 $PACKER_VCC_NET
.sym 25886 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25888 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25889 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 25891 $PACKER_VCC_NET
.sym 25894 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 25900 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 25907 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 25908 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25911 $nextpnr_ICESTORM_LC_49$O
.sym 25913 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 25917 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_I1[1]
.sym 25920 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 25923 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_I1[2]
.sym 25925 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 25926 $PACKER_VCC_NET
.sym 25929 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_I1[3]
.sym 25931 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 25935 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_I1[4]
.sym 25937 $PACKER_VCC_NET
.sym 25938 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25941 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_I1[5]
.sym 25944 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25947 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_I1[6]
.sym 25950 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25953 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_I1[7]
.sym 25956 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25973 vga.ball_motion_l
.sym 25974 vga.count_v[5]
.sym 25980 vga.count_v_paddle_r
.sym 25981 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 25983 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 25986 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 25997 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_I1[7]
.sym 26002 vga.count_v[8]
.sym 26004 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 26005 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 26006 vga.count_v[0]
.sym 26010 vga.count_v[1]
.sym 26013 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 26014 vga.count_v[3]
.sym 26016 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 26019 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 26020 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 26021 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 26022 $PACKER_VCC_NET
.sym 26024 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 26025 rst
.sym 26026 vga.blank_h
.sym 26027 vga.blank_v
.sym 26029 vga.vs_out_SB_DFFESR_Q_E
.sym 26034 $nextpnr_ICESTORM_LC_50$I3
.sym 26036 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 26040 $nextpnr_ICESTORM_LC_50$COUT
.sym 26042 $PACKER_VCC_NET
.sym 26044 $nextpnr_ICESTORM_LC_50$I3
.sym 26047 vga.count_v[0]
.sym 26048 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 26049 vga.count_v[8]
.sym 26050 $nextpnr_ICESTORM_LC_50$COUT
.sym 26053 rst
.sym 26054 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 26055 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 26066 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 26067 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 26071 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 26072 vga.count_v[1]
.sym 26073 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 26074 vga.count_v[3]
.sym 26077 vga.blank_h
.sym 26078 vga.blank_v
.sym 26081 vga.vs_out_SB_DFFESR_Q_E
.sym 26082 P1B9$SB_IO_OUT_$glb_clk
.sym 26083 rst_$glb_sr
.sym 26096 vga.count_v[1]
.sym 26098 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 26100 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 26101 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 26102 vga.count_v[3]
.sym 26106 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 26109 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 26116 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 26119 vga.count_h_paddle_l
.sym 26126 $PACKER_VCC_NET
.sym 26128 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 26132 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 26134 $PACKER_VCC_NET
.sym 26138 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 26142 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 26143 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 26151 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 26152 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 26153 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 26157 $nextpnr_ICESTORM_LC_1$O
.sym 26159 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 26163 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 26165 $PACKER_VCC_NET
.sym 26166 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 26169 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 26171 $PACKER_VCC_NET
.sym 26172 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 26175 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I2[3]
.sym 26177 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 26181 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I2[4]
.sym 26183 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 26184 $PACKER_VCC_NET
.sym 26187 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I2[5]
.sym 26189 $PACKER_VCC_NET
.sym 26190 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 26193 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I2[6]
.sym 26196 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 26199 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I2[7]
.sym 26201 $PACKER_VCC_NET
.sym 26202 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 26220 vga.count_v[0]
.sym 26230 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 26243 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I2[7]
.sym 26250 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_I1[8]
.sym 26256 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 26257 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 26258 vga.vs_out
.sym 26259 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 26260 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1[3]
.sym 26262 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 26264 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 26266 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 26268 vga.count_h_ball_SB_DFFSR_Q_R
.sym 26269 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 26270 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 26272 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 26273 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 26275 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 26276 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 26277 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 26279 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]
.sym 26280 $nextpnr_ICESTORM_LC_2$I3
.sym 26283 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 26290 $nextpnr_ICESTORM_LC_2$I3
.sym 26293 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 26294 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1[3]
.sym 26295 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 26296 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 26300 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 26301 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 26302 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 26305 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 26307 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 26308 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 26312 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]
.sym 26313 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 26314 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 26320 vga.vs_out
.sym 26323 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 26324 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_I1[8]
.sym 26325 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 26326 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 26328 P1B9$SB_IO_OUT_$glb_clk
.sym 26329 vga.count_h_ball_SB_DFFSR_Q_R
.sym 26344 $PACKER_VCC_NET
.sym 26348 vga.score_r_pixels_SB_LUT4_I3_I2[2]
.sym 26349 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 26351 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 26352 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 26373 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 26375 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 26376 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 26378 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 26380 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 26381 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 26386 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 26395 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 26398 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 26403 $nextpnr_ICESTORM_LC_26$O
.sym 26405 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 26409 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 26411 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 26415 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 26418 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 26421 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 26424 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 26427 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 26429 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 26433 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 26435 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 26440 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 26441 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 26442 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 26443 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 26462 P1B8$SB_IO_OUT
.sym 26463 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 26467 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 26468 pll_PLL$nextnr_LOCK_lut_through_net
.sym 26469 rst
.sym 26471 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 26528 P1B4$SB_IO_OUT
.sym 26531 P1A9$SB_IO_OUT
.sym 26550 P1B4$SB_IO_OUT
.sym 26551 P1A9$SB_IO_OUT
.sym 26587 P1A9$SB_IO_OUT
.sym 28260 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 28354 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 28359 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 28361 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 28362 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 28400 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 28402 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 28403 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 28404 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 28406 vga.ball_angle[3]
.sym 28454 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 28457 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28547 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 28548 vga.ball_angle[3]
.sym 28549 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 28552 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 28556 vga.count_v[6]
.sym 28558 vga.count_v[7]
.sym 28559 vga.count_v[5]
.sym 28560 vga.ball_motion_l
.sym 28561 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 28563 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[7]
.sym 28565 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 28566 vga.count_v[1]
.sym 28603 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 28646 vga.ball_pos_v[1]
.sym 28647 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 28655 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 28662 vga.count_v[8]
.sym 28706 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[9]
.sym 28707 vga.count_h_ball_SB_LUT4_I1_I0[10]
.sym 28710 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 28712 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 28747 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 28748 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 28754 vga.count_v[0]
.sym 28755 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 28757 vga.ball_pos_v[1]
.sym 28762 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 28764 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 28766 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 28809 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 28810 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 28811 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 28812 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 28813 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 28814 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 28855 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 28860 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 28864 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[2]
.sym 28865 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28866 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[3]
.sym 28867 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 28868 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[4]
.sym 28870 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[5]
.sym 28872 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[6]
.sym 28909 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 28910 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 28911 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 28953 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 28955 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 28956 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 28963 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[7]
.sym 28964 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 28965 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[8]
.sym 28966 vga.count_v[5]
.sym 28968 vga.count_v[6]
.sym 28970 vga.count_v[7]
.sym 28972 vga.ball_motion_l
.sym 28973 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 28974 vga.count_v[1]
.sym 29012 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[2]
.sym 29013 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[3]
.sym 29014 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[4]
.sym 29015 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[5]
.sym 29016 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[6]
.sym 29017 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[7]
.sym 29018 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[8]
.sym 29068 vga.count_h_ball_SB_LUT4_I1_O[1]
.sym 29074 vga.count_v[8]
.sym 29075 vga.count_v_SB_DFFESS_Q_E
.sym 29113 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 29115 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 29116 vga.count_v_SB_DFFESS_Q_E
.sym 29117 vga.ball_motion_l
.sym 29119 vga.count_h_ball_SB_LUT4_I1_O[2]
.sym 29120 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 29156 vga.ball_pos_v[1]
.sym 29163 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 29165 vga.ball_pos_v[1]
.sym 29171 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 29173 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 29175 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 29177 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 29257 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 29258 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 29259 vga.count_h_paddle_l
.sym 29260 vga.count_v[7]
.sym 29263 vga.count_h_paddle_r
.sym 29266 rst
.sym 29267 $PACKER_VCC_NET
.sym 29268 vga.count_v[6]
.sym 29271 vga.count_v_SB_DFFESS_Q_E
.sym 29275 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 29276 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 29277 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 29317 vga.count_h_ball_SB_LUT4_I1_O[0]
.sym 29324 vga.score_r_pixels_SB_LUT4_I3_O[3]
.sym 29366 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 29381 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 29464 vga.blank_v
.sym 29469 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 29476 vga.count_h_ball_SB_LUT4_I1_O[1]
.sym 29478 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 29481 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 29484 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 29522 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 29523 vga.score_l_pixels[1]
.sym 29524 P1B7$SB_IO_OUT
.sym 29527 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29528 vga.score_r_pixels_SB_DFFESS_Q_E
.sym 29564 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 29568 vga.score_r_pixels_SB_LUT4_I3_O[2]
.sym 29661 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 29666 vga.score_r_pixels_SB_DFFESS_Q_E
.sym 29669 vga.score_r_pixels_SB_DFFESS_Q_E
.sym 29670 $PACKER_GND_NET
.sym 29672 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 29677 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 29684 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 29697 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29721 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29728 P1A9$SB_IO_OUT
.sym 29731 P1B4$SB_IO_OUT
.sym 29738 P1B4$SB_IO_OUT
.sym 29743 P1A9$SB_IO_OUT
.sym 29784 P1B4$SB_IO_OUT
.sym 30419 P1B4$SB_IO_OUT
.sym 31787 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 31796 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 31885 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 31888 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 31889 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 31892 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 31895 P1B4$SB_IO_OUT
.sym 31912 vga.ball_pos_v[1]
.sym 31913 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 31916 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 31920 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 31936 vga.ball_pos_v[1]
.sym 31941 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 31944 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 31947 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 31951 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 31953 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 31955 $PACKER_VCC_NET
.sym 31956 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 31957 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 31958 $nextpnr_ICESTORM_LC_7$O
.sym 31961 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 31964 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 31967 vga.ball_pos_v[1]
.sym 31970 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 31973 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 31976 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 31978 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 31982 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[4]
.sym 31985 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 31988 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[5]
.sym 31990 $PACKER_VCC_NET
.sym 31991 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 31994 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[6]
.sym 31996 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 32000 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[7]
.sym 32002 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 32009 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 32010 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 32011 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 32012 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 32013 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 32014 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 32015 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 32020 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 32029 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 32032 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 32036 vga.ball_angle_SB_DFFESR_Q_D[3]
.sym 32038 vga.ball_angle[3]
.sym 32043 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 32044 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[7]
.sym 32050 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 32058 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 32062 vga.ball_angle_SB_DFFESR_Q_D[3]
.sym 32064 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 32066 vga.ball_motion_l
.sym 32068 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 32070 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 32071 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 32072 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 32076 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 32078 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 32080 vga.ball_angle[3]
.sym 32081 $nextpnr_ICESTORM_LC_8$I3
.sym 32084 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 32091 $nextpnr_ICESTORM_LC_8$I3
.sym 32100 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 32101 vga.ball_angle[3]
.sym 32102 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 32103 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 32107 vga.ball_motion_l
.sym 32108 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 32113 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 32114 vga.ball_motion_l
.sym 32115 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 32124 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 32125 vga.ball_angle_SB_DFFESR_Q_D[3]
.sym 32126 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 32127 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 32128 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 32129 P1B9$SB_IO_OUT_$glb_clk
.sym 32130 rst_$glb_sr
.sym 32131 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 32132 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 32134 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 32135 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 32136 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 32144 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 32145 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 32147 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 32150 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 32153 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 32158 $PACKER_VCC_NET
.sym 32160 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 32162 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 32165 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 32254 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 32257 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 32258 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 32259 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 32260 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 32261 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 32266 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 32268 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 32269 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 32270 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 32272 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 32276 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 32277 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 32278 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 32282 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 32284 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 32285 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 32287 vga.count_h_ball_SB_LUT4_I1_I0[10]
.sym 32295 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[5]
.sym 32296 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[3]
.sym 32298 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[6]
.sym 32299 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[7]
.sym 32300 vga.ball_pos_v[1]
.sym 32302 vga.count_v[7]
.sym 32303 vga.count_v[5]
.sym 32305 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[2]
.sym 32307 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 32308 vga.count_v[6]
.sym 32309 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[4]
.sym 32310 vga.count_v[1]
.sym 32313 vga.count_v[0]
.sym 32317 vga.count_v[3]
.sym 32319 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 32320 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 32322 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 32327 vga.count_h_ball_SB_LUT4_I1_I0[1]
.sym 32329 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 32330 vga.count_v[0]
.sym 32331 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 32333 vga.count_h_ball_SB_LUT4_I1_I0[2]
.sym 32335 vga.count_v[1]
.sym 32336 vga.ball_pos_v[1]
.sym 32339 vga.count_h_ball_SB_LUT4_I1_I0[3]
.sym 32341 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[2]
.sym 32342 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 32345 vga.count_h_ball_SB_LUT4_I1_I0[4]
.sym 32347 vga.count_v[3]
.sym 32348 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[3]
.sym 32351 vga.count_h_ball_SB_LUT4_I1_I0[5]
.sym 32353 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[4]
.sym 32354 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 32357 vga.count_h_ball_SB_LUT4_I1_I0[6]
.sym 32359 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[5]
.sym 32360 vga.count_v[5]
.sym 32363 vga.count_h_ball_SB_LUT4_I1_I0[7]
.sym 32365 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[6]
.sym 32366 vga.count_v[6]
.sym 32369 vga.count_h_ball_SB_LUT4_I1_I0[8]
.sym 32371 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[7]
.sym 32372 vga.count_v[7]
.sym 32377 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 32378 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 32379 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 32380 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 32381 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 32382 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 32384 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 32389 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 32390 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 32391 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 32392 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 32393 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[2]
.sym 32394 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[6]
.sym 32395 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 32396 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 32397 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[4]
.sym 32399 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[5]
.sym 32400 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[3]
.sym 32401 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 32403 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 32405 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 32406 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 32407 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 32408 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 32413 vga.count_h_ball_SB_LUT4_I1_I0[8]
.sym 32419 vga.count_v[8]
.sym 32424 vga.count_v[7]
.sym 32427 vga.count_v[6]
.sym 32429 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[8]
.sym 32436 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 32437 vga.count_v[0]
.sym 32438 vga.count_v[5]
.sym 32442 vga.count_v[1]
.sym 32443 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[9]
.sym 32444 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 32449 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 32450 vga.count_h_ball_SB_LUT4_I1_I0[9]
.sym 32452 vga.count_v[8]
.sym 32453 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[8]
.sym 32456 $nextpnr_ICESTORM_LC_48$I3
.sym 32458 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[9]
.sym 32460 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 32466 $nextpnr_ICESTORM_LC_48$I3
.sym 32481 vga.count_v[0]
.sym 32482 vga.count_v[7]
.sym 32483 vga.count_v[1]
.sym 32484 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 32493 vga.count_v[8]
.sym 32494 vga.count_v[5]
.sym 32495 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 32496 vga.count_v[6]
.sym 32512 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 32513 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 32515 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 32517 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[8]
.sym 32520 vga.count_v[7]
.sym 32523 vga.count_v[6]
.sym 32524 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 32526 vga.ball_angle[3]
.sym 32527 vga.ball_angle_SB_DFFESR_Q_D[3]
.sym 32531 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 32542 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 32544 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 32547 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 32548 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 32552 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 32561 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 32563 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 32564 $PACKER_VCC_NET
.sym 32570 $PACKER_VCC_NET
.sym 32572 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 32573 $nextpnr_ICESTORM_LC_54$O
.sym 32576 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 32579 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[2]
.sym 32581 $PACKER_VCC_NET
.sym 32582 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 32585 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[3]
.sym 32587 $PACKER_VCC_NET
.sym 32588 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 32589 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[2]
.sym 32591 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[4]
.sym 32593 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 32594 $PACKER_VCC_NET
.sym 32595 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[3]
.sym 32597 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[5]
.sym 32599 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 32600 $PACKER_VCC_NET
.sym 32601 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[4]
.sym 32603 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[6]
.sym 32605 $PACKER_VCC_NET
.sym 32606 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 32607 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[5]
.sym 32609 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[7]
.sym 32611 $PACKER_VCC_NET
.sym 32612 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 32613 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[6]
.sym 32615 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 32617 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 32618 $PACKER_VCC_NET
.sym 32619 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[7]
.sym 32647 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 32649 vga.count_v[7]
.sym 32650 $PACKER_VCC_NET
.sym 32653 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 32654 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 32655 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 32656 $PACKER_VCC_NET
.sym 32659 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 32664 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 32667 $PACKER_VCC_NET
.sym 32674 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 32680 $PACKER_VCC_NET
.sym 32696 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[9]
.sym 32698 $PACKER_VCC_NET
.sym 32699 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 32700 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 32702 $nextpnr_ICESTORM_LC_55$I3
.sym 32704 $PACKER_VCC_NET
.sym 32705 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 32706 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[9]
.sym 32712 $nextpnr_ICESTORM_LC_55$I3
.sym 32758 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 32759 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 32761 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 32762 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 32765 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 32767 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 32771 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32791 vga.ball_pos_v[1]
.sym 32792 vga.ball_pos_v[1]
.sym 32793 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 32798 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 32800 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 32801 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 32803 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 32805 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 32809 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 32819 $nextpnr_ICESTORM_LC_65$O
.sym 32821 vga.ball_pos_v[1]
.sym 32825 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 32827 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 32829 vga.ball_pos_v[1]
.sym 32831 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 32834 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 32835 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 32837 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 32839 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 32841 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 32843 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 32846 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 32847 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 32849 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 32851 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 32853 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 32855 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 32857 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 32859 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 32861 $nextpnr_ICESTORM_LC_66$I3
.sym 32863 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 32865 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 32882 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 32886 vga.count_v_SB_DFFESS_Q_E
.sym 32887 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 32889 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 32893 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 32895 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 32897 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 32905 $nextpnr_ICESTORM_LC_66$I3
.sym 32911 vga.count_h_paddle_r
.sym 32912 rst
.sym 32914 vga.ball_motion_l
.sym 32915 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 32917 vga.count_h_paddle_l
.sym 32924 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 32925 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 32926 vga.count_v_paddle_l
.sym 32927 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 32928 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 32933 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 32939 vga.count_v_paddle_r
.sym 32940 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 32941 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 32946 $nextpnr_ICESTORM_LC_66$I3
.sym 32957 rst
.sym 32958 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 32961 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 32962 rst
.sym 32968 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 32969 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 32979 vga.count_v_paddle_r
.sym 32980 vga.count_h_paddle_r
.sym 32981 vga.count_v_paddle_l
.sym 32982 vga.count_h_paddle_l
.sym 32985 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 32986 vga.ball_motion_l
.sym 32987 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 32988 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 32989 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 32990 P1B9$SB_IO_OUT_$glb_clk
.sym 32991 rst_$glb_sr
.sym 32992 vga.count_v_paddle_l
.sym 32993 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 32994 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 32995 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 32996 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32997 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 32998 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 32999 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 33004 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 33006 vga.count_v[1]
.sym 33008 vga.count_v[5]
.sym 33010 vga.count_v[6]
.sym 33012 vga.count_v[7]
.sym 33023 vga.ball_angle[3]
.sym 33025 vga.count_h_ball_SB_LUT4_I1_O[2]
.sym 33026 vga.ball_angle_SB_DFFESR_Q_D[3]
.sym 33049 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 33050 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 33052 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 33054 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 33055 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 33056 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 33061 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 33062 $PACKER_VCC_NET
.sym 33063 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 33065 $nextpnr_ICESTORM_LC_34$O
.sym 33067 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 33071 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 33074 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 33077 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 33079 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 33083 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 33086 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 33089 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[4]
.sym 33091 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 33092 $PACKER_VCC_NET
.sym 33095 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 33097 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 33101 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[6]
.sym 33103 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 33104 $PACKER_VCC_NET
.sym 33107 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 33109 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 33130 vga.count_v_SB_DFFESS_Q_E
.sym 33131 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 33133 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 33135 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 33136 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 33137 vga.count_v[8]
.sym 33140 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 33141 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 33142 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 33144 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 33146 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 33148 $PACKER_VCC_NET
.sym 33149 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 33150 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 33151 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 33159 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 33162 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 33164 vga.count_h_ball_SB_LUT4_I1_O[0]
.sym 33181 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 33185 vga.count_h_ball_SB_LUT4_I1_O[2]
.sym 33187 vga.count_h_ball_SB_LUT4_I1_O[1]
.sym 33189 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 33190 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 33191 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 33192 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 33231 vga.count_h_ball_SB_LUT4_I1_O[0]
.sym 33232 vga.count_h_ball_SB_LUT4_I1_O[2]
.sym 33234 vga.count_h_ball_SB_LUT4_I1_O[1]
.sym 33239 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 33240 vga.red_SB_DFFSR_Q_R
.sym 33241 vga.score_r_pixels_SB_LUT4_I3_O[0]
.sym 33242 vga.ball_angle_SB_DFFESR_Q_E
.sym 33243 P1B4$SB_IO_OUT
.sym 33244 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 33256 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 33264 P1A9$SB_IO_OUT
.sym 33265 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 33270 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 33271 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 33272 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 33296 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 33297 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 33299 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 33301 $PACKER_VCC_NET
.sym 33302 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 33304 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 33308 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 33309 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 33310 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 33311 $nextpnr_ICESTORM_LC_27$O
.sym 33314 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 33317 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 33319 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 33323 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 33325 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 33326 $PACKER_VCC_NET
.sym 33329 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 33331 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 33335 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[4]
.sym 33338 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 33341 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[5]
.sym 33344 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 33347 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[6]
.sym 33350 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 33353 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[7]
.sym 33356 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 33368 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 33370 P1B4$SB_IO_OUT
.sym 33373 vga.score_r_pixels_SB_LUT4_I3_O[1]
.sym 33378 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 33379 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 33380 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 33391 P1B4$SB_IO_OUT
.sym 33397 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[7]
.sym 33407 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 33408 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 33412 $PACKER_GND_NET
.sym 33413 vga.score_r_pixels_SB_DFFESS_Q_E
.sym 33415 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 33418 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 33424 rst
.sym 33425 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 33431 vga.hs_out
.sym 33434 $nextpnr_ICESTORM_LC_28$I3
.sym 33437 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 33444 $nextpnr_ICESTORM_LC_28$I3
.sym 33450 $PACKER_GND_NET
.sym 33456 vga.hs_out
.sym 33471 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 33473 rst
.sym 33477 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 33479 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 33481 vga.score_r_pixels_SB_DFFESS_Q_E
.sym 33482 P1B9$SB_IO_OUT_$glb_clk
.sym 33483 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 33496 rst
.sym 33497 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 33559 P1B4$SB_IO_OUT
.sym 33570 P1B4$SB_IO_OUT
.sym 33602 P1B4$SB_IO_OUT
.sym 33739 P1B4$SB_IO_OUT
.sym 33781 P1B4$SB_IO_OUT
.sym 33900 P1B4$SB_IO_OUT
.sym 33904 P1B4$SB_IO_OUT
.sym 34396 P1B4$SB_IO_OUT
.sym 34865 P1B4$SB_IO_OUT
.sym 34883 P1B4$SB_IO_OUT
.sym 35375 P1B4$SB_IO_OUT
.sym 35627 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 35720 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 35721 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 35722 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 35723 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 35745 vga.ball_pos_v[1]
.sym 35761 vga.ball_pos_v[1]
.sym 35762 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 35767 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 35772 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 35777 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 35778 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 35780 vga.ball_angle[3]
.sym 35781 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 35782 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 35788 vga.ball_angle[3]
.sym 35791 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 35792 vga.ball_pos_v[1]
.sym 35808 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 35809 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 35811 vga.ball_angle[3]
.sym 35814 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 35815 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 35816 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 35817 vga.ball_angle[3]
.sym 35833 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 35834 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 35835 vga.ball_angle[3]
.sym 35839 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 35840 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 35841 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 35842 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 35843 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 35844 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 35845 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 35846 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 35863 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 35864 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 35867 P1B4$SB_IO_OUT
.sym 35871 vga.ball_pos_v[1]
.sym 35872 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 35880 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 35887 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 35888 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 35891 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 35895 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 35898 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 35903 $PACKER_VCC_NET
.sym 35906 vga.ball_pos_v[1]
.sym 35909 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 35911 $PACKER_VCC_NET
.sym 35912 $nextpnr_ICESTORM_LC_86$O
.sym 35915 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 35918 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 35920 $PACKER_VCC_NET
.sym 35921 vga.ball_pos_v[1]
.sym 35922 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 35924 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 35926 $PACKER_VCC_NET
.sym 35927 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 35928 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 35930 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 35932 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 35933 $PACKER_VCC_NET
.sym 35934 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 35936 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 35938 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 35939 $PACKER_VCC_NET
.sym 35940 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 35942 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 35944 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 35945 $PACKER_VCC_NET
.sym 35946 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 35948 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 35950 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 35951 $PACKER_VCC_NET
.sym 35952 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 35954 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 35956 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 35957 $PACKER_VCC_NET
.sym 35958 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 35962 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 35963 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 35964 vga.ball_pos_v[1]
.sym 35965 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 35966 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 35967 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 35968 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 35969 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 35977 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 35983 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 35986 vga.count_v[5]
.sym 35987 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 35988 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 35989 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 35990 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 35991 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 35994 vga.count_v[3]
.sym 35995 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 35997 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 35998 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 36004 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 36008 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 36011 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 36015 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 36016 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 36018 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 36019 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 36020 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 36021 $PACKER_VCC_NET
.sym 36024 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 36028 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 36029 vga.ball_pos_v[1]
.sym 36032 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 36033 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 36034 vga.ball_angle[3]
.sym 36036 $PACKER_VCC_NET
.sym 36038 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 36039 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 36042 vga.ball_pos_v[1]
.sym 36043 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 36044 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 36045 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 36054 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 36055 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 36056 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 36057 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 36061 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 36062 vga.ball_angle[3]
.sym 36063 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 36066 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 36067 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 36068 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 36069 vga.ball_angle[3]
.sym 36086 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 36088 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 36089 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 36090 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 36091 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 36092 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 36098 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 36100 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 36108 vga.ball_pos_v[1]
.sym 36109 vga.count_v[6]
.sym 36110 vga.count_v[8]
.sym 36111 vga.count_v[1]
.sym 36112 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 36113 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 36114 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36115 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 36116 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 36117 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 36118 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 36119 vga.paddle_l_pos_v[3]
.sym 36126 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 36128 vga.ball_pos_v[1]
.sym 36130 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 36131 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 36132 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 36133 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36137 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 36138 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 36139 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 36140 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 36142 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 36143 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 36147 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 36148 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 36149 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 36150 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 36151 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 36152 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 36153 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 36154 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 36156 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36157 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 36158 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[1]
.sym 36160 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 36161 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 36162 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36164 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[2]
.sym 36166 vga.ball_pos_v[1]
.sym 36167 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 36170 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[3]
.sym 36172 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36173 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 36176 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[4]
.sym 36178 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 36179 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 36180 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 36182 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[5]
.sym 36184 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 36185 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 36186 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 36188 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[6]
.sym 36190 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 36191 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 36192 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 36194 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[7]
.sym 36196 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 36197 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 36198 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 36200 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[8]
.sym 36202 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 36203 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 36204 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 36208 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 36220 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 36226 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 36227 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 36228 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 36233 vga.count_v[6]
.sym 36235 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 36236 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 36238 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36244 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[8]
.sym 36251 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 36253 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 36257 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 36258 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 36259 $PACKER_VCC_NET
.sym 36260 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36261 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 36262 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 36264 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36266 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 36267 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 36268 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 36269 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 36270 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 36271 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 36273 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 36274 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36277 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 36278 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 36279 vga.paddle_l_pos_v[3]
.sym 36280 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 36281 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[9]
.sym 36283 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 36284 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 36285 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 36287 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 36289 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 36291 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 36294 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 36295 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 36296 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 36297 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 36300 vga.paddle_l_pos_v[3]
.sym 36301 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36306 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 36307 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 36308 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 36309 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 36312 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 36313 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 36314 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 36315 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 36324 $PACKER_VCC_NET
.sym 36325 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36327 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36341 P1B4$SB_IO_OUT
.sym 36344 $PACKER_VCC_NET
.sym 36346 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 36347 $PACKER_VCC_NET
.sym 36349 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 36355 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 36356 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 36358 P1B4$SB_IO_OUT
.sym 36360 vga.count_v[0]
.sym 36362 vga.count_v[3]
.sym 36363 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 36364 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 36366 $PACKER_VCC_NET
.sym 36374 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 36375 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 36376 vga.count_v[0]
.sym 36377 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 36379 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 36381 vga.count_v[6]
.sym 36384 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 36386 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 36387 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 36389 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 36394 vga.count_v[7]
.sym 36395 vga.count_v[1]
.sym 36398 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36399 vga.count_v[3]
.sym 36401 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 36403 vga.count_v[5]
.sym 36404 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36406 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36407 vga.count_v[0]
.sym 36410 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 36412 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 36413 vga.count_v[1]
.sym 36416 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 36418 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 36419 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 36422 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 36424 vga.count_v[3]
.sym 36425 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 36428 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 36430 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 36431 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 36434 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 36436 vga.count_v[5]
.sym 36437 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 36440 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 36442 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 36443 vga.count_v[6]
.sym 36446 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 36448 vga.count_v[7]
.sym 36449 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 36468 vga.paddle_l_pos_v[6]
.sym 36474 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36475 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 36478 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 36480 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 36481 vga.count_v[1]
.sym 36483 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 36484 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 36485 vga.count_v[3]
.sym 36486 vga.count_v[0]
.sym 36487 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 36489 vga.count_v[5]
.sym 36490 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 36495 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 36497 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 36504 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 36516 vga.count_v[8]
.sym 36527 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 36529 vga.count_v[8]
.sym 36530 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 36533 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 36535 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 36539 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 36542 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 36545 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 36547 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 36551 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 36554 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 36557 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 36559 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 36563 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 36566 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 36569 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 36571 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 36577 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 36579 vga.count_v[0]
.sym 36580 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 36581 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 36582 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 36583 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 36589 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 36590 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 36591 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 36593 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 36594 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36595 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 36596 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 36597 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 36598 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 36599 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 36601 vga.count_v[6]
.sym 36602 vga.count_v[8]
.sym 36603 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 36604 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 36607 vga.count_v[1]
.sym 36608 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 36609 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 36610 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 36611 vga.count_v[3]
.sym 36612 vga.count_v_paddle_r_SB_DFFE_Q_E
.sym 36613 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 36644 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 36650 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 36652 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 36656 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 36659 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 36662 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 36664 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 36668 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 36671 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 36674 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 36676 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 36680 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 36683 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 36686 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 36688 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 36692 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 36695 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 36701 vga.count_v[1]
.sym 36702 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 36703 vga.count_v[3]
.sym 36704 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 36705 vga.count_v[5]
.sym 36706 vga.count_v[6]
.sym 36707 vga.count_v[7]
.sym 36713 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 36718 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 36722 vga.paddle_l_pos_v[8]
.sym 36723 vga.count_v[0]
.sym 36724 vga.count_v[0]
.sym 36725 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 36726 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 36727 vga.count_v[5]
.sym 36729 vga.count_v[6]
.sym 36731 vga.count_v[7]
.sym 36735 vga.count_v[1]
.sym 36736 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 36754 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 36773 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[24]
.sym 36776 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 36779 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[25]
.sym 36781 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 36785 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[26]
.sym 36788 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 36791 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[27]
.sym 36793 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 36797 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[28]
.sym 36800 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 36803 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[29]
.sym 36805 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 36809 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[30]
.sym 36812 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 36815 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 36817 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 36823 vga.count_v[8]
.sym 36824 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 36825 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 36826 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 36827 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 36828 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 36829 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 36836 vga.count_v[6]
.sym 36838 vga.count_v[3]
.sym 36840 vga.count_v[7]
.sym 36843 vga.count_v_SB_DFFESS_Q_E
.sym 36844 vga.count_v[1]
.sym 36845 $PACKER_VCC_NET
.sym 36846 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 36847 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 36849 vga.count_v[3]
.sym 36850 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 36851 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 36852 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 36855 vga.ball_angle_SB_DFFESR_Q_E
.sym 36856 vga.count_v[8]
.sym 36857 P1B4$SB_IO_OUT
.sym 36859 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 36864 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 36865 vga.count_v[1]
.sym 36866 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 36868 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 36869 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 36870 vga.count_v[6]
.sym 36871 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 36873 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36874 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 36875 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36876 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 36877 vga.count_v[5]
.sym 36878 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36879 vga.count_v[7]
.sym 36880 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 36882 vga.count_v_paddle_r_SB_DFFE_Q_E
.sym 36884 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 36885 rst
.sym 36886 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 36887 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 36888 vga.count_v[8]
.sym 36890 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 36892 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36894 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 36895 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 36897 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 36898 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 36899 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 36900 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 36903 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36904 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 36905 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 36906 vga.count_v[5]
.sym 36909 vga.count_v[6]
.sym 36910 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 36911 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 36912 vga.count_v[8]
.sym 36915 rst
.sym 36917 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 36918 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 36921 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36922 vga.count_v[1]
.sym 36923 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 36924 vga.count_v[8]
.sym 36927 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36928 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 36930 vga.count_v[7]
.sym 36933 vga.count_v[6]
.sym 36934 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 36935 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36936 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 36939 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 36941 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 36942 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 36943 vga.count_v_paddle_r_SB_DFFE_Q_E
.sym 36944 P1B9$SB_IO_OUT_$glb_clk
.sym 36950 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 36951 vga.count_v_paddle_r_SB_DFFE_Q_E
.sym 36952 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 36953 vga.blank_v
.sym 36965 vga.count_v[8]
.sym 36970 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 36971 rst
.sym 36972 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 36973 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 36976 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 37003 $PACKER_VCC_NET
.sym 37007 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 37008 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 37009 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 37010 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 37011 $PACKER_VCC_NET
.sym 37013 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 37014 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 37015 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 37018 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 37019 $nextpnr_ICESTORM_LC_35$O
.sym 37022 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 37025 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 37027 $PACKER_VCC_NET
.sym 37028 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 37031 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 37033 $PACKER_VCC_NET
.sym 37034 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 37037 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 37039 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 37040 $PACKER_VCC_NET
.sym 37043 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 37045 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 37046 $PACKER_VCC_NET
.sym 37049 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 37052 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 37055 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[6]
.sym 37057 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 37061 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 37063 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 37064 $PACKER_VCC_NET
.sym 37070 vga.ball_angle[1]
.sym 37071 vga.ball_angle[2]
.sym 37072 vga.ball_angle_SB_DFFESR_Q_D[3]
.sym 37073 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 37074 vga.ball_angle[0]
.sym 37075 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 37076 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 37089 $PACKER_VCC_NET
.sym 37095 P1B4$SB_IO_OUT
.sym 37099 vga.count_v_paddle_r_SB_DFFE_Q_E
.sym 37104 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 37105 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 37114 vga.red_SB_DFFSR_Q_R
.sym 37115 vga.score_r_pixels_SB_LUT4_I3_O[1]
.sym 37116 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 37118 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 37121 vga.score_r_pixels_SB_LUT4_I3_O[0]
.sym 37122 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 37123 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 37124 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 37125 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 37127 vga.score_r_pixels_SB_LUT4_I3_I2[2]
.sym 37128 vga.score_l_pixels[1]
.sym 37129 P1A9$SB_IO_OUT
.sym 37131 rst
.sym 37133 vga.score_r_pixels_SB_LUT4_I3_O[3]
.sym 37137 vga.score_r_pixels_SB_LUT4_I3_O[2]
.sym 37140 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 37141 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 37142 $nextpnr_ICESTORM_LC_36$I3
.sym 37145 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 37152 $nextpnr_ICESTORM_LC_36$I3
.sym 37156 rst
.sym 37158 P1A9$SB_IO_OUT
.sym 37161 vga.score_r_pixels_SB_LUT4_I3_I2[2]
.sym 37162 vga.score_l_pixels[1]
.sym 37163 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 37164 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 37168 rst
.sym 37169 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 37170 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 37173 vga.score_r_pixels_SB_LUT4_I3_O[1]
.sym 37174 vga.score_r_pixels_SB_LUT4_I3_O[0]
.sym 37175 vga.score_r_pixels_SB_LUT4_I3_O[3]
.sym 37176 vga.score_r_pixels_SB_LUT4_I3_O[2]
.sym 37180 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 37181 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 37182 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 37190 P1B9$SB_IO_OUT_$glb_clk
.sym 37191 vga.red_SB_DFFSR_Q_R
.sym 37198 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 37206 P1B4$SB_IO_OUT
.sym 37207 vga.ball_angle_SB_DFFESR_Q_D[3]
.sym 37210 vga.red_SB_DFFSR_Q_R
.sym 37212 vga.ball_angle[3]
.sym 37221 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 37235 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 37237 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 37240 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 37241 $PACKER_VCC_NET
.sym 37244 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 37245 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 37246 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 37247 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 37262 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 37265 $nextpnr_ICESTORM_LC_14$O
.sym 37268 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 37271 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 37274 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 37277 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 37279 $PACKER_VCC_NET
.sym 37280 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 37283 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 37285 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 37289 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I3[4]
.sym 37291 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 37295 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I3[5]
.sym 37297 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 37298 $PACKER_VCC_NET
.sym 37301 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 37304 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 37308 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 37311 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 37325 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 37326 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 37327 $PACKER_VCC_NET
.sym 37329 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 37332 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 37333 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 37344 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 37360 P1B7$SB_IO_OUT
.sym 37363 P1B4$SB_IO_OUT
.sym 37379 P1B4$SB_IO_OUT
.sym 37380 P1B7$SB_IO_OUT
.sym 37390 P1B4$SB_IO_OUT
.sym 37393 P1A9$SB_IO_OUT
.sym 37410 P1B4$SB_IO_OUT
.sym 37413 P1A9$SB_IO_OUT
.sym 39311 vga.count_v[1]
.sym 39435 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 39450 vga.ball_angle[3]
.sym 39454 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 39549 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 39550 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 39551 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 39552 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 39553 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 39554 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 39557 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 39575 vga.ball_pos_v[1]
.sym 39576 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 39581 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 39582 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 39592 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 39600 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 39602 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 39606 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 39610 vga.ball_angle[3]
.sym 39614 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 39615 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 39619 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 39646 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 39647 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 39648 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 39652 vga.ball_angle[3]
.sym 39653 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 39654 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 39657 vga.ball_angle[3]
.sym 39658 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 39659 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 39664 vga.ball_angle[3]
.sym 39665 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 39666 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 39670 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 39671 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 39672 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 39673 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 39674 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 39675 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 39676 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 39677 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 39697 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 39701 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 39703 vga.ball_pos_v[1]
.sym 39704 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 39713 vga.ball_pos_v[1]
.sym 39715 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 39716 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 39717 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 39718 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 39720 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 39721 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 39722 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 39723 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 39725 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 39726 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 39729 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 39730 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 39733 vga.ball_angle[3]
.sym 39735 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 39739 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 39740 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 39741 vga.ball_angle[3]
.sym 39742 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 39744 vga.ball_angle[3]
.sym 39745 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 39746 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 39747 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 39750 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 39752 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 39753 vga.ball_pos_v[1]
.sym 39756 vga.ball_angle[3]
.sym 39757 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 39758 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 39759 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 39762 vga.ball_angle[3]
.sym 39763 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 39764 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 39765 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 39768 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 39769 vga.ball_angle[3]
.sym 39770 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 39774 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 39775 vga.ball_angle[3]
.sym 39776 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 39777 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 39780 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 39781 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 39782 vga.ball_angle[3]
.sym 39783 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 39786 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 39787 vga.ball_angle[3]
.sym 39789 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 39807 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 39809 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 39813 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 39819 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 39820 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 39822 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 39823 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39824 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39826 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 39827 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39834 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 39835 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 39837 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 39838 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 39840 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 39843 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 39845 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 39846 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 39847 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 39848 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 39849 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39852 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 39853 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39854 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 39855 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 39858 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 39859 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 39860 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 39861 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 39862 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 39863 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 39864 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 39867 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 39868 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 39869 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 39874 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 39876 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 39879 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 39880 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 39882 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 39885 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 39886 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 39887 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 39888 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 39891 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39892 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39893 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 39894 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 39897 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 39898 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 39899 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 39903 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 39905 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 39906 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 39909 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 39911 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 39912 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 39913 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 39914 P1B9$SB_IO_OUT_$glb_clk
.sym 39915 rst_$glb_sr
.sym 39930 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 39934 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39935 vga.count_v[6]
.sym 39940 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 39941 vga.ball_pos_v[1]
.sym 39942 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 39947 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 39951 vga.count_v[7]
.sym 39957 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 39958 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 39960 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 39961 vga.count_v[3]
.sym 39962 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 39963 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 39964 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 39965 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 39969 vga.count_v[5]
.sym 39970 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 39972 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 39974 vga.count_v[6]
.sym 39975 vga.count_v[7]
.sym 39977 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 39979 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 39980 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 39981 vga.count_v[0]
.sym 39982 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 39984 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39985 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 39986 vga.count_v[1]
.sym 39988 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 39989 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39991 vga.count_v[0]
.sym 39992 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 39995 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 39997 vga.count_v[1]
.sym 39998 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 39999 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40001 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 40003 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40004 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 40007 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 40009 vga.count_v[3]
.sym 40010 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 40011 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 40013 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 40015 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 40016 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 40017 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 40019 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.sym 40021 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 40022 vga.count_v[5]
.sym 40023 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 40025 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.sym 40027 vga.count_v[6]
.sym 40028 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 40029 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 40031 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.sym 40033 vga.count_v[7]
.sym 40034 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 40035 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 40051 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 40053 $PACKER_VCC_NET
.sym 40055 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 40062 vga.count_v[0]
.sym 40066 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 40068 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 40069 vga.count_v[7]
.sym 40070 vga.count_v[5]
.sym 40072 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 40074 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 40075 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.sym 40092 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 40093 vga.count_v[8]
.sym 40094 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40104 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 40112 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[8]
.sym 40114 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 40115 vga.count_v[8]
.sym 40116 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 40118 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[9]
.sym 40121 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40124 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[10]
.sym 40126 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40130 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[11]
.sym 40133 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40136 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[12]
.sym 40138 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40142 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[13]
.sym 40145 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40148 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[14]
.sym 40150 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40154 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[15]
.sym 40157 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40174 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 40175 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 40178 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 40179 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 40180 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 40182 vga.count_v[3]
.sym 40183 vga.count_v[1]
.sym 40185 $PACKER_VCC_NET
.sym 40190 vga.count_v[0]
.sym 40193 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 40195 vga.ball_pos_v[1]
.sym 40196 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 40197 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 40198 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[15]
.sym 40205 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40235 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[16]
.sym 40238 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40241 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[17]
.sym 40243 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40247 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[18]
.sym 40250 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40253 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[19]
.sym 40255 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40259 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[20]
.sym 40262 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40265 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[21]
.sym 40267 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40271 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[22]
.sym 40274 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40277 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[23]
.sym 40279 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40285 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 40286 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 40287 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 40288 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 40289 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 40290 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 40291 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[2]
.sym 40292 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 40293 P2_4$SB_IO_IN
.sym 40298 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 40300 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40301 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40304 vga.count_v[8]
.sym 40305 vga.paddle_l_pos_v[3]
.sym 40308 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 40309 vga.paddle_r_pos_v[8]
.sym 40310 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40311 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 40313 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 40315 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40316 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 40317 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 40318 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 40319 vga.count_v[5]
.sym 40320 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 40321 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[23]
.sym 40328 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40358 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[24]
.sym 40361 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40364 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[25]
.sym 40366 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40370 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[26]
.sym 40373 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40376 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[27]
.sym 40378 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40382 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[28]
.sym 40385 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40388 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[29]
.sym 40390 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40394 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[30]
.sym 40397 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40400 $nextpnr_ICESTORM_LC_43$I3
.sym 40402 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40408 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 40410 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 40411 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 40412 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 40414 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 40415 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 40420 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 40424 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 40426 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 40427 vga.paddle_r_pos_v[3]
.sym 40428 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 40429 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40432 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 40433 vga.count_v[6]
.sym 40434 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 40435 vga.count_v[7]
.sym 40436 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 40438 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 40439 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 40440 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 40441 vga.ball_pos_v[1]
.sym 40444 $nextpnr_ICESTORM_LC_43$I3
.sym 40449 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 40451 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 40453 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 40454 vga.paddle_l_pos_v[8]
.sym 40455 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 40457 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 40459 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 40460 vga.count_v[3]
.sym 40466 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 40468 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 40469 vga.paddle_r_pos_v[8]
.sym 40470 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 40475 vga.count_v[0]
.sym 40476 vga.count_v_SB_DFFESS_Q_E
.sym 40485 $nextpnr_ICESTORM_LC_43$I3
.sym 40496 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 40497 vga.count_v[0]
.sym 40500 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 40501 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 40502 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 40503 vga.count_v[3]
.sym 40506 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 40507 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 40508 vga.paddle_r_pos_v[8]
.sym 40509 vga.paddle_l_pos_v[8]
.sym 40512 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 40513 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 40514 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 40515 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 40519 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 40520 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 40528 vga.count_v_SB_DFFESS_Q_E
.sym 40529 P1B9$SB_IO_OUT_$glb_clk
.sym 40530 rst_$glb_sr
.sym 40533 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 40534 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 40535 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 40536 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 40537 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 40538 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 40543 $PACKER_VCC_NET
.sym 40544 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 40545 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 40549 vga.count_v[0]
.sym 40550 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40552 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 40554 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 40555 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 40556 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 40557 vga.count_v[5]
.sym 40559 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 40560 vga.count_v[8]
.sym 40561 vga.count_v[7]
.sym 40562 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 40563 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 40565 vga.count_v_paddle_r_SB_DFFE_Q_E
.sym 40574 vga.count_v[0]
.sym 40575 vga.count_v[3]
.sym 40576 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 40578 vga.count_v[6]
.sym 40581 vga.count_v[1]
.sym 40582 vga.count_v[0]
.sym 40583 vga.count_v_SB_DFFESS_Q_E
.sym 40584 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 40585 vga.count_v[5]
.sym 40587 vga.count_v[7]
.sym 40598 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 40600 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 40604 $nextpnr_ICESTORM_LC_59$O
.sym 40606 vga.count_v[0]
.sym 40610 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 40611 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 40612 vga.count_v[1]
.sym 40614 vga.count_v[0]
.sym 40616 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 40617 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 40618 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 40620 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 40622 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 40623 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 40625 vga.count_v[3]
.sym 40626 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 40628 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 40629 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 40630 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 40632 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 40634 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 40635 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 40636 vga.count_v[5]
.sym 40638 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 40640 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 40641 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 40643 vga.count_v[6]
.sym 40644 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 40646 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 40647 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 40648 vga.count_v[7]
.sym 40650 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 40651 vga.count_v_SB_DFFESS_Q_E
.sym 40652 P1B9$SB_IO_OUT_$glb_clk
.sym 40653 rst_$glb_sr
.sym 40657 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 40658 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 40659 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 40660 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 40661 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 40668 vga.count_v[5]
.sym 40670 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 40671 vga.paddle_r_pos_v[4]
.sym 40672 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 40673 vga.paddle_r_pos_v[8]
.sym 40676 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 40677 vga.count_v_paddle_r
.sym 40680 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 40681 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 40685 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 40686 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 40688 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 40690 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 40695 vga.count_v[8]
.sym 40697 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 40698 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 40699 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 40700 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 40701 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 40702 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 40704 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 40705 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 40706 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 40707 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 40708 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 40709 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 40710 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 40711 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 40712 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 40713 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 40714 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 40716 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 40722 vga.count_v_SB_DFFESS_Q_E
.sym 40723 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 40724 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 40729 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 40730 vga.count_v[8]
.sym 40731 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 40734 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 40735 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 40736 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 40737 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 40741 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 40742 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 40743 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 40746 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 40747 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 40748 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 40749 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 40752 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 40754 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 40758 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 40759 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 40764 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 40765 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 40766 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 40767 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 40774 vga.count_v_SB_DFFESS_Q_E
.sym 40775 P1B9$SB_IO_OUT_$glb_clk
.sym 40776 rst_$glb_sr
.sym 40777 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 40778 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 40779 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 40780 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 40793 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 40802 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 40818 vga.count_v[8]
.sym 40820 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 40821 $PACKER_VCC_NET
.sym 40822 vga.count_v[6]
.sym 40823 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 40828 vga.count_v[5]
.sym 40832 vga.count_v[7]
.sym 40833 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 40834 rst
.sym 40844 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 40845 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 40850 $nextpnr_ICESTORM_LC_69$O
.sym 40852 vga.count_v[5]
.sym 40856 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 40858 vga.count_v[6]
.sym 40862 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 40864 vga.count_v[7]
.sym 40868 $nextpnr_ICESTORM_LC_70$I3
.sym 40870 vga.count_v[8]
.sym 40874 $nextpnr_ICESTORM_LC_70$COUT
.sym 40876 $PACKER_VCC_NET
.sym 40878 $nextpnr_ICESTORM_LC_70$I3
.sym 40882 rst
.sym 40883 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 40884 $nextpnr_ICESTORM_LC_70$COUT
.sym 40889 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 40890 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 40896 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 40897 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 40898 P1B9$SB_IO_OUT_$glb_clk
.sym 40899 rst_$glb_sr
.sym 40901 vga.ball_ratio[1]
.sym 40902 vga.ball_ratio[2]
.sym 40903 vga.ball_ratio_SB_DFFESR_Q_E
.sym 40904 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 40905 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 40906 vga.ball_ratio[0]
.sym 40907 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 40912 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 40914 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 40918 vga.paddle_r_pos_v[3]
.sym 40919 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 40943 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 40944 vga.ball_angle[3]
.sym 40948 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40950 $PACKER_VCC_NET
.sym 40951 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 40952 vga.ball_angle_SB_DFFESR_Q_E
.sym 40954 vga.ball_angle[0]
.sym 40955 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 40958 vga.ball_angle[1]
.sym 40959 vga.ball_angle[2]
.sym 40966 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 40969 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 40973 $nextpnr_ICESTORM_LC_89$O
.sym 40976 vga.ball_angle[0]
.sym 40979 vga.ball_angle_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 40981 $PACKER_VCC_NET
.sym 40982 vga.ball_angle[1]
.sym 40983 vga.ball_angle[0]
.sym 40985 vga.ball_angle_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 40988 vga.ball_angle[2]
.sym 40989 vga.ball_angle_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 40994 vga.ball_angle[3]
.sym 40995 vga.ball_angle_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 40998 vga.ball_angle[2]
.sym 40999 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 41000 vga.ball_angle[0]
.sym 41001 vga.ball_angle[1]
.sym 41007 vga.ball_angle[0]
.sym 41010 vga.ball_angle[2]
.sym 41011 vga.ball_angle[1]
.sym 41012 vga.ball_angle[0]
.sym 41013 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 41016 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 41017 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 41018 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 41019 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 41020 vga.ball_angle_SB_DFFESR_Q_E
.sym 41021 P1B9$SB_IO_OUT_$glb_clk
.sym 41022 rst_$glb_sr
.sym 41024 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 41025 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 41026 vga.score_r[2]
.sym 41027 vga.score_r[0]
.sym 41028 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 41029 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 41030 vga.score_r[1]
.sym 41036 $PACKER_VCC_NET
.sym 41037 $PACKER_VCC_NET
.sym 41040 vga.ball_angle_SB_DFFESR_Q_E
.sym 41042 P1B4$SB_IO_OUT
.sym 41052 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 41065 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 41067 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 41068 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 41071 $PACKER_VCC_NET
.sym 41077 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 41078 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 41079 $PACKER_VCC_NET
.sym 41091 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 41096 $nextpnr_ICESTORM_LC_32$O
.sym 41098 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 41102 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 41104 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 41108 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 41110 $PACKER_VCC_NET
.sym 41111 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 41114 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 41117 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 41120 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 41122 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 41123 $PACKER_VCC_NET
.sym 41126 $nextpnr_ICESTORM_LC_33$I3
.sym 41128 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 41136 $nextpnr_ICESTORM_LC_33$I3
.sym 41155 pll_PLL$nextnr_LOCK_lut_through_net
.sym 41156 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 41157 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 41158 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 41160 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 41165 rst
.sym 41173 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 41178 P1B8$SB_IO_OUT
.sym 41191 P1B4$SB_IO_OUT
.sym 41194 P1B8$SB_IO_OUT
.sym 41211 P1B4$SB_IO_OUT
.sym 41212 P1B8$SB_IO_OUT
.sym 43404 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 43407 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 43408 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 43410 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 43436 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 43438 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 43439 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 43440 vga.ball_pos_v[1]
.sym 43442 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 43445 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 43447 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 43448 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 43451 $nextpnr_ICESTORM_LC_31$O
.sym 43454 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 43457 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 43460 vga.ball_pos_v[1]
.sym 43463 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 43465 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 43467 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 43469 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 43472 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 43473 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 43475 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 43477 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 43479 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 43481 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 43484 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 43485 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 43487 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 43490 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 43491 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 43493 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 43496 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 43497 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 43501 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 43502 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 43506 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 43508 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 43525 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 43529 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 43530 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 43531 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 43532 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 43534 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 43536 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 43537 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 43543 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 43545 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 43548 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 43549 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 43552 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 43553 vga.ball_angle[3]
.sym 43554 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 43555 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 43556 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 43559 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 43562 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 43564 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 43565 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 43567 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 43570 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 43571 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 43573 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 43576 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 43578 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 43582 vga.ball_angle[3]
.sym 43583 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 43584 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 43587 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 43588 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 43589 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 43590 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 43593 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 43595 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 43596 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 43599 vga.ball_angle[3]
.sym 43601 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 43605 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 43607 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 43608 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 43611 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 43612 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 43613 vga.ball_angle[3]
.sym 43614 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 43617 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 43618 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 43619 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 43625 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 43626 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 43627 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 43628 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 43629 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 43630 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 43631 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 43639 vga.ball_angle[3]
.sym 43640 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 43641 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 43645 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 43648 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 43649 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 43650 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43651 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 43652 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 43654 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 43656 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 43657 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 43658 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 43659 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 43666 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 43667 vga.ball_pos_v[1]
.sym 43668 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 43670 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 43672 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 43674 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 43675 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 43678 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 43682 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 43685 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 43687 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 43689 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 43692 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 43693 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 43694 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 43696 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 43697 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 43699 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 43700 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 43703 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 43705 vga.ball_pos_v[1]
.sym 43706 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 43709 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 43711 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 43712 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 43715 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 43717 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 43718 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 43721 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[4]
.sym 43723 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 43724 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 43727 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[5]
.sym 43729 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 43730 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 43733 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[6]
.sym 43735 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 43736 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 43739 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[7]
.sym 43741 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 43742 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 43747 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 43748 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 43749 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 43750 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 43751 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 43752 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 43753 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 43759 vga.count_v[7]
.sym 43760 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 43761 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 43763 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 43764 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 43765 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 43767 vga.count_v[5]
.sym 43771 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 43772 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 43773 vga.paddle_l_pos_v[3]
.sym 43775 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 43776 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 43779 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 43780 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 43781 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 43782 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 43783 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[7]
.sym 43804 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 43805 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 43819 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 43820 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[8]
.sym 43822 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 43823 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 43826 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[9]
.sym 43828 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 43832 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[10]
.sym 43835 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 43838 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[11]
.sym 43840 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 43844 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[12]
.sym 43847 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 43850 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[13]
.sym 43852 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 43856 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[14]
.sym 43859 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 43862 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[15]
.sym 43864 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 43872 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 43873 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 43874 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 43875 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 43876 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 43877 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 43882 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 43885 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 43886 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 43889 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 43893 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 43894 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 43896 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 43897 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 43898 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 43900 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 43901 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 43902 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 43904 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 43906 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[15]
.sym 43934 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 43943 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[16]
.sym 43945 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 43949 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[17]
.sym 43952 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 43955 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[18]
.sym 43957 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 43961 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[19]
.sym 43964 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 43967 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[20]
.sym 43969 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 43973 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[21]
.sym 43976 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 43979 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[22]
.sym 43981 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 43985 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[23]
.sym 43988 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 43993 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 43994 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 43995 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 43996 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 43997 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 43998 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 43999 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 44000 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 44008 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 44009 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 44011 vga.count_v[5]
.sym 44012 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 44013 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44016 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44020 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 44021 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 44022 vga.paddle_l_pos_v[3]
.sym 44023 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 44024 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 44026 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 44027 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 44028 vga.paddle_l_pos_v[4]
.sym 44029 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[23]
.sym 44049 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 44066 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[24]
.sym 44069 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 44072 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[25]
.sym 44074 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 44078 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[26]
.sym 44081 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 44084 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[27]
.sym 44086 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 44090 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[28]
.sym 44093 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 44096 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[29]
.sym 44098 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 44102 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[30]
.sym 44105 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 44108 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 44110 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 44120 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 44121 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 44122 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 44123 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 44128 vga.count_v[6]
.sym 44130 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 44131 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44132 vga.count_v[7]
.sym 44133 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44135 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44138 vga.paddle_r_pos_v[6]
.sym 44140 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 44141 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44144 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 44145 vga.paddle_r_pos_v[4]
.sym 44146 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 44147 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 44148 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 44150 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 44152 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 44158 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 44159 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 44160 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 44161 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 44162 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 44163 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 44164 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 44165 vga.paddle_r_pos_v[3]
.sym 44166 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 44168 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 44169 vga.paddle_r_pos_v[4]
.sym 44170 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 44171 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 44172 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 44175 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 44176 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 44179 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[2]
.sym 44180 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 44181 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 44182 vga.paddle_l_pos_v[3]
.sym 44183 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 44184 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 44185 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 44187 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 44188 vga.paddle_l_pos_v[4]
.sym 44190 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 44191 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 44192 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 44193 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 44196 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 44197 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 44198 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 44199 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 44202 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 44203 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 44204 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 44205 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 44208 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 44209 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 44210 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 44211 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 44214 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[2]
.sym 44216 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 44217 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 44220 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 44221 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 44222 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 44226 vga.paddle_l_pos_v[4]
.sym 44227 vga.paddle_r_pos_v[4]
.sym 44228 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 44229 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 44232 vga.paddle_r_pos_v[3]
.sym 44233 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 44234 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 44235 vga.paddle_l_pos_v[3]
.sym 44236 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 44237 P1B9$SB_IO_OUT_$glb_clk
.sym 44238 rst_$glb_sr
.sym 44239 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 44252 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 44254 vga.count_v_paddle_r_SB_DFFE_Q_E
.sym 44255 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 44259 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 44262 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 44264 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 44266 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 44269 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 44271 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44273 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44274 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44280 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44282 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 44283 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44284 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44286 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 44288 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 44290 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 44292 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44293 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44296 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 44298 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 44299 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 44300 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 44303 vga.count_v[7]
.sym 44304 vga.ball_pos_v[1]
.sym 44305 vga.count_v[8]
.sym 44310 vga.count_v[6]
.sym 44311 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 44313 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 44314 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44315 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 44325 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 44326 vga.count_v[7]
.sym 44327 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 44331 vga.ball_pos_v[1]
.sym 44332 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44333 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 44334 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44337 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 44338 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 44340 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44349 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 44350 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44351 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 44352 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44355 vga.count_v[6]
.sym 44356 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44357 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 44358 vga.count_v[8]
.sym 44374 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 44380 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44382 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 44387 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 44389 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 44390 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 44393 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 44403 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 44405 vga.paddle_r_pos_v[3]
.sym 44409 vga.paddle_r_pos_v[4]
.sym 44411 vga.paddle_r_pos_v[8]
.sym 44413 vga.paddle_r_pos_v[7]
.sym 44414 vga.paddle_r_pos_v[6]
.sym 44417 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44427 $PACKER_VCC_NET
.sym 44435 $nextpnr_ICESTORM_LC_67$O
.sym 44437 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44441 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 44443 vga.paddle_r_pos_v[3]
.sym 44447 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 44449 $PACKER_VCC_NET
.sym 44450 vga.paddle_r_pos_v[4]
.sym 44451 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 44453 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 44455 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 44457 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 44459 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 44462 vga.paddle_r_pos_v[6]
.sym 44463 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 44465 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 44468 vga.paddle_r_pos_v[7]
.sym 44469 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 44471 $nextpnr_ICESTORM_LC_68$I3
.sym 44473 vga.paddle_r_pos_v[8]
.sym 44475 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 44481 $nextpnr_ICESTORM_LC_68$I3
.sym 44497 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 44499 vga.paddle_r_pos_v[3]
.sym 44500 vga.paddle_r_pos_v[6]
.sym 44501 vga.paddle_r_pos_v[7]
.sym 44502 rst
.sym 44503 $PACKER_VCC_NET
.sym 44505 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44506 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44507 vga.paddle_r_pos_v[8]
.sym 44508 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 44515 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 44517 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 44527 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 44528 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 44529 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 44530 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 44531 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 44532 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 44533 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44534 vga.ball_pos_v[1]
.sym 44536 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 44537 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 44538 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 44539 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 44540 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 44541 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 44544 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44545 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 44546 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 44550 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 44553 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 44555 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 44557 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 44558 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[1]
.sym 44560 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 44561 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 44564 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[2]
.sym 44566 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 44567 vga.ball_pos_v[1]
.sym 44570 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[3]
.sym 44572 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44573 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 44576 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[4]
.sym 44578 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 44579 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 44580 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 44582 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[5]
.sym 44584 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 44585 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 44586 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 44588 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[6]
.sym 44590 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 44591 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 44592 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 44594 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[7]
.sym 44596 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 44597 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44598 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 44600 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[8]
.sym 44602 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 44603 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 44604 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 44608 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 44609 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 44610 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 44615 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 44622 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 44632 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 44635 rst
.sym 44643 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 44644 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[8]
.sym 44650 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 44654 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44655 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 44657 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 44658 vga.paddle_r_pos_v[3]
.sym 44660 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 44661 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 44662 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 44671 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 44673 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 44681 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[9]
.sym 44683 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 44684 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 44685 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 44687 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 44690 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 44691 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 44694 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 44695 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 44696 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 44697 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 44700 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44703 vga.paddle_r_pos_v[3]
.sym 44731 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 44748 vga.count_v[5]
.sym 44773 vga.ball_angle[1]
.sym 44774 vga.ball_angle[2]
.sym 44776 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 44777 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 44778 vga.ball_ratio[0]
.sym 44782 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 44784 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 44785 vga.ball_angle[0]
.sym 44790 vga.ball_ratio[2]
.sym 44792 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 44794 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 44795 rst
.sym 44797 vga.ball_ratio[1]
.sym 44798 vga.ball_ratio[2]
.sym 44799 vga.ball_ratio_SB_DFFESR_Q_E
.sym 44803 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 44804 $nextpnr_ICESTORM_LC_82$O
.sym 44807 vga.ball_ratio[0]
.sym 44810 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 44811 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 44812 vga.ball_ratio[1]
.sym 44814 vga.ball_ratio[0]
.sym 44818 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 44819 vga.ball_ratio[2]
.sym 44820 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 44824 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 44825 rst
.sym 44826 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 44829 vga.ball_ratio[0]
.sym 44830 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 44831 vga.ball_angle[0]
.sym 44835 vga.ball_angle[1]
.sym 44836 vga.ball_ratio[1]
.sym 44837 vga.ball_ratio[2]
.sym 44838 vga.ball_angle[2]
.sym 44842 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 44843 vga.ball_ratio[0]
.sym 44847 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 44848 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 44850 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 44851 vga.ball_ratio_SB_DFFESR_Q_E
.sym 44852 P1B9$SB_IO_OUT_$glb_clk
.sym 44853 rst_$glb_sr
.sym 44855 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 44856 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 44857 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 44858 vga.score_l[2]
.sym 44859 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 44860 vga.score_l[0]
.sym 44861 vga.score_l[1]
.sym 44895 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 44899 vga.score_r[0]
.sym 44903 P2_7$SB_IO_IN
.sym 44904 P2_7$SB_IO_IN
.sym 44905 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 44906 vga.score_r[2]
.sym 44907 vga.score_r[0]
.sym 44916 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 44917 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 44918 vga.score_r[1]
.sym 44920 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 44927 $nextpnr_ICESTORM_LC_77$O
.sym 44929 vga.score_r[0]
.sym 44933 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 44936 vga.score_r[1]
.sym 44937 vga.score_r[0]
.sym 44940 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 44941 P2_7$SB_IO_IN
.sym 44942 vga.score_r[2]
.sym 44943 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 44946 P2_7$SB_IO_IN
.sym 44947 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 44948 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 44949 vga.score_r[2]
.sym 44952 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 44953 P2_7$SB_IO_IN
.sym 44954 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 44955 vga.score_r[0]
.sym 44958 P2_7$SB_IO_IN
.sym 44959 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 44961 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 44964 vga.score_r[2]
.sym 44965 vga.score_r[1]
.sym 44967 vga.score_r[0]
.sym 44970 vga.score_r[1]
.sym 44971 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 44972 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 44973 P2_7$SB_IO_IN
.sym 44975 P1B9$SB_IO_OUT_$glb_clk
.sym 44976 rst_$glb_sr
.sym 44986 P2_7$SB_IO_IN
.sym 44990 vga.score_r_pixels_SB_DFFESS_Q_E
.sym 44991 $PACKER_GND_NET
.sym 44995 P2_7$SB_IO_IN
.sym 46604 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 46850 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 47240 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 47366 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 47373 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 47377 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 47379 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 47380 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 47384 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 47385 vga.paddle_l_pos_v[7]
.sym 47386 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 47387 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 47389 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 47393 vga.paddle_r_pos_v[7]
.sym 47397 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 47401 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 47406 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 47407 vga.paddle_l_pos_v[7]
.sym 47408 vga.paddle_r_pos_v[7]
.sym 47409 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 47413 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 47414 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 47415 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 47436 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 47437 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 47439 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 47448 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 47450 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 47451 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 47452 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 47453 P1B9$SB_IO_OUT_$glb_clk
.sym 47454 rst_$glb_sr
.sym 47469 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 47471 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 47473 vga.paddle_l_pos_v[7]
.sym 47475 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 47477 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 47479 vga.paddle_r_pos_v[7]
.sym 47483 $PACKER_VCC_NET
.sym 47484 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47486 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 47490 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 47497 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 47501 $PACKER_VCC_NET
.sym 47509 $PACKER_VCC_NET
.sym 47511 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 47512 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 47513 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 47514 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 47522 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 47523 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47524 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 47528 $nextpnr_ICESTORM_LC_84$O
.sym 47531 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47534 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[2]
.sym 47536 $PACKER_VCC_NET
.sym 47537 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 47538 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47540 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[3]
.sym 47542 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 47543 $PACKER_VCC_NET
.sym 47544 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[2]
.sym 47546 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[4]
.sym 47548 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 47549 $PACKER_VCC_NET
.sym 47550 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[3]
.sym 47552 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[5]
.sym 47554 $PACKER_VCC_NET
.sym 47555 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 47556 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[4]
.sym 47558 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[6]
.sym 47560 $PACKER_VCC_NET
.sym 47561 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 47562 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[5]
.sym 47564 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[7]
.sym 47566 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 47567 $PACKER_VCC_NET
.sym 47568 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[6]
.sym 47570 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 47572 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 47573 $PACKER_VCC_NET
.sym 47574 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[7]
.sym 47602 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 47603 vga.paddle_l_pos_v[6]
.sym 47604 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47605 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 47607 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 47609 vga.paddle_l_pos_v[7]
.sym 47610 vga.paddle_l_pos_v[8]
.sym 47611 vga.count_v[8]
.sym 47612 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47613 vga.paddle_l_pos_v[4]
.sym 47614 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 47621 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47623 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 47624 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 47625 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47626 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 47630 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47632 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47636 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 47637 $PACKER_VCC_NET
.sym 47640 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 47643 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 47644 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47648 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 47651 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[9]
.sym 47653 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 47654 $PACKER_VCC_NET
.sym 47655 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 47657 $nextpnr_ICESTORM_LC_85$I3
.sym 47659 $PACKER_VCC_NET
.sym 47660 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 47661 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[9]
.sym 47667 $nextpnr_ICESTORM_LC_85$I3
.sym 47670 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 47671 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47672 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 47673 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47677 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 47678 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 47682 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 47683 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47684 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 47685 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47688 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 47689 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 47690 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47691 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 47698 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 47699 P1B9$SB_IO_OUT_$glb_clk
.sym 47700 rst_$glb_sr
.sym 47714 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 47715 vga.paddle_l_pos_v[3]
.sym 47716 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 47717 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47718 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47723 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 47725 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 47726 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 47727 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47728 vga.ball_pos_v[1]
.sym 47729 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 47731 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 47733 vga.ball_pos_v[1]
.sym 47748 vga.paddle_l_pos_v[3]
.sym 47762 $PACKER_VCC_NET
.sym 47763 vga.paddle_l_pos_v[6]
.sym 47765 $PACKER_VCC_NET
.sym 47767 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 47769 vga.paddle_l_pos_v[7]
.sym 47770 vga.paddle_l_pos_v[8]
.sym 47772 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47773 vga.paddle_l_pos_v[4]
.sym 47774 $nextpnr_ICESTORM_LC_62$O
.sym 47776 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47780 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 47782 vga.paddle_l_pos_v[3]
.sym 47783 $PACKER_VCC_NET
.sym 47786 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 47789 vga.paddle_l_pos_v[4]
.sym 47790 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 47792 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 47794 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 47795 $PACKER_VCC_NET
.sym 47796 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 47798 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 47800 vga.paddle_l_pos_v[6]
.sym 47801 $PACKER_VCC_NET
.sym 47802 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 47804 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 47806 vga.paddle_l_pos_v[7]
.sym 47807 $PACKER_VCC_NET
.sym 47808 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 47810 $nextpnr_ICESTORM_LC_63$I3
.sym 47812 vga.paddle_l_pos_v[8]
.sym 47813 $PACKER_VCC_NET
.sym 47814 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 47816 $nextpnr_ICESTORM_LC_63$COUT
.sym 47818 $PACKER_VCC_NET
.sym 47820 $nextpnr_ICESTORM_LC_63$I3
.sym 47853 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 47856 vga.count_v[0]
.sym 47859 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 47860 $nextpnr_ICESTORM_LC_63$COUT
.sym 47865 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 47866 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 47867 vga.count_v[0]
.sym 47868 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 47869 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 47870 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47871 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 47872 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 47873 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 47874 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 47875 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 47876 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47877 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 47878 vga.paddle_r_pos_v[6]
.sym 47879 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 47880 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 47882 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 47883 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47884 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 47885 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 47887 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 47888 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 47890 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 47892 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 47893 vga.ball_pos_v[1]
.sym 47896 vga.paddle_l_pos_v[6]
.sym 47898 vga.count_v[0]
.sym 47899 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 47900 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47901 $nextpnr_ICESTORM_LC_63$COUT
.sym 47904 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 47905 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47906 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 47907 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 47910 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47911 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 47912 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 47913 vga.ball_pos_v[1]
.sym 47916 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 47917 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 47918 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47919 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 47922 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 47923 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 47924 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 47925 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 47928 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 47929 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 47930 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 47931 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 47934 vga.paddle_l_pos_v[6]
.sym 47935 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 47936 vga.paddle_r_pos_v[6]
.sym 47937 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 47941 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 47943 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47947 vga.count_v_paddle_r
.sym 47948 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 47949 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 47961 vga.paddle_l_pos_v[3]
.sym 47962 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47971 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 47973 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 47974 $PACKER_VCC_NET
.sym 47975 vga.count_v[3]
.sym 47976 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 47977 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 47978 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 47979 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 47980 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47981 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 47982 vga.paddle_r_pos_v[7]
.sym 47992 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 47993 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 47994 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 47995 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 47998 vga.ball_pos_v[1]
.sym 47999 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 48000 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 48001 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 48002 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 48003 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 48007 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 48009 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 48010 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 48011 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 48013 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 48014 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 48015 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 48016 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 48017 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 48019 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 48020 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48022 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 48023 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 48026 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 48028 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 48029 vga.ball_pos_v[1]
.sym 48032 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 48034 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 48035 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 48038 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 48040 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 48041 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 48044 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 48046 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 48047 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 48048 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 48050 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 48052 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 48053 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 48054 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 48056 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 48058 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 48059 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 48060 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 48062 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 48064 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 48065 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 48066 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 48071 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 48072 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 48073 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 48074 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 48075 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 48076 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 48077 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 48083 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 48085 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 48087 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 48093 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 48096 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 48098 vga.count_v[8]
.sym 48102 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 48106 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 48119 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 48122 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 48141 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 48142 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 48143 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 48145 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 48146 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 48147 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 48149 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 48151 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 48155 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 48158 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 48161 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[11]
.sym 48163 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 48167 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[12]
.sym 48170 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 48173 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[13]
.sym 48175 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 48179 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[14]
.sym 48182 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 48185 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[15]
.sym 48187 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 48193 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 48194 vga.paddle_r_pos_v[3]
.sym 48195 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 48196 vga.paddle_r_pos_v[4]
.sym 48197 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 48198 vga.paddle_r_pos_v[7]
.sym 48200 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 48212 vga.paddle_l_pos_v[4]
.sym 48214 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 48217 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 48219 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 48220 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 48221 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 48225 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 48226 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 48227 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 48229 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[15]
.sym 48241 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 48266 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[16]
.sym 48268 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 48272 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[17]
.sym 48275 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 48278 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[18]
.sym 48280 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 48284 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[19]
.sym 48287 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 48290 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[20]
.sym 48292 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 48296 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[21]
.sym 48299 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 48302 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[22]
.sym 48304 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 48308 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[23]
.sym 48311 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 48318 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 48319 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 48320 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 48321 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 48322 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 48323 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 48328 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48331 vga.paddle_r_pos_v[4]
.sym 48332 vga.right_down_pressed
.sym 48333 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 48337 vga.paddle_r_pos_v[3]
.sym 48346 vga.paddle_r_pos_v[7]
.sym 48350 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 48352 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[23]
.sym 48387 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 48389 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[24]
.sym 48391 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 48395 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[25]
.sym 48398 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 48401 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[26]
.sym 48403 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 48407 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[27]
.sym 48410 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 48413 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[28]
.sym 48415 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 48419 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[29]
.sym 48422 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 48425 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[30]
.sym 48427 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 48431 $nextpnr_ICESTORM_LC_74$I3
.sym 48434 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 48439 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 48440 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 48443 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 48446 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 48456 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 48463 vga.count_v[6]
.sym 48464 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 48465 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 48466 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 48469 vga.count_v[1]
.sym 48472 $PACKER_VCC_NET
.sym 48475 $nextpnr_ICESTORM_LC_74$I3
.sym 48480 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 48482 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 48483 $PACKER_VCC_NET
.sym 48489 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 48490 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 48494 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 48495 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 48496 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 48497 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 48506 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 48512 $nextpnr_ICESTORM_LC_74$COUT
.sym 48514 $PACKER_VCC_NET
.sym 48516 $nextpnr_ICESTORM_LC_74$I3
.sym 48519 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 48520 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 48522 $nextpnr_ICESTORM_LC_74$COUT
.sym 48525 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 48527 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 48528 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 48555 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 48556 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 48557 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 48558 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 48569 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 48590 vga.count_v[8]
.sym 48604 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 48618 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 48624 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 48637 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 48638 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 48639 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 48691 $PACKER_GND_NET
.sym 48727 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 48728 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 48729 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 48730 P2_7$SB_IO_IN
.sym 48731 P2_7$SB_IO_IN
.sym 48732 vga.score_l[0]
.sym 48738 vga.score_l[2]
.sym 48739 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 48740 vga.score_l[0]
.sym 48746 vga.score_l[2]
.sym 48749 vga.score_l[1]
.sym 48757 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 48758 $nextpnr_ICESTORM_LC_81$O
.sym 48761 vga.score_l[0]
.sym 48764 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 48767 vga.score_l[1]
.sym 48768 vga.score_l[0]
.sym 48771 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 48772 P2_7$SB_IO_IN
.sym 48773 vga.score_l[2]
.sym 48774 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 48777 P2_7$SB_IO_IN
.sym 48778 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 48779 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 48783 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 48784 vga.score_l[2]
.sym 48785 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 48786 P2_7$SB_IO_IN
.sym 48789 vga.score_l[1]
.sym 48790 vga.score_l[2]
.sym 48792 vga.score_l[0]
.sym 48795 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 48796 P2_7$SB_IO_IN
.sym 48797 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 48798 vga.score_l[0]
.sym 48801 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 48802 P2_7$SB_IO_IN
.sym 48803 vga.score_l[1]
.sym 48804 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 48806 P1B9$SB_IO_OUT_$glb_clk
.sym 48807 rst_$glb_sr
.sym 48810 P1B9$SB_IO_OUT
.sym 48817 $PACKER_GND_NET
.sym 48818 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 48820 rst
.sym 51189 vga.count_v[0]
.sym 51310 vga.count_v[1]
.sym 51311 vga.count_v[3]
.sym 51312 $PACKER_VCC_NET
.sym 51315 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 51316 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 51317 vga.count_v[5]
.sym 51319 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 51328 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 51330 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 51331 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 51333 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 51334 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 51335 vga.count_v[3]
.sym 51336 vga.count_v[1]
.sym 51337 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 51338 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 51339 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 51340 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 51343 vga.count_v[7]
.sym 51347 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 51349 vga.count_v[0]
.sym 51351 vga.count_v[6]
.sym 51357 vga.count_v[5]
.sym 51359 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 51361 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 51362 vga.count_v[0]
.sym 51365 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 51367 vga.count_v[1]
.sym 51368 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 51371 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 51373 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 51374 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 51377 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 51379 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 51380 vga.count_v[3]
.sym 51383 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 51385 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 51386 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 51389 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 51391 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 51392 vga.count_v[5]
.sym 51395 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 51397 vga.count_v[6]
.sym 51398 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 51401 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 51403 vga.count_v[7]
.sym 51404 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 51409 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 51414 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 51435 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 51436 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 51437 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 51442 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 51443 vga.count_v[8]
.sym 51444 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51445 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 51450 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 51452 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51459 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 51474 vga.count_v[8]
.sym 51482 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 51484 vga.count_v[8]
.sym 51485 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 51488 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 51490 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 51494 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 51497 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51500 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 51502 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51506 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 51509 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51512 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 51514 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51518 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 51521 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51524 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 51526 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51532 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 51535 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 51552 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 51554 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 51555 vga.paddle_l_pos_v[6]
.sym 51561 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 51562 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 51567 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 51568 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 51591 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51605 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 51608 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51611 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 51613 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51617 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 51620 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51623 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 51625 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51629 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 51632 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51635 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 51637 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51641 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 51644 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51647 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 51649 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51668 $PACKER_VCC_NET
.sym 51670 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 51671 $PACKER_VCC_NET
.sym 51674 $PACKER_VCC_NET
.sym 51675 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 51676 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 51677 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 51681 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 51684 vga.count_v[0]
.sym 51687 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 51690 vga.count_v[0]
.sym 51691 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 51709 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51728 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[24]
.sym 51731 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51734 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[25]
.sym 51736 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51740 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[26]
.sym 51743 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51746 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[27]
.sym 51748 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51752 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[28]
.sym 51755 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51758 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[29]
.sym 51760 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51764 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[30]
.sym 51767 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51770 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 51772 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51788 vga.paddle_r_pos_v[3]
.sym 51791 vga.paddle_l_pos_v[7]
.sym 51793 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 51794 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 51797 vga.paddle_l_pos_v[4]
.sym 51798 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51799 vga.paddle_l_pos_v[6]
.sym 51801 vga.paddle_l_pos_v[8]
.sym 51803 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 51805 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 51807 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 51810 vga.count_v_paddle_r
.sym 51811 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 51813 vga.count_v[5]
.sym 51814 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 51819 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 51820 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 51822 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 51826 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 51828 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 51829 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 51834 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 51844 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 51846 vga.count_v_paddle_r_SB_DFFE_Q_E
.sym 51847 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 51848 vga.count_v[3]
.sym 51850 vga.count_v[0]
.sym 51852 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 51853 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 51854 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 51855 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 51858 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 51859 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 51860 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 51861 vga.count_v[3]
.sym 51864 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 51865 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 51866 vga.count_v[0]
.sym 51867 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 51898 vga.count_v_paddle_r_SB_DFFE_Q_E
.sym 51899 P1B9$SB_IO_OUT_$glb_clk
.sym 51913 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 51917 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 51919 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 51921 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 51922 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 51927 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 51928 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51934 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 51945 vga.paddle_r_pos_v[4]
.sym 51946 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 51947 vga.paddle_r_pos_v[7]
.sym 51949 $PACKER_VCC_NET
.sym 51951 vga.paddle_r_pos_v[3]
.sym 51957 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51959 vga.paddle_r_pos_v[8]
.sym 51971 $PACKER_VCC_NET
.sym 51973 vga.paddle_r_pos_v[6]
.sym 51974 $nextpnr_ICESTORM_LC_57$O
.sym 51977 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51980 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51982 vga.paddle_r_pos_v[3]
.sym 51983 $PACKER_VCC_NET
.sym 51984 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51986 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 51988 vga.paddle_r_pos_v[4]
.sym 51990 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51992 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 51994 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 51995 $PACKER_VCC_NET
.sym 51996 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 51998 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 52000 $PACKER_VCC_NET
.sym 52001 vga.paddle_r_pos_v[6]
.sym 52002 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 52004 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 52006 $PACKER_VCC_NET
.sym 52007 vga.paddle_r_pos_v[7]
.sym 52008 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 52010 $nextpnr_ICESTORM_LC_58$I3
.sym 52012 vga.paddle_r_pos_v[8]
.sym 52013 $PACKER_VCC_NET
.sym 52014 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 52016 $nextpnr_ICESTORM_LC_58$COUT
.sym 52019 $PACKER_VCC_NET
.sym 52020 $nextpnr_ICESTORM_LC_58$I3
.sym 52024 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 52025 vga.paddle_r_pos_v[8]
.sym 52026 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 52028 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 52029 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 52030 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 52031 vga.paddle_r_pos_v[6]
.sym 52038 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 52043 vga.paddle_l_pos_v[8]
.sym 52048 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 52049 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 52051 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 52054 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 52058 vga.paddle_r_pos_v[3]
.sym 52059 vga.paddle_r_pos_v[8]
.sym 52060 $nextpnr_ICESTORM_LC_58$COUT
.sym 52065 vga.right_down_pressed
.sym 52067 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52068 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 52069 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 52070 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 52071 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 52072 vga.right_down_pressed
.sym 52073 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 52074 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 52075 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 52076 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 52077 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 52078 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 52080 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 52083 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 52085 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 52087 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 52088 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 52091 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 52092 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 52094 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 52096 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 52098 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 52099 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 52100 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 52101 $nextpnr_ICESTORM_LC_58$COUT
.sym 52104 vga.right_down_pressed
.sym 52105 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 52106 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 52107 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 52110 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 52111 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 52112 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 52113 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 52116 vga.right_down_pressed
.sym 52117 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 52118 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 52119 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 52122 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 52123 vga.right_down_pressed
.sym 52124 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 52125 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 52128 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 52129 vga.right_down_pressed
.sym 52130 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 52131 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 52140 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 52141 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 52142 vga.right_down_pressed
.sym 52143 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 52144 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52145 P1B9$SB_IO_OUT_$glb_clk
.sym 52146 rst_$glb_sr
.sym 52149 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 52150 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 52151 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 52152 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 52153 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 52154 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 52159 vga.right_down_pressed
.sym 52163 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52164 vga.right_down_pressed
.sym 52165 $PACKER_VCC_NET
.sym 52169 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 52174 vga.paddle_r_pos_v[4]
.sym 52175 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 52176 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 52181 vga.paddle_r_pos_v[6]
.sym 52182 $PACKER_VCC_NET
.sym 52191 vga.paddle_r_pos_v[4]
.sym 52192 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 52193 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 52195 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 52197 vga.paddle_r_pos_v[3]
.sym 52200 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 52201 vga.paddle_r_pos_v[7]
.sym 52203 vga.paddle_r_pos_v[6]
.sym 52220 $nextpnr_ICESTORM_LC_79$O
.sym 52223 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 52226 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 52229 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 52232 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 52234 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 52236 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 52238 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 52240 vga.paddle_r_pos_v[3]
.sym 52242 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 52244 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 52246 vga.paddle_r_pos_v[4]
.sym 52248 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 52250 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 52253 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 52254 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 52256 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 52259 vga.paddle_r_pos_v[6]
.sym 52260 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 52262 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 52264 vga.paddle_r_pos_v[7]
.sym 52266 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 52270 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 52274 vga.interval_counter[0]
.sym 52276 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 52297 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 52303 vga.paddle_r_pos_v[8]
.sym 52306 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 52312 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 52314 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 52315 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 52321 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 52324 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 52325 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 52326 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 52327 vga.count_v[8]
.sym 52329 vga.paddle_r_pos_v[8]
.sym 52330 vga.count_v[5]
.sym 52336 vga.count_v[6]
.sym 52337 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 52342 vga.count_v[1]
.sym 52346 vga.paddle_r_pos_v[8]
.sym 52347 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 52350 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 52351 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 52352 vga.count_v[5]
.sym 52353 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 52368 vga.count_v[6]
.sym 52369 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 52370 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 52371 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 52386 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 52387 vga.count_v[1]
.sym 52388 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 52389 vga.count_v[8]
.sym 52393 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 52394 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 52395 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 52396 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 52398 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 52399 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 52400 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 52413 $PACKER_VCC_NET
.sym 52437 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 52441 vga.paddle_r_pos_v[7]
.sym 52444 vga.paddle_r_pos_v[4]
.sym 52446 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 52447 $PACKER_VCC_NET
.sym 52453 vga.paddle_r_pos_v[6]
.sym 52455 vga.paddle_r_pos_v[3]
.sym 52463 vga.paddle_r_pos_v[8]
.sym 52466 $nextpnr_ICESTORM_LC_9$O
.sym 52468 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 52472 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 52475 vga.paddle_r_pos_v[3]
.sym 52478 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 52480 vga.paddle_r_pos_v[4]
.sym 52481 $PACKER_VCC_NET
.sym 52484 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 52486 $PACKER_VCC_NET
.sym 52487 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 52490 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[4]
.sym 52492 vga.paddle_r_pos_v[6]
.sym 52496 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[5]
.sym 52499 vga.paddle_r_pos_v[7]
.sym 52502 $nextpnr_ICESTORM_LC_10$I3
.sym 52505 vga.paddle_r_pos_v[8]
.sym 52512 $nextpnr_ICESTORM_LC_10$I3
.sym 52516 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 52517 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 52518 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 52520 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 52521 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 52522 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 52529 P1B4$SB_IO_OUT
.sym 52656 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 52670 P1B4$SB_IO_OUT
.sym 52683 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 52703 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 52711 P1B9$SB_IO_OUT
.sym 55141 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 55142 $PACKER_VCC_NET
.sym 55146 $PACKER_VCC_NET
.sym 55174 vga.count_v[3]
.sym 55177 $PACKER_VCC_NET
.sym 55179 vga.count_v[6]
.sym 55180 vga.count_v[5]
.sym 55181 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 55183 vga.count_v[1]
.sym 55186 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 55187 vga.count_v[7]
.sym 55188 vga.count_v[8]
.sym 55190 $nextpnr_ICESTORM_LC_39$O
.sym 55193 vga.count_v[1]
.sym 55196 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 55199 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 55202 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 55204 $PACKER_VCC_NET
.sym 55205 vga.count_v[3]
.sym 55208 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 55211 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 55214 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 55217 vga.count_v[5]
.sym 55220 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 55223 vga.count_v[6]
.sym 55226 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 55229 vga.count_v[7]
.sym 55232 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 55235 vga.count_v[8]
.sym 55242 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 55243 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 55244 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 55245 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 55246 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 55247 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 55265 vga.count_v[6]
.sym 55266 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55273 vga.count_v[7]
.sym 55276 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 55286 vga.count_v[3]
.sym 55290 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 55292 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 55294 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 55308 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55314 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 55315 vga.count_v[3]
.sym 55316 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 55317 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 55345 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 55360 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55361 P1B9$SB_IO_OUT_$glb_clk
.sym 55362 rst_$glb_sr
.sym 55363 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 55364 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 55370 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 55382 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 55389 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 55394 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 55395 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 55406 vga.count_v[1]
.sym 55407 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 55411 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 55412 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55414 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 55415 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55417 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 55418 vga.count_v[3]
.sym 55420 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 55421 vga.count_v[5]
.sym 55424 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 55425 vga.count_v[6]
.sym 55426 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 55427 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 55428 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 55429 vga.count_v[0]
.sym 55433 vga.count_v[7]
.sym 55435 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 55436 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55438 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 55439 vga.count_v[0]
.sym 55440 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55442 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55444 vga.count_v[1]
.sym 55445 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 55448 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 55450 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 55451 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 55454 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 55456 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55457 vga.count_v[3]
.sym 55458 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 55460 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 55462 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 55463 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 55466 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.sym 55468 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 55469 vga.count_v[5]
.sym 55472 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.sym 55474 vga.count_v[6]
.sym 55475 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 55478 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.sym 55480 vga.count_v[7]
.sym 55481 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 55493 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 55500 vga.count_v[1]
.sym 55503 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 55506 vga.count_v[3]
.sym 55508 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55513 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 55517 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 55518 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 55520 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 55522 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.sym 55527 vga.count_v[8]
.sym 55534 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 55550 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 55559 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[8]
.sym 55561 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 55562 vga.count_v[8]
.sym 55565 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[9]
.sym 55568 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 55571 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[10]
.sym 55573 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 55577 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[11]
.sym 55580 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 55583 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[12]
.sym 55585 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 55589 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[13]
.sym 55592 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 55595 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[14]
.sym 55597 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 55601 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[15]
.sym 55604 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 55611 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 55612 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 55613 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 55614 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 55615 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 55616 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 55623 vga.paddle_l_pos_v[3]
.sym 55626 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 55631 vga.count_v[8]
.sym 55634 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 55635 vga.paddle_r_pos_v[8]
.sym 55636 vga.paddle_r_pos_v[7]
.sym 55638 $PACKER_VCC_NET
.sym 55640 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 55641 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 55644 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55645 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[15]
.sym 55673 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 55682 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[16]
.sym 55684 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 55688 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[17]
.sym 55691 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 55694 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[18]
.sym 55696 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 55700 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[19]
.sym 55703 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 55706 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[20]
.sym 55708 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 55712 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[21]
.sym 55715 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 55718 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[22]
.sym 55720 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 55724 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[23]
.sym 55727 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 55733 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 55734 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 55735 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 55736 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[2]
.sym 55737 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[3]
.sym 55738 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 55739 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 55747 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 55749 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 55755 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 55758 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55759 vga.paddle_r_pos_v[6]
.sym 55766 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 55767 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 55768 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[23]
.sym 55780 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 55805 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[24]
.sym 55807 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 55811 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[25]
.sym 55814 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 55817 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[26]
.sym 55819 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 55823 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[27]
.sym 55826 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 55829 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[28]
.sym 55831 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 55835 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[29]
.sym 55838 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 55841 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[30]
.sym 55843 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 55847 $nextpnr_ICESTORM_LC_83$I3
.sym 55850 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 55855 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 55856 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 55858 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 55859 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 55860 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55861 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 55891 $nextpnr_ICESTORM_LC_83$I3
.sym 55898 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 55901 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 55902 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 55903 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55905 $PACKER_VCC_NET
.sym 55910 vga.right_down_pressed
.sym 55911 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55912 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 55914 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55918 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 55921 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 55924 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55925 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 55926 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 55932 $nextpnr_ICESTORM_LC_83$I3
.sym 55935 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55936 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 55937 vga.right_down_pressed
.sym 55938 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 55941 $PACKER_VCC_NET
.sym 55943 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 55944 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55956 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 55959 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55960 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 55961 vga.right_down_pressed
.sym 55962 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 55966 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55967 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 55971 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 55972 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 55973 vga.right_down_pressed
.sym 55974 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55975 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55976 P1B9$SB_IO_OUT_$glb_clk
.sym 55977 rst_$glb_sr
.sym 55979 vga.interval_counter[1]
.sym 55980 vga.interval_counter[2]
.sym 55981 vga.interval_counter[3]
.sym 55982 vga.interval_counter[4]
.sym 55983 vga.interval_counter[5]
.sym 55984 vga.interval_counter[6]
.sym 55985 vga.interval_counter[7]
.sym 55994 vga.paddle_r_pos_v[8]
.sym 55999 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 56005 vga.interval_counter[5]
.sym 56013 vga.interval_counter[1]
.sym 56031 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 56032 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 56034 vga.paddle_r_pos_v[6]
.sym 56037 $PACKER_VCC_NET
.sym 56038 vga.paddle_r_pos_v[4]
.sym 56039 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 56040 vga.paddle_r_pos_v[7]
.sym 56044 vga.paddle_r_pos_v[3]
.sym 56047 $PACKER_VCC_NET
.sym 56050 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 56051 $nextpnr_ICESTORM_LC_61$O
.sym 56053 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 56057 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 56059 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 56060 $PACKER_VCC_NET
.sym 56063 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 56065 $PACKER_VCC_NET
.sym 56066 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 56067 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 56069 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 56071 vga.paddle_r_pos_v[3]
.sym 56072 $PACKER_VCC_NET
.sym 56073 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 56075 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 56077 vga.paddle_r_pos_v[4]
.sym 56078 $PACKER_VCC_NET
.sym 56079 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 56081 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 56083 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 56084 $PACKER_VCC_NET
.sym 56085 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 56087 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 56089 $PACKER_VCC_NET
.sym 56090 vga.paddle_r_pos_v[6]
.sym 56091 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 56093 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 56095 $PACKER_VCC_NET
.sym 56096 vga.paddle_r_pos_v[7]
.sym 56097 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 56101 vga.interval_counter[8]
.sym 56102 vga.interval_counter[9]
.sym 56103 vga.interval_counter[10]
.sym 56104 vga.interval_counter[11]
.sym 56105 vga.interval_counter[12]
.sym 56106 vga.interval_counter[13]
.sym 56107 vga.interval_counter[14]
.sym 56108 vga.interval_counter[15]
.sym 56125 vga.interval_counter[2]
.sym 56127 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 56128 vga.interval_counter[13]
.sym 56130 vga.interval_counter[14]
.sym 56133 $PACKER_VCC_NET
.sym 56134 vga.interval_counter[8]
.sym 56137 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 56144 vga.paddle_r_pos_v[8]
.sym 56145 vga.interval_counter[3]
.sym 56146 vga.interval_counter[4]
.sym 56153 $PACKER_VCC_NET
.sym 56157 vga.interval_counter[7]
.sym 56161 vga.interval_counter[11]
.sym 56170 vga.interval_counter[0]
.sym 56175 $PACKER_VCC_NET
.sym 56177 vga.paddle_r_pos_v[8]
.sym 56178 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 56200 vga.interval_counter[0]
.sym 56211 vga.interval_counter[4]
.sym 56212 vga.interval_counter[3]
.sym 56213 vga.interval_counter[7]
.sym 56214 vga.interval_counter[11]
.sym 56222 P1B9$SB_IO_OUT_$glb_clk
.sym 56223 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O_$glb_sr
.sym 56224 vga.interval_counter[16]
.sym 56225 vga.interval_counter[17]
.sym 56226 vga.interval_counter[18]
.sym 56227 vga.interval_counter[19]
.sym 56228 vga.interval_counter[20]
.sym 56229 vga.interval_counter[21]
.sym 56230 vga.interval_counter[22]
.sym 56231 vga.interval_counter[23]
.sym 56252 vga.interval_counter[12]
.sym 56255 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 56257 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 56267 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 56274 vga.interval_counter[9]
.sym 56275 vga.interval_counter[5]
.sym 56276 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 56277 vga.interval_counter[0]
.sym 56279 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 56280 vga.interval_counter[15]
.sym 56281 vga.interval_counter[16]
.sym 56282 vga.interval_counter[17]
.sym 56283 vga.interval_counter[1]
.sym 56284 vga.interval_counter[19]
.sym 56288 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 56291 vga.interval_counter[18]
.sym 56294 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 56295 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 56298 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 56300 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 56301 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 56304 vga.interval_counter[18]
.sym 56306 vga.interval_counter[19]
.sym 56310 vga.interval_counter[1]
.sym 56311 vga.interval_counter[0]
.sym 56312 vga.interval_counter[9]
.sym 56313 vga.interval_counter[5]
.sym 56316 vga.interval_counter[17]
.sym 56317 vga.interval_counter[16]
.sym 56319 vga.interval_counter[15]
.sym 56328 vga.interval_counter[0]
.sym 56329 vga.interval_counter[9]
.sym 56330 vga.interval_counter[5]
.sym 56331 vga.interval_counter[1]
.sym 56334 vga.interval_counter[16]
.sym 56336 vga.interval_counter[15]
.sym 56337 vga.interval_counter[17]
.sym 56340 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 56342 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 56343 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 56347 vga.interval_counter[24]
.sym 56351 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 56353 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 56354 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 56388 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 56389 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 56393 rst
.sym 56396 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 56397 vga.interval_counter[2]
.sym 56398 vga.interval_counter[13]
.sym 56401 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 56402 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 56403 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 56404 vga.interval_counter[8]
.sym 56408 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 56412 vga.interval_counter[24]
.sym 56416 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 56417 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 56421 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 56422 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 56427 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 56428 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 56429 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 56430 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 56433 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 56434 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 56435 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 56436 rst
.sym 56445 vga.interval_counter[8]
.sym 56446 vga.interval_counter[24]
.sym 56447 vga.interval_counter[2]
.sym 56448 vga.interval_counter[13]
.sym 56453 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 56454 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 56457 vga.interval_counter[2]
.sym 56458 vga.interval_counter[24]
.sym 56459 vga.interval_counter[8]
.sym 56460 vga.interval_counter[13]
.sym 56482 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 56485 rst
.sym 56489 pll_PLL$nextnr_LOCK_lut_through_net
.sym 56514 P1B9$SB_IO_OUT
.sym 56518 P1B4$SB_IO_OUT
.sym 56534 P1B4$SB_IO_OUT
.sym 56538 P1B9$SB_IO_OUT
.sym 58973 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 59077 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 59097 vga.paddle_l_pos_v[3]
.sym 59099 vga.paddle_l_pos_v[7]
.sym 59101 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 59103 vga.paddle_l_pos_v[4]
.sym 59105 vga.paddle_l_pos_v[6]
.sym 59111 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59113 vga.paddle_l_pos_v[3]
.sym 59114 vga.paddle_l_pos_v[4]
.sym 59115 vga.paddle_l_pos_v[7]
.sym 59116 $PACKER_VCC_NET
.sym 59120 $PACKER_VCC_NET
.sym 59124 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 59125 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 59128 vga.paddle_l_pos_v[6]
.sym 59130 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 59131 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 59133 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 59135 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59137 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 59141 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59142 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 59143 $nextpnr_ICESTORM_LC_52$O
.sym 59145 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59149 vga.left_up_pressed_SB_LUT4_I2_I1[1]
.sym 59151 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59155 vga.left_up_pressed_SB_LUT4_I2_I1[2]
.sym 59157 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 59158 $PACKER_VCC_NET
.sym 59159 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59161 vga.left_up_pressed_SB_LUT4_I2_I1[3]
.sym 59164 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 59165 vga.paddle_l_pos_v[3]
.sym 59167 vga.left_up_pressed_SB_LUT4_I2_I1[4]
.sym 59169 $PACKER_VCC_NET
.sym 59170 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 59171 vga.paddle_l_pos_v[4]
.sym 59173 vga.left_up_pressed_SB_LUT4_I2_I1[5]
.sym 59175 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 59177 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 59179 vga.left_up_pressed_SB_LUT4_I2_I1[6]
.sym 59181 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 59183 vga.paddle_l_pos_v[6]
.sym 59185 vga.left_up_pressed_SB_LUT4_I2_I1[7]
.sym 59187 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 59189 vga.paddle_l_pos_v[7]
.sym 59195 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 59196 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 59197 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 59198 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 59199 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 59200 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 59217 vga.paddle_l_pos_v[8]
.sym 59219 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 59220 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59222 vga.left_down_pressed
.sym 59226 vga.left_down_pressed
.sym 59227 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 59229 vga.left_up_pressed_SB_LUT4_I2_I1[7]
.sym 59249 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59258 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 59259 vga.paddle_l_pos_v[3]
.sym 59260 $PACKER_VCC_NET
.sym 59264 vga.paddle_l_pos_v[8]
.sym 59266 $nextpnr_ICESTORM_LC_53$I3
.sym 59268 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 59270 vga.paddle_l_pos_v[8]
.sym 59276 $nextpnr_ICESTORM_LC_53$I3
.sym 59310 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59311 $PACKER_VCC_NET
.sym 59312 vga.paddle_l_pos_v[3]
.sym 59316 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 59317 vga.paddle_l_pos_v[3]
.sym 59318 vga.paddle_l_pos_v[7]
.sym 59320 vga.paddle_l_pos_v[4]
.sym 59321 vga.paddle_l_pos_v[6]
.sym 59322 vga.paddle_l_pos_v[8]
.sym 59323 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 59341 vga.paddle_l_pos_v[4]
.sym 59342 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59343 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 59344 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 59351 vga.paddle_l_pos_v[3]
.sym 59359 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 59368 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59383 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 59386 vga.left_down_pressed
.sym 59387 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 59432 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 59433 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 59434 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 59435 vga.left_down_pressed
.sym 59436 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59437 P1B9$SB_IO_OUT_$glb_clk
.sym 59438 rst_$glb_sr
.sym 59441 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 59442 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 59443 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 59444 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 59445 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 59446 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 59463 vga.paddle_r_pos_v[3]
.sym 59467 vga.paddle_r_pos_v[4]
.sym 59469 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 59471 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 59473 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 59474 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59481 vga.paddle_l_pos_v[3]
.sym 59484 vga.paddle_l_pos_v[4]
.sym 59485 vga.paddle_l_pos_v[6]
.sym 59487 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 59490 vga.paddle_l_pos_v[7]
.sym 59494 vga.paddle_l_pos_v[8]
.sym 59495 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59508 $PACKER_VCC_NET
.sym 59512 $nextpnr_ICESTORM_LC_46$O
.sym 59515 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59518 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 59521 vga.paddle_l_pos_v[3]
.sym 59524 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 59526 $PACKER_VCC_NET
.sym 59527 vga.paddle_l_pos_v[4]
.sym 59528 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 59530 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 59533 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 59534 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 59536 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 59538 vga.paddle_l_pos_v[6]
.sym 59540 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 59542 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 59545 vga.paddle_l_pos_v[7]
.sym 59546 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 59548 $nextpnr_ICESTORM_LC_47$I3
.sym 59550 vga.paddle_l_pos_v[8]
.sym 59552 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 59558 $nextpnr_ICESTORM_LC_47$I3
.sym 59562 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 59576 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 59589 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 59597 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 59604 $PACKER_VCC_NET
.sym 59607 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[2]
.sym 59608 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[3]
.sym 59609 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 59612 $PACKER_VCC_NET
.sym 59615 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59616 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 59618 vga.paddle_r_pos_v[7]
.sym 59623 vga.paddle_r_pos_v[3]
.sym 59626 vga.paddle_r_pos_v[6]
.sym 59627 vga.paddle_r_pos_v[4]
.sym 59628 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59629 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 59630 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 59631 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 59632 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 59634 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 59635 $nextpnr_ICESTORM_LC_71$O
.sym 59637 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59641 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[2]
.sym 59643 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59645 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 59647 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[3]
.sym 59649 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 59650 $PACKER_VCC_NET
.sym 59651 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 59653 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[4]
.sym 59655 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 59657 vga.paddle_r_pos_v[3]
.sym 59659 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[5]
.sym 59661 $PACKER_VCC_NET
.sym 59662 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[2]
.sym 59663 vga.paddle_r_pos_v[4]
.sym 59665 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[6]
.sym 59668 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[3]
.sym 59669 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 59671 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[7]
.sym 59674 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 59675 vga.paddle_r_pos_v[6]
.sym 59677 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[8]
.sym 59679 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 59681 vga.paddle_r_pos_v[7]
.sym 59685 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 59688 vga.right_down_pressed
.sym 59690 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59691 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 59692 vga.right_up_pressed
.sym 59712 vga.left_up_pressed
.sym 59718 vga.left_down_pressed
.sym 59721 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[8]
.sym 59726 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 59728 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 59732 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 59733 vga.paddle_r_pos_v[8]
.sym 59737 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 59738 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 59740 rst
.sym 59742 vga.left_down_pressed
.sym 59743 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 59744 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59745 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 59748 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 59753 vga.right_down_pressed
.sym 59756 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 59757 vga.right_up_pressed
.sym 59758 $nextpnr_ICESTORM_LC_72$I3
.sym 59761 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 59762 vga.paddle_r_pos_v[8]
.sym 59768 $nextpnr_ICESTORM_LC_72$I3
.sym 59777 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 59778 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 59779 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 59780 vga.left_down_pressed
.sym 59784 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 59785 vga.right_up_pressed
.sym 59786 rst
.sym 59790 vga.right_down_pressed
.sym 59791 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 59792 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 59795 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 59797 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 59805 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59806 P1B9$SB_IO_OUT_$glb_clk
.sym 59807 rst_$glb_sr
.sym 59813 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 59825 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 59826 P2_3$SB_IO_IN
.sym 59828 rst
.sym 59838 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59843 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 59853 vga.interval_counter[4]
.sym 59860 vga.interval_counter[3]
.sym 59866 vga.interval_counter[1]
.sym 59869 vga.interval_counter[0]
.sym 59872 vga.interval_counter[7]
.sym 59875 vga.interval_counter[2]
.sym 59877 vga.interval_counter[0]
.sym 59878 vga.interval_counter[5]
.sym 59879 vga.interval_counter[6]
.sym 59881 $nextpnr_ICESTORM_LC_87$O
.sym 59883 vga.interval_counter[0]
.sym 59887 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 59890 vga.interval_counter[1]
.sym 59891 vga.interval_counter[0]
.sym 59893 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 59895 vga.interval_counter[2]
.sym 59897 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 59899 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 59901 vga.interval_counter[3]
.sym 59903 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 59905 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 59908 vga.interval_counter[4]
.sym 59909 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 59911 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 59913 vga.interval_counter[5]
.sym 59915 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 59917 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 59919 vga.interval_counter[6]
.sym 59921 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 59923 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 59926 vga.interval_counter[7]
.sym 59927 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 59929 P1B9$SB_IO_OUT_$glb_clk
.sym 59930 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O_$glb_sr
.sym 59932 vga.left_up_pressed
.sym 59935 vga.left_down_pressed
.sym 59946 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 59962 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 59964 vga.interval_counter[6]
.sym 59967 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 59975 vga.interval_counter[11]
.sym 59989 vga.interval_counter[9]
.sym 59993 vga.interval_counter[13]
.sym 59995 vga.interval_counter[15]
.sym 59996 vga.interval_counter[8]
.sym 59998 vga.interval_counter[10]
.sym 60000 vga.interval_counter[12]
.sym 60002 vga.interval_counter[14]
.sym 60004 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 60006 vga.interval_counter[8]
.sym 60008 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 60010 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 60013 vga.interval_counter[9]
.sym 60014 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 60016 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 60018 vga.interval_counter[10]
.sym 60020 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 60022 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 60025 vga.interval_counter[11]
.sym 60026 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 60028 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 60030 vga.interval_counter[12]
.sym 60032 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 60034 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 60037 vga.interval_counter[13]
.sym 60038 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 60040 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 60042 vga.interval_counter[14]
.sym 60044 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 60046 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 60049 vga.interval_counter[15]
.sym 60050 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 60052 P1B9$SB_IO_OUT_$glb_clk
.sym 60053 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O_$glb_sr
.sym 60054 vga.left_down_1d
.sym 60058 vga.left_up_1d
.sym 60075 P2_1$SB_IO_IN
.sym 60079 vga.interval_counter[10]
.sym 60087 vga.interval_counter[14]
.sym 60090 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 60097 vga.interval_counter[18]
.sym 60099 vga.interval_counter[20]
.sym 60100 vga.interval_counter[21]
.sym 60102 vga.interval_counter[23]
.sym 60106 vga.interval_counter[19]
.sym 60109 vga.interval_counter[22]
.sym 60112 vga.interval_counter[17]
.sym 60119 vga.interval_counter[16]
.sym 60127 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 60129 vga.interval_counter[16]
.sym 60131 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 60133 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 60136 vga.interval_counter[17]
.sym 60137 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 60139 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 60142 vga.interval_counter[18]
.sym 60143 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 60145 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 60147 vga.interval_counter[19]
.sym 60149 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 60151 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 60154 vga.interval_counter[20]
.sym 60155 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 60157 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 60160 vga.interval_counter[21]
.sym 60161 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 60163 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 60165 vga.interval_counter[22]
.sym 60167 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 60169 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 60172 vga.interval_counter[23]
.sym 60173 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 60175 P1B9$SB_IO_OUT_$glb_clk
.sym 60176 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O_$glb_sr
.sym 60195 P2_1$SB_IO_IN
.sym 60213 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 60218 vga.interval_counter[12]
.sym 60222 vga.interval_counter[20]
.sym 60225 vga.interval_counter[23]
.sym 60226 vga.interval_counter[12]
.sym 60230 vga.interval_counter[14]
.sym 60231 vga.interval_counter[21]
.sym 60232 vga.interval_counter[22]
.sym 60234 vga.interval_counter[6]
.sym 60239 vga.interval_counter[10]
.sym 60242 vga.interval_counter[24]
.sym 60247 vga.interval_counter[14]
.sym 60252 vga.interval_counter[24]
.sym 60254 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 60275 vga.interval_counter[20]
.sym 60276 vga.interval_counter[23]
.sym 60277 vga.interval_counter[21]
.sym 60278 vga.interval_counter[22]
.sym 60287 vga.interval_counter[12]
.sym 60288 vga.interval_counter[10]
.sym 60289 vga.interval_counter[6]
.sym 60290 vga.interval_counter[14]
.sym 60293 vga.interval_counter[10]
.sym 60294 vga.interval_counter[6]
.sym 60295 vga.interval_counter[12]
.sym 60296 vga.interval_counter[14]
.sym 60298 P1B9$SB_IO_OUT_$glb_clk
.sym 60299 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O_$glb_sr
.sym 60315 P2_7$SB_IO_IN
.sym 62418 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 62810 $PACKER_VCC_NET
.sym 62811 $PACKER_VCC_NET
.sym 62959 vga.paddle_l_pos_v[6]
.sym 62961 vga.paddle_l_pos_v[7]
.sym 62963 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 62964 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 62965 vga.paddle_l_pos_v[4]
.sym 62967 vga.paddle_l_pos_v[3]
.sym 62969 vga.paddle_l_pos_v[8]
.sym 62970 $PACKER_VCC_NET
.sym 62971 $PACKER_VCC_NET
.sym 62973 $nextpnr_ICESTORM_LC_75$O
.sym 62975 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 62979 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 62982 vga.paddle_l_pos_v[3]
.sym 62985 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 62987 vga.paddle_l_pos_v[4]
.sym 62988 $PACKER_VCC_NET
.sym 62991 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 62993 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 62994 $PACKER_VCC_NET
.sym 62997 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[4]
.sym 63000 vga.paddle_l_pos_v[6]
.sym 63003 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[5]
.sym 63005 vga.paddle_l_pos_v[7]
.sym 63009 $nextpnr_ICESTORM_LC_76$I3
.sym 63011 vga.paddle_l_pos_v[8]
.sym 63019 $nextpnr_ICESTORM_LC_76$I3
.sym 63054 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63055 vga.left_down_pressed
.sym 63058 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63064 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63068 vga.paddle_l_pos_v[4]
.sym 63069 vga.paddle_l_pos_v[6]
.sym 63071 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 63073 vga.paddle_l_pos_v[3]
.sym 63074 vga.paddle_l_pos_v[7]
.sym 63080 $PACKER_VCC_NET
.sym 63084 $PACKER_VCC_NET
.sym 63087 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 63088 $PACKER_VCC_NET
.sym 63092 $PACKER_VCC_NET
.sym 63095 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63096 $nextpnr_ICESTORM_LC_64$O
.sym 63098 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 63102 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63104 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63105 $PACKER_VCC_NET
.sym 63108 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 63110 $PACKER_VCC_NET
.sym 63111 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63112 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63114 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 63116 vga.paddle_l_pos_v[3]
.sym 63117 $PACKER_VCC_NET
.sym 63118 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 63120 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 63122 $PACKER_VCC_NET
.sym 63123 vga.paddle_l_pos_v[4]
.sym 63124 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 63126 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 63128 $PACKER_VCC_NET
.sym 63129 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 63130 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 63132 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 63134 vga.paddle_l_pos_v[6]
.sym 63135 $PACKER_VCC_NET
.sym 63136 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 63138 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 63140 $PACKER_VCC_NET
.sym 63141 vga.paddle_l_pos_v[7]
.sym 63142 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 63158 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63170 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 63172 vga.paddle_l_pos_v[6]
.sym 63174 vga.paddle_l_pos_v[8]
.sym 63182 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 63188 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 63190 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 63191 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 63192 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 63193 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 63194 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 63195 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 63196 vga.left_down_pressed
.sym 63198 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 63199 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 63200 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 63201 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 63202 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 63212 $PACKER_VCC_NET
.sym 63214 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63215 vga.left_down_pressed
.sym 63217 vga.paddle_l_pos_v[8]
.sym 63218 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63221 vga.paddle_l_pos_v[8]
.sym 63222 $PACKER_VCC_NET
.sym 63223 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 63226 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 63227 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63228 vga.left_down_pressed
.sym 63229 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 63232 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 63233 vga.left_down_pressed
.sym 63234 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63235 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 63244 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 63245 vga.left_down_pressed
.sym 63246 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63247 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 63250 vga.left_down_pressed
.sym 63251 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63252 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 63253 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 63256 vga.left_down_pressed
.sym 63257 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 63258 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63259 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 63262 vga.left_down_pressed
.sym 63263 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 63264 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 63265 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63266 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63267 P1B9$SB_IO_OUT_$glb_clk
.sym 63268 rst_$glb_sr
.sym 63285 vga.paddle_l_pos_v[3]
.sym 63298 $PACKER_VCC_NET
.sym 63299 vga.right_down_pressed
.sym 63311 vga.paddle_l_pos_v[3]
.sym 63312 vga.paddle_l_pos_v[7]
.sym 63317 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 63322 vga.paddle_l_pos_v[4]
.sym 63323 vga.paddle_l_pos_v[6]
.sym 63325 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 63333 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63341 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63342 $nextpnr_ICESTORM_LC_0$O
.sym 63345 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 63348 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 63350 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63354 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 63356 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63358 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 63360 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 63363 vga.paddle_l_pos_v[3]
.sym 63364 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 63366 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 63368 vga.paddle_l_pos_v[4]
.sym 63370 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 63372 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 63375 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 63376 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 63378 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 63381 vga.paddle_l_pos_v[6]
.sym 63382 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 63384 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 63386 vga.paddle_l_pos_v[7]
.sym 63388 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 63418 P2_4$SB_IO_IN
.sym 63428 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 63446 vga.paddle_l_pos_v[8]
.sym 63468 vga.paddle_l_pos_v[8]
.sym 63469 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 63516 vga.right_up_1d
.sym 63519 vga.right_down_1d
.sym 63541 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63547 vga.left_down_pressed
.sym 63559 rst
.sym 63563 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 63565 P2_3$SB_IO_IN
.sym 63567 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63569 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 63572 vga.left_down_pressed
.sym 63573 $PACKER_VCC_NET
.sym 63574 vga.left_up_pressed
.sym 63578 P2_4$SB_IO_IN
.sym 63580 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 63581 vga.right_up_1d
.sym 63584 vga.right_down_1d
.sym 63585 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63587 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 63590 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 63591 vga.left_up_pressed
.sym 63592 rst
.sym 63607 vga.right_down_1d
.sym 63610 P2_4$SB_IO_IN
.sym 63620 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63621 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 63622 vga.left_down_pressed
.sym 63625 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63627 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 63628 $PACKER_VCC_NET
.sym 63632 P2_3$SB_IO_IN
.sym 63634 vga.right_up_1d
.sym 63636 P1B9$SB_IO_OUT_$glb_clk
.sym 63637 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 63658 vga.right_down_pressed
.sym 63685 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 63743 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 63793 $PACKER_VCC_NET
.sym 63802 vga.left_down_1d
.sym 63804 P2_1$SB_IO_IN
.sym 63806 vga.left_up_1d
.sym 63815 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 63817 P2_2$SB_IO_IN
.sym 63842 vga.left_up_1d
.sym 63844 P2_1$SB_IO_IN
.sym 63859 P2_2$SB_IO_IN
.sym 63861 vga.left_down_1d
.sym 63882 P1B9$SB_IO_OUT_$glb_clk
.sym 63883 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 63905 P2_2$SB_IO_IN
.sym 63934 P2_1$SB_IO_IN
.sym 63935 P2_2$SB_IO_IN
.sym 63936 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 63961 P2_2$SB_IO_IN
.sym 63982 P2_1$SB_IO_IN
.sym 64004 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 64005 P1B9$SB_IO_OUT_$glb_clk
.sym 64021 P2_2$SB_IO_IN
.sym 64139 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 64140 rst
.sym 64150 P1B4$SB_IO_OUT
.sym 64162 $PACKER_GND_NET
.sym 64174 $PACKER_GND_NET
.sym 64196 $PACKER_GND_NET
.sym 67123 P2_4$SB_IO_IN
.sym 67248 P2_4$SB_IO_IN
.sym 67408 P2_4$SB_IO_IN
.sym 67414 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 67415 P2_3$SB_IO_IN
.sym 67426 P2_3$SB_IO_IN
.sym 67447 P2_4$SB_IO_IN
.sym 67466 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 67467 P1B9$SB_IO_OUT_$glb_clk
.sym 67994 P1B9$SB_IO_OUT
.sym 68001 $PACKER_VCC_NET
.sym 68005 $PACKER_VCC_NET
.sym 68006 P1B9$SB_IO_OUT
.sym 68009 P1B4$SB_IO_OUT
.sym 68016 P1B4$SB_IO_OUT
.sym 68027 $PACKER_VCC_NET
.sym 68028 P1B9$SB_IO_OUT
.sym 68187 P2_3$SB_IO_IN
.sym 68226 P2_3$SB_IO_IN
.sym 68499 P2_3$SB_IO_IN
.sym 68991 P2_3$SB_IO_IN
.sym 69483 P2_3$SB_IO_IN
.sym 69971 P2_3$SB_IO_IN
.sym 70468 P2_3$SB_IO_IN
.sym 70943 P2_4$SB_IO_IN
.sym 70960 P2_3$SB_IO_IN
.sym 71693 P2_1$SB_IO_IN
.sym 71792 P2_7$SB_IO_IN
.sym 71794 P2_1$SB_IO_IN
.sym 71817 P2_1$SB_IO_IN
.sym 71832 pll_PLL$nextnr_LOCK_lut_through_net
.sym 71837 pll_PLL$nextnr_LOCK_lut_through_net
.sym 71850 pll_PLL$nextnr_LOCK_lut_through_net
.sym 75524 P2_2$SB_IO_IN
.sym 75625 P2_2$SB_IO_IN
.sym 75648 P2_2$SB_IO_IN
.sym 75659 P2_7$SB_IO_IN
.sym 78866 rst
.sym 78867 rst
.sym 78884 rst
.sym 79049 P2_4$SB_IO_IN
.sym 81449 P2_4$SB_IO_IN
.sym 82775 P2_4$SB_IO_IN
.sym 84159 P2_4$SB_IO_IN
.sym 103906 vga.ball_pos_h[1]
.sym 103911 vga.ball_pos_h[2]
.sym 103915 vga.ball_pos_h[3]
.sym 103916 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[2]
.sym 103919 vga.ball_pos_h[4]
.sym 103920 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[3]
.sym 103923 vga.ball_pos_h[5]
.sym 103924 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[4]
.sym 103927 vga.ball_pos_h[6]
.sym 103928 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[5]
.sym 103931 vga.ball_pos_h[7]
.sym 103932 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[6]
.sym 103935 vga.ball_pos_h[8]
.sym 103936 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[7]
.sym 103939 vga.ball_pos_h[9]
.sym 103940 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[8]
.sym 103944 $nextpnr_ICESTORM_LC_45$I3
.sym 103970 vga.ball_pos_h[0]
.sym 103974 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 103975 $PACKER_VCC_NET
.sym 103976 vga.ball_pos_h[1]
.sym 103978 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 103979 $PACKER_VCC_NET
.sym 103980 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[2]
.sym 103982 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 103983 $PACKER_VCC_NET
.sym 103984 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[3]
.sym 103986 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 103987 $PACKER_VCC_NET
.sym 103988 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[4]
.sym 103990 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 103991 $PACKER_VCC_NET
.sym 103992 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[5]
.sym 103994 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 103995 $PACKER_VCC_NET
.sym 103996 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[6]
.sym 103998 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 103999 $PACKER_VCC_NET
.sym 104000 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[7]
.sym 104002 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 104003 $PACKER_VCC_NET
.sym 104004 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[8]
.sym 104006 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 104007 $PACKER_VCC_NET
.sym 104008 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[9]
.sym 104010 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[9]
.sym 104011 $PACKER_VCC_NET
.sym 104012 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[10]
.sym 104016 $nextpnr_ICESTORM_LC_41$I3
.sym 104022 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 104023 $PACKER_VCC_NET
.sym 104024 vga.ball_pos_h[0]
.sym 104034 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 104035 vga.ball_pos_h[0]
.sym 104038 vga.count_h[1]
.sym 104039 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 104042 vga.count_h[2]
.sym 104043 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 104046 vga.count_h[3]
.sym 104047 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 104050 vga.count_h[4]
.sym 104051 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[4]
.sym 104054 vga.count_h[5]
.sym 104055 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[5]
.sym 104058 vga.count_h[6]
.sym 104059 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[6]
.sym 104062 vga.count_h[7]
.sym 104063 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[7]
.sym 104066 vga.count_h[8]
.sym 104067 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[8]
.sym 104070 vga.count_h[9]
.sym 104071 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[9]
.sym 104075 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[10]
.sym 104079 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 104083 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 104087 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 104091 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 104095 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 104099 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 104103 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 104107 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 104111 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 104115 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 104119 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 104123 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 104127 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 104131 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 104135 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 104139 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 104143 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 104147 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 104151 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 104155 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 104159 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_I0_CO[11]
.sym 104161 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 104162 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 104163 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 104164 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 104194 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 104197 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104199 vga.count_h[1]
.sym 104200 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 104201 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104203 vga.count_h[2]
.sym 104204 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 104205 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104207 vga.count_h[3]
.sym 104208 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 104209 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104211 vga.count_h[4]
.sym 104212 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 104213 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104215 vga.count_h[5]
.sym 104216 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 104217 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104219 vga.count_h[6]
.sym 104220 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 104221 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104223 vga.count_h[7]
.sym 104224 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 104225 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104227 vga.count_h[8]
.sym 104228 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 104229 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104231 vga.count_h[9]
.sym 104232 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 104238 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 104239 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 104240 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 104245 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 104246 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 104247 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 104248 rst
.sym 104255 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104256 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 104258 vga.count_h[4]
.sym 104262 vga.count_h[5]
.sym 104263 $PACKER_VCC_NET
.sym 104266 vga.count_h[6]
.sym 104267 $PACKER_VCC_NET
.sym 104270 vga.count_h[7]
.sym 104274 vga.count_h[8]
.sym 104275 $PACKER_VCC_NET
.sym 104278 vga.count_h[9]
.sym 104282 $PACKER_VCC_NET
.sym 104284 $nextpnr_ICESTORM_LC_12$I3
.sym 104288 $nextpnr_ICESTORM_LC_12$COUT
.sym 104290 vga.count_h[7]
.sym 104294 vga.count_h[8]
.sym 104295 $PACKER_VCC_NET
.sym 104298 vga.count_h[9]
.sym 104302 $PACKER_VCC_NET
.sym 104304 $nextpnr_ICESTORM_LC_6$I3
.sym 104307 rst
.sym 104308 $nextpnr_ICESTORM_LC_6$COUT
.sym 104312 rst_counter_SB_LUT4_O_2_I3
.sym 104318 rst
.sym 104319 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 104320 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 104323 rst_SB_DFF_Q_D[0]
.sym 104324 P1B10$SB_IO_OUT
.sym 104328 P1B10$SB_IO_OUT
.sym 104340 rst_counter_SB_LUT4_O_1_I3
.sym 104341 rst_SB_DFF_Q_D[0]
.sym 104898 vga.ball_pos_h[0]
.sym 104902 vga.ball_pos_h[1]
.sym 104903 $PACKER_VCC_NET
.sym 104906 vga.ball_pos_h[2]
.sym 104907 $PACKER_VCC_NET
.sym 104908 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 104910 vga.ball_pos_h[3]
.sym 104911 $PACKER_VCC_NET
.sym 104912 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 104914 vga.ball_pos_h[4]
.sym 104915 $PACKER_VCC_NET
.sym 104916 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 104918 vga.ball_pos_h[5]
.sym 104919 $PACKER_VCC_NET
.sym 104920 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 104922 vga.ball_pos_h[6]
.sym 104923 $PACKER_VCC_NET
.sym 104924 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 104926 vga.ball_pos_h[7]
.sym 104927 $PACKER_VCC_NET
.sym 104928 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 104930 vga.ball_pos_h[8]
.sym 104931 $PACKER_VCC_NET
.sym 104932 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 104933 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 104934 vga.ball_pos_h[9]
.sym 104935 vga.ball_motion_l
.sym 104936 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 104939 vga.ball_pos_h[2]
.sym 104940 vga.ball_pos_h[1]
.sym 104958 vga.ball_pos_h[2]
.sym 104959 $PACKER_VCC_NET
.sym 104960 vga.ball_pos_h[1]
.sym 104962 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 104963 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 104964 vga.ball_pos_h[0]
.sym 104966 vga.count_h[1]
.sym 104967 vga.ball_pos_h[1]
.sym 104970 vga.count_h[2]
.sym 104971 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 104972 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 104974 vga.count_h[3]
.sym 104975 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 104976 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 104978 vga.count_h[4]
.sym 104979 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[4]
.sym 104980 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 104982 vga.count_h[5]
.sym 104983 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[5]
.sym 104984 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 104986 vga.count_h[6]
.sym 104987 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[6]
.sym 104988 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 104990 vga.count_h[7]
.sym 104991 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[7]
.sym 104992 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 104994 vga.count_h[8]
.sym 104995 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[8]
.sym 104996 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 104998 vga.count_h[9]
.sym 104999 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[9]
.sym 105000 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[9]
.sym 105003 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 105007 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 105011 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 105015 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 105019 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 105023 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 105027 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 105031 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 105035 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 105039 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 105043 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 105047 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 105051 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 105055 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 105059 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 105063 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 105067 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 105071 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 105075 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 105079 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 105083 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 105087 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 105092 $nextpnr_ICESTORM_LC_15$I3
.sym 105122 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 105126 vga.count_h[1]
.sym 105130 vga.count_h[2]
.sym 105134 vga.count_h[3]
.sym 105135 $PACKER_VCC_NET
.sym 105138 vga.count_h[4]
.sym 105142 vga.count_h[5]
.sym 105146 vga.count_h[6]
.sym 105150 vga.count_h[7]
.sym 105151 $PACKER_VCC_NET
.sym 105154 vga.count_h[8]
.sym 105155 $PACKER_VCC_NET
.sym 105158 vga.count_h[9]
.sym 105162 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 105163 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 105164 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 105174 vga.count_h[8]
.sym 105175 vga.count_h[9]
.sym 105176 vga.count_h[5]
.sym 105177 vga.count_h[7]
.sym 105178 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 105179 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 105180 vga.count_h[6]
.sym 105186 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 105191 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 105194 $PACKER_VCC_NET
.sym 105195 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 105199 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 105203 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 105207 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 105210 $PACKER_VCC_NET
.sym 105211 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 105215 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 105220 $nextpnr_ICESTORM_LC_22$I3
.sym 105224 rst_counter_SB_LUT4_O_3_I3
.sym 105228 rst_counter_SB_LUT4_O_4_I3
.sym 105236 rst_counter_SB_LUT4_O_5_I3
.sym 105240 rst_counter_SB_LUT4_O_6_I3
.sym 105245 rst_counter_SB_LUT4_O_6_I3
.sym 105246 rst_counter_SB_LUT4_O_5_I3
.sym 105247 rst_counter_SB_LUT4_O_4_I3
.sym 105248 rst_counter_SB_LUT4_O_3_I3
.sym 105250 rst_counter[9]
.sym 105254 rst_counter[8]
.sym 105255 $PACKER_VCC_NET
.sym 105256 rst_counter[9]
.sym 105258 rst_counter[7]
.sym 105259 $PACKER_VCC_NET
.sym 105260 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 105262 rst_counter[6]
.sym 105263 $PACKER_VCC_NET
.sym 105264 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 105266 rst_counter[5]
.sym 105267 $PACKER_VCC_NET
.sym 105268 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 105270 rst_counter[4]
.sym 105271 $PACKER_VCC_NET
.sym 105272 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 105274 rst_counter[3]
.sym 105275 $PACKER_VCC_NET
.sym 105276 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 105278 rst_counter[2]
.sym 105279 $PACKER_VCC_NET
.sym 105280 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 105282 rst_counter[1]
.sym 105283 $PACKER_VCC_NET
.sym 105284 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 105285 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 105287 $PACKER_VCC_NET
.sym 105288 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 105292 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 105296 rst_counter_SB_LUT4_O_I3
.sym 105300 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 105301 rst_counter_SB_LUT4_O_2_I3
.sym 105302 rst_counter_SB_LUT4_O_1_I3
.sym 105303 rst_counter_SB_LUT4_O_I3
.sym 105304 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 105305 rst_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 105306 rst_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 105307 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 105308 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 105309 rst_counter[9]
.sym 105826 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 105827 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 105828 vga.ball_motion_l
.sym 105834 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 105835 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 105836 vga.ball_motion_l
.sym 105846 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 105847 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 105848 vga.ball_motion_l
.sym 105858 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 105859 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 105860 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 105870 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 105871 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 105872 vga.ball_motion_l
.sym 105874 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 105875 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 105876 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 105878 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 105879 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 105880 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 105882 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 105883 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 105884 vga.ball_motion_l
.sym 105886 vga.ball_pos_h[1]
.sym 105887 $PACKER_VCC_NET
.sym 105888 vga.ball_pos_h[0]
.sym 105890 vga.ball_pos_h[1]
.sym 105894 vga.ball_pos_h[2]
.sym 105895 $PACKER_VCC_NET
.sym 105898 vga.ball_pos_h[3]
.sym 105899 $PACKER_VCC_NET
.sym 105900 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 105902 vga.ball_pos_h[4]
.sym 105903 $PACKER_VCC_NET
.sym 105904 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 105906 vga.ball_pos_h[5]
.sym 105907 $PACKER_VCC_NET
.sym 105908 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 105910 vga.ball_pos_h[6]
.sym 105911 $PACKER_VCC_NET
.sym 105912 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 105914 vga.ball_pos_h[7]
.sym 105915 $PACKER_VCC_NET
.sym 105916 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 105918 vga.ball_pos_h[8]
.sym 105919 $PACKER_VCC_NET
.sym 105920 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 105922 vga.ball_pos_h[9]
.sym 105923 $PACKER_VCC_NET
.sym 105924 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 105928 $nextpnr_ICESTORM_LC_17$I3
.sym 105930 vga.count_h[4]
.sym 105931 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 105932 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 105933 vga.count_h[3]
.sym 105934 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 105935 vga.count_h[5]
.sym 105936 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 105941 vga.count_h[2]
.sym 105942 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 105943 vga.count_h[6]
.sym 105944 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 105945 vga.ball_pos_h[0]
.sym 105946 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 105947 vga.count_h[1]
.sym 105948 vga.ball_pos_h[1]
.sym 105953 vga.count_h[9]
.sym 105954 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[9]
.sym 105955 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 105956 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 105961 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 105962 vga.ball_pos_h[0]
.sym 105963 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 105964 vga.count_h[7]
.sym 105965 vga.count_h[7]
.sym 105966 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 105967 vga.count_h[8]
.sym 105968 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 105969 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 105970 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 105971 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 105972 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 105986 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 105990 vga.count_h[1]
.sym 105991 $PACKER_VCC_NET
.sym 105994 vga.count_h[2]
.sym 105995 $PACKER_VCC_NET
.sym 105998 vga.count_h[3]
.sym 105999 $PACKER_VCC_NET
.sym 106002 vga.count_h[4]
.sym 106006 vga.count_h[5]
.sym 106010 vga.count_h[6]
.sym 106014 vga.count_h[7]
.sym 106015 $PACKER_VCC_NET
.sym 106018 vga.count_h[8]
.sym 106019 $PACKER_VCC_NET
.sym 106022 vga.count_h[9]
.sym 106028 $nextpnr_ICESTORM_LC_24$I3
.sym 106050 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 106054 $PACKER_VCC_NET
.sym 106055 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 106058 $PACKER_VCC_NET
.sym 106059 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 106062 $PACKER_VCC_NET
.sym 106063 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 106066 $PACKER_VCC_NET
.sym 106067 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106071 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106075 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106079 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106083 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106085 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 106086 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 106087 vga.count_v[3]
.sym 106088 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 106107 vga.count_h[5]
.sym 106108 vga.count_h[4]
.sym 106114 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 106119 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106123 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 106126 $PACKER_VCC_NET
.sym 106127 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 106130 $PACKER_VCC_NET
.sym 106131 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 106135 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 106139 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 106142 $PACKER_VCC_NET
.sym 106143 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 106147 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 106149 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 106150 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 106151 vga.count_h[5]
.sym 106152 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 106154 vga.count_h[2]
.sym 106155 vga.count_h[3]
.sym 106156 vga.count_h[4]
.sym 106157 vga.count_h[7]
.sym 106158 vga.count_h[9]
.sym 106159 vga.count_h[6]
.sym 106160 vga.count_h[8]
.sym 106168 vga.count_h[1]
.sym 106170 vga.count_h[1]
.sym 106171 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 106172 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 106173 vga.count_h[2]
.sym 106174 vga.count_h[3]
.sym 106175 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 106176 vga.count_h[1]
.sym 106178 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 106182 $PACKER_VCC_NET
.sym 106183 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106186 $PACKER_VCC_NET
.sym 106187 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 106190 $PACKER_VCC_NET
.sym 106191 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 106195 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 106199 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 106203 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 106206 $PACKER_VCC_NET
.sym 106207 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 106211 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 106212 vga.count_h[9]
.sym 106213 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 106214 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 106215 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 106216 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 106217 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 106218 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 106219 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 106220 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 106222 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 106223 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 106224 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 106225 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 106226 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 106227 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 106228 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 106229 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 106230 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 106231 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 106232 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 106233 vga.count_h[2]
.sym 106234 vga.count_h[3]
.sym 106235 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 106236 vga.count_h[1]
.sym 106237 vga.count_h[1]
.sym 106238 vga.count_h[3]
.sym 106239 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 106240 vga.count_h[2]
.sym 106242 vga.count_h[4]
.sym 106246 vga.count_h[5]
.sym 106250 vga.count_h[6]
.sym 106254 vga.count_h[7]
.sym 106258 vga.count_h[8]
.sym 106259 $PACKER_VCC_NET
.sym 106262 vga.count_h[9]
.sym 106266 $PACKER_VCC_NET
.sym 106268 $nextpnr_ICESTORM_LC_4$I3
.sym 106271 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 106272 $nextpnr_ICESTORM_LC_4$COUT
.sym 106786 vga.ball_pos_h[0]
.sym 106791 vga.ball_pos_h[1]
.sym 106792 vga.ball_pos_h[0]
.sym 106795 vga.ball_pos_h[2]
.sym 106796 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 106799 vga.ball_pos_h[3]
.sym 106800 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 106803 vga.ball_pos_h[4]
.sym 106804 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 106807 vga.ball_pos_h[5]
.sym 106808 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 106811 vga.ball_pos_h[6]
.sym 106812 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 106815 vga.ball_pos_h[7]
.sym 106816 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 106819 vga.ball_pos_h[8]
.sym 106820 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 106821 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 106822 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 106823 vga.ball_pos_h[9]
.sym 106824 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 106826 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 106827 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 106828 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 106830 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 106831 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 106832 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 106833 vga.ball_pos_h[0]
.sym 106834 vga.ball_pos_h[1]
.sym 106835 vga.ball_pos_h[6]
.sym 106836 vga.ball_pos_h[9]
.sym 106837 vga.ball_pos_h[2]
.sym 106838 vga.ball_pos_h[3]
.sym 106839 vga.ball_pos_h[4]
.sym 106840 vga.ball_pos_h[5]
.sym 106841 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 106842 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 106843 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 106844 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 106846 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 106847 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 106848 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 106851 vga.ball_pos_h[7]
.sym 106852 vga.ball_pos_h[8]
.sym 106853 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 106854 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 106855 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 106856 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 106858 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 106859 $PACKER_VCC_NET
.sym 106860 vga.ball_pos_v[1]
.sym 106863 vga.ball_pos_h[0]
.sym 106864 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 106866 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 106867 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 106868 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 106871 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 106872 vga.ball_motion_l
.sym 106873 vga.ball_pos_h[6]
.sym 106874 vga.ball_pos_h[9]
.sym 106875 vga.ball_pos_h[0]
.sym 106876 vga.ball_pos_h[1]
.sym 106877 vga.ball_pos_h[4]
.sym 106878 vga.ball_pos_h[5]
.sym 106879 vga.ball_pos_h[2]
.sym 106880 vga.ball_pos_h[3]
.sym 106882 vga.ball_pos_v[1]
.sym 106886 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 106887 $PACKER_VCC_NET
.sym 106890 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 106891 $PACKER_VCC_NET
.sym 106892 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 106894 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 106895 $PACKER_VCC_NET
.sym 106896 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 106898 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 106899 $PACKER_VCC_NET
.sym 106900 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 106902 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 106903 $PACKER_VCC_NET
.sym 106904 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 106906 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 106907 $PACKER_VCC_NET
.sym 106908 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 106910 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 106911 $PACKER_VCC_NET
.sym 106912 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 106914 $PACKER_VCC_NET
.sym 106916 $nextpnr_ICESTORM_LC_38$I3
.sym 106917 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 106918 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 106919 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 106920 $nextpnr_ICESTORM_LC_38$COUT
.sym 106921 vga.count_v[3]
.sym 106922 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[3]
.sym 106923 vga.count_v[1]
.sym 106924 vga.ball_pos_v[1]
.sym 106925 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 106926 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[4]
.sym 106927 vga.count_v[5]
.sym 106928 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[5]
.sym 106933 vga.count_v[8]
.sym 106934 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[8]
.sym 106935 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[6]
.sym 106936 vga.count_v[6]
.sym 106937 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 106938 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 106939 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 106940 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 106941 vga.count_v[7]
.sym 106942 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[7]
.sym 106943 vga.count_v[0]
.sym 106944 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 106946 vga.count_v[0]
.sym 106950 vga.count_v[1]
.sym 106951 $PACKER_VCC_NET
.sym 106954 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 106955 $PACKER_VCC_NET
.sym 106958 vga.count_v[3]
.sym 106962 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 106966 vga.count_v[5]
.sym 106970 vga.count_v[6]
.sym 106974 vga.count_v[7]
.sym 106978 vga.count_v[8]
.sym 106984 $nextpnr_ICESTORM_LC_30$I3
.sym 107010 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 107014 $PACKER_VCC_NET
.sym 107015 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 107018 $PACKER_VCC_NET
.sym 107019 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 107023 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 107024 vga.count_v[3]
.sym 107027 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107028 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 107031 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107032 vga.count_v[5]
.sym 107034 $PACKER_VCC_NET
.sym 107035 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107039 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107040 vga.count_v[7]
.sym 107043 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107047 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 107048 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 107051 vga.count_h[7]
.sym 107052 vga.count_h[6]
.sym 107060 vga.count_v[0]
.sym 107062 vga.count_v[3]
.sym 107063 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 107064 vga.count_v[7]
.sym 107065 vga.count_v[8]
.sym 107066 vga.count_v[0]
.sym 107067 vga.count_v[1]
.sym 107068 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 107069 vga.count_v[5]
.sym 107070 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 107071 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 107072 vga.count_v[6]
.sym 107074 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 107079 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 107080 vga.count_h[6]
.sym 107083 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 107084 vga.count_h[7]
.sym 107086 $PACKER_VCC_NET
.sym 107087 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 107088 vga.count_h[8]
.sym 107090 $PACKER_VCC_NET
.sym 107091 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 107093 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 107094 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 107095 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 107096 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 107097 vga.count_v[5]
.sym 107098 vga.count_v[6]
.sym 107099 vga.count_v[7]
.sym 107100 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 107102 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 107103 vga.count_h[8]
.sym 107104 vga.count_h[9]
.sym 107106 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 107111 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107112 vga.count_h[2]
.sym 107114 $PACKER_VCC_NET
.sym 107115 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 107116 vga.count_h[3]
.sym 107118 $PACKER_VCC_NET
.sym 107119 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 107120 vga.count_h[4]
.sym 107123 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 107124 vga.count_h[5]
.sym 107126 $PACKER_VCC_NET
.sym 107127 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 107131 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 107134 $PACKER_VCC_NET
.sym 107135 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 107139 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 107141 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 107142 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 107143 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 107144 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I3[8]
.sym 107145 vga.count_h[4]
.sym 107146 vga.count_h[5]
.sym 107147 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 107148 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 107150 vga.count_h[9]
.sym 107151 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 107152 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 107153 vga.count_h[2]
.sym 107154 vga.count_h[1]
.sym 107155 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 107156 vga.count_h[3]
.sym 107158 vga.count_h[2]
.sym 107159 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 107160 vga.count_h[1]
.sym 107162 vga.count_h[8]
.sym 107163 vga.count_h[4]
.sym 107164 vga.count_h[5]
.sym 107165 vga.count_h[7]
.sym 107166 vga.count_h[9]
.sym 107167 vga.count_h[8]
.sym 107168 vga.count_h[6]
.sym 107170 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107175 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 107179 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 107182 $PACKER_VCC_NET
.sym 107183 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 107186 $PACKER_VCC_NET
.sym 107187 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 107191 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 107194 $PACKER_VCC_NET
.sym 107195 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 107199 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 107201 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 107202 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 107203 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 107204 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I3[7]
.sym 107209 vga.count_h[3]
.sym 107210 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107211 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 107212 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 107213 vga.count_h[4]
.sym 107214 vga.count_h[5]
.sym 107215 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 107216 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 107220 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 107222 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 107223 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 107224 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 107231 vga.count_h[4]
.sym 107232 vga.count_h[5]
.sym 107778 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 107779 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 107780 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 107782 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 107783 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 107784 vga.ball_motion_l
.sym 107787 vga.ball_motion_l
.sym 107788 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 107790 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 107791 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 107792 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 107807 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 107808 vga.ball_motion_l
.sym 107810 vga.count_v[0]
.sym 107811 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 107814 vga.count_v[1]
.sym 107815 vga.ball_pos_v[1]
.sym 107818 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 107819 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107820 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 107822 vga.count_v[3]
.sym 107823 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 107824 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[3]
.sym 107826 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 107827 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 107828 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[4]
.sym 107830 vga.count_v[5]
.sym 107831 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 107832 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[5]
.sym 107834 vga.count_v[6]
.sym 107835 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 107836 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[6]
.sym 107838 vga.count_v[7]
.sym 107839 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 107840 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[7]
.sym 107842 vga.count_v[8]
.sym 107843 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 107844 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1[8]
.sym 107847 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107851 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107855 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107859 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107863 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107867 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107871 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107875 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107879 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107883 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107887 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107891 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107895 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107899 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107903 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107907 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107911 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107915 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107919 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107923 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107927 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107931 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107935 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107940 $nextpnr_ICESTORM_LC_51$I3
.sym 107957 vga.count_h_ball_SB_LUT4_I1_I0[10]
.sym 107958 vga.count_h_ball
.sym 107959 vga.count_h_ball_SB_LUT4_I1_I2[31]
.sym 107960 vga.count_h_ball_SB_LUT4_I1_I3[3]
.sym 107970 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 107974 $PACKER_VCC_NET
.sym 107975 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 107976 vga.count_v[1]
.sym 107979 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 107980 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 107982 $PACKER_VCC_NET
.sym 107983 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 107986 $PACKER_VCC_NET
.sym 107987 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107990 $PACKER_VCC_NET
.sym 107991 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107994 $PACKER_VCC_NET
.sym 107995 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107996 vga.count_v[6]
.sym 107998 $PACKER_VCC_NET
.sym 107999 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108002 $PACKER_VCC_NET
.sym 108003 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108004 vga.count_v[8]
.sym 108005 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 108006 vga.count_v[3]
.sym 108007 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 108008 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[8]
.sym 108034 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 108039 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 108042 $PACKER_VCC_NET
.sym 108043 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 108047 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 108050 $PACKER_VCC_NET
.sym 108051 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108055 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 108059 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108063 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108067 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108070 $PACKER_VCC_NET
.sym 108072 $nextpnr_ICESTORM_LC_50$I3
.sym 108073 vga.count_v[8]
.sym 108074 vga.count_v[0]
.sym 108075 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 108076 $nextpnr_ICESTORM_LC_50$COUT
.sym 108078 rst
.sym 108079 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 108080 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 108087 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 108088 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 108089 vga.count_v[3]
.sym 108090 vga.count_v[1]
.sym 108091 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 108092 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 108095 vga.blank_h
.sym 108096 vga.blank_v
.sym 108098 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 108102 $PACKER_VCC_NET
.sym 108103 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108106 $PACKER_VCC_NET
.sym 108107 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 108111 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 108114 $PACKER_VCC_NET
.sym 108115 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 108118 $PACKER_VCC_NET
.sym 108119 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 108123 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 108126 $PACKER_VCC_NET
.sym 108127 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 108131 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 108136 $nextpnr_ICESTORM_LC_2$I3
.sym 108137 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 108138 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 108139 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 108140 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1[3]
.sym 108142 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 108143 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 108144 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 108146 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 108147 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 108148 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 108150 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 108151 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 108152 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]
.sym 108156 vga.vs_out
.sym 108157 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 108158 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_I1[8]
.sym 108159 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 108160 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 108162 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 108167 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 108171 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 108175 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 108179 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 108183 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 108185 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 108186 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 108187 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 108188 vga.count_h_paddle_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 108738 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 108742 vga.ball_pos_v[1]
.sym 108746 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 108750 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 108754 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 108758 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 108759 $PACKER_VCC_NET
.sym 108762 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 108766 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 108770 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 108776 $nextpnr_ICESTORM_LC_8$I3
.sym 108781 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 108782 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 108783 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 108784 vga.ball_angle[3]
.sym 108787 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 108788 vga.ball_motion_l
.sym 108790 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 108791 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 108792 vga.ball_motion_l
.sym 108797 vga.ball_angle_SB_DFFESR_Q_D[3]
.sym 108798 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 108799 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 108800 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 108834 vga.count_v[0]
.sym 108835 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 108836 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 108838 vga.count_v[1]
.sym 108839 vga.ball_pos_v[1]
.sym 108842 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 108843 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[2]
.sym 108846 vga.count_v[3]
.sym 108847 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[3]
.sym 108850 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 108851 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[4]
.sym 108854 vga.count_v[5]
.sym 108855 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[5]
.sym 108858 vga.count_v[6]
.sym 108859 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[6]
.sym 108862 vga.count_v[7]
.sym 108863 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[7]
.sym 108866 vga.count_v[8]
.sym 108867 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[8]
.sym 108871 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[9]
.sym 108872 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 108876 $nextpnr_ICESTORM_LC_48$I3
.sym 108885 vga.count_v[0]
.sym 108886 vga.count_v[7]
.sym 108887 vga.count_v[1]
.sym 108888 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 108893 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 108894 vga.count_v[8]
.sym 108895 vga.count_v[5]
.sym 108896 vga.count_v[6]
.sym 108898 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 108902 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 108903 $PACKER_VCC_NET
.sym 108906 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 108907 $PACKER_VCC_NET
.sym 108908 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[2]
.sym 108910 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 108911 $PACKER_VCC_NET
.sym 108912 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[3]
.sym 108914 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 108915 $PACKER_VCC_NET
.sym 108916 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[4]
.sym 108918 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 108919 $PACKER_VCC_NET
.sym 108920 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[5]
.sym 108922 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 108923 $PACKER_VCC_NET
.sym 108924 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[6]
.sym 108926 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 108927 $PACKER_VCC_NET
.sym 108928 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[7]
.sym 108930 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 108931 $PACKER_VCC_NET
.sym 108932 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 108934 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 108935 $PACKER_VCC_NET
.sym 108936 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[9]
.sym 108940 $nextpnr_ICESTORM_LC_55$I3
.sym 108962 vga.ball_pos_v[1]
.sym 108967 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 108968 vga.ball_pos_v[1]
.sym 108971 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 108972 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 108975 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 108976 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 108979 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 108980 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 108983 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 108984 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 108987 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 108988 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 108991 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 108992 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 108996 $nextpnr_ICESTORM_LC_66$I3
.sym 109003 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 109004 rst
.sym 109007 rst
.sym 109008 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 109011 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 109012 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 109017 vga.count_h_paddle_l
.sym 109018 vga.count_v_paddle_l
.sym 109019 vga.count_h_paddle_r
.sym 109020 vga.count_v_paddle_r
.sym 109021 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 109022 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 109023 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 109024 vga.ball_motion_l
.sym 109026 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109031 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 109035 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 109039 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 109042 $PACKER_VCC_NET
.sym 109043 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 109047 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 109050 $PACKER_VCC_NET
.sym 109051 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 109055 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 109057 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 109058 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 109059 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 109060 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 109086 vga.count_h_ball_SB_LUT4_I1_O[0]
.sym 109087 vga.count_h_ball_SB_LUT4_I1_O[1]
.sym 109088 vga.count_h_ball_SB_LUT4_I1_O[2]
.sym 109090 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 109095 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109098 $PACKER_VCC_NET
.sym 109099 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 109103 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 109107 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 109111 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 109115 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 109119 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 109123 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 109128 $nextpnr_ICESTORM_LC_28$I3
.sym 109129 $PACKER_GND_NET
.sym 109136 vga.hs_out
.sym 109147 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 109148 rst
.sym 109151 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 109152 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 109699 vga.ball_pos_v[1]
.sym 109700 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 109710 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 109711 vga.ball_angle[3]
.sym 109712 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 109713 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 109714 vga.ball_angle[3]
.sym 109715 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 109716 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 109726 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 109727 vga.ball_angle[3]
.sym 109728 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 109730 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 109734 vga.ball_pos_v[1]
.sym 109735 $PACKER_VCC_NET
.sym 109736 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 109738 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 109739 $PACKER_VCC_NET
.sym 109740 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 109742 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 109743 $PACKER_VCC_NET
.sym 109744 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 109746 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 109747 $PACKER_VCC_NET
.sym 109748 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 109750 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 109751 $PACKER_VCC_NET
.sym 109752 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 109754 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 109755 $PACKER_VCC_NET
.sym 109756 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 109758 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 109759 $PACKER_VCC_NET
.sym 109760 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 109762 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 109763 $PACKER_VCC_NET
.sym 109764 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 109765 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 109766 vga.ball_pos_v[1]
.sym 109767 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 109768 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 109773 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 109774 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 109775 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 109776 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 109778 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 109779 vga.ball_angle[3]
.sym 109780 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 109781 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 109782 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 109783 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 109784 vga.ball_angle[3]
.sym 109794 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 109795 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 109796 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 109798 vga.ball_pos_v[1]
.sym 109799 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 109802 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 109803 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 109806 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 109807 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 109808 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 109810 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 109811 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 109812 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 109814 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 109815 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 109816 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 109818 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 109819 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 109820 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 109822 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 109823 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 109824 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 109826 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 109827 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 109828 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 109831 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 109832 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 109833 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 109834 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 109835 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 109836 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 109839 vga.paddle_l_pos_v[3]
.sym 109840 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 109841 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 109842 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 109843 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 109844 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 109845 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 109846 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 109847 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 109848 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 109854 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 109855 $PACKER_VCC_NET
.sym 109856 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 109858 vga.count_v[0]
.sym 109859 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 109862 vga.count_v[1]
.sym 109863 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 109866 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 109867 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 109870 vga.count_v[3]
.sym 109871 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 109874 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 109875 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 109878 vga.count_v[5]
.sym 109879 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 109882 vga.count_v[6]
.sym 109883 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 109886 vga.count_v[7]
.sym 109887 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 109890 vga.count_v[8]
.sym 109891 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 109895 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 109899 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 109903 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 109907 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 109911 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 109915 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 109919 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 109923 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 109927 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 109931 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 109935 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 109939 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 109943 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 109947 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 109951 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 109955 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 109959 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 109963 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 109967 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 109971 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 109975 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 109979 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 109983 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 109985 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 109986 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 109987 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 109988 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 109989 vga.count_v[5]
.sym 109990 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 109991 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109992 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 109993 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 109994 vga.count_v[6]
.sym 109995 vga.count_v[8]
.sym 109996 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 109998 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 109999 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 110000 rst
.sym 110001 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 110002 vga.count_v[8]
.sym 110003 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 110004 vga.count_v[1]
.sym 110006 vga.count_v[7]
.sym 110007 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 110008 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 110009 vga.count_v[6]
.sym 110010 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 110011 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 110012 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 110014 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 110015 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 110016 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 110018 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 110022 $PACKER_VCC_NET
.sym 110023 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 110026 $PACKER_VCC_NET
.sym 110027 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 110030 $PACKER_VCC_NET
.sym 110031 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 110034 $PACKER_VCC_NET
.sym 110035 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 110039 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 110043 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 110046 $PACKER_VCC_NET
.sym 110047 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 110051 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 110056 $nextpnr_ICESTORM_LC_36$I3
.sym 110059 rst
.sym 110060 P1A9$SB_IO_OUT
.sym 110061 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 110062 vga.count_h_paddle_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 110063 vga.score_r_pixels_SB_LUT4_I3_I2[2]
.sym 110064 vga.score_l_pixels[1]
.sym 110066 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 110067 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 110068 rst
.sym 110069 vga.score_r_pixels_SB_LUT4_I3_O[0]
.sym 110070 vga.score_r_pixels_SB_LUT4_I3_O[1]
.sym 110071 vga.score_r_pixels_SB_LUT4_I3_O[2]
.sym 110072 vga.score_r_pixels_SB_LUT4_I3_O[3]
.sym 110074 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 110075 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 110076 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 110082 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[2]
.sym 110087 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 110090 $PACKER_VCC_NET
.sym 110091 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 110095 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 110099 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 110102 $PACKER_VCC_NET
.sym 110103 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 110107 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 110111 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 110112 vga.score_r_pixels_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 110674 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 110675 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 110676 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 110678 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 110679 vga.ball_angle[3]
.sym 110680 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 110682 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 110683 vga.ball_angle[3]
.sym 110684 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 110686 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 110687 vga.ball_angle[3]
.sym 110688 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 110689 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 110690 vga.ball_angle[3]
.sym 110691 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 110692 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 110694 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 110695 vga.ball_pos_v[1]
.sym 110696 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 110697 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 110698 vga.ball_angle[3]
.sym 110699 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 110700 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 110701 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 110702 vga.ball_angle[3]
.sym 110703 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 110704 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 110706 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 110707 vga.ball_angle[3]
.sym 110708 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 110709 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 110710 vga.ball_angle[3]
.sym 110711 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 110712 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 110713 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 110714 vga.ball_angle[3]
.sym 110715 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 110716 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 110718 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 110719 vga.ball_angle[3]
.sym 110720 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 110722 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 110723 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 110724 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 110727 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 110728 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 110730 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 110731 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 110732 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 110733 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 110734 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 110735 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 110736 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 110737 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 110738 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 110739 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 110740 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 110742 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 110743 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 110744 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 110746 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 110747 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 110748 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 110750 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 110751 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 110752 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 110754 vga.count_v[0]
.sym 110755 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 110758 vga.count_v[1]
.sym 110759 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 110760 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 110762 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 110763 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 110766 vga.count_v[3]
.sym 110767 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 110768 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 110770 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 110771 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 110772 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 110774 vga.count_v[5]
.sym 110775 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 110776 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 110778 vga.count_v[6]
.sym 110779 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 110780 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 110782 vga.count_v[7]
.sym 110783 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 110784 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 110786 vga.count_v[8]
.sym 110787 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 110788 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 110791 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110795 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110799 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110803 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110807 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110811 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110815 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110819 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110823 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110827 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110831 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110835 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110839 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110843 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110847 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110851 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110855 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110859 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110863 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110867 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110871 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110875 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110879 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110884 $nextpnr_ICESTORM_LC_43$I3
.sym 110891 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 110892 vga.count_v[0]
.sym 110893 vga.count_v[3]
.sym 110894 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 110895 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 110896 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 110897 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 110898 vga.paddle_r_pos_v[8]
.sym 110899 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 110900 vga.paddle_l_pos_v[8]
.sym 110901 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 110902 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 110903 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 110904 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 110907 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 110908 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 110914 vga.count_v[0]
.sym 110917 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 110919 vga.count_v[1]
.sym 110920 vga.count_v[0]
.sym 110921 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 110923 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 110924 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 110925 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 110927 vga.count_v[3]
.sym 110928 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 110929 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 110931 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 110932 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 110933 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 110935 vga.count_v[5]
.sym 110936 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 110937 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 110939 vga.count_v[6]
.sym 110940 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 110941 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 110943 vga.count_v[7]
.sym 110944 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 110945 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 110947 vga.count_v[8]
.sym 110948 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 110949 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 110950 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 110951 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 110952 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 110954 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 110955 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 110956 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 110957 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 110958 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 110959 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 110960 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 110963 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 110964 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 110967 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 110968 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 110969 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 110970 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 110971 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 110972 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 110978 vga.count_v[5]
.sym 110982 vga.count_v[6]
.sym 110986 vga.count_v[7]
.sym 110990 vga.count_v[8]
.sym 110994 $PACKER_VCC_NET
.sym 110996 $nextpnr_ICESTORM_LC_70$I3
.sym 110998 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 110999 rst
.sym 111000 $nextpnr_ICESTORM_LC_70$COUT
.sym 111003 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 111004 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 111005 vga.count_v_paddle_r_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 111010 vga.ball_angle[0]
.sym 111014 $PACKER_VCC_NET
.sym 111015 vga.ball_angle[1]
.sym 111016 vga.ball_angle[0]
.sym 111019 vga.ball_angle[2]
.sym 111020 vga.ball_angle_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 111023 vga.ball_angle[3]
.sym 111024 vga.ball_angle_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 111025 vga.ball_angle[2]
.sym 111026 vga.ball_angle[0]
.sym 111027 vga.ball_angle[1]
.sym 111028 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 111032 vga.ball_angle[0]
.sym 111033 vga.ball_angle[2]
.sym 111034 vga.ball_angle[0]
.sym 111035 vga.ball_angle[1]
.sym 111036 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 111037 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 111038 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 111039 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 111040 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 111042 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[3]
.sym 111047 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[1]
.sym 111050 $PACKER_VCC_NET
.sym 111051 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 111055 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[6]
.sym 111058 $PACKER_VCC_NET
.sym 111059 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[4]
.sym 111063 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_CI[8]
.sym 111068 $nextpnr_ICESTORM_LC_33$I3
.sym 111618 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 111623 vga.ball_pos_v[1]
.sym 111627 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 111628 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 111631 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 111632 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 111635 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 111636 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 111639 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 111640 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 111643 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 111644 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 111647 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 111648 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 111651 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 111652 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 111654 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 111655 vga.ball_angle[3]
.sym 111656 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 111657 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 111658 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 111659 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 111660 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 111662 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 111663 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 111664 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 111667 vga.ball_angle[3]
.sym 111668 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 111670 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 111671 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 111672 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 111673 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 111674 vga.ball_angle[3]
.sym 111675 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 111676 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 111678 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 111679 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 111680 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 111682 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 111683 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 111686 vga.ball_pos_v[1]
.sym 111687 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 111690 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 111691 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 111694 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 111695 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 111698 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 111699 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 111702 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 111703 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 111706 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 111707 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 111710 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 111711 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 111714 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 111715 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 111719 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 111723 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 111727 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 111731 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 111735 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 111739 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 111743 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 111747 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 111751 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 111755 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 111759 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 111763 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 111767 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 111771 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 111775 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 111779 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 111783 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 111787 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 111791 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 111795 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 111799 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 111803 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 111807 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 111809 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 111810 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 111811 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 111812 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 111813 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 111814 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 111815 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 111816 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 111817 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 111818 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 111819 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 111820 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 111821 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 111822 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 111823 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 111824 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 111826 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 111827 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 111828 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[2]
.sym 111830 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 111831 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 111832 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 111833 vga.paddle_r_pos_v[4]
.sym 111834 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 111835 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 111836 vga.paddle_l_pos_v[4]
.sym 111837 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 111838 vga.paddle_r_pos_v[3]
.sym 111839 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 111840 vga.paddle_l_pos_v[3]
.sym 111842 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 111843 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 111844 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 111850 vga.count_v[7]
.sym 111851 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 111852 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 111853 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 111854 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 111855 vga.ball_pos_v[1]
.sym 111856 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 111858 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 111859 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 111860 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 111865 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 111866 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 111867 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 111868 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 111869 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 111870 vga.count_v[6]
.sym 111871 vga.count_v[8]
.sym 111872 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 111874 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 111879 vga.paddle_r_pos_v[3]
.sym 111882 $PACKER_VCC_NET
.sym 111883 vga.paddle_r_pos_v[4]
.sym 111884 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 111887 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 111888 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 111891 vga.paddle_r_pos_v[6]
.sym 111892 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 111895 vga.paddle_r_pos_v[7]
.sym 111896 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 111899 vga.paddle_r_pos_v[8]
.sym 111900 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 111904 $nextpnr_ICESTORM_LC_68$I3
.sym 111906 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 111907 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 111910 vga.ball_pos_v[1]
.sym 111911 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 111914 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 111915 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 111918 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 111919 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 111920 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 111922 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 111923 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 111924 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 111926 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 111927 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 111928 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 111930 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 111931 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 111932 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 111934 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 111935 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 111936 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 111938 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 111939 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 111940 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 111943 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 111944 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 111945 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 111946 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 111947 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 111948 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 111951 vga.paddle_r_pos_v[3]
.sym 111952 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 111970 vga.ball_ratio[0]
.sym 111973 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 111975 vga.ball_ratio[1]
.sym 111976 vga.ball_ratio[0]
.sym 111977 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 111979 vga.ball_ratio[2]
.sym 111980 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 111982 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 111983 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 111984 rst
.sym 111986 vga.ball_angle[0]
.sym 111987 vga.ball_ratio[0]
.sym 111988 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111989 vga.ball_angle[1]
.sym 111990 vga.ball_ratio[1]
.sym 111991 vga.ball_angle[2]
.sym 111992 vga.ball_ratio[2]
.sym 111995 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 111996 vga.ball_ratio[0]
.sym 111998 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 111999 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 112000 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 112002 vga.score_r[0]
.sym 112007 vga.score_r[1]
.sym 112008 vga.score_r[0]
.sym 112009 P2_7$SB_IO_IN
.sym 112010 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 112011 vga.score_r[2]
.sym 112012 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 112013 P2_7$SB_IO_IN
.sym 112014 vga.score_r[2]
.sym 112015 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 112016 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 112017 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 112018 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 112019 P2_7$SB_IO_IN
.sym 112020 vga.score_r[0]
.sym 112022 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 112023 P2_7$SB_IO_IN
.sym 112024 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 112026 vga.score_r[0]
.sym 112027 vga.score_r[1]
.sym 112028 vga.score_r[2]
.sym 112029 P2_7$SB_IO_IN
.sym 112030 vga.score_r[1]
.sym 112031 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 112032 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 112609 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 112610 vga.paddle_r_pos_v[7]
.sym 112611 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 112612 vga.paddle_l_pos_v[7]
.sym 112614 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 112615 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 112616 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 112630 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 112631 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 112632 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 112638 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 112639 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 112640 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 112642 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 112646 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 112647 $PACKER_VCC_NET
.sym 112648 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 112650 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 112651 $PACKER_VCC_NET
.sym 112652 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[2]
.sym 112654 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 112655 $PACKER_VCC_NET
.sym 112656 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[3]
.sym 112658 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 112659 $PACKER_VCC_NET
.sym 112660 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[4]
.sym 112662 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 112663 $PACKER_VCC_NET
.sym 112664 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[5]
.sym 112666 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 112667 $PACKER_VCC_NET
.sym 112668 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[6]
.sym 112670 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 112671 $PACKER_VCC_NET
.sym 112672 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[7]
.sym 112674 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 112675 $PACKER_VCC_NET
.sym 112676 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 112678 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 112679 $PACKER_VCC_NET
.sym 112680 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[9]
.sym 112684 $nextpnr_ICESTORM_LC_85$I3
.sym 112685 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 112686 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 112687 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 112688 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 112691 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 112692 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 112693 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 112694 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 112695 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 112696 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 112697 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 112698 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 112699 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 112700 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 112706 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 112710 vga.paddle_l_pos_v[3]
.sym 112711 $PACKER_VCC_NET
.sym 112714 vga.paddle_l_pos_v[4]
.sym 112716 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 112718 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 112719 $PACKER_VCC_NET
.sym 112720 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 112722 vga.paddle_l_pos_v[6]
.sym 112723 $PACKER_VCC_NET
.sym 112724 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 112726 vga.paddle_l_pos_v[7]
.sym 112727 $PACKER_VCC_NET
.sym 112728 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 112730 vga.paddle_l_pos_v[8]
.sym 112731 $PACKER_VCC_NET
.sym 112732 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 112734 $PACKER_VCC_NET
.sym 112736 $nextpnr_ICESTORM_LC_63$I3
.sym 112737 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 112738 vga.count_v[0]
.sym 112739 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 112740 $nextpnr_ICESTORM_LC_63$COUT
.sym 112741 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 112742 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 112743 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 112744 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 112745 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 112746 vga.ball_pos_v[1]
.sym 112747 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 112748 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 112749 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 112750 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 112751 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 112752 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 112753 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 112754 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 112755 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 112756 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 112757 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 112758 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 112759 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 112760 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 112761 vga.paddle_r_pos_v[6]
.sym 112762 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 112763 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 112764 vga.paddle_l_pos_v[6]
.sym 112767 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 112768 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 112770 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 112771 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 112774 vga.ball_pos_v[1]
.sym 112775 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 112778 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 112779 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 112782 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 112783 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 112786 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 112787 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 112788 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 112790 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 112791 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 112792 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 112794 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 112795 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 112796 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 112798 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 112799 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 112800 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 112802 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 112803 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 112804 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 112807 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 112811 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 112815 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 112819 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 112823 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 112827 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 112831 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 112835 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 112839 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 112843 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 112847 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 112851 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 112855 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 112859 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 112863 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 112867 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 112871 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 112875 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 112879 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 112883 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 112887 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 112891 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 112895 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 112898 $PACKER_VCC_NET
.sym 112900 $nextpnr_ICESTORM_LC_74$I3
.sym 112902 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 112903 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 112904 $nextpnr_ICESTORM_LC_74$COUT
.sym 112906 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 112907 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 112908 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 112925 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 112926 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 112927 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 112928 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 112930 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 112931 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 112932 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 112962 vga.score_l[0]
.sym 112967 vga.score_l[1]
.sym 112968 vga.score_l[0]
.sym 112969 P2_7$SB_IO_IN
.sym 112970 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 112971 vga.score_l[2]
.sym 112972 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 112974 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 112975 P2_7$SB_IO_IN
.sym 112976 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 112977 P2_7$SB_IO_IN
.sym 112978 vga.score_l[2]
.sym 112979 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 112980 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 112982 vga.score_l[0]
.sym 112983 vga.score_l[1]
.sym 112984 vga.score_l[2]
.sym 112985 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 112986 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 112987 P2_7$SB_IO_IN
.sym 112988 vga.score_l[0]
.sym 112989 P2_7$SB_IO_IN
.sym 112990 vga.score_l[1]
.sym 112991 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 112992 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 113602 vga.count_v[0]
.sym 113603 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 113606 vga.count_v[1]
.sym 113607 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 113610 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 113611 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 113614 vga.count_v[3]
.sym 113615 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 113618 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 113619 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 113622 vga.count_v[5]
.sym 113623 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 113626 vga.count_v[6]
.sym 113627 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 113630 vga.count_v[7]
.sym 113631 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 113634 vga.count_v[8]
.sym 113635 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 113639 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 113643 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113647 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113651 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113655 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113659 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113663 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113667 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113671 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113675 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113679 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113683 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113687 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113691 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113695 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113699 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113703 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113707 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113711 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113715 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113719 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113723 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113727 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113729 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 113730 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 113731 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 113732 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 113733 vga.count_v[3]
.sym 113734 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 113735 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 113736 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 113737 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 113738 vga.count_v[0]
.sym 113739 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 113740 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 113762 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 113766 vga.paddle_r_pos_v[3]
.sym 113767 $PACKER_VCC_NET
.sym 113768 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 113770 vga.paddle_r_pos_v[4]
.sym 113772 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 113774 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 113775 $PACKER_VCC_NET
.sym 113776 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 113778 vga.paddle_r_pos_v[6]
.sym 113779 $PACKER_VCC_NET
.sym 113780 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 113782 vga.paddle_r_pos_v[7]
.sym 113783 $PACKER_VCC_NET
.sym 113784 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 113786 vga.paddle_r_pos_v[8]
.sym 113787 $PACKER_VCC_NET
.sym 113788 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 113790 $PACKER_VCC_NET
.sym 113792 $nextpnr_ICESTORM_LC_58$I3
.sym 113793 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 113794 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 113795 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 113796 $nextpnr_ICESTORM_LC_58$COUT
.sym 113797 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 113798 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 113799 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 113800 vga.right_down_pressed
.sym 113801 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 113802 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 113803 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 113804 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 113805 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 113806 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 113807 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 113808 vga.right_down_pressed
.sym 113809 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 113810 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 113811 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 113812 vga.right_down_pressed
.sym 113813 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 113814 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 113815 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 113816 vga.right_down_pressed
.sym 113821 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 113822 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 113823 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 113824 vga.right_down_pressed
.sym 113826 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 113831 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 113835 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 113836 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 113839 vga.paddle_r_pos_v[3]
.sym 113840 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 113843 vga.paddle_r_pos_v[4]
.sym 113844 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 113847 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 113848 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 113851 vga.paddle_r_pos_v[6]
.sym 113852 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 113855 vga.paddle_r_pos_v[7]
.sym 113856 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 113859 vga.paddle_r_pos_v[8]
.sym 113860 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 113861 vga.count_v[5]
.sym 113862 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 113863 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 113864 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 113873 vga.count_v[6]
.sym 113874 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 113875 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 113876 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 113885 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 113886 vga.count_v[8]
.sym 113887 vga.count_v[1]
.sym 113888 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 113890 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 113894 vga.paddle_r_pos_v[3]
.sym 113898 vga.paddle_r_pos_v[4]
.sym 113899 $PACKER_VCC_NET
.sym 113902 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 113903 $PACKER_VCC_NET
.sym 113906 vga.paddle_r_pos_v[6]
.sym 113910 vga.paddle_r_pos_v[7]
.sym 113914 vga.paddle_r_pos_v[8]
.sym 113920 $nextpnr_ICESTORM_LC_10$I3
.sym 114562 vga.count_v[1]
.sym 114566 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 114570 vga.count_v[3]
.sym 114571 $PACKER_VCC_NET
.sym 114574 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 114578 vga.count_v[5]
.sym 114582 vga.count_v[6]
.sym 114586 vga.count_v[7]
.sym 114590 vga.count_v[8]
.sym 114593 vga.count_v[3]
.sym 114594 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 114595 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 114596 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 114613 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 114626 vga.count_v[0]
.sym 114627 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 114628 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 114630 vga.count_v[1]
.sym 114631 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 114634 vga.count_h_ball_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 114635 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 114638 vga.count_v[3]
.sym 114639 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 114640 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 114642 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 114643 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 114646 vga.count_v[5]
.sym 114647 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 114650 vga.count_v[6]
.sym 114651 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 114654 vga.count_v[7]
.sym 114655 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 114658 vga.count_v[8]
.sym 114659 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 114663 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 114667 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 114671 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 114675 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 114679 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 114683 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 114687 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 114691 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 114695 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 114699 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 114703 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 114707 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 114711 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 114715 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 114719 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 114723 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 114727 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 114731 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 114735 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 114739 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 114743 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 114747 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 114751 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 114756 $nextpnr_ICESTORM_LC_83$I3
.sym 114757 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 114758 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 114759 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114760 vga.right_down_pressed
.sym 114762 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 114763 $PACKER_VCC_NET
.sym 114764 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 114769 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 114773 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 114774 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 114775 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114776 vga.right_down_pressed
.sym 114779 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 114780 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 114781 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 114782 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 114783 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114784 vga.right_down_pressed
.sym 114786 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 114790 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 114791 $PACKER_VCC_NET
.sym 114794 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 114795 $PACKER_VCC_NET
.sym 114796 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 114798 vga.paddle_r_pos_v[3]
.sym 114799 $PACKER_VCC_NET
.sym 114800 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 114802 vga.paddle_r_pos_v[4]
.sym 114803 $PACKER_VCC_NET
.sym 114804 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 114806 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 114807 $PACKER_VCC_NET
.sym 114808 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 114810 vga.paddle_r_pos_v[6]
.sym 114811 $PACKER_VCC_NET
.sym 114812 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 114814 vga.paddle_r_pos_v[7]
.sym 114815 $PACKER_VCC_NET
.sym 114816 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 114818 vga.paddle_r_pos_v[8]
.sym 114819 $PACKER_VCC_NET
.sym 114820 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 114836 vga.interval_counter[0]
.sym 114841 vga.interval_counter[3]
.sym 114842 vga.interval_counter[4]
.sym 114843 vga.interval_counter[7]
.sym 114844 vga.interval_counter[11]
.sym 114850 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 114851 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 114852 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 114855 vga.interval_counter[18]
.sym 114856 vga.interval_counter[19]
.sym 114857 vga.interval_counter[0]
.sym 114858 vga.interval_counter[9]
.sym 114859 vga.interval_counter[1]
.sym 114860 vga.interval_counter[5]
.sym 114862 vga.interval_counter[15]
.sym 114863 vga.interval_counter[16]
.sym 114864 vga.interval_counter[17]
.sym 114869 vga.interval_counter[9]
.sym 114870 vga.interval_counter[0]
.sym 114871 vga.interval_counter[1]
.sym 114872 vga.interval_counter[5]
.sym 114874 vga.interval_counter[15]
.sym 114875 vga.interval_counter[16]
.sym 114876 vga.interval_counter[17]
.sym 114878 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 114879 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 114880 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 114883 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 114884 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 114885 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 114886 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 114887 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 114888 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 114889 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 114890 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 114891 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 114892 rst
.sym 114897 vga.interval_counter[13]
.sym 114898 vga.interval_counter[24]
.sym 114899 vga.interval_counter[2]
.sym 114900 vga.interval_counter[8]
.sym 114903 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 114904 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 114905 vga.interval_counter[2]
.sym 114906 vga.interval_counter[8]
.sym 114907 vga.interval_counter[13]
.sym 114908 vga.interval_counter[24]
.sym 115554 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 115559 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 115562 $PACKER_VCC_NET
.sym 115563 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 115564 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 115567 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 115568 vga.paddle_l_pos_v[3]
.sym 115570 $PACKER_VCC_NET
.sym 115571 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 115572 vga.paddle_l_pos_v[4]
.sym 115575 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 115576 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 115579 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 115580 vga.paddle_l_pos_v[6]
.sym 115583 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 115584 vga.paddle_l_pos_v[7]
.sym 115587 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 115588 vga.paddle_l_pos_v[8]
.sym 115592 $nextpnr_ICESTORM_LC_53$I3
.sym 115614 vga.paddle_l_pos_v[3]
.sym 115615 $PACKER_VCC_NET
.sym 115616 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 115645 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 115646 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 115647 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 115648 vga.left_down_pressed
.sym 115650 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 115655 vga.paddle_l_pos_v[3]
.sym 115658 $PACKER_VCC_NET
.sym 115659 vga.paddle_l_pos_v[4]
.sym 115660 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 115663 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 115664 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 115667 vga.paddle_l_pos_v[6]
.sym 115668 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 115671 vga.paddle_l_pos_v[7]
.sym 115672 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 115675 vga.paddle_l_pos_v[8]
.sym 115676 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 115680 $nextpnr_ICESTORM_LC_47$I3
.sym 115682 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 115687 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 115688 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 115690 $PACKER_VCC_NET
.sym 115691 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 115692 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 115695 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 115696 vga.paddle_r_pos_v[3]
.sym 115698 $PACKER_VCC_NET
.sym 115699 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[2]
.sym 115700 vga.paddle_r_pos_v[4]
.sym 115703 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[3]
.sym 115704 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 115707 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 115708 vga.paddle_r_pos_v[6]
.sym 115711 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 115712 vga.paddle_r_pos_v[7]
.sym 115715 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 115716 vga.paddle_r_pos_v[8]
.sym 115720 $nextpnr_ICESTORM_LC_72$I3
.sym 115725 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 115726 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 115727 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 115728 vga.left_down_pressed
.sym 115730 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 115731 vga.right_up_pressed
.sym 115732 rst
.sym 115734 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 115735 vga.right_down_pressed
.sym 115736 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 115739 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 115740 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 115746 vga.interval_counter[0]
.sym 115751 vga.interval_counter[1]
.sym 115752 vga.interval_counter[0]
.sym 115755 vga.interval_counter[2]
.sym 115756 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 115759 vga.interval_counter[3]
.sym 115760 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 115763 vga.interval_counter[4]
.sym 115764 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 115767 vga.interval_counter[5]
.sym 115768 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 115771 vga.interval_counter[6]
.sym 115772 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 115775 vga.interval_counter[7]
.sym 115776 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 115779 vga.interval_counter[8]
.sym 115780 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 115783 vga.interval_counter[9]
.sym 115784 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 115787 vga.interval_counter[10]
.sym 115788 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 115791 vga.interval_counter[11]
.sym 115792 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 115795 vga.interval_counter[12]
.sym 115796 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 115799 vga.interval_counter[13]
.sym 115800 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 115803 vga.interval_counter[14]
.sym 115804 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 115807 vga.interval_counter[15]
.sym 115808 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 115811 vga.interval_counter[16]
.sym 115812 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 115815 vga.interval_counter[17]
.sym 115816 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 115819 vga.interval_counter[18]
.sym 115820 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 115823 vga.interval_counter[19]
.sym 115824 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 115827 vga.interval_counter[20]
.sym 115828 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 115831 vga.interval_counter[21]
.sym 115832 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 115835 vga.interval_counter[22]
.sym 115836 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 115839 vga.interval_counter[23]
.sym 115840 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 115843 vga.interval_counter[24]
.sym 115844 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 115857 vga.interval_counter[20]
.sym 115858 vga.interval_counter[21]
.sym 115859 vga.interval_counter[22]
.sym 115860 vga.interval_counter[23]
.sym 115865 vga.interval_counter[6]
.sym 115866 vga.interval_counter[10]
.sym 115867 vga.interval_counter[12]
.sym 115868 vga.interval_counter[14]
.sym 115869 vga.interval_counter[6]
.sym 115870 vga.interval_counter[10]
.sym 115871 vga.interval_counter[12]
.sym 115872 vga.interval_counter[14]
.sym 116514 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 116518 vga.paddle_l_pos_v[3]
.sym 116522 vga.paddle_l_pos_v[4]
.sym 116523 $PACKER_VCC_NET
.sym 116526 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 116527 $PACKER_VCC_NET
.sym 116530 vga.paddle_l_pos_v[6]
.sym 116534 vga.paddle_l_pos_v[7]
.sym 116538 vga.paddle_l_pos_v[8]
.sym 116544 $nextpnr_ICESTORM_LC_76$I3
.sym 116546 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 116550 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 116551 $PACKER_VCC_NET
.sym 116554 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 116555 $PACKER_VCC_NET
.sym 116556 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 116558 vga.paddle_l_pos_v[3]
.sym 116559 $PACKER_VCC_NET
.sym 116560 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 116562 vga.paddle_l_pos_v[4]
.sym 116563 $PACKER_VCC_NET
.sym 116564 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 116566 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 116567 $PACKER_VCC_NET
.sym 116568 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 116570 vga.paddle_l_pos_v[6]
.sym 116571 $PACKER_VCC_NET
.sym 116572 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 116574 vga.paddle_l_pos_v[7]
.sym 116575 $PACKER_VCC_NET
.sym 116576 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 116578 vga.paddle_l_pos_v[8]
.sym 116579 $PACKER_VCC_NET
.sym 116580 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 116581 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 116582 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 116583 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 116584 vga.left_down_pressed
.sym 116585 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 116586 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 116587 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 116588 vga.left_down_pressed
.sym 116593 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 116594 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 116595 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 116596 vga.left_down_pressed
.sym 116597 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 116598 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 116599 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 116600 vga.left_down_pressed
.sym 116601 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 116602 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 116603 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 116604 vga.left_down_pressed
.sym 116605 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 116606 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 116607 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 116608 vga.left_down_pressed
.sym 116610 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 116615 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 116619 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 116620 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 116623 vga.paddle_l_pos_v[3]
.sym 116624 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 116627 vga.paddle_l_pos_v[4]
.sym 116628 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 116631 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 116632 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 116635 vga.paddle_l_pos_v[6]
.sym 116636 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 116639 vga.paddle_l_pos_v[7]
.sym 116640 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 116643 vga.paddle_l_pos_v[8]
.sym 116644 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 116674 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 116675 vga.left_up_pressed
.sym 116676 rst
.sym 116687 P2_4$SB_IO_IN
.sym 116688 vga.right_down_1d
.sym 116694 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 116695 vga.left_down_pressed
.sym 116696 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 116698 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 116699 $PACKER_VCC_NET
.sym 116700 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 116703 P2_3$SB_IO_IN
.sym 116704 vga.right_up_1d
.sym 116728 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 116743 P2_1$SB_IO_IN
.sym 116744 vga.left_up_1d
.sym 116755 P2_2$SB_IO_IN
.sym 116756 vga.left_down_1d
.sym 116772 P2_2$SB_IO_IN
.sym 116788 P2_1$SB_IO_IN
.sym 117640 P2_3$SB_IO_IN
.sym 117652 P2_4$SB_IO_IN
