vendor_name = ModelSim
source_file = 1, F:/Desktop/cinema_bizarre/LEDAE/LED/frequency_converter.vhd
source_file = 1, F:/Desktop/cinema_bizarre/LEDAE/LED/single_port_rom.vhd
source_file = 1, F:/Desktop/cinema_bizarre/LEDAE/LED/binary_counter.vhd
source_file = 1, F:/Desktop/cinema_bizarre/LEDAE/LED/decode.vhd
source_file = 1, F:/Desktop/cinema_bizarre/LEDAE/LED/button_cntr.vhd
source_file = 1, F:/Desktop/cinema_bizarre/LEDAE/LED/main_block.vhd
source_file = 1, F:/Desktop/cinema_bizarre/LEDAE/LED/matrix_cntr.vhd
source_file = 1, F:/Desktop/cinema_bizarre/LEDAE/LED/matrix_block.vhd
source_file = 1, F:/Desktop/cinema_bizarre/LEDAE/LED/simple_dual_port_ram_single_clock.vhd
source_file = 1, F:/Desktop/cinema_bizarre/LEDAE/LED/DEmux.vhd
source_file = 1, F:/Desktop/cinema_bizarre/LEDAE/LED/printer.vhd
source_file = 1, F:/Desktop/cinema_bizarre/LEDAE/LED/db/led.cbx.xml
source_file = 1, f:/desktop/need/ae/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, f:/desktop/need/ae/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, f:/desktop/need/ae/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, f:/desktop/need/ae/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, f:/desktop/need/ae/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, f:/desktop/need/ae/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, f:/desktop/need/ae/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, f:/desktop/need/ae/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, f:/desktop/need/ae/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, f:/desktop/need/ae/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, f:/desktop/need/ae/quartus/libraries/megafunctions/altrom.inc
source_file = 1, f:/desktop/need/ae/quartus/libraries/megafunctions/altram.inc
source_file = 1, f:/desktop/need/ae/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, f:/desktop/need/ae/quartus/libraries/megafunctions/cbx.lst
source_file = 1, F:/Desktop/cinema_bizarre/LEDAE/LED/db/altsyncram_5nn1.tdf
source_file = 1, F:/Desktop/cinema_bizarre/LEDAE/LED/db/led.ram0_simple_dual_port_ram_single_clock_c038cade.hdl.mif
design_name = simple_dual_port_ram_single_clock
instance = comp, \we~I\, we, simple_dual_port_ram_single_clock, 1
instance = comp, \clk~I\, clk, simple_dual_port_ram_single_clock, 1
instance = comp, \clk~clkctrl\, clk~clkctrl, simple_dual_port_ram_single_clock, 1
instance = comp, \data[0]~I\, data[0], simple_dual_port_ram_single_clock, 1
instance = comp, \waddr[0]~I\, waddr[0], simple_dual_port_ram_single_clock, 1
instance = comp, \waddr[1]~I\, waddr[1], simple_dual_port_ram_single_clock, 1
instance = comp, \waddr[2]~I\, waddr[2], simple_dual_port_ram_single_clock, 1
instance = comp, \waddr[3]~I\, waddr[3], simple_dual_port_ram_single_clock, 1
instance = comp, \waddr[4]~I\, waddr[4], simple_dual_port_ram_single_clock, 1
instance = comp, \waddr[5]~I\, waddr[5], simple_dual_port_ram_single_clock, 1
instance = comp, \waddr[6]~I\, waddr[6], simple_dual_port_ram_single_clock, 1
instance = comp, \raddr[0]~I\, raddr[0], simple_dual_port_ram_single_clock, 1
instance = comp, \raddr[1]~I\, raddr[1], simple_dual_port_ram_single_clock, 1
instance = comp, \raddr[2]~I\, raddr[2], simple_dual_port_ram_single_clock, 1
instance = comp, \raddr[3]~I\, raddr[3], simple_dual_port_ram_single_clock, 1
instance = comp, \raddr[4]~I\, raddr[4], simple_dual_port_ram_single_clock, 1
instance = comp, \raddr[5]~I\, raddr[5], simple_dual_port_ram_single_clock, 1
instance = comp, \raddr[6]~I\, raddr[6], simple_dual_port_ram_single_clock, 1
instance = comp, \data[1]~I\, data[1], simple_dual_port_ram_single_clock, 1
instance = comp, \data[2]~I\, data[2], simple_dual_port_ram_single_clock, 1
instance = comp, \data[3]~I\, data[3], simple_dual_port_ram_single_clock, 1
instance = comp, \data[4]~I\, data[4], simple_dual_port_ram_single_clock, 1
instance = comp, \data[5]~I\, data[5], simple_dual_port_ram_single_clock, 1
instance = comp, \data[6]~I\, data[6], simple_dual_port_ram_single_clock, 1
instance = comp, \data[7]~I\, data[7], simple_dual_port_ram_single_clock, 1
instance = comp, \ram_rtl_0|auto_generated|ram_block1a0\, ram_rtl_0|auto_generated|ram_block1a0, simple_dual_port_ram_single_clock, 1
instance = comp, \q[0]~I\, q[0], simple_dual_port_ram_single_clock, 1
instance = comp, \q[1]~I\, q[1], simple_dual_port_ram_single_clock, 1
instance = comp, \q[2]~I\, q[2], simple_dual_port_ram_single_clock, 1
instance = comp, \q[3]~I\, q[3], simple_dual_port_ram_single_clock, 1
instance = comp, \q[4]~I\, q[4], simple_dual_port_ram_single_clock, 1
instance = comp, \q[5]~I\, q[5], simple_dual_port_ram_single_clock, 1
instance = comp, \q[6]~I\, q[6], simple_dual_port_ram_single_clock, 1
instance = comp, \q[7]~I\, q[7], simple_dual_port_ram_single_clock, 1
