{
  "module_name": "clk-mt2701-aud.c",
  "hash_id": "5c8b10049abf64e5bcd6bdf269c387436638d24879e0c32fe1c4c0c1a61d9846",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt2701-aud.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/of.h>\n#include <linux/of_address.h>\n#include <linux/of_platform.h>\n#include <linux/platform_device.h>\n\n#include \"clk-mtk.h\"\n#include \"clk-gate.h\"\n\n#include <dt-bindings/clock/mt2701-clk.h>\n\n#define GATE_AUDIO0(_id, _name, _parent, _shift)\t\t\\\n\tGATE_MTK(_id, _name, _parent, &audio0_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr)\n\n#define GATE_AUDIO1(_id, _name, _parent, _shift)\t\t\\\n\tGATE_MTK(_id, _name, _parent, &audio1_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr)\n\n#define GATE_AUDIO2(_id, _name, _parent, _shift)\t\t\\\n\tGATE_MTK(_id, _name, _parent, &audio2_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr)\n\n#define GATE_AUDIO3(_id, _name, _parent, _shift)\t\t\\\n\tGATE_MTK(_id, _name, _parent, &audio3_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr)\n\nstatic const struct mtk_gate_regs audio0_cg_regs = {\n\t.set_ofs = 0x0,\n\t.clr_ofs = 0x0,\n\t.sta_ofs = 0x0,\n};\n\nstatic const struct mtk_gate_regs audio1_cg_regs = {\n\t.set_ofs = 0x10,\n\t.clr_ofs = 0x10,\n\t.sta_ofs = 0x10,\n};\n\nstatic const struct mtk_gate_regs audio2_cg_regs = {\n\t.set_ofs = 0x14,\n\t.clr_ofs = 0x14,\n\t.sta_ofs = 0x14,\n};\n\nstatic const struct mtk_gate_regs audio3_cg_regs = {\n\t.set_ofs = 0x634,\n\t.clr_ofs = 0x634,\n\t.sta_ofs = 0x634,\n};\n\nstatic const struct mtk_gate audio_clks[] = {\n\tGATE_DUMMY(CLK_DUMMY, \"aud_dummy\"),\n\t \n\tGATE_AUDIO0(CLK_AUD_AFE, \"audio_afe\", \"aud_intbus_sel\", 2),\n\tGATE_AUDIO0(CLK_AUD_HDMI, \"audio_hdmi\", \"audpll_sel\", 20),\n\tGATE_AUDIO0(CLK_AUD_SPDF, \"audio_spdf\", \"audpll_sel\", 21),\n\tGATE_AUDIO0(CLK_AUD_SPDF2, \"audio_spdf2\", \"audpll_sel\", 22),\n\tGATE_AUDIO0(CLK_AUD_APLL, \"audio_apll\", \"audpll_sel\", 23),\n\t \n\tGATE_AUDIO1(CLK_AUD_I2SIN1, \"audio_i2sin1\", \"aud_mux1_sel\", 0),\n\tGATE_AUDIO1(CLK_AUD_I2SIN2, \"audio_i2sin2\", \"aud_mux1_sel\", 1),\n\tGATE_AUDIO1(CLK_AUD_I2SIN3, \"audio_i2sin3\", \"aud_mux1_sel\", 2),\n\tGATE_AUDIO1(CLK_AUD_I2SIN4, \"audio_i2sin4\", \"aud_mux1_sel\", 3),\n\tGATE_AUDIO1(CLK_AUD_I2SIN5, \"audio_i2sin5\", \"aud_mux1_sel\", 4),\n\tGATE_AUDIO1(CLK_AUD_I2SIN6, \"audio_i2sin6\", \"aud_mux1_sel\", 5),\n\tGATE_AUDIO1(CLK_AUD_I2SO1, \"audio_i2so1\", \"aud_mux1_sel\", 6),\n\tGATE_AUDIO1(CLK_AUD_I2SO2, \"audio_i2so2\", \"aud_mux1_sel\", 7),\n\tGATE_AUDIO1(CLK_AUD_I2SO3, \"audio_i2so3\", \"aud_mux1_sel\", 8),\n\tGATE_AUDIO1(CLK_AUD_I2SO4, \"audio_i2so4\", \"aud_mux1_sel\", 9),\n\tGATE_AUDIO1(CLK_AUD_I2SO5, \"audio_i2so5\", \"aud_mux1_sel\", 10),\n\tGATE_AUDIO1(CLK_AUD_I2SO6, \"audio_i2so6\", \"aud_mux1_sel\", 11),\n\tGATE_AUDIO1(CLK_AUD_ASRCI1, \"audio_asrci1\", \"asm_h_sel\", 12),\n\tGATE_AUDIO1(CLK_AUD_ASRCI2, \"audio_asrci2\", \"asm_h_sel\", 13),\n\tGATE_AUDIO1(CLK_AUD_ASRCO1, \"audio_asrco1\", \"asm_h_sel\", 14),\n\tGATE_AUDIO1(CLK_AUD_ASRCO2, \"audio_asrco2\", \"asm_h_sel\", 15),\n\tGATE_AUDIO1(CLK_AUD_INTDIR, \"audio_intdir\", \"intdir_sel\", 20),\n\tGATE_AUDIO1(CLK_AUD_A1SYS, \"audio_a1sys\", \"aud_mux1_sel\", 21),\n\tGATE_AUDIO1(CLK_AUD_A2SYS, \"audio_a2sys\", \"aud_mux2_sel\", 22),\n\tGATE_AUDIO1(CLK_AUD_AFE_CONN, \"audio_afe_conn\", \"aud_mux1_sel\", 23),\n\tGATE_AUDIO1(CLK_AUD_AFE_MRGIF, \"audio_afe_mrgif\", \"aud_mux1_sel\", 25),\n\t \n\tGATE_AUDIO2(CLK_AUD_MMIF_UL1, \"audio_ul1\", \"aud_mux1_sel\", 0),\n\tGATE_AUDIO2(CLK_AUD_MMIF_UL2, \"audio_ul2\", \"aud_mux1_sel\", 1),\n\tGATE_AUDIO2(CLK_AUD_MMIF_UL3, \"audio_ul3\", \"aud_mux1_sel\", 2),\n\tGATE_AUDIO2(CLK_AUD_MMIF_UL4, \"audio_ul4\", \"aud_mux1_sel\", 3),\n\tGATE_AUDIO2(CLK_AUD_MMIF_UL5, \"audio_ul5\", \"aud_mux1_sel\", 4),\n\tGATE_AUDIO2(CLK_AUD_MMIF_UL6, \"audio_ul6\", \"aud_mux1_sel\", 5),\n\tGATE_AUDIO2(CLK_AUD_MMIF_DL1, \"audio_dl1\", \"aud_mux1_sel\", 6),\n\tGATE_AUDIO2(CLK_AUD_MMIF_DL2, \"audio_dl2\", \"aud_mux1_sel\", 7),\n\tGATE_AUDIO2(CLK_AUD_MMIF_DL3, \"audio_dl3\", \"aud_mux1_sel\", 8),\n\tGATE_AUDIO2(CLK_AUD_MMIF_DL4, \"audio_dl4\", \"aud_mux1_sel\", 9),\n\tGATE_AUDIO2(CLK_AUD_MMIF_DL5, \"audio_dl5\", \"aud_mux1_sel\", 10),\n\tGATE_AUDIO2(CLK_AUD_MMIF_DL6, \"audio_dl6\", \"aud_mux1_sel\", 11),\n\tGATE_AUDIO2(CLK_AUD_MMIF_DLMCH, \"audio_dlmch\", \"aud_mux1_sel\", 12),\n\tGATE_AUDIO2(CLK_AUD_MMIF_ARB1, \"audio_arb1\", \"aud_mux1_sel\", 13),\n\tGATE_AUDIO2(CLK_AUD_MMIF_AWB1, \"audio_awb\", \"aud_mux1_sel\", 14),\n\tGATE_AUDIO2(CLK_AUD_MMIF_AWB2, \"audio_awb2\", \"aud_mux1_sel\", 15),\n\tGATE_AUDIO2(CLK_AUD_MMIF_DAI, \"audio_dai\", \"aud_mux1_sel\", 16),\n\t \n\tGATE_AUDIO3(CLK_AUD_ASRCI3, \"audio_asrci3\", \"asm_h_sel\", 2),\n\tGATE_AUDIO3(CLK_AUD_ASRCI4, \"audio_asrci4\", \"asm_h_sel\", 3),\n\tGATE_AUDIO3(CLK_AUD_ASRCI5, \"audio_asrci5\", \"asm_h_sel\", 4),\n\tGATE_AUDIO3(CLK_AUD_ASRCI6, \"audio_asrci6\", \"asm_h_sel\", 5),\n\tGATE_AUDIO3(CLK_AUD_ASRCO3, \"audio_asrco3\", \"asm_h_sel\", 6),\n\tGATE_AUDIO3(CLK_AUD_ASRCO4, \"audio_asrco4\", \"asm_h_sel\", 7),\n\tGATE_AUDIO3(CLK_AUD_ASRCO5, \"audio_asrco5\", \"asm_h_sel\", 8),\n\tGATE_AUDIO3(CLK_AUD_ASRCO6, \"audio_asrco6\", \"asm_h_sel\", 9),\n\tGATE_AUDIO3(CLK_AUD_MEM_ASRC1, \"audio_mem_asrc1\", \"asm_h_sel\", 10),\n\tGATE_AUDIO3(CLK_AUD_MEM_ASRC2, \"audio_mem_asrc2\", \"asm_h_sel\", 11),\n\tGATE_AUDIO3(CLK_AUD_MEM_ASRC3, \"audio_mem_asrc3\", \"asm_h_sel\", 12),\n\tGATE_AUDIO3(CLK_AUD_MEM_ASRC4, \"audio_mem_asrc4\", \"asm_h_sel\", 13),\n\tGATE_AUDIO3(CLK_AUD_MEM_ASRC5, \"audio_mem_asrc5\", \"asm_h_sel\", 14),\n};\n\nstatic const struct mtk_clk_desc audio_desc = {\n\t.clks = audio_clks,\n\t.num_clks = ARRAY_SIZE(audio_clks),\n};\n\nstatic const struct of_device_id of_match_clk_mt2701_aud[] = {\n\t{ .compatible = \"mediatek,mt2701-audsys\", .data = &audio_desc },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt2701_aud);\n\nstatic int clk_mt2701_aud_probe(struct platform_device *pdev)\n{\n\tint r;\n\n\tr = mtk_clk_simple_probe(pdev);\n\tif (r) {\n\t\tdev_err(&pdev->dev,\n\t\t\t\"could not register clock provider: %s: %d\\n\",\n\t\t\tpdev->name, r);\n\n\t\treturn r;\n\t}\n\n\tr = devm_of_platform_populate(&pdev->dev);\n\tif (r)\n\t\tgoto err_plat_populate;\n\n\treturn 0;\n\nerr_plat_populate:\n\tmtk_clk_simple_remove(pdev);\n\treturn r;\n}\n\nstatic void clk_mt2701_aud_remove(struct platform_device *pdev)\n{\n\tof_platform_depopulate(&pdev->dev);\n\tmtk_clk_simple_remove(pdev);\n}\n\nstatic struct platform_driver clk_mt2701_aud_drv = {\n\t.probe = clk_mt2701_aud_probe,\n\t.remove_new = clk_mt2701_aud_remove,\n\t.driver = {\n\t\t.name = \"clk-mt2701-aud\",\n\t\t.of_match_table = of_match_clk_mt2701_aud,\n\t},\n};\nmodule_platform_driver(clk_mt2701_aud_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}