id,sha,author,date,issue,message,file,content
0,12db9b4273cf2725f361c5fc56f768ad694f9650,ithub-actions[bot] <41898282+github-actions[bot]@users.noreply.github.com>, 2021-07-31 00:50:30 +0000, , bump version,,
1,c4a295cb8d74225f70cc6c71ba0d6b56fb2d92eb,iodrag MilanoviÄ <mmicko@gmail.com>, 2021-07-30 19:50:02 +0200, , update version.yml,,
2,cfddef5d7d265d2260aad2d6ea8595f8b660eb6a,aciej Dudek <mdudek@antmicro.com>, 2021-07-29 21:10:02 +0200, , fix xc7 bram36s ug473 xilinx state bit always set ramb cascade mode signed maciej dudek mdudek antmicro.com,,
3,c016f6a4236fb970196f35c2afb0f2c7c237a77f,achary Snow <zach@zachjs.com>, 2021-07-28 17:34:24 -0400, , proc_rmdead use explicit pattern set wildcards width case expression large explicit pattern could cause existing logic take extremely long time exhaust maximum size underlying set case pattern fully defined constant case expression change simple set track pattern seen,,
4,4fec3a85cd7d0fcd35f958bfc89090df25f7de3c,achary Snow <zach@zachjs.com>, 2021-07-29 12:35:22 -0400, , genrtlil add width detection ast_prefix node,,
5,87ef1dd80536d65fde3833c7a504c9b5de5c3ea9,ithub-actions[bot] <41898282+github-actions[bot]@users.noreply.github.com>, 2021-07-30 00:52:33 +0000, , bump version,,
6,54e75129e57f29df1099f5cd45cec633d80e3841,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-07-29 16:55:15 +0200, , opt_lut allow one dlogic per cell type fix 2061,,
7,3156226233133f5da9dba15c63ca560b4794b831,achary Snow <zach@zachjs.com>, 2021-07-15 10:36:50 -0400, , verilog save restore overwritten macro argument,,
8,a055145b95b08bc97f3e3ee27842576d8ea09a94,ithub-actions[bot] <41898282+github-actions[bot]@users.noreply.github.com>, 2021-07-29 00:49:14 +0000, , bump version,,
9,8bdc019730c665f678fc1f3bdd8ed96cf2f513d3,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-21 02:27:06 +0200, , verilog emit meminit_v2 cell fix 2447,,
10,e9effd58d24afc8470813aec3028e932ea677aa5,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-07-12 20:43:09 +0200, , backends verilog support meminit mask,,
11,19720b970dff017c47805e37745b9fcf29843c45,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-21 02:26:52 +0200, , memory introduce meminit_v2 cell input,,
12,37d76deef1229048e145d77b5c75bcc2e0e1cf44,ithub-actions[bot] <41898282+github-actions[bot]@users.noreply.github.com>, 2021-07-28 00:52:46 +0000, , bump version,,
13,a0e912ba9996536f5eab9989e7119d91b20545f4,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-07-27 15:43:36 +0200, , proc run opt_expr end,,
14,436d42c00c2bf1b2eaf84ada388d8aaab65da086,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-07-27 15:24:48 +0200, , opt_expr propagate constant port connection add one simple piece functionality opt_expr cell port connected fully constant signal determined sigmap port reconnected directly constant value enough optimization fix non constant meminit input problem without requiring full opt_clean separate pas,,
15,9600f20be887b707f6d5d3f74dec58b336e2464e,ithub-actions[bot] <41898282+github-actions[bot]@users.noreply.github.com>, 2021-07-27 00:52:14 +0000, , bump version,,
16,45968ad740d3d060592adb37d8a378e602c7522b,iodrag Milanovic <mmicko@gmail.com>, 2021-07-26 11:25:32 +0200, , add version bump workflow,,
17,987fca5297d4e3290df64b7a54a3af9b6ddf11d9,iodrag Milanovic <mmicko@gmail.com>, 2021-07-21 09:46:53 +0200, , update latest verific,,
18,7a25246a7ebf0b7495beae4a19569f619ca19c78,upert Swarbrick <rswarbrick@gmail.com>, 2021-07-19 09:23:41 +0100, , use new read_id_num helper function elsewhere hierarchy.cc,,
19,8fd6b45a3c828d87e7e7fd2030026981d679d32b,upert Swarbrick <rswarbrick@gmail.com>, 2020-05-27 15:54:42 +0100, , extract connection checking logic expand_module hierarchy.cc functional change pull logic expand_module function,,
20,a04844bdf805b719ec8c185e065a6bc4f7c3e2d5,hitequark <whitequark@whitequark.org>, 2021-07-20 13:12:11 +0000,2885, merge pull request 2885 whitequark cxxrtl fix 2883 cxxrtl treat wire multiple defs inlinable,,
21,72beee2ccc0454816cddf69cde9b71a99b033e12,hitequark <whitequark@whitequark.org>, 2021-07-20 13:12:03 +0000,2884, merge pull request 2884 whitequark cxxrtl fix 2882 cxxrtl treat assignable internal wire used debug local,,
22,1a6ddf78921290851ca7bbe7605d9e146055dc39,hitequark <whitequark@whitequark.org>, 2021-07-20 10:30:39 +0000, , cxxrtl treat wire multiple defs inlinable fix 2883,,
23,225af830c131084194378ad1926d2601ff0963da,hitequark <whitequark@whitequark.org>, 2021-07-20 10:10:42 +0000, , cxxrtl treat assignable internal wire used debug local issue introduced commit 4aa65f40 fixing 2739 fix 2882,,
24,c2afcbe78d1cc582ad3d2f6809524d9aa8d9cb46,hitequark <whitequark@whitequark.org>, 2021-07-20 09:30:08 +0000,2881, merge pull request 2881 whitequark cxxrtl sideways colon cxxrtl escape colon variable name vcd writer,,
25,fc84f230011b5a2eab1eefc319e8646b3ca2f657,hitequark <whitequark@whitequark.org>, 2021-07-19 16:20:49 +0000, , cxxrtl escape colon variable name vcd writer following vcd file crash gtkwave vcd loader var wire end enddefinitions end practice colon part variable name translated verilog function something like update func ... hdl hazard3_csr.v 350 2534. result,,
26,9af88951bca3de799b9af121a45ad8c8d41dab2e,hitequark <whitequark@whitequark.org>, 2021-07-18 07:35:23 +0000,2880, merge pull request 2880 whitequark cxxrtl fix 2877 cxxrtl add debug_item get set,,
27,948fc10d7b7629803352e758fae9bc12a01074fb,hitequark <whitequark@whitequark.org>, 2021-07-18 06:07:27 +0000, , cxxrtl add debug_item get set fix 2877,,
28,101d72ccb35715908ea6814f3c6b177789a79ccf,hitequark <whitequark@whitequark.org>, 2021-07-17 17:22:15 +0000,2879, merge pull request 2879 whitequark cxxrtl fix 2739 cxxrtl treat internal wire used debug constant,,
29,4aa65f406f3f793978278454fe8d8000a442e2f2,hitequark <whitequark@whitequark.org>, 2021-07-17 14:23:57 +0000,2739, cxxrtl treat internal wire used debug constant fix 2739,,
30,414154dd275b8cf9f0ffa071d12fc20fd6fee503,upert Swarbrick <rswarbrick@gmail.com>, 2020-05-21 17:36:29 +0100, , add support parsing systemverilog bind construct anything useful yet patch add support syntax lexer parser add test check syntax par properly generates ast node yet generate rtlil since existing parser allow bit selects something like foo .bar .baz also added support trailing bit select non terminal spec turn need future want augment user note easily use bnf spec bind_directive bind  bind even fix lookahead problem code like match branch bnf bind b_i problem could either module name degenerate hierarchical reference seems genuine syntactic ambiguity spec resolve p739 saying wait resolution time hierarchy pas take whatever defined treating instance name name instance module keep parser simple currently accepts invalid syntax bind a.b invalid first branch bnf a.b term match module interface identifier arbitrary hierarchical identifier fail hierarchy pas implemented future patch,,
31,2db41375141dd8098edac134e09b962a5b0821ab,hitequark <whitequark@whitequark.org>, 2021-07-16 11:12:19 +0000,2874, merge pull request 2874 whitequark cxxrtl fix 2589 cxxrtl run hierarchy pas regardless top attribute presence,,
32,efc43270fa2435fac706e380b75a45a288844343,hitequark <whitequark@whitequark.org>, 2021-07-16 11:01:10 +0000,2873, merge pull request 2873 whitequark cxxrtl fix 2500 cxxrtl emit debug item unused public wire,,
33,37f5ed94396bd0d7161e83105e508590798f1d54,hitequark <whitequark@whitequark.org>, 2021-07-16 10:34:30 +0000,2872, merge pull request 2872 whitequark cxxrtl fix 2521 cxxrtl expect user cell input wire,,
34,5b003d6e5cf1790297f5d0f9fdfc95e0b64aa808,hitequark <whitequark@whitequark.org>, 2021-07-16 10:27:47 +0000, , cxxrtl run hierarchy pas regardless top attribute presence hierarchy pas doe lot finding top module mainly resolving implicit positional wildcard module connection fix 2589,,
35,09218896d606726c7e3cd9caa635445694338fba,hitequark <whitequark@whitequark.org>, 2021-07-16 10:05:24 +0000, , cxxrtl emit debug item unused public wire greatly improves debug information coverage fix 2500,,
36,b28ca7f5accccae869aab1852c5b680147b3614b,hitequark <whitequark@whitequark.org>, 2021-07-16 09:51:15 +0000, , cxxrtl expect user cell input wire port connected constant usually reset fix 2521,,
37,10c3214e566d8c763a68b7b18317171b707caca4,hitequark <whitequark@whitequark.org>, 2021-07-16 08:33:30 +0000,2871, merge pull request 2871 whitequark cxxrtl fix 2540 2841 cxxrtl mark buffered internal wire unused debug,,
38,44a3d924ce30adfd3a09ffea40031a8d28445e25,hitequark <whitequark@whitequark.org>, 2021-07-16 07:36:18 +0000, , cxxrtl mark buffered internal wire unused debug public wire may alias buffered internal wire keep buffered wire debug information even private debug item created public wire doe otherwise affect debug information emitted fix 2540 fix 2841,,
39,c17e385e3563e918e87a4f8bafbe290dd0911a8b,hitequark <whitequark@whitequark.org>, 2021-07-16 00:13:16 +0000,2870, merge pull request 2870 whitequark cxxrtl fix 2739 cxxrtl mark dead local wire unused even inlining disabled,,
40,54b6cb645fe7ecd492521dd05072baf9086ebdb1,hitequark <whitequark@whitequark.org>, 2021-07-15 22:27:27 +0000, , cxxrtl mark dead local wire unused even inlining disabled fix 2739,,
41,a9c8ca21d583c58a38931389f90bbaae0caec0d6,achary Snow <zach@zachjs.com>, 2021-06-22 10:39:57 -0400, , fix two struct access bug preserve signedness struct member fix initial width detection struct member e.g. case expression,,
42,1aab608cffa19332dc5cf722def7413b16f5ee54,upert Swarbrick <rswarbrick@gmail.com>, 2021-07-14 17:27:13 +0100, , add test interface module loaded demand,,
43,7d50b8332204d79fac531134f29a0ab3d5bde04c,upert Swarbrick <rswarbrick@gmail.com>, 2020-05-27 10:42:37 +0100, , extract missing module support hierarchy.cc helper function think code bit easier follow lost level indentation non trivial change removed check cell type deciding whether complain find module always true early exit earlier function,,
44,9008b87c39da829c75a66e78fd12c117d199351d,hitequark <whitequark@whitequark.org>, 2021-07-14 12:00:30 +0000,2866, merge pull request 2866 rswarbrick found init delete unused found_init variable,,
45,88f20fa4dd6ec534cb30c4663d53e1f4d90ac07b,upert Swarbrick <rswarbrick@gmail.com>, 2021-07-14 10:19:07 +0100, , delete unused found_init variable spotted compilation pass proc proc_init.cc function void anonymous proc_init yosys rtlil module yosys sigmap yosys rtlil process pass proc proc_init.cc warning variable found_initâ set used wunused set variable,,
46,8bf9cb407d929255ae985b33a537ac6d489553c5,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-07-12 20:04:59 +0200, , kernel mem add coalesce_inits helper helper already useful squash sequential initialization one cxxrtl main purpose squash overlapping masked memory initialization land avoid deal cxxrtl runtime,,
47,4379375d899b917d3f6ed00db64ab52c35f4f004,CHQDeveloper560 <48131108+GCHQDeveloper560@users.noreply.github.com>, 2021-06-16 13:19:43 +0100, , add support bitwuzla solver,,
48,0565c642a0c5a1b1f7b98ab681bc24226b739f9a,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-07-12 17:10:40 +0200, , kernel mem use delayed removal inits well,,
49,6d7d9ab077a7eac125ed6eb0170437216e64efcf,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-07-12 17:40:12 +0200, , kernel mem add documentation helper function,,
50,37506d737cb651cd7da56e4d298df4c6f0eb616d,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-07-12 01:00:57 +0200, , cxxrtl support memory writes process,,
51,af7fa62251b101266bf8419ab69e510fe5bc7e08,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-07-10 23:47:01 +0200, , cxxrtl add support memory read port reset,,
52,be5cf296997a203cdf195d7355426fa4cd187b49,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-07-10 14:33:16 +0200, , cxxrtl add support mem read port initial data,,
53,d5c9595668c33b72a59644b56693ef781733adb5,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-07-10 03:55:51 +0200, , cxxrtl convert mem helper doe conversion add new functionality support memory read port init reset still upcoming,,
54,7f12820b26905521ab149d50f1c1cf4019d5cf2a,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-07-12 06:26:13 +0200, , kernel mem commit new value attribute emit,,
55,c86a79bf0b6c58aaf747e5b01de7bef5a3c7db42,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-07-12 02:11:54 +0200, , kernel mem make mem helper inherit attrobject,,
56,009940f56ca71cc8655a13a514371eb5757b96ca,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-07-11 23:57:53 +0200, , rtlil make process handling uniform cell wire add backlink module process make constructor destructor protected expose module function add remove process,,
57,726fabd65e51c7a15a2a2dc24d3b99426ef43ad2,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-07-10 20:46:48 +0200, , ice40 fix lut input index opt_lut dlogic fix 2061,,
58,7a5ac909858c22f2daf2f7ca63869c554dc3b9b5,iodrag Milanovic <mmicko@gmail.com>, 2021-07-09 09:02:27 +0200, , update latest verific extension initial assertion,,
59,4446cfa524cf06e84add450214f64b2de6e199c3,achary Snow <zach@zachjs.com>, 2021-06-17 15:59:59 -0400, , fix struct enum memory leak,,
60,2b8f1633ce7800b4f0315f0206fd0bf9fba5237c,atecat <gatecat@ds0.me>, 2021-07-06 11:46:45 +0100, , ecp5 add dcsc blackbox signed gatecat gatecat ds0.me,,
61,676c544abe09a8a7b062be77c3e6e263f6ee86f3,laire Xen <claire@clairexen.net>, 2021-07-05 16:59:37 +0200,2835, merge pull request 2835 yosyshq verific_command support command file verific,,
62,75e5500d4d3a9f37d14e94304bb7b90762ac13e8,iretza <xiretza@xiretza.xyz>, 2021-03-16 16:41:31 +0100, , makefile allow running multiple sanitizers,,
63,a189284a28d33e383538f9bd0ec3d58bd3cf5cee,iretza <xiretza@xiretza.xyz>, 2021-06-14 13:54:47 +0200, , makefile use git make instead,,
64,ef68c2762c77ea682aa0ae4dec1d51c5ee06d591,iretza <xiretza@xiretza.xyz>, 2021-06-14 12:16:19 +0200, , makefile pas pretty abc,,
65,9c31ecfab8a39513676656699982a3e7860a9ad6,iretza <xiretza@xiretza.xyz>, 2021-06-14 11:35:38 +0200, , makefile bake destdir libyosys dt_soname destdir used temporary destination installed file packaged archive real installed location determined prefix bin lib dat dir,,
66,18f4ae482cfa82fdb0474c2aa843e2bfe726ba56,iretza <xiretza@xiretza.xyz>, 2021-06-14 08:55:22 +0200, , makefile clean pyosys configuration,,
67,0dbb05a75e1bb92c194ce6305fee02bf2e5e0470,iodrag Milanovic <mmicko@gmail.com>, 2021-07-05 09:16:54 +0200, , add additional help,,
68,862e84eb3d85dfaacc7025b33c7dbe038bfff2d5,hitequark <whitequark@whitequark.org>, 2021-06-19 12:10:29 +0000,2842, merge pull request 2842 whitequark fix wasi build fix wasi build commit 1d88bea1,,
69,02b4e675495d045308a2af9f2b75bf224e0c7be5,hitequark <whitequark@whitequark.org>, 2021-06-19 02:59:57 +0000, , fix wasi build commit 1d88bea1,,
70,5a73f296c9a57e24594f66ca936c8982388833dc,iodrag MilanoviÄ <mmicko@gmail.com>, 2021-06-18 12:07:50 +0200,2836, merge pull request 2836 yosyshq gatecat pyosys sigint pyosys clear sigint handler python load,,
71,e2c9580024563be385ac9e892a978be3384990a8,upert Swarbrick <rswarbrick@gmail.com>, 2020-05-26 17:46:10 +0100, , move interface expansion hierarchy.cc helper class functional change split control flow across function using class field hold state tracked result bit easier read part work add bind support refactoring hierarchy pas make code bit easier work idea eventually ifexpander object hold logic expanding interface code bind insertion,,
72,f2c2d73f36d7aaef90ded549143d1ee0c4d4a9f5,achary Snow <zach@zachjs.com>, 2021-06-14 15:32:01 -0400, , fix end label checking disallow gen block end label begin label check validity module end label fix memory leak package name end label fix memory leak module end label,,
73,092f0cb01e91b65d5ecc7c8e45f0eefa30b8c205,shton Snelgrove <ashton.snelgrove@utah.edu>, 2021-06-16 13:47:47 -0600, , include blif reader header public facing extension header file,,
74,1d88bea18b5a536935cdef2c5ca77e01b4daf8ac,atecat <gatecat@ds0.me>, 2021-06-16 12:34:36 +0100, , pyosys clear sigint handler python load signed gatecat gatecat ds0.me,,
75,c0d8da20d58d13ae5bb169ce587f05fbb851a8d0,iodrag Milanovic <mmicko@gmail.com>, 2021-06-16 11:21:44 +0200, , support command file verific,,
76,c6681508f1a2e35d41e8fc6f1f5dec41972ef6fd,iretza <xiretza@xiretza.xyz>, 2021-03-18 21:52:06 +0100, , verilog fix leaking type name parser,,
77,b57e47fad8b4ecd5438ee49c618fc8978a4bb058,iretza <xiretza@xiretza.xyz>, 2021-03-18 10:38:36 +0100, , verilog fix wildcard port connection leaking memory,,
78,62a42c317c41590b654f59851b4730c89bfcd7ae,iretza <xiretza@xiretza.xyz>, 2021-03-17 00:14:27 +0100, , ast delete wire localparams finishing const evaluation,,
79,091295a5a533c44a4ad20d297fdad1ec2a77903c,iretza <xiretza@xiretza.xyz>, 2021-03-16 16:43:03 +0100, , verilog fix leaking astnodes,,
80,9ca5a91724e114ebb8c04be8edfc0f2f5e8073a9,iretza <xiretza@xiretza.xyz>, 2021-03-17 00:08:43 +0100, , ast fix error condition causing assert fail type2str return string start assigned idstring,,
81,b516c681fe6c06fb089fe1e1bc081ffeb56c7949,achary Snow <zach@zachjs.com>, 2021-06-14 11:59:01 -0400, , macos fix leak,,
82,081111714eed9cbc3dacac766cad85de30e98073,upert Swarbrick <rswarbrick@gmail.com>, 2020-04-20 15:58:30 +0100, , simplify rtlil destructors change behaviour use range based loop instead iterators,,
83,801ecc0e1d75f092981361632265edce67130a73,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-06-14 16:28:10 +0200, , verilog squash memory leak added,,
84,438bcc68c0859057e4d3f521d1c865d2a9d90e15,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-06-11 12:19:21 +0200, , add regression test 2824,,
85,6a6d049f1cb6a96eb2af83441a0fb156efbd9cc3,atecat <gatecat@ds0.me>, 2021-06-11 11:11:12 +0100, , opt_muxtree update port_off port_idx even constant bit signed gatecat gatecat ds0.me,,
86,1667ad658b3aefd3b5418dace6403d3990029fb9,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-06-09 18:41:57 +0200, , opt_expr fix mul div mod pot pattern support bit previous code addition needlessly limitted bit first place also 31th bit,,
87,12b3a9765dafeb8766265c82dee9e06435343e66,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-06-09 16:14:16 +0200, , opt_expr optimize div mod const turn code div power already almost capable optimizing shift folded nothingness let beef handle div well fix 2820,,
88,55e8f5061af57bf25bd9e30528de8196c6eabe9e,laire Xen <claire@clairexen.net>, 2021-06-09 13:22:52 +0200,2817, merge pull request 2817 yosyshq claire fixemails fixing old mail address deadnames,,
89,588137cd082849cfa3dee92a01ac4ee91f6ed946,laire Xenia Wolf <claire@clairexen.net>, 2021-06-09 12:44:37 +0200, , fix deadname svn link signed claire xenia wolf claire clairexen.net,,
90,2d95a7da9cd2e8cf1854215241c5df7d67ca0c1e,laire Xenia Wolf <claire@clairexen.net>, 2021-06-09 12:42:52 +0200, , intersynth url signed claire xenia wolf claire clairexen.net,,
91,0ff4fb1eb35bfba5b7a936401b58deb21776c81a,laire Xenia Wolf <claire@clairexen.net>, 2021-06-09 12:40:33 +0200, , deadname stuff signed claire xenia wolf claire clairexen.net,,
92,06b99950ed295bde34063190641c71b28fde8e1f,laire Xenia Wolf <claire@clairexen.net>, 2021-06-09 12:39:12 +0200, , fix icestorm link signed claire xenia wolf claire clairexen.net,,
93,a734face3a200a6704342e61466ca85fc0c732b0,laire Xenia Wolf <claire@clairexen.net>, 2021-06-09 12:33:41 +0200, , deadname stuff,,
94,0ada13cbe2f8e3c8568bc7e6731be9edb4c46e47,laire Xenia Wolf <claire@clairexen.net>, 2021-06-09 12:16:56 +0200, , use http website link gatecat email git tree name head xargs sed fixemails.sed claire xen xenia clifford wolf xen claire clifford clifford.at yosyshq.com claire xenia wolf claire yosyshq.com nina nak engelhardt nak yosyshq.com engelhardt nak yosyshq.com david shah gatecat dave david gatecat yosyshq.com ds0.me gatecat gatecat ds0.me miodrag milanovic miodrag micko yosyshq.com miodrag milanovic micko yosyshq.com http www.clifford.at yosys http yosyshq.net yosys http yosyshq.net yosys,,
95,92e705cb51d8c8f6d9f1550ed103b677a2447c93,laire Xenia Wolf <claire@clairexen.net>, 2021-06-09 12:16:33 +0200, , fix file crlf line ending,,
96,2e697f5655455fd8ce5fec40b94683a11ade24e8,achary Snow <zach@zachjs.com>, 2021-06-05 16:21:09 -0400, , verilog check module scope identifier width detection recent fix case expression width detection cause width expression queried simplified logic supporting module scope identifier existed simplify looking would fail width detection move logic common helper used simplify,,
97,c79fbfe0a130f1a2979413174c3e5688433bafe3,achary Snow <zach@zachjs.com>, 2021-05-26 18:22:31 -0400, , mem2reg tolerate bound constant access brings mem2reg behavior line nomem2reg behavior,,
98,d9f11bb7a631ad309b9328d33b2f41a4987b6222,achary Snow <zach@zachjs.com>, 2021-06-08 12:06:32 -0400, , autoname simple perf optimization,,
99,72787f52fc31954e4b7dc3dc34d86705fc4e9dd1,laire Xenia Wolf <claire@clairexen.net>, 2021-06-08 00:39:36 +0200, , fixing old mail address deadnames claire xen xenia clifford wolf xen claire clifford clifford.at yosyshq.com claire xenia wolf claire yosyshq.com nina nak engelhardt nak yosyshq.com engelhardt nak yosyshq.com david shah dave david yosyshq.com ds0.me david shah dave ds0.me miodrag milanovic miodrag micko yosyshq.com miodrag milanovic micko yosyshq.com http www.clifford.at yosys http yosyshq.net yosys,,
100,e65ed3f228bd0e26248eaaeabdcea507379d757a,laire Xenia Wolf <claire@clairexen.net>, 2021-06-08 00:20:55 +0200, , add claire deadname stuff .mailmap signed claire xenia wolf claire clairexen.net,,
101,8cfed1a97957e4c096d1e0a0304d978bcb27e116,achary Snow <zach@zachjs.com>, 2021-05-27 16:47:02 -0400, , support task function within package,,
102,6d5d8457883e5de8df58997d95373d3433b781bf,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-06-01 01:48:35 +0200, , kernel mem recognize deprecated memory port configs transparency meaningless asynchronous port assume transparent false simplify code case likewise enable meaningless assume const however turn nmigen emits former verilog frontend emits latter squash issue ingesting memrd cell fix 2811,,
103,13b901bf1c5ac7d25ea061fc129d944ea0317150,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-31 15:53:18 +0200, , memory_map improve start_offset handling fix 2775,,
104,82f5829aba108be4a3786e7a237fd7bcebe61eb6,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-10-26 00:44:37 +0100, , memory_share add read port merging mostly meant wide port recognition may also happen merge port compatible initial reset value,,
105,2d10caabbc083cdb615ee2035916505758e4944f,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-10-26 03:20:57 +0100, , memory_share improve sat based port sharing,,
106,cbf6b719fe85ce8544f9bb0796711f3f45638862,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-27 23:43:25 +0200, , make pass auto call mem narrow instead rejecting wide port essentially add wide port support free pass usefully better way handling wide port breaking narrow port avoiding please run memory_narrow annoyance,,
107,055ba748bcf8c77bff15bda0de49c0b4b3722bba,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-27 17:50:59 +0200, , backends verilog add support memory read port reset init value,,
108,aabe1c382e635040d16b6a29c7e2741e8e9d7adf,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-26 01:18:29 +0200, , backends verilog add wide port support,,
109,1eae6025e7dccc021dcd2a6d658dae40ab02ef9e,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-10-25 23:01:59 +0100, , memory_share improve address merging recognize wide write port,,
110,b019db1f373e6bfe2b55363d28b9b6828a1cca6c,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-26 03:07:51 +0200, , kernel mem add helper write port widening,,
111,83a218141c1a333b582c257c316ddea63e1ca519,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-26 02:49:50 +0200, , kernel mem add sub_addr helper,,
112,57ca51be76ec4dc6eba802728ca6407520c704e4,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-26 02:06:44 +0200, , kernel mem add helper,,
113,64ba3c384255335d61e2d07160c57fa74156cde1,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-25 22:37:03 +0200, , backends verilog try preserve mem write port priority,,
114,d99fce3bc77a42563e1e270172e08ec25d58c7ab,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-25 22:39:50 +0200, , mem extract_rdff fix made edge case converting sync transparent read port const address async read port nothing need done clk_enable change thus cell return handle case correctly helper user,,
115,18806f1ef653f29654533ee47fd8a1b0cf1d645a,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-25 19:31:53 +0200, , memory_bram reuse extract_rdff helper make_outreg also properly skip read port init value reset making use make_outreg proper support matching land later,,
116,0795b3ec076d8d2c0aa0d954b707271bd2f064bf,achary Snow <zach@zachjs.com>, 2021-03-25 14:06:05 -0400, , verilog fix case expression sign width handling case expression case item expression extended maximum width among interpreted signed signed add overall width sign detection ast_case add sign argument genwidthrtlil helper coverage const non const case statement,,
117,15f35d6754af619accdf63030e0a5ad3085cec16,achary Snow <zach@zachjs.com>, 2021-03-27 15:59:48 -0400, , support remaining assignment operator add support unify existing support,,
118,3514c92dc42644d64dca2167c05096d10891de69,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-25 20:42:34 +0200, , mem extract_rdff add alternate transparency handling extracting read register transparent port enable reset initial value usual trick putting register address instead data work case create soft transparency logic instead transparency mask land also used handle port transparent subset write port,,
119,e6b078d156f8690ab06d342da9be9af02cbcc3aa,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-25 18:49:17 +0200, , opt_mem add reset init value support,,
120,24b880b2de1676b420f5a0bbdf3805dab38b8f00,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-22 17:18:59 +0200, , kernel mem add model support read port init value reset like wide port support still completely unusable support various pass gradually added later also support cell library attempting create read port reset initial value cause assert failure,,
121,097de6c5f8c5170cc275b7250bf3780ae6ab3a00,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-25 15:48:52 +0200, , mem extract_rdff fix wire naming wide port support,,
122,96c7d60304e4e9e4cb4d85924efcafa546283c65,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-25 15:34:12 +0200, , memory_bram respect write port priority,,
123,5628f5a88fa49c126af0149e302a8292229ab9df,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-25 15:17:29 +0200, , respect write port priority,,
124,4858721637fc5d6ae6d7e0fb0489e0cec8bb388b,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-25 02:56:35 +0200, , kernel mem add helper,,
125,e0736c1622c60980ddf9b989e9c3e2acc4403135,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-25 02:12:55 +0200, , add memory_narrow pas,,
126,47f958ce4592a42e26f074c88063ac17c843ea71,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-25 01:55:44 +0200, , memory_share add wide port support,,
127,9d5d5a48b14832b3cc38d78e7e1960b14269ff4a,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-25 01:52:52 +0200, , add wide port support,,
128,c1a47307391b54442ec6caf7e4b79d0e54351639,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-24 16:35:25 +0200, , memory_map add wide port support,,
129,1c903d3e4742c015dc8f0b3b5d8c8c1895459822,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-25 01:12:19 +0200, , sim add wide port support,,
130,69bf5c81c7cf65ccb8bd035eb45137e31a68ae86,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-22 18:18:50 +0200, , reject wide port pass never support,,
131,35ee774ea8eac9b745f93641a192341fe559fa6f,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-25 00:58:17 +0200, , kernel mem add mem narrow helper split wide port,,
132,8c1999aac1a5d8388451fab05b6c4752fbe0a031,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-25 00:49:52 +0200, , kernel mem emit support wide port packed mode since packed cell actually support wide port yet auto narrow emit future packed cell add parameter transform trivially reversible proper serialization,,
133,ff9713dd86cb6390f30392580e665095055a867c,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-22 16:48:46 +0200, , kernel mem add model wide port port actually created used yet add necessary plumbing helper subsequent commits gradually add wide port support various yosys pass,,
134,95a39d342584fc9f98c57550aa7fba9e4652067b,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-22 17:00:20 +0200, , kernel mem add priority_mask model going used store arbitrary priority mask future right supported cell library priority_mask computed port order helper construction discarded emitted however allows already convert helper using pass new model,,
135,835688bf80eb9db7241c1aa767b7e97dad1c0eeb,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-24 21:21:51 +0200, , rewrite feedback path finding logic fix 2766,,
136,b706adb809f17ea897e8534a7ee3ae833b243d2b,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-23 17:20:55 +0200, , convert mem helper,,
137,dbfd0b61e378dd8c0e0f64205756ed7919de083c,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-24 21:27:29 +0200, , hashlib add hash bool,,
138,5488c69d2a92fc05b6d3df99ba80b69d5a1a555c,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-24 17:37:29 +0200, , add .mailmap file,,
139,c9dc7d5928947a5a0429a8a536beb871fc22b025,iodrag MilanoviÄ <mmicko@gmail.com>, 2021-05-24 17:24:01 +0200,2779, merge pull request 2779 yosyshq mwk nuke travis remove travis,,
140,c3e65a4ce0e0f14b279441c17e76b6c2ca9a7444,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-24 17:18:03 +0200, , remove travis replaced github action travis ci.org shutting day anyway,,
141,b6721aa9d824ec5b4ec1c61167b53bab62fb1e01,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-24 00:41:31 +0200, , backend firrtl convert use mem helper,,
142,ef4ddfacf391acc0f681d72a6ca31974f62b2ce0,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-23 21:20:04 +0200, , github action test several gcc clang version linux fix 2776,,
143,df2b79ca7687ae46360084f2e3ef27222bb3a640,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-23 17:20:51 +0200, , memory_share use mem helper,,
144,afd5366fc2841ef21acc9f994ca2052b9dfa21e8,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-23 18:29:44 +0200, , extract_rdff add initvals parameter used yet needed read port reset initial value support land,,
145,33513d923a398a955c1c7e5f534e3099f3940154,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-23 18:08:34 +0200, , btor use is_mem_cell one place,,
146,d905990d0194decb9f673ccf10aa488820816b87,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-23 15:42:51 +0200, , memory_share split feedback path finding separate pas memory_share actually three pass trenchcoat split one least common two separate pas,,
147,1eea06bcc0750de02a460f3e949df2f68f800382,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-03-15 15:38:45 +0100, , add new helper class merging ffs cell use memory_dff fix 1854,,
148,a23d9409e7d04fcfa31a139d0cf6169be4c46fca,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-22 20:27:51 +0200, , opt_mem remove write port const fix 2765,,
149,039f4f48d55609f254850112a948f26e66550095,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-22 20:19:00 +0200, , memory_memx use mem helper,,
150,c4cc888b2c51a6507b73fdcde1dc61c37384105d,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-22 19:14:13 +0200, , kernel rtlil extract helper checking memory cell type soon versioned memory cell handle pass care cell memory related simple helper call instead hardcoded list,,
151,c7076495f197732725456992c9a02aed9966139a,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-22 16:36:50 +0200, , kernel mem add check function,,
152,ff9e0394b86f701db17ceda48bf8075ce8ac597d,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-22 16:10:18 +0200, , kernel mem defer port removal emit,,
153,8c734e07b87974fc4931d41b37b459d2c664e1bf,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-10-23 17:48:00 +0200, , memory_dff use mem helper,,
154,9420bde09f425293dbb6bd2ad5f46ae1bd7e1373,iodrag MilanoviÄ <mmicko@gmail.com>, 2021-05-20 19:21:34 +0200, , run build push,,
155,25de8faf10157ab0cb40f77c7cbf3143527c598e,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-20 12:50:32 +0200, , bump version,,
156,4240498f71e61dbb57668ef31be67ef5ad7e574a,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-20 12:49:51 +0200, , test blif add missing gitignore,,
157,d8c5d6815cc80af852ce0969e4cf775f44539c80,iodrag Milanovic <mmicko@gmail.com>, 2021-05-17 10:24:30 +0200, , visual studio build action,,
158,34a08750fa1a490be09411b07f64f4236eff234e,atecat <gatecat@ds0.me>, 2021-05-15 14:40:37 +0100, , intel_alm fix illegal carry chain signed gatecat gatecat ds0.me,,
159,eb106732d94322fb5b48fbff0420ce5a6fc83eb9,atecat <gatecat@ds0.me>, 2021-05-15 14:34:48 +0100, , intel_alm add global buffer insertion signed gatecat gatecat ds0.me,,
160,5dba138c87762d4b5bb7b9348da372a92fab1cc0,atecat <gatecat@ds0.me>, 2021-05-15 14:23:22 +0100, , intel_alm add buffer insertion signed gatecat gatecat ds0.me,,
161,3421979f00664443c77b0899d34438f979b4c51c,upert Swarbrick <rswarbrick@gmail.com>, 2020-04-20 14:41:55 +0100, , change type current_module module current_module global needed genrtlil somewhere put cell wire generates make sense expression see however actually need astmodule module base class enough patch cause functional change point possible call genrtlil module astmodule current_module needed bind support,,
162,51ed4a7149f64729edeb5ee8419f3303636180e7,upert Swarbrick <rswarbrick@gmail.com>, 2020-04-20 16:24:57 +0100, , use range based loop ast process functional change get rid explicit iterator replace child even number character hopefully little easier read,,
163,9e02786d3944ff0625e37a29fc9233c5ce81c1f5,dam Greig <adam@adamgreig.com>, 2021-01-27 18:51:19 +0000, , add missing parameter mult18x18d alu54b ecp5 techlib,,
164,445208086121ea343bdb80a9998637361c841bea,achary Snow <zach@zachjs.com>, 2021-05-10 11:06:02 -0400, , check validity package end label,,
165,32a0ce9d6809d073abcbf19fe3eaf7a0cf936963,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-05 20:31:27 +0200, , blif use library cell start_offset upto wideports fix 2729,,
166,a6081b46ce61a35fee18756de151d72581c8f49b,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-05 20:32:07 +0200, , connect add assert option fix non working sigmap useful writing test,,
167,5c1e6a0e201f1bb623c3fc7d2c8ee13c783c9c07,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-05-04 19:14:24 +0200, , opt_dff fix gate wired reverse,,
168,d061b0e41a2023b5e72794563b94d6a9b5ab41a1,iodrag MilanoviÄ <mmicko@gmail.com>, 2021-04-27 11:46:41 +0200,2738, merge pull request 2738 mdko xilinx blif fix use blif name synth_xilinx command,,
169,67d6f3973b5dc3f017b24eb43950707e99b10dff,ichael Christensen <chmdko@gmail.com>, 2021-04-27 02:29:52 -0700, , fix use blif name synth_xilinx command,,
170,86a6ac76233186db75cb6092f1d7ff5d0f440761,laire Xen <claire@clairexen.net>, 2021-04-26 17:54:30 +0200,2736, merge pull request 2737 yosyshq claire fix2736 remove duplicate conns array json front end fix 2736,,
171,58290c0c77e09aa40a098065ea999c85aaba398c,laire Xenia Wolf <claire@clairexen.net>, 2021-04-26 16:31:44 +0200,2736, remove duplicate conns array json front end fix 2736,,
172,a5adb007742f0339b0a9663871fd86620d8f6a78,laire Xen <claire@clairexen.net>, 2021-04-21 12:24:07 +0200,2669, merge pull request 2669 yosyshq claire ice40defaults add input default assignment ice40 cell library,,
173,46d3f03d27b4851b64f909ddbb663cbdac0fed70,laire Xenia Wolf <claire@clairexen.net>, 2021-04-20 18:52:36 +0200, , add default assignment sb_ simulation model signed claire xenia wolf claire clairexen.net,,
174,8aee80040de0b0812f2aec7ba4059c14407a0567,laire Xenia Wolf <claire@clairexen.net>, 2021-03-15 23:27:55 +0100, , add default assignment sb_lut4 signed claire xenia wolf claire clairexen.net,,
175,dce037a62c5bda9a8256d271d39b06be366120e8,ofty <dan.ravensloft@gmail.com>, 2021-04-12 10:33:40 +0100, , quicklogic abc9 synthesis,,
176,a58571d0fe8971cb7d3a619a31b2c21be6d75bac,tefan Riesenberger <stefan.riesenberger@gmail.com>, 2021-04-09 15:44:08 +0200, , sf2 fix name module,,
177,0b05452cf72646f74b5e148b66fc2e5a33b21207,hitequark <whitequark@whitequark.org>, 2021-04-09 14:22:36 +0000,2724, merge pull request 2724 whitequark flatten rewrite memwr memid flatten rewrite memid memwr action,,
178,c5c57e3f5e169aa13bf4f8ce064d7dc3a53616d7,hitequark <whitequark@whitequark.org>, 2021-04-09 09:46:53 +0000, , flatten rewrite memid memwr action,,
179,0ccc7229c02449618209a20d66b9fa07e3ea79f2,achary Snow <zach@zachjs.com>, 2021-03-30 09:38:00 -0400,2712, preproc test coverage 2712,,
180,b7ea71e6e39dfda903e1060e1b254ce0002fcf0d,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-03-30 04:00:45 +0200, , equiv suggest running async2sync clk2fflogic appropriate see 2713,,
181,ba2ff1ea986b73d025938ab1cf102e1cf35d6773,achary Snow <zach@zachjs.com>, 2021-03-29 11:03:46 -0400, , verilog revise hot comment warning,,
182,8c5f379435a1140a4320cdd4152b60338e45a362,ddie Hung <eddie@fpgeh.com>, 2021-03-29 22:02:06 -0700, , abc9 uniquify blackboxes like whiteboxes 2695 abc9_ops uniquify blackboxes abc9_ops update comment abc9_ops allow bypass param blackboxes add test,,
183,55dc5a4e4f7335741d2155dc0183ed4e26e8ddf8,ddie Hung <eddie@fpgeh.com>, 2021-03-29 22:01:57 -0700, , abc9 fix scc issue 2694 xilinx add scc test dsp48e1 xilinx gate dsp48e1 whitebox behind test check work abc9 enabled abc9 break sccs using module add test abc9_ops remove ref abc9_keep wire abc9_ops bypass cell scc add codeowners abc9 fix compile abc9_ops run prep_hier scc fix test remove bug reference pending fix abc9 fix prep_hier dff xaiger restore handling abc9_ops prep_xaiger sigmap abc9_ops mark_scc break_scc abc9 eliminate hard coded abc9.box test also tidy address review,,
184,687f381b6985d9dda7e11535628e2fafff267af5,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-03-30 02:30:17 +0200, , bump version,,
185,0505c604e70c6d9621eb6ace6a9d8a3a5ac71eaa,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-03-30 01:15:49 +0200, , preproc fix conditional handling fix 2710 fix 2711,,
186,1af994802ed75d5805191113f669409c3872fcf7,achary Snow <zach@zachjs.com>, 2021-03-28 17:45:38 -0400, , gha trim macos dependency install needed dependency rather using brewfile remove brew update recent enough formula already baked save minute macos,,
187,e314a05e0a7337a55f4d2608c310e918d571326f,achary Snow <zach@zachjs.com>, 2021-03-28 15:28:23 -0400, , gha combine job using matrix,,
188,d6d5c2ef342240bd8adb925055667d140cb8dd29,achary Snow <zach@zachjs.com>, 2021-03-24 11:23:23 -0400, , rtlil add const accessors module wire cell,,
189,4762ed90ff6d3f1e9342fd306f97cae91960e2bd,hitequark <whitequark@whitequark.org>, 2021-03-24 23:39:19 +0000,2702, merge pull request 2702 modwizcode patch clarify bugpoint documentation regarding output,,
190,4c39189b137ab3ebcc3db0b5df09c9bf43d97a8c,ris Johnson <iris@modwiz.com>, 2021-03-24 16:24:33 -0500, , clarify bugpoint documentation regarding output bugpoint current documentation doe specify result run stored current design however easy skim mean practice add documentation comment explain specifically bugpoint write_xyz pas required save reduced design,,
191,c58bb1d2e1e7ff3181c7b5d4d0a0d10d95d3b6fe,achary Snow <zach@zachjs.com>, 2021-03-23 12:49:11 -0400, , ast make design available process_module,,
192,192601385f0237f23c7f1611ea4ecaba8bfd9ce8,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-03-23 17:39:06 +0100,2646, rtlil fix process memwr roundtrip fix 2646 fallout,,
193,049e3abf9baf795e69b9ecb9c4f19de6131f8418,. Engelhardt <nak@symbioticeda.com>, 2021-03-23 17:41:13 +0100,2696, merge pull request 2696 nakengelhardt guideline split codingreadme multiple file,,
194,4a35f244aa6ac187610cae0014d261e38cbab550,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-03-23 14:51:37 +0100, , quicklogic add .gitignore file test output,,
195,6b2100bf0185a8f9d0c1b2fb5657721b9853838b,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-03-23 14:47:32 +0100, , json improve process module message bit,,
196,d9ec35a526b9583727ef484ec68bc288dcddb0c8,. Engelhardt <nak@yosyshq.com>, 2021-03-22 19:16:25 +0100, , split codingreadme multiple file,,
197,92d5550a90558a0292c8ac63cecabb2de30eb6aa,iretza <xiretza@xiretza.xyz>, 2021-03-18 21:53:02 +0100, , verilog check entire user type stack type definition,,
198,4f4e70876f06738fa7dda24e01ac296fe318264a,achary Snow <zach@zachjs.com>, 2021-03-18 13:38:25 -0400, , allow typenames function return type,,
199,6a0d1e117d5af004df897ea7329dfae507c797d2,iodrag MilanoviÄ <mmicko@gmail.com>, 2021-03-19 08:47:07 +0100,2681, merge pull request 2681 msinger fix issue2606 fix check bad std regex,,
200,0c66141ed25b0af229551f9ce8fe844be1e88bf3,iretza <xiretza@xiretza.xyz>, 2021-03-16 16:42:14 +0100, , verilog rebuild user_type_stack globals parsing file actually ticking bomb running parser type map contain pointer child current ast recursively deleted pas executed leaf pointer user_type_stack dangling happened never problem due another bug cause typedefs higher level type map never considered rebuilding type stack design globals ensures astnode pointer valid,,
201,3a12617ec0713aeb81fbf4beede804545f762a1f,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-03-17 19:32:50 +0100, , add simple using github action,,
202,3aa10e90ba1d57e4d01c199396a52fbd1a66fa7e,iretza <xiretza@xiretza.xyz>, 2021-03-15 15:55:18 +0100, , modtools fix use free cell pointer modwalker cell_inputs cell_outputs retain cell pointer key across invocation setup may however invalidated meantime happens e.g pass opt share.cc 1432 later rehash dicts caused inserting modwalker add_wire cause dereferenced,,
203,f4298b057ae0939b83283c8c7431097e71a32b62,ofty <dan.ravensloft@gmail.com>, 2021-03-17 02:34:30 +0000, , quicklogic polarpro support authored grzegorz latosiå ski glatosinski antmicro.com authored maciej kurc mkurc antmicro.com authored tarachand pagarani tpagarani quicklogic.com authored lalit sharma lsharma quicklogic.com authored kkumar23 kkumar quicklogic.com,,
204,8740fdf1d799fd8a3196bac28fe4e418e74f2acc,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-03-17 18:30:49 +0100, , ast use better parameter serialization paramod name calling log_signal problematic several reason recent change empty string serialized violates space idstring rule type plain real signed string dropped wrongly conflating functionally different value potentially introducing subtle elaboration bug instead use custom simple serialization scheme,,
205,d05d47cc0484590e8fe63882d64913ea26485d70,ichael Singer <michael@a-singer.de>, 2021-03-17 23:22:50 +0100, , fix check bad std regex fix 2606,,
206,cae905f55128a77e8d2eecc75d861292d79baa79,atecat <gatecat@ds0.me>, 2021-03-17 12:16:53 +0000, , blackbox whiteboxes synthesis prevents issue like process whiteboxes triggering error json backend signed gatecat gatecat ds0.me,,
207,c8b45a4a826efe88e17928b3d6f526dc2866312a,achary Snow <zach@zachjs.com>, 2021-03-16 10:54:22 -0400, , bugpoint add runner option,,
208,f71c2dcca6b63ad3cbd3d5b6f51f67f9cd85f03e,achary Snow <zach@zachjs.com>, 2021-03-16 11:06:40 -0400, , carry global typedefs previous file break ability use global typename standard identifier subsequent input file otherwise backwards compatible including source previously included conflicting typedefs input file,,
209,092e923330ce23adffa7843a27bdba8a0b139e58,iretza <xiretza@xiretza.xyz>, 2021-03-17 00:18:36 +0100, , verilog fix buf primitive multiple output ieee1364 2005 section 7.3 buf gate two logic gate shall one input one output last terminal terminal list shall connect input logic gate terminal shall connect output logic gate yosys doe follow instead interprets first argument output second input ignores rest,,
210,dd6d34f461910a120ac95c485fe34cca6485b95e,atecat <gatecat@ds0.me>, 2021-03-17 12:06:09 +0000, , blackbox include whiteboxed module signed gatecat gatecat ds0.me,,
211,937392ad337c4f70569535e83f7016245addb2c7,ofty <dan.ravensloft@gmail.com>, 2021-03-17 02:43:25 +0000, , replace assert get_reference useful error message,,
212,4f187d53c5a0580275857ec308b41f57808ec727,achary Snow <zach@zachjs.com>, 2021-03-04 14:07:56 -0500, , verilog support module scope identifier parametric module,,
213,3d9698153fc7f01cef0dec99cc834ffecec766a5,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-03-09 20:42:14 +0100, , json add support memory previously memory silently discarded json backend making round tripping module crash since already user using json implement custom external pass use memory infer width size memory port let fix making json backend frontend support memory first class object process still supported cause hard error fix 1908,,
214,a55bf6375b38a955de4589a66e4d2992ac7dd621,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-03-12 17:05:39 +0100, , proc_arst add special casing clock signal conditionals already existing special case conditionals clock remade follows triggered last remaining edge trigger others converted async reset one sync rule first place doe require contained assignment constant opposed reset conditional merely const fold condition addition code refactored bit bonus priority order async reset found preserved resulting sync rule ordering though yet respected proc_dff fix 2656,,
215,3af871f969f7f5bd5201bac17544559671312a6f,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-03-09 21:32:16 +0100, , opt_clean remove init attribute bit together removed dffs fix 2546,,
216,f965b3fa54eb38bf7f0246acc874087fc696f7f5,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-03-09 02:54:56 +0100, , rtlil disallow width chunk sigspec among problem also fix equality comparison sigspec enforcing canonical form also fix another minor issue possible non canonical sigspec fix 2623,,
217,e178d0367a315213560514f827072595adfd4b4a,hitequark <whitequark@whitequark.org>, 2021-03-14 15:02:16 +0000,2658, merge pull request 2658 zachjs parameter across file allow globals one file depend globals another,,
218,640b9927fae23d3127cc9ecb56ccbc8a2c66afbe,achary Snow <zach@zachjs.com>, 2021-03-11 13:05:04 -0500, , allow globals one file depend globals another defers simplification globals globals one file may depend globals file add simplify call downstream globals appended end,,
219,396ad17e06a7b5fa912180540206a6560b54101f,hitequark <whitequark@whitequark.org>, 2021-03-12 01:34:06 +0000,2653, merge pull request 2653 zachjs global parameter verilog disallow overriding global parameter,,
220,feff32914bfeefbc7e02cc73639ce3d7ae44d331,hitequark <whitequark@whitequark.org>, 2021-03-11 20:01:10 +0000,2642, merge pull request 2642 whitequark cxxrtl noproc fix cxxrtl noproc fix,,
221,cb9f3b6abfbc769589e5e5ceb2497955a155065c,achary Snow <zach@zachjs.com>, 2021-03-11 11:49:15 -0500, , verilog disallow overriding global parameter previously possible override global parameter per instance basis could dangerous using positional parameter binding hiding oversupplied parameter,,
222,81c2b92bb419d5b58d47fa8bb8cbb134fb2773bc,iodrag Milanovic <mmicko@gmail.com>, 2021-03-11 15:56:32 +0100, , add _pm.h file genlist fix vcxsrc target,,
223,83fc5cc28b60367a8cd16fb3d7eddb26db304513,an Ravensloft <dan.ravensloft@gmail.com>, 2021-03-10 19:31:55 +0000, , replace assert xaiger useful error message,,
224,26e01a67db4135196b1d25ed89e9e6ceb536f4e3,hitequark <whitequark@whitequark.org>, 2021-03-08 16:36:03 -0800,2643, merge pull request 2643 zachjs fix param default log fix param without default log line,,
225,0b0e21976511e85b336d2724467ee8f93728f9df,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-03-08 20:18:11 +0100, , bump version,,
226,a3528649c82ed7c6d14850affef8e9368f4fe065,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-02-23 19:42:51 +0100, , memory_dff remove useless write port handling,,
227,89c74ffd7189d4898feb476ff70376385d516eb2,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-02-23 16:48:29 +0100, , verilog use proc memory writes frontend,,
228,4e03865d5bf3fafe0bd3735c88431675d53d2663,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-02-23 00:21:46 +0100, , add support memory writes process,,
229,c00a29296c8d3446c7cfe253080c7e33358219b0,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-03-01 20:01:39 +0100, , sim avoid crash empty cell connection fix 2513,,
230,760284033d6f255790d44bfcda0d1625a0c7bc87,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-03-06 03:59:03 +0100, , proc_dff fix emitted register assigned async reset fix 2619,,
231,bc717abad2187b2aacaac7e9b8e152462769056a,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-03-05 01:23:25 +0100, , memory_dff remove code looking mux cell job performed opt_dff run pas,,
232,d555454969aed080d345b044eefb20a2ce53eae2,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-03-04 17:55:57 +0100, , test bram generate write address collision defined semantics making test non deterministic,,
233,bdc4fd0e92913961c6e3728d8d4976022514dc23,achary Snow <zach@zachjs.com>, 2021-03-07 16:06:25 -0500, , fix param without default log line,,
234,9cdc6b5f2e416cd469a2480460986189f61b10a7,an Ravensloft <dan.ravensloft@gmail.com>, 2021-03-05 22:13:15 +0000, , replace assert abc9_ops useful error message,,
235,ab76d9cec5ba38539f1578a78f3c810a659ea092,hitequark <whitequark@whitequark.org>, 2021-03-07 14:29:30 +0000, , cxxrtl assert edge sync rule tied constant commonly result tying async reset inactive level,,
236,d1de08e38a31c312cb0bd23e7376e80461bdcb22,hitequark <whitequark@whitequark.org>, 2021-03-07 14:28:45 +0000, , cxxrtl allow always sync rule debug_eval produced always process noproc used,,
237,9bb839c613aff1d7658eac8ec46c3dcd3b220c5f,hitequark <whitequark@whitequark.org>, 2021-03-07 05:48:03 -0800,2626, merge pull request 2626 zachjs param default support parameter without default value,,
238,72ae15c77c34fe2306c3ac41c40521e9141b8cf0,hitequark <whitequark@whitequark.org>, 2021-03-07 03:45:41 -0800,2632, merge pull request 2632 zachjs width limit verilog impose limit maximum expression width,,
239,b1a8e73a609d3065f1caf7a230529443b54295bc,achary Snow <zach@zachjs.com>, 2021-03-03 14:36:19 -0500, , fix edge case unbased unsized literal fix explicit size cast unbased unsized literal fix unbased unsized literal bound directly port output is_unsized flag dumpast,,
240,d245e2bae59d18eb641aa6b324eef1bbbfa13c38,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-03-06 11:05:57 +0100, , proc_clean fix empty case removal condition fix 2639,,
241,3d2aef0bde5ee35d283da4b230430ffcb73ec176,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-03-06 01:18:24 +0100, , remove function fact exist first place,,
242,55e5bd4213c8065994fb916e72105d822bd4175a,an Ravensloft <dan.ravensloft@gmail.com>, 2021-03-05 21:45:11 +0000, , replace assert addmodule useful error message,,
243,9dd813374ea43e804cb3f86d8390bff46a8bcb8c,hitequark <whitequark@whitequark.org>, 2021-03-05 05:30:19 -0800,2635, merge pull request 2635 whitequark cxxrtl memrd async addr cxxrtl follow alias outline emitting memrd.addr,,
244,06da2e0f18aa7d22b7a66303110d8ff0beab3ddc,hitequark <whitequark@whitequark.org>, 2021-03-05 04:57:22 -0800,2634, merge pull request 2634 whitequark cxxrtl debug wire type cxxrtl add pas debug flag show assigned wire type,,
245,b117f9bba8f88951ab60b650ae4b5d51395aeb69,hitequark <whitequark@whitequark.org>, 2021-03-05 04:14:07 -0800,2633, merge pull request 2633 whitequark cxxrtl top cxxrtl crash empty design,,
246,14ce8bdaa6a1120c48a934697488c463ffb15b48,hitequark <whitequark@whitequark.org>, 2021-03-05 12:08:48 +0000, , cxxrtl follow alias outline emitting memrd.addr,,
247,8471808834bd15a51f1f41fdbf4a3cbffb0b4b02,hitequark <whitequark@whitequark.org>, 2021-03-05 11:44:39 +0000, , cxxrtl add pas debug flag show assigned wire type ref 2543,,
248,a9a873a1d26c27aea8f584fc0a85a6585926c7da,hitequark <whitequark@whitequark.org>, 2021-03-05 11:05:19 +0000, , cxxrtl crash empty design,,
249,c18ddbcd822410095d28c4be1c3ac3c6358622d2,achary Snow <zach@zachjs.com>, 2021-03-04 15:08:16 -0500, , verilog impose limit maximum expression width design unreasonably wide expression would previously get stuck allocating memory forever,,
250,7d2097b00538fa366cc433b23c2c307db0e3a4be,laire Xen <claire@clairexen.net>, 2021-03-04 16:45:21 +0100, , update command reference manual.tex,,
251,6c56c083f8c55d28a3dc0dc8e17a611fd31a2261,laire Xen <claire@clairexen.net>, 2021-03-04 16:43:30 +0100, , update readme,,
252,d738b2c1272b02d8799e9feda83b1eae8ba10c07,achary Snow <zach@zachjs.com>, 2021-03-02 10:43:53 -0500, , support parameter without default value module parameter without default value automatically deferred hierarchy pas allows parameter without default module item rather int despite forbidden lrm check parameter without default overriden add location info parameter localparam declaration,,
253,375af199ef4df45ccf02c66e0171b4282c6cf1eb,hitequark <whitequark@whitequark.org>, 2021-03-01 22:46:07 -0800,2620, merge pull request 2620 zachjs port int type verilog fix sizing port int type module header,,
254,10a6bc9b81d1c2236e80a608778c904aebe54c28,achary Snow <zach@zachjs.com>, 2021-03-01 13:31:25 -0500, , verilog fix sizing port int type module header declaring port standard module item already worked expected add missing usage checkrange header module output integer work correctly,,
255,0e0f84299a4ae4d0a312c33039378e1ebb20709d,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-03-01 19:33:05 +0100, , bump version,,
256,1ec5994100510d6fb9e18ff7234ede496f831a51,achary Snow <zach@zachjs.com>, 2021-02-25 15:53:55 -0500, , verilog fix handling nested ifdef directive track depth know whether consider higher level elsifs error unmatched endif elsif else,,
257,b6904a8e5344fcd01c1a0feea281cd7d7bf0f210,achary Snow <zach@zachjs.com>, 2021-02-09 19:58:15 -0500, , set aside extraneous test simple_abc9 test suite new test case one branch may automatically copied simple simple_abc9 causing failure switching another branch update simple_abc9 script set aside extraneous test non destructive way,,
258,004b780b8abf4e8fdf88831cd3e77767d660f108,laire Xen <claire@clairexen.net>, 2021-03-01 18:00:48 +0100,2523, merge pull request 2523 tomverbeure add nosynthesis flag read_verilog command,,
259,527c681a2b2c567e73be242cacdf163c3bf7a2ac,laire Xen <claire@clairexen.net>, 2021-03-01 17:46:33 +0100,2524, merge pull request 2524 bkbncn patch add boost python3,,
260,7b47dd0f8833252715eb8297de2134804578b179,hitequark <whitequark@whitequark.org>, 2021-03-01 08:10:32 -0800,2617, merge pull request 2617 robertbaruch doc rtlil documentation switch process optional,,
261,ca5f5ffcd63bc18a5e0ae1bdb1065f148ce3c4da,hitequark <whitequark@whitequark.org>, 2021-03-01 08:10:19 -0800,2615, merge pull request 2615 zachjs genrtlil conflict genrtlil improve name conflict error messaging,,
262,0fb4224ebca86156a1296b9210116d9a9cbebeed,hitequark <whitequark@whitequark.org>, 2021-02-28 20:29:44 -0800,2618, merge pull request 2618 zachjs int type extended support integer type,,
263,0f5b646ab8cd918821ce2924cc5dda01dbcba40f,achary Snow <zach@zachjs.com>, 2021-02-28 15:49:16 -0500, , extended support integer type standard data declaration use integer type parameter localparams use integer type function return type use integer type fix parameter logic localparam reg etc bit previously bit added longint type bit unified parser source integer type width,,
264,ca4b1afcb687c03837c66b657fe73363cacf1e70,obert Baruch <robert.c.baruch@gmail.com>, 2021-02-27 09:58:03 -0800, , rtlil documentation switch process optional,,
265,d882b6fe3ca3c52b9a72a8282cda92288d198506,laire Xen <claire@clairexen.net>, 2021-02-27 16:52:30 +0100, , update,,
266,bbff844acd15c274a6619050d1251aea4698ef56,achary Snow <zach@zachjs.com>, 2021-02-26 18:08:23 -0500, , genrtlil improve name conflict error messaging,,
267,d56b76bd7c79a2b77c62bf96fce6ca464244ba84,ichael Singer <michael@a-singer.de>, 2021-02-25 01:21:36 +0100, , add test countbits,,
268,04b41ed04a9fef53ab8be9d8ba1fd438a2286346,ichael Singer <michael@a-singer.de>, 2021-02-23 01:19:06 +0100, , implement countones isunknown onehot,,
269,8434ba5a3bb497f6fbf91dc4384390a4815bb98f,ichael Singer <michael@a-singer.de>, 2021-02-23 00:55:55 +0100, , implement countbits function,,
270,22bed385401a41b297790c3388b2e452cc037b54,achary Snow <zach@zachjs.com>, 2021-02-25 16:02:55 -0500, , extend simplify recursion warning,,
271,5d0cc54f5c36dea1d989438426a321b4554257c8,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-02-26 00:24:33 +0100, , bump version,,
272,58a5755187e41743f0e6989daa30125c36886ac3,hitequark <whitequark@whitequark.org>, 2021-02-25 13:54:16 -0800,2554, merge pull request 2554 hzeller master fix digit formatting calculation small number,,
273,979347999f72591b5536e58110cfd491edccc937,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-02-23 12:06:21 +0100, , btor smt2 smv add hint deal funny type,,
274,a651204efa58b4a90ff568735e8d4f4540b92791,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-02-22 19:19:42 +0100, , fix handling unique unique0 priority case frontend basically priority convert full_case unique0 convert parallel_case unique convert parallel_case full_case fix 2596,,
275,dcd9f0af23f9b580b044890452ecf1aef59bbb85,imRudy <3942818+TimRudy@users.noreply.github.com>, 2021-02-24 15:48:15 -0500, , extend delay expression handle pair triplet i.e rise fall turn 2566,,
276,fffbf651df4e598752a0a3f52b72e5987ec8df88,hitequark <whitequark@whitequark.org>, 2021-02-24 19:12:56 +0000,2607, merge pull request 2607 zachjs logger error atexit fix double free unmatched logger error pattern,,
277,5e439b6e3fdb498c821cccfed456547e9568f47b,achary Snow <zach@zachjs.com>, 2021-02-23 20:39:13 -0500, , fix double free unmatched logger error pattern expected logger error pattern unmatched logger raise another hidden error previous ordering action would inadvertently invoke yosys_atexit twice causing double free,,
278,b05b98521c781fef0f9d900a53310cad9e1434b0,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-02-23 21:23:26 +0100, , add test common techmap file,,
279,cde73428b046a1a87339f8a069f59ce732794617,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-02-23 12:12:37 +0100, , fix syntax error adff2dff.v fix 2600,,
280,f4f471f34218fb003edf3551406bfd298408094d,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-02-23 19:22:53 +0100, , frontend make helper function printing location,,
281,ad2960adb7ae66d524e4ac5f8f5c16cbca3730e2,hitequark <whitequark@whitequark.org>, 2021-02-23 21:46:16 +0000,2594, merge pull request 2594 zachjs func arg width verilog fix sizing constant args task function,,
282,4b31223e60f8854d50c1d1bbddca528fbf37d261,obert Baruch <robert.c.baruch@gmail.com>, 2021-02-21 20:00:31 -0800, , int bool,,
283,7c50b89b244ed23d42f95c3d08efde40ec7ddd82,obert Baruch <robert.c.baruch@gmail.com>, 2021-02-20 11:46:30 -0800, , add is_wire sigbit sigchunk useful pyosys python easily check wire null,,
284,ae07298a6b26315793167d9fe0e47d33412fc033,illiam D. Jones <thor0505@comcast.net>, 2021-02-21 09:14:37 -0500, , machxo2 switch lut4 sim model propagates undefined care value,,
285,353ace50345ab6a88f29dfe19c0ef813e7eb4e79,illiam D. Jones <thor0505@comcast.net>, 2021-02-10 18:50:17 -0500, , machxo2 update tribuf test reflect active low,,
286,8f1a350f5ef9223f5e1de2f695a53435e03d98ac,illiam D. Jones <thor0505@comcast.net>, 2021-02-08 17:31:58 -0500, , machxo2 add experimental status help,,
287,e3974809ec55395fad4f6b407b03784f397e3f30,illiam D. Jones <thor0505@comcast.net>, 2021-01-31 23:57:13 -0500, , machxo2 add dcca dcma blackbox primitive,,
288,a1ea1430b6ba478267d30253a79936fcb9e5faef,illiam D. Jones <thor0505@comcast.net>, 2021-01-31 19:05:15 -0500, , machxo2 fix reversed interpretation reg_sd config bit,,
289,4e9def23de62c4e25478cdcaaba525d8686ac90c,illiam D. Jones <thor0505@comcast.net>, 2021-01-31 11:33:20 -0500, , machxo2 tristate active low,,
290,8b14152506cdae1f15a33189736cbd3388f3b345,illiam D. Jones <thor0505@comcast.net>, 2021-01-30 23:55:00 -0500, , machxo2 fix typo facade_ff sim model,,
291,8348c45e4f679b44b238c0f205e2e3815c909c38,illiam D. Jones <thor0505@comcast.net>, 2021-01-29 18:14:13 -0500, , machxo2 fix naming trellis_io port match pio pin routing graph,,
292,120404bfda90578a014ba702d457eb85ae3711d7,illiam D. Jones <thor0505@comcast.net>, 2020-12-13 00:34:01 -0500, , machxo2 improve help_mode output synth_machxo2,,
293,3674eb34d4e3719798a274a251150a7687064422,illiam D. Jones <thor0505@comcast.net>, 2020-12-12 18:09:52 -0500, , machxo2 use attrmvcp pas move loc src attribute port wire cell,,
294,124780ecd9a74e9477313975b5e06e3fdd902573,illiam D. Jones <thor0505@comcast.net>, 2020-12-07 22:29:36 -0500, , machxo2 add missing osch oscillator primitive,,
295,c31b17a2e28ac5f70600ee8b27f0befb3a1706be,illiam D. Jones <thor0505@comcast.net>, 2020-11-26 22:34:46 -0500, , machxo2 add believed correct tribuf test,,
296,c7aaa88f5807c7d49346b43b830a9826c52061ee,illiam D. Jones <thor0505@comcast.net>, 2020-11-26 22:30:48 -0500, , machxo2 add passing fsm mux shifter test,,
297,453904dd0020ed8aacf8319cb90d1f0e05c9daa9,illiam D. Jones <thor0505@comcast.net>, 2020-11-26 21:58:20 -0500, , machxo2 add add_sub test fix test include facade_io primitive,,
298,597a54dbd04542dc82b0183c31da55aa73ad41a6,illiam D. Jones <thor0505@comcast.net>, 2020-11-26 21:23:13 -0500, , machxo2 add noiopad option synth_machxo2,,
299,3697f351d58a1abe200457f252c41acb37da103a,illiam D. Jones <thor0505@comcast.net>, 2020-11-26 20:18:15 -0500, , machxo2 use correct initval lut1 facade_slice,,
300,f07b8eb606e9bcbf425510d938145a1e30e54b5d,illiam D. Jones <thor0505@comcast.net>, 2020-11-26 18:47:11 -0500, , machxo2 fix cells_sim typo ofx1 multiply driven,,
301,c76f361b56216aa4021c88e5d00b7d8323165967,illiam D. Jones <thor0505@comcast.net>, 2020-11-26 13:39:40 -0500, , machxo2 synth_machxo2 map port facade_io,,
302,03cbf1327d01dbb7997d2f2b241340c29ff35e00,illiam D. Jones <thor0505@comcast.net>, 2020-11-21 18:44:42 -0500, , machxo2 add initial value facade_ff,,
303,0364ded385e3ba7817a9e466e165a184292c3ef2,illiam D. Jones <thor0505@comcast.net>, 2020-11-21 11:58:30 -0500, , machxo2 add facade_io simulation model comment model,,
304,1b703d3f03eaaf55d2475ee803d546ad4cfc6663,illiam D. Jones <thor0505@comcast.net>, 2020-11-21 11:53:30 -0500, , machxo2 add facade_slice simulation model,,
305,cc52eb53cde6863ae209343c234c33e1092e94b6,illiam D. Jones <thor0505@comcast.net>, 2020-11-20 21:24:39 -0500, , machxo2 improve facade_ff simulation model,,
306,427fed23eec2f09eb93bf08a5ac1a4cd41d0a2c2,illiam D. Jones <thor0505@comcast.net>, 2020-11-20 18:53:09 -0500, , machxo2 improve lut4 techmap use output port name lut4 lattice,,
307,19b043344c67a0ce5a8a14ef2960f366980c9873,illiam D. Jones <thor0505@comcast.net>, 2020-11-20 18:16:45 -0500, , machxo2 add dffe test,,
308,84937e9689c6fddfc613356f9a629d7628939668,illiam D. Jones <thor0505@comcast.net>, 2020-11-17 14:35:17 -0500, , machxo2 add dff.ys test fix another cells_map.v typo,,
309,044393b990316d997df3a5cc57e9d065c3a5e9d8,illiam D. Jones <thor0505@comcast.net>, 2020-11-17 14:22:44 -0500, , machxo2 fix oversight machxo2 model logic.ys test pass,,
310,9cb0bae1b27928202fa9ce6d494f7f6aaa36563a,illiam D. Jones <thor0505@comcast.net>, 2020-11-17 13:01:57 -0500, , machxo2 add test arch machxo2 directory test doe pas,,
311,b87f6a09069eb2b1dce3ff197691e5f2e76dff38,illiam D. Jones <thor0505@comcast.net>, 2020-11-17 12:49:15 -0500, , machxo2 fix typo test arch run test.sh pass,,
312,88c8f812602c25ef0a062002bede8fe737b6ac77,illiam D. Jones <thor0505@comcast.net>, 2020-11-16 15:07:32 -0500, , machxo2 create basic techlibs synth_machxo2 pas,,
313,cc7d18d29a5314c6350b7378bc788f48f3925337,arol Gugala <kgugala@antmicro.com>, 2021-01-27 20:34:00 +0100, , frontend json parse negative value signed karol gugala kgugala antmicro.com,,
314,4746ffd7b2f5de0bc1f29f35e9044091a3c704e0,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-02-22 22:02:48 +0100, , assertpmux fix crash unused pmux output fix 2595,,
315,01ccb80b708b45926b3690949479715ebf5e2853,hitequark <whitequark@whitequark.org>, 2021-02-21 20:56:04 +0000,2586, merge pull request 2586 zachjs tern recurse verilog support recursive function using ternary expression,,
316,3fee43cde0ec424e52ea62f78722b061aaac280a,hitequark <whitequark@whitequark.org>, 2021-02-21 20:53:56 +0000,2591, merge pull request 2591 zachjs verilog preproc unapplied verilog error macro invocation missing argument list,,
317,b6af90fe20bc92631061c48c328f3c6e4760e4df,achary Snow <zach@zachjs.com>, 2021-02-21 14:45:21 -0500, , verilog fix sizing constant args task function simplify synthetic localparams normal call update width step inadvertently removed alongside support redeclaration constant function argument never correctly handled issue exposed existing test recent change always attempt constant function evaluation const args used check asserts const_arg_loop const_func test add coverage width mismatch error case,,
318,220cb1f7bbf6405117b953526c50a21a5ef5788f,achary Snow <zach@zachjs.com>, 2021-02-18 12:04:02 -0500, , verilog error macro invocation missing argument list would previously complain undefined internal macro unapplied macro already used would incorrectly use argument previous invocation,,
319,127484e675538fbaeca1f6e53ba264a1f02e9cf6,osys Bot <yosys-bot@symbioticeda.com>, 2021-02-18 00:10:06 +0000, , bump version,,
320,dbaccfbabe1c259659c18c14888989aef779779e,laire Xen <claire@clairexen.net>, 2021-02-17 16:30:12 +0100,2590, merge pull request 2590 robertbaruch fix command line abc pas fast sop mode,,
321,1d79222af48399051b038ca8ec3052977e933d4a,obert Baruch <robert.c.baruch@gmail.com>, 2021-02-16 16:34:09 -0800, , fix command line abc pas fast sop mode,,
322,78684596dcd6e5c62d020d13480ed6d081c865bd,osys Bot <yosys-bot@symbioticeda.com>, 2021-02-16 00:10:06 +0000, , bump version,,
323,27d77415408be5e61c6334655d2f82693d20af44,laire Xen <claire@clairexen.net>, 2021-02-15 17:49:11 +0100,2574, merge pull request 2574 dh73 master accept disable case sva liveness property,,
324,4e741adda976260f620e5787d6db3cb28e0e35e7,osys Bot <yosys-bot@symbioticeda.com>, 2021-02-13 00:10:04 +0000, , bump version,,
325,8de2e863af4233aca0a0ca0eef4477d216f7a227,achary Snow <zach@zachjs.com>, 2021-02-12 14:25:34 -0500, , verilog support recursive function using ternary expression add mechanism marking certain portion elaboration occurring within unevaluated ternary branch enable elaboration overall ternary also add width detection unelaborated function call,,
326,9f7cd10c9887df7a8fb8e0d587955d5a03b60c52,atecat <gatecat@ds0.me>, 2021-02-12 12:07:12 +0000,2585, merge pull request 2585 yosyshq dave nexus dotproduct nexus add sim model,,
327,13c2fd7137df6c69851452bdf3e459036e555fe4,iodrag Milanovic <mmicko@gmail.com>, 2021-02-12 10:08:43 +0100, , ganulate verific support,,
328,17c895cbf8520caf9b9a4171d516ab3311b85f6d,osys Bot <yosys-bot@symbioticeda.com>, 2021-02-12 00:10:05 +0000, , bump version,,
329,326f1c9db4b538119094969ac55350a2b761c954,hitequark <whitequark@whitequark.org>, 2021-02-11 19:56:41 +0000,2573, merge pull request 2573 zachjs repeat call verilog refactored constant function evaluation,,
330,73d611990d7f39b4e14ffc367c646686f0d2b209,achary Snow <zach@zachjs.com>, 2021-02-11 10:26:49 -0500,2578, merge pull request 2578 zachjs genblk port verlog allow shadowing module port within generate block,,
331,c383d156e9015cde4718f3a6bc3371dc87c3e4fe,achary Snow <zach@zachjs.com>, 2021-02-11 10:26:06 -0500,2584, merge pull request 2584 antmicro verilog_parser fix missing is_signed attribute type_atom,,
332,75335344295a51c11bb72e0add10e365a34ccc1d,amil Rakoczy <krakoczy@antmicro.com>, 2021-02-11 12:53:07 +0100, , add missing is_signed type_atom signed kamil rakoczy krakoczy antmicro.com,,
333,1d5f3fe5064146955dafdabafe7180ff79c95d08,achary Snow <zach@zachjs.com>, 2021-02-06 23:54:17 -0500, , verlog allow shadowing module port within generate block somewhat obscure edge case encountered working test case earlier change declaration generate block checked list port change also add check forbidding declaration within generate block tagged input output,,
334,eff18a2b1519428b11400979f116342086c13e13,osys Bot <yosys-bot@symbioticeda.com>, 2021-02-07 00:10:04 +0000, , bump version,,
335,331de7a518485936195d8c24019c243000fb6a2b,hitequark <whitequark@whitequark.org>, 2021-02-06 19:25:32 +0000,2576, merge pull request 2576 zachjs port bind sign uniop genrtlil fix signed port connection codegen failure,,
336,4b2f97733104c4e68dfdb0d89c1b03da137010c4,achary Snow <zach@zachjs.com>, 2021-02-05 19:38:10 -0500, , genrtlil fix signed port connection codegen failure fix binding signed memory read signed unary expression signed complex sigspecs port also set is_signed wire generated signed params pwires used though necessary current usage is_signed appropriately set extendwidth helper used,,
337,2f64f96129e09b2efb02d741839549c472fd350a,osys Bot <yosys-bot@symbioticeda.com>, 2021-02-06 00:10:05 +0000, , bump version,,
338,3d9898272a5afd60f6080603bf065056d9dca000,hitequark <whitequark@whitequark.org>, 2021-02-05 06:49:34 +0000,2572, merge pull request 2572 antmicro check label verilog_parser add label check gen_block,,
339,7c6bf42db8cf8e269b04591a80d8e085e072059a,osys Bot <yosys-bot@symbioticeda.com>, 2021-02-05 00:10:05 +0000, , bump version,,
340,c96eb2fbd7cb2f4838350c02baf3e4b23c4b2ad2,iego H <diego@yosyshq.com>, 2021-02-04 15:35:35 -0600, , accept disable case sva liveness property,,
341,98c4feb72ff52f12aadd34b0deccb819d701ff2c,amil Rakoczy <krakoczy@antmicro.com>, 2021-02-04 12:12:59 +0100, , add check begin end label genblock signed kamil rakoczy krakoczy antmicro.com,,
342,b93b6f4285243ebbb43ad95769dc2890b6e1e7ab,achary Snow <zach@zachjs.com>, 2021-01-27 13:21:13 -0500, , verilog refactored constant function evaluation elaboration attempt constant evaluation function call constant argument regardless context content function remove concept recommended constant evaluation previously applied function loop sometimes erroneously identified recursive function call constant context e.g. localparam contains constant procedural construct repeat body fail constant evaluation doe succeed,,
343,baf1875307f1608762169d3037ba005da88b201e,hitequark <whitequark@whitequark.org>, 2021-02-04 09:57:28 +0000,2529, merge pull request 2529 zachjs unnamed genblk verilog significant block scoping improvement,,
344,afcc31ceba35d33fc11f9e1592956bb4112ca0e3,osys Bot <yosys-bot@symbioticeda.com>, 2021-02-04 00:10:05 +0000, , bump version,,
345,4bc6995b9ab5e88013f0ff876a91bdcd398a4e54,hitequark <whitequark@whitequark.org>, 2021-02-03 09:43:23 +0000,2436, merge pull request 2436 dalance fix_generate fix begin end generate,,
346,5eff0b73ae82ee490be3e732241eb22cb4bff952,enner Zeller <h.zeller@acm.org>, 2021-02-01 11:23:44 -0800, , provide integer implementation decimal_digit signed henner zeller h.zeller acm.org,,
347,fe74b0cd95267bc78953236311382653a6db7f60,achary Snow <zach@zachjs.com>, 2021-01-27 13:30:22 -0500, , verilog significant block scoping improvement change set contains number bug fix improvement related scoping resolution generate procedural block many frontend change interdependent may possible bring techmap change separate declaration within unnamed generate block previously encountered issue data declaration left prefixed breaking proper scoping lrm outline behavior generating name unnamed generate block original goal add implicit labelling exposed number issue downstream additional testing highlighted closely related scope resolution issue fixed change also add support block item declaration within unnamed block systemverilog mode unlabled generate block implicitly named according lrm label_genblks invoked beginning module elaboration verilog parser longer wrap explicitly named generate block synthetic unnamed generate block avoid creating extra hierarchy level exist techmap phase allows special control identifier used outside topmost scope necessary wire cell often appear unlabeled generate block prefix declaration within techlibs required modification relied previous invalid scope resolution behavior expand_genblock simplified expanding outermost scope completely deferring inspection elaboration nested scope name resolved looking innermost scope stepping outward loop variable always become localparams unrolling allowing resolved shadowed like identifier identifier synthetic function call scope prefixed resolved largely manner block func func_01 test simple scopes.blk.v blk func_01 func test simple scopes.v 5.blk.x support identifier referencing local generate scope nested level deep i.e b.c.x within generate scope using prefix current parent scope i.e b.c.d.x a.b a.b.c a.b.c.d variable declared within unnamed block systemverilog mode address following issue 656 2423 2493,,
348,beeaad19045f017acb27e38eb452457726932a8f,osys Bot <yosys-bot@symbioticeda.com>, 2021-01-31 00:10:05 +0000, , bump version,,
349,d99c032c278f3732c95a368c7e6d9573d99ae2e4,iodrag Milanovic <mmicko@gmail.com>, 2021-01-30 09:23:46 +0100, , require latest verific build,,
350,1057273852ce1e25bffc2def67312eb34be48b00,osys Bot <yosys-bot@symbioticeda.com>, 2021-01-30 00:10:05 +0000, , bump version,,
351,a4c04d1b909285789cbb3b7f9d39e9020701f741,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-01-28 00:31:50 +0100, , ast fix dump_vlog display casex casez first child ast_case case expression subsequent childrean ast_cond used discriminate type case,,
352,708eb327a1e88f726b8d426dba35abc29339a634,hitequark <whitequark@whitequark.org>, 2021-01-29 02:55:51 +0000,2564, merge pull request 2564 whitequark flatten improve error flatten clarify confusing error message,,
353,ffa1cb836be07b2bfec46da76ef7c7ab5fda6995,osys Bot <yosys-bot@symbioticeda.com>, 2021-01-29 00:10:05 +0000, , bump version,,
354,74b0c385200d4282011c372d08e1e64b540d4132,hitequark <whitequark@whitequark.org>, 2021-01-28 21:32:27 +0000,2569, merge pull request 2569 zachjs macro arg surrounding space verilog strip leading trailing space macro args,,
355,d0d7a360edb08abf4dce6e37f61eea0a6e6ef045,laire Xen <claire@clairexen.net>, 2021-01-28 19:01:29 +0100,2535, merge pull request 2535 ravenslofty scc specify scc add specify option find loop box,,
356,27257a419fe94e10f24eea916c56821e22e43cc5,achary Snow <zach@zachjs.com>, 2021-01-28 11:26:21 -0500, , verilog strip leading trailing space macro args,,
357,98afe2b7589181c39281a6c58540f6756395e1d9,osys Bot <yosys-bot@symbioticeda.com>, 2021-01-27 00:10:04 +0000, , bump version,,
358,ea79e16bab7abf374f371626297e65c81e00a068,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-01-25 13:01:18 +0100, , xilinx_dffopt crash missing is_ _inverted presence is_ _inverted cell follows vivado apparently decided dice roll assume false parameter exist fix 2559,,
359,cd6f0732f3b342938a915951bdcd5299576f1843,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-01-25 13:01:24 +0100, , xilinx add fdrse_1 fdcpe_1,,
360,a77fa6709ba893deb30d962618ffa7d5828e74d5,hitequark <whitequark@whitequark.org>, 2021-01-26 21:55:12 +0000,2563, merge pull request 2563 whitequark cxxrtl msvc cxxrtl use template non dependent name,,
361,d73ffa07f2fccc0da396276955f64648becab173,hitequark <whitequark@whitequark.org>, 2021-01-26 21:18:06 +0000,2544, merge pull request 2544 modwizcode fix clock cxxrtl fix sliced bit clock input,,
362,2364820f504beef06d0d94d6b2e82eddffeb57c1,hitequark <whitequark@whitequark.org>, 2021-01-26 18:29:16 +0000, , flatten clarify confusing error message,,
363,4b6e764c462047561ddc32b0638c21d773a4fbe4,hitequark <whitequark@whitequark.org>, 2021-01-26 17:42:23 +0000, , cxxrtl use template non dependent name break build msvc gcc clang,,
364,74dad5afe72ff1afa777352e9ca078cd80878a52,an Ravensloft <dan.ravensloft@gmail.com>, 2021-01-11 18:37:27 +0000, , scc add specify option find loop box,,
365,8eaeaa8434681403d12ac5d6a9761d3720b4ef98,osys Bot <yosys-bot@symbioticeda.com>, 2021-01-26 00:10:05 +0000, , bump version,,
366,f200a8fe1c429c5991542fb555118b0b793025a1,hitequark <whitequark@whitequark.org>, 2021-01-25 10:36:14 +0000,2549, merge pull request 2549 pgadfort support multiple libs adding support passing multiple liberty file abc,,
367,ffbd813a8c640f5653a0b8e9f54acbe398c2cf2e,hitequark <whitequark@whitequark.org>, 2021-01-25 10:36:07 +0000,2550, merge pull request 2550 zachjs macro arg space verilog allow space macro argument,,
368,410ea422429aa31e5b5af7628d6126a3d3884512,osys Bot <yosys-bot@symbioticeda.com>, 2021-01-25 00:10:07 +0000, , bump version,,
369,2257a9a721cc86d298d73c17f2564a6a7379232e,laire Xen <claire@clairexen.net>, 2021-01-24 02:45:08 +0100,2558, merge pull request 2558 yosyshq dave chandle dpi dpi support chandle type,,
370,09311b6581e5f1b4282b20b987919d1514e62073,avid Shah <dave@ds0.me>, 2021-01-23 22:24:31 +0000, , dpi support chandle type signed david shah dave ds0.me,,
371,54294957ed15d954c69c2722028209077cf91cfe,osys Bot <yosys-bot@symbioticeda.com>, 2021-01-22 00:10:05 +0000, , bump version,,
372,7d014902ec579eccd04446131fea4772dd715daf,enner Zeller <h.zeller@acm.org>, 2021-01-21 12:20:53 -0800, , fix digit formatting calculation small number calling log10 zero cause non sensical value calculated compile option observed yosys crashing illegal instruction sigill make safe fix calculation range check wrap decimal_digit function use previous ceil log10 call used side also improves readability signed henner zeller h.zeller acm.org,,
373,1f88a3de74eae3896e39795fd5a12d885ab29a93,iodrag MilanoviÄ <mmicko@gmail.com>, 2021-01-21 16:56:19 +0100,2553, merge pull request 2553 zachjs rand const modifier allow combination rand const modifier,,
374,1096b969efb24dc28b501585f23ceb242d781745,achary Snow <zach@zachjs.com>, 2021-01-21 08:30:55 -0700, , allow combination rand const modifier,,
375,699a98b265a41b0565637323f929e6cb1f8837e0,osys Bot <yosys-bot@symbioticeda.com>, 2021-01-21 00:10:05 +0000, , bump version,,
376,b734f2c932d5945127a52b20d915c908d69ff188,laire Xen <claire@clairexen.net>, 2021-01-21 00:54:45 +0100,2552, merge pull request 2552 yosyshq claire yosyshq switch verific binding symbiotic eda flavored verific yosyshq flavored verific,,
377,acad7a6e4031a37745bf05b84d9bd65d2e31627b,laire Xenia Wolf <claire@clairexen.net>, 2021-01-20 20:48:10 +0100, , switch verific binding symbiotic eda flavored verific yosyshq flavored verific signed claire xenia wolf claire clairexen.net,,
378,bfa353f154b3a72fca667b7da1a3e2ec15099a30,iodrag MilanoviÄ <mmicko@gmail.com>, 2021-01-20 20:42:02 +0100,2536, merge pull request 2536 tobiasfaller master fixed missing goto statement pass techmap abc.cc,,
379,00f02e05899550be0d6e2154faa30546eefd4c31,iodrag MilanoviÄ <mmicko@gmail.com>, 2021-01-20 18:31:49 +0100,2551, merge pull request 2551 zachjs wire logic fix support wire var data type modifier,,
380,006c18fc112a686a20b2b138ddc3bf773ee2f2f5,achary Snow <zach@zachjs.com>, 2021-01-20 09:15:48 -0700, , fix support wire var data type modifier,,
381,4fadcc8f25d5ef1e494aa7d5e49d893afdaa1705,achary Snow <zach@zachjs.com>, 2021-01-20 08:49:32 -0700, , verilog allow space macro argument,,
382,4762cc06c6b7cd36dda2e6eddf15b9782334ccd4,osys Bot <yosys-bot@symbioticeda.com>, 2021-01-19 00:10:05 +0000, , bump version,,
383,169234d6e9ee7468ead4f211210f6ea44dae1467,eter Gadfort <peter@gadfort.com>, 2021-01-18 16:47:49 -0500, , adding support passing multiple liberty file abc,,
384,e991ceeef3f4eb5cb9ced50def5b7efe231f3942,hitequark <whitequark@whitequark.org>, 2021-01-18 20:21:20 +0000,2547, merge pull request 2547 zachjs plugin dsym add plugin.so.dsym .gitignore,,
385,056c12eb6ffcb0c0c24e9fa5b994292bec18b187,hitequark <whitequark@whitequark.org>, 2021-01-18 20:20:52 +0000,2312, merge pull request 2312 antmicro typedef inout add support user type,,
386,4c108b441930016c38bb13767da7461614409375,achary Snow <zach@zachjs.com>, 2021-01-18 11:13:21 -0700, , add plugin.so.dsym .gitignore artifact automatically generated builtin clang macos used,,
387,d69ddf19da47242a5fde4d0beca65fa95c453884,amil Rakoczy <krakoczy@antmicro.com>, 2020-07-08 13:44:03 +0200, , add typedef input output test signed kamil rakoczy krakoczy antmicro.com,,
388,61501e3266238f6c4cffafb08ed85ff86f912cf4,amil Rakoczy <krakoczy@antmicro.com>, 2020-06-09 09:53:00 +0200, , fix input output attribute resolving typedef wire signed kamil rakoczy krakoczy antmicro.com,,
389,09071afe15bee8d764062e9175b8f03e20ea9cb5,ukasz Dalek <ldalek@antmicro.com>, 2020-05-19 17:13:04 +0200, , parse package user type module port list signed lukasz dalek ldalek antmicro.com signed kamil rakoczy krakoczy antmicro.com,,
390,c8415884d1c2bc66479dcbce491383e1a077c5ef,ris Johnson <iris@modwiz.com>, 2021-01-15 13:59:20 -0600, , improves previous commit complete coverage case,,
391,339848b954491e6bb63a3062c60f840730123436,osys Bot <yosys-bot@symbioticeda.com>, 2021-01-15 00:10:05 +0000, , bump version,,
392,86607d0fdce752304cb9c17c97cb9ed7ade65928,ris Johnson <iris@modwiz.com>, 2021-01-14 16:26:20 -0600, , handle sliced bit clock input fix 2542,,
393,01626e6746e85832d5b75785b9e45f39ff8eb299,arcelina KoÅcielnicka <mwk@0x04.net>, 2021-01-14 09:58:33 +0100, , opt_share fix signal width shifted alu opt_share need length actual visible part fix 2538,,
394,7cd044bbc4cc4b63302363f77d913403957fdcd3,osys Bot <yosys-bot@symbioticeda.com>, 2021-01-14 00:10:05 +0000, , bump version,,
395,0927675147b422b2d41b90a352fb73bc19fa83de,laire Xen <claire@symbioticeda.com>, 2021-01-13 19:08:25 +0100,2537, merge pull request 2537 pepijndevos spice add buffer option spice backend,,
396,e789a005572f7b75b53ad71bc74f8e663a83370c,epijn de Vos <pepijndevos@gmail.com>, 2021-01-13 17:24:28 +0100, , add buffer option spice backend,,
397,760a2c1343f21b5d3e1a09fdf48c0fac88c8fc7a,obias Faller <faller@endiio.com>, 2021-01-12 16:17:51 +0100, , fixed missing goto statement pass techmap abc.cc,,
398,b0004911ca15ec41db56c76c83461061fedc742e,osys Bot <yosys-bot@symbioticeda.com>, 2021-01-05 00:10:05 +0000, , bump version,,
399,b00e55a16a53cebf85b0e4f381e4d92aaaeda0aa,hitequark <whitequark@whitequark.org>, 2021-01-04 14:04:17 +0000,2522, merge pull request 2522 tomverbeure simlib_typos2 fix trivial typo,,
400,c4e23aab55d5a1fedf73483e71cb36585f3e22b2,iangyu Xu <bkbncn@gmail.com>, 2021-01-04 03:23:09 -0600, , add boost python3 enable python api need boost python3,,
401,3a8eecebbad01f2a73ddf4efd0949b9ba5684506,om Verbeure <hombre+github@gmail.com>, 2021-01-04 00:17:16 -0800, , fix indent,,
402,bb3439562e122d3a0d8d0e8cd1179d1e478807ea,om Verbeure <hombre+github@gmail.com>, 2021-01-04 00:11:01 -0800, , add nosynthesis flag read_verilog command,,
403,87637e835922884fed301fb3580bb049c2b4d7bb,om Verbeure <hombre+github@gmail.com>, 2021-01-03 23:52:59 -0800, , fix trivial typo,,
404,b72c29465392c8d260ddf55def169438f7fb64b2,osys Bot <yosys-bot@symbioticeda.com>, 2021-01-02 00:10:04 +0000, , bump version,,
405,b0d4c63957713f46252f3b243890953e4764ca85,hitequark <whitequark@whitequark.org>, 2021-01-01 09:49:00 +0000,2480, merge pull request 2480 yosyshq dave nexus lram nexus add lram inference,,
406,1387c3b41deb4b394745f19aa08ec3c7249c48b9,hitequark <whitequark@whitequark.org>, 2021-01-01 09:39:17 +0000,2512, merge pull request 2512 umarcor plugin err plugin enhance plugin error,,
407,8759ed98836ca24e31251552b03f800f759629ac,hitequark <whitequark@whitequark.org>, 2021-01-01 09:37:12 +0000,2515, merge pull request 2515 umarcor fix ghdl makefile fix ghdl var replace ghdl_dir ghdl_prefix,,
408,bc2de4567c46c555c453061b7e24db695a7ae62b,hitequark <whitequark@whitequark.org>, 2021-01-01 09:32:26 +0000,2518, merge pull request 2518 zachjs recursion verilog improved support recursive function,,
409,1a80194cd30adea054da17ebecfcbd921b34aeb5,hitequark <whitequark@whitequark.org>, 2021-01-01 09:31:49 +0000,2517, merge pull request 2517 zachjs implied direction complete support implied task function port direction,,
410,2085d9a55d38f28551739d63bede29d93edaf578,achary Snow <zach@zachjs.com>, 2020-12-31 17:23:36 -0700, , verilog improved support recursive function,,
411,75abd908294c599c9987978175b46196146c9d1d,achary Snow <zach@zachjs.com>, 2020-12-31 16:14:35 -0700, , complete support implied task function port direction,,
412,7f28afd3accf6152a01befb955dd2f443ddfe68e,marcor <unai.martinezcorral@ehu.eus>, 2020-12-30 07:06:52 +0100, , makefile fix ghdl var replace ghdl_dir ghdl_prefix,,
413,48d0aeb09483283c46491448304bf04865e176f5,osys Bot <yosys-bot@symbioticeda.com>, 2020-12-30 00:10:06 +0000, , bump version,,
414,e61b1070729cf247b3d0d86225f7984a04cf72a1,marcor <unai.martinezcorral@ehu.eus>, 2020-12-28 04:30:57 +0100, , plugin enhance plugin error,,
415,da1d06d7852a64e562a8a8a75aa8b4c1864bc9e7,hitequark <whitequark@whitequark.org>, 2020-12-29 02:59:09 +0000,2509, merge pull request 2509 zachjs issue 2427 fix elaboration whole memory word used index,,
416,e609bc48985c07cdf8d6e4c51a08ea21c6058c34,hitequark <whitequark@whitequark.org>, 2020-12-29 02:58:41 +0000,2514, merge pull request 2514 umarcor feat ghdl makefile add support built ghdl yosys plugin,,
417,0347b441a1ea574977f347b59895b7374da9d028,osys Bot <yosys-bot@symbioticeda.com>, 2020-12-29 00:10:04 +0000, , bump version,,
418,a652430c711b831423bfd2a2c0c20caa2fc333c8,marcor <unai.martinezcorral@ehu.eus>, 2020-12-28 02:24:41 +0100, , makefile add support built ghdl yosys plugin authored tristan gingold tgingold free.fr authored whitequark whitequark whitequark.org,,
419,c718780ff6a152d80a9c5d15c17b32bede513ab8,hitequark <whitequark@whitequark.org>, 2020-12-28 02:33:58 +0000,2511, merge pull request 2511 umarcor feat msys2 update msys2 build system,,
420,f4a800899cd6424c852df6922628e2600a9a3978,hitequark <whitequark@whitequark.org>, 2020-12-28 02:33:30 +0000,2507, merge pull request 2507 umarcor fix msys2 kernel yosys.h undef const win32,,
421,0ebce301c1a711662faaad3c356a9ce5a59b7246,marcor <unai.martinezcorral@ehu.eus>, 2020-12-27 05:37:46 +0100, , makefile rename msys2 msys2 config prefix,,
422,16c4182c74f7898ae6e3c7cbac8a29d8cc8e5510,marcor <unai.martinezcorral@ehu.eus>, 2020-12-26 23:21:30 +0100, , kernel yosys.h undef const win32,,
423,f48298347cc01d538e20dd9d86b4f795780f8f1d,osys Bot <yosys-bot@symbioticeda.com>, 2020-12-28 00:10:04 +0000, , bump version,,
424,d30063ea652eba11a0319a1e29e16ac72f814224,laire Xen <claire@symbioticeda.com>, 2020-12-27 16:33:58 +0100,2510, merge pull request 2510 yosyshq whitequark codeowners verilog ast codeowners add zachjs verilog ast frontend owner,,
425,cb2283389df6fbd2f6aa8393e8d1960123ec72f4,hitequark <whitequark@whitequark.org>, 2020-12-27 05:00:04 +0000, , codeowners add zachjs verilog ast frontend owner,,
426,750831e3e096398856053d9cbc2701e49fe0c29e,achary Snow <zach@zachjs.com>, 2020-12-26 21:38:13 -0700, , fix elaboration whole memory word used index,,
427,af457ce8d05bb57a48831c3c252c708625ae0ffd,osys Bot <yosys-bot@symbioticeda.com>, 2020-12-27 00:10:10 +0000, , bump version,,
428,ce7f06f76ea3a5b5159799618e746b74856be041,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-12-26 18:59:06 +0100,2506, merge pull request 2506 zachjs const arg redeclare fix constant bound redeclared function args,,
429,1419c8761cc7594f56855546a633f8bdf0e3ebca,achary Snow <zach@zachjs.com>, 2020-12-26 08:39:57 -0700,2476, fix constant bound redeclared function args change 2476 ensured function input like input retained single bit size instantiated constant argument turned localparam change handle possibility input redeclared later explicit width integer,,
430,449154803737f45406f711d965113536bc8ae818,osys Bot <yosys-bot@symbioticeda.com>, 2020-12-24 00:10:08 +0000, , bump version,,
431,54466dc653910307af40bf6955df9c8b6126bf48,hitequark <whitequark@whitequark.org>, 2020-12-23 23:36:13 +0000,2502, merge pull request 2502 ldoolitt master pass pmgen pmgen.py trivial change remove compiler warning,,
432,deff6a9546699da5fc37e2fba622862daa120fd8,hitequark <whitequark@whitequark.org>, 2020-12-23 23:15:56 +0000,2501, merge pull request 2501 zachjs genrtlil tern sign genrtlil fix mux2rtlil generated wire signedness,,
433,8ef6b77dc366563410c88ec3687f777e74685377,hitequark <whitequark@whitequark.org>, 2020-12-23 23:15:30 +0000,2476, merge pull request 2476 zachjs const arg width fix constant bound single bit argument fix 2383,,
434,84c0b5c6904ebc317daee637bbf70af5c468c7aa,arry Doolittle <ldoolitt@recycle.lbl.gov>, 2020-12-23 14:38:25 -0800, , pass pmgen pmgen.py trivial change remove compiler warning verified result still build pass self test,,
435,999eec561752706a8ccb085a692684c745415985,achary Snow <zach@zachjs.com>, 2020-12-22 17:38:51 -0700, , genrtlil fix mux2rtlil generated wire signedness,,
436,832f6aa777558ccef3b06798d182372b5783c51f,osys Bot <yosys-bot@symbioticeda.com>, 2020-12-23 00:10:07 +0000, , bump version,,
437,8206546c45d8fe74ac291a548fa372d1bd98f966,achary Snow <zach@zachjs.com>, 2020-12-05 18:56:18 -0700, , fix constant bound single bit argument fix 2383,,
438,d15c63effc49e6227e99412afa8a78afb48de0e1,hitequark <whitequark@whitequark.org>, 2020-12-22 12:00:38 +0000,2499, merge pull request 2499 whitequark cxxrtl fix cxxrtl crash generating debug information unused wire,,
439,f14074d2c2c8fa0ad4f6922e07c050c912cbfd19,hitequark <whitequark@whitequark.org>, 2020-12-22 06:46:44 +0000, , cxxrtl crash generating debug information unused wire,,
440,2b62b5ef34044ad4dfc8b04713688c78ea541f7c,hitequark <whitequark@whitequark.org>, 2020-12-22 06:15:04 +0000,2498, merge pull request 2498 stefanbruens fix_opt_lut fix use free lut opt pas,,
441,4949ef124718ead99b4da91da18c17d42c6f373c,hitequark <whitequark@whitequark.org>, 2020-12-22 06:12:39 +0000,2497, merge pull request 2497 whitequark cxxrtl reflow cxxrtl completely rewrite netlist layout code,,
442,7378194169e6af370ed467347d5b73d50ee22e4b,hitequark <whitequark@whitequark.org>, 2020-12-22 00:07:45 +0000, , cxxrtl split process sync case node similar treatment black box splitting process two scheduling node add sufficient freedom netlists well behaved process e.g emitted nmigen immediately converge process emitted edge triggered region approach comparable performance without noproc substantially slower,,
443,ac988cfac50050314f974dd1c7cc29ba4b46935d,hitequark <whitequark@whitequark.org>, 2020-12-21 21:17:33 +0000, , kernel undef tcl macro interfering cxxrtl,,
444,b2221c1077d43a193c1a66d8017a7ed9ed1a2373,hitequark <whitequark@whitequark.org>, 2020-12-21 21:00:46 +0000, , cxxrtl completely rewrite netlist layout code exact shape code emitted cxxrtl critical effect performance compile time runtime cxxrtl performance greatly improved started localizing inlining wire assist optimizer register allocator also inlining code edge triggered region cut time spent eval least factor two however logic netlist layout always hoc fragile hard understand modify commit ece25a45 introduced outlining logic started applied two distinct netlists instead one barely worked commit doe four major change single unambiguous source truth per subgraph layout emitted wire netlist layout done entirely analysis using well known graph algorithm graph operation happen emitting netlist layout happens completely separately eval debug_eval subgraphs unreachable within subgraph scope netlist node neither emitted considered wire inlining decision netlist layout code also closely match described semantics part large cleanup includes many miscellaneous improvement bare minimum debug level introduced commit dd6a761d split two level emits debug information input state wire emits debug information public member old behavior match done avoid bloat low optimization level debug alias inlined connection handled separately complex never interferes inlined connection alias outlined wire carry pointer outline cell sync output emitted debug_eval black box debug information includes comb sync driver flag comment emitted inlined cell accurate debug information statistic noise netlist layout code much better documented due precise inlining decision unmodified i.e yosys script used netlists much logic inlined edge triggered region minerva soc sram improves runtime across compiler optimization level due precise reachability analysis much code emitted especially maximum debug level minerva soc sram improves clang compile time depending option gcc affected,,
445,9396678db4f0e32192e73697c012d25432d602ca,tefanBruens <stefan.bruens@rwth-aachen.de>, 2020-12-22 03:23:42 +0100, , fix use free lut opt pas rtlil module remove cell cell call delete cell subsequent access cell cause undefined behavior,,
446,3e67ab1ebb62a1cc69f2cb02546ae8b1cf838e07,hitequark <whitequark@whitequark.org>, 2020-12-22 01:31:25 +0000,2479, merge pull request 2479 zachjs const arg hint allow constant function call constant function argument,,
447,df905709ca8bc2a92e8cef6855b53c5f032e491d,hitequark <whitequark@whitequark.org>, 2020-12-22 01:30:29 +0000,2491, merge pull request 2491 zachjs port bind sign sign extend port connection necessary,,
448,b62a892b2f0b71fd6910afe68bbba9d338579f98,osys Bot <yosys-bot@symbioticeda.com>, 2020-12-22 00:10:05 +0000, , bump version,,
449,e825cf9d73a2126d518b2dc8f78114850c84ad32,hitequark <whitequark@whitequark.org>, 2020-12-21 06:05:42 +0000, , cxxrtl simplify logic choosing wire type nfci,,
450,6f42b26ceaa185cb7e5c243402e68cd8cd5bf2de,hitequark <whitequark@whitequark.org>, 2020-12-21 06:04:10 +0000, , cxxrtl clarify node use def construction nfci,,
451,406f866659810f67ba8a89d731b6ab80073c0941,hitequark <whitequark@whitequark.org>, 2020-12-21 07:24:26 +0000, , cxxrtl fix typo,,
452,f2932628fcb68584cec181ca7bc572fd78eb7223,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-12-19 18:14:06 +0100, , xilinx add missing blackbox cell,,
453,5ffb676fa9505f6be846cb5bcf99bfeb628337f7,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-12-18 20:51:26 +0100, , xilinx regenerate cells_xtra.v using vivado 2020.2,,
454,a679a761b51ca67b61dc8b2c7316949b41ef9dd2,hitequark <whitequark@whitequark.org>, 2020-12-21 04:32:18 +0000,2496, merge pull request 2496 whitequark cxxrtl fix cxxrtl various improvement,,
455,b9721bedf01ca1f536bbf13ba761333c6867bd29,hitequark <whitequark@whitequark.org>, 2020-12-21 02:15:55 +0000, , cxxrtl speed bit repeat sign extends etc minerva soc sram depending compiler change improves overall time,,
456,40ca9d038b1e657b9b9ac17e7e5a2969c9922e00,hitequark <whitequark@whitequark.org>, 2020-12-21 00:22:50 +0000, , cxxrtl speed commits clang minerva soc sram compiled clang change cut commit time half overall time compiled gcc difference,,
457,3d3ea5099d50a3de7b76ea47189b5700956b2703,hitequark <whitequark@whitequark.org>, 2020-12-20 14:48:16 +0000, , cxxrtl use static inline instead inline api non static inline function require implementation elsewhere even though body right header basically never desirable use opposed static inline one,,
458,b90d51e35ddcb4b25814acac9bf6e09b4478b6ef,osys Bot <yosys-bot@symbioticeda.com>, 2020-12-20 00:10:10 +0000, , bump version,,
459,ab9e2f4fda1da455643579537d0ae6ffc6d46aab,hitequark <whitequark@whitequark.org>, 2020-12-19 04:14:31 +0000,2487, merge pull request 2487 whitequark cxxrtl outlining cxxrtl implement zero cost full coverage debug information magicâ outliningð,,
460,0d8e5d965f2585e6ed151a9e92d83ee63df6172a,achary Snow <zach@zachjs.com>, 2020-12-18 12:59:08 -0700,2265, sign extend port connection necessary signed cell output sign extended bound larger wire signed connection sign extended bound larger cell input sign extension performed hierarchy flatten phase genrtlil indirects signed constant signed wire phase producing rtlil may need updated preserve signedness information resolve 1418 resolve 2265,,
461,eaf6b551b68f44bc31c2d4274c91944451b01649,osys Bot <yosys-bot@symbioticeda.com>, 2020-12-18 00:10:05 +0000, , bump version,,
462,871fc34ad43dac0ff924b8f72a0524d937040190,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-12-17 00:24:48 +0100, , xilinx add fddrcpe fddrrse blackbox cell necessary primitive proper ddr support virtex spartan,,
463,d889a3df35e539b6dcfbee9c6a98461eca1a0b0e,hitequark <whitequark@whitequark.org>, 2020-12-15 03:46:06 +0000, , cxxrtl print name cell inlined connection,,
464,f75bc6c7aac92c7c1c8954ec7fe5325a94e6e491,hitequark <whitequark@whitequark.org>, 2020-12-13 18:16:55 +0000, , cxxrtl disable optimization debug_items implementing outlining greatly increased amount debug information typical build consequently exposed performance issue compiler similar gcc clang compile time minerva soc sram increased almost twofold although one would expect slowdown caused increased use template debug_eval actually almost entirely attributable optimization codegen debug_items fortunately neither possible desirable optimize debug_items case called exactly body linear sequence call unique argument commit turn optimization debug_items gcc clang improving compile time minerva soc sram,,
465,4d40595d644cfe58425a3de023c712641c429010,hitequark <whitequark@whitequark.org>, 2020-12-13 15:33:47 +0000, , cxxrtl make alias analysis outlining aware commit sequence wire assigned chain would terminate cell none wire would get marked alias typically public wire would get outlined reason behavior alias analysis predates outlining fact run commit alias analysis run outlining considers outlined wire valid aliasees importantly chained wire contain valid aliasees wire aliased one topologically deepest aliased wire incur virtually overhead vcd writer unlike outlined wire would otherwise take place minerva soc sram size full vcd dump reduced throughput increased,,
466,40e35993af6ecb6207f15cc176455ff8d66bcc69,osys Bot <yosys-bot@symbioticeda.com>, 2020-12-15 00:10:06 +0000, , bump version,,
467,de991977385330dfd628f15440e90a607842fbc4,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-12-14 18:14:42 +0100, , timinginfo error instead segfault const signal reported ravenslofty,,
468,dd6a761db04ca67205ad25d7f5dbb63daa8d9e9d,hitequark <whitequark@whitequark.org>, 2020-12-13 07:44:27 +0000, , cxxrtl add bare minimum debug information level useful reduce overhead debug capability necessary except access design state,,
469,ece25a45d4b12f0436be238a13e622b58282036e,hitequark <whitequark@whitequark.org>, 2020-12-13 07:03:16 +0000, , cxxrtl implement debug information outlining aggressive wire localization inlining necessary cxxrtl achieve high performance however come cost reduced debug information coverage previously workaround option could used guarantee complete coverage cost significant performance penalty commit introduces debug information outlining main eval function compiled user specified optimization setting tandem auxiliary debug_eval function compiled netlist used reconstruct value localized inlined signal demand extent possible debug_eval reuses result computation performed eval filling missing value benchmarking representative design minerva soc sram show switching reduces runtime switching used increase compile time although increase resident size generated module effect runtime impact minimal benefit unconditional 100 debug information coverage performance improvement well major commit remove change default cake eat,,
470,3b5a1314cd02d093cb1328d7c2f7abced876a514,hitequark <whitequark@whitequark.org>, 2020-12-13 00:34:32 +0000, , cxxrtl rename elision inlining nfc elision context unusual descriptive term whereas inlining common straightforward also introducing inlining make easier introduce dual obvious name outlining,,
471,57759c3d1fa573c99552533758a0c198c0641b51,hitequark <whitequark@whitequark.org>, 2020-12-12 20:24:53 +0000, , cxxrtl fix outdated comment nfc,,
472,ac1a78923af80cec3760cfbd0f6f4a96d180cce8,hitequark <whitequark@whitequark.org>, 2020-12-13 00:54:12 +0000, , cxxrtl use idstring ispublic nfc,,
473,5a881497e12a100438a51a2f0c1b133a8cc389ff,osys Bot <yosys-bot@symbioticeda.com>, 2020-12-13 00:10:07 +0000, , bump version,,
474,080f311040a0c1bb5fd877e4ad06fc613fdc3314,hitequark <whitequark@whitequark.org>, 2020-12-12 20:50:37 +0000, , kernel make idstring ispublic const,,
475,d1b7007e5900868401a63e96a9ace534d09af7c0,hitequark <whitequark@whitequark.org>, 2020-12-12 19:55:57 +0000,2485, merge pull request 2485 whitequark cxxrtl cell input buffering cxxrtl overwrite buffered input,,
476,e4aa8bc96b1650ef17d70a0ba7cd88b21b7e38dc,hitequark <whitequark@whitequark.org>, 2020-12-11 23:30:32 +0000, , cxxrtl overwrite buffered input commit cell input always assigned like p_cell.p_input value ... p_input buffered e.g design built correct practice break clocking unfortunately incorrect design compiled without diagnostics wire move assignable also implicitly constructible value commit cell input longer incorrectly assumed always unbuffered wire assignable value,,
477,442d19f6478180cb4c49cc4e67e93ae391da9e65,osys Bot <yosys-bot@symbioticeda.com>, 2020-12-10 00:10:10 +0000, , bump version,,
478,08510d72486c1cb79c43abdbb46c6398925c50d0,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-12-09 11:19:30 +0100,2482, merge pull request 2483 yosyshq return nice error pmgen generated code fix 2482,,
479,82dcf78cd9e90106653bcdd82a8a9cbf391f0afd,iodrag Milanovic <mmicko@gmail.com>, 2020-12-09 11:06:22 +0100,2482, return nice error pmgen generated code fix 2482,,
480,c46452221ef1164fc1681e2f21d06e104e376a04,osys Bot <yosys-bot@symbioticeda.com>, 2020-12-09 00:10:04 +0000, , bump version,,
481,f5cc1224f9be332c055fe31d6b7db8969e060ad5,avid Shah <dave@ds0.me>, 2020-12-08 15:49:20 +0000, , nexus add sim model signed david shah dave ds0.me,,
482,ec410c9b1934c5c06ad6f71e60f2337fabe5b055,hitequark <whitequark@whitequark.org>, 2020-12-08 07:32:11 +0000,2478, merge pull request 2478 whitequark improve bugpoint bugpoint various improvement,,
483,186d6df4c3e612667b1eb945ce3e27a92e2cb485,achary Snow <zach@zachjs.com>, 2020-12-07 13:52:44 -0700, , allow constant function call constant function argument,,
484,17812a1560b52b997889d606115266528cdc871f,avid Shah <dave@ds0.me>, 2020-12-07 13:27:17 +0000, , nexus add lram inference signed david shah dave ds0.me,,
485,1838edf35cbd558d3a9a9c4a1ea10e080e8d56ab,hitequark <whitequark@whitequark.org>, 2020-12-07 09:24:35 +0000, , bugpoint add wire option,,
486,2b474a01e11342d7ed3e8d67b0c4561fa8628429,hitequark <whitequark@whitequark.org>, 2020-12-07 08:27:25 +0000, , bugpoint try remove whole process first,,
487,b1135a88dd24b294c41f8964cfc425d938e3dbee,hitequark <whitequark@whitequark.org>, 2020-12-07 08:23:32 +0000, , bugpoint accept quoted string grep,,
488,75f9e9cb452013c8a07333d486a59c238e1b446f,hitequark <whitequark@whitequark.org>, 2020-12-07 08:42:45 +0000, , bugpoint add command option,,
489,95c60866813e520da48c628d4f98a2fe2cb4db25,osys Bot <yosys-bot@symbioticeda.com>, 2020-12-04 00:10:06 +0000, , bump version,,
490,13a270555be2965b7204872ca60e030b6573accc,hitequark <whitequark@whitequark.org>, 2020-12-03 02:35:23 +0000,2470, merge pull request 2470 whitequark cxxrtl create_at cxxrtl allow customizing root module path api,,
491,e89f6ae819e31103f9cd03163cd52672ec0ac472,hitequark <whitequark@whitequark.org>, 2020-12-03 01:58:02 +0000, , cxxrtl allow customizing root module path api,,
492,5a15307926a5984737615a9767c55a11dfb53562,osys Bot <yosys-bot@symbioticeda.com>, 2020-12-03 00:10:09 +0000, , bump version,,
493,3e13cfe53dd62f71820b227d4c04cc47bbb95001,hitequark <whitequark@whitequark.org>, 2020-12-02 23:36:22 +0000,2468, merge pull request 2468 whitequark cxxrtl assert cxxrtl use cxxrtl_assert rtl contract violation instead assert,,
494,3cb109f54bb35ad1c29474c2742c8767535174e1,hitequark <whitequark@whitequark.org>, 2020-12-02 23:36:03 +0000,2469, merge pull request 2469 whitequark cxxrtl clk cxxrtl fix crash caused floating constant clock input,,
495,98f7b435b0b7bdf9f2beb0ee9cc561afb39a619c,hitequark <whitequark@whitequark.org>, 2020-12-02 23:35:54 +0000,2466, merge pull request 2466 whitequark cxxrtl reset cxxrtl provide way perform unobtrusive power reset,,
496,90724ea9e7bc5872dd8412521399221722756c4e,hitequark <whitequark@whitequark.org>, 2020-12-02 22:20:02 +0000,2456, merge pull request 2456 zottel master return correct modname found cache,,
497,975b2d4283dcdc541d9fadbbd0e8269ef14ff265,hitequark <whitequark@whitequark.org>, 2020-12-02 22:19:52 +0000,2455, merge pull request 2455 gsomlo gls fedpkg fix fix building fedora distro rpm yosys,,
498,c3eb346e1ecbed57200458d7bd0fdfd5add88ba4,avid Shah <dave@ds0.me>, 2020-12-02 22:07:25 +0000,2467, merge pull request 2467 yosyshq dave nexus carry fix nexus efficient mapping,,
499,7067f0d7885b57cd00ad62ee0ff776b554592ac0,hitequark <whitequark@whitequark.org>, 2020-12-02 21:39:25 +0000, , cxxrtl fix crash caused floating constant clock input e.g module test wire clk reg data always posedge clk data endmodule,,
500,2945e27020ee36227ecad23f490d3205b21d040b,hitequark <whitequark@whitequark.org>, 2020-12-02 19:50:51 +0000,2446, merge pull request 2446 robertbaruch rtlil_format add appendix rtlil text format,,
501,aa0a15a42cf7513697b3d93457a69ecf2d8b9e05,hitequark <whitequark@whitequark.org>, 2020-12-02 19:41:00 +0000, , cxxrtl use cxxrtl_assert rtl contract violation instead assert rtl contract violation contract violation different former depend netlist never violate memory safety whereas latter may loading cxxrtl simulation another process rtl contract violation generally crash contract violation,,
502,264e924abb85424a70daf50662700e3aceada689,avid Shah <dave@ds0.me>, 2020-12-02 17:08:39 +0000, , nexus efficient mapping signed david shah dave ds0.me,,
503,1c4a18f66fb0d589e1798090a7b584ab1988407a,iodrag Milanovic <mmicko@gmail.com>, 2020-12-02 15:18:04 +0100, , bump required verific version,,
504,5beab5bc17f9fa1f2340b491e073cfb973ad2e2b,hitequark <whitequark@whitequark.org>, 2020-12-02 08:25:27 +0000, , cxxrtl provide way perform unobtrusive power reset although always possible destroy recreate design simulate power reset two drawback black box also destroyed recreated cause reacquire resource might costly erase important state pointer design invalidated acquired costly might inconvenient captured elsewhere especially api,,
505,d021f4b4003bb7a374038134c65edd3f67473a92,osys Bot <yosys-bot@symbioticeda.com>, 2020-12-02 00:10:06 +0000, , bump version,,
506,7b0cfd5c36af774ae255459d4ef0fa0934929902,laire Xen <claire@symbioticeda.com>, 2020-12-01 12:31:34 +0100,2463, merge pull request 2463 georgerennie fix synthesis always defined verilog frontend,,
507,ef5b2777c3a6e3abaa0aa24012bd47e2a2c8a4db,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-12-01 09:18:37 +0100,2460, merge pull request 2460 pepijndevos simple gowin add noalu json option apicula,,
508,c1f6ce8b33b1c06a4e38b621e27876d5715eb26d,eorgerennie <georgerennie@gmail.com>, 2020-12-01 01:37:19 +0000, , fix synthesis always defined verilog frontend,,
509,f155826a706657fc082cfbc41bb714f733e82a53,epijn de Vos <pepijndevos@gmail.com>, 2020-11-30 11:43:12 +0100, , add noalu json option apicula,,
510,2e23dfd96bee8df01912ffae71b95aaf35567aa7,ulius Roob <roob@informatik.uni-kl.de>, 2020-11-26 13:28:28 +0100, , return correct modname found cache,,
511,6a328e7032024e8abd3dda561733cac3a033ae60,abriel Somlo <gsomlo@gmail.com>, 2020-11-25 12:29:59 -0500, , fixup commit 829b5cca enable abcexternal support,,
512,150b729b6f1c06b94a5f1189289c8e094cda2f6e,abriel Somlo <gsomlo@gmail.com>, 2020-11-25 08:46:26 -0500, , add include needed build gcc suggested jeff law law redhat.com,,
513,2116c585810cddb73777b46ea9aad0d6d511d82b,osys Bot <yosys-bot@symbioticeda.com>, 2020-11-26 00:10:09 +0000, , bump version,,
514,45725d3bdf2d2db9e5001658719032a52e1876a3,hitequark <whitequark@whitequark.org>, 2020-11-25 21:22:14 +0000,2452, merge pull request 2452 whitequark rtlil remove dot identifier rtlil remove dotted identifier,,
515,2bb3fc654a812dd2d82c6b3250a46dcede035de8,obert Baruch <robert.c.baruch@gmail.com>, 2020-11-25 12:02:35 -0800, , juggle wording character,,
516,5d1bb79895545772703f305180e73053aec747c2,obert Baruch <robert.c.baruch@gmail.com>, 2020-11-25 11:57:17 -0800, , clarifies character encoding work,,
517,180a8e5a45358b4d2c9b599e6838093fd121f9fd,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-11-25 19:15:11 +0100,2453, merge pull request 2453 yosyshq mmicko generate simple assignment verilog backend,,
518,1faf0e6dcc734355ff8eb45d6ac63a6e8ae08f7b,obert Baruch <robert.c.baruch@gmail.com>, 2020-11-25 10:06:22 -0800, , clarifies whitespace eol,,
519,5615c4190758c2df6ab55f8332a478296b6fd0af,obert Baruch <robert.c.baruch@gmail.com>, 2020-11-25 09:58:36 -0800, , clean doublequotes,,
520,09f6e9d6b6c45b164188c8cdcc75e9628e531bfa,obert Baruch <robert.c.baruch@gmail.com>, 2020-11-25 09:53:39 -0800, , clarifies use integer character set,,
521,7b093dca10707443d8517504fad7f5afa9eea6ca,iodrag Milanovic <mmicko@gmail.com>, 2020-11-25 18:21:41 +0100, , add verilog backend option simple_lhs,,
522,39af3e629f5ae1e6e2a70b64330460ea0096440d,obert Baruch <robert.c.baruch@gmail.com>, 2020-11-25 08:59:25 -0800, , clarifies process corrects attribute,,
523,015b476e56b6bc05acdf9055284e633c1cce2491,hitequark <whitequark@whitequark.org>, 2020-11-25 16:47:20 +0000, , rtlil remove dotted identifier one know came never anything useful,,
524,addc493e8d7f64267661af3bf7fbaf265e2b17ba,iodrag Milanovic <mmicko@gmail.com>, 2020-11-25 17:43:28 +0100, , generate simple assignment verilog backend,,
525,cf67e6a3977410e039d62a1e9f6c49c42cb97b08,laire Xen <claire@symbioticeda.com>, 2020-11-25 09:44:23 +0100,2133, merge pull request 2133 dh73 nodev_head adding latch test shift mask ast dynamic part select enhancement,,
526,be938b309451c152aab6edb4e4745aa682a2bf39,obert Baruch <robert.c.baruch@gmail.com>, 2020-11-24 21:59:53 -0800, , refactors attribute,,
527,c6b5b18a30278637dcea4f9867631540b818716c,hitequark <whitequark@whitequark.org>, 2020-11-25 02:48:39 +0000,2442, merge pull request 2442 cr1901 sccache makefile add disabled default enable_sccache config option,,
528,2a39c785a210be8c0386e6f6d1a2cf2e4fc67589,hitequark <whitequark@whitequark.org>, 2020-11-25 02:48:10 +0000,2450, merge pull request 2450 nitz sim vcd filename add sim vcd argument,,
529,9431033921286c20af594e1dfba96be96a88eb9c,illiam D. Jones <thor0505@comcast.net>, 2020-11-24 21:32:27 -0500, , makefile update abcrev bring sccache fix,,
530,88c47a380bdd62b633b11d1e763e7bcfd54ef423,osys Bot <yosys-bot@symbioticeda.com>, 2020-11-25 00:10:05 +0000, , bump version,,
531,278b54227339099faf93301cfd4a6b566651441b,obert Baruch <robert.c.baruch@gmail.com>, 2020-11-24 15:27:30 -0800, , clean description syntax rule ending stmt end eol,,
532,cdc802e4b77e6fecd250850c99469b81c2c7f104,hris Dailey <nitz@users.noreply.github.com>, 2020-11-24 15:17:16 -0500, , add sim vcd argument,,
533,bc085761e688f11c2a28ce0f1aada9847decf51b,hitequark <whitequark@whitequark.org>, 2020-11-24 15:04:42 +0000,2428, merge pull request 2428 whitequark check process check add support process,,
534,5cf738b66adc9e8473532b01f7ba345346039b4a,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-11-24 07:51:56 +0100,2448, merge pull request 2448 nitz tcl script documentation fix tcl script documentation fix,,
535,b8d3f133072d020e8cee64d3d328b0b0d37545c1,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-11-24 07:50:17 +0100,2295, merge pull request 2295 epfl vlsc add firrtl backend support generic parameter blackbox component,,
536,cc0d7244b844d0565beadbd4c87f1900a079e0bd,itz <nitz@users.noreply.github.com>, 2020-11-23 21:48:44 -0500, , tcl message defined,,
537,930a6ae7db905a31d003db0d034177dc0067c84a,ahand Kashani <sahand.kashani@gmail.com>, 2020-11-23 10:43:59 +0100, , formatting fix,,
538,d3d28e287f1935a25e288ecdbb50060bc4d0de84,obert Baruch <robert.c.baruch@gmail.com>, 2020-11-22 21:08:58 -0800, , add missing end eol module,,
539,c5a2ae01cd6b7d5f59b627eae7779359737bb847,obert Baruch <robert.c.baruch@gmail.com>, 2020-11-22 18:50:41 -0800,2, update value,,
540,5159dda826e7acfc66920a72326e5ce0f3b61f71,obert Baruch <robert.c.baruch@gmail.com>, 2020-11-22 18:48:21 -0800, , update value section,,
541,1034422c58f8a10390eb3538c2dbe6d52931bf8a,obert Baruch <robert.c.baruch@gmail.com>, 2020-11-22 12:56:29 -0800, , add appendix rtlil text format,,
542,949eb95593aec0753010289612d018c21ae46c5e,osys Bot <yosys-bot@symbioticeda.com>, 2020-11-21 00:10:06 +0000, , bump version,,
543,de58e774ef798271b6f0815cabfeef448292a563,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-11-20 10:30:56 +0100,2443, merge pull request 2443 yosyshq dave nexus mult infer nexus multiplier inference support,,
544,9f241c9a42d9380164a9df8f16cf9dffb10bc8ad,avid Shah <dave@ds0.me>, 2020-11-20 08:26:58 +0000, , nexus dsp inference support signed david shah dave ds0.me,,
545,296a23f489b4534e581d887a08d6a0326efc8dd6,illiam D. Jones <thor0505@comcast.net>, 2020-11-19 13:23:54 -0500, , makefile add disabled default enable_sccache config option,,
546,5b35d953f749beafeceecc67862419221e91fe84,osys Bot <yosys-bot@symbioticeda.com>, 2020-11-19 00:10:10 +0000, , bump version,,
547,c8d809897f79983cef4d9328f0d9bca2d3690e3b,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-11-18 12:22:05 +0100,2441, merge pull request 2441 yosyshq dave nexus_dsp_sim nexus add dsp simulation model,,
548,923843b3fac76c944b198bb11366d8279af2a79e,avid Shah <dave@ds0.me>, 2020-11-17 11:56:18 +0000, , nexus add dsp simulation model signed david shah dave ds0.me,,
549,aa4d94f7d8cd4c9e41552af5eacc9bb131bb2b2f,iodrag Milanovic <mmicko@gmail.com>, 2020-11-18 10:03:57 +0100, , fix duplicated parameter name typo,,
550,58e8901fee7f4a7cc77e123d42ac817abf1d47f8,osys Bot <yosys-bot@symbioticeda.com>, 2020-11-17 00:10:06 +0000, , bump version,,
551,c7cf9415f8ad2cde0eae5020ea498d82ad72f00a,illiam Woodruff <william@yossarian.net>, 2020-11-16 03:31:48 -0500, , backends blif remove unused vector string 2420 backends blif remove unused vector string reason unclear used store every result cstr returning vector never accessed otherwise resulting huge unnecessary memory sink emitting blif backends blif remove cstr macro backends blif actually call str,,
552,2ee5db0211590048976985efd5951bf52632f6fe,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-11-16 09:30:54 +0100,2438, merge pull request 2438 kbeckmann gowin_rpll synth_gowin add rpll blackbox,,
553,5b9a975ebabd35d748c709db518ee54824c0945a,onrad Beckmann <konrad.beckmann@gmail.com>, 2020-11-11 17:01:50 +0100, , synth_gowin add rpll blackbox,,
554,84ecb321b4f9f9e6284e4c26eee81759b93f266c,alance <dalance@gmail.com>, 2020-11-11 12:03:37 +0900, , fix begin end generate,,
555,71ca9a825309635511b64b3ec40e5e5e9b6ad49b,osys Bot <yosys-bot@symbioticeda.com>, 2020-11-11 00:10:17 +0000, , bump version,,
556,924f1713c220755bb2dd6313c2226b9111e16b58,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-11-10 08:05:42 +0100,2433, merge pull request 2433 yosyshq expose abc data path globals pyosys,,
557,014c7e26b85000e99a27d2287a6967daa64d7a30,osys Bot <yosys-bot@symbioticeda.com>, 2020-11-08 00:10:06 +0000, , bump version,,
558,630be7e11a5ea2a932e72caec4e944cb2e9c3fd3,hitequark <whitequark@whitequark.org>, 2020-11-07 18:48:03 +0000,2414, merge pull request 2414 zeldin abc depend clang fix prevent cxxflags leaking abc makefile,,
559,5594594e1604ff2db34e9844be206c6ae17d3838,arcus Comstedt <marcus@mc.pp.se>, 2020-10-27 14:04:28 +0100, , prevent cxxflags leaking abc makefile fix issue abc depends.sh compiler clang,,
560,6940ef933a67e83bb7f8f8a2270779faeb8dbdd6,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-11-07 15:07:45 +0100,2432, merge pull request 2432 xiretza nexus test update nexus arch test new harness,,
561,829b5cca602984e67c756d9c81b40e55e32be779,iodrag Milanovic <mmicko@gmail.com>, 2020-11-06 14:17:15 +0100, , expose abc data path globals,,
562,d6a93b8b903bb74b9eb10a16f8766958a83f8cf9,hitequark <whitequark@whitequark.org>, 2020-11-03 15:36:27 +0000, , check add support process,,
563,191406f930ea27c10f08fe1abcbe954fc537dcba,hitequark <whitequark@whitequark.org>, 2020-11-02 06:33:03 +0000, , check reformat log help text match pass,,
564,e7f36d01e44fb76b2352606ee6c7001662a7c638,osys Bot <yosys-bot@symbioticeda.com>, 2020-11-03 00:10:05 +0000, , bump version,,
565,c9e6a5b854948e9fba8d9498fb54a204195969c6,hitequark <whitequark@whitequark.org>, 2020-11-02 20:58:10 +0000,2426, merge pull request 2426 whitequark cxxrtl auto top cxxrtl run hierarchy auto top top module present,,
566,65083e9520e3f39bef3e89a56ecc08f60c1286e6,hitequark <whitequark@whitequark.org>, 2020-11-02 19:18:56 +0000, , cxxrtl run hierarchy auto top top module present case cxxrtl simulation would use top module either module serf entry point cxxrtl api output top module unbuffered improving performance taking account cxxrtl backend run hierarchy auto top top module case behavior unwanted accepts nohierarchy option fix 2373,,
567,d9af3cadf84c55883cfac5d16def085e9d19bd76,osys Bot <yosys-bot@symbioticeda.com>, 2020-11-02 00:10:06 +0000, , bump version,,
568,bbaf8693c6f6c361762d877ecfe028ed0d0ef0e7,hitequark <whitequark@whitequark.org>, 2020-11-01 17:08:42 +0000,2425, merge pull request 2425 whitequark cxxrtl meminit constness cxxrtl assert non constant meminit input,,
569,2ba05f5c31941967e84a2ab1a3dec89f60235057,hitequark <whitequark@whitequark.org>, 2020-11-01 15:25:55 +0000, , cxxrtl assert non constant meminit input fix 2129,,
570,cc7ad65a7992d82e758011ec63704b65fcb2d7d6,hitequark <whitequark@whitequark.org>, 2020-11-01 13:52:59 +0000,2424, merge pull request 2424 whitequark cxxrtl multiple driver cxxrtl assert wire multiple driver,,
571,cdf4ce98719b4a05a959651e209eb54d6cf17dab,hitequark <whitequark@whitequark.org>, 2020-11-01 12:49:20 +0000, , cxxrtl assert wire multiple driver fix 2374,,
572,56054f2ce3b76947600a1e6b0f92cc1a71ff35bd,osys Bot <yosys-bot@symbioticeda.com>, 2020-11-01 00:10:05 +0000, , bump version,,
573,dfeff65c2b3a0d663c7c2bf9888162af54db2e35,hitequark <whitequark@whitequark.org>, 2020-10-31 07:59:44 +0000,2416, merge pull request 2416 quantamhd master add support defining abc location runtime,,
574,166a84bdb8740970326ec76c79d676f30723bbbb,osys Bot <yosys-bot@symbioticeda.com>, 2020-10-31 00:10:15 +0000, , bump version,,
575,c228cb74d613ea37a54e12df96e97a142124ddab,iodrag Milanovic <mmicko@gmail.com>, 2020-10-30 08:32:59 +0100, , update verific version,,
576,86e0440da906d1514aba463989c22d0ae82a18b6,iretza <xiretza@xiretza.xyz>, 2020-10-29 14:42:07 +0100, , update nexus arch test new harness,,
577,5c36e7757c4a65c7dc32509534501bda4fb5e35e,than Mahintorabi <ethanmoon@google.com>, 2020-10-28 18:59:59 -0700, , patch add support defining abc location runtime instead compile time helpful build system like bazel stable location binary directory compilation phase change backwards compatible existing behavior,,
578,e2a39bb1e71b97d423a3c2233abce996376e25dd,osys Bot <yosys-bot@symbioticeda.com>, 2020-10-25 00:10:05 +0000, , bump version,,
579,d3b6b7fe981c13f50b61d76603ba8c6686188966,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-10-23 19:04:00 +0200, , xilinx fix test pretty much pass accident prep command run memory_collect without memory_dff first prevents merging read register memory thus block block ram inference reason completely unrelated attribute attribute setting actually work set containing module instead actual memory,,
580,623526d17d36fe85ac1b34ddd1026be34c826b9e,osys Bot <yosys-bot@symbioticeda.com>, 2020-10-23 00:10:07 +0000, , bump version,,
581,6d63e58e46f69b45b66c787f1168c60a229254a0,avid Shah <dave@ds0.me>, 2020-10-22 15:11:59 +0100, , nexus add make_transp brams signed david shah dave ds0.me,,
582,3b86b5da5f37c36e7fd8b4a75ed39418fafdfff2,. Engelhardt <nak@symbioticeda.com>, 2020-10-22 14:01:24 +0200,2403, merge pull request 2403 nakengelhardt sim_timescale sim vcd add date version option timescale,,
583,eb76d35e8030f4befb596fee6d7682d39628dc69,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-10-22 10:37:44 +0200, , memory_dff fix needlessly duplicating enable bit register merged signal happens sdff current code creates new mux every bit even happen identical usually case preventing proper grouping flow fix adding simple cache fix 2409,,
584,1a7a597e0720f66b59b896f8e7d537dee8e37744,osys Bot <yosys-bot@symbioticeda.com>, 2020-10-22 00:10:06 +0000, , bump version,,
585,2d340cd3559f4e22a910a7fe6e193138dd068996,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-10-18 03:28:36 +0200, , btor use mem helper,,
586,f272c8b407b656aedaa48a362f1e844278be3b16,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-10-18 03:09:45 +0200, , smt2 use mem helper,,
587,ec483b7c3bdd852be1cd22cbaad758c47fa61ae7,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-10-17 21:48:38 +0200, , verilog_backend use mem helper,,
588,b065e090455fde5cb99d8008390b3947b5151755,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-10-17 15:49:36 +0200, , sim use mem helper,,
589,e759e301a88700fd6c357fca984a27dfbab3483f,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-10-17 01:39:22 +0200, , clk2fflogic use mem helper,,
590,06141db233b9c8e2d4eaee678f8c43a1d7648bc7,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-10-17 22:21:05 +0200, , opt_mem use mem helper,,
591,21896e2a028ce742725f94336c1f6507382ee428,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-10-17 22:20:55 +0200, , memory_bram use mem helper,,
592,1e8098279fc97e373c53e8c1e33f3cf139248382,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-10-17 22:20:32 +0200, , memory_map use mem helper,,
593,d390b380e191eb4e2482e06f5ffef95e625b07e1,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-10-17 22:20:47 +0200, , memory_unpack use mem helper,,
594,e9978aaf15d38b7bfecb38b8d15f9ce3a2ed2a7a,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-10-17 22:20:24 +0200, , memory_collect use mem helper,,
595,248b193d6d7b982f3e5061a8a941c446a7ded920,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-10-17 22:20:16 +0200, , memory_nordff use mem helper,,
596,8720482ebdb4045c04636ea349ccea416bd78d17,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-10-17 22:19:34 +0200, , add new helper structure represent memory,,
597,1c96a0b1d5da678a86e9d3b1b1f56390d38600f3,. Engelhardt <nak@symbioticeda.com>, 2020-10-21 17:47:00 +0200, , use strftime instead put_time gcc 4.8 compatibility,,
598,c76d533e07fe866253cdb4ed581028d7be8289e1,osys Bot <yosys-bot@symbioticeda.com>, 2020-10-21 00:10:07 +0000, , bump version,,
599,e919d0c1255cda47fa5835ad468266621cab0ecf,lairexen <claire@symbioticeda.com>, 2020-10-20 17:11:36 +0200,2405, merge pull request 2405 byuccl xilinx cells_sim.v move signal declaration first use,,
600,099d0c2a8ae3c4ef43703afcabf8ce98be124d95,lairexen <claire@symbioticeda.com>, 2020-10-20 11:32:35 +0200,2404, merge pull request 2404 yosyshq claire fixrpcargs fix argument handling connect_rpc,,
601,06347b119b08257eff37cdd10ed802e794c1a3cf,osys Bot <yosys-bot@symbioticeda.com>, 2020-10-20 00:10:06 +0000, , bump version,,
602,8be56960a26081ab57542d71fb78be594b9e014f,eff Goeders <jeff.goeders@gmail.com>, 2020-10-19 16:09:04 -0600, , move signal declaration first use signed jeff goeders jeff.goeders gmail.com,,
603,acc9d0575b64b69a8ae92c8554aaaca3649e1ea0,laire Xenia Wolf <claire@symbioticeda.com>, 2020-10-19 13:40:57 +0200, , fix argument handling connect_rpc signed claire xenia wolf claire,,
604,ac0bd2ffc4a29eb0a07ccad898f20842514d4825,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-10-19 11:20:56 +0200,2397, merge pull request 2397 daveshah1 nexus synth_nexus initial implementation,,
605,eccc48c39f258cb0a9d5e176616d848f77f49565,. Engelhardt <nak@symbioticeda.com>, 2020-10-16 18:46:59 +0200, , wild guessing problem build fine machine,,
606,668d5253a59f3b106bae6d1fca8ba1873b2fdce0,. Engelhardt <nak@symbioticeda.com>, 2020-10-16 18:19:58 +0200, , sim vcd add date version option timescale,,
607,4c925a3214347f86673c4aa97e5b127530cd0270,osys Bot <yosys-bot@symbioticeda.com>, 2020-10-16 00:10:07 +0000, , bump version,,
608,66769a3f6aea4c321ad123e4b2e2c6b2c1e35415,lairexen <claire@symbioticeda.com>, 2020-10-15 18:08:59 +0200,2398, merge pull request 2398 jakobwenzel smtbmc escape smtbmc escape identifier verilog testbench,,
609,4d584d9319e87023f3aee9f9bc86a036f670478c,avid Shah <dave@ds0.me>, 2020-10-01 11:15:54 +0100, , synth_nexus initial implementation signed david shah dave ds0.me,,
610,84e9fa764803e93c59aff9f10bcc1a5ae2f9f120,osys Bot <yosys-bot@symbioticeda.com>, 2020-10-13 00:10:06 +0000, , bump version,,
611,c8f052bbe0526cae6ca88291a484d8945e2b00dd,iodrag Milanovic <mmicko@gmail.com>, 2020-10-12 14:56:15 +0200, , extend verific library api formal apps generator,,
612,c403c984dd4a977c5d5031b1a903096c02da3e67,osys Bot <yosys-bot@symbioticeda.com>, 2020-10-09 00:10:05 +0000, , bump version,,
613,7670a89e1fde7d0774695ab81031a90fafdf56b9,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-10-08 13:33:47 +0200, , opt_clean better memory handling previously memwr meminit cell always preserved along memory change instead part main cell mark sweep pas memory meminit memwr cell preserved iff associated memrd cell need preserved,,
614,54166ae0c59dd7fd53466fd2cca0d84c6c5d44b1,akob Wenzel <wenzel@rs.tu-darmstadt.de>, 2020-10-06 11:24:29 +0200, , smtbmc escape identifier verilog testbench,,
615,fd306b0520ac42323cbfacfa3a41e7a7a9379ec0,osys Bot <yosys-bot@symbioticeda.com>, 2020-10-06 00:10:06 +0000, , bump version,,
616,1b7ed719a56896a582df5e6c2f904049cdcadc1f,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-10-05 13:27:27 +0200, , update required verific version,,
617,5aa35b8992fab8b55c1c1fae793b4ad845fd4c4c,osys Bot <yosys-bot@symbioticeda.com>, 2020-10-03 00:10:06 +0000, , bump version,,
618,73cd115e0866f2efea622ba5f54d39a621838baa,lairexen <claire@symbioticeda.com>, 2020-10-02 10:16:23 +0200,2396, merge pull request 2396 yosyshq claire empty param ignore empty parameter verilog module instantiation,,
619,a1a3e686c7bdd8cff139201ee621f10a4d958ed2,osys Bot <yosys-bot@symbioticeda.com>, 2020-10-02 00:10:05 +0000, , bump version,,
620,46f0932c4c61aca3ab5332f99a4a60d110b52191,laire Xenia Wolf <claire@symbioticeda.com>, 2020-10-01 18:26:53 +0200,2394, ignore empty parameter verilog module instantiation fix 2394 signed claire xenia wolf claire,,
621,7e2fc2eaeb70179c8da3e5dc8be800f486d5b912,lairexen <claire@symbioticeda.com>, 2020-10-01 18:17:36 +0200,2378, merge pull request 2378 udif added high low left right,,
622,2412e754953595627e8c87ff0aa773929c71a852,lairexen <claire@symbioticeda.com>, 2020-10-01 18:12:31 +0200,2380, merge pull request 2380 xiretza parallel test clean parallelize testsuite,,
623,c4bfbecca60eaf8c02a792627c1e49b5dde3cdeb,avid Shah <dave@ds0.me>, 2020-10-01 15:53:14 +0100, , update .gitignore signed david shah dave ds0.me,,
624,492bd3c4c280a6143cb282507e9bc8f7ee81fe81,lairexen <claire@symbioticeda.com>, 2020-10-01 14:32:43 +0200,2395, merge pull request 2395 yosyshq use sha1 parameter list case contain space,,
625,f9ed9786bf8743e96aafb42838cfef5e18e35f29,osys Bot <yosys-bot@symbioticeda.com>, 2020-10-01 00:10:08 +0000, , bump version,,
626,a44c5df25958c80793c1b3e3915521a347753d25,iodrag Milanovic <mmicko@gmail.com>, 2020-09-30 09:16:59 +0200, , use sha1 parameter list case contain space,,
627,9e00f3f141cd951b60b83df88c4a1d0e454ccc4d,iodrag Milanovic <mmicko@gmail.com>, 2020-09-30 07:47:36 +0200, , fixed installation dir override python script,,
628,5a3ac39f5f48abfd5af1f907f52689c2e9779bb3,osys Bot <yosys-bot@symbioticeda.com>, 2020-09-30 00:10:09 +0000, , bump version,,
629,7b9a93aa2e455de499f8ddccf19507f5e932dd42,lairexen <claire@symbioticeda.com>, 2020-09-29 17:31:01 +0200,2393, merge pull request 2393 nakengelhardt write_verilog emit intermediate wire constant value sensitivity list,,
630,e8c9e541a735894a974aaebfb88dfaa9aa3e0f31,lairexen <claire@symbioticeda.com>, 2020-09-29 17:21:08 +0200,2392, merge pull request 2392 yosyshq mmicko hierarchy_fix validate parameter used,,
631,dfc43c38f8f3498c04b86e48a22858b1dc6721db,osys Bot <yosys-bot@symbioticeda.com>, 2020-09-29 00:10:05 +0000, , bump version,,
632,dc4a6176945618a40960fdd79ecfa2a8ef104487,. Engelhardt <nak@symbioticeda.com>, 2020-09-28 18:12:40 +0200, , add test,,
633,8f1d53e66f62ba140e4cd0d85a3ea69089825c56,. Engelhardt <nak@symbioticeda.com>, 2020-09-28 18:11:18 +0200, , write_verilog emit intermediate wire constant value sensitivity list,,
634,08eb0821c9c62ef21e054b6a53a980019bbfa6ca,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-09-28 12:54:38 +0200,2386, merge pull request 2386 btut fix pyinstallpath fixed python installation path,,
635,bddd56d0c6f84890af4f744c58715dfb793fcea4,. Engelhardt <nak@symbioticeda.com>, 2020-09-28 12:45:52 +0200,2387, merge pull request 2387 btut fix use cxxflags enable pyosys specific code generating wrapper,,
636,bed14241efbf9949d0ed9d84836d7a019895dfde,iretza <xiretza@xiretza.xyz>, 2020-09-26 16:27:37 +0200, , test add gitignores auto generated makefiles,,
637,4892ec853bc9d97c4339c0f68b892414ca3702b4,enedikt Tutzer <benedikt.tutzer@gmail.com>, 2020-09-25 12:57:46 +0200, , use cxxflags enable pyosys specific code generating wrapper .pyh file generated without cxxflags meant code marked with_python flag excluded fixed adding flag rule .pyh file,,
638,412332fdb3697c48b5e9f575933f45704e82df3c,iodrag Milanovic <mmicko@gmail.com>, 2020-09-25 11:40:37 +0200, , validate parameter used,,
639,9266d20afc7f3571ffee5edc27afe19dc54bb356,enedikt Tutzer <benedikt.tutzer@gmail.com>, 2020-09-25 11:21:16 +0200, , fixed python installation path path python expects library seems change operating system operating system querried site package,,
640,cd8b2ed4e6f9447c94d801de7db7ae6ce0976d57,osys Bot <yosys-bot@symbioticeda.com>, 2020-09-24 00:10:06 +0000, , bump version,,
641,de79978372c1953e295fa262444cb0a28a246c5f,ddie Hung <eddie@fpgeh.com>, 2020-09-23 09:15:24 -0700, , xilinx make dsp48e1 whitebox abc9 default 2325 xilinx eliminate sccs dsp48e1 model xilinx add scc test dsp48e1 update techlibs xilinx cells_sim.v xilinx gate dsp48e1 whitebox behind test check work abc9 enabled,,
642,81348d2dce84573db39fa081c4549c2e472e49ce,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-09-23 13:04:54 +0200,2384, merge pull request 2384 nakengelhardt fix_2383 switch argument order work macos getopt,,
643,370243426ea1802d501b19b4b24d0d71542cecde,. Engelhardt <nak@symbioticeda.com>, 2020-09-23 12:48:26 +0200, , switch argument order work macos getopt,,
644,8fbb517118f3d281e5ff00a21f88e5f15d71746f,osys Bot <yosys-bot@symbioticeda.com>, 2020-09-22 00:10:15 +0000, , bump version,,
645,ed5790382ac8427f8681456e00d76b8dce92d87d,. Engelhardt <nak@symbioticeda.com>, 2020-09-21 15:18:06 +0200,2372, merge pull request 2372 nakengelhardt name_is_public add idstring ispublic,,
646,e38b830cbb55bd251a89e94f2b98ddd4ecef6420,iretza <xiretza@xiretza.xyz>, 2020-09-21 15:05:42 +0200, , test simple remove nullglob shopt,,
647,01260344d3eda4df701f1703f115f4eed609c730,iretza <xiretza@xiretza.xyz>, 2020-09-16 19:58:16 +0200, , test parallelize,,
648,acd47bbd52d11216b883b99f3e17ae4ffbd5f4a3,iretza <xiretza@xiretza.xyz>, 2020-09-16 17:59:37 +0200, , test centralize test collection makefile generation,,
649,c6ff947f6bac336ab5a31913c2daf7ad1cb8b91b,osys Bot <yosys-bot@symbioticeda.com>, 2020-09-19 00:10:08 +0000, , bump version,,
650,e1ae20d542ef8cb43d929bb7e1eb2aae8f4f9e36,lairexen <claire@symbioticeda.com>, 2020-09-18 17:43:30 +0200,2381, merge pull request 2381 yosyshq unsupported better error unsupported sva sequence,,
651,44705102b5211032f9c82aa9c42409c0ffdf6a49,iodrag Milanovic <mmicko@gmail.com>, 2020-09-18 17:08:00 +0200, , better error unsupported sva sequence,,
652,7affef7c17cf51a17c3dbaa19ccbe2bb3136cfab,osys Bot <yosys-bot@symbioticeda.com>, 2020-09-18 00:10:08 +0000, , bump version,,
653,f176bd7778bff924b1d74b3ea8208ff019a9cb95,lairexen <claire@symbioticeda.com>, 2020-09-17 18:27:05 +0200,2329, merge pull request 2329 antmicro array fix multirange size rewrite multirange array size,,
654,9e937961dc026751f8961dfff12aa50411750070,lairexen <claire@symbioticeda.com>, 2020-09-17 18:21:53 +0200,2330, merge pull request 2330 antmicro array fix multirange access fix unsupported subarray access detection,,
655,7ed0e23e19871e36bbfd332437125d50d3251f0d,di Finkelstein <github@udifink.com>, 2020-09-17 00:55:17 +0300, , handle array slice e.g size etc,,
656,6de7ba02e3cd88b5ff8adb0c7e480000c4f92052,di Finkelstein <github@udifink.com>, 2020-09-16 10:57:06 +0300, , fixed comment removed debug message,,
657,b548722beec87a7bfec0b9a307c1267f2ddb996b,di Finkelstein <github@udifink.com>, 2020-09-15 20:49:52 +0300, , added high low left right,,
658,32381907972e16d5f72705eaf5350b731a9d71c8,. Engelhardt <nak@symbioticeda.com>, 2020-09-14 12:43:18 +0200, , use new ispublic place,,
659,859e52af59e75689f7b0615899bc3356ba5a7ca1,osys Bot <yosys-bot@symbioticeda.com>, 2020-09-11 00:10:06 +0000, , bump version,,
660,da3002e580509d3679c2894d748b844a45e54e19,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-09-10 13:37:49 +0200,2369, merge pull request 2369 xiretza gitignores add missing gitignores test artifact,,
661,474cd02eb57ede3ea03ce9ce924c0daa0d5ee8ff,osys Bot <yosys-bot@symbioticeda.com>, 2020-09-04 00:10:06 +0000, , bump version,,
662,4af04be0b7bb493a86a35a60f3b18d88df6b8ea9,. Engelhardt <nak@symbioticeda.com>, 2020-09-03 17:37:58 +0200, , add idstring ispublic,,
663,c66d1dfad17b03f60375b478d15d4eff1c3d8cb8,hitequark <whitequark@whitequark.org>, 2020-09-03 09:45:40 +0000,2371, merge pull request 2371 whitequark cxxrtl debug info cxxrtl expose port direction driver kind debug information,,
664,d963bdb4847ad35b6fd2264a307d7f03f1e4091b,osys Bot <yosys-bot@symbioticeda.com>, 2020-09-03 00:10:06 +0000, , bump version,,
665,691418e13a086c096373df13f7302323721faf35,hitequark <whitequark@whitequark.org>, 2020-09-02 17:16:10 +0000, , cxxrtl expose driver kind debug information useful determine whether wire part design checkpoint whether used override design state whether driving may cause conflict,,
666,c7b2f07edf0c6c00f8576c1b4796a30e7447e917,hitequark <whitequark@whitequark.org>, 2020-09-02 16:03:35 +0000, , cxxrtl improve handling ffs async input clk commit meaning sync def included flip flop cell others actual reason poorly defined commit sync def mean wire hold design state connected directly flip flop output may never unbuffered affected presence async input,,
667,b025ee0aa646268747c121c97cf0673eb06e632b,hitequark <whitequark@whitequark.org>, 2020-09-02 15:18:44 +0000, , cxxrtl expose port direction debug information useful distinguish e.g combinatorially driven wire type cxxrtl_value module input type well general introspection,,
668,8d6e5c63916bcff84164240cccce0e717e489a8d,hitequark <whitequark@whitequark.org>, 2020-09-02 15:23:40 +0000, , cxxrtl fix typo comment nfc,,
669,d880f6eda286301fa5ad2a914bdfba8c5c02d75a,hitequark <whitequark@whitequark.org>, 2020-09-02 15:11:55 +0000, , cxxrtl fix inaccuracy cxxrtl_alias documentation nfc node driven constant value type cxxrtl_value next pointer set null already documented,,
670,3f27a4ea68a2f15e5f034af8de6c01ae1a2781d1,iodrag Milanovic <mmicko@gmail.com>, 2020-09-02 10:22:25 +0200, , use latest verific,,
671,463869bf4fb113082c8caec67b0c9bfd0094a66b,osys Bot <yosys-bot@symbioticeda.com>, 2020-09-02 00:10:07 +0000, , bump version,,
672,a10893072b328cdaa00bcd92c1a302494585c60b,lairexen <claire@symbioticeda.com>, 2020-09-01 17:31:48 +0200,2352, merge pull request 2352 zachjs const func localparam allow localparams constant function,,
673,c1a6097376488282c0106ec34e3bde2884c9db2d,lairexen <claire@symbioticeda.com>, 2020-09-01 17:30:36 +0200,2366, merge pull request 2366 zachjs library format simple support format specifier,,
674,3e1840d0365666e8cae3f61ff0e0364809ce56f3,lairexen <claire@symbioticeda.com>, 2020-09-01 17:30:09 +0200,2353, merge pull request 2353 zachjs top scope module name scope support,,
675,452442ac2fcdec92a98a5a0896b2b3866db9e5e9,lairexen <claire@symbioticeda.com>, 2020-09-01 17:28:35 +0200,2365, merge pull request 2365 zachjs const arg loop split type fix constant args used function port split across declaration,,
676,244af8b8b715642a54af22018fb03ad965ca7be1,osys Bot <yosys-bot@symbioticeda.com>, 2020-09-01 00:10:06 +0000, , bump version,,
677,6224fd9055d91ca640b0c099ac376b39266c480f,iretza <xiretza@xiretza.xyz>, 2020-08-31 19:42:10 +0200, , add missing gitignores test artifact,,
678,04d5692a852008ec82dec78a6f639d110c6bb3a9,iodrag Milanovic <mmicko@gmail.com>, 2020-08-31 12:22:26 +0200, , reorder prevent crash,,
679,d23e4b4dce31df5baff47a1eda917e6b7df16693,lairexen <claire@symbioticeda.com>, 2020-08-31 11:58:29 +0200,2368, merge pull request 2368 yosyshq fix import vhdl enums,,
680,3af499c60f664711501cf3ee1ab5ff1943315e82,iodrag Milanovic <mmicko@gmail.com>, 2020-08-30 13:33:03 +0200, , ast recognize lower case verific give upper case,,
681,2f93579bd1d4d81b0ee3d327e604c0c4773759a7,iodrag Milanovic <mmicko@gmail.com>, 2020-08-30 13:15:06 +0200, , check,,
682,b1e3bc059c61589551bc1a9204b517adfe9ea9ce,iodrag Milanovic <mmicko@gmail.com>, 2020-08-30 12:25:23 +0200, , fix import vhdl enums,,
683,3030c2b46cabee8eee5e3ae25c9859887b0b97a1,osys Bot <yosys-bot@symbioticeda.com>, 2020-08-30 00:10:07 +0000, , bump version,,
684,c1fff52477619b0cee85663eb2d36476e10c9ace,hitequark <whitequark@whitequark.org>, 2020-08-29 20:02:35 +0000, , write_smt2 fix smt lib tutorial url,,
685,c7ceed3fd3a020e70916be93fac785deba2f9972,achary Snow <zach@zachjs.com>, 2020-08-29 13:33:31 -0400, , simple support format specifier yosys support library provides behavior tool opted,,
686,ecc5c23b4d3ec42599b80f5f4dc8699f024124be,achary Snow <zach@zachjs.com>, 2020-08-29 13:31:02 -0400, , fix constant args used function port split across declaration,,
687,f7520235565fb3be9a091396f417bafe604d6576,osys Bot <yosys-bot@symbioticeda.com>, 2020-08-29 00:10:06 +0000, , bump version,,
688,028f96e53686d030a12646ba2d81e2d23a7aebe1,an Ravensloft <dan.ravensloft@gmail.com>, 2020-08-26 21:47:06 +0100, , intel_alm better map wide shallow multiplies,,
689,c75d8c7439f84111f537c21c01eaae9df5e935f0,osys Bot <yosys-bot@symbioticeda.com>, 2020-08-28 00:10:07 +0000, , bump version,,
690,cc0a4e8f3936b3a1800b6b8481a89f3f76b3584a,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-08-27 18:35:53 +0200,2364, merge pull request 2364 whitequark manual typo manual fix typo,,
691,eae88df016cc2134ba822e2a85ab92b955349fbe,hitequark <whitequark@whitequark.org>, 2020-08-27 16:34:48 +0000, , manual fix typo,,
692,a0177569ac4adb36798d29ef5e481614731f4ed0,hitequark <whitequark@whitequark.org>, 2020-08-27 11:40:57 +0000,2357, merge pull request 2357 whitequark cxxflags add cxxflags,,
693,2d10d59d93497d0791a5f2be9386b3df05c838d5,hitequark <whitequark@whitequark.org>, 2020-08-27 11:28:31 +0000,2356, merge pull request 2356 whitequark flatten techmap tpl_driven sigmap flatten techmap canonicalize tpl driven bit via sigmap,,
694,702f7c0253dcf9410050586a5e56da044e3277a3,hitequark <whitequark@whitequark.org>, 2020-08-27 11:24:06 +0000,2358, merge pull request 2358 whitequark rename ilang rtlil replace ilang rtlil everywhere,,
695,880df4c89763464b471b1e2044f3f296bb3332b4,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-08-27 11:58:56 +0200, , dfflegalize fix decision tree adffe adffe legalized natively supported prioritize unmapping adff converting dffsre dffsre natively supported fix 2361,,
696,925c0f2594699b72dfb36d2633df42e2b3c47f13,osys Bot <yosys-bot@symbioticeda.com>, 2020-08-27 00:10:06 +0000, , bump version,,
697,1a07b330f8220ce441cabce2b21633a12434229a,an Ravensloft <dan.ravensloft@gmail.com>, 2020-08-26 18:44:48 +0100, , intel_alm add multiply signedness cell quartus assumes unsigned multiplication default breaking signed multiplies add input signedness parameter mistral_mul cell propagate quartus family _mac cell,,
698,00e7dec7f54eb2e4f18112e5c0007a55287fdf8e,hitequark <whitequark@whitequark.org>, 2020-08-26 17:29:32 +0000, , replace ilang rtlil everywhere difference rtlil ilang latter text representation former opposed memory graph representation distinction serf purpose confuses people obvious ilang backend writes rtlil graph pass write_ilang read_ilang provided alias write_rtlil read_rtlil compatibility,,
699,deb19e1574621ea3dfafaaa3963e4164ba2d2684,hitequark <whitequark@whitequark.org>, 2020-08-26 16:53:47 +0000, , add cxxflags avoids issue deleting moving header break next incremental build outdated file deleted,,
700,9f0892159ebb88964839ea2cb5313ef1b87c624d,hitequark <whitequark@whitequark.org>, 2020-08-26 16:20:32 +0000, , flatten techmap canonicalize tpl driven bit via sigmap connection assign sigmap return exactly opposite desired driven bit consider following code module foo inout assign endmodule module bar output foo endmodule commit inout port would swapped flattening cause crash attempting drive constant value issue introduced 9f772eb9 fix 2183,,
701,4f2b78e19af3a2d342efe9780e220282b7a3a046,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-08-26 13:26:34 +0200,2355, merge pull request 2355 yosyshq add formal apps template generator,,
702,fe8226a22d6f4030a525a6792a6188817571718b,iodrag Milanovic <mmicko@gmail.com>, 2020-08-26 10:39:57 +0200, , add formal apps template generator,,
703,08a226c9e728557f8b8c970a3a25b55ba5fc00cf,hitequark <whitequark@whitequark.org>, 2020-08-26 08:23:54 +0000,2351, merge pull request 2351 pbsds proc_nomux add nomux switch proc,,
704,12132b6850747aec99715fdfa3184fe3ebefa015,osys Bot <yosys-bot@symbioticeda.com>, 2020-08-23 00:10:08 +0000, , bump version,,
705,0f81e2789855367e7aa75b00b7d42aa4f5af3d20,lairexen <claire@symbioticeda.com>, 2020-08-22 12:28:39 +0200,2349, merge pull request 2349 nmoroze smt2 bugfix ensure smt2 comment associated accessors,,
706,6127f227880af506d806179ac622aba44c35fd4b,achary Snow <zach@zachjs.com>, 2020-08-20 20:15:08 -0400, , module name scope support,,
707,74abc3bbfde7477994a0a88f93a69fad5a2a8f23,achary Snow <zach@zachjs.com>, 2020-08-20 20:09:54 -0400, , allow localparams constant function,,
708,dc20d9e842c62a86d5a4fd74b63dbcb11c6c288f,osys Bot <yosys-bot@symbioticeda.com>, 2020-08-21 00:10:06 +0000, , bump version,,
709,082cbcb4c7c4fa6984f86f8edb2e1d16e8ad3a41,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-08-20 21:59:37 +0200, , synth_intel remove incomplete arria support techmap rule target work first place note lack input lut mapping proper support ever added better placed synth_intel_alm backend,,
710,656ee70f8eae4be7f7a8944a6b7bb793f0db1c67,eder Bergebakken Sundt <pbsds@hotmail.com>, 2020-08-20 22:58:08 +0200, , proc add nomux switch running proc nomux ommit proc_mux pas,,
711,91682d189e55923114726b797968ef939777000c,oah Moroze <noahmoroze@gmail.com>, 2020-08-20 16:00:05 -0400, , ensure smt2 comment associated accessors,,
712,034b9ec7161d67e861b1befcc4c550bff4481387,an Ravensloft <dan.ravensloft@gmail.com>, 2020-07-27 14:21:05 +0100, , intel move cyclone support intel_alm,,
713,d9dd8bc74803789835533b81c35c927a80f6c28f,lairexen <claire@symbioticeda.com>, 2020-08-20 16:25:56 +0200,2347, merge pull request 2347 yosyshq mwk techmap shift fix techmap shift_shiftx remove shiftx2mux special path,,
714,a96df40814244830cd0f2b5404507fadb23b2d9a,lairexen <claire@symbioticeda.com>, 2020-08-20 16:24:53 +0200,2344, merge pull request 2344 yosyshq mwk opt_share fix opt_share refactor fix bug,,
715,1d0d9d5c86f722fbfe60e530225d28ed4be93e13,lairexen <claire@symbioticeda.com>, 2020-08-20 16:23:55 +0200,2337, merge pull request 2337 yosyshq mwk clean keep wire opt_clean fix module keep rule,,
716,799076af24ef31e8611bd99180760e7d8cd5a771,lairexen <claire@symbioticeda.com>, 2020-08-20 16:23:07 +0200,2333, merge pull request 2333 yosyshq mwk peepopt shiftmul signed peeopt.shiftmul add signedness check,,
717,6a68b8ed542b89f32303c8036ae0b698d90f8c2b,lairexen <claire@symbioticeda.com>, 2020-08-20 16:21:58 +0200,2328, merge pull request 2328 yosyshq mwk opt_dff cleanup remove pass redundant opt_dff,,
718,faf8e19511de07e38158ae68950876843ef803c5,lairexen <claire@symbioticeda.com>, 2020-08-20 16:21:09 +0200,2327, merge pull request 2327 yosyshq mwk techmap constmap fix handle output input,,
719,16bb3fc8bb11b6d373d0e2685b7d1fb38a306de0,lairexen <claire@symbioticeda.com>, 2020-08-20 16:19:37 +0200,2326, merge pull request 2326 yosyshq mwk peeopt muldiv sign peepopt.muldiv add signedness check,,
720,1cdb533fa58c8dbb6f8e45665a89134f5184ed40,lairexen <claire@symbioticeda.com>, 2020-08-20 16:18:40 +0200,2319, merge pull request 2319 yosyshq mwk techmap celltype pattern techmap add support wildcards,,
721,50d532f01c3703930240e30c72b726fa66095cf5,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-08-19 13:59:59 +0200, , techmap shift_shiftx remove shiftx2mux special path techmap rule shift shiftx cell contained special path aimed decompose shift lsb first instead msb first select case come pmux lowering path needlessly overcomplicated contained bug instead switch main path iterate lsb first except specially handled msb signed shift overflow handling also make code consistent shl shr sshl sshr cell already decomposed lsb first fix 2346,,
722,23719ad46dd13e338851961565858e25c66d63f7,osys Bot <yosys-bot@symbioticeda.com>, 2020-08-20 00:10:07 +0000, , bump version,,
723,87b9ee330d5fa6f7ddcbe1bcc3a582c40541330c,lairexen <claire@symbioticeda.com>, 2020-08-19 17:58:37 +0200,2122, merge pull request 2122 petercrozier struct_array2 support bit array structure optimise array indexing,,
724,93d663be62510b0d062767b288e943f7a9eed9f6,osys Bot <yosys-bot@symbioticeda.com>, 2020-08-19 00:10:09 +0000, , bump version,,
725,916028906ab8b74db835e4857fa21580be353f85,iretza <xiretza@xiretza.xyz>, 2020-07-03 13:13:21 +0200, , ensure a_signed never used shiftx effect output shiftx perform sign extension whatsoever attempt use caught early,,
726,928fd40c2ebc8b83b76c02d80d751d2531341d9d,iretza <xiretza@xiretza.xyz>, 2020-07-03 13:13:21 +0200, , respect a_signed shift reflects behaviour shr shl sign extend operand size output logical shift shift bit,,
727,850f66cfdd395158e56ef1207d4dc0045ab2fc68,. Engelhardt <nak@symbioticeda.com>, 2020-08-18 18:54:22 +0200, , include power two non power two testcases,,
728,22765ef0a5ff5af9f6efae9b5443afa7bccfb4e5,lairexen <claire@symbioticeda.com>, 2020-08-18 17:39:01 +0200,2339, merge pull request 2339 zachjs display format allow display format specifier,,
729,4aa0dc4dc76a02ec0281c0596880a3ef8609bacd,lairexen <claire@symbioticeda.com>, 2020-08-18 17:38:07 +0200,2338, merge pull request 2338 zachjs const branch finish propagate const_fold generate block branch,,
730,a9681f4e0648046fcef5c2e11165cc2e8aa5acf7,lairexen <claire@symbioticeda.com>, 2020-08-18 17:37:11 +0200,2317, merge pull request 2317 zachjs expand genblock fix generate scoping issue,,
731,fce5f02a9d0ee4eff9d5622dbba18f9ab4a344b4,laire Wolf <claire@symbioticeda.com>, 2020-08-18 17:32:00 +0200, , merge branch zachjs const func block var,,
732,7f767bf2b77e53b63dac5e4e6875a04ccb9b2044,laire Wolf <claire@symbioticeda.com>, 2020-08-18 17:27:51 +0200, , merge branch const func block var http github.com zachjs yosys zachjs const func block var signed claire wolf claire,,
733,5ee9349647cd2a77befb47c8c338a2afe9c2d0a8,lairexen <claire@symbioticeda.com>, 2020-08-18 17:22:20 +0200,2281, merge pull request 2281 zachjs const real allow real constant function parameter,,
734,2b777bbda8ec46033244230e4e0d6bcea2822fa7,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-08-17 17:13:17 +0200, , opt_share refactor fix bug fix 2334 fix 2335 fix 2336,,
735,3cb3978ff4f8c917908d03eca6f07c57da52c0dc,osys Bot <yosys-bot@symbioticeda.com>, 2020-08-14 00:10:13 +0000, , bump version,,
736,3b534a203ae733c194415838259709dcf706c7bf,an Ravensloft <dan.ravensloft@gmail.com>, 2020-08-13 15:30:03 +0100, , intel_alm fix typo cell name,,
737,f61d62a7bc1d1acb6330106b6a1b8556a9098186,osys Bot <yosys-bot@symbioticeda.com>, 2020-08-13 00:10:08 +0000, , bump version,,
738,a74a43d85d5dd078d3cf7f1a0ab725dc90e3e456,hitequark <whitequark@whitequark.org>, 2020-08-12 20:02:18 +0000,2340, merge pull request 2340 andy knowles cxxrtl fix alu carryout cxxrtl.h fix incorrect carryout alu bit invert false,,
739,5829d16fcd9a7645ea22eee3a489499780acc79c,ndy Knowles <andy.knowles@gmail.com>, 2020-08-12 21:04:34 +0200, , cxxrtl.h fix incorrect carryout alu,,
740,97daf612cbeb24698c542d0e9574bab99dd616b7,an Ravensloft <dan.ravensloft@gmail.com>, 2020-08-12 14:55:42 +0100, , intel_alm add megafunctions nfc,,
741,1227c3681be8e6365e91e77b06dcbe58ff6c7593,ndy Knowles <andy.knowles@gmail.com>, 2020-08-12 11:32:57 +0200, , cxxrtl.h fix incorrect carryout alu bit invert false,,
742,04f6158bf2ce9a95970f1be435351786f59bed92,osys Bot <yosys-bot@symbioticeda.com>, 2020-08-10 09:30:51 +0000, , bump version,,
743,2ee0b8ebeacb8f4324545bbbc5003ddc3d96a6c5,achary Snow <zach@zachjs.com>, 2020-08-09 09:52:55 -0600, , propagate const_fold generate block branch,,
744,96ec9acf84d6eba753d6a2482b78acbf293544a5,achary Snow <zach@zachjs.com>, 2020-08-09 09:31:57 -0600, , allow display format specifier,,
745,2ab350a7b01aab8f0ed39f518720d6e6792cd6d6,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-08-09 13:53:01 +0200, , opt_clean fix module keep rule wire keep attribute force module kept presence memwr meminit cell longer force module kept,,
746,54a0c083a111efaf5e8b486cb0a6725f4eb260df,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-21 19:24:09 +0200, , remove redundant dff2dffe pas,,
747,5693386a4ec7fc05c12a6c98900e19d5b2851396,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-21 16:41:26 +0200, , remove redundant dff2dffs pas,,
748,a0e99a9f3f0a52e3a6f2000791d93b54ce116928,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-15 02:37:43 +0200, , peepopt remove redundant dffmux pattern,,
749,acd8c5c205ca9292ff5e7546cf748cb1715f1ec0,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-15 02:54:40 +0200, , remove redundant opt_rmdff pas,,
750,9a4f420b4b8285bd05181b6988c35ce45e3c979a,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-20 23:19:51 +0200, , replace opt_rmdff opt_dff,,
751,5157f5623e2795c6ec2da650a7d8b5587af50c78,ahand Kashani <sahand.kashani@gmail.com>, 2020-08-06 00:49:55 +0200, , add support real valued parameter preserve type parameter commit add support real valued parameter blackboxes additionally parameter retain type longer encoded string caveat implementation due limited knowledge yosys specifically yosys encodes bitwidths parameter value example motivate implementation choice took suppose verilog component declared following parameter parameter signed test_signed parameter test_unsigned parameter signed instantiate follows defparam inst_name .test_signed defparam inst_name .test_unsigned d35 defparam inst_name d12 peek rtlil const structure corresponding params realize parameter test_signed considered bit value since declared without width specifier even though parameter defined maximum width bit similar issue occurs parameter test_unsigned supposed take maximum bit width bit user supply bit value yosys considers value bit suppose due type defined rather definition regardless emit width user specifies generating firrtl,,
752,c1ed1c28be9bd9880cc036d13f43294bf257788b,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-08-05 21:01:20 +0200, , peeopt.shiftmul add signedness check fix 2332,,
753,b4a4cb081de717a7f6de89914f8f5ffec959b0c3,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-08-05 12:28:18 +0200, , handle output input fix 2321,,
754,e89cc9c02fc5d9ff2a6eedc524e7c0420666ac22,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-08-04 16:30:24 +0200, , peepopt.muldiv add signedness check fix 2318,,
755,daee2d967f5785c83123a1afa5b8bdcddf3da1d8,ukasz Dalek <ldalek@antmicro.com>, 2020-08-03 17:07:33 +0200, , add test subarray access array signed lukasz dalek ldalek antmicro.com,,
756,ba08c251333c0002d8cd68d515533ef0614522fd,ukasz Dalek <ldalek@antmicro.com>, 2020-07-17 14:37:44 +0200, , fix subarray access condition signed lukasz dalek ldalek antmicro.com,,
757,6e78f3a197509a12bdd5dc09244f31f13b8321fc,ukasz Dalek <ldalek@antmicro.com>, 2020-08-03 15:34:43 +0200, , test multirange unpacked array size signed lukasz dalek ldalek antmicro.com,,
758,83ddc62034dc5c7046a1ba7c5666e868b8346538,ukasz Dalek <ldalek@antmicro.com>, 2020-07-17 13:41:09 +0200, , rewrite multirange array size signed lukasz dalek ldalek antmicro.com,,
759,522788f0165899b5b73f12ee283b4c135fb86792,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-08-02 12:31:25 +0200, , techmap add support wildcards fix 1826,,
760,c3e95eb1abb35fff98111b3a98e2fa7766754552,achary Snow <zach@zachjs.com>, 2020-07-31 20:13:05 -0600,1456, fix generate scoping issue expand_genblock defers prefixing item within named sub block allow partially qualified reference local scope handle shadowing within generate block resolve generate scope reference within task function apply generate scoping genvars resolve 2214 resolve 1456,,
761,c39ebe6ae0e41cf9a84da852fa3cf9f71937a9b2,laire Wolf <claire@symbioticeda.com>, 2020-07-31 20:57:41 +0200, , bump yosys_ver signed claire wolf claire,,
762,18ad56ef416437f60d166919c1e439a234953e32,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-27 15:24:57 +0200, , add dffunmap pas used backends deal fancy type like blif smt,,
763,6cd135a5eb918d30aeaf295e3e9fab9bf73134fb,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-24 13:08:54 +0200, , opt_expr remove clkinv option make default add noclkinv option case old behavior actually useful someone,,
764,cf606998847a286a52f01d748372df396b59dd2b,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-22 13:34:11 +0200, , synth_ice40 use opt_dff main part converting ice40_dsp recognize new type created opt_dff instead trying recognize mux pattern  fsm call moved upwards pass deal dffe sdff optimization help much anyway,,
765,8501342fc5898ea1e6aadc33a27df54fa82d9107,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-22 12:27:15 +0200, , synth_xilinx use opt_dff main part converting xilinx_dsp recognize new type created opt_dff instead trying recognize pattern  fsm call moved upwards pass deal dffe sdff optimization help much anyway,,
766,4a05cad7f8a6ee57292e5360eb06305e13fc308b,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-24 17:01:26 +0200, , async2sync support type,,
767,af6623ebb86e796dfe4c122f03890e0788399af0,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-15 00:58:07 +0200, , add opt_dff pas,,
768,8fd43515c5790552e686dbad09e92db2e8d291ca,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-06-23 23:46:00 +0200, , verilog_backend add handling type,,
769,2f50c5af482d17c4702f78a1b19f75a52798b11e,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-07-29 15:41:26 +0200,2314, merge pull request 2314 yosyshq verific prevent exit yosys due stored error,,
770,cc02d58194fc6de11f625e670d23cdec814dc366,iodrag Milanovic <mmicko@gmail.com>, 2020-07-29 15:28:33 +0200, , clear last error message,,
771,dc18bf1969e3550a629ffa4722ad40758fc32535,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-29 10:00:01 +0200, , opt_expr fix handling _xnor_ cell fix 2311,,
772,773b056ffbdf8ab2ee78febd2d3029a61e526f55,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-28 02:11:29 +0200, , ffinit fortify code bit fix handling messy case involving repeatedly setting removing init bit,,
773,45e96d5d870ebe86802cd45fa76e2ff81dbf6b8c,lairexen <claire@symbioticeda.com>, 2020-07-28 14:07:26 +0200,2301, merge pull request 2301 zachjs loop error clearer loop error message,,
774,66afed6f55be9c32eb2a1eef921633b302efa9c4,lairexen <claire@symbioticeda.com>, 2020-07-28 12:56:22 +0200,2306, merge pull request 2306 yosyshq mwk equiv_induct undef equiv_induct fix assumption equiv cell undef mode,,
775,a1a0abf52afe397e11b63bfc67e82aaf7bf9f498,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-27 18:28:01 +0200, , equiv_induct fix assumption equiv cell undef mode fix equiv_induct assumed one following true defined value equal defined value undefined let valuation defined undefined defined meaningless value happens match defined value instead tighten following defined value equal defined value undefined undefined,,
776,a2fb84fd0c5f57b601b6a3c4cee0b409d74b5d21,an Ravensloft <dan.ravensloft@gmail.com>, 2020-07-26 19:28:10 +0100, , intel_alm direct m10k instantiation reverts commit,,
777,62311b7ec0fc92fd78c38dd416551d460f1647a2,an Ravensloft <dan.ravensloft@gmail.com>, 2020-07-26 19:11:55 +0100, , intel_alm increase abc9,,
778,9bcde4d82b92c02f0659714d48f3ea01aec3d1cd,lairexen <claire@symbioticeda.com>, 2020-07-26 21:34:55 +0200,2299, merge pull request 2299 zachjs arg loop avoid generating wire function args constant,,
779,58da181af913112453ea3a7a33971255feab39fe,achary Snow <zach@zachjs.com>, 2020-07-25 10:35:03 -0600, , clearer loop error message,,
780,f69daf4830b2c101cc0380a18bf5c86692888f12,achary Snow <zach@zachjs.com>, 2020-07-25 10:16:12 -0600, , allow block declaration within constant function,,
781,59c4ad8ed323a969879749b5b242ce3ed6931930,achary Snow <zach@zachjs.com>, 2020-07-24 21:18:24 -0600, , avoid generating wire function args constant,,
782,bd959d5d9ee1c0eda1921b737ba0c09dd8b2d62f,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-19 03:25:30 +0200, , async2sync refactor use ffinitvals,,
783,c9251eb26b131c0d6d21d152a9a40fc162703b64,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-19 02:28:55 +0200, , memory_dff refactor use ffinitvals,,
784,557f81cb49db6efb832c06d9e77bcdb68853af33,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-19 02:25:32 +0200, , proc_dlatch refactor use ffinitvals,,
785,31d61075219902b878ad1ff2e2d247dc33c91e60,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-19 02:19:38 +0200, , pmux2shift refactor use ffinitvals,,
786,4d9105ccb0c6d50820a32969e2f3dfa2c210cc18,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-19 02:19:23 +0200, , wreduce refactor use ffinitvals,,
787,7b1a4fc1e6cb14762d4ed99cb72c438c694e1764,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-19 02:17:31 +0200, , techmap refactor use ffinitvals,,
788,9e72be3ae8640ddb4f8eca9cc958c88c17a57c55,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-19 02:14:15 +0200, , shregmap refactor use ffinitvals,,
789,522f367db3dcd538865e7097637d25325289b561,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-19 02:07:24 +0200, , abc refactor use ffinitvals,,
790,336b8c7786469dc41c2eea761262bbc65218b269,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-19 02:06:25 +0200, , dffinit refactor use ffinitvals,,
791,1c8483b7ddfcf0f732952a4bf68b923f503da859,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-19 02:05:32 +0200, , zinit refactor use ffinitvals,,
792,e98382f6e2b1c0ac68890c6e234aa3791228791f,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-19 02:04:38 +0200, , dfflegalize refactor use ffinitvals,,
793,abe4e9e607c2d3d19e6342b78792fce1abedd78b,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-19 03:25:41 +0200, , clk2fflogic support type,,
794,0c6d0d4b5dc7c0b19bcca3f63a95b97a9df703d9,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-20 22:49:30 +0200, , satgen add support dffe sdff sdffe sdffce cell,,
795,dafe04d5590412cc8a95bee31810d96a358af3dd,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-19 03:51:05 +0200, , add utility module representing flip flop,,
796,eae2edf3e45793dd5588dd7916545581e928e5dd,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-20 23:58:00 +0200, , memory_dff recognize dff cell,,
797,022af4f0ca0c5ccf91eec1bd470ce3948b5e344a,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-19 01:59:47 +0200, , add utility module dealing init attribute,,
798,c0ad522cf668c42d35e957acc50cac2f9ebf6be1,lairexen <claire@symbioticeda.com>, 2020-07-23 18:39:42 +0200,2285, merge pull request 2285 yosyshq mwk techmap cellname techmap add special parameter,,
799,02583ad50453ec332c4745d97eca67d720f1442e,lairexen <claire@symbioticeda.com>, 2020-07-23 18:21:20 +0200,2294, merge pull request 2294 ravenslofty intel_alm add additional abc9 timing,,
800,2c6cc27af1e981d24342ad1b378ec0f6d93092f1,ahand Kashani <sahand.kashani@gmail.com>, 2020-07-23 15:17:58 +0200, , add firrtl backend support generic parameter blackbox component previous blackbox component emitted interface port generic parameter never emitted therefore impossible customize commit add support blackbox generic parameter though support provided integer string parameter type parameter double ... would result undefined behavior allows emission custom extmodule instance following extmodule instname input cin uint output combout uint output cout uint input dataa uint input datab uint input datac uint input datad uint input datae uint input dataf uint input datag uint input datah uint input sharein uint output shareout uint output sumout uint defname parameter extended_lut parameter lut_mask parameter shared_arith,,
801,4d9d90079c6e069fcba7ce04e8005285f4f237fe,an Ravensloft <dan.ravensloft@gmail.com>, 2020-07-21 13:58:38 +0100, , intel_alm add additional abc9 timing,,
802,819f1d8c20e07da66122292b90603867b78ff2d2,eith Rothman <537074+litghost@users.noreply.github.com>, 2019-08-19 08:42:09 -0700, , remove explicit_carry logic symbiflow arch defs tool chain longer need explicit_carry within yosys signed keith rothman 537074 litghost,,
803,dc07ae96774c649d23ea787e07d618670c7e93bf,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-21 15:00:54 +0200, , techmap add special parameter parameter resolve name cell mapped first user parameter synth_intel_alm quartus output requires unique preferably descriptive name passed cell parameter memory cell,,
804,57af8499dfc3c35d7327107ad30c1124c646fefd,lairexen <claire@symbioticeda.com>, 2020-07-21 14:43:33 +0200,2215, merge pull request 2215 boqwxp qbfsat solver option qbfsat smt2 smtio add solver option allow specifying smt libv2 set option ... command,,
805,42fb75c57092714fce0394817154cdd5d63e9d2b,lberto Gonzalez <boqwxp@airmail.cc>, 2020-07-20 22:09:44 +0000, , smtio emit mode start option set logic command option refer smt lib specification section 4.1.7. according spec option specified start mode solver see set logic move assert mode,,
806,654864658f17a26d760995462e57481ff81b037c,lberto Gonzalez <boqwxp@airmail.cc>, 2020-07-01 20:04:56 +0000, , smtio add support parsing yosys smt2 solver option info statement,,
807,2f786fcfacfadfba7b4080a8016c7efa3ac4bd13,lberto Gonzalez <boqwxp@airmail.cc>, 2020-06-29 04:41:18 +0000, , qbfsat add solver option option,,
808,f0379853371bfcf9217c3c0de15b3927b6f09e44,lberto Gonzalez <boqwxp@airmail.cc>, 2020-07-01 20:51:14 +0000, , smt2 add solver option option,,
809,856d40973dce06e13fcded3388562341d82c092d,lairexen <claire@symbioticeda.com>, 2020-07-20 23:06:36 +0200,2282, merge pull request 2282 yosyshq claire satunsat allow sat unsat smt solver response yosys smtbmc,,
810,3cb401db8c77035e88163b0d5d46f51a9510db77,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-20 21:43:05 +0200, , celltypes fix port name type,,
811,a207cb362cc4b682a37060f380362b23c927805e,laire Wolf <claire@symbioticeda.com>, 2020-07-20 19:35:32 +0200, , allow sat unsat smt solver response yosys smtbmc signed claire wolf claire,,
812,be6638e55bd25bc040b04e87762f3439e26989ab,lairexen <claire@symbioticeda.com>, 2020-07-20 15:23:14 +0200,2276, merge pull request 2276 yosyshq mwk satgen satgen move importcell header,,
813,f285f7b76916420b5d55a83d53a371ebe257cfb2,achary Snow <zach@zachjs.com>, 2020-07-19 20:27:09 -0600, , allow real constant function parameter,,
814,85a1bb17edca9ab105ae5e11aaa65b5a85c8fe86,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-19 00:17:02 +0200, , satgen move importcell header function hope ever getting inlined anyway speed yosys compile time,,
815,eed05953f820439178b2138cef7d53d50528354a,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-07-17 15:05:46 +0200,2275, merge pull request 2275 yosyshq mwk sf2 clkint fix sf2 emit clkint even clkbuf passed,,
816,1b95b0e570492c9ee9f221ccd362b5846a941749,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-17 15:01:45 +0200,2229, sf2 emit clkint even clkbuf passed restores pre 2229 behavior,,
817,10bc0967e270cede75e38264b48621a07387d8e3,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-07-17 14:39:31 +0200,2274, merge pull request 2274 yosyshq mwk anlogic fix anlogic fix mapping,,
818,a4f7777e9dd916d5dfb7d76e899916805e0ad334,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-17 14:03:21 +0200, , anlogic fix mapping,,
819,9a5d6e178976a43ff3f875ea8630f94b6abb64c0,lairexen <claire@symbioticeda.com>, 2020-07-16 18:33:56 +0200,2229, merge pull request 2229 ravenslofty sf2 replace sf2_iobs clkbuf iopad map,,
820,f3d7e9a1df9cef87f51c8f5a8fb0b4f47ddcb2af,lairexen <claire@symbioticeda.com>, 2020-07-16 18:30:50 +0200,2273, merge pull request 2273 whitequark write verilog always star initial verilog_backend non mode add trigger always,,
821,c49344b262b455bf03239a5bc7453f0706cc45d8,lairexen <claire@symbioticeda.com>, 2020-07-16 18:28:24 +0200,2272, merge pull request 2272 whitequark write verilog verilog_backend add option make filename .sv work,,
822,910f4213247a69e1214aac70a552eec0a21d4275,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-07-16 18:07:58 +0200,2238, merge pull request 2238 yosyshq mwk dfflegalize anlogic anlogic use dfflegalize,,
823,b74eb598bc7dbf76d3308155a709325b820c4e99,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-07-16 18:07:41 +0200,2226, merge pull request 2226 yosyshq mwk nuke efinix gbuf efinix nuke efinix_gbuf favor clkbufmap,,
824,128522f1737fc45dcc107381a167e59a79a48595,hitequark <whitequark@whitequark.org>, 2020-07-16 11:26:31 +0000, , verilog_backend non mode add trigger always commit affect translation rtlil process limited support due event driven nature verilog process like reg always  may never execute fixed systemverilog code using always_comb instead always verilog 2001 option limited commit implement following workaround reg init reg always begin init begin end  end fix 2271,,
825,d9f680b2363aded426465fd189910e0072228fee,hitequark <whitequark@whitequark.org>, 2020-07-16 10:34:21 +0000, , verilog_backend add option make filename .sv work see 2271,,
826,a87e338381507b372bb4ad6fad6ad959e0139649,hitequark <whitequark@whitequark.org>, 2020-07-16 09:48:10 +0000,2270, merge pull request 2270 whitequark cxxrtl fix typo cxxrtl fix typo,,
827,cb757b28b4078d19a31361b1f57f5f32595c4523,hitequark <whitequark@whitequark.org>, 2020-07-15 19:20:33 +0000,2269, merge pull request 2269 yosyshq claire bisonwall use bison wall werror verilog front end,,
828,51ee0b683fc7064fa5a400d7fa642464fc942ec3,laire Wolf <claire@symbioticeda.com>, 2020-07-15 11:57:31 +0200, , treat bison warning error verilog front end signed claire wolf claire,,
829,7a79843cc394f59bdd40473a823c7f60c87d3fa6,laire Wolf <claire@symbioticeda.com>, 2020-07-15 11:54:28 +0200, , use precedence signed claire wolf claire,,
830,24540291c7b3b42518dfbea9ec59c9b681d0e54e,laire Wolf <claire@symbioticeda.com>, 2020-07-15 00:04:23 +0200, , fix bison warning missing empty signed claire wolf claire,,
831,1f4e452609690dec76b2d2cb0c2459d6d8ecfe46,laire Wolf <claire@symbioticeda.com>, 2020-07-15 00:04:04 +0200, , run bison wall verilog front end signed claire wolf claire,,
832,021ce8e59646ed9a6dff4447e11cceae9d3e615c,lairexen <claire@symbioticeda.com>, 2020-07-15 11:49:09 +0200,2203, merge pull request 2257 antmicro fix conflict restore 2203 2244 fix parser conflict,,
833,02c071888b4b2a26db5653609bb60e6c3f5c366f,amil Rakoczy <krakoczy@antmicro.com>, 2020-07-15 10:15:13 +0200, , add missing semicolon signed kamil rakoczy krakoczy antmicro.com,,
834,61a7ec4768a3d0d0c8875bb4d9b6160f8697c0d6,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-15 02:30:25 +0200, , opt_merge dedup one use cell type list,,
835,a786091b469b1327f9676745370b2e67b1c35023,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-03 00:22:28 +0200, , achronix use dfflegalize,,
836,a5cf000377269fff41dfd6410fb113fd89373689,hitequark <whitequark@whitequark.org>, 2020-07-14 16:10:30 +0000, , cxxrtl fix typo nfc,,
837,3050454d6e80ddb7603f7d5cc117b440a6bd8ab8,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-03 00:22:44 +0200, , anlogic use dfflegalize,,
838,3209c0762a560d68ce7aef00942a8b3e440d5a61,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-05 04:02:42 +0200, , intel use dfflegalize,,
839,a3a90f6377f251d3b6c5898eb1543f8832493bb8,ofty <dan.ravensloft@gmail.com>, 2020-07-13 14:08:52 +0100, , revert intel_alm direct m10k instantiation reverts commit,,
840,38b814b525d9d3abbfea060a8156b64b15aa7cf3,hitequark <whitequark@whitequark.org>, 2020-07-13 02:44:36 +0000,2263, merge pull request 2263 whitequark cxxrtl capi eval commit cxxrtl expose eval commit via api,,
841,5349a922e4943313b322889e4bbc05b05ef48610,hitequark <whitequark@whitequark.org>, 2020-07-12 23:34:18 +0000, , cxxrtl expose eval commit via api,,
842,347dd01c2f7dff6e8222c5f9d360f84a17c937b5,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-12 17:54:07 +0200, , xilinx fix srl regression standard yosys cell xilinx_srl work _dff_ _dffe_ get upgraded _sdffe_ dfflegalize point xilinx_srl called non abc9 fix running ff_map.v first resulting fdre cell handled correctly,,
843,b33744b03ab8c8188e45656722d4a28c173ec67c,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-12 15:38:51 +0200, , proc_dlatch remove init value combinatorial process fix 2258,,
844,240351c44ecadc3a5c67b298568a04373883eca5,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-12 15:39:40 +0200, , dfflegalize gather init value wire skipping non selected wire unsound obvious way,,
845,eef0ec6aed782363c833cd378a158ca60d9d9314,lairexen <claire@symbioticeda.com>, 2020-07-10 19:07:50 +0200,2256, merge pull request 2256 yosyshq claire fix2241 add ast_edge support astnode detect_latch,,
846,f9ed09423e5fb0b880d895d91ec51c61ffb04213,laire Wolf <claire@symbioticeda.com>, 2020-07-10 18:41:13 +0200,2241, add ast_edge support astnode detect_latch fix 2241 signed claire wolf claire,,
847,d77b3305d83f6877f2177daecab658067659f4ce,amil Rakoczy <krakoczy@antmicro.com>, 2020-07-10 14:56:14 +0200, , fix conflict commit fix conflict introduced commit 6f9be93 signed kamil rakoczy krakoczy antmicro.com,,
848,0ffaddee5e6422c74fd002f9b1272cfe40839a13,amil Rakoczy <krakoczy@antmicro.com>, 2020-07-10 10:14:31 +0200, , fix conflict commit fix conflict introduced commit 7e83a51 parameter logic already defined part rule signed kamil rakoczy krakoczy antmicro.com,,
849,de649b91943816149e28a49acb4718e41be2589f,amil Rakoczy <krakoczy@antmicro.com>, 2020-07-10 09:59:48 +0200,2203, revert revert 2203 2244 reverts commit,,
850,7dc0439de426483013a445122643e930b0bd0fa2,an Ravensloft <dan.ravensloft@gmail.com>, 2020-07-04 21:20:26 +0100, , sf2 replace sf2_iobs clkbuf iopad map,,
851,c0bcbe1f6254f050207a91506a63aa9d784bd8d6,hitequark <whitequark@whitequark.org>, 2020-07-09 20:17:19 +0000,2255, merge pull request 2255 whitequark bison werror conflict verilog_parser turn conflict hard error,,
852,0e9b889b77454ce8bcee47e73ed9b79f9b31771f,hitequark <whitequark@whitequark.org>, 2020-07-09 20:17:12 +0000,2254, merge pull request 2254 whitequark cxxrtl extern cxxrtl add missing extern,,
853,edbaf2fdf667d2d0d2bd7a5f9a8ae086b13b02ae,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-02 18:22:29 +0200, , sf2 use dfflegalize,,
854,dc35ef05f93bf634e7f158869af48707233505e2,hitequark <whitequark@whitequark.org>, 2020-07-09 19:36:39 +0000, , verilog_parser turn conflict hard error fix 2253,,
855,9c120b89ace6c111aa4677616947d18d980b9c1a,hitequark <whitequark@whitequark.org>, 2020-07-09 18:13:04 +0000,2203, revert 2203 2244 reverts commit reverts commit reverts commit reverts commit reverts commit,,
856,ab59e33b2bb690ef02dabfc42fffd752c6a6e864,hitequark <whitequark@whitequark.org>, 2020-07-09 17:52:52 +0000, , cxxrtl add missing extern bug hidden header generated,,
857,f313211c3232a805b63687e04fdbe541ef76f5dd,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-06-23 18:51:51 +0200, , xilinx use dfflegalize,,
858,7ed9d189079135ef53e8a19a5e3a38e240994103,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-02 18:22:43 +0200, , dfflibmap refactor use dfflegalize internally,,
859,68babb2ae4cf86e099f28ada45f7e86b37405a4c,ucas Castro <lcbc.lucascastro@gmail.com>, 2020-07-09 13:50:26 -0300,2251, fix issue 2251 2252 fix 2251 yosysjs referenceerror _memset defined add _memset emcc makefile,,
860,32d2cc8c285682c3d9613ea0f116679c816b7ac1,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-04 23:09:00 +0200, , clkbufmap improve input pad handling allow inserting input pad cell insert usual buffer input pad already act buffer,,
861,802671b22edbedda593d4c256423975786c581a3,lairexen <claire@symbioticeda.com>, 2020-07-09 18:39:30 +0200,2244, merge pull request 2244 antmicro logic add logic type support parameter,,
862,03e28f7ab43116cd4f7fed0e37647637a4d8eda0,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-07 14:22:04 +0200, , clk2fflogic consistently treat async control signal negative hold fix dfflegalize equivalence check break others strongly suspect others due bad support multiple async input proc particular lack proper support dlatchsr sketchy circuit dffsr control input,,
863,e9c2c1b7175604acd4285800c441c4bd1d676f9d,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-06 22:52:05 +0200, , dfflegalize add special support const latch created opt_dff optimizing adff const clock make dfflegalize opposite transform dlatches would otherwise unimplementable,,
864,000fd08198487cd1d36e65e4470f4b0269c23a2b,hitequark <whitequark@whitequark.org>, 2020-07-07 22:46:37 +0000,2246, merge pull request 2246 yosyshq mwk dfflegalize typo dfflegalize typo fix,,
865,943147b768bbaa47933f002477790df43ba462c9,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-07 15:00:52 +0200, , dfflegalize typo fix,,
866,d5e5d9652738a7d3a4e46a9a6825704957b42919,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-03 00:23:32 +0200, , efinix use dfflegalize,,
867,c73ebeb90efcce503081db4322b283383247fe99,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-03 00:23:18 +0200, , gowin use dfflegalize,,
868,b422f2e4d0b8d5bfa97913d6b9dee488b59fc405,amil Rakoczy <krakoczy@antmicro.com>, 2020-07-06 09:05:34 +0200, , add logic param integer bad syntax test signed kamil rakoczy krakoczy antmicro.com,,
869,7e83a51fc96495c558a31fc3ca6c1a5ba4764f15,ukasz Dalek <ldalek@antmicro.com>, 2020-05-18 21:02:19 +0200, , support logic typed parameter signed lukasz dalek ldalek antmicro.com,,
870,09ecb9b2cf3ab76841d30712bf70dafc6d47ef67,an Ravensloft <dan.ravensloft@gmail.com>, 2020-06-11 22:25:04 +0100, , intel_alm direct m10k instantiation,,
871,af54b8bc6123f6e90a97268624b84ac270dc1879,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-05 22:21:59 +0200, , naming fix,,
872,7f45cab27af410df5ca3b737cbed03c17c589206,an Ravensloft <dan.ravensloft@gmail.com>, 2020-04-01 01:07:30 +0100, , synth_gowin abc9 support add abc9 support synth_gowin drastically improving synthesis quality,,
873,0d4c2f0a65de2fccd767a56b9698be3d913fdd9f,an Ravensloft <dan.ravensloft@gmail.com>, 2020-07-05 18:53:14 +0100, , intel_alm add cyclone test,,
874,b5f3b70cfeed9421e6d0daa3a1ef968b2b670bc2,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-05 18:50:25 +0200,2236, merge pull request 2236 yosyshq mwk dfflegalize ice40 ice40 use dfflegalize,,
875,372521ca56c2ca27bb562098aa65b4e457959e77,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-03 00:23:03 +0200, , ecp5 use dfflegalize,,
876,0cb6725b6eedabe6e50a7101ce4e817d1943f725,hitequark <whitequark@whitequark.org>, 2020-07-05 15:53:41 +0000,2227, merge pull request 2227 ravenslofty ccache add option use ccache building,,
877,90b89e5ebc70afcc0b4b039d64a0b5bddc16e653,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-05 12:02:31 +0200,2232, merge pull request 2232 yosyshq mwk gowin sim init gowin fix init value sim library,,
878,f3f55ae7c28628892a9c4d40711251c5784ca997,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-05 04:57:24 +0200, , dfflegalize prefer mapping dff sdff adff ensures sync async ffs available abc9 involved sync ffs used thus remain available sequential synthesis,,
879,7afcb72c98620adaace7cc9622c4d577668f9426,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-05 00:55:38 +0200, , opt_expr fix crash mul optimization zero removed fix 2221,,
880,b004f0901873962ba4a6fd3e12c7bc0cc1e04032,an Ravensloft <dan.ravensloft@gmail.com>, 2020-04-25 17:25:59 +0100, , intel_alm dsp inference,,
881,1fc8c3a0d1b2e78c7c12123674732d516a0f5a9b,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-03 00:21:24 +0200, , ice40 use dfflegalize,,
882,9beed4d771359f1757682cedf5a1175db3408959,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-05 03:03:48 +0200, , gowin fix init value sim library,,
883,01772dec8c13fb331df439319f4619b6292d6409,an Ravensloft <dan.ravensloft@gmail.com>, 2020-07-04 19:39:40 +0100, , gowin replace determine_init setundef,,
884,3ca2de0f772b3f08f2169f6b93518c8a94ffb23a,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-01 03:31:34 +0200, , synth_intel_alm use dfflegalize,,
885,7d5828a70635e3934300c15b5b6a89430a0f0355,an Ravensloft <dan.ravensloft@gmail.com>, 2020-07-04 19:59:39 +0100, , add option use ccache building,,
886,6b0ac04698d62c33bcf9309d9f69d09b7b614c1e,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-07-04 20:49:28 +0200, , efinix nuke efinix_gbuf favor clkbufmap,,
887,c6765443fdb57938418fb2b80bf56cda0e7d229b,an Ravensloft <dan.ravensloft@gmail.com>, 2020-05-28 11:33:19 +0100, , improve mistral_ff specify rule authored eddie hung eddie fpgeh.com,,
888,52fbaeca07a5d8d0a3776d56665dc3bdaadf96b4,ddie Hung <eddie@fpgeh.com>, 2020-05-27 12:49:16 -0700, , test update fsm.ys resource count suspect map set ordering techmap fixed 1862,,
889,27a9d1b6e68a2d8c6db03524fff8fa832a7b6583,ddie Hung <eddie@fpgeh.com>, 2020-05-27 09:37:57 -0700, , abc9 techmap abc9_flop module,,
890,2bdced0d68f3f3a1ea43741c49435d482698a8ca,ddie Hung <eddie@fpgeh.com>, 2020-05-26 08:38:11 -0700, , intel_alm compose mistral_ff,,
891,0ba79feb6f0b77120f113dec268908bf25306581,ddie Hung <eddie@fpgeh.com>, 2020-05-26 08:37:26 -0700, , abc9 techmap user design allow abc9_flop module composed primitive,,
892,3db3e1e1491b426766f1da87e1da840f3fa46278,ddie Hung <eddie@fpgeh.com>, 2020-05-25 15:15:20 -0700, , intel_alm add prefix,,
893,83cde2d02ba06bbd4014858983ac324bf44cb6c6,an Ravensloft <dan.ravensloft@gmail.com>, 2020-05-23 12:52:13 +0100, , intel_alm abc9 sequential optimisation,,
894,a9b61080a409d3ad2c8ff4a9bbef9ba1c9c1d194,upert Swarbrick <rswarbrick@gmail.com>, 2020-07-03 11:12:03 +0100, , add newlines help text dfflegalize think probably missed accident spotted gcc spit lot message like pass techmap dfflegalize.cc 114 warning zero length gnu_printf format string wformat zero length 114 log  tell gcc first argument log look like printf control string log.h zero length string trigger warning,,
895,3d8d98d7093aa92f858a98d21a82cd453d8481dc,lairexen <claire@symbioticeda.com>, 2020-07-02 17:50:22 +0200,2132, merge pull request 2132 yosyshq eddie verific_initial verific rewrite initial assume asserts prior elaboration,,
896,e4b9e64d1b356b690140dd41d836bc4d5c368234,lairexen <claire@symbioticeda.com>, 2020-07-02 17:48:37 +0200,2208, merge pull request 2208 boqwxp qbfsat cleanup qbfsat cleanup refactoring,,
897,5428666151be2010a7f5aa3d588dc88306dde354,lairexen <claire@symbioticeda.com>, 2020-07-02 17:46:11 +0200,2186, merge pull request 2186 yosyshq mwk dfflegalize add dfflegalize pas,,
898,d3422f8a5e77a472d900f5cdd4066b848839a68f,lairexen <claire@symbioticeda.com>, 2020-07-02 17:43:48 +0200,2211, merge pull request 2211 yosyshq mwk fix fmcombine fmcombine use master cell type list,,
899,5dbf91847a79b5e2639078c1cbdbfadcbe439ea0,lairexen <claire@symbioticeda.com>, 2020-07-02 17:43:34 +0200,2210, merge pull request 2210 yosyshq mwk fix opt_merge opt_merge use master type list,,
900,5d740ec4b45bcf9c25e4314830f39fee8f1c39f9,lairexen <claire@symbioticeda.com>, 2020-07-02 17:43:10 +0200,2195, merge pull request 2195 yosyshq mwk manual gate add gate type manual,,
901,56f98b9e3d9489503b11e3a406bc3a81c6feb62c,lberto Gonzalez <boqwxp@airmail.cc>, 2020-06-30 07:00:14 +0000, , qbfsat remove useless comment ifndef guard,,
902,3345d39e6f159c2ae76ddff71d7db2b14a3e535c,lberto Gonzalez <boqwxp@airmail.cc>, 2020-06-30 06:57:45 +0000, , qbfsat specify default value option help message,,
903,95e801681146eef6fce177e84701cddf1b822e23,lberto Gonzalez <boqwxp@airmail.cc>, 2020-06-29 23:01:56 +0000, , qbfsat clean external executable command line update temporary directory name,,
904,8cd60be654c60b1242ea7fc166b2f1a18c1a59c5,lberto Gonzalez <boqwxp@airmail.cc>, 2020-06-29 22:06:43 +0000, , qbfsat clean refactor data structure qbfsat.h,,
905,7450ee7f8a547aa72d3afa0638af2190cc52c6a9,lairexen <claire@symbioticeda.com>, 2020-07-01 16:41:32 +0200,2203, merge pull request 2203 antmicro fix grammar signed macro grammar update,,
906,8ce4f8790ecf33f7df19e0fb54a749abe026831d,lairexen <claire@symbioticeda.com>, 2020-07-01 16:40:20 +0200,2179, merge pull request 2179 splhack static cast support systemverilog static cast,,
907,b1707407a0912fe44ecf83f6f8e64b13a1c4daee,lairexen <claire@symbioticeda.com>, 2020-07-01 16:35:27 +0200,2138, merge pull request 2138 boqwxp qbfsat oflag qbfsat add 012 option control pre solving simplification abc,,
908,2b0f6e24e24770b6bab2180bb2c6cc560eb8ec5a,lairexen <claire@symbioticeda.com>, 2020-07-01 16:34:32 +0200,2206, merge pull request 2206 boqwxp qbfsat fix name specialization qbfsat fix name based hole specialization,,
909,6b42819a37a02ee4cc0724f54cbbd3ac996ca0a8,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-06-30 15:30:59 +0200, , dfflegalize add test,,
910,e3564b4502b05f58e6e9d9fc96603dd8a5a0b2d2,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-06-23 14:36:34 +0200, , add dfflegalize pas,,
911,7c91f13f51c6c93dbece0eed91977241b7c346df,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-06-30 21:07:17 +0200, , fmcombine use master cell type list,,
912,77b15dd8e9262f5db6a8154f7ad75a2540e58c60,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-06-30 20:57:35 +0200, , opt_merge use master type list,,
913,9d658a19708b99288bed2d8c8da3a2fe987a21b3,lairexen <claire@symbioticeda.com>, 2020-06-30 17:38:49 +0200,2136, merge pull request 2136 zachjs master allow constant function call loop generate case,,
914,3fb5b4fd8a04179a95b14384a4fd34e87ef7e8e6,lairexen <claire@symbioticeda.com>, 2020-06-30 17:12:51 +0200,2199, merge pull request 2199 yosyshq mmicko sim_memory sim error memrd memwr detected,,
915,275cee71f6cc3b824bc2bdf2d13ad9f58768721b,lairexen <claire@symbioticeda.com>, 2020-06-30 17:11:13 +0200,2201, merge pull request 2201 yosyshq use macro fix assertion,,
916,79d81b7f4f7dc50524eeac38bbcfdbff5394ccd9,lairexen <claire@symbioticeda.com>, 2020-06-30 17:05:51 +0200,2209, merge pull request 2209 yosyshq verific_update update verific api version check,,
917,817ae04ee0c445efaf83e9847d4956f2dae0d857,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-06-30 15:31:12 +0200, , simcells fix reset polarity _dlatch_ cell,,
918,561890c4e85932b89cb1043a0767dcec6da5993c,iodrag Milanovic <mmicko@gmail.com>, 2020-06-30 12:13:13 +0200, , update verific api version check,,
919,83c595aaacb9617aa00439626f2ea5bf9777c7e9,lberto Gonzalez <boqwxp@airmail.cc>, 2020-06-30 05:47:03 +0000, , qbfsat add 012 option control pre solving simplification abc thanks mwk gate mapping part abc script authored marcelina koå cielnicka mwk 0x04.net,,
920,f544a2cc84f8ec20ad1d86208788bdd8cebcc284,lberto Gonzalez <boqwxp@airmail.cc>, 2020-06-30 01:53:21 +0000, , qbfsat fix name based hole specialization look unique connection containing module anyconst port sigbit use connection found fall back using name anyconst port sigbit,,
921,f7fdd99e45de5330b8f0cbb183c7b6e2ccc274b7,hitequark <whitequark@whitequark.org>, 2020-06-30 00:08:08 +0000,2205, merge pull request 2205 whitequark fix 2204 techmap drop attribute replaced cell,,
922,a97c13f0cab8ce7b30a171676ce2752caf37487c,hitequark <whitequark@whitequark.org>, 2020-06-29 23:14:13 +0000, , techmap drop attribute replaced cell introduced fix 2204,,
923,27cec16cda7d10e94931b25711358da2b382fdbf,achary Snow <zach@zachjs.com>, 2020-06-26 19:52:36 -0700, , allow constant function call loop generate case,,
924,4160acc0b19532d50435abbc66bd2f6aab9473b6,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-06-29 15:16:29 +0200,2200, merge pull request 2200 yosyshq mmicko fix_expose expose pas fix,,
925,405b4e97a1302340e648b06cc8a1bb11e34db806,iodrag Milanovic <mmicko@gmail.com>, 2020-06-29 14:45:49 +0200, , give error option exclusive,,
926,0545a042f363efe1c1543d2b85269efe394c830f,iodrag Milanovic <mmicko@gmail.com>, 2020-06-29 14:42:48 +0200, , cleanup,,
927,7860fb628f76c82bf30f6847809d8a8f79a4ff00,hitequark <whitequark@whitequark.org>, 2020-06-29 12:34:09 +0000,2197, merge pull request 2197 xiretza test_cell shift test_cell generate directional shift b_signed,,
928,5aae9360444448dd444b414db46a327c980c2d7a,iodrag Milanovic <mmicko@gmail.com>, 2020-06-29 13:18:13 +0200, , use macro fix assertion,,
929,87717d67d1bf24e0fa120a16dda71a47b33fa347,iodrag Milanovic <mmicko@gmail.com>, 2020-06-29 11:56:43 +0200, , expose pas fix,,
930,48b6d3272c3f6ebf1ee1aab3a8abeb5017519b82,iodrag Milanovic <mmicko@gmail.com>, 2020-06-29 10:33:39 +0200, , sim error memrd memwr detected,,
931,e2cfe57eddce6708ca67692131dc7e7f89bdd049,iretza <xiretza@xiretza.xyz>, 2020-06-28 21:30:16 +0200, , test_cell generate directional shift b_signed made explicit error e97e33d kernel require b_signed shl sshl shr sshr,,
932,2db270cbc7e0884124ca9efdc1e9e4716885c85c,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-06-26 20:57:39 +0200, , add latch manual,,
933,80a0cf9bb8d4bdd46a40b589567bc88618f88283,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-06-26 17:16:00 +0200, , add gate type manual,,
934,b822beb1b2e667459f4864b759b7f4d82a064354,iodrag Milanovic <mmicko@gmail.com>, 2020-06-26 20:11:01 +0200, , fix crash verific frontend,,
935,76a34dc5f3a60c89efeaa3378ca0e2700a8aebd2,amil Rakoczy <krakoczy@antmicro.com>, 2020-06-26 15:35:35 +0200, , add signed unsigned test signed kamil rakoczy krakoczy antmicro.com,,
936,6f9be939bd7653b0bdcae93a1033a086a4561b68,ukasz Dalek <ldalek@antmicro.com>, 2020-06-01 15:25:24 +0200, , parse macro call attached semicolon empty expression signed lukasz dalek ldalek antmicro.com,,
937,7cb56f34b06de666935fbda315ce7c7bd45048b3,ukasz Dalek <ldalek@antmicro.com>, 2020-05-18 21:01:16 +0200, , fix integer signing grammar commit fix signed unsigned grammar parameter defined lrm a2.2.1 example correct parameter parameter integer signed parameter integer unsigned example incorrect parameter parameter signed integer parameter unsigned integer signed lukasz dalek ldalek antmicro.com signed kamil rakoczy krakoczy antmicro.com,,
938,3840cfc016cb3b7f408b4b56c30911089218e6a8,hitequark <whitequark@whitequark.org>, 2020-06-26 08:48:15 +0000,2193, merge pull request 2193 whitequark cxxrtl help text cxxrtl update help text,,
939,a746c4b605f489153f5e315cdec36c2be81355f4,hitequark <whitequark@whitequark.org>, 2020-06-26 08:30:44 +0000, , cxxrtl update help text,,
940,12c016ebdc61d3eba681579e7b0b4d81672e498f,hitequark <whitequark@whitequark.org>, 2020-06-26 07:30:27 +0000,2188, merge pull request 2188 antmicro missing operator add logic assignment operator,,
941,d6bdc09422e89c30207810cf00021b9ea37991e7,hitequark <whitequark@whitequark.org>, 2020-06-26 07:29:24 +0000,2189, merge pull request 2189 antmicro optional label add support optional label,,
942,c7d71f436d822bbbe3cda118591ed2b33eae3a7f,lairexen <claire@symbioticeda.com>, 2020-06-25 18:21:51 +0200,2168, merge pull request 2168 whitequark assert unused exprs use ignore expression provided log_assert ndebug build,,
943,21209d632e62983d008e121c6ffcf2815d2ae4d8,lairexen <claire@symbioticeda.com>, 2020-06-25 18:18:09 +0200,2135, merge pull request 2135 boqwxp qbfsat timeinfo log qbfsat also include child process usage query report time call qbf sat solver,,
944,fb6441731a03f8156821bdcfa6e08542951ac3f1,lairexen <claire@symbioticeda.com>, 2020-06-25 18:14:17 +0200,2093, merge pull request 2093 boqwxp qbfsat bugfixes qbfsat multiple bugfixes,,
945,7d795d6fc7e81276c749300ded681c6d20a933b8,lairexen <claire@symbioticeda.com>, 2020-06-25 16:40:30 +0200,2192, merge pull request 2192 yosyshq verific import attribute net bus,,
946,39c39848a21dc4f4a2c3b17842d854047ba6c16f,amil Rakoczy <krakoczy@antmicro.com>, 2020-06-25 14:20:47 +0200, , add sub assign assign test signed kamil rakoczy krakoczy antmicro.com,,
947,470df03f3d6731f0b784ceb4e1b05c8583b230a8,amil Rakoczy <krakoczy@antmicro.com>, 2020-06-25 14:17:41 +0200, , move combined assign test single file signed kamil rakoczy krakoczy antmicro.com,,
948,539087f417e08c56e47b8289ec65d418f7d14792,amil Rakoczy <krakoczy@antmicro.com>, 2020-06-25 13:29:06 +0200, , support missing sub assign assign operator signed kamil rakoczy krakoczy antmicro.com,,
949,4aec50a863b72b461352b84b15bdb9978c229db9,iodrag Milanovic <mmicko@gmail.com>, 2020-06-25 09:18:53 +0200, , optimization item attribute,,
950,f6d06c9f7b01641a657a9f69ef8ce9cb263ff47b,amil Rakoczy <krakoczy@antmicro.com>, 2020-06-24 14:38:03 +0200, , add xor assignment test signed kamil rakoczy krakoczy antmicro.com,,
951,a4b4c22c962e2971a093da9cf2364ec19050dd32,ukasz Dalek <ldalek@antmicro.com>, 2020-06-23 18:50:50 +0200, , support missing xor assign operator signed lukasz dalek ldalek antmicro.com,,
952,a8750b496e0bf7943abab813531cc3fba9b60352,ukasz Dalek <ldalek@antmicro.com>, 2020-06-19 20:46:38 +0200, , support optional label end package definition signed lukasz dalek ldalek antmicro.com,,
953,3b81a1b80926138cf0c3fe6d88818b689be3121c,ukasz Dalek <ldalek@antmicro.com>, 2020-05-19 16:58:48 +0200, , support optional label end module definition signed lukasz dalek ldalek antmicro.com,,
954,a5ca4eeefb13c24042bae36ea8f640b5529efd93,amil Rakoczy <krakoczy@antmicro.com>, 2020-06-24 11:45:38 +0200, , add assignment plus assignment test signed kamil rakoczy krakoczy antmicro.com,,
955,22408f24c7d9c8a648e854fad01aff37a0f9fbd9,amil Rakoczy <krakoczy@antmicro.com>, 2020-06-03 16:44:02 +0200, , add plus assignment operator signed kamil rakoczy krakoczy antmicro.com,,
956,416a66aee822c999a28f580cbcdb24cdf4e73a13,amil Rakoczy <krakoczy@antmicro.com>, 2020-06-03 13:51:57 +0200, , add assignment operator signed kamil rakoczy krakoczy antmicro.com,,
957,f993d1875565c329689815a3bf63c6db76774c15,iodrag Milanovic <mmicko@gmail.com>, 2020-06-24 11:01:06 +0200, , verific import attribute net bus well,,
958,0835a86e30fc2a934f5e6c96b28c90b59654ed92,hitequark <whitequark@whitequark.org>, 2020-06-24 05:40:01 +0000,2185, merge pull request 2185 yosyshq mwk cxxrtl type cxxrtl add support new type,,
959,cb9a8ad0f2a542472e42d961b47b477bd127beb7,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-06-24 02:15:08 +0200, , cxxrtl add support new type,,
960,8f12c5b063a458ac5f751f54651baebd84006307,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-06-23 23:16:43 +0200, , simplemap fix dffsre mapping,,
961,2a59cd9ed0c6d4ddf19fc735682fa236018bcf2c,lairexen <claire@symbioticeda.com>, 2020-06-23 20:25:52 +0200,1818, merge pull request 1818 yosyshq mwk new type add new type library,,
962,88e7f90663f440b24d97a65804ee23b1d82dbed7,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-06-23 17:25:46 +0200, , update dff2dffe dff2dffs zinit new type,,
963,e71d82759029470663037eb299791d03fef83287,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-06-23 15:39:25 +0200, , add add function new type,,
964,832acc86483bf8a61d66bee6f04385ad948902a5,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-04-09 03:55:56 +0200, , add new type simplemap,,
965,119f79d8b9c5aa22d0c48748c1f01b1cdee892d3,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-04-09 00:26:17 +0200, , add support new type opt pass,,
966,b0bee396a8edec360616b68e97a3bd373b700b26,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-04-08 21:42:50 +0200, , add new builtin type new type include ffs async reset enable adffe _dffe_ ffs sync reset sdff _sdff_ ffs sync reset enable reset priority sdffs _sdffe_ ffs sync reset enable enable priority sdffce _sdffce_ ffs async reset set enable dffsre _dffsre_ latch reset set adlatch _dlatch_ new type actually used anywhere yet left future commits,,
967,8c4cb1885b2cb6b7b26d7b9b7113e174c0eefffd,hitequark <whitequark@whitequark.org>, 2020-06-22 17:01:59 +0000,2182, merge pull request 2182 whitequark update abc update abc,,
968,778332384ab53f4d03f0f8f871895140e7eaef23,hitequark <whitequark@whitequark.org>, 2020-06-22 14:18:07 +0000, , update abc,,
969,97f3a7fc30b94165c4e2f3c4c741add850b7b675,hitequark <whitequark@whitequark.org>, 2020-06-22 00:10:25 +0000,2181, merge pull request 2181 whitequark minisat wasm signal minisat add missing include guard wasi,,
970,21d44ebec7dbdd55709dd52f6d940ce8c55cb423,hitequark <whitequark@whitequark.org>, 2020-06-21 21:26:21 +0000, , minisat add missing include guard wasi including signal.h used allowed wasi mistake error since sdk,,
971,692ec5fc9dc3e86d1e29866123a40c31c7a73e29,hitequark <whitequark@whitequark.org>, 2020-06-21 15:19:23 +0000,2180, merge pull request 2180 xiretza pyosys override pyosys use override keyword binding,,
972,a367281d30c2fbb3c942ce82440e78bbafeedc5d,iretza <xiretza@xiretza.xyz>, 2020-06-21 16:27:33 +0200, , pyosys use override keyword binding 7191dd16 dropped ys_override macro still generated python binding generator resulting error like compiled enable_pyosys kernel 350 error expected end member declaration 350 virtual void help ys_override   kernel 350 error ys_overrideâ doe name type 350 virtual void help ys_override ,,
973,28c2dd470b085f0be83ce1c55a687638bb31a75d,lberto Gonzalez <boqwxp@airmail.cc>, 2020-06-10 18:21:07 +0000, , log remove unused _posix_timers branch query,,
974,a564cc806f2e710b9cbb8365fd63587351bf3040,lberto Gonzalez <boqwxp@airmail.cc>, 2020-06-07 07:45:24 +0000, , log qbfsat include child process time query report time call qbf sat solver,,
975,62a9e62a1bc016122c2224bb157e86d8dbad5613,lberto Gonzalez <boqwxp@airmail.cc>, 2020-06-09 21:44:45 +0000, , qbfsat simplify solution recovery parsing tweak solution regexes,,
976,e1fedf054ec266be7bdc6897cc5c1fe66e4fafb1,lberto Gonzalez <boqwxp@airmail.cc>, 2020-06-09 21:31:58 +0000, , qbfsat avoid instantiating attrobject directly authored claire wolf claire,,
977,08cede46691e65e09a69e964cd51261d327d0522,lberto Gonzalez <boqwxp@airmail.cc>, 2020-06-09 05:27:09 +0000, , qbfsat simplify solution format replace sigbit str log_signal authored claire wolf claire,,
978,4ab41c64359ea487e74b3c4901525ad155f11ec1,lberto Gonzalez <boqwxp@airmail.cc>, 2020-05-26 23:12:15 +0000, , qbfsat fix three bug infinite loop optimization procedure first solution found maximizing zero signed ness issue maximizing erroneously entering bisection mode wire optimize,,
979,a3d1f8637a8a9a97e3152fea1ceae23f798f54d8,lberto Gonzalez <boqwxp@airmail.cc>, 2020-05-22 04:48:33 +0000, , qbfsat use bit precise mapping hole value wire robust hole spec writing specializing solution file,,
980,992d694d39db859bd7b554126881be69f3cfcd2e,hitequark <whitequark@whitequark.org>, 2020-06-21 02:05:12 +0000,2177, merge pull request 2177 boqwxp dict iterator jump hashlib rtlil add operator operator dict iterators,,
981,429d37ff41b5a058fdd0b70f23a55170a973c369,azuki Sakamoto <sakamoto@splhack.org>, 2020-06-19 19:09:43 -0700, , static cast simplify,,
982,6bf75be73bc0767b5df9e3fa33a58cfe6aae9f89,azuki Sakamoto <sakamoto@splhack.org>, 2020-06-14 15:26:47 -0700, , static cast add test,,
983,185bbbe681d02874796e70a1ee147f4b8dca6cbb,azuki Sakamoto <sakamoto@splhack.org>, 2020-06-14 15:15:59 -0700,535, static cast support changing size signedness support systemverilog static cast size signedness type supposted yet fix 535,,
984,d71a9badda20d48bcd4031f030d2d0901f837261,lberto Gonzalez <boqwxp@airmail.cc>, 2020-06-19 20:57:27 +0000, , dict remove guard past end iterators might mask problem static analysis authored whitequark whitequark whitequark.org,,
985,338ecbe02f8bb3cc4d69de1445c7f398a814b4e4,hitequark <whitequark@whitequark.org>, 2020-06-19 19:57:25 +0000,2178, merge pull request 2178 boqwxp design select rtlil add design select selecting whole module,,
986,3ccdab940cd054d996a5ce94010918edd782cae0,lberto Gonzalez <boqwxp@airmail.cc>, 2020-06-17 20:28:56 +0000, , rtlil add design select selecting whole module,,
987,e5a2d17b5dffc69c9994d48c2c12288865b80156,lberto Gonzalez <boqwxp@airmail.cc>, 2020-06-17 22:32:34 +0000, , hashlib rtlil add operator dict iterator dict const_iterator add operator operator objiterator,,
988,c8c3c7af87804a175b3dfc60dce191b03c9741fe,hitequark <whitequark@whitequark.org>, 2020-06-19 15:45:52 +0000, , use maybe_unused instead ys_attribute unused maybe_unused available since commit add polyfill ys_maybe_unused require drop,,
989,118e4caa37aa437974d9ec2ac65a4c6048cf6291,hitequark <whitequark@whitequark.org>, 2020-06-19 01:32:48 +0000, , remove ys_attribute unused present log_assert log_debug,,
990,21692c4a2e0e70d6e0d09dd0b3c93ff70f1f236e,hitequark <whitequark@whitequark.org>, 2020-06-19 01:51:53 +0000, , use ignore expression provided log_debug ndebug build,,
991,2ffdb74fb1b12e9f3730d0f152b795838934547d,hitequark <whitequark@whitequark.org>, 2020-06-17 19:30:53 +0000, , use ignore expression provided log_assert ndebug build avoids warning ndebug build emitted variable used log_assert always defined,,
992,d5d0cc88d272b85c3be3677993596dcfa82d579f,hitequark <whitequark@whitequark.org>, 2020-06-19 15:46:54 +0000,2175, merge pull request 2175 xiretza missing noreturn add missing noreturn log_file_error,,
993,817411044a689cc26a5444a108f4f66c6484f632,iretza <xiretza@xiretza.xyz>, 2020-06-19 11:46:06 +0200, , add missing noreturn log_file_error previously tagged ys_attribute noreturn ys_noreturn got lost 2173 resulting warning frontends ast simplify.cc frontends ast simplify.cc 267 warning function declared noreturn return winvalid noreturn   frontends ast simplify.cc 379 warning function declared noreturn return winvalid noreturn  ,,
994,ede4b10da8fdbdcff900b93c6c723516901483ff,hitequark <whitequark@whitequark.org>, 2020-06-19 06:15:33 +0000,2173, merge pull request 2173 whitequark use cxx11 final override use final override noreturn,,
995,bcbd44c673e07c44da735ef1d7f6eb2b6c328f98,hitequark <whitequark@whitequark.org>, 2020-06-19 06:09:42 +0000,2174, merge pull request 2174 whitequark fix github linguist fix github misidentifying file coq,,
996,78f39f6ebc7d613cc9cef493661648d8cda07f1c,hitequark <whitequark@whitequark.org>, 2020-06-19 06:08:18 +0000, , fix github misidentifying file coq,,
997,87f45b7bd00e0a2b11c3d03161d5fc9747e21cac,hitequark <whitequark@whitequark.org>, 2020-06-19 03:52:29 +0000,2171, merge pull request 2171 whitequark cxxrtl accessors cxxrtl add .get .set accessors value wire,,
998,962a2f3bff9da3ae1ccf0bf05fabdbecf30f15c8,hitequark <whitequark@whitequark.org>, 2020-06-18 21:51:30 +0000, , cxxrtl add .get .set accessors value wire several reason convenient accessing .data accommodate variably sized type like size_t transparently statically ensure range conversion happen provided unsigned integer eventually provided signed integer annoyingly affect conversion char moment fix 2127,,
999,b3b9f1bf2effdecbb8a1a334aa637fccedb211e8,hitequark <whitequark@whitequark.org>, 2020-06-19 01:13:19 +0000,2170, merge pull request 2170 boqwxp cutpoint efficiency cutpoint improve efficiency iterating module port instead module wire,,
1000,60478a8e3a7b929ea7e4f4cd1b538b41ca1f34bb,hitequark <whitequark@whitequark.org>, 2020-06-19 01:05:59 +0000, , use noreturn attribute,,
1001,7191dd16f9d486fbe107b2c24d1858c8f88329b3,hitequark <whitequark@whitequark.org>, 2020-06-18 23:34:52 +0000, , use final override keywords,,
1002,76dfa817904c5fa564234e020fe0898343a8523f,lberto Gonzalez <boqwxp@airmail.cc>, 2020-06-18 17:42:36 +0000, , cutpoint improve efficiency iterating module port instead module wire,,
1003,dfde1cf1c540d5580d7bc7d24f9f59a004202d60,. Engelhardt <nak@symbioticeda.com>, 2020-06-18 19:16:55 +0200,2153, merge pull request 2153 boqwxp splitnets cleanup splitnets cleanup efficiency improvement,,
1004,8344846787c505ca9bc0c2fe099115033e115490,hitequark <whitequark@whitequark.org>, 2020-06-18 16:57:51 +0000,2167, merge pull request 2167 whitequark cxxrtl fix ndebug cxxrtl compute vital value log_assert,,
1005,5439faebf929f303cb9eb2a17f4aa468ddb9af74,hitequark <whitequark@whitequark.org>, 2020-06-18 16:57:24 +0000,2142, merge pull request 2142 whitequark splitnets hdlname splitnets propagate hdlname disambiguate via start_offset,,
1006,2123019ac6da12fa116955ee397183363a6e5eaf,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-06-18 12:44:21 +0200,2164, merge pull request 2164 madebr msvc get yosys building visual studio,,
1007,3c4e974d7b05d69c620ed76b8a23b461bf99eee6,hitequark <whitequark@whitequark.org>, 2020-06-17 19:27:47 +0000, , cxxrtl compute vital value log_assert break ndebug build fix 2166,,
1008,60fb9cabcfad985a4f35acaa74fd6e63b45081bc,nonymous Maarten <anonymous.maarten@gmail.com>, 2020-06-17 13:53:57 +0200, , msvc doe support designated initializers structs,,
1009,504f22061995d5b0ad6549e360ee1dded0e86116,nonymous Maarten <anonymous.maarten@gmail.com>, 2020-06-17 13:52:45 +0200, , msvc doe understand,,
1010,35008e6d40af212655b549f481f58f9c066be08a,nonymous Maarten <anonymous.maarten@gmail.com>, 2020-06-17 13:51:02 +0200, , msvc omit operand conditional,,
1011,c9c13c29dfcbb9c54f1d2388e623829b6f5a0c25,nonymous Maarten <anonymous.maarten@gmail.com>, 2020-06-17 15:08:55 +0200, , msvc defines transparent,,
1012,c4f20f744be57d4628400368d5fce040a9dbf269,hitequark <whitequark@whitequark.org>, 2020-06-17 06:07:41 +0000,2163, merge pull request 2163 jfng cxxrtl blackbox debuginfo cxxrtl restrict debug info blackbox port,,
1013,eaf66037a59fc55d385d0bb4216b08fd565c05f1,hitequark <whitequark@whitequark.org>, 2020-06-17 06:06:58 +0000,2160, merge pull request 2160 whitequark cxxrtl fix warning cxxrtl avoid unused variable warning transparent memrd port,,
1014,8d98c3861dc702644e5cc333255726d1e1bf8e4f,ean-FranÃ§ois Nguyen <jf@lambdaconcept.com>, 2020-06-16 15:28:35 +0200, , cxxrtl restrict debug info blackbox port,,
1015,39ba90a8b84d740b670a9f1df5148b824d441c63,. Engelhardt <nak@symbioticeda.com>, 2020-06-16 12:31:34 +0200,2156, merge pull request 2156 xarklabs master fix verilator sim warning blkseq width,,
1016,334ec5fa0a90b1816060c67bff72362cbd6483c7,hitequark <whitequark@whitequark.org>, 2020-06-15 06:08:17 +0000,2159, merge pull request 2159 merrymage cxxrtl mul cxxrtl implement chunk wise multiplication,,
1017,8d70f7abf93689fcfa9f7bf9159b4511d475f74d,hitequark <whitequark@whitequark.org>, 2020-06-14 05:42:52 +0000, , cxxrtl avoid unused variable warning transparent memrd port nfc,,
1018,f7ae9b0851b96d8691b54f0792b526a18c715a30,erryMage <MerryMage@users.noreply.github.com>, 2020-06-14 15:52:43 +0100, , cxxrtl implement chunk wise multiplication,,
1019,9d0f1aa222972735412793ccb6ee7da609170fab,hitequark <whitequark@whitequark.org>, 2020-06-15 01:37:05 +0000,2158, merge pull request 2158 miek sshr sign extension cxxrtl fix sshr sign extension,,
1020,66a2de2912604864e5d7a7717397caf814646621,ike Walters <mike@flomp.net>, 2020-06-14 14:42:20 +0100, , cxxrtl fix sshr sign extension,,
1021,9509444ef2a55dcd75a6f5e1d96337f442238cee,ark <Xark@XarkLabs.com>, 2020-06-14 00:45:22 -0700, , fix verilator sim warning blkseq width,,
1022,74e93e083ff23f3381fe2409e5847f9843840b17,hitequark <whitequark@whitequark.org>, 2020-06-13 23:28:18 +0000,2155, merge pull request 2155 whitequark fix wasm wasi sdk kernel guard include signal.h precisely,,
1023,7137f99658903e88ce78411097164c8caec661c8,hitequark <whitequark@whitequark.org>, 2020-06-13 22:37:04 +0000, , kernel guard include signal.h precisely upgrading wasi sdk 11.0 caused wasm build fail wasm doe signal arguably yosys broken even broken silently,,
1024,971a7651555651e569311c6cbe039f0eee8cde93,hitequark <whitequark@whitequark.org>, 2020-06-13 22:18:35 +0000,2151, merge pull request 2151 whitequark cxxrtl fix rzext cxxrtl fix rzext,,
1025,f5d7cd60f56e9890b9a3742ee8c0e6237af23545,lberto Gonzalez <boqwxp@airmail.cc>, 2020-06-13 05:47:55 +0000, , splitnets clean pseudo private member usage,,
1026,b70de98bd1a3141ee56ff991c5bfd6e584cb25e3,lberto Gonzalez <boqwxp@airmail.cc>, 2020-06-13 05:26:30 +0000, , splitnets slightly improve efficiency avoiding unnecessary lookup,,
1027,dc6961f3d46657e501ed7115f819d7dd6372b1ce,hitequark <whitequark@whitequark.org>, 2020-06-13 04:23:22 +0000,2145, merge pull request 2145 whitequark cxxrtl splitnets cxxrtl handle multipart signal,,
1028,3783ad625eb99abfa234f63a9d04dca859ac7b07,hitequark <whitequark@whitequark.org>, 2020-06-13 04:17:49 +0000,2152, merge pull request 2152 whitequark cxxrtl always inline cxxrtl always inline internal cell slice concat operation,,
1029,107911dbec4a60c3c92a7adf660b3c78ba953ecd,hitequark <whitequark@whitequark.org>, 2020-06-13 01:50:53 +0000, , cxxrtl always inline internal cell slice concat operation result massive reduction runtime depending workload currently people using mllvm inline threshold workaround clang solution portable,,
1030,6cf02ed94f46d32e6116ba834894f4022fb0d407,hitequark <whitequark@whitequark.org>, 2020-06-13 00:49:44 +0000, , cxxrtl fix rzext correctness issue one consequence resulted jump generated machine code none side effect fixing bug minerva soc became faster,,
1031,a5f0cb4eba5d78f31c31a7c21b0dd0309363cd38,hitequark <whitequark@whitequark.org>, 2020-06-12 08:50:57 +0000,2150, merge pull request 2150 whitequark cxxrtl elide pmux cxxrtl elide pmux cell,,
1032,b793e4753b757a7bf4a5730db7014273c104854d,hitequark <whitequark@whitequark.org>, 2020-06-12 02:40:30 +0000, , cxxrtl elide pmux cell minerva improves runtime around mostly ensuring logic driving ffs packed edge conditionals,,
1033,a1785e988b2b51dac32985dd6b0afdcedc6bda1d,hitequark <whitequark@whitequark.org>, 2020-06-12 01:59:35 +0000,2149, merge pull request 2149 whitequark cxxrtl unbuffer output cxxrtl unbuffer output wire toplevel module,,
1034,d5ecd4a570a34f5315824a5bfbd740f7fb1866fa,hitequark <whitequark@whitequark.org>, 2020-06-12 00:35:18 +0000, , cxxrtl annotate port direction comment,,
1035,29bd81d66239b22ffdbe1f72416624823d712d34,hitequark <whitequark@whitequark.org>, 2020-06-12 00:05:05 +0000, , cxxrtl unbuffer output wire toplevel module without unbuffering output wire least toplevel module possible design rely via toplevel port opposed using exclusively blackboxes converge within one delta cycle seriously impairs performance cxxrtl commit avoids unbuffering output module solely future cxxrtl could gain fully separate compilation present technical reason,,
1036,cd7bf115b668da8e59b07b939ab17771da983983,hitequark <whitequark@whitequark.org>, 2020-06-11 22:21:30 +0000, , cxxrtl simplify unbuffering input wire also fix edge case keep input port,,
1037,8d712b1095c85cd34f8f4d33798d6a7f1f6c5a2d,hitequark <whitequark@whitequark.org>, 2020-06-11 13:31:16 +0000, , cxxrtl handle multipart signal avoids losing design visibility using splitnets pas,,
1038,8b4eb78849d2236ddde1ad02c7f794689c22a347,an Ravensloft <dan.ravensloft@gmail.com>, 2020-06-11 18:06:39 +0100, , intel_alm fix dffe matching,,
1039,fa04b1967076d8a97bdd8802664fd2d1a2424be2,hitequark <whitequark@whitequark.org>, 2020-06-11 12:42:37 +0000, , cxxrtl expose rtlil wire memory start_offset debug info,,
1040,2139a5c21a9a20b6a5c254bd2f7c09ea29fdaf3d,hitequark <whitequark@whitequark.org>, 2020-06-10 19:59:08 +0000, , splitnets propagate hdlname disambiguate via start_offset allows reliably coalescing split wire later,,
1041,8a4841d78690313a91af97e8c6d9aa3e65a3e491,hitequark <whitequark@whitequark.org>, 2020-06-10 17:10:15 +0000,2141, merge pull request 2141 whitequark cxxrtl cxx11 cxxrtl various compiler compatibility fix,,
1042,072b14f1a945d096d6f72fc4ac621354aa636c70,hitequark <whitequark@whitequark.org>, 2020-06-10 16:09:27 +0000,2140, merge pull request 2140 whitequark cxxrtl alias cxxrtl disambiguate value wire alias debug info,,
1043,6021ff727d331b04438a02675b8d9e82e6f9f1c8,hitequark <whitequark@whitequark.org>, 2020-06-10 15:49:28 +0000, , cxxrtl restore compatibility necessary able build cxxrtl model via yosys config,,
1044,cde99e696a5d1506cbd86732eeb41fd9f1774405,hitequark <whitequark@whitequark.org>, 2020-06-10 15:57:01 +0000, , cxxrtl fix gcc warning,,
1045,574f5cb5b2073a301c320e186ef539b655f9ac0b,hitequark <whitequark@whitequark.org>, 2020-06-10 15:48:40 +0000, , fix formatting nfc,,
1046,d68a8f9e2b20d9c4120a69e1a632a2d86250be86,iego <diego@symbioticeda.com>, 2020-06-10 10:35:40 -0500, , removing trailing whitespace,,
1047,0955a603c889e3ce86ca65cf59ec3ca5650c6517,hitequark <whitequark@whitequark.org>, 2020-06-10 14:39:45 +0000, , cxxrtl disambiguate value wire alias debug info change easier see signal carry state wire appear reg vcd file construct minimal checkpoint cxxrtl_wire debug item represent canonical smallest set state required fully reconstruct simulation,,
1048,8f1a32064639fa17d67bda508df941c8846a0664,hitequark <whitequark@whitequark.org>, 2020-06-10 11:51:04 +0000,2134, merge pull request 2134 whitequark cxxrtl opt debug cxxrtl introduce optimization level,,
1049,b2a0f49371170deb9c19bb9444c1c997fc1d1917,lairexen <claire@symbioticeda.com>, 2020-06-10 12:44:23 +0200,2131, merge pull request 2131 yosyshq claire preserveffs optimize away ffs prep verific front end,,
1050,a408771c62eed4252cd2a8f4ae6dd7fa75d1e696,lairexen <claire@symbioticeda.com>, 2020-06-10 12:42:43 +0200,2139, merge pull request 2139 yosyshq verific detect missing memory prevent crash,,
1051,d6bec3ba1c81ebd123a58231f790564aa99444ff,iodrag Milanovic <mmicko@gmail.com>, 2020-06-10 11:27:44 +0200, , verific detect missing memory prevent crash,,
1052,5467fe563a9b1d4db508f10b99e34e4d3fbf4675,hitequark <whitequark@whitequark.org>, 2020-06-09 21:50:09 +0000, , cxxrtl allow unbuffering without localizing although logically two separate step treated one historic reason splitting two make possible design slower fastest possible without extra delta cycle allow probing public wire,,
1053,970ec34e7053704fb748fdc80b9ebaf277bce98d,hitequark <whitequark@whitequark.org>, 2020-06-09 20:55:40 +0000, , cxxrtl order level localize elide instead reverse historically elision implemented localization level elision lower corresponding level localization unfortunate two reason elision logical subset localization since equal giving name temporary localize currently actually mean unbuffer localize would useful split step least public wire improved design visibility,,
1054,b3b515087d61762ee350e9fce9cb77fb6cacaa3a,laire Wolf <claire@symbioticeda.com>, 2020-06-09 19:14:36 +0200, , fix test opt opt_rmdff passed prep also running opt_rmdff signed claire wolf claire,,
1055,0bd70e8222c9a95352dd880df1099e3185793004,laire Wolf <claire@symbioticeda.com>, 2020-06-09 21:49:43 +0200, , drive modernization sat.cc signed claire wolf claire,,
1056,ba11060e59fcd43e072802c5666c7095df01e5d2,hitequark <whitequark@whitequark.org>, 2020-06-09 20:18:07 +0000, , cxxrtl factor noproc noflatten although option thought optimization essentially orthogonal core managing signal buffering scope going mean going limited complete design visibility yet case proc flatten desirable,,
1057,3c2a1171fff245eedee4c2cd3e12c554d20c505e,iego <diego@symbioticeda.com>, 2020-06-09 15:17:01 -0500, , adding latch test shift mask ast dynamic part select enhancement,,
1058,5c426d2bff07825042b0fa0449805ea9cb8b9f58,lairexen <claire@symbioticeda.com>, 2020-06-09 18:27:59 +0200,2112, merge pull request 2112 yosyshq claire fix2040 add latch detection use_case_method part select write,,
1059,3c7122c3788a05d90423f22ec03f97c39da2da0b,laire Wolf <claire@symbioticeda.com>, 2020-06-09 15:54:14 +0200, , optimize away ffs prep verific fron end signed claire wolf claire,,
1060,f80b09fc5853da904dad902b3dfaa5fa44fc51af,eter Crozier <peter@crozier.com>, 2020-06-09 13:52:09 +0100, , support packed bit array struct union,,
1061,9a2cf5e3db15218af9a5320a8ca1a7f190aa236b,hitequark <whitequark@whitequark.org>, 2020-06-09 12:41:02 +0000,2128, merge pull request 2128 whitequark flatten process flatten accept process,,
1062,3dc32490e071f221481c7bae9285957565026d76,hitequark <whitequark@whitequark.org>, 2020-06-09 11:59:17 +0000,2130, merge pull request 2130 whitequark cxxrtl fix split_by cxxrtl fix two buggy split_by function,,
1063,bbfe55a8d0a40eda2df8af0383c9175791377eb7,hitequark <whitequark@whitequark.org>, 2020-06-09 11:05:35 +0000, , cxxrtl fix two buggy split_by function,,
1064,98e108034561bb3a9276594ebef2f80da38748ad,hitequark <whitequark@whitequark.org>, 2020-06-09 09:56:23 +0000, , flatten accept process,,
1065,483a1081e7587f8b3bee6d56fb4e577a97281fbe,hitequark <whitequark@whitequark.org>, 2020-06-09 09:55:48 +0000, , rtlil add module addprocess use module cloneinto nfc,,
1066,74e3ac2449f521a50d5e88daa951acee1062e620,hitequark <whitequark@whitequark.org>, 2020-06-09 09:54:09 +0000,2126, merge pull request 2126 whitequark cxxrtl non ext logic ops cxxrtl ignore cell input signedness irrelevant,,
1067,c172b30c24285faa2b57f84a2a5162c5f3dcfb4c,hitequark <whitequark@whitequark.org>, 2020-06-09 07:52:27 +0000,2125, merge pull request 2125 whitequark cxxrtl fix namespace cxxrtl add missing namespace,,
1068,ef4e1594470b46eab6f311998511a5eee22a96d3,hitequark <whitequark@whitequark.org>, 2020-06-09 07:26:13 +0000, , cxxrtl ignore cell input signedness irrelevant commit verilog expression like would result reference logic_and_us generated cxxrtl code would compile commit since cell like actually behave regardless signedness attribute signedness ignored also reduces template instantiation pressure,,
1069,4e7d8377471c6e115cc80d97866fb41ff40c5835,hitequark <whitequark@whitequark.org>, 2020-06-09 06:26:17 +0000, , cxxrtl add missing namespace fix 2124,,
1070,4351194e8ce94e7078b67a20e5fc92777d6cb3e6,hitequark <whitequark@whitequark.org>, 2020-06-09 06:26:02 +0000,2107, merge pull request 2107 whitequark flatten hdlname flatten preserve original object name,,
1071,53688a24b531adcc99c091f728e9657d16010467,hitequark <whitequark@whitequark.org>, 2020-06-08 19:50:09 +0000, , cxxrtl fix format hdlnames cxxrtl code handled hdlname attribute implemented outdated semantics,,
1072,fbb346ea91a04f2feaf6fa96770fe0cd57020e75,hitequark <whitequark@whitequark.org>, 2020-06-04 10:46:54 +0000, , flatten preserve original object name via hdlname attribute,,
1073,8d821dbbdb3ba68d4cd0fdb0d5857e77725275b9,hitequark <whitequark@whitequark.org>, 2020-06-08 19:18:11 +0000, , flatten prepend flatten per wire,,
1074,e558905598617c901607a93e902d57f9a88f6da0,hitequark <whitequark@whitequark.org>, 2020-06-08 19:02:48 +0000, , rtlil use get set get set difference behavior remove attribute pool becomes empty,,
1075,83f84afc0b617fe78fb7cfa31fb9d1cd202e22f2,hitequark <whitequark@whitequark.org>, 2020-06-08 20:19:18 +0000,2120, merge pull request 2120 whitequark flatten hygiene flatten make hygienic,,
1076,01ec6813730b0d4d83316b22352b5431456a8388,eter Crozier <peter@crozier.com>, 2020-06-08 20:34:52 +0100, , support bit array structure optimise array indexing,,
1077,a1814b732fde79a84e7234d01faa53e80cc7568b,hitequark <whitequark@whitequark.org>, 2020-06-04 10:13:48 +0000, , flatten make hygienic commit flatten matched template object newly created object solely name could confused code module bar dff endmodule module foo bar dff b.a endmodule commit flatten avoids every possible case name collision fix 2106,,
1078,4ef9ee3c4210a9d0c3b6491a0c89ee3365c77779,hitequark <whitequark@whitequark.org>, 2020-06-08 18:24:32 +0000,2121, merge pull request 2121 whitequark cxxrtl debug alias cxxrtl improve design visibility,,
1079,467152d79fd4c8e25b48481f742fe318b1395728,hitequark <whitequark@whitequark.org>, 2020-06-08 17:38:11 +0000, , cxxrtl check immutable value change vcd writer commit change vcd writer signal debug_item.type value debug_item.next nullptr would sample value commit f2d7a187 added debug information including constant wire decreased performance vcd writer proportionally constant wire still repeatedly sampled commit eliminates performance hit,,
1080,f2d7a18756088f4167b91c5ec4735bb694f36567,hitequark <whitequark@whitequark.org>, 2020-06-08 17:29:08 +0000, , cxxrtl emit debug information constant wire constant wire represent significant chunk design generic design optimization emitting vcd file significantly improves usability gtkwave remove trace present vcd file reload iterative development suffers switching varying signal constant disrupts workflow,,
1081,d5c07e5b6f5c91666867751233f5c537068a7136,hitequark <whitequark@whitequark.org>, 2020-06-08 16:36:26 +0000, , cxxrtl track alias vcd writer commit change vcd writer signal share debug_item.curr would emit single vcd identifier sample value commit 9b39c6f7 added redundancy debug information including alias wire increased size vcd file proportionally commit eliminates redundancy vcd file size ,,
1082,9b39c6f7442a525c8dbfd94f1af65a0b606e648b,hitequark <whitequark@whitequark.org>, 2020-06-08 16:22:30 +0000, , cxxrtl emit debug information alias wire alias wire represent significant chunk design highly hierarchical design minerva sram 273 member wire 527 alias wire showing every hierarchy level significantly improves usability,,
1083,369dcb4e824ea18957b4ad989f50f757674799c3,lairexen <claire@symbioticeda.com>, 2020-06-08 15:55:52 +0200,2085, merge pull request 2085 rswarbrick select silence warning select.cc pas args ref,,
1084,0f209378a8e7b11bfabe40c54d445fceac12c2cb,lairexen <claire@symbioticeda.com>, 2020-06-08 15:48:11 +0200,2089, merge pull request 2089 rswarbrick modports simplify modport check hierarchy.cc,,
1085,fbd0d8d5f0c4d1dc1fc35371adc6d89efd2534cd,lairexen <claire@symbioticeda.com>, 2020-06-08 15:27:15 +0200,2105, merge pull request 2105 whitequark split flatten techmap split flatten techmap simplify,,
1086,f57524cf713e2cdc368ded8b7e13f85d310b8749,lairexen <claire@symbioticeda.com>, 2020-06-08 15:22:09 +0200,2117, merge pull request 2117 petercrozier struct_array support packed array struct union,,
1087,680913be851967225ec7fbfe3ca44c871e6143a0,lairexen <claire@symbioticeda.com>, 2020-06-08 15:18:32 +0200,2119, merge pull request 2119 yosyshq mwk fix fsm idstring fsm_extract avoid calling log_signal determine wire name,,
1088,a0466e1a969a40a7e90f8bce244eba6cdc1f2c1c,hitequark <whitequark@whitequark.org>, 2020-06-08 12:55:11 +0000, , cxxrtl add missing installs include file,,
1089,8262997c4ea1cb6acafb5d8f29f1300da2746d5e,hitequark <whitequark@whitequark.org>, 2020-06-08 04:08:09 +0000, , cxxrtl fix typo comment nfc,,
1090,fb3704c8964aac37b6745647cb6338d464ff38fb,hitequark <whitequark@whitequark.org>, 2020-06-08 03:21:08 +0000, , cxxrtl minor debug related improvement,,
1091,28b9f49c9411fdde8f9b1f5fac3f79d324676872,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-06-08 03:48:09 +0200,2118, fsm_extract avoid calling log_signal determine wire name log_signal result string space bit selection involved break rule idstring containing whitespace instead remove sigspec name entirely given resulting wire user removed later anyway name really matter fix 2118,,
1092,210d129d9ab0f13db179ca556a414baa119b716a,hitequark <whitequark@whitequark.org>, 2020-06-07 20:32:00 +0000,2116, merge pull request 2116 whitequark cxxrtl vcd cxxrtl add vcd writer using debug information,,
1093,76c499db71fd6aaae8d2c5436c648d81cc8233f5,eter Crozier <peter@crozier.com>, 2020-06-07 18:28:45 +0100, , support packed array struct union,,
1094,ff5500f11a4512f9d4dc86f78f761b195febcaf5,hitequark <whitequark@whitequark.org>, 2020-06-07 03:48:40 +0000, , cxxrtl rename cxxrtl.ccâ avoid confusion source file part simulation part yosys build,,
1095,31f6c96b1fb0a3a6311a5aba404e96bbbe342dd9,hitequark <whitequark@whitequark.org>, 2020-06-07 03:45:53 +0000, , cxxrtl add api writing vcd dump api fully featured,,
1096,68362a90530328f15cb93a04f1b1cc65858b93c0,hitequark <whitequark@whitequark.org>, 2020-06-06 21:55:53 +0000, , cxxrtl write vcd value actually updated representative design minerva soc reduces vcd file size 20ã runtime,,
1097,9c361026698eb52ebbeda8cf39f9d907bb640f39,hitequark <whitequark@whitequark.org>, 2020-06-06 20:37:29 +0000, , cxxrtl add vcd writer using debug information,,
1098,534be6670d765fd73ff222fca1899b2b83670d5f,hitequark <whitequark@whitequark.org>, 2020-06-06 22:31:52 +0000,2115, merge pull request 2115 whitequark cxxrtl introspection cxxrtl add debug information api add introspection via new api,,
1099,c399359ed6ea8f1d380a88779664f95f9c2e58a9,hitequark <whitequark@whitequark.org>, 2020-06-05 13:52:30 +0000, , cxxrtl add api driving introspecting design compared api api currently two limitation memory updated race free way black box implemented,,
1100,f6e16e7f4c65440783047d3f2b03563f36f6dae8,hitequark <whitequark@whitequark.org>, 2020-05-27 00:21:15 +0000, , cxxrtl generate debug information non localized public wire debug information describes value wire memory simple compatible layout emitted demand map runtime cost unused allows late bound design hdlname attribute used lookup key original name emitted frontend used debugging introspection,,
1101,784bfec67c1b6618104256d428cb890d0eded20d,hitequark <whitequark@whitequark.org>, 2020-06-06 12:23:06 +0000,2110, merge pull request 2110 bracketmaster master macos even stricter stack limit catalina,,
1102,bd2ecc2dd3d476d4b76aa2cb624e2a5a08abcf90,hitequark <whitequark@whitequark.org>, 2020-06-05 10:24:25 +0000,2113, merge pull request 2113 whitequark cxxrtl fix sshr cxxrtl fix implementation sshr cell,,
1103,9669e0c7d50601263345d20fcbdb6a1b2001efc1,. Engelhardt <nak@symbioticeda.com>, 2020-06-05 11:36:08 +0200,2109, merge pull request 2109 nakengelhardt btor backend make printing internal name default,,
1104,025663adff3796c9163a768822c6708af7029713,hitequark <whitequark@whitequark.org>, 2020-06-05 01:31:53 +0000, , cxxrtl fix implementation sshr cell fix 2111,,
1105,7ad0c49905d97c3bea2b74b76ca0feb87d21f70d,laire Wolf <claire@symbioticeda.com>, 2020-06-04 23:10:03 +0200,2040, add latch detection use_case_method part select write fix 2040 signed claire wolf claire,,
1106,da0778350bf472b9a46068051753625a62d5ddb7,ehowshua Immanuel <programmed4jesus@gmail.com>, 2020-06-04 17:00:04 -0400, , reasonable number memory,,
1107,7112f187cd5c8c34c7945132cb90d5a11fcfa554,laire Wolf <claire@symbioticeda.com>, 2020-06-04 22:25:47 +0200, , add missing .gitignore file signed claire wolf claire,,
1108,5d29a9f633233e65caf330451bdbb13c620f29b8,ehowshua Immanuel <programmed4jesus@gmail.com>, 2020-06-04 14:01:56 -0400, , macos even stricter stack limit catalina invoking sby macos catalina fails bizarre stack limit catalina,,
1109,352731df4e0bf344cd20533a5561bc8ba3e07853,lairexen <claire@symbioticeda.com>, 2020-06-04 18:26:07 +0200,2041, merge pull request 2041 petercrozier struct implementation structs,,
1110,ba99c0ea8140131a95ed3d5467c5b2c93d16552e,lairexen <claire@symbioticeda.com>, 2020-06-04 18:23:33 +0200,2099, merge pull request 2099 xiretza manual include path use tree include directory manual build,,
1111,d8d8deeaf4fe576ca419560ae882771116279c67,. Engelhardt <nak@symbioticeda.com>, 2020-06-04 18:20:08 +0200, , add codeowners file 2098,,
1112,69850204c4e6d86436237ea022b55e5070f54610,ddie Hung <eddie@fpgeh.com>, 2020-06-04 08:15:25 -0700,2077, merge pull request 2077 yosyshq eddie abc9 dff improvement,,
1113,82798ae57512fe410494821ca2d177116b3a3c63,. Engelhardt <nak@symbioticeda.com>, 2020-06-04 16:24:16 +0200, , btor backend make printing internal name default,,
1114,5e8a9c61cd0ae2127fb1c33b8a4c9c798573cafc,laire Wolf <claire@symbioticeda.com>, 2020-06-04 15:53:28 +0200, , add printf format attribute btorf infof helper function signed claire wolf claire,,
1115,8efe6ee7f573296d27a9808102f31a99d3efdb58,lairexen <claire@symbioticeda.com>, 2020-06-04 15:48:40 +0200,2108, merge pull request 2108 nakengelhardt btor backend add option include internal name,,
1116,5a5a9b4ffe8b38eca7dc4fdfc56a16d401022fa2,hitequark <whitequark@whitequark.org>, 2020-06-03 20:06:04 +0000, , flatten clean log message,,
1117,d731fe054b8724997f5cf469018c03657d6e4f8a,hitequark <whitequark@whitequark.org>, 2020-06-03 20:04:51 +0000, , flatten topologically sort module,,
1118,8ceb6686e0f610396931c07415a0734c3da33832,. Engelhardt <nak@symbioticeda.com>, 2020-06-04 14:00:52 +0200, , btor backend add option include internal name,,
1119,3bffd09d6423b70ca154527c363985ff048f807d,hitequark <whitequark@whitequark.org>, 2020-06-04 11:23:06 +0000,2006, merge pull request 2006 jersey99 signed rtlil wire preserve signed ness verilog wire rtlil,,
1120,44f1e651558c5063b6e0c4496d916abc23329751,. Engelhardt <nak@symbioticeda.com>, 2020-06-04 11:17:08 +0200,2070, merge pull request 2070 hackfin master pyosys api idict type handling,,
1121,45cd323055270ff414419ddf8a9b5d08f40628b5,ddie Hung <eddie@fpgeh.com>, 2020-06-03 17:35:46 -0700,2082, merge pull request 2082 yosyshq eddie abc9_scc_fixes abc9 fix around handling combinatorial loop,,
1122,6268bdfe6f3f654d7fbde8ee879c190ec5b646a5,hitequark <whitequark@whitequark.org>, 2020-06-03 17:41:45 +0000, , flatten simplify flatten derive module case would yield process doe support autoproc practice flatten preceded call hierarchy make deriving unnecessary,,
1123,d3e21003060a6395089a21ea2f81a7a689eb1884,hitequark <whitequark@whitequark.org>, 2020-06-03 16:25:46 +0000, , flatten simplify nfc remove redundant sigmaps,,
1124,66255dab4ef3f7257aec65bbbf5b1901f2ee1ebd,hitequark <whitequark@whitequark.org>, 2020-06-03 16:00:40 +0000, , flatten simplify flattening doe benefit topologically sorting cell within module processing,,
1125,5d2b6d1394f504729c0f2670b87534ea7efaec4b,hitequark <whitequark@whitequark.org>, 2020-06-03 02:28:39 +0000, , flatten simplify nfc flatten non recursive need keep track handled cell,,
1126,3c3fa774e583af93e2713347b7840ef5d70d3a31,hitequark <whitequark@whitequark.org>, 2020-06-03 02:11:04 +0000, , flatten simplify nfc flattening always doe non recursive mapping,,
1127,e561a3a76f392416ded61d9aeb830164476ae507,hitequark <whitequark@whitequark.org>, 2020-06-03 02:09:09 +0000, , flatten simplify nfc celltypemap always map,,
1128,6783876807a4ef9e910bd30b1fbafa44911cac66,hitequark <whitequark@whitequark.org>, 2020-06-03 01:19:55 +0000, , flatten simplify nfc design map design always flattening,,
1129,9338ff66b9fb86f3485f060b04f4e4b8a1fc18f6,hitequark <whitequark@whitequark.org>, 2020-06-03 14:35:27 +0000, , rtlil factor rtlil module addmemory nfc,,
1130,ebbbe2156e9c5f2d04964840974c915ba8500159,hitequark <whitequark@whitequark.org>, 2020-06-03 00:51:42 +0000, , flatten rename techmap related stuff nfc,,
1131,76c4ee4ea5cb6a3dc214f66237af22a1bedda010,hitequark <whitequark@whitequark.org>, 2020-06-03 00:12:54 +0000, , techmap flatten remove dead option splitting pass option never activated condition involving become dead remove also newly dead code,,
1132,0d3f7ea011288e1a1fadd4ae27f1e8a57d729053,eter Crozier <peter@crozier.com>, 2020-06-03 17:19:28 +0100, , merge branch master struct,,
1133,8a11019d382f3eb5a8d95ce64511a1dcbbe2acfe,ddie Hung <eddie@fpgeh.com>, 2020-06-03 08:41:55 -0700, , test tidy testcase,,
1134,46ed0db2ec883a4ce330c81f321511e36e35c0b3,ddie Hung <eddie@fpgeh.com>, 2020-06-03 08:37:07 -0700,2080, merge pull request 2080 yosyshq eddie test reduce test warning,,
1135,6ac54a74fe9764f82b16ff3b8f06baf71f4a224b,hitequark <whitequark@whitequark.org>, 2020-06-02 23:15:13 +0000, , flatten split techmap although two pass started similar diverged time little common moreover techmap extremely complex flatten doe complexity interferes improving flatten,,
1136,577859fbdbefaabac4a3c61288264f2505261586,hitequark <whitequark@whitequark.org>, 2020-06-03 12:45:02 +0000,2104, merge pull request 2104 whitequark simplify techmap techmap simplify,,
1137,fb5b070e7e9e22b02a3ee94217c8ae20cef41f0b,hitequark <whitequark@whitequark.org>, 2020-06-03 01:44:06 +0000, , techmap remove dead variable nfc,,
1138,0a74368bfc1d4fadaf9efb5eb28f9e706dfdf6c9,hitequark <whitequark@whitequark.org>, 2020-06-02 23:17:46 +0000, , techmap use default member initializers nfc,,
1139,f3e86bb32a745d300df38173b41347263696ed4b,hitequark <whitequark@whitequark.org>, 2020-06-02 22:34:01 +0000, , techmap simplify already called frontend extra_args,,
1140,68d747f76769ce6e517cc72263ccc89ef5dff43f,hitequark <whitequark@whitequark.org>, 2020-06-02 22:19:34 +0000, , techmap use techmap.v instead hoc code generator,,
1141,4b3f48a7ec5d00395f50d46ed0222c01dee9fc09,lairexen <claire@symbioticeda.com>, 2020-06-02 17:13:08 +0200,2102, merge pull request 2102 yosyshq tests_fix allow range mux test,,
1142,2ed045738b1876f6439afd7f44c73100d7c96e99,lairexen <claire@symbioticeda.com>, 2020-06-02 17:12:02 +0200,2101, merge pull request 2101 yosyshq mmicko support asymmetric memory verific frontend,,
1143,0a88f002e50c0196175303068bcb3875a01d2c57,iodrag Milanovic <mmicko@gmail.com>, 2020-06-01 13:48:19 +0200, , allow range mux test,,
1144,71072d1945b76107a4adc84f6666d100beca6ced,iodrag Milanovic <mmicko@gmail.com>, 2020-06-01 10:30:03 +0200, , support asymmetric memory verific frontend,,
1145,ff785cdb46d6b1ddc19d5acc21b4d1236b3adf3f,lairexen <claire@symbioticeda.com>, 2020-05-31 20:40:48 +0200,1862, merge pull request 1862 boqwxp cleanup_techmap clean pass techmap techmap.cc,,
1146,08d9703ecba375ba5588cbbb9dbf0f86757f6bb5,ddie Hung <eddie@fpgeh.com>, 2020-05-30 09:01:03 -0700, , abc9_ops fix comment,,
1147,fe273faad11d67b1473b966e606ca982b91afd85,ddie Hung <eddie@fpgeh.com>, 2020-05-30 08:59:20 -0700,2081, merge pull request 2081 yosyshq eddie blackbox_ast blackbox use module makeblackbox method,,
1148,ea4374a2239e3975a7451b083e5756139596a02e,ddie Hung <eddie@fpgeh.com>, 2020-05-30 08:57:48 -0700, , abc9_ops update messaging credit xiretza spotting,,
1149,ea46ed81f94547b1facf3b6e4b0866084ec3a072,lairexen <claire@symbioticeda.com>, 2020-05-30 15:04:51 +0200,2018, merge pull request 2018 boqwxp qbfsat timeout smtbmc qbfsat add timeout option set solver timeouts yices cvc4,,
1150,8b0ec3c3a24108d7d3bf42e05effd561d10a918b,iretza <xiretza@xiretza.xyz>, 2020-05-30 11:21:40 +0200, , use tree include directory manual build basically issue test various plugin.sh yosys config compile plugin yosys config cxxflags point prefix share usr local share default might exist yet might date building directly header share avoids,,
1151,b17e8495b83bc8fa13a5ac982b44c0b68d71a68a,ddie Hung <eddie@fpgeh.com>, 2020-05-29 17:33:10 -0700, , abc9_ops optimise derive unless attribute exists,,
1152,d3b53bc495a98dd9aa25c553e0f8237765d3ed7a,ddie Hung <eddie@fpgeh.com>, 2020-05-29 17:17:40 -0700, , abc9_ops reintegrate use sigmap remove init _dff_,,
1153,ea30465107a148454f19226e44b242de73d200dd,lberto Gonzalez <boqwxp@airmail.cc>, 2020-05-29 21:30:24 +0000, , smtbmc remove superfluous yosys smt2 timeout file macro authored clairexen claire,,
1154,0a14e1e837ad0aeae6944a9eafe1a14b79c12cb3,lairexen <claire@symbioticeda.com>, 2020-05-29 16:52:11 +0200,2029, merge pull request 2029 whitequark fix simplify memory sv_logic ast simplify bitblast async rom declared logic,,
1155,94c10353897c6b2b3f960bdd6647a5da9c1d9f2c,lairexen <claire@symbioticeda.com>, 2020-05-29 16:37:23 +0200,1885, merge pull request 1885 xiretza mod rem cell fix modulo remainder semantics,,
1156,af36afe722dc35b129351af592ef340e512e0292,lairexen <claire@symbioticeda.com>, 2020-05-29 16:31:44 +0200,2092, merge pull request 2092 whitequark rtlil space control restrict rtlil idstring contain whitespace control char,,
1157,5874a14d659068acbf04aa381a782ea8c0a5adce,lairexen <claire@symbioticeda.com>, 2020-05-29 16:23:10 +0200,2017, merge pull request 2017 boqwxp qbfsat cvc4 qbfsat add support cvc4,,
1158,1c8d5a08a03a72d340be5b74644db8853225db09,lairexen <claire@symbioticeda.com>, 2020-05-29 16:21:45 +0200,2016, merge pull request 2016 boqwxp qbfsat yices qbfsat add solver option allow choice yices making yices default,,
1159,626c74adbdc25c84382d790f8be69713dd57021a,hitequark <whitequark@whitequark.org>, 2020-05-29 09:04:27 +0000,2097, merge pull request 2097 whitequark ilang_lexer fix erange ilang_lexer fix check range literal,,
1160,13b2963dedebf86129574192b0d4719956e93d82,hitequark <whitequark@whitequark.org>, 2020-05-18 03:18:42 +0000, , ilang_lexer fix check range literal commit ca70a104 use correct check,,
1161,2116d9500c6abc1b52871b7f7e429b177f8d6bed,hitequark <whitequark@whitequark.org>, 2020-05-29 06:46:33 +0000,2033, merge pull request 2033 boqwxp cleanup verilog lexer verilog move lexer location variable global namespace namespace,,
1162,efa7424fb93943d746a344d08e5e879d983709e9,hitequark <whitequark@whitequark.org>, 2020-05-27 05:20:39 +0000, , restrict rtlil idstring contain whitespace control char existing invariant backends cope one checked documented,,
1163,f88bef767263590c94e157d0989afa91db3ccdb0,iretza <xiretza@xiretza.xyz>, 2020-05-28 22:11:44 +0200, , document division modulo cell,,
1164,c34cb90a209f609376a7a527a31925993b981011,iretza <xiretza@xiretza.xyz>, 2020-05-02 11:30:30 +0200, , update changelog,,
1165,7c89738382a6262852781511882c1191423bdc39,iretza <xiretza@xiretza.xyz>, 2020-05-02 11:24:19 +0200, , add comment mod div semantics rtlil.h,,
1166,6a2bac21d3c60ba8b499122e7583f1d5bf2d088f,iretza <xiretza@xiretza.xyz>, 2020-04-21 16:37:29 +0200, , expand test simple,,
1167,edd8ff2c0778d97808869488cc7394151456c4ca,iretza <xiretza@xiretza.xyz>, 2020-04-21 12:51:58 +0200, , add flooring division operator div mod cell use truncating division semantics rounding towards defined e.g verilog another rounding mode flooring rounding towards negative infinity used e.g vhdl new divfloor cell provides flooring division commit also fix handling div opt_expr previously optimized divfloor,,
1168,17163cf43a6b6eec9aac44f6a4463dda54b8ed68,iretza <xiretza@xiretza.xyz>, 2020-04-08 19:30:47 +0200, , add flooring modulo operator div mod cell use truncating division semantics rounding towards defined e.g verilog another rounding mode flooring rounding towards negative infinity used e.g vhdl new modfloor cell provides flooring modulo also known remainder several language name ambiguous commit also fix handling mod opt_expr previously optimized modfloor,,
1169,0d99522b3c2ca2502129110e09f9988874e37abc,hitequark <whitequark@whitequark.org>, 2020-05-28 10:49:14 +0000,2095, merge pull request 2095 rswarbrick hier typo fix small typo documentation hierarchy command,,
1170,1158bbf7dbd4d6c6efea1622ff72592d13b2f607,upert Swarbrick <rswarbrick@gmail.com>, 2020-05-28 11:39:44 +0100, , fix small typo documentation hierarchy command,,
1171,abac0ab28eda2c1b151be4660ff8638a4666156f,hitequark <whitequark@whitequark.org>, 2020-05-28 10:25:34 +0000,2091, merge pull request 2091 boqwxp printattrs add printattrs command print attribute currently selected object,,
1172,2384a59e2adea59c4240a10fc32a865f89a8e047,hitequark <whitequark@whitequark.org>, 2020-05-28 10:00:49 +0000,2051, merge pull request 2051 xiretza makefile warning suppress warning initial clone abc repo,,
1173,736ccb2ad5e1aa7b8fff069e294d073195f6a1ac,hitequark <whitequark@whitequark.org>, 2020-05-28 09:59:17 +0000,2031, merge pull request 2031 epfl vlsc master add extmodule support firrtl backend,,
1174,2974183855018c1537955668dc35fce7107b91f8,hitequark <whitequark@whitequark.org>, 2020-05-28 09:42:58 +0000,2063, merge pull request 2063 boqwxp techmapped firrtl firrtl accept techmapped cell type firrtl backend,,
1175,02bb52eef12113ef638b15b2b0fa922323ab8be3,hitequark <whitequark@whitequark.org>, 2020-05-28 09:41:17 +0000,2088, merge pull request 2088 rswarbrick count minor optimisation module wire module cell,,
1176,fdca785eda0ba3d9efd4c2a82539d0f98853e5a5,hitequark <whitequark@whitequark.org>, 2020-05-28 09:41:04 +0000,2087, merge pull request 2087 rswarbrick lex warn silence spurious warning verilog lexer compiling gcc,,
1177,8a44a46806cc2246eea9668bd400dc4b37a38065,hitequark <whitequark@whitequark.org>, 2020-05-28 09:40:49 +0000,2086, merge pull request 2086 rswarbrick sigbit use default copy constructor rtlil sigbit,,
1178,5b62dbb0af0400146c9fc625d8b37554d04e81fc,hitequark <whitequark@whitequark.org>, 2020-05-28 09:40:35 +0000,2084, merge pull request 2084 rswarbrick c_str use c_str str idstring std string operator,,
1179,5896ffd56f8d0653c9f7a71f18570d093fe669e8,lberto Gonzalez <boqwxp@airmail.cc>, 2020-05-28 05:30:00 +0000, , printattrs simplify get_indent_str authored xiretza xiretza xiretza.xyz,,
1180,f671c99cb89820c7a26035f51c1a6cb62e73280c,lberto Gonzalez <boqwxp@airmail.cc>, 2020-05-27 23:15:07 +0000, , printattrs refactor indentation string building clarity authored whitequark whitequark whitequark.org,,
1181,d681c9df85eba0ab5112aba5c4b9b89af4ad36a2,upert Swarbrick <rswarbrick@gmail.com>, 2020-05-26 11:41:32 +0100, , pas args reference select.cc patch code passed around std string object value probably hot spot hurt avoid copying removing copy clean code mean resulting code 6.1kb smaller compiled gcc 9.3 standard setting,,
1182,061d1f0c07623d741e56a36e7a3e5cd48da30d5a,upert Swarbrick <rswarbrick@gmail.com>, 2020-05-27 09:36:33 +0100, , minor optimisation select.cc match_ids function pas string argument reference avoid multiple call idstring str idstring c_str avoid combining check size first char string null terminated foo implies foo positive length,,
1183,0d9beb5b2eec3ba839faa58a1a775311d9c3376c,upert Swarbrick <rswarbrick@gmail.com>, 2020-05-27 09:33:49 +0100, , silence warning select.cc gcc 9.3 least compiling select.cc spit warning implausible bound passed strncmp come inlining idstring compare turn passing std string npos bound strncmp trigger patch replaces compare call memcmp effect repeated call idstring c_str slightly inefficient address follow commit,,
1184,6228b10c9f354afaa009491b061583e8a686fbd8,lberto Gonzalez <boqwxp@airmail.cc>, 2020-05-27 07:58:10 +0000, , printattrs add test,,
1185,e50e4ee285e8c3989cdf983640451aebd7e6e152,lberto Gonzalez <boqwxp@airmail.cc>, 2020-05-27 07:40:40 +0000, , printattrs use flag pretty print rtlil const appropriately authored whitequark whitequark whitequark.org,,
1186,b8365547e9ba1fb018ba66d519d6f02d6d7580a6,lberto Gonzalez <boqwxp@airmail.cc>, 2020-05-27 04:07:34 +0000, , misc add printattrs command,,
1187,b6513521931ab7375f5409db7d94140b533b5fa2,hitequark <whitequark@whitequark.org>, 2020-05-26 22:18:14 +0000,2090, merge pull request 2090 whitequark cxxrtl fix minor fix cxxrtl,,
1188,0bf6b164be05e8dc0cb6d129455d38121f625da0,hitequark <whitequark@whitequark.org>, 2020-05-26 21:37:32 +0000, , cxxrtl make logging little bit nicer,,
1189,e9c07e2bdad6baa550b8fcf460ac624bd1879415,hitequark <whitequark@whitequark.org>, 2020-05-26 06:00:40 +0000, , cxxrtl add missing part commit 281c9685,,
1190,6aa0f72ae9e47c81441a2cecef18b7f90671ec6d,upert Swarbrick <rswarbrick@gmail.com>, 2020-05-22 14:29:42 +0100, , silence spurious warning verilog lexer compiling gcc chosen value effect considered something clearly wrong like checking inside generated lexer suspect cause even weirder bug triggered setting initial,,
1191,7746bba69a781498a13157a9c544b34ced8ad0a8,upert Swarbrick <rswarbrick@gmail.com>, 2020-05-26 16:21:38 +0100, , simplify modport check hierarchy.cc code originally come commit 458a940 interface used via modport code genrtlil.cc set interface_type property wire hierarchy.cc pick modport name add dict called map connection source modport name patch modport name retrieved strpool iterated arbitrary order discarding entry last practice pool always entry string used construct valid identifier contain pipe symbol patch change code retrieve modport name string effect practice may bit confusing code also get moved closer result used might bit efficient since always get far check patch also remove commented code think intended add typechecking point never implemented since date back october 2018 think make sense take,,
1192,7ff306ccdb47415e3a483adad87076327399434f,upert Swarbrick <rswarbrick@gmail.com>, 2020-05-26 15:19:39 +0100, , minor optimisation module wire module cell existing code doe search figure whether dict call count look get result call version call find instead avoiding double lookup code size increase slightly 6kb think content find getting inlined inlined lot callsites cell wire looking compiled code patch get non inlined call count followed call patch content find inlined see do_hash do_lookup result function byte bigger presumably also enlarges call site inline,,
1193,17b5f23f20d6cadc8ce6220e457880720aae4866,upert Swarbrick <rswarbrick@gmail.com>, 2020-05-22 16:59:24 +0100, , use default copy constructor rtlil sigbit handwritten copy constructor sure actually legal unconditionally read data member union written wire true also bit efficient constructor get compiler default allowed copy memory give marginal 0.25 decrease code size compiled gcc 9.3,,
1194,8f87ccec9b6ed3c9bb8280830b506b28324a60d8,upert Swarbrick <rswarbrick@gmail.com>, 2020-05-26 11:51:06 +0100, , use c_str str idstring std string operator operator work fetching string global string table comparing std string passed  using str mean create std string strlen malloc memcpy compare equality another memcmp length finally free string using c_str mean pas const char straight std string equality operator end call std string compare const char flavour essentially strcmp,,
1195,00c5ceb1f2c28435fa245a5183d325c441b8e5eb,ddie Hung <eddie@fpgeh.com>, 2020-05-25 16:40:53 -0700, , abc9_ops prep_xaiger exclude abc9_keep wire toposort,,
1196,1826370b3ab1485f966a796b95860779ae1dbd69,ddie Hung <eddie@fpgeh.com>, 2020-05-25 16:40:30 -0700, , xaiger promote abc9_keep wire,,
1197,1dce798dc5050745490600c09c873d821548f4f7,ddie Hung <eddie@fpgeh.com>, 2020-05-25 16:39:16 -0700, , test add ecp5 latch testcase abc9,,
1198,a7f2ef6d34c4b336a910b3c6f3d2cc11da8a82b4,ddie Hung <eddie@fpgeh.com>, 2020-05-25 14:21:10 -0700,2078, merge pull request 2078 yosyshq eddie xilinx_sim_tidy xilinx tidy cells_sim.v little,,
1199,9847a4eea8b6d758c06d3d95f2bfe84c57774364,lberto Gonzalez <boqwxp@airmail.cc>, 2020-05-01 23:17:35 +0000, , smtbmc qbfsat add timeout option set solver timeouts yices cvc4,,
1200,f9eef5e3f710684c8cfe5430190b5cf4f7c2e34e,lberto Gonzalez <boqwxp@airmail.cc>, 2020-05-01 08:12:23 +0000, , qbfsat add support cvc4,,
1201,54570a39780f750aa7bfd616f12c58bcf121bbdf,lberto Gonzalez <boqwxp@airmail.cc>, 2020-05-25 20:32:13 +0000, , qbfsat move smt2 info statement back top file,,
1202,903456c267c84d6d924a96ddf4f2b4e2b5caec4a,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-30 21:27:18 +0000, , qbfsat add solver option allow choice yices making yices default ensures logic whenever solving exists forall problem yices move set logic ... directive non info line set max iters parameter high number using yices exists forall mode prematurely abandon difficult problem doe provide incompatible incremental yices argument exists forall mode,,
1203,721283ac2a5724f72fd24a012c61e87e293f2b8a,ddie Hung <eddie@fpgeh.com>, 2020-05-25 10:53:49 -0700, , blackbox use existing module makeblackbox method,,
1204,08221edbc15333bcd05ae65cee09c86f875076ab,ddie Hung <eddie@fpgeh.com>, 2020-05-25 09:35:41 -0700, , test xilinx macc test initval shorten bmc depth runtime,,
1205,60aa8049157eb4f0417022182aeb8c1581efe404,ddie Hung <eddie@fpgeh.com>, 2020-05-25 10:07:58 -0700, , test fix test warning,,
1206,5b81df57c8c6779077c69ed8247fce7647616ade,ddie Hung <eddie@fpgeh.com>, 2020-05-25 09:47:08 -0700, , xilinx tidy cells_sim.v little,,
1207,59b355fb85cb7cda4a25696850bb3caffce3115f,ddie Hung <eddie@fpgeh.com>, 2020-05-25 09:14:00 -0700,2044, merge pull request 2044 yosyshq eddie fix2037 verilog allow attribute behavioural statement including null statement,,
1208,9c6d216a063452fcf0061b593b8ac278a39ff194,ddie Hung <eddie@fpgeh.com>, 2020-05-25 07:32:27 -0700, , test add test abc9 dff removing redundant flop entirely,,
1209,7bad23f19cb6d7cfcc2245827f5687142209fe87,ddie Hung <eddie@fpgeh.com>, 2020-05-25 07:22:26 -0700, , abc9_ops reintegrate preserve flop name,,
1210,8dd93e389eecebbe005886452cd60edefdbdc21a,ddie Hung <eddie@fpgeh.com>, 2020-05-25 07:18:21 -0700, , test add testcase abc9 dff preserving flop name,,
1211,1ebf7155a7d96a529432d93979fb553f12b9d641,ddie Hung <eddie@fpgeh.com>, 2020-05-25 07:17:54 -0700, , aiger cleanup,,
1212,9e6c288e5a8b69950f8e4ca394f6acee78f15a18,ddie Hung <eddie@fpgeh.com>, 2020-05-25 07:17:48 -0700, , xaiger cleanup,,
1213,c5a9abba11a2e69a5e9944c179f7dba3d24f417a,ddie Hung <eddie@fpgeh.com>, 2020-05-21 09:46:26 -0700, , verilog move attr child attach,,
1214,95dcd7e785db44fd664fb7d5ac380fa642d0981c,ddie Hung <eddie@fpgeh.com>, 2020-05-14 16:32:14 -0700, , test add attribute stmt test nakengelhardt,,
1215,1c117ac0236517d0d7150dcc8d1fed19288bd692,ddie Hung <eddie@fpgeh.com>, 2020-05-14 10:46:40 -0700, , verilog warn attribute null statement,,
1216,29d84339bf9ec8f1d2be3fa20f81843f3ee08324,ddie Hung <eddie@fpgeh.com>, 2020-05-11 10:26:08 -0700, , test add generate else test,,
1217,88bddb37c91e8fe136e5c9cc2ade20fadccd1946,ddie Hung <eddie@fpgeh.com>, 2020-05-11 10:20:33 -0700, , verilog handle empty generate statement removing ... ... rule cause conflict get empty genblock okay,,
1218,d21a07c7b5ef57de5428e5f7913338af582146b5,ddie Hung <eddie@fpgeh.com>, 2020-05-11 09:33:19 -0700,2037, verilog fix 2037 permitting freeing attribute null stmt,,
1219,589775538c23975d79aa21050557a37b76acb1dd,ddie Hung <eddie@fpgeh.com>, 2020-05-11 09:33:11 -0700,2037, test add 2037 testcase,,
1220,ae11156c90eec958cd9ab631a28c41eccc105e56,lairexen <claire@symbioticeda.com>, 2020-05-25 15:50:18 +0200,2015, merge pull request 2015 boqwxp qbfsat bisection qbfsat add iterative bisection optimization method make default,,
1221,89ed34fe55fd6a70b51ff68439e68f9a9e0b9e0f,ddie Hung <eddie@fpgeh.com>, 2020-05-24 10:10:50 -0700,2075, merge pull request 2075 yosyshq eddie xaiger_cleanup xaiger derive cell,,
1222,33b03ce904f6810437e27ca7a6df4fb1e966fc23,ddie Hung <eddie@fpgeh.com>, 2020-05-24 08:48:23 -0700, , xaiger add testcase,,
1223,d64df216302bab5b7c5047bbbcb0e3cd82f1ec2d,ddie Hung <eddie@fpgeh.com>, 2020-05-24 08:17:30 -0700, , xaiger derive cell,,
1224,227c3ff310e82516385b15d7cac905459f8bb09e,ddie Hung <eddie@fpgeh.com>, 2020-05-23 09:28:42 -0700,2074, merge pull request 2074 yosyshq eddie ecp5_cleanup ecp5 cleanup unused ecp5 abc9_model.v,,
1225,76e0cc82768957bd1dd473c559ec88ee2bd4d7bb,ddie Hung <eddie@fpgeh.com>, 2020-05-23 08:17:40 -0700, , ecp5 cleanup unused ecp5 abc9_model.v,,
1226,ac41f8a9c7a89c176867dc217eb81bffa7c1aced,lberto Gonzalez <boqwxp@airmail.cc>, 2020-05-21 23:20:44 +0000, , qbfsat remove cruft inadvertently left untouched commit,,
1227,aea0fd5ed4f5f56b81c43fe410efced194ef6472,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-25 04:12:02 +0000, , qbfsat add bisection mode make default also add nooptimize reorganizes qbfsat.cc bit,,
1228,721040df76c7095463ebf4f708f94bb236333f61,hitequark <whitequark@whitequark.org>, 2020-05-22 20:08:39 +0000,2072, merge pull request 2072 whitequark cxxrtl dont purge cxxrtl get rid aka opt_clean purge optimization level,,
1229,281c96856aec2fac0aa79a52484068f7e386b586,hitequark <whitequark@whitequark.org>, 2020-05-22 17:44:05 +0000, , cxxrtl get rid aka opt_clean purge optimization level actually necessary anymore scheduling improved clean purge disrupts mapping wire input rtlil netlist output cxxrtl code,,
1230,4f0f32116956782059d415a13ac52bf056634d6f,ddie Hung <eddie@fpgeh.com>, 2020-05-21 21:39:13 -0700, , abc9_ops update comment,,
1231,574812d9a54881784b104c71ba56a2e6ed14d39f,ddie Hung <eddie@fpgeh.com>, 2020-05-21 11:00:36 -0700,2057, merge pull request 2057 yosyshq eddie fix_task_attr verilog support attribute task identifier conflict,,
1232,38e858af8d5f61677d9686c022c864857f729d58,ddie Hung <eddie@fpgeh.com>, 2020-05-21 09:10:56 -0700, , update frontends verilog authored alberto gonzalez 61295559 boqwxp,,
1233,637650597b27a2e2f5407fc128ffd21d7a0b3016,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-05-21 15:36:30 +0200,2059, merge pull request 2059 boqwxp logger vector dict log use dict instead std vector std pair log_expect_ error warning log better express intent element unique,,
1234,026fed31356faa5a1b21a6270dd5cf0c745bb76e,. Engelhardt <nak@symbioticeda.com>, 2020-05-20 10:12:24 +0200,2046, merge pull request 2046 petercrozier trap extend ys_debugtrap macos,,
1235,7c4e580f8f9b5f441f3af5454e68cba38eb52e91,. Engelhardt <nak@symbioticeda.com>, 2020-05-20 08:55:36 +0200,2054, merge pull request 2054 boqwxp fix smtbmc smtbmc fix return status handling,,
1236,6eea4b3d79590f874caa3ec740785781f3926666,lberto Gonzalez <boqwxp@airmail.cc>, 2020-05-18 17:10:01 +0000, , kernel try order independent approach hashing dict authored david shah dave ds0.me authored eddie hung eddie fpgeh.com,,
1237,1053032a81ea54847bfef944d3c5481de8a2046e,lberto Gonzalez <boqwxp@airmail.cc>, 2020-05-19 16:13:44 +0000, , smtbmc fix typo error message authored engelhardt nak,,
1238,ae887c49f9cee371b133b0545d94f4e4d6b8d506,artin <hackfin@section5.ch>, 2020-05-19 11:14:51 +0200, , merge branch master http github.com hackfin yosys,,
1239,43c34a78286a70bfe45edf366c0e608d6ba8623f,artin <hackfin@section5.ch>, 2020-05-19 11:13:49 +0200, , idict handling wrapper also applied line break workaround rtlil.h make parser catch method,,
1240,aee439360bba642dcbffe5b803aa9a994b11d183,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-05-18 18:15:03 +0200, , add force_downto force_upto wire attribute fix 2058,,
1241,2d573a0ff680eb9f38358943fbf134f765ba1451,ddie Hung <eddie@fpgeh.com>, 2020-05-18 08:06:50 -0700,1926, merge pull request 1926 yosyshq eddie abc9_auto_dff abc9 support seq synthesis module abc9_flop bypass non combinatorial abc9_box,,
1242,049e4caceba2e90a43814152ecaeb340def7dde5,lberto Gonzalez <boqwxp@airmail.cc>, 2020-05-17 08:44:31 +0000, , firrtl accept techmapped cell type firrtl backend,,
1243,fa8cb3e35da68ceb55a9147bc1faacf68ad8bbfa,laire Wolf <claire@symbioticeda.com>, 2020-05-17 11:31:11 +0200, , revert add support non power two mem chunk verific importer reverts commit,,
1244,39fa1e160d4af42aa6d186e8e684ea1cafdc2391,ddie Hung <eddie@fpgeh.com>, 2020-05-15 14:05:28 -0700, , verific rewrite initial assume asserts prior elaboration,,
1245,8297afe92588c881fbf0590a64c81af08e6f20f6,lberto Gonzalez <boqwxp@airmail.cc>, 2020-05-14 22:52:07 +0000, , log use dict instead std vector std pair log_expect_ error warning log better express intent element unique,,
1246,67fc0c3698693f049e805211c49d6219f17d7c7d,ddie Hung <eddie@fpgeh.com>, 2020-05-14 16:44:35 -0700, , abc9 use abc9_keep instead abc9_scc apply _dff_ instead moving prefix,,
1247,7101ef550ba4b215d41fc82e52e3aa714afcbdbe,ddie Hung <eddie@fpgeh.com>, 2020-05-14 16:10:11 -0700, , verilog attribute task enable conflict,,
1248,e7fd8912f041462bf044b6c93aa4b4db786d01c7,ddie Hung <eddie@fpgeh.com>, 2020-05-14 16:09:41 -0700, , test attribute task enable,,
1249,07eecff9cca555086667666c4dbdb4c6a7133c67,ddie Hung <eddie@fpgeh.com>, 2020-05-14 15:30:08 -0700,2055, merge pull request 2055 yosyshq eddie logger_multiple logger fix multiple call pattern,,
1250,976edb7597692ac04111b3c51b13e18105c14f42,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-24 08:37:16 +0000, , kernel ensure dict always hash value given content,,
1251,35b94d1f664928dcf8476a9a6f35e2bb7f647ee1,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-22 22:04:22 +0000, , kernel implement dict hash code dict member function instead specialized template hash_ops,,
1252,e17329164904f05efa48be63fbb73ec8afdda8e4,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-21 17:47:00 +0000, , techmap replace naughty const_cast authored eddie hung eddie fpgeh.com,,
1253,97fd304cbec4b760bb2ea454668c4957ddb99624,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-21 07:51:29 +0000, , techmap replace pseudo private member usage range accessor function naughty const_cast,,
1254,36bb201dd9572f71c74d0987d8f42b19a6feaa9c,ddie Hung <eddie@fpgeh.com>, 2020-04-20 20:56:38 -0700, , techmap sort celltypemap determines techmap order,,
1255,ce62d0751ac25211cd468ae7026805e6933e0ce6,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-20 22:55:11 +0000, , replace std set using custom comparators pool authored eddie hung eddie fpgeh.com,,
1256,dabeb1e8a136730536d17fd79e6c348d8cdca271,ddie Hung <eddie@fpgeh.com>, 2020-04-20 15:50:12 -0700, , techmap prefix special wire backslash use idstring,,
1257,bd54d67ad4a24992c4161f12b2c8e42df2a65569,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-20 21:57:23 +0000, , clean pass techmap techmap.cc authored eddie hung eddie fpgeh.com,,
1258,982562ff13b475ec96af6e12e0ad8fdec42f91b6,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-20 05:59:00 +0000, , use emplace efficient insertion various dict,,
1259,c658d9d59d98063fec463e17978a3e2f449f38de,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-20 05:10:08 +0000, , build constant bit directly rather constructing object copying bit,,
1260,f235f212ea242d765e38f4b317390657c1291f77,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-20 04:46:09 +0000, , replace std set pool cell_to_inbit outbit_to_cell,,
1261,62946218255eaea385fc62802c881bff256157fb,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-20 04:42:19 +0000, , use emplace rather insert,,
1262,dfcb936cd565411eb488152213945c7896a980db,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-20 00:01:14 +0000, , clean pseudo private member usage ensure range iteration reference possible avoid unnecessary copy,,
1263,a4755c50c37636db1f39097e607592487d4eed29,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-19 23:52:21 +0000, , clean extraneous buffer,,
1264,7857782575bded685bdff55da942670343d54b20,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-19 22:44:38 +0000, , replace std map dict unique_bit_id,,
1265,6d64d768b07a027fff42515dbba4cdb6f060d17a,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-19 22:41:21 +0000, , replace std map dict port_connmap,,
1266,5cb4ae46665574e721161d4eb38552f0938b9948,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-19 22:38:10 +0000, , replace std map dict connbits_map cell_to_inbit outbit_to_cell,,
1267,c43017fc082ecf860283c860e8f9de18c3ae09c3,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-19 22:34:17 +0000, , replace std map dict techmapwires type,,
1268,644e55b3d30159b3dc033e5cfbfe07bde2604ea7,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-19 22:32:28 +0000, , replace std map dict celltypemap,,
1269,67f4046c05622140d9d2ae93d8cc44bb680b3b20,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-19 22:24:20 +0000, , replace std set pool handled_cells,,
1270,64c16f8c1364bbe45bc17a54c29d70990efb45ad,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-19 22:21:52 +0000, , replace std map dict,,
1271,2fb4931e5be2c2a0c80ffbca73ad74ebb8c9032f,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-14 18:09:05 +0000, , add specialized hash type dict use dict instead std map techmap_cache,,
1272,437f3fb342f91d0c1a1a923c92312301a03cb07d,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-14 17:50:23 +0000, , replace std map dict,,
1273,99b586b28367e1aea8c9e75a8132079c4a3687f9,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-14 17:44:33 +0000, , use nullptr instead null pass techmap techmap.cc,,
1274,5f7f213c7f3182169c5efe12c9c8e9ceec3ef81f,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-14 17:38:43 +0000, , replace std string rtlil idstring idstring pass techmap techmap.cc authored eddie hung eddie fpgeh.com,,
1275,e49fdee40441cb4b1892007560d56467fd75a798,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-10 07:19:05 +0000, , modify design module iterating module authored eddie hung eddie fpgeh.com,,
1276,985a29ff3b1f9ce19b091aa2541dc07dbc669341,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-05 07:07:50 +0000, , clean pseudo private member usage superfluous std vector instantiation rtlil id2cstr usage pass techmap techmap.cc,,
1277,7b3a4a1fff297481a463f27da250af8436041753,ddie Hung <eddie@fpgeh.com>, 2020-05-14 12:14:23 -0700, , opt_expr spotted xiretza,,
1278,73b7ea713ce5d796985678b2732b3a5259d43639,ddie Hung <eddie@fpgeh.com>, 2020-05-14 11:56:22 -0700,1994, merge pull request 1994 yosyshq eddie fix_bug1758 opt_expr improve single bit xor xnor cell gate cell,,
1279,425867d175f465a7568e146ef4d23bd975d9c55c,ddie Hung <eddie@fpgeh.com>, 2020-05-14 10:38:31 -0700, , logger clean doc,,
1280,02df0198b65a2514d1343eeff8827f4e2cf858d0,ddie Hung <eddie@fpgeh.com>, 2020-05-14 02:09:13 -0700, , abc9_ops prep_hier create unmap module remove init,,
1281,13f9d65b6fc09af76330c02ab420324b50db61da,ddie Hung <eddie@fpgeh.com>, 2020-05-14 00:29:45 -0700, , abc9 preserve _dff_ _.q init rely clean remove,,
1282,fa31e84112c004348fae30e64ca224367b71d187,ddie Hung <eddie@fpgeh.com>, 2020-05-13 22:10:24 -0700, , fix broken test ignoring abc9_flop init,,
1283,97a0a0431489568300b40c1d376af7b5d8cb7027,ddie Hung <eddie@fpgeh.com>, 2020-05-13 21:56:06 -0700, , abc9_ops xaiger reducing module derive call ... replacing _all_ abc9_box instantiation derived type,,
1284,e79127fcebf9c5aed47f6f56fcfc8a4c4f98705c,ddie Hung <eddie@fpgeh.com>, 2020-05-13 18:02:05 -0700, , cleanup reduce module derive call,,
1285,cea614f5aeb78446c663240103f94f10e71681e2,ddie Hung <eddie@fpgeh.com>, 2020-05-13 14:42:18 -0700, , ecp5 latches_map.v asyncprld,,
1286,fdc340db8e93d5b50ef515a231f2fef18bdd8165,ddie Hung <eddie@fpgeh.com>, 2020-05-13 14:16:42 -0700, , ecp5 synth_ecp5 longer need ecp5 abc9_ map.v,,
1287,39759d5f0ec9bfc0db3dd718cb035596da7f9668,ddie Hung <eddie@fpgeh.com>, 2020-05-13 14:12:06 -0700, , ecp5 fix rebase mistake,,
1288,8d34aee3d5addfc796ca7057d38e77628c6a77b4,ddie Hung <eddie@fpgeh.com>, 2020-04-22 17:37:07 -0700, , abc9 update abc9_flops pattern includes whiteboxes,,
1289,f652a9c11c75b7728db838c1c74c587ba92043ca,ddie Hung <eddie@fpgeh.com>, 2020-04-22 13:07:19 -0700, , abc9_ops update doc,,
1290,ca4f8c94441c16392ffc02a6117f9b3883e7042e,ddie Hung <eddie@fpgeh.com>, 2020-04-21 20:44:11 -0700, , xilinx gate specify attribute iverilog,,
1291,57c478c537ef23c05ca34ecdf4c4334fd82c104e,ddie Hung <eddie@fpgeh.com>, 2020-04-21 17:54:24 -0700, , abc9 abc9_map dff,,
1292,2946bb60e95408be1ffc5b667b6c84160f7f41e6,ddie Hung <eddie@fpgeh.com>, 2020-04-21 17:25:15 -0700, , abc9 rework submod since move keep cell,,
1293,8cda29137e0e1c19e1115211ee695681bc901030,ddie Hung <eddie@fpgeh.com>, 2020-04-21 17:04:26 -0700, , ecp5 trellis_ff bypass path async mode,,
1294,7146c0339e0b79ec24bc89e7fdf15331436e0e53,ddie Hung <eddie@fpgeh.com>, 2020-04-21 17:03:28 -0700, , timinginfo ignore specify2 cell false,,
1295,6c34945371a0446159423b0d70f9f10dbc2c4d07,ddie Hung <eddie@fpgeh.com>, 2020-04-21 15:45:05 -0700, , xilinx ice40 ecp5 zinit requires selected wire select,,
1296,b65610fb628cfd38edcab3c64507477a58cbdd10,ddie Hung <eddie@fpgeh.com>, 2020-04-21 15:44:56 -0700, , abc9_ops move assert,,
1297,ed7cb0b095e0eaf0ced643f7f828ea2c61b939b5,ddie Hung <eddie@fpgeh.com>, 2020-04-21 15:42:05 -0700, , abc9 put aigmap back,,
1298,a323881e152c0d51728f3df773ac2f326544b379,ddie Hung <eddie@fpgeh.com>, 2020-04-21 14:13:38 -0700, , xilinx ecp5 ice40 add abc9_flop bypass able cell,,
1299,b3e2538a140cac36c32b133d4475a052cfc46809,ddie Hung <eddie@fpgeh.com>, 2020-04-21 14:12:28 -0700, , abc9_ops fix bypass box using abc9_bypass,,
1300,d5a8aaba8c6160fe51214677f7452492e950b702,ddie Hung <eddie@fpgeh.com>, 2020-04-21 12:42:09 -0700, , abc9_ops tidy suppress error box hole,,
1301,e2044fd9c7de4534428ee4f3e8cf1448c493a7fc,ddie Hung <eddie@fpgeh.com>, 2020-04-21 12:32:30 -0700, , abc9_ops prep_delays insert delay box input connection const,,
1302,8b5fb99245969f62068e3b0b118d7b553ee628e8,ddie Hung <eddie@fpgeh.com>, 2020-04-21 12:30:25 -0700, , abc9_ops cleanup prep_dff prep_dff_submod,,
1303,7cd3f4a79bde6dbe2cd7f90d0a4996aebe70fd10,ddie Hung <eddie@fpgeh.com>, 2020-04-21 12:22:39 -0700, , abc9_ops add prep_bypass auto bypass box refactor eliminate need abc9_ map.v xilinx prep_dff_ hier unmap prep_hier,,
1304,bb840cca9cd62ad59b2054049e979263325ba664,ddie Hung <eddie@fpgeh.com>, 2020-04-16 14:03:54 -0700, , abc9_ops reintegrate handle _ff_ cleanup,,
1305,e357b40e7ae8a907ef38b2d32c920aada3f1ed5a,ddie Hung <eddie@fpgeh.com>, 2020-04-16 14:02:42 -0700, , xaiger longer use nonstandard even odd designate polarity,,
1306,4017cc6380c3b13f416e55e4e65cf98e7caf45e1,ddie Hung <eddie@fpgeh.com>, 2020-04-16 14:01:54 -0700, , aiger xaiger return _ff_ flop,,
1307,722540dbf942d2b8acbaf7372001c7d982eb2845,ddie Hung <eddie@fpgeh.com>, 2020-04-16 12:08:59 -0700, , abc9 enough techmap_fail init hide using,,
1308,5ad3a8528896a2e2539f2de98194eb0a6cce36c9,ddie Hung <eddie@fpgeh.com>, 2020-04-16 10:49:33 -0700, , abc9 test use box file instead auto,,
1309,c50601e35e9444e9fb77fd89622b3263d85d1fd0,ddie Hung <eddie@fpgeh.com>, 2020-04-16 10:40:33 -0700, , abc9 restore,,
1310,8fbb55f4aba9ccb850680dc9c7ab582e8c964a4a,ddie Hung <eddie@fpgeh.com>, 2020-04-16 10:25:41 -0700, , synth_ need explicitly read abc9_model.v,,
1311,63246a5c0eb5780675384d00443e6e46b5e59603,ddie Hung <eddie@fpgeh.com>, 2020-04-16 10:25:22 -0700,1917, revert merge pull request 1917 yosyshq eddie reverts commit reversing change made,,
1312,48052ad813db3561a959a1921466d571bafa354c,ddie Hung <eddie@fpgeh.com>, 2020-04-16 10:24:02 -0700, , abc9 add flop box basic _dff_p_ _dff_n_,,
1313,7812a2959b9b23b44e8144f9edb139f282d623e1,ddie Hung <eddie@fpgeh.com>, 2020-04-16 10:21:08 -0700, , kernel timinginfo clamp setup edge sensitive delay zero,,
1314,4cec21b93e62e9c43a0ab9618c0111ee65e520c1,ddie Hung <eddie@fpgeh.com>, 2020-04-15 16:29:11 -0700, , abc9_ops prep_dff_map error async flop found,,
1315,6c66030dfbcd93024f5f5bb602b9fcc58cb80a88,ddie Hung <eddie@fpgeh.com>, 2020-02-18 17:59:33 -0800, , uncomment negative setup time clamp zero connectivity,,
1316,c41c180f68b161cfeb8b82efe06c56d02394a831,ddie Hung <eddie@fpgeh.com>, 2020-04-15 16:18:37 -0700, , abc9 remove redundant wbflip,,
1317,4c6647a4693838978354183d5553717fa2d97a48,ddie Hung <eddie@fpgeh.com>, 2020-04-15 16:16:30 -0700, , xaiger always sort input output bit port redundant normal design necessary hole,,
1318,ec4bbb1444b24d36c03a6635738e34b652e5aa1b,ddie Hung <eddie@fpgeh.com>, 2020-04-15 16:13:57 -0700, , abc9 generate abc9_holes design instead name hole,,
1319,c52bb11fb6a4a34ba702e35c2950efb978b953ad,ddie Hung <eddie@fpgeh.com>, 2020-04-15 15:50:57 -0700, , abc9_ops robust,,
1320,8d7b3c06b2ced88d40bc5c024805c778edd6fe2f,ddie Hung <eddie@fpgeh.com>, 2020-04-15 15:41:55 -0700, , abc9 suppress warning compatible used flop box formed,,
1321,cdd250ef166ec98b053db44d0d811e98bdef53b4,ddie Hung <eddie@fpgeh.com>, 2020-04-15 12:28:03 -0700, , xilinx update abc9_dff test,,
1322,762b6ad74a49f125ef1999794cba7ece9ca3839f,ddie Hung <eddie@fpgeh.com>, 2020-04-15 12:27:26 -0700, , xilinx remove longer relevant test,,
1323,6f4f795953b2a38ec77984c7e1b50f579b59272e,ddie Hung <eddie@fpgeh.com>, 2020-04-15 12:15:36 -0700, , aiger xaiger use odd negedge clk even posedge since abc9 like negative mergeability value,,
1324,fb447951be5ac481106f06a911234614b576b40f,ddie Hung <eddie@fpgeh.com>, 2020-04-15 09:38:29 -0700, , abc9 cleanup,,
1325,0d84ff3fc47fbc17184e706ea3ef1ee801f19790,ddie Hung <eddie@fpgeh.com>, 2020-04-14 12:56:28 -0700, , revert ecp5 replace ecp5_ffinit techmap rule dff2dffs match init reverts commit,,
1326,8bad885e782181837c710f738f6184bd473d88ae,ddie Hung <eddie@fpgeh.com>, 2020-04-14 12:35:12 -0700, , abc9_ops prep_dff_map check _dff_ _.q drive module output,,
1327,489e83fc1ea7051cc400b043f75ce1ad359038f0,ddie Hung <eddie@fpgeh.com>, 2020-04-14 11:38:44 -0700, , abc9_ops away abc9_cells selection,,
1328,043ad8e76cd45bb573c804ffddb4a478cd4a99d4,ddie Hung <eddie@fpgeh.com>, 2020-04-14 11:10:48 -0700, , abc9_ops use new design delete select unset,,
1329,a52f779ecae79be5ea79bd27f04837e7031f8415,ddie Hung <eddie@fpgeh.com>, 2020-04-14 10:36:07 -0700, , ecp5 abc9_flop gated behind yosys,,
1330,509de98468973838aa3b3ff958084693434c8c83,ddie Hung <eddie@fpgeh.com>, 2020-04-14 08:53:07 -0700, , submod revert accidental change,,
1331,b66904e9cdef8cd0e0019f9a1a3a7a13abdcc10c,ddie Hung <eddie@fpgeh.com>, 2020-04-14 08:18:04 -0700, , revert merge branch eddie eddie abc9_auto_dff reverts commit reversing change made,,
1332,f975cf39cbedbca0482109b7aa625570a3857ee6,ddie Hung <eddie@fpgeh.com>, 2020-04-14 08:03:58 -0700, , xaiger update help text,,
1333,34c77326420e4f906544e26499683869c47d09aa,ddie Hung <eddie@fpgeh.com>, 2020-04-14 07:51:23 -0700, , ecp5 add synth_ecp5 dff work abc9,,
1334,e38b1280f9752d22c6d2a5803bec6a6cedf12a10,ddie Hung <eddie@fpgeh.com>, 2020-04-14 07:49:55 -0700, , abc9_ops prep_dff_map warn specify cell,,
1335,23c53a6bdde645ef475752e24e7751beb20a3121,ddie Hung <eddie@fpgeh.com>, 2020-04-14 07:48:37 -0700, , ice40 synth_ice40 cleanup,,
1336,5d5029fa75b8cb37c07fc15a0429e28fe317b472,ddie Hung <eddie@fpgeh.com>, 2020-04-14 07:31:07 -0700, , ecp5 replace ecp5_ffinit techmap rule dff2dffs match init,,
1337,039c3a59826de4410dd9257262430729fb0b4000,ddie Hung <eddie@fpgeh.com>, 2020-04-13 19:08:46 -0700, , kernel module makeblackbox clear connection delete wire last,,
1338,fe7965e0eeb7dacf1453ff6cfc1783c8c39c8201,ddie Hung <eddie@fpgeh.com>, 2020-04-13 17:32:21 -0700, , ice40 add synth_ice40 dff option support abc9,,
1339,4a10c87ae1916fb1d19b7bb0adebd54a5b15cf30,ddie Hung <eddie@fpgeh.com>, 2020-04-13 17:31:44 -0700, , ice40 split cells_map.v ff_map.v,,
1340,a1ae5845f83f12f2893c48c23c377aea25c1b280,ddie Hung <eddie@fpgeh.com>, 2020-04-13 17:30:29 -0700, , abc9_ops prep_dff_map cope plain _dff_ flop,,
1341,c10757a8ea5d6052d7a06690fb7411b5e4c7d772,ddie Hung <eddie@fpgeh.com>, 2020-04-13 16:21:08 -0700, , synth_xilinx rename dff_mode dff,,
1342,90cd49995b9bf18c4b6e7e7bbea237617753b29b,ddie Hung <eddie@fpgeh.com>, 2020-04-13 16:20:15 -0700, , xaiger treat init,,
1343,6b3aa91a2a1f717ebf4ce7155b134e9d556ac1ab,ddie Hung <eddie@fpgeh.com>, 2020-04-13 13:12:45 -0700, , abc9 cleanup,,
1344,edacb8f437bd1d3c61a12dfa35214e3a1d47af99,ddie Hung <eddie@fpgeh.com>, 2020-04-13 13:12:37 -0700, , abc9_ops use abc9_init,,
1345,483a190c1b468b2a22fe7f2b92075953c6095f7d,ddie Hung <eddie@fpgeh.com>, 2020-04-13 13:11:25 -0700, , aiger xaiger parse initial state back init wire,,
1346,77f3abcdc30e21b4359c2b07c20b63bdac5993bf,ddie Hung <eddie@fpgeh.com>, 2020-04-13 13:10:57 -0700, , xaiger dff use init initial state,,
1347,95763c8d18eec49de3acff5d38a82f54cc25cb1b,ddie Hung <eddie@fpgeh.com>, 2020-04-13 09:38:07 -0700, , abc9_ops add dff label auto handling abc9_flop box,,
1348,accfc70fc2bcfaa5f9f58e8a113a32e506f5081d,ddie Hung <eddie@fpgeh.com>, 2020-04-09 14:42:43 -0700, , abc9 fix behaviour help box option,,
1349,53fc3ed64563045949bcd52a03d2af586605d523,ddie Hung <eddie@fpgeh.com>, 2020-04-09 14:31:14 -0700, , aiger xaiger read _dff_ back new clock created according mergeability class init state cell attr,,
1350,ffa52738fba1264ef2eb37d5333babfa0758fe48,ddie Hung <eddie@fpgeh.com>, 2020-04-09 14:26:52 -0700, , xaiger output _dff_ mergeability dff option,,
1351,65395168a08c07eff4e49996f4eae4d5a422e586,ddie Hung <eddie@fpgeh.com>, 2020-05-11 10:01:29 -0700, , logger fix multiple call pattern,,
1352,299ab76a093f0cde95fdc0214b371140d7f339b9,lberto Gonzalez <boqwxp@airmail.cc>, 2020-05-14 17:07:59 +0000, , smtbmc fix return status handling,,
1353,cd92a706aeef938625f6402d22825729e32649d8,ddie Hung <eddie@fpgeh.com>, 2020-05-14 09:51:17 -0700, , fix whitespace,,
1354,5bcde7ccc331e575682823222c97cc414bb3d808,ddie Hung <eddie@fpgeh.com>, 2020-05-14 09:45:54 -0700,2045, merge pull request 2045 yosyshq eddie fix2042 verilog error direction given task argument default input mode,,
1355,f02e20907e5d0f343c83ed1a762a39299105167e,laire Wolf <clifford@clifford.at>, 2020-05-14 18:45:13 +0200,2052, merge pull request 2052 yosyshq claire verific_memfix add support non power two mem chunk verific importer,,
1356,140e9a8e06284fcee0ed91661a794b960b5ec5ec,laire Wolf <clifford@clifford.at>, 2020-05-14 18:31:16 +0200,2050, merge pull request 2050 yosyshq eddie opt_clean_fixes opt_clean remove init regardless purge remove init consistent sigmap clean behave identically,,
1357,ee0beb481db09e8faddf22109097649eac04486b,laire Wolf <clifford@clifford.at>, 2020-05-14 18:06:18 +0200,2027, merge pull request 2027 yosyshq eddie ast swap range regardless range_left,,
1358,56a5b1d2daf1b244990d81f32183034071ebd185,ddie Hung <eddie@fpgeh.com>, 2020-05-14 08:36:36 -0700, , test add another testcase per nakengelhardt,,
1359,173aa27ca5ef6e7c0a9277e8da7765adcd63bfe9,laire Wolf <claire@symbioticeda.com>, 2020-05-14 14:38:13 +0200, , add support non power two mem chunk verific importer signed claire wolf claire,,
1360,204e8b6fc63d0abe3e83673d8198fe4ac8d99350,iretza <xiretza@xiretza.xyz>, 2020-05-14 11:11:47 +0200, , suppress warning initial clone abc repo 9dedac50 introduced harmless disconcerting warning emitted abc yet exist cloned bin line abc file directory,,
1361,5be4b00a0dad4c6fe281a0e925daeae26715f215,ddie Hung <eddie@fpgeh.com>, 2020-05-14 00:59:38 -0700, , opt_clean improve warning message,,
1362,aa4a69f89be9fcdcf20ca1c28d67444b994ec479,ddie Hung <eddie@fpgeh.com>, 2020-05-14 00:26:23 -0700, , opt_clean add init test,,
1363,fc9fb09a91220602538d99bfd08b1d8c34b69558,ddie Hung <eddie@fpgeh.com>, 2020-05-14 00:24:23 -0700, , opt_clean rminit without purge also remove consistent const warn otherwise,,
1364,68b31f5e99e25c6bbd77af3d51c44bef88026c2f,ddie Hung <eddie@fpgeh.com>, 2020-05-14 00:19:58 -0700, , opt_clean really make clean identical opt_clean rminit,,
1365,237962debd9fcb7e9fb45f53bc8a53f0c34d9888,ddie Hung <eddie@fpgeh.com>, 2020-05-13 13:33:37 -0700, , verilog default input mode task func dir ... otherwise error,,
1366,0d2c33f9f4f8ca1bb507e3e688e0c7d372f0247b,ddie Hung <eddie@fpgeh.com>, 2020-05-13 10:11:45 -0700, , test update extend task argument test,,
1367,495dcfc812be0f990bee20fc1ac819c72b8b7e47,eter Crozier <peter@crozier.com>, 2020-05-13 14:17:00 +0100, , consolidate linux mac version,,
1368,3988f935b8715ddeffc994472c146e62448c8749,eter Crozier <peter@crozier.com>, 2020-05-13 13:09:08 +0100, , extend ys_debugtrap macos,,
1369,27b7ffc75444583bbecc70e2d7e2e84bc321f2cf,ddie Hung <eddie@fpgeh.com>, 2020-05-12 15:40:48 -0700, , ice40 fix icestorm_lc process sensitivity,,
1370,4ecae8a6735f71e0dd9e3cc8eb0e7855299a78bc,ddie Hung <eddie@fpgeh.com>, 2020-05-12 15:40:13 -0700, , ice40 fix whitespace,,
1371,95fb3cf487544068bc36207d5250a8bcd4386115,avid Shah <dave@ds0.me>, 2020-05-12 21:12:26 +0100, , ecp5 add missing serdes parameter signed david shah dave ds0.me,,
1372,17f050d3c6b8934141c42f96a3418de67a687b2c,eter Crozier <peter@crozier.com>, 2020-05-12 17:20:34 +0100, , allow structs within structs,,
1373,f482c9c0168a6857383e7d9360c8ca1df36ba2bc,eter Crozier <peter@crozier.com>, 2020-05-12 14:25:33 +0100, , generalise structs add support packed union,,
1374,1f3003be7d464372b1c94d6b8e47ffa0d75de0d3,ddie Hung <eddie@fpgeh.com>, 2020-05-11 13:00:36 -0700, , verilog error non ansi task func argument,,
1375,e5ce5a4fd532f35cf8dd625b97aa426e4661e119,ddie Hung <eddie@fpgeh.com>, 2020-05-11 11:05:19 -0700,2042, test add 2042 testcase,,
1376,b11cf67a8170ee830beedadc7156c4e83e4f1134,ddie Hung <eddie@fpgeh.com>, 2020-05-11 10:30:20 -0700, , setup test verilog properly,,
1377,49e64ad492633781e030c795eecd44e73a1bdc1c,ddie Hung <eddie@fpgeh.com>, 2020-05-08 11:12:58 -0700, , test update opt_expr_alu test,,
1378,9694dc42dd8badde03a27072b294556cb77f5bb5,ddie Hung <eddie@fpgeh.com>, 2020-05-08 11:12:43 -0700, , opt_expr consume_x require imply keepdc,,
1379,17f4e06247b608034f730efe6391fd5fe250bd79,ddie Hung <eddie@fpgeh.com>, 2020-05-08 11:07:44 -0700, , opt_expr restore consume_x use coarse grained,,
1380,495acf981547850ac7ad5b765dd215b0c33d59ac,ddie Hung <eddie@fpgeh.com>, 2020-05-08 11:07:11 -0700, , test opt_expr test depend consumex,,
1381,0b6b47ca670b9219bcb81ab7d3599267c2ef7571,eter Crozier <peter@crozier.com>, 2020-05-08 14:40:49 +0100, , implement structs,,
1382,aafaeb66dfd839b8223059884d2741dadc9e2d92,laire Wolf <clifford@clifford.at>, 2020-05-08 10:40:25 +0200,2038, merge pull request 2038 nakengelhardt libdir flag remove yosys libdir ldflags fix typo,,
1383,8ec3b6db1c07cc157fdf2955ed5daefb22126cf2,laire Wolf <claire@symbioticeda.com>, 2020-05-08 10:13:39 +0200, , fix clang compiler warning signed claire wolf claire,,
1384,ebfdf61eb9703a16f949470f98509fdb405adf8f,hitequark <whitequark@whitequark.org>, 2020-05-08 05:30:32 +0000,2022, merge pull request 2022 xiretza fallthroughs avoid switch fall warning,,
1385,5b779f7f4ef0bf2c4ad3a412da24fad30b078626,an Ravensloft <dan.ravensloft@gmail.com>, 2020-04-16 12:24:04 +0100, , intel_alm direct lutram cell instantiation instantiating lutram cell directly avoid trip altsyncram speed quartus synthesis time also give little flexibility yosys build ram individual 32x1 lutram cell working discovered mem_init0 parameter family _mlab_cell get ignored quartus,,
1386,c9befa769ff2cf36aca6b38e5015bb5bc26ab857,. Engelhardt <nak@symbioticeda.com>, 2020-05-07 19:28:18 +0200, , remove yosys libdir ldflags fix typo,,
1387,06104249406972de01d0360df63a32cafcdf2ec5,laire Wolf <clifford@clifford.at>, 2020-05-07 18:11:48 +0200,2005, merge pull request 2005 yosyshq claire fix1990 add nowrshmsk attribute fix shift mask bit slice write signed offset,,
1388,3a985d82851e498ba768d46403c41c05e5897eb4,ddie Hung <eddie@fpgeh.com>, 2020-05-07 08:07:42 -0700,2034, merge pull request 2034 yosyshq eddie abc_remote makefile git fetch abcurl explicitly local abc checkout,,
1389,d86fc791f9016fa6dafa7af1758ef301136e9eec,iretza <xiretza@xiretza.xyz>, 2020-05-07 11:44:38 +0200, , reorder case avoid fall warning log_assert false never return thus fall gcc seem think far making last case avoids problem entirely,,
1390,695150b0378528233837348b598033b137b8a949,iretza <xiretza@xiretza.xyz>, 2020-05-04 21:12:30 +0200, , add ys_fallthrough macro mark case fall introduced fallthrough gcc clang vendored attribute msvc seem warning,,
1391,8eb98b12c726149ee64c3901005eec4d527f12ad,ddie Hung <eddie@fpgeh.com>, 2020-05-06 16:23:46 -0700, , makefile git fetch commits abcurl repo,,
1392,1688a625007b0ea7a1b9114ecf7a50d81fcfa38d,ahand Kashani <sahand.kashani@gmail.com>, 2020-05-06 21:15:32 +0200, , formatting fix,,
1393,a299e606f864942c7edf90c4ad3998f4f4a346cf,ddie Hung <eddie@fpgeh.com>, 2020-05-06 12:10:28 -0700,2028, merge pull request 2028 zachjs master verilog allow null gen block,,
1394,8f9bba1bbfdb56630dadd75a3f92f7bfb26b3df6,achary Snow <zach@zachjs.com>, 2020-05-04 20:22:16 -0400, , verilog allow null gen block,,
1395,323aa1df75dcc21e94c4dfbdb77eaad40f48d081,lberto Gonzalez <boqwxp@airmail.cc>, 2020-05-06 07:22:17 +0000, , verilog move lexer location variable global namespace namespace,,
1396,1f1b64b8808137efa9e15017c839791367fbd221,ahand Kashani <sahand.kashani@gmail.com>, 2020-05-06 01:01:14 +0200, , add extmodule support firrtl backend current firrtl backend emits blackboxes standard module empty body cause firrtl compiler optimize entire circuit due absence driver yosys already tag blackboxes blackbox attribute commit propagates change firrtl syntax blackboxes,,
1397,004999218f52cd5a1308023a474ee608b842a5b7,ddie Hung <eddie@fpgeh.com>, 2020-05-05 08:01:27 -0700, , techlibs common robustness _width,,
1398,283b1130a651324ff870059dc3b1cf869948db93,ddie Hung <eddie@fpgeh.com>, 2020-05-05 07:59:40 -0700,2025, merge pull request 2025 yosyshq eddie frontend cleanup use dict instead map,,
1399,ae409d4d81f3a15aba58d5144e68b565cf70b79a,hitequark <whitequark@whitequark.org>, 2020-05-05 14:03:40 +0000,2012, merge pull request 2012 whitequark fix wasi abc build fix wasi build abc enabled,,
1400,5fa06e4894f13d82cf847f8d7b078c5b46a01737,ddie Hung <eddie@fpgeh.com>, 2020-05-05 06:49:36 -0700,2026, merge pull request 2026 yosyshq eddie synth_ice40 ecp5 xilinx allow abc9.w overridden via scratchpad,,
1401,7a62ee57b4953a01637086d409a99b9779a7d6c9,ddie Hung <eddie@fpgeh.com>, 2020-05-05 06:49:18 -0700,2024, merge pull request 2024 yosyshq eddie primitive_src verilog set src attribute primitive,,
1402,99aff5a0f9f322bf4498fe06094de9919ed56681,ddie Hung <eddie@fpgeh.com>, 2020-05-05 06:49:06 -0700,2023, merge pull request 2023 yosyshq eddie specify_src verilog fix specify src attribute,,
1403,66d0ed2bcc7195aab5b107b2536e6818fe5b244c,hitequark <whitequark@whitequark.org>, 2020-05-05 04:11:16 +0000, , ast simplify bitblast async rom declared logic fix 2020,,
1404,e936ac61ea223ca27c1b6eaf195cac66dd255602,ddie Hung <eddie@fpgeh.com>, 2020-05-04 12:18:20 -0700, , ast swap range regardless range_left,,
1405,2e911bc806d0a54e4d7e84ef2218ff088ea20b5f,ddie Hung <eddie@fpgeh.com>, 2020-05-04 12:18:02 -0700, , test add failing test,,
1406,e6b55e8b38d98e28ee53f7b470cef1bcc3b399f3,ddie Hung <eddie@fpgeh.com>, 2020-05-04 11:44:00 -0700, , synth_ice40 ecp5 xilinx allow abc9.w overridden via scratchpad,,
1407,eb5eb60fd4af431ea38a50ad1deebcc40ad4c222,ddie Hung <eddie@fpgeh.com>, 2020-05-04 10:53:06 -0700, , verilog fix specify src attribute,,
1408,22bf22fab4f5388f8279466be1da21f5a4daeae2,ddie Hung <eddie@fpgeh.com>, 2020-05-04 10:48:37 -0700, , frontend cleanup use dict instead map,,
1409,eca9fc01a78c5cc4c1d8120e2ccdf18211bcef37,ddie Hung <eddie@fpgeh.com>, 2020-05-04 10:22:05 -0700, , verilog set src attribute primitive,,
1410,ad8e7878f6321b9c35ae41b651a7da9a733ce4be,ddie Hung <eddie@fpgeh.com>, 2020-05-04 10:21:47 -0700, , test add test primitive src,,
1411,584780d776c92bc91731dbc2710dd8d9a624dc70,ddie Hung <eddie@fpgeh.com>, 2020-05-04 08:58:50 -0700,1996, merge pull request 1996 boqwxp frontend include complete source location instead frontends ast genrtlil.cc,,
1412,d1c8837572fb343baccff4d766a8aa0bca26aab7,hitequark <whitequark@whitequark.org>, 2020-05-03 16:19:42 +0000,2000, merge pull request 2000 whitequark log_error trap kernel trap log_error debugger attached,,
1413,e9f2d3f009d0c9da59758a6e14cddf1cebae1f59,hitequark <whitequark@whitequark.org>, 2020-04-24 19:37:47 +0000, , kernel trap log_error debugger attached workflow debugging fatal pas error yosys flawed three way running yosys debugger sufficient debugger catch fatal error segfaults abort stl exception others log_error log_cmd_error neither obvious easy remember catch yosys specific fatal error necessary set breakpoint least logv_error neither obvious easy remember gdb autocomplete take many second suggest function name due large amount symbol yosys breakpoint set yosys encounter fatal error process terminates debugging crash take long time reproduce crash waste significant amount time solve problem add macro ys_debugtrap act hard breakpoint available macro act hard breakpoint debugger present use obviate need breakpoint nearly every platform authored alberto gonzalez boqwxp airmail.cc,,
1414,5c82c19b4b58dfa6a1e03195a81d4e9a23cd7848,laire Wolf <clifford@clifford.at>, 2020-05-03 11:56:29 +0200,2014, merge pull request 2014 yosyshq claire fixoptalu fix opt_expr fine bug introduced 213a89558,,
1415,db13852ed657294d9919e668201abe85bc3fba44,ddie Hung <eddie@fpgeh.com>, 2020-05-02 14:22:37 -0700,2014, test add test 2014,,
1416,73601554591da7d0034bff916400c5fca5445d13,ddie Hung <eddie@fpgeh.com>, 2020-05-02 14:16:10 -0700,2013, merge pull request 2013 yosyshq eddie aiger_fixes aiger fix port start_offset,,
1417,2285cf1219bfd3b6e9bdb81357290de12e8b74bd,laire Wolf <claire@symbioticeda.com>, 2020-05-02 21:34:24 +0200, , fix opt_expr fine bug introduced 213a89558 signed claire wolf claire,,
1418,885deb4e88e847e1314b8a67087f72c3809a6995,laire Wolf <claire@symbioticeda.com>, 2020-05-02 21:34:24 +0200, , fix opt_expr fine bug introduced 213a89558 signed claire wolf claire,,
1419,da7da4491901e8c76682b6423658debe160771d9,ddie Hung <eddie@fpgeh.com>, 2020-05-02 11:19:04 -0700, , abc9_ops reintegrate sensitive start_offset,,
1420,2e78daf1ca68068ca9fa02eca1cc10e64d92cb11,ddie Hung <eddie@fpgeh.com>, 2020-05-02 09:56:10 -0700, , test aiger test wire start_offset,,
1421,a0afa1787e71fca1fb143a96580136f4bf355251,ddie Hung <eddie@fpgeh.com>, 2020-05-02 09:55:34 -0700, , aiger fix port start_offset,,
1422,c3e5a070eac753cfd54058f7e186bad0742301ed,laire Wolf <claire@symbioticeda.com>, 2020-05-01 17:26:34 +0200, , add plusargs output file test_autotb output signed claire wolf claire,,
1423,f38d76efbfa456533837d614822d2b89302386f9,laire Wolf <claire@symbioticeda.com>, 2020-05-01 17:26:07 +0200, , bugfix partsel.v signed index test case signed claire wolf claire,,
1424,88185f8959dc53fd60605747cc93a6129fc1bab3,laire Wolf <claire@symbioticeda.com>, 2020-05-01 17:25:33 +0200, , fix handling signed index bit slice signed claire wolf claire,,
1425,749c2ff84a618cdb1d0c38fefde9445ece42e6fb,laire Wolf <claire@symbioticeda.com>, 2020-04-29 14:28:54 +0200,1990, add test based test case 1990 signed claire wolf claire,,
1426,589ed2d97032829568e73a5858772e39088aeeeb,laire Wolf <claire@symbioticeda.com>, 2020-04-29 14:28:04 +0200, , add ast_selfsz improve handling bit slice signed claire wolf claire,,
1427,bbbce0d1c58f8bfb0a615f1ed53fa046552b5adf,laire Wolf <claire@symbioticeda.com>, 2020-04-27 17:04:47 +0200,1990, add nowrshmsk attribute fix shift mask bit slice write signed offset fix 1990 signed claire wolf claire,,
1428,ca3fc3c882b9a454c48bee7d701fa5cb254ae671,laire Wolf <clifford@clifford.at>, 2020-05-02 11:20:02 +0200,2010, merge pull request 2010 yosyshq claire fixopt fix opt_expr fine bug introduced 213a89558,,
1429,ff7a8d0e1e1e6fab3e508bb8c237502ef570132b,hitequark <whitequark@whitequark.org>, 2020-05-02 00:18:33 +0000, , update abc include wasi support fix,,
1430,b36060cc200dcad38693479ebfd074c353fc85d5,hitequark <whitequark@whitequark.org>, 2020-05-01 23:57:35 +0000, , fix wasi build abc enabled work around 2011,,
1431,bbde2419420a86635baf2b730ebe58ed6edca5bb,hitequark <whitequark@whitequark.org>, 2020-05-01 21:28:20 +0000,2001, merge pull request 2001 whitequark wasi add wasi platform support,,
1432,7f9ecddb7f868a083ace6c82f97d80c2dd72dd29,ddie Hung <eddie@fpgeh.com>, 2020-05-01 14:07:33 -0700,2010, add testcase 2010,,
1433,8ee32adac324ff9bb705feddfa5e13089fc2801a,laire Wolf <claire@symbioticeda.com>, 2020-05-01 19:10:26 +0200, , fix opt_expr fine bug introduced 213a89558 signed claire wolf claire,,
1434,667f38fe533c9f6676b5944d801a5fb33938ef8b,laire Wolf <clifford@clifford.at>, 2020-05-01 15:35:33 +0200,1997, merge pull request 1997 whitequark document ootb explain tree build readme,,
1435,d047ca8b11384dfe8f5d4b63ae7b3e6dfa2d6558,laire Wolf <clifford@clifford.at>, 2020-05-01 14:58:41 +0200,1981, merge pull request 1981 yosyshq claire fix1837 clear current_scope done rtlil generation,,
1436,b0268b1311c7e70a6726b5ed6285acdefa85f9aa,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-24 08:08:25 +0000, , frontend include complete source location instead frontends ast genrtlil.cc,,
1437,b43c282e4e0de53b9323a5d8d85b07bc73324a17,hitequark <whitequark@whitequark.org>, 2019-11-11 09:23:06 +0000, , add wasi platform support includes following significant change patching ezsat minisat disable resource limiting code wasm wasi since posix function use unavailable adding new definition present platform doe support spawning subprocesses i.e emscripten wasi definition hide definition run_command adding new makefile flag disable_spawn present condition flag disables pass require spawning subprocesses function,,
1438,bc380b0b56e0fa269a0d5844280cc4419d438d3a,ddie Hung <eddie@fpgeh.com>, 2020-04-30 09:07:02 -0700,1999, merge pull request 1999 yosyshq eddie verific recover wiretype enum attr part,,
1439,33c9c045614051defe79caa528892aa6448b2852,hitequark <whitequark@whitequark.org>, 2020-04-30 15:53:27 +0000,2008, merge pull request 2008 whitequark editorconfig abc fix .editorconfig break abc,,
1440,5017ff4a978ae92a3a00d120bed29de9425108aa,ddie Hung <eddie@fpgeh.com>, 2020-04-30 07:48:47 -0700, , verific ignore anonymous enums,,
1441,adeed6f7306b0be45c80419bca486ce198bcad68,hitequark <whitequark@whitequark.org>, 2020-04-30 02:22:37 +0000, , fix .editorconfig break abc,,
1442,97bfe65d3a14586eaa99da2c5d007094e4834a50,ddie Hung <eddie@fpgeh.com>, 2020-04-27 15:17:13 -0700, , verific support vhdl enums,,
1443,a66200ed1d1741150092e89c94f5c25676e9e436,ddie Hung <eddie@fpgeh.com>, 2020-04-27 13:48:50 -0700,1946, merge pull request 1946 yosyshq eddie yosyshq_abc abc use yosyshq abc instead upstream berkeley abc abc,,
1444,c34d57de2e204653cd5b550de671376f9607773b,ddie Hung <eddie@fpgeh.com>, 2020-04-27 12:08:45 -0700, , update changelog manual departure upstream,,
1445,a3fa9fd6e94786119c21915772fde794930c924f,ddie Hung <eddie@fpgeh.com>, 2020-04-16 08:01:26 -0700, , abc use yosyshq abc instead upstream berkeley abc abc enabling modification,,
1446,eabc00de8b42ba541b2f45a7677746984067b77b,ddie Hung <eddie@fpgeh.com>, 2020-04-27 11:12:17 -0700,1992, merge pull request 1992 yosyshq eddie bugpoint_help bugpoint improve help text,,
1447,adb483ddfd3163a4efa08e09a35dd926377aa71d,amsi K Vytla <vamsi.vytla@gmail.com>, 2020-04-27 10:36:18 -0700, , frontends json jsonparse.cc like upto field read_json also read signedness wire,,
1448,5f9cd2e2f6cdea9f00cb5a042c7fe472fb54ef4c,amsi K Vytla <vamsi.vytla@gmail.com>, 2020-04-27 09:44:24 -0700, , preserve signed ness verilog wire rtlil per suggestion made http github.com yosyshq yosys pull 1987 rtlil wire hold is_signed field exported json backend exported via dump_rtlil command read via ilang_parser,,
1449,dd5f206d9edd32fcb17d6cb67343eb65abb688cc,ddie Hung <eddie@fpgeh.com>, 2020-04-27 08:43:54 -0700, , verific recover wiretype enum attr part,,
1450,868b6b1b0dfa7ca1f10392678d7c3c29db37c60d,hitequark <whitequark@whitequark.org>, 2020-04-25 18:30:53 +0000,2002, merge pull request 2002 yosyshq dave cxxrtl width cxxrtl round constant width,,
1451,1b93dda03718154fe4c5d292e53c0514bf1e633b,avid Shah <dave@ds0.me>, 2020-04-25 10:42:21 +0100, , cxxrtl round constant width signed david shah dave ds0.me,,
1452,9b26a1fa89e34af8651af381d88088b738c75769,hitequark <whitequark@whitequark.org>, 2020-04-24 18:07:13 +0000, , readme explain tree build,,
1453,f1087b2552b73c243be8e37aa69c8511c10745a5,hitequark <whitequark@whitequark.org>, 2020-04-24 23:26:26 +0000, , fix tree build configured small,,
1454,26cda3c247713a3d77c56e9f915f8e6c0dd50943,hitequark <whitequark@whitequark.org>, 2020-04-24 18:24:10 +0000, , gowin ecp5 remove generated file make clean,,
1455,bbf343589ba2b4508afdfaed17dfd11c3252cf7f,hitequark <whitequark@whitequark.org>, 2020-04-24 22:44:35 +0000,1998, merge pull request 1998 whitequark cxxrtl fix cxxrtl fix attribute syntax minor fix,,
1456,7f203cb019c56e0eaf3387a5f7b49f266d6dd9c6,ddie Hung <eddie@fpgeh.com>, 2020-04-24 14:31:33 -0700, , test fsm use randomly generated seed,,
1457,b5f38f834207fab3a563c55568c4543a3b5dcc1f,ddie Hung <eddie@fpgeh.com>, 2020-04-24 14:13:45 -0700, , opt_expr const_xnor replacement pad,,
1458,56dd036b97858077945939e72972621ba722f8e3,ddie Hung <eddie@fpgeh.com>, 2020-04-24 13:41:19 -0700, , bugpoint improve messaging,,
1459,e6021848565f3f5e58b8a33927c53ce761f5b927,ddie Hung <eddie@fpgeh.com>, 2020-04-24 13:26:04 -0700, , bugpoint keep bugpoint_keep also apply module cell,,
1460,b52eccef3a40116c035e91eff5df80134b310db4,ddie Hung <eddie@fpgeh.com>, 2020-04-24 11:57:55 -0700, , revert verific import enum attribute verific reverts commit,,
1461,a0e658d412269d0477ce6982cb0f3c7a0dba38f6,hitequark <whitequark@whitequark.org>, 2020-04-24 18:35:53 +0000, , cxxrtl use cxxrtl_ prefix rather cxxrtl former prefix doe need escaped verilog unlike latter yosys convention use former,,
1462,4bfe6ebea929fb221853f775570ec5c7ccc5fac4,ddie Hung <eddie@fpgeh.com>, 2020-04-24 11:17:09 -0700, , bugpoint skip port keep add header,,
1463,ebd6fa945d4f0afa9a7507e791d13653571c8a63,ddie Hung <eddie@fpgeh.com>, 2020-04-24 11:16:25 -0700, , test opt_expr update xnor xor test,,
1464,83570bc0da7773b16eca7cebfd792ae799eb5c0f,ddie Hung <eddie@fpgeh.com>, 2020-04-24 11:15:29 -0700, , opt_expr fix xor xnor,,
1465,3eb24809a1d80f4b7015e6f8b1458e300727c244,laire Wolf <clifford@clifford.at>, 2020-04-24 14:09:47 +0200,1995, merge pull request 1995 yosyshq eddie verific assert wire found warn instead,,
1466,4ca5f9799b7c7b40ac0fd91e7001286a99a4b29c,an Ravensloft <dan.ravensloft@gmail.com>, 2020-04-23 22:44:29 +0100, , intel_alm cleanup duplication,,
1467,f88378ae616b331d43ccc99797e239785bab7644,hitequark <whitequark@whitequark.org>, 2020-04-24 05:50:10 +0000, , cxxrtl improve printing narrow memory,,
1468,3738391bddc60a4c228ed732ec86df893cf4ed11,hitequark <whitequark@whitequark.org>, 2020-04-24 05:44:39 +0000, , cxxrtl fix handling parametric module large parameter paramod prefix paramod,,
1469,90b71eb84bbf172cf0c66db7dd8c86178bf93f94,ddie Hung <eddie@fpgeh.com>, 2020-04-23 18:15:07 -0700, , opt_expr group fix,,
1470,d3555c667c5057f39e0ea31a518d1f4922f2b2a4,ddie Hung <eddie@fpgeh.com>, 2020-04-23 16:28:11 -0700, , verific assert wire found warn instead,,
1471,b84415094c193fbeb2053f0a888689ea1502e7cc,ddie Hung <eddie@fpgeh.com>, 2020-04-23 15:58:36 -0700, , test add opt_expr test,,
1472,e7058593f41ace45cb19aba24935a39de70733ca,ddie Hung <eddie@fpgeh.com>, 2020-04-23 15:57:48 -0700, , opt_expr improve single bit xor xnor cell gate cell,,
1473,bf021a0e1f0883c017242d4a2057d2acf239330b,ddie Hung <eddie@fpgeh.com>, 2020-04-23 12:16:55 -0700, , bugpoint improve help text,,
1474,b048afc3a60984d10da7e4618236b957dab527a8,ddie Hung <eddie@fpgeh.com>, 2020-04-23 06:43:30 -0700,1974, merge pull request 1974 yosyshq eddie abc9 tolerate failure writing output file calling using fails,,
1475,dc9a72bc8d003e4d6cc6b40afbb8b6ce792799c0,laire Wolf <clifford@clifford.at>, 2020-04-23 11:34:19 +0200,1989, merge pull request 1989 boqwxp qbfsat make hole name recovery source location robust,,
1476,1797c574da8b3e47ca0db56587e5888cf67ab24c,laire Wolf <clifford@clifford.at>, 2020-04-23 11:33:54 +0200,1988, merge pull request 1988 boqwxp qbfsat qbfsat add assume negative polarity option,,
1477,ca31027fe1eb5f3881005954b1cc9c8f7497042a,laire Wolf <clifford@clifford.at>, 2020-04-23 11:28:05 +0200,1986, merge pull request 1986 yosyshq eddie verific_enum verific import enum attribute verific,,
1478,3d149aff733692b368919191dc31e731cbba9cfa,an Ravensloft <dan.ravensloft@gmail.com>, 2020-04-23 00:56:49 +0100, , intel_alm work around quartus ice,,
1479,4ee8452d3476862ec9f470c69cfb1a70eb8b6e43,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-23 05:42:18 +0000, , qbfsat make hole name recovery robust allow multiple cell type share source location long one anyconst anyseq location,,
1480,b700592881a2f2a87cca9776cd9bfca85781c9ec,ddie Hung <eddie@fpgeh.com>, 2020-04-22 22:12:41 -0700,1984, merge pull request 1984 yosyshq eddie kernel cell getparam throw exception found,,
1481,7369e6b26b35584053c7e2672e22a70d72caff3d,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-23 04:06:15 +0000, , qbfsat add assume negative polarity option,,
1482,51ae0f4e20815df98204b72bd740c00f5f2a1197,ddie Hung <eddie@fpgeh.com>, 2020-04-22 17:53:08 -0700, , ecp5 ecp5_gsr skip cell gsr parameter,,
1483,988d47af8533a0c7728095862dbc6a7311c1f8b7,ddie Hung <eddie@fpgeh.com>, 2020-04-22 17:50:30 -0700, , test read xilinx cell_sim.v xilinx_dsp test,,
1484,592baebd22ab1c80512b6f91926d90b33393285e,ddie Hung <eddie@fpgeh.com>, 2020-04-22 17:43:25 -0700, , xilinx check creg dsp48e1,,
1485,5028e17f7db11f901ce9e423dfe2c6f7e68259cc,ddie Hung <eddie@fpgeh.com>, 2020-04-22 17:26:56 -0700, , verific import enum attribute verific,,
1486,db09e96dff63b7b0fdb7010ad1965aaf261cbe2f,ddie Hung <eddie@fpgeh.com>, 2020-04-22 16:35:35 -0700, , test ice40_dsp test read ice40 cells_sim.v default params,,
1487,d2d90e4504a0fb43c35584484e0b949be7225b2b,ddie Hung <eddie@fpgeh.com>, 2020-04-22 13:59:56 -0700, , xilinx improve xilinx_dffopt message,,
1488,f582eb14af21450129e9cefbcaa5e7e3ad2e7783,ddie Hung <eddie@fpgeh.com>, 2020-04-22 13:57:09 -0700, , xilinx xilinx_dffopt read cells_sim.v fix test,,
1489,86ab7d3a6ed994c06654fbae9770caa030f115d6,ddie Hung <eddie@fpgeh.com>, 2020-04-22 12:07:08 -0700,1945, kernel cell getparam throw exception found 1945,,
1490,fa9df06c9dc5ead43645ba973e2ca8c63adfb29d,ddie Hung <eddie@fpgeh.com>, 2020-04-22 15:35:05 -0700,1949, merge pull request 1949 yosyshq eddie select_blackbox select select inside black white box unless prefix used,,
1491,274098cce6133dfb9a5b0ad013e55119cb1741cf,ddie Hung <eddie@fpgeh.com>, 2020-04-22 14:37:27 -0700,1945, merge pull request 1983 yosyshq eddie cleanup use hard coded default parameter light 1945,,
1492,cf14e186eb6c89696cd1db4b36697a4e80b6884a,hitequark <whitequark@whitequark.org>, 2020-04-22 20:29:08 +0000,1982, merge pull request 1982 asumagic asu cxxrtl memory queue opt cxxrtl keep memory write queue sorted insertion,,
1493,beb9e4b29964cee0ea1eb77a50e7f040e067144d,laire Wolf <clifford@clifford.at>, 2020-04-22 21:31:32 +0200, , update pass cmds select.cc authored eddie hung eddie fpgeh.com,,
1494,bf22cda91294d56419f7e157081acf0cf36e40f2,ddie Hung <eddie@fpgeh.com>, 2020-04-22 12:10:42 -0700,1969, merge pull request 1969 boqwxp pool_emplace kernel add pool support rvalue reference move semantics,,
1495,7f33a0294b7e6a299033cb4ee19bd86317737c08,ddie Hung <eddie@fpgeh.com>, 2020-04-22 12:02:30 -0700,1945, cleanup use hard coded default parameter light 1945,,
1496,dc77563a6a0b0a812fa006a286e0ec6e091dbd3a,su <sdelang@sdelang.fr>, 2020-04-22 20:50:13 +0200, , cxxrtl keep memory write queue sorted insertion strategically inserting pending memory write memory update keep queue sorted allows skip queue sort memory commit minerva sram soc run faster result,,
1497,db27f2f3786fa867bf7524aff6a5b72c89932620,ddie Hung <eddie@fpgeh.com>, 2020-04-22 10:19:30 -0700,1973, merge pull request 1973 yosyshq eddie fix1966 test fix various plugin.sh prefix usr local share,,
1498,281cd10717448569fe55cb8b6414d4ce22697d4a,ddie Hung <eddie@fpgeh.com>, 2020-04-22 10:16:14 -0700, , test update select black white box test,,
1499,eaa5a3e786e7ebc5ad25ebd08e7e42f5a5337b5c,ddie Hung <eddie@fpgeh.com>, 2020-04-22 10:15:56 -0700, , select select black white box default prefix,,
1500,28623f19eebf4abe7d956087f681a988f8733f95,ddie Hung <eddie@fpgeh.com>, 2020-04-22 09:32:13 -0700,1950, merge pull request 1950 yosyshq eddie design_import design import count black white box candidate top,,
1501,4f847cb64aa144977172f88ec9b2b91299d68827,ddie Hung <eddie@fpgeh.com>, 2020-04-22 08:30:03 -0700, , yosys config spelling,,
1502,634b5e2d9fd8d2e7a40816cf117bb9e072619b69,ddie Hung <eddie@fpgeh.com>, 2020-04-22 08:29:45 -0700, , test use yosys config datdir instead hard coded,,
1503,a7c66fdc61508017113a93b51ea79827fb67adfc,ddie Hung <eddie@fpgeh.com>, 2020-04-22 08:14:07 -0700, , pool add emplace function,,
1504,c32b4bded582e121056a497131bf617684448cc4,laire Wolf <clifford@clifford.at>, 2020-04-22 16:57:34 +0200,1976, merge pull request 1976 yosyshq dave fix sim const sim fix handling constant connected cell input startup,,
1505,95c74b319b36f8cb950196c3e1d10c945629c1f5,laire Wolf <clifford@clifford.at>, 2020-04-22 16:50:45 +0200,1979, merge pull request 1979 whitequark cxxrtl faster cxxrtl gas gas gas gon step gas tonight fly,,
1506,9f1fb11b1d4d7326c4ba543778993dd6fb655953,laire Wolf <claire@symbioticeda.com>, 2020-04-22 14:51:20 +0200,1837, clear current_scope done rtlil generation fix 1837 signed claire wolf claire,,
1507,93288b8eaea3e346275082352edeea5cfb4ac38a,hitequark <whitequark@whitequark.org>, 2020-04-22 12:45:19 +0000, , cxxrtl run edge detector eval result minerva sram soc run faster,,
1508,1d5b6ac253a397d173b92549d420d898f80e577f,hitequark <whitequark@whitequark.org>, 2020-04-22 01:15:27 +0000, , cxxrtl add unsupported knob manipulating clock tree quite possibly worst way implement doe work subset well behaved design used measure much performance lost simulating inactive edge clock replaced clock tree analyzer generating safe code clear thing look like,,
1509,5f17e0ced552afb0a27bd244727ce58c24f45e95,hitequark <whitequark@whitequark.org>, 2020-04-21 23:42:56 +0000, , cxxrtl use log_id appropriate nfc,,
1510,cd82afb740fc2f1d9bead89fd2683be989acad37,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-04-21 19:56:28 +0200, , bugpoint remove module cell iterating reported zirconiumx,,
1511,d22a8d157da855ca70ff89ead8406dcd629642fb,hitequark <whitequark@whitequark.org>, 2020-04-21 21:48:17 +0000, , cxxrtl add cxxrtl comb sync annotation black box output annotation used commit doe alter semantics removing elision output black box cell elision output expected rare noticeable benefit implementation somewhat hack cxxrtl.comb annotation alters semantics output black box applied black box converges immediately additional delta cycle necessary propagate computed combinatorial value upwards hierarchy cxxrtl.sync annotation alters semantics output black box applied remove black box wire connected output break false feedback arc arising conservative modeling dependency black box although currently attribute recognized black box separate compilation added future could also emit consume,,
1512,164b0746d2111be17bd33b04852070fc4b65e48c,hitequark <whitequark@whitequark.org>, 2020-04-21 18:46:36 +0000, , cxxrtl sync_ wire type edge_ wire type nfc attribute called cxxrtl.edge planned attribute cxxrtl.sync would cause blackbox cell output added sync defs rather comb defs rename edge detector related stuff avoid confusion,,
1513,16a3048308f20e4761f491e81a8d4c0b80f5a149,an Ravensloft <dan.ravensloft@gmail.com>, 2020-04-21 16:43:21 +0100, , intel_alm documentation improvement,,
1514,746c29b1716b7eac4f4be0eded64e7aa05a6682d,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-21 17:17:47 +0000, , kernel rename argument rvalue reference accepting function,,
1515,02f1c7b9afd1d35964245ea045db8642d8da3d14,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-04-16 15:57:03 +0200, , write_json dump default parameter value fix 1823 allow nextpnr reuse default value information already present yosys cells_sim.v avoid duplicating probably desyncing information,,
1516,b4d76309e1e2a264fdac46341548e8d74c552f07,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-04-16 21:48:21 +0200, , use default parameter value getparam fix 1822,,
1517,846c79b312b648b36b5f3b9d563c6c5e252a5411,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-04-16 17:38:55 +0200, , hierarchy convert positional parameter named fix 1821,,
1518,06a344efcb4a8c56f230715481ce07e715a7a4b3,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-04-16 15:51:03 +0200, , ilang ast store parameter order default value information fix 1819 1820,,
1519,79efaa65ad73520e4354bdc33622216bf29892fc,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-04-16 21:48:03 +0200, , idict make iterator forward previously iterating idict returned content reverse,,
1520,a6f9e28680c2700f903ffdaa837525b71708aa16,laire Wolf <clifford@clifford.at>, 2020-04-21 19:04:55 +0200,1971, merge pull request 1971 yosyshq claire edifkeep ignore conflicting keep attribute unless asked,,
1521,9e1afde7a02e6d3a65c106f74920dcad9e678a04,laire Wolf <clifford@clifford.at>, 2020-04-21 18:46:52 +0200,1851, merge pull request 1851 yosyshq claire bitselwrite improved rewrite code writing bit slice,,
1522,4aa0f450f52b595ba1327632a19dc3a989bf2438,hitequark <whitequark@whitequark.org>, 2020-04-21 15:51:09 +0000, , cxxrtl use one delta cycle immediately converging netlists statically known eval converge one delta cycle second commit always return false design contains feedback buffered wire need run second delta cycle commit case eval always converges immediately detected second delta cycle omitted result minerva sram soc run faster,,
1523,7f5313e6c3c932a82a0fac7719d7c7100342ec77,hitequark <whitequark@whitequark.org>, 2020-04-21 15:33:12 +0000, , cxxrtl add shortcut running proc flatten people judge compiler backend first impression metric judge speed doe severely impact debuggability provides equally massive gain performance use default,,
1524,06985c3afdba579d0bba266bb6daba0101358ad5,hitequark <whitequark@whitequark.org>, 2020-04-21 14:49:36 +0000, , cxxrtl unbuffer module input wire module input wire never set module unnecessary buffer although important input especially critical clock since commit hierarchy level longer add delta cycle result minerva sram soc run faster flattened 264 faster hierarchical,,
1525,12c5e9275c115104896d3c53f0bbdf3fc0c6f37d,hitequark <whitequark@whitequark.org>, 2020-04-21 13:59:42 +0000, , cxxrtl simplify generated edge detection logic commit change way edge detector represented generated code variable set commit reset eval function considers .curr .next clock wire behavior remains besides simpler generate providing opportunity optimization commit pave way unbuffering module input,,
1526,757cbb3c809091bf20a2f3b3a8b621010de01a8d,hitequark <whitequark@whitequark.org>, 2020-04-21 13:33:42 +0000, , cxxrtl localize wire multiple comb driver commit wire driven output port exactly one comb cell would localized even feedback arc wire would cause wire become buffered require often quite extraneous delta cycle evaluation alleviate problem running splitnets driver however solution mistaken splitnets driver followed opt_clean purge would produce net multiple driver would iterated fixpoint moreover even done would sufficient opt_clean purge doe currently remove wire init attribute desirable remove wire since correspond register may useful debugging proper solution consider condition wire may localized specifically feedback arc wire part wire driven output sync cell wire hold state localizable commit original condition localizing wire replaced check sync cell driving make unnecessary run splitnets driver majority case get design buffered wire longer includes pas result minerva sram soc longer buffered wire run faster addition commit prepares flow graph introduction sync output black box authored jean franã ois nguyen,,
1527,f24fb4ae82c9fb0cdaf9c954dbe6b3569c1ccda0,hitequark <whitequark@whitequark.org>, 2020-04-20 16:44:51 +0000, , cxxrtl detect buffered comb wire feedback wire buffered combinatorial wire including subset feedback wire prevent design always converging one delta cycle commit feedback wire detected commit buffered combinatorial wire including feedback wire detected authored jean franã ois nguyen,,
1528,d834cc7afb818924c73ced36b20fe6848b06d999,laire Wolf <claire@symbioticeda.com>, 2020-04-21 14:23:24 +0200, , add selection pattern prefix non blackbox pattern signed claire wolf claire,,
1529,27506d2aeb0eadac8dd110f1723b93feb583ef46,laire Wolf <claire@symbioticeda.com>, 2020-04-21 12:35:25 +0200, , improve net priority edif back end signed claire wolf claire,,
1530,abf81c76396d674833d1dce3f3f75a43f76e2a1f,avid Shah <dave@ds0.me>, 2020-04-21 08:58:52 +0100, , sim fix handling constant connected cell input startup signed david shah dave ds0.me,,
1531,abc8f1fcb65bb99ef4bf6fc6c6aa3126c333c68f,hitequark <whitequark@whitequark.org>, 2020-04-21 01:43:20 +0000,1961, merge pull request 1961 whitequark paramod original name ast rpc record original name paramod hdlname attribute,,
1532,38ee59184ca50b37b4adacb957f553391b7769d4,ddie Hung <eddie@fpgeh.com>, 2020-04-20 15:42:29 -0700, , test remove write_ilang,,
1533,d32e56a3d1bdb36a77c0c3afad2eb4493292480b,ddie Hung <eddie@fpgeh.com>, 2020-04-20 15:34:31 -0700,1975, merge pull request 1975 dh73 claire bitselwrite adding test claire bitselwrite branch,,
1534,caf4071c8bd4494d2c86d3ef9ea7b17fc74bafca,ddie Hung <eddie@fpgeh.com>, 2020-04-20 11:58:23 -0700, , remove option sat,,
1535,a1573058e989a807885b1df1e249b9b82c9cbef6,ddie Hung <eddie@fpgeh.com>, 2020-04-20 11:54:10 -0700, , simplify test case script,,
1536,99a0958601def365caf980fc97ed77832ad7cbda,ddie Hung <eddie@fpgeh.com>, 2020-04-20 11:53:48 -0700, , remove ununsed file,,
1537,c506da3819613fcfa5c0cfe73865ca0bacadb52c,ddie Hung <eddie@fpgeh.com>, 2020-04-20 11:39:13 -0700,1972, merge pull request 1972 yosyshq eddie bug1970 abc9_ops prep_lut robust,,
1538,3d7b98335150bc5ffe58e312ea4433311af8b111,ddie Hung <eddie@fpgeh.com>, 2020-04-20 11:26:11 -0700, , abc9 tolerate abc nonzero exit code output.aig write enable xilinx ecp5 speculatively fails use pre result,,
1539,22f440506b2b58edc27354d9ac8d474bb6185e63,iego <diego@symbioticeda.com>, 2020-04-20 12:45:35 -0500, , modification test per eddie request,,
1540,a998a4155d0e8a109bae80c3be24ed8465378b46,ddie Hung <eddie@fpgeh.com>, 2020-04-20 10:30:10 -0700,1962, xilinx ecp5 disable abc9 optimisation sometimes fire assertion e.g 1962,,
1541,8c992ca47fb7ea523627cb0f57aa3e86190de6a7,ddie Hung <eddie@fpgeh.com>, 2020-04-20 09:39:35 -0700, , abc9 prep_lut robust,,
1542,34d8ff8b569262da28175b56099e099413313022,ddie Hung <eddie@fpgeh.com>, 2020-04-20 09:38:29 -0700,1970, abc9 add testcase reduced 1970,,
1543,ee5067e8646b388aefc6cf95c13403c42cb96fa4,laire Wolf <claire@symbioticeda.com>, 2020-04-20 16:00:37 +0200,1733, ignore conflicting keep attribute unless asked fix 1733 signed claire wolf claire,,
1544,ae115fa3aac9acf7534b3f7c08afaa1b86bfc4ad,laire Wolf <clifford@clifford.at>, 2020-04-20 14:51:40 +0200,1964, merge pull request 1964 yosyshq claire sformatf extend support format string verilog front end,,
1545,ecaa892e3530a3cc0fde56e1724538475c017857,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-20 05:37:10 +0000, , add rvalue reference accepting entry_t constructor pool,,
1546,95b94ad19b025cef0617610a2605f23688a48a2f,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-20 02:16:55 +0000, , pool construct entry_t place add rvalue accepting forwarding insert method,,
1547,2b1fb8c0a06e6f7b2107c9f623ed9e55b002a7f6,hitequark <whitequark@whitequark.org>, 2020-04-19 19:59:42 +0000,1967, merge pull request 1967 whitequark cxxrtl blackbox attribute cxxrtl provide attribute black box factory,,
1548,bf0f96b847a9738df10e2a549a53bddfa0d1346a,hitequark <whitequark@whitequark.org>, 2020-04-19 16:22:02 +0000, , cxxrtl provide attribute black box factory parameter attribute necessary parameter every instantiation cell attribute may well vary example uart phy type phy tty pty socket would parameter configuration implementation specified type socket address would attribute,,
1549,35990b95ec3b306f5ff0edf84c7d83aada1005d0,laire Wolf <claire@symbioticeda.com>, 2020-04-18 14:08:51 +0200, , extend support format string verilog front end signed claire wolf claire,,
1550,c98cde88427aedacbcaf66d915912377ccb0cb01,hitequark <whitequark@whitequark.org>, 2020-04-18 09:21:14 +0000,1963, merge pull request 1963 whitequark cxxrtl blackboxes cxxrtl add support simple templated black box,,
1551,63d2a308572aaa5abe0ab4591067a013a953d684,hitequark <whitequark@whitequark.org>, 2020-04-18 08:04:57 +0000, , cxxrtl add templated black box support,,
1552,ab4297c326e80bbf92f4973d495590556b2ef344,hitequark <whitequark@whitequark.org>, 2020-04-18 02:14:20 +0000, , cxxrtl make eval commit inline blackboxes change preparation template blackboxes effect current generated code,,
1553,2b88d9a3fe161f4499774f0554857f02738de63c,hitequark <whitequark@whitequark.org>, 2020-04-17 01:41:08 +0000, , cxxrtl add simple black box support commit add support replacing rtlil module cxxrtl black box black box port width may depend parameter instantiated yet parameter may used change behavior black box,,
1554,8bc3cd30dcd36168b71134df2fb111534a5c5cb3,hitequark <whitequark@whitequark.org>, 2020-04-15 17:39:14 +0000, , cxxrtl use instead nfc,,
1555,41421f5dca3587172c870b548921331398a06c19,hitequark <whitequark@whitequark.org>, 2020-04-18 03:43:15 +0000, , ast rpc record original name paramod hdlname attribute paramod name mangling invertible character separate module name parameter valid module name doe stop people trying invert commit make easy invert name mangling storing original name explicitly fix firrtl backend use newly introduced attribute,,
1556,d42530b7bba58d2f4c0b435b7c2d6ece5941e0e3,hitequark <whitequark@whitequark.org>, 2020-04-17 21:36:59 +0000,1955, merge pull request 1955 whitequark cxxrtl sync_always cxxrtl correctly handle sync always rule,,
1557,67fbc00a1824aafb2af2e7c4b7a9590c7bc718fa,hitequark <whitequark@whitequark.org>, 2020-04-17 18:57:00 +0000,1952, merge pull request 1952 boqwxp verilog frontend add source location parser rule,,
1558,50581d5a94730b33e2ca1b7f7371f502ef9263c6,iego <diego@symbioticeda.com>, 2020-04-17 10:15:22 -0500, , wrong fixed value,,
1559,e7ad209b15490c512049310643fdf137a4be1687,hitequark <whitequark@whitequark.org>, 2020-04-17 09:43:13 +0000, , cxxrtl correctly handle sync always rule fix 1948,,
1560,115fc261e60ebcd0456e26aac452942137db1ca9,hitequark <whitequark@whitequark.org>, 2020-04-17 09:07:49 +0000,1954, merge pull request 1954 yosyshq dave fix stdout conflict qbfsat fix illegal use stdout identifier,,
1561,4d1db12133885d35f7ce6fe76db82e5878cee104,hitequark <whitequark@whitequark.org>, 2020-04-17 09:06:40 +0000,1951, merge pull request 1951 whitequark rtlil rtlil add attrobject get set attrobject has_attribute,,
1562,586739ecf3c397f34ebc68585ac934dd562e39a9,avid Shah <dave@ds0.me>, 2020-04-17 08:42:39 +0100, , qbfsat fix illegal use stdout identifier signed david shah dave ds0.me,,
1563,00d74f0b9ceecc7b60f50fddb3b6ab0c47701923,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-17 06:23:03 +0000, , set verilog source location explicit block begin ... end,,
1564,10a814f97808de8cce7e50a03f01832db66c263e,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-17 06:16:59 +0000, , add verilog source location information ast_posedge ast_negedge node,,
1565,c69db910acef73bbd5a1bfb015231fce5419e0af,hitequark <whitequark@whitequark.org>, 2020-04-17 02:27:13 +0000,1898, merge pull request 1898 boqwxp location verilog frontend add location information parsed constant,,
1566,69743aad42086b52e4148c883b51d6cb8fc2922a,hitequark <whitequark@whitequark.org>, 2020-04-17 02:25:18 +0000,1864, merge pull request 1864 boqwxp clean pseudo private member usage simplify pass techmap abc.cc,,
1567,f2064c813150f67436a8947fc61644f5e0fb01c0,hitequark <whitequark@whitequark.org>, 2020-04-17 02:21:23 +0000,1888, merge pull request 1888 boqwxp cleanup_scatter clean pass cmds scatter.cc,,
1568,5c428996a99311343ed6691fc5c49bea9342a32c,hitequark <whitequark@whitequark.org>, 2020-04-17 02:20:54 +0000,1882, merge pull request 1882 boqwxp cleanup_rename clean pseudo private member usage pass cmds rename.cc,,
1569,31e3e52988827b8a36aa312f003742cef0cc1e65,hitequark <whitequark@whitequark.org>, 2020-04-16 22:09:25 +0000,1929, merge pull request 1929 yosyshq eddie select_unset select add select unset option,,
1570,b6f624b56bc3adee55743c4bd383414ea5b07c72,hitequark <whitequark@whitequark.org>, 2020-04-16 21:49:49 +0000, , rtlil add attrobject has_attribute,,
1571,ff7a1a1568e0d4773b160b631da0446673149091,hitequark <whitequark@whitequark.org>, 2020-04-16 21:43:03 +0000, , rtlil add attrobject get set make get set _src_attribute use function,,
1572,b4b2345a10babf055e01db0a3d91b51c3f79e3bf,hitequark <whitequark@whitequark.org>, 2020-04-16 21:28:13 +0000,1947, merge pull request 1947 whitequark cxxrtl usability cxxrtl minor documentation usability improvement,,
1573,9eace8f36032665394e582a60fc58be0a7c9303b,ddie Hung <eddie@fpgeh.com>, 2020-04-16 12:48:40 -0700, , design add test,,
1574,dac5adde12c585f5e0552f776ae0a5ab05e995c9,ddie Hung <eddie@fpgeh.com>, 2020-04-16 12:46:07 -0700, , design import count black white box candidate top,,
1575,2ddfb61e65bb8299ba9bc09af9bb4636efc2ddb0,ddie Hung <eddie@fpgeh.com>, 2020-04-16 12:45:04 -0700, , select add test selecting inside black white box,,
1576,47c8ee7fe4c4935a11ed81b3d94069664e026dca,ddie Hung <eddie@fpgeh.com>, 2020-04-16 12:23:34 -0700, , select select inside blackboxes,,
1577,92534973588d2baa42b6078f3540ba736f3d802a,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-10 22:37:36 +0000, , add location information ast_constant node,,
1578,2e3647f5672e375b3f00a8a4c6db87d376393724,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-14 00:35:47 +0000, , use dict instead std map authored eddie hung eddie fpgeh.com,,
1579,b94f38295a6ca30e46b1d404953c7f5f3761734e,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-09 19:31:12 +0000, , revert stringf rather stringstreams,,
1580,6081c1bbd3e21ed67ceb12171f6f33d6ec988217,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-08 07:22:10 +0000, , clean pseudo private member usage pass cmds rename.cc,,
1581,ff8be2364e9d9aecb084f7fff07a2538b5e6d02e,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-13 19:37:01 +0000, , replace std map dict authored eddie hung eddie fpgeh.com,,
1582,0424555702de0c17841d8306f734faa788bc504d,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-09 23:55:24 +0000, , replace pseudo private member access connections_ pass cmds scatter.cc authored engelhardt nak,,
1583,0787af947f92d9d1040623b5d2e8c737c0aee0a9,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-09 05:34:28 +0000, , clean pass cmds scatter.cc,,
1584,87910732f15c900cbd752158258a8af12720d277,iego <diego@symbioticeda.com>, 2020-04-16 13:31:05 -0500, , adding test dynamic part select optimisation,,
1585,2623e335cc54d652b874c1e4ced27788db0e9694,ddie Hung <eddie@fpgeh.com>, 2020-04-14 10:58:51 -0700, , test add select unset test,,
1586,254d38ca671c0933687034f317be07a5f3395e10,ddie Hung <eddie@fpgeh.com>, 2020-04-14 10:58:42 -0700, , select add select unset option,,
1587,8d3f6d0d792a1cd688ce4d9c05bef8ec601f9334,ddie Hung <eddie@fpgeh.com>, 2020-04-16 10:51:09 -0700,1928, merge pull request 1928 yosyshq eddie design_delete kernel add design delete option,,
1588,c2804a68c2d4d198e72be7a8c0164093c1e62fce,hitequark <whitequark@whitequark.org>, 2020-04-16 17:18:29 +0000,1896, merge pull request 1896 boqwxp read_stdin_repl frontend allow reading file input stdin like repl heredoc mode,,
1589,7a434cdd7baf4ffdac5497c3e6783f2bb0e0bac6,laire Wolf <clifford@clifford.at>, 2020-04-16 18:50:43 +0200,1797, merge pull request 1797 epfl vlsc keep file information emitting firrtl,,
1590,06c0338f2c19ca50675f3928de7fa19b05d304c4,hitequark <whitequark@whitequark.org>, 2020-04-16 16:45:02 +0000, , cxxrtl make rom writable document memory operator practical benefit using const memory rom std vector internally prevents contemporary compiler constant propagating rom content clear whether permitted however major benefit using non const memory rom ability dynamically fill rom individual simulation,,
1591,9043632dcc9b4ab198e03ffbdb8ba232b047ef28,hitequark <whitequark@whitequark.org>, 2020-04-16 16:30:43 +0000, , cxxrtl fix misleading example caution race condition fix 1944,,
1592,58e89cd36879eb93f36a99ab2ee80cca101d0ec8,hitequark <whitequark@whitequark.org>, 2020-04-15 19:01:17 +0000, , cxxrtl remove inaccurate comment nfc,,
1593,1664bcda12024734a28fd6cb1bfbc28de60cf86e,avid Shah <dave@ds0.me>, 2020-04-16 16:38:19 +0100, , ecp5 force signed port bit signed david shah dave ds0.me,,
1594,aa552cefa3bd0e98346508a8c45a7805353f8305,ddie Hung <eddie@fpgeh.com>, 2020-04-16 08:06:12 -0700,1927, merge pull request 1927 yosyshq eddie kernel design remove rtlil module check,,
1595,e8a841467f4ddd85acfcfbcda2cd28d43e75341a,ddie Hung <eddie@fpgeh.com>, 2020-04-14 10:34:23 -0700, , test add design delete test,,
1596,a9ec0defb9a1d38690f772f1b7d80562df8ca2ce,ddie Hung <eddie@fpgeh.com>, 2020-04-14 10:33:55 -0700, , kernel add design delete option,,
1597,90a1c6b6a4a5633399106c4a0558607cd1a1579b,hitequark <whitequark@whitequark.org>, 2020-04-16 13:29:13 +0000,1915, merge pull request 1915 boqwxp kernel add dict support rvalue reference move semantics,,
1598,2ee028dcf16339408f8c9423efdcc4497f705dc2,hitequark <whitequark@whitequark.org>, 2020-04-16 13:28:34 +0000,1900, merge pull request 1900 xiretza suppress makefile echo suppress output makefile.conf printing source version,,
1599,e1f5145afaad3147809d80adfa56048fffc5a603,hitequark <whitequark@whitequark.org>, 2020-04-16 13:28:03 +0000,1937, merge pull request 1937 hzeller consexpr opportunity use static constexpr instead static const possible,,
1600,2b57c06360fd453840aa1e3b76a410ad300ae197,avid Shah <dave@ds0.me>, 2020-04-16 13:48:20 +0100,1943, merge pull request 1943 yosyshq dave fix 1919 ast fix handling identifier global scope,,
1601,e86ba3b94d7285ded20b4280ad52821cbca504fc,laire Wolf <claire@symbioticeda.com>, 2020-04-16 12:11:52 +0200, , make mask shift default bitselwrite signed claire wolf claire,,
1602,e1fb12a4b9e1d0685a1a1b060f2887f79b3c297f,laire Wolf <claire@symbioticeda.com>, 2020-04-15 20:36:40 +0200, , add proper bitselwrite support signed claire wolf claire,,
1603,2f8541a92eb6a733c90170709c4c597452036ab6,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-04-14 18:59:49 +0200, , opt_expr fix output alu identity mapping rule,,
1604,4d025058208f3b3096192b09371c9320610a44b8,avid Shah <dave@ds0.me>, 2020-04-16 10:27:59 +0100, , ast fix handling identifier global scope signed david shah dave ds0.me,,
1605,5eb1f83d2d8da1f5390ed1a2658793a4e25809ba,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-15 16:22:22 +0000, , rename overloaded insert emplace add overloaded version possible lvalue rvalue combinationsfor argument,,
1606,76c9e1c26505894546610cb06ff9a861c1be5859,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-10 20:06:12 +0000, , use script style heredoc syntax repl heredocs,,
1607,b5ecbbef9451ab5648822b02fd8e458cfac49a80,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-10 19:30:22 +0000, , allow reading file input stdin improving repl experience,,
1608,4711fea6c085e773d65f10c630f8d7a698f5b323,laire Wolf <claire@symbioticeda.com>, 2020-04-01 12:43:42 +0200, , improved rewrite code writing bit slice disabled add new rewrite rule still missing check make sure new rewrite rule actually valid substitute always block processed therefore new rewrite rule disabled  signed claire wolf claire,,
1609,3c4758c60e33386e19049d81fd6f72c8e7f316e0,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-04-15 17:43:31 +0200,1894, merge pull request 1894 yosyshq mingw_fix fix compile mingw,,
1610,dc3d432aaaf2222ae1d9835b70b5e09e3acdea1e,ddie Hung <eddie@fpgeh.com>, 2020-04-15 08:42:39 -0700,1916, merge pull request 1916 yosyshq eddie kernel module makeblackbox clear connection,,
1611,33b0ac92699bdbcd9279913d20700c3eba6c7201,ddie Hung <eddie@fpgeh.com>, 2020-04-15 08:36:25 -0700,1933, merge pull request 1933 yosyshq eddie zinit_more zinit handle __dffs,,
1612,0b7a5879e5838281a0060ecc09a4d4d877d9620e,. Engelhardt <nak@symbioticeda.com>, 2020-04-15 17:33:50 +0200,1830, merge pull request 1830 boqwxp qbfsat add qbfsat command integrate exists forall solving specialization,,
1613,53ba3cf7188883a9ef1c6c506c7b3a842dccc87b,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-04-11 16:03:19 +0200, , fix truth table _sr_ cell brings documented behavior cell line _dffsr_ _dlatchsr_ priority model already reflecting behavior also get rid sim synth mismatch model,,
1614,7ad8b242806357599cfcbd228cef5c331935ef7c,avid Shah <dave@ds0.me>, 2020-04-15 16:10:38 +0100,1897, merge pull request 1897 yosyshq dave bram rejection fix memory_bram fix ignorance valid matched rule,,
1615,bc21e58bb5fe0f4da3b90057cd1a568c4b40df39,iodrag Milanovic <mmicko@gmail.com>, 2020-04-15 16:38:09 +0200, , fix compile mingw,,
1616,38a0c30d65584335fee3e17f9075711853638ac3,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-04-11 18:36:51 +0200, , get rid dffsr2dff pas proper subset opt_rmdff called opt called every synth flow coarse part thus never actually doe anything safely removed,,
1617,85166633bc981b02e31167134917fc0b523e8eda,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-04-11 16:59:10 +0200, , opt_clean add missing assignment,,
1618,2d436bc4f1f3ca574a89312caf0bf94b81b37f7a,hitequark <whitequark@whitequark.org>, 2020-04-15 14:16:50 +0000,1918, merge pull request 1918 whitequark simplify improve_enum ast simplify improve enum handling,,
1619,43cc6bd8a10b47759f4d0d1916d3b7ad108e4486,an Ravensloft <dan.ravensloft@gmail.com>, 2020-04-15 14:28:35 +0100, , synth_intel_alm vqm support,,
1620,2106f78bb14eab6c234a0a367ec32ff6680fc6d9,hitequark <whitequark@whitequark.org>, 2020-04-14 03:25:22 +0000, , ast simplify improve enum handling commit enum value serialized attribute form enum_ width value value decimal signed integer multiple drawback enums large value would hard process downstream tooling parse arbitrary precision decimal fact yosys also correctly process enums large value would overflow int enum value attribute confined namespace making harder downstream tooling enumerate attribute opposed looking specific value enum value could include explicitly permitted systemverilog standard commit enum value serialized attribute form enum_value_ value value bit sequence appropriate width,,
1621,d7da491002bd5a5f3266222f977d848b7ca871b5,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-04-15 16:12:34 +0200, , setundef improve error message fix 1092,,
1622,3611e7c86413fcb2efa7650adab075887c05e375,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-04-14 22:57:37 +0200, , json update format documentation fix 1693,,
1623,4ee8fc1473a39d21ce765b09f43f327822519365,laire Wolf <clifford@clifford.at>, 2020-04-15 16:01:19 +0200,1930, merge pull request 1930 yosyshq claire fix1876 fix handling ternary constant condition,,
1624,2e37e62e6b926ca1712b1636ef720748e382dc97,an Ravensloft <dan.ravensloft@gmail.com>, 2019-11-19 10:19:00 +0000, , synth_intel_alm alternative synthesis intel fpgas operating layer abstraction rather clumsy intel primitive avoid special hack like dffinit highlow favour simple techmapping also make primitive much easier manipulate descriptive mean anything lut2 lut6,,
1625,4c52691a58a469a525401bbc83c65f262b2a5504,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-04-14 15:44:17 +0200, , abc9_ops add check ensuring connected port actually exists,,
1626,a143f04e7d665fa38e5b69effd66f1e56e338544,hitequark <whitequark@whitequark.org>, 2020-04-15 05:34:29 +0000,1932, merge pull request 1932 yosyshq dave cxxrtl unclocked read cxxrtl fix handling unclocked memory read port,,
1627,5c6e68167332b362a2479a9ee427fefab0839874,enner Zeller <h.zeller@acm.org>, 2020-04-14 14:19:38 -0700, , use static constexpr instead static const possible particular inside class declaration static const assignment technically definition constexpr signed henner zeller h.zeller acm.org,,
1628,383fe4a4bc9471e5ce93b0661f3a364b8da9f438,ddie Hung <eddie@fpgeh.com>, 2020-04-14 13:08:37 -0700, , test zinit new type,,
1629,a8ab74285b9ffd2df73c49f691f756cb3220cb06,ddie Hung <eddie@fpgeh.com>, 2020-04-14 13:08:23 -0700, , zinit handle __dffs,,
1630,6c16fd760b611441aaa8a9dd9ee1714c7750127a,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-04-13 19:29:39 +0200, , opt_expr add alu optimization detect place alu carry bit constant due const split smaller alu point also make existing const carry detection low bit generic handle case constant equal one another fix 1912,,
1631,3b85b7c57a071279275f27d5547a5ad4ad2e1a44,avid Shah <dave@ds0.me>, 2020-04-14 20:39:13 +0100, , cxxrtl fix handling unclocked memory read port signed david shah dave ds0.me,,
1632,e7121cc15c33875b7da7bd54c246689f6cb25ea7,ddie Hung <eddie@fpgeh.com>, 2020-04-14 12:39:10 -0700,1876, test add testcases 1876,,
1633,9b4dab397e8060860ec866171fcece3c6f19dcf7,laire Wolf <claire@symbioticeda.com>, 2020-04-14 21:05:07 +0200,1876, fix 5bba9c3 close 1876 signed claire wolf claire,,
1634,7a36728b2fd640e166188b05c901b1992ec2af6b,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-04-14 16:33:09 +0200, , dffinit avoid setting init parameter zero length value fix 1704,,
1635,75bb2c8c2472f4f09c556c09ae0ac3fb6a70d41a,ddie Hung <eddie@fpgeh.com>, 2020-04-14 10:43:05 -0700, , design delete iterating design module directly,,
1636,635b2b8939f32a3551114332147a8323217f4474,ddie Hung <eddie@fpgeh.com>, 2020-04-14 09:31:06 -0700, , kernel design remove rtlil module check,,
1637,3a27906ac65a1287d1cc4ea758e639b608e152a6,ddie Hung <eddie@fpgeh.com>, 2020-04-14 07:54:11 -0700, , abc9_exe verify verify,,
1638,843201ec96ed7c04a1fc5bb1c5b7558f018573a3,ddie Hung <eddie@fpgeh.com>, 2020-04-09 14:31:59 -0700, , techmap fix error message,,
1639,d8f2a1fda0876f78a85cb5e1674b6ada8a8726f2,hitequark <whitequark@whitequark.org>, 2020-04-14 14:37:48 +0000,1922, merge pull request 1922 whitequark write_cxxrtl disconnected output write_cxxrtl ignore disconnected module port,,
1640,7025881a5e8c4feb077d296f996683094e2a313a,hitequark <whitequark@whitequark.org>, 2020-04-14 13:53:52 +0000,1921, merge pull request 1921 whitequark write_cxxrtl separate compilation write_cxxrtl enable separate compilation,,
1641,759283fa65b1195ebe3a5bc6890ec622febca0eb,ddie Hung <eddie@fpgeh.com>, 2020-04-14 06:01:55 -0700,1917, merge pull request 1917 yosyshq eddie xaiger add check __abc9_delay model,,
1642,f41c7ccfff4bf104c646ca4b85e079a0f91c9151,hitequark <whitequark@whitequark.org>, 2020-04-14 12:40:00 +0000,1879, merge pull request 1879 jjj11x jjj11x package_decl support using previously declared type localparams parameter package,,
1643,0e1beb6f308da18b952e562b85504258d20ffcc7,hitequark <whitequark@whitequark.org>, 2020-04-14 12:39:28 +0000,1880, merge pull request 1880 jjj11x duplicate_enum duplicated enum item name result error,,
1644,0d0bf9c4a2acd70418670518bf641f7628c92165,hitequark <whitequark@whitequark.org>, 2020-04-14 12:34:35 +0000, , write_cxxrtl ignore disconnected module port e.g port submod fix 1920,,
1645,9c64d37a4c3279ca037d4eae79f6ea60ca582457,hitequark <whitequark@whitequark.org>, 2020-04-14 12:12:50 +0000, , write_verilog fix precondition check,,
1646,102fb5424fa1e7be59786925bd3a10f5d46fa904,hitequark <whitequark@whitequark.org>, 2020-04-14 12:07:58 +0000, , write_cxxrtl enable separate compilation commit make possible use several cxxrtl generated file one application well compiling cxxrtl generated code separate compilation unit,,
1647,9547d8c13eb8279d383f0efcf0ad33a54469b878,ddie Hung <eddie@fpgeh.com>, 2020-04-13 20:37:22 -0700, , kernel module makeblackbox clear connection,,
1648,4ccaf048a5621228c21083a9660f02f4efb505cd,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-14 02:20:59 +0000, , simplify pass techmap abc.cc remove superfluous rtlil sigspec construction authored eddie hung eddie fpgeh.com,,
1649,0808318d55a4ac6ccb374393ab73c3b2bb27be6d,ddie Hung <eddie@fpgeh.com>, 2020-03-26 09:22:27 -0700, , xaiger add check __abc9_delay model,,
1650,f44b287f8e36684607447beb05556f1a5a34d625,ddie Hung <eddie@fpgeh.com>, 2020-04-13 18:33:42 -0700,1568, merge pull request 1568 yosyshq eddie fix_zinit zinit fix _dff_ _and adff cell init,,
1651,c479fdeb85a3b3b607228a729cc2ead40caab50c,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-13 19:59:29 +0000, , add dict support rvalue reference move semantics,,
1652,b75c5bf74374156c802461acf0a868f7e5fad3fd,ddie Hung <eddie@fpgeh.com>, 2020-04-13 15:25:37 -0700, , zinit resolve one comment mwkmwkmwk,,
1653,c6afce763807862305c4ade28ef5bb72a4b078f6,ddie Hung <eddie@fpgeh.com>, 2020-04-13 15:16:51 -0700, , zinit fix review comment mwkmwkmwk,,
1654,091297b9ee9c7874f17abb855f6c612c448cec70,ddie Hung <eddie@fpgeh.com>, 2020-04-13 14:29:44 -0700, , test zinit adff,,
1655,70bca35f9cc820c05ddbd02703c13f9cf9135756,ddie Hung <eddie@fpgeh.com>, 2020-04-13 14:28:53 -0700, , zinit operate adff erase init entry consumption,,
1656,1cdfdbc6d106cf706c22518a80837e9ed769711b,ddie Hung <eddie@fpgeh.com>, 2019-12-11 14:31:23 -0800, , fix comment thanks mwkmwkmwk,,
1657,4617aa8ccd138d80c1f68b35019a8afdbeb30c9f,ddie Hung <eddie@fpgeh.com>, 2019-12-11 12:17:01 -0800, , zinit transform set reset value _dff_,,
1658,3c5a9411b1c17d9e4474fb7edb54117c2298cfc1,ddie Hung <eddie@fpgeh.com>, 2019-12-11 12:10:30 -0800, , add testcase _dff_,,
1659,b97a9cd3f3619f035af4792de199298487c689a9,ddie Hung <eddie@fpgeh.com>, 2019-12-11 11:49:13 -0800, , supress error unhandled init whole module selected,,
1660,840bb170896c1acbbd321c4214df1f3b15108466,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-04-12 22:37:44 +0200, , opt_expr optimize multiplication low bit operand fix 1500,,
1661,5448f9c85d61cf1b773fc5bf041264a46d354dfa,hitequark <whitequark@whitequark.org>, 2020-04-13 08:40:45 +0000,1910, merge pull request 1910 boqwxp clean pseudo private member usage frontends ilang ilang_parser.y,,
1662,8a84674a428fe2c52c711549812c9fe9ebcd8304,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-13 04:22:00 +0000, , clean pseudo private member usage frontends ilang ilang_parser.y,,
1663,7f1d83c5db6201efd96a1f0d842c2ca9d671e974,iretza <xiretza@xiretza.xyz>, 2020-04-11 11:49:01 +0200, , add .gitignore test select,,
1664,87555c44d5c2e51d763a169f2e50540f89e9530b,avid Shah <dave@ds0.me>, 2020-04-12 21:08:02 +0100,1907, merge pull request 1907 yosyshq dave fix 1906 verilog fix write deleted object,,
1665,0a178de1b3b1f568783061859c7961d54a6095a1,avid Shah <dave@ds0.me>, 2020-04-12 18:49:09 +0100, , verilog fix write deleted object signed david shah dave ds0.me,,
1666,333981acfdf0d7ab0db35f7d2b41e51cf66d6b71,iretza <xiretza@xiretza.xyz>, 2020-04-11 11:42:30 +0200, , suppress output makefile.conf printing source version make target echo yosys ver echo git ver echo abc rev used extract content make variable external script unfortunately makefile.conf exists content would also echoed making output almost unusable patch selectively disables functionality special target,,
1667,e300766fb3fbcb3b22558e638f7f43f81f545153,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-11 09:41:09 +0000, , use pool instead std set,,
1668,73bd7fb01d83d276e47fb181fd53b1c97c2c0111,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-11 06:53:59 +0000, , use dict instead std map,,
1669,85672a6c1fd2d99cc1e5690ab978625e78ccc95d,avid Shah <dave@ds0.me>, 2020-04-10 21:48:04 +0100, , memory_bram fix ignorance valid matched rule signed david shah dave ds0.me,,
1670,93ef516d919b40ace2099bc7586bfda8648f0757,hitequark <whitequark@whitequark.org>, 2020-04-10 14:51:01 +0000,1603, merge pull request 1603 whitequark ice40 ram_style ice40 ecp5 add support 1364.1 synplify lse ram rom attribute,,
1671,93c6c6779861d7b41fae1b87d54790e0a9555b80,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-04-10 16:33:01 +0200,1893, merge pull request 1893 mmicko program_prefix support custom program_prefix,,
1672,af7b7b6dc1891923245db4c818cefd6155aafab8,iodrag Milanovic <mmicko@gmail.com>, 2020-04-10 15:02:48 +0200, , keep libyosys name befire put directory,,
1673,0d789c5a3b66e26a9a354ecce85a47836a242e97,iodrag Milanovic <mmicko@gmail.com>, 2020-04-10 10:38:40 +0200, , support custom program_prefix,,
1674,7c06cb615745fce4490c1d5b9dcf48d40fa00445,hitequark <whitequark@whitequark.org>, 2020-04-10 01:24:31 +0000,1562, merge pull request 1562 whitequark write_cxxrtl write_cxxrtl new backend,,
1675,371af7da381e9d17e4475cb0599865f7bea5a632,ddie Hung <eddie@fpgeh.com>, 2020-04-09 14:23:47 -0700,1858, merge pull request 1858 yosyshq eddie fix1856 kernel include kernel constids.inc,,
1676,959a00a46ff65ec0cf82b6803cf7dd01f2ec4d39,ahand Kashani <sahand.kashani@gmail.com>, 2020-04-09 21:16:02 +0200, , fix indentation,,
1677,f11dd6e20838bce1b1fa8e085570d2126484d10f,ddie Hung <eddie@fpgeh.com>, 2020-04-09 09:45:20 -0700, , test add quick plugin test,,
1678,60ffc21e648693ca13000f83a72dff351de4c998,ddie Hung <eddie@fpgeh.com>, 2020-04-09 09:14:03 -0700, , kernel include kernel constids.inc instead constids.inc,,
1679,516857f3ba662f467d56df562eeca9ed214ac702,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-04-08 17:36:12 +0200,1568, nfci deduplicate builtin cell type list pass included list cell type make global const instead zinit pas also seems include list like given seems completely broken time see 1568 discussion going pretend see,,
1680,7f33d43e3b8c7d362203cdc2b10eb5f3caf5cdbe,. Engelhardt <nak@symbioticeda.com>, 2020-04-09 14:01:29 +0200,1890, merge pull request 1890 boqwxp clean pass memory,,
1681,ed738b8ddbef048dd9d3d71b8be53c674ad17d05,. Engelhardt <nak@symbioticeda.com>, 2020-04-09 14:00:44 +0200,1889, merge pull request 1889 boqwxp clean pass memory,,
1682,14d24bc589a3f8c7bec5ba883fb81c15211f0ab2,. Engelhardt <nak@symbioticeda.com>, 2020-04-09 12:09:44 +0200,1887, merge pull request 1887 boqwxp cleanup_hilomap clean pass techmap hilomap.cc,,
1683,de5e6fa56ada699ae13585791593eabce089b718,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-09 07:40:03 +0000, , clean pass sat qbfsat.cc make various cosmetic fix remove superfluous hasport check emplace_back instead push_back,,
1684,652050b273b9516e98665d4d40db3528457b3482,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-09 05:43:05 +0000, , clean pass memory,,
1685,685dc37d2727de05077e1ba84f28c82bfedd64bc,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-09 05:38:36 +0000, , clean pass memory,,
1686,83222193afbd70b753f627367b1b3867ba651687,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-09 05:24:37 +0000, , clean pass techmap hilomap.cc,,
1687,4737f426ff20324316ab037cef719da4b5c520dd,hitequark <whitequark@whitequark.org>, 2020-04-05 10:03:23 +0000, , write_cxxrtl add basic documentation,,
1688,753e34007d64e1bf9d9d5fa19d6a39b328672d88,hitequark <whitequark@whitequark.org>, 2020-04-05 09:27:55 +0000, , write_cxxrtl add support dlatch dlatchsr cell also fix codegen dffe adff,,
1689,711df56ad0174f5f437bcdb1939bc0153e2d051e,hitequark <whitequark@whitequark.org>, 2020-04-05 09:13:13 +0000, , write_cxxrtl add support cell also fix semantics set clr input dffsr cell fix scheduling async cell consider arst set clr forward combinatorial arc,,
1690,9534b512770063baa48d862a375ec7a924766866,hitequark <whitequark@whitequark.org>, 2020-04-05 07:46:42 +0000, , write_cxxrtl add support slice concat cell,,
1691,01e6850bd3b9c884a0ea9785ff5ff1ffd59b82e2,hitequark <whitequark@whitequark.org>, 2020-04-05 02:06:26 +0000, , write_cxxrtl improve writable memory handling commit reduces space time overhead writable memory write port count case implement handling write port priority simplifies runtime representation memory,,
1692,fb0270b75258fa58cbf0594873721c88964f69a5,hitequark <whitequark@whitequark.org>, 2020-04-03 16:07:43 +0000, , write_cxxrtl add support hierarchical design hierarchical design simulation generally much slower come major increase flexibility since flatten pas currently doe support flattening design process way simulate design cxxrtl support hierarchy pave way simulation black box necessary e.g replacing phys code integrates host system,,
1693,3376dcf37c02f10552f84a9602b0d05c8f77ba3a,hitequark <whitequark@whitequark.org>, 2020-04-04 22:53:46 +0000, , write_cxxrtl avoid undefined behavior bound memory access commit ndebug defined bound access cause assertion failure read writes ndebug defined bound read return zero bound writes ignored commit also add support memory start non zero index memory start_offset rtlil,,
1694,5157691f0eca5c5312524483491309a7e07d9710,hitequark <whitequark@whitequark.org>, 2019-12-10 20:09:24 +0000, , write_cxxrtl statically schedule comb logic localize wire result massive gain performance modest decrease compile time design without feedback arc make possible run eval per clock edge certain condition,,
1695,d6d727342112eb89451407bd1d9954b8279bd015,hitequark <whitequark@whitequark.org>, 2019-12-09 19:05:52 +0000, , write_cxxrtl elide wire result comb cell used result massive gain performance equally massive reduction compile time improved readability,,
1696,d20e971725a780458ccd18d08be7ecfb67884eaf,hitequark <whitequark@whitequark.org>, 2019-12-01 01:51:16 +0000, , write_cxxrtl new backend commit add basic implementation performant implement planned feature,,
1697,42e7e4420768ae4bdf0a7ae32234a9c10939c8f0,hitequark <whitequark@whitequark.org>, 2020-04-09 04:03:30 +0000,1857, merge pull request 1857 whitequark splitnets skip process splitnets skip module process,,
1698,f1d9ca15632125eed9dd71df72fa4e191163aa18,hitequark <whitequark@whitequark.org>, 2020-04-09 04:02:57 +0000,1875, merge pull request 1875 whitequark read_ilang int_overflow improve handling integer literal rtlil frontend,,
1699,570f43ec911837a4d0a0b888099b4adebdc3ff8c,hitequark <whitequark@whitequark.org>, 2020-04-09 03:58:07 +0000,1886, merge pull request 1886 boqwxp cleanup_connect clean pass cmds connect.cc,,
1700,64a5936bd7d310727aa9024ff07f9a502488398b,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-08 22:11:06 +0000, , clean pass cmds connect.cc,,
1701,ac388859e3a859ac6f8e1b219295e2ddfac0fd6b,ahand Kashani <sahand.kashani@gmail.com>, 2020-04-08 23:59:22 +0200, , remove dependency ilang backend since longer use,,
1702,9edf8869c18951ec2b75f074065f073da3253244,ahand Kashani <sahand.kashani@gmail.com>, 2020-04-08 23:50:37 +0200, , merge branch master github.com yosyshq yosys,,
1703,820e3d1dad4f484f9646588f79b73b21b495e3d8,ahand Kashani <sahand.kashani@gmail.com>, 2020-04-08 23:20:56 +0200, , remove unnecessary pruning double quoting past calling ilang_backend dump_const dump value output stream value string function used add quote around firrtl compiler turn escaped quote result double quoted string hard read however calling design_entity directly additional quote put around safely remove unnecessary call str.erase,,
1704,5f649fc19d5cef76a634572ad0a493f1d2fd6306,iretza <xiretza@xiretza.xyz>, 2020-04-08 15:25:16 +0200, , add constids.inc final install present install include ing yosys header fail rtlil.h 380,,
1705,5d18fdadfe758fed14a93977d3e8e83096c26c5a,ddie Hung <eddie@fpgeh.com>, 2020-04-07 13:56:40 -0700,1881, merge pull request 1881 hzeller define stdc format macro already aigerparse define already,,
1706,c15040c218016f95eb5b3597af82b299cb3f2abd,enner Zeller <h.zeller@acm.org>, 2020-04-07 12:50:31 -0700, , aigerparse define already,,
1707,40223eaee1b67a6a3812520ede8f1ce027631a78,laire Wolf <clifford@clifford.at>, 2020-04-07 17:06:47 +0200,1814, merge pull request 1814 yosyshq mmicko pyosys_makefile enable enable_libyosys enable_pyosys set close 1813,,
1708,dbfd6b75305f6006a0c1e1d150c291875e5451d5,eff Wang <jjj11x@gmail.com>, 2020-04-07 02:30:11 -0400, , duplicated enum item name result error,,
1709,249876b61405a83ed19a9cc20fcffbf9313f2619,eff Wang <jjj11x@gmail.com>, 2020-04-07 00:37:44 -0400, , support using previously declared type localparams params package parameter systemverilog package actually overridden allowing parameter addition localparams actually add new functionality useful able use parameter keyword also,,
1710,194354e1280b082c2d4066839010b9d250386bb7,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-07 03:29:54 +0000, , remove anyconst cell specialization eliminate warning need run opt_clean,,
1711,b350398c04bcd281a0cf52931f7ca9bb07d5e899,hitequark <whitequark@whitequark.org>, 2020-04-06 18:32:20 +0000,1874, merge pull request 1874 boqwxp cleanup_show clean pass cmds show.cc,,
1712,8ca12e0c4275aba3aa9637b15f1e8d735f611110,hitequark <whitequark@whitequark.org>, 2020-04-06 18:32:10 +0000,1861, merge pull request 1861 boqwxp clean pass hierarchy submod.cc,,
1713,b494d4c6565bcf0ef063e632a51b215e199ea22e,hitequark <whitequark@whitequark.org>, 2020-04-06 18:31:15 +0000, , read_ilang improve style nfc authored alberto gonzalez 61295559 boqwxp,,
1714,f4346a0400085b5d1455de2c7eaf2c5963473986,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-06 14:48:27 +0000, , use descriptive variable name authored whitequark whitequark whitequark.org,,
1715,d6de14a0d69c863a5b1d884b5ecd453c7ac7e536,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-06 14:37:07 +0000, , use descriptive variable name authored whitequark whitequark whitequark.org,,
1716,ebf23cd62e7617ef2510a5bdc7e66ac5f82b7991,hitequark <whitequark@whitequark.org>, 2020-04-06 11:04:49 +0000,1870, merge pull request 1870 boqwxp cleanup_setattr clean pass cmds setattr.cc,,
1717,df95dc7d4a5cec9924dc09322aa17c168484fdf7,hitequark <whitequark@whitequark.org>, 2020-04-06 11:03:46 +0000,1872, merge pull request 1872 boqwxp cleanup_copy clean private member usage pass cmds copy.cc,,
1718,41f0c384784ce57602d7128306001c396bf8eba2,hitequark <whitequark@whitequark.org>, 2020-04-06 11:03:34 +0000,1871, merge pull request 1871 boqwxp cleanup_splice clean pass cmds splice.cc,,
1719,db6637191520838196cc4574bd75467dbc4309d2,hitequark <whitequark@whitequark.org>, 2020-04-06 11:01:44 +0000,1869, merge pull request 1869 boqwxp clean pass cmds connwrappers.cc,,
1720,30934e425d7b46f3f0560c99b0c002127ae25576,hitequark <whitequark@whitequark.org>, 2020-04-06 10:58:38 +0000,1868, merge pull request 1868 boqwxp cleanup_delete clean pass cmds delete.cc,,
1721,d3615ee44516001a1a3765f341e396a12c61eaef,hitequark <whitequark@whitequark.org>, 2020-04-06 10:58:02 +0000,1867, merge pull request 1867 boqwxp cleanup_stat clean pass cmds stat.cc,,
1722,75d39c6fdf01ca97d9db7038cb07bbdb5adfb83a,hitequark <whitequark@whitequark.org>, 2020-04-06 10:56:45 +0000,1866, merge pull request 1866 boqwxp clean pass test test_autotb.cc,,
1723,79c614906978a94a8ff80d963d13b34dc5d86d00,hitequark <whitequark@whitequark.org>, 2020-04-06 10:56:22 +0000,1865, merge pull request 1865 boqwxp clean pass techmap dfflibmap.cc,,
1724,8340660518c34c500279c0eb43a0d4b1a79837c8,hitequark <whitequark@whitequark.org>, 2020-04-06 10:55:50 +0000,1863, merge pull request 1863 boqwxp clean pass techmap extract.cc,,
1725,0d69d532e0b6c4294614d81ca534cb2ff3438c1c,hitequark <whitequark@whitequark.org>, 2020-04-06 10:39:26 +0000,1859, merge pull request 1859 boqwxp add push copy option design command,,
1726,d22888ce746b7e1afef9b797cf2aeef1542247cb,hitequark <whitequark@whitequark.org>, 2020-04-06 10:32:50 +0000, , read_ilang improve error message overly long wire fix 1838,,
1727,ca70a1049ff18c8702fdc2ac4b3901685551cb28,hitequark <whitequark@whitequark.org>, 2020-04-06 10:32:02 +0000, , read_ilang detect overflow integer literal,,
1728,df69febb1e8293d9234e1dc3b6be874cbb44fe3e,hitequark <whitequark@whitequark.org>, 2020-04-06 10:13:06 +0000,1873, merge pull request 1873 boqwxp clean private member usage pass cmds bugpoint.cc,,
1729,57f48f94c2d8ea256d860aae1f60a08d7aefe8c6,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-06 08:51:25 +0000, , clean pass cmds show.cc,,
1730,fdeeb48e6225c61832de7ff6f33bf5c65050dfea,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-06 08:35:09 +0000, , clean private member usage pass cmds bugpoint.cc,,
1731,2dd09ab61115859267d418abbf42aa0086d8b7b1,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-06 08:26:10 +0000, , clean private member usage pass cmds copy.cc,,
1732,5e9c88501e923960f93ceaa813f56649de80f55e,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-06 07:42:46 +0000, , clean pass cmds splice.cc,,
1733,2e27ddd511eb9a11250008b59c529db6079f4cf5,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-06 06:52:18 +0000, , clean pass cmds setattr.cc,,
1734,968230261f4c25a77b91116d56946615a7249d40,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-06 06:08:11 +0000, , clean pass cmds connwrappers.cc,,
1735,1226d41c615022bbec8c9bf3c4f7fce9d9bf193c,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-06 05:06:48 +0000, , clean pass cmds delete.cc,,
1736,b39a0d77abb33f08179e764093edbdd143513eaf,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-06 04:36:41 +0000, , clean pass cmds stat.cc,,
1737,438d2e00258a8d38571050860a3284511938c795,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-06 04:25:21 +0000, , clean pass test test_autotb.cc,,
1738,f3e282a97cd486765fa99a8544589d80bc150e11,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-06 03:02:40 +0000, , clean pass techmap dfflibmap.cc,,
1739,9168701881224caa02b0cc2888feb15ac2c7d9cc,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-05 21:31:18 +0000, , clean pseudo private member usage simplify pass techmap abc.cc,,
1740,64a32ead388423eae8d6bd499c28f5538473454d,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-05 19:36:23 +0000, , clean pass techmap extract.cc,,
1741,5431ce694cda96edda8fdf98da5418c873a78345,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-05 04:39:54 +0000, , clean pass hierarchy submod.cc,,
1742,5fedd0931c6e749483b8ddb3d7672ddca9ac5310,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-04 22:22:54 +0000, , use newly renamed push copy option,,
1743,0ca3a8e94f9bff1e262e6bea1796cc125fa24b92,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-01 22:19:24 +0000, , improve style pass sat qbfsat.cc,,
1744,1db73e8dd24842b62c694db96035e9d7687d03ae,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-01 21:33:54 +0000, , gracefully report error module nothing prove,,
1745,8f0f13cad2b1bbf0b7849c95bec82c33375402b7,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-01 19:42:45 +0000, , suppress yosys smtbmc output unless new show smtbmc option provided,,
1746,ce033a8e3654ba1f9be06b9bab8202cc5a7d5b2b,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-01 19:32:44 +0000, , fix handling sat unsat option solver return unknown,,
1747,6af8b767b436e504a7d0e271dca2ae0d355841dd,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-01 19:28:07 +0000, , use log_push log_pop show satisfiable model specialize specified authored engelhardt nak,,
1748,d311a8022292a9934c11ff9124a53932469974e6,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-27 23:25:24 +0000, , clean qbfsat command fix reduction miter output,,
1749,125a583c575747e07530b214c922ff6a17c5bb34,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-03 16:43:41 +0000, , use duplicate option rather save load explicit name authored claire wolf claire,,
1750,86fc49a9d60f9ad4cdeec93663e7245a9fdf60c6,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-27 22:03:06 +0000, , use internal run_command api instead popen authored claire wolf claire,,
1751,09b2264837bf0a2d7d2c9b35f88c2d5924fa4364,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-27 16:44:05 +0000, , clean manual casting authored david shah dave ds0.me,,
1752,acf96b6b0bb7dc04686d89a6dc3aafd19adcdb85,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-27 01:36:04 +0000, , remove unimplemented timeout option,,
1753,bb101e0b3a52a6040f41e53dbfb9067c67a1be23,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-27 01:32:53 +0000, , implement assume output sat unsat option qbfsat command,,
1754,5527063f662cbb4b3be6af0f81b6877d58c5682e,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-26 02:02:40 +0000, , add ndebug guard qbfsat assertion,,
1755,3a4fd4a999771f54adb16bf2cc037c79e7e393e8,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-26 01:02:53 +0000, , implement specialize file option qbfsat command,,
1756,b9e79e0bb76e0b45650005914ebf21c77e0242d1,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-25 23:51:32 +0000, , implement write solution option qbfsat command,,
1757,d07ac2612b144ad2486cff5e07f7e501da54e3f7,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-25 23:37:49 +0000, , clean pass sat qbfsat.cc,,
1758,437afa1f0cbc6534dbb7ec9a4024276e75afce01,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-25 23:17:50 +0000, , updated yosys smtbmc optionally dump raw bit string fixed hole value recovery using mode,,
1759,a4598d64ef5f8386b28019bb64b7ad2d6e0c9d7e,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-25 22:37:54 +0000, , hole value recovery specialization implementation qbfsat command,,
1760,2fff574741ae0af47c8665636347d0a0d3cef5e6,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-25 01:58:41 +0000, , barebones implementation qbfsat command,,
1761,fb878b2a70c8e8e8201a3b4581a07839d7c1261c,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-23 07:42:48 +0000, , initial skeleton qbfsat command,,
1762,a0416fe1675665f10aa4379a750e0527494e6b74,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-04 21:26:11 +0000, , rename duplicate push copy authored whitequark whitequark whitequark.org,,
1763,d61a6b81fcbc90dba81e136e0de65904f73a859e,ddie Hung <eddie@fpgeh.com>, 2020-04-03 16:28:25 -0700,1648, merge pull request 1648 yosyshq eddie cmp2lcu techmap map cmp2lcu.v decomposing arithmetic compare lcu,,
1764,7b38cde2df0631aac0377cd155653ae0e0084ed0,ddie Hung <eddie@fpgeh.com>, 2020-04-03 14:25:04 -0700, , cmp2lcu rename _90_lcu_cmp _80_lcu_cmp,,
1765,7b09a20c0cc737c3d108c9e981f5989d2ba1423c,ddie Hung <eddie@fpgeh.com>, 2020-02-06 08:46:38 -0800, , cmp2lcu fail lut_width,,
1766,34c9b83854a09bb90e8b880774b58d91d7ed8ae7,ddie Hung <eddie@fpgeh.com>, 2020-02-06 08:46:11 -0800, , synth techmap cmp2 lut lcu lut,,
1767,5b87720b16d957765cd26a85633722dc882c24f9,ddie Hung <eddie@fpgeh.com>, 2020-02-05 14:31:51 -0800, , synth use cmp2lcu.v generic synth,,
1768,2bf03c6ae0c4f03a4661c5878335b3115b57500c,ddie Hung <eddie@fpgeh.com>, 2020-01-21 09:14:03 -0800, , cleanup cmp2lut.v,,
1769,051aefc3c259b69cf49ae97c7d57a71dcf37a844,ddie Hung <eddie@fpgeh.com>, 2020-01-20 17:05:49 -0800, , synth_xilinx techmap cmp2lut.v cmp2lcu.v coarse,,
1770,99a32432aa47833850cd3bed37bed926e16d9a76,ddie Hung <eddie@fpgeh.com>, 2020-01-20 17:00:35 -0800, , cmp2lcu.v work efficiently fully partially constant input,,
1771,92d70cafec026fb25bf45b020c138e5244bb8cdc,ddie Hung <eddie@fpgeh.com>, 2020-01-20 16:42:17 -0800, , cmp2lcu.v work efficiently fully partially constant input,,
1772,f68d723cdccdb1a604077e2a3526de2a5198123c,ddie Hung <eddie@fpgeh.com>, 2020-01-20 16:42:08 -0800, , refactor cmp2lcu.v recursive techmap,,
1773,8e851badc49a4412a1e4a5f6881ef72647213bd9,ddie Hung <eddie@fpgeh.com>, 2020-01-20 15:06:50 -0800, , cleanup,,
1774,da880d5016c10ed966235fabf506467a293fc3a1,ddie Hung <eddie@fpgeh.com>, 2020-01-20 12:52:47 -0800, , cleanup cmp2lcu.v,,
1775,9b6370067858aa37825e7a030cd204726f0b58f9,ddie Hung <eddie@fpgeh.com>, 2020-01-17 10:51:27 -0800, , techmap cmp2lcu.v decomposing arithmetic compare lcu,,
1776,fffe42d4c1dbfdf976ecb84e16a759552c8e2dd0,ddie Hung <eddie@fpgeh.com>, 2020-01-17 10:21:22 -0800, , cmp2lut comment unused since 362f4f9,,
1777,409e2ac09de7f6384cf745ac5fe3a6649b562d51,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-27 22:36:27 +0000, , add duplicate option design command,,
1778,745251a31f915c03985fcec56967c0e34ed4a679,hitequark <whitequark@whitequark.org>, 2019-12-11 02:14:23 +0000, , splitnets skip module process,,
1779,763401fc827d444bfef5a10ff658a3bf7e89b76c,hitequark <whitequark@whitequark.org>, 2020-01-01 10:11:35 +0000, , ecp5 map ffram explicitly requested otherwise,,
1780,ebee746ad21b9f1fe37f50908bdc5d219880e6bb,hitequark <whitequark@whitequark.org>, 2020-01-01 09:48:39 +0000, , ice40 map ffram explicitly requested otherwise,,
1781,e0def9e4d93bc99a65c3c918b53fee17fbe3a2ba,hitequark <whitequark@whitequark.org>, 2020-01-01 09:42:33 +0000, , memory_map add attr option respect inference attribute commit memory_map always part synth script would always pick mem cell processed preceding pas lower dff mux cell undesirable two reason explicit inference attribute set mem cell e.g ram_block arguably incorrect map memory dff mux cell memory_map try lower memory intended mapped large bram often take extraordinarily long time finish produce extremely large log file output unusable design commit properly invoked memory_map map memory explicit inference attribute specified solving first issue alleviating second default behavior changed,,
1782,cf716e1fff53fe4633dce98ebca04fe36c283106,ddie Hung <eddie@fpgeh.com>, 2020-04-02 12:27:10 -0700,1853, merge pull request 1853 yosyshq eddie fix_dynslice ast cap dynamic range select size signal suppresses warning,,
1783,5f662b1c43052bf48558be12ff0013f2e39ae9ab,ddie Hung <eddie@fpgeh.com>, 2020-04-02 11:47:25 -0700,1767, merge pull request 1767 yosyshq eddie idstrings idstring use make easier use speed idstring,,
1784,956ecd48f71417b514c194a833a49238049e00b0,ddie Hung <eddie@fpgeh.com>, 2020-04-02 09:51:32 -0700, , kernel big fat patch use otherwise,,
1785,0ed1062557ac9c7fd3d930ffc75f6df9424a87cd,arcin KoÅcielnicki <mwk@0x04.net>, 2020-03-26 21:15:28 +0100, , simcells.v generate fine cell type python script make adding type future much manageable fix 1824,,
1786,c69f4b246aee8aa5841cc621de8c439fb4d40ed4,laire Wolf <clifford@clifford.at>, 2020-04-02 18:15:15 +0200,1846, merge pull request 1846 dh73 ast_fe adding error message size width number literal zero,,
1787,2d3753d730c99ab2c0253be119b04cec413e10ba,arcin KoÅcielnicki <mwk@0x04.net>, 2020-03-30 15:35:31 +0200, , iopadmap fix assignment inout port fix 1841,,
1788,22ef5701c0e0c8ff75ed1f3e4627b783ec192756,laire Wolf <clifford@clifford.at>, 2020-04-02 18:14:34 +0200,1842, merge pull request 1842 yosyshq mwk fix deminout deminout prevent constant assignment demoting input,,
1789,2d86563bb206748d6eef498eb27f7a004f20113d,ddie Hung <eddie@fpgeh.com>, 2020-04-01 14:10:24 -0700, , kernel idstring const idstring per tjoppen,,
1790,18d85b88aed1b8ee3994f30cd60c143a57fe91d5,ddie Hung <eddie@fpgeh.com>, 2020-03-16 12:58:55 -0700, , kernel fix formatting thanks boqwxp,,
1791,7bcbf0c9d1327c1e2fb3b96aa2cd888afbeb11b1,ddie Hung <eddie@fpgeh.com>, 2020-03-15 09:47:20 -0700, , kernel use fold hack prevent recursion,,
1792,ba13a40ef4b2aa0f47debdfd1b0a3482aaef3887,ddie Hung <eddie@fpgeh.com>, 2020-03-15 09:11:44 -0700, , revert kernel idstring use perfect forwarding reverts commit,,
1793,dde3dfd72e25bc1f166a8448fed2742c46b4aa71,ddie Hung <eddie@fpgeh.com>, 2020-03-15 09:09:35 -0700, , update backends btor btor.cc credit boqwxp authored alberto gonzalez 61295559 boqwxp,,
1794,6d4f01c3fa5b068e7ba55b21ed5f71446fcbc518,ddie Hung <eddie@fpgeh.com>, 2020-03-12 14:42:07 -0700, , kernel separate idstring put_reference help inlining,,
1795,4a8cecf03e5b1de409b2c8fabf4355157c5e97b5,ddie Hung <eddie@fpgeh.com>, 2020-03-12 14:41:27 -0700, , kernel idstring use perfect forwarding,,
1796,fdafb74eb77e33e9fa2b4e591804d1d02c122ff9,ddie Hung <eddie@fpgeh.com>, 2020-03-12 12:57:01 -0700, , kernel use,,
1797,164dd0f6b298e416bd1ef882f21a4d0b5acfd039,ddie Hung <eddie@fpgeh.com>, 2020-03-12 12:54:30 -0700, , kernel use constids.inc global constant idstrings,,
1798,37f42fe102e329793b884a47321423062eedfce7,ddie Hung <eddie@fpgeh.com>, 2020-04-02 07:13:33 -0700,1845, merge pull request 1845 yosyshq eddie kernel_speedup kernel speedup using pas const ref,,
1799,347774945972dc71910a3e38c9ec678f74f97d03,laire Wolf <claire@symbioticeda.com>, 2020-04-02 15:40:00 +0200, , bump yosys_ver signed claire wolf claire,,
1800,d1fc4321f0bd1da7d74baf1c371304ec56da08cf,laire Wolf <clifford@clifford.at>, 2020-04-02 15:38:47 +0200,1770, merge pull request 1770 yosyshq claire btor_symbols improve write_btor symbol handling,,
1801,104c004e6daf566c248343f27060fbc4427a3597,laire Wolf <clifford@clifford.at>, 2020-04-02 15:38:27 +0200,1765, merge pull request 1765 yosyshq claire btor_info add info file cover feature write_btor,,
1802,8b7610c48bcd0ae7ec30274e7580edbeb6720bea,laire Wolf <clifford@clifford.at>, 2020-04-02 14:31:33 +0200,1777, merge pull request 1777 yosyshq claire manyhot using lfsr counter ezsat manyhot,,
1803,65a3ff69bdc7295fff5b806d8fdf424e0f77aae1,laire Wolf <claire@symbioticeda.com>, 2020-04-02 12:22:28 +0200, , improve ezsat onehot encoding scheme signed claire wolf claire,,
1804,f72b65b2a54be664f4ce95e0a8bdc68d09562bf1,laire Wolf <claire@symbioticeda.com>, 2020-03-17 14:15:08 +0100, , using lfsr counter ezsat manyhot user api right puzzle3d benchmark see slight reduction cnf size performance difference within noise measurement system signed claire wolf claire,,
1805,c90324662ce23e3444d6a7450153d8a4c3946b9a,ddie Hung <eddie@fpgeh.com>, 2020-04-01 14:17:45 -0700,1828, merge pull request 1828 yosyshq eddie kernel share single celltypes within pas,,
1806,4ae7f3a8edded54c33a92b02659167c8a6af2522,ddie Hung <eddie@fpgeh.com>, 2020-04-01 14:17:01 -0700,1790, merge pull request 1790 yosyshq eddie opt_expr_xor opt_expr optimise xor xnor _xor_ _xnor_ constant input,,
1807,e79bc45975321b806b23c47a41f2eb26c16f342e,ddie Hung <eddie@fpgeh.com>, 2020-04-01 14:11:09 -0700,1789, merge pull request 1789 yosyshq eddie opt_expr_alu opt_expr improve performance alu sub,,
1808,f3405e7c7990f7ce1dc23d7a464c9a30e641126c,avid Shah <dave@ds0.me>, 2020-04-01 20:55:24 +0100,1844, merge pull request 1844 yosyshq dave gen source loc verilog add location info generate construct,,
1809,d8dd842c09cca463425e1b5d25f18df6b255d1be,ddie Hung <eddie@fpgeh.com>, 2020-04-01 11:18:38 -0700,1852, merge pull request 1852 boqwxp fix indentation techlibs ice40 synth_ice40.cc,,
1810,c3997c77a571ec4373aaeb1d263d2dacabf1c028,avid Shah <dave@ds0.me>, 2020-03-30 21:14:51 +0100, , verilog add location info generate construct signed david shah dave ds0.me,,
1811,c22fb76664559abb0bac838e03a34b140d3146ee,ddie Hung <eddie@fpgeh.com>, 2020-04-01 09:59:23 -0700, , ast cap dynamic range select size signal suppresses warning,,
1812,86380e02121f05d2761a4ddc45e953de4c6a5680,ddie Hung <eddie@fpgeh.com>, 2020-04-01 09:35:35 -0700,1849, merge pull request 1849 boqwxp clean pseudo private member usage kernel yosys.cc,,
1813,903cec84f4d7131304d4608f319505e90a204b92,ddie Hung <eddie@fpgeh.com>, 2020-04-01 09:34:02 -0700,1850, merge pull request 1850 boqwxp cleanup pseudo private member usage outdated rtlil id2cstr backends,,
1814,fc6b898178e303c8eecef8862fafb0a711216572,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-01 16:29:56 +0000, , fix indentation techlibs ice40 synth_ice40.cc,,
1815,c23c2c59c141e97cdcdad768c7f112eb163b925f,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-01 06:53:28 +0000, , update rtlil id2cstr usage log_id,,
1816,926a010b495ff6568bef7043fcfd657470c2feee,laire Wolf <clifford@clifford.at>, 2020-04-01 08:38:14 +0200,1848, merge pull request 1848 yosyshq eddie fix_dynslice ast simplify fully populate dynamic slicing case transformation,,
1817,cdb14652be15914325954bb48131300eeeb961e9,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-01 06:32:09 +0000, , clean pseudo private member usage backends intersynth intersynth.cc,,
1818,24ef73904ff7c4fce81e0162593c2dee0c565454,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-01 05:50:48 +0000, , clean pseudo private member usage backends blif blif.cc,,
1819,f657fed24cb930900e31f72c33292b37d1bddf72,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-01 05:25:10 +0000, , clean pseudo private member usage backends verilog,,
1820,68c0e3562e491bfb3153edd79149edf661836afd,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-01 04:56:52 +0000, , clean pseudo private member usage backends spice spice.cc,,
1821,057976c323ffb02b1fd38e0af74f8ce0139b12cd,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-01 04:37:07 +0000, , clean pseudo private member usage backends edif edif.cc,,
1822,68fef4ca7ffae4078a1cdb324a1a2ebb1cf01cbd,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-01 03:08:39 +0000, , clean pseudo private member usage backends ilang,,
1823,ae05795f5464878126ee248e291030106d41e32c,lberto Gonzalez <boqwxp@airmail.cc>, 2020-04-01 02:53:56 +0000, , clean pseudo private member usage kernel yosys.cc,,
1824,1bb5a5215fc3e1e84af3cb77bb26cc5705ab7837,ddie Hung <eddie@fpgeh.com>, 2020-03-31 14:50:32 -0700,1761, merge pull request 1761 yosyshq eddie opt_merge speedup,,
1825,5132f4099b0a09b542cdb32c3bcdee24917ca5f1,ddie Hung <eddie@fpgeh.com>, 2020-03-31 11:52:14 -0700, , ast simplify fully populate dynamic slicing case transformation,,
1826,3df66027e0de11913aac4b29d6b4ab79550bfb28,ddie Hung <eddie@fpgeh.com>, 2020-03-31 11:51:31 -0700, , add dynamic slicing verilog testcase,,
1827,c859bcf71bddbcceb36d276221a5eb490ed1cf4c,iego H <diego@symbioticeda.com>, 2020-03-31 12:01:29 -0600, , replacing log_error log_file_error due consistency,,
1828,92809bb1d3c225ab0c846a55979f6914dcfbd886,iego H <diego@symbioticeda.com>, 2020-03-30 17:18:13 -0600, , adding error message size width number literal zero,,
1829,05f74d4f315eab0fa0c7e83627482f5160113ba5,ddie Hung <eddie@fpgeh.com>, 2020-03-30 13:06:10 -0700,1783, merge pull request 1783 boqwxp astcc_cleanup clean pseudo private member usage frontends ast ast.cc,,
1830,3e88ede0616208c3c377b67c49fa5167ed61fcd3,ddie Hung <eddie@fpgeh.com>, 2020-03-30 13:05:12 -0700,1835, merge pull request 1835 boqwxp clean pseudo private member usage pass sat expose.cc,,
1831,0d878ca256750614fb436018dc1ef70e20e5c9e6,ddie Hung <eddie@fpgeh.com>, 2020-03-30 11:56:17 -0700,1832, merge pull request 1832 boqwxp clean pseudo private member usage pass cmds design.cc,,
1832,2c0739cbad545906dfa0ed1c8c9cf8c4a7d10903,ddie Hung <eddie@fpgeh.com>, 2020-03-30 11:37:51 -0700,1786, merge pull request 1786 boqwxp clean pseudo private member usage pass hierarchy hierarchy.cc,,
1833,b538c6fbf231422395803f612ccfb17c7947710e,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-30 18:08:25 +0000, , add explanatory comment inefficient wire removal remove superfluous call fixup_ports authored eddie hung eddie fpgeh.com,,
1834,9f7d20a6537e81576153a00946cbe0fae18d0f90,ddie Hung <eddie@fpgeh.com>, 2020-03-30 11:13:53 -0700,1831, merge pull request 1831 boqwxp clean pseudo private member usage pass sat eval.cc,,
1835,769c7318e7b6dea9fbc4d7ba261f3df022f46d77,ddie Hung <eddie@fpgeh.com>, 2020-03-30 11:13:06 -0700,1833, merge pull request 1833 boqwxp clean pseudo private member usage pass sat freduce.cc,,
1836,00544cffab17cbc6e4c7bf1b34cb41b8949e3aa4,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-30 18:00:19 +0000, , remove unused function parameter,,
1837,5a0f029e232164041c409454c1f09877e0ee9fdb,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-30 17:56:07 +0000, , simplify iterating selected module cell authored engelhardt nak,,
1838,7fc0938bb6ca6bd15c3a94090c8fe3ded522601c,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-30 16:50:36 +0000, , replace rtlil id2cstr log_id authored eddie hung eddie fpgeh.com,,
1839,4c92f9380c881075db5d05d080c5881e7022e7e4,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-30 16:43:54 +0000, , fix double deletion pass hierarchy hierarchy.cc authored eddie hung eddie fpgeh.com,,
1840,f4faa1514bc48d67c904b3cc6d65d8381d570bf3,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-30 16:38:35 +0000, , clean pass sat eval.cc authored eddie hung eddie fpgeh.com,,
1841,9f265dfd3f9ae087fa22ffd809c00625fc6e2c65,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-30 16:25:30 +0000, , clean pass sat freduce.cc authored eddie hung eddie fpgeh.com,,
1842,696660351f657a42ec5d4785d8ab547e0b568c94,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-30 16:16:16 +0000, , clean pass sat expose.cc authored engelhardt nak,,
1843,1d93d1e59f5ce222886b785f0a0a553ceeb39c1c,ddie Hung <eddie@fpgeh.com>, 2020-03-30 08:35:40 -0700, , memory_share fix stray brace,,
1844,4d897975a8fe76191c39442eb7603723a2b84e1d,ddie Hung <eddie@fpgeh.com>, 2020-03-30 08:22:12 -0700, , code review fix,,
1845,f64d59d824424756794fcb8c1fad4d6a088358d8,ddie Hung <eddie@fpgeh.com>, 2020-03-30 08:19:56 -0700, , apply suggestion code review authored alberto gonzalez 61295559 boqwxp,,
1846,f68985f997865acefef63c3cb15074ebe2882869,arcin KoÅcielnicki <mwk@0x04.net>, 2020-03-30 15:02:24 +0200, , deminout prevent constant assignment demoting input patch  module top inout assign endmodule  would pin demoted input happens resulting check failure later part fix 1841,,
1847,d5e2061687991085de89acc1905a366abd263c90,. Engelhardt <nak@symbioticeda.com>, 2020-03-30 13:55:39 +0200,1811, merge pull request 1811 petercrozier typedef_scope support module package interface block scope typedef name,,
1848,2c847e7efec5e940331a94580fad99375ce73c6f,. Engelhardt <nak@symbioticeda.com>, 2020-03-30 13:51:12 +0200,1778, merge pull request 1778 rswarbrick defines add support systemverilog style define verilog frontend,,
1849,1dbc70172830c57cda22e4bc82d2db57a2067203,iodrag Milanovic <mmicko@gmail.com>, 2020-03-28 09:49:08 +0100, , explicit include csignal,,
1850,5cdcd6ec7949c856de39d032f68ba8ddd0ee9fb3,iodrag Milanovic <mmicko@gmail.com>, 2020-03-28 09:09:11 +0100, , window stopping signal,,
1851,1197a4338097d218f5faf079293e0831e35d2abf,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-28 06:18:09 +0000, , clean pseudo private member usage pass sat expose.cc,,
1852,9a0cdc38356500de386bc274034195c54c3c91e2,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-28 06:08:23 +0000, , clean pseudo private member usage pass sat freduce.cc,,
1853,4681f02a6e91f933d35bcf5b718d5301d9b51b75,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-28 04:45:50 +0000, , clean pseudo private member usage pass cmds design.cc,,
1854,b63b2dbbc30311a951c3f38982d083c7521f85f7,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-28 03:11:23 +0000, , clean pseudo private member usage pass sat eval.cc,,
1855,348e8923148f1cc1bfb87bb71b7566d4bc111704,ddie Hung <eddie@fpgeh.com>, 2020-03-27 12:21:09 -0700, , kernel pas value design,,
1856,1bf2bdf05bd78a08f932780d99144b2d56e2943f,laire Wolf <clifford@clifford.at>, 2020-03-27 17:28:26 +0100,1607, merge pull request 1607 whitequark simplify simplify meminit ast avoid intermediate wire assigns lowering ast_meminit,,
1857,f8c065ed1cb17057a8317ae5bd47500a6be60c5c,eter Crozier <peter@crozier.com>, 2020-03-27 16:21:45 +0000, , inline production follow house style,,
1858,044ca9dde409e3c91542fe95513d6641110f8462,upert Swarbrick <rswarbrick@lowrisc.org>, 2020-03-17 09:34:31 +0000, , add support systemverilog style define verilog frontend patch support thing like define foo foo evaluate also spot mistake like foo 3rd argument default value call site required set patch simple parser format preproc.cc also taken opportunity wrap name definition map type rather use multiple std map since type need visible code touch defines pulled declaration new file frontends verilog preproc.h included necessary finally patch add test test various check parsing everything correctly,,
1859,4c38895fab3ca2426ffc23e40601f3042a953e47,laire Wolf <clifford@clifford.at>, 2020-03-27 16:48:38 +0100,1815, merge pull request 1815 boqwxp fix optimize fix solver output parsing exists forall optimization,,
1860,60405939943cd812e146b84848be8bc9307702db,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-27 09:46:40 +0000, , revert aggressive change modest cleanup,,
1861,6ca7844ceca934064e8914c9dd0853eaaa495bad,ddie Hung <eddie@fpgeh.com>, 2020-03-26 16:21:30 -0700, , kernel const wire overload wire,,
1862,d72cb8ea2abfd0346e67868ef4ba04d2069db271,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-26 21:23:07 +0000, , change solver output parsing non exists forall problem,,
1863,d40f12252b2a7be2cd1a3b3a0562232e41edfec7,ddie Hung <eddie@fpgeh.com>, 2020-03-26 15:05:45 -0700, , kernel clear shareworker state,,
1864,f97b90e40b9a9b8e8b8ea692c651464980721ce4,ddie Hung <eddie@fpgeh.com>, 2020-03-26 14:33:06 -0700, , kernel cell set port param pas value use std move otherwise cell setport cell getport could invalid,,
1865,590d8eccb7d2c58de27ecc7f9ac71cd226b1be29,laire Wolf <clifford@clifford.at>, 2020-03-26 19:03:37 +0100,1806, merge pull request 1806 yosyshq mwk techmap replace fix techmap fix cell name,,
1866,5accf08ef9f226b78cbd47c83522cce6afffb280,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-26 01:19:47 +0000, , skip reading stdout solver line reading sat unsat unknown,,
1867,aad92abce9738e5e7d0fb934ea16749c1b1e2cfe,iodrag Milanovic <mmicko@gmail.com>, 2020-03-25 10:02:56 +0100, , enable enable_libyosys enable_pyosys set,,
1868,6c2b220af56ccac5ce343914cab095114656c83a,ahand Kashani <sahand.kashani@gmail.com>, 2020-03-24 21:07:08 +0100, , remove use auto simple type simplify src attribute computation,,
1869,c9555c9adeba886a308c60615ac794ec20d9276e,laire Wolf <claire@symbioticeda.com>, 2020-03-24 17:30:31 +0100,1746, revert part 0fda8308 1746 broke smtbmc flow signed claire wolf claire,,
1870,9a8a644ad11e6fd95b6a1800e357e9cf282f5275,eter Crozier <peter@crozier.com>, 2020-03-24 14:35:21 +0000, , error duplicate declaration typedef name scope,,
1871,018116e478259f175a0a239da52bbbca8fa69b22,ahand Kashani <sahand.kashani@gmail.com>, 2020-03-24 10:36:14 +0100, , refactor directly call ilang_backend dump_const directly lookup src attribute,,
1872,ecc22f7fedfa639482dbc55a05709da85116a60f,eter Crozier <peter@crozier.com>, 2020-03-23 20:07:22 +0000, , support module package interface block scope typedef name,,
1873,3e46faa58c86fb85ee722abcaef5588f76bde564,. Engelhardt <nak@symbioticeda.com>, 2020-03-23 20:14:13 +0100,1763, merge pull request 1763 boqwxp issue1762 close 1762. add warning select argument matching object add command module selected,,
1874,0da65d498b9f18ce0c09eedc19f16db2390e6dcb,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-23 17:50:11 +0000, , warn empty selection prefixed arg_memb authored engelhardt nak,,
1875,ca4e5dd56e1f007fa13c791ab179236103187c6f,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-23 06:31:41 +0000, , suppress warning empty select argument count assert option set,,
1876,1b333d49ef0144d6f440b1c6cc57a6a6e2d4a1de,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-23 06:13:48 +0000, , add test select command warning,,
1877,b86905d9523767bccc9224ce33a0b51265e4950c,. Engelhardt <nak@symbioticeda.com>, 2020-03-23 13:43:35 +0100,1803, merge pull request 1803 grazfather typedef support standard typedef grammar fixed,,
1878,eb2bf340fb46c263c869ff7ce3083864f931c4fb,. Engelhardt <nak@symbioticeda.com>, 2020-03-23 12:33:05 +0100,1805, merge pull request 1805 hofstee master fix typo write_smt2 help,,
1879,c2bf11e42a6de3f028ad0b484eb24b70618c6fc7,arcin KoÅcielnicki <mwk@0x04.net>, 2020-03-23 11:07:03 +0100, , techmap fix cell name fix 1804,,
1880,91d12f4d595fe12db4cf4774552f1a9b5481cc28,. Engelhardt <nak@symbioticeda.com>, 2020-03-23 11:10:39 +0100,1785, merge pull request 1785 boqwxp mitercc_cleanup clean pseudo private member usage pass sat miter.cc,,
1881,b08932cb81ed16d1abbb0b2baf0ceb4060099142,eguh Hofstee <teguhhofstee@gmail.com>, 2020-03-23 02:14:26 -0700, , fix typo write_smt2 help,,
1882,f48fb26c0f87b2310ed1ae0ce2bfeaeb3a1ae4ae,ahand Kashani <sahand.kashani@gmail.com>, 2020-03-23 09:01:17 +0100, , indentation convention,,
1883,566e08485a93c07d9db2162250a56ab6952a06e3,ahand Kashani-Akhavan <sahand.kashani@gmail.com>, 2020-03-23 08:56:28 +0100, , const parameter function backends firrtl firrtl.cc authored alberto gonzalez 61295559 boqwxp,,
1884,5026f36250b7043195566b33fa0fae60746c4d97,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-12 17:00:21 +0000, , warn empty selection add command,,
1885,6cad865d1258cc4b9a2fc84219823004f59d5b3c,eter Crozier <peter@crozier.com>, 2020-03-15 19:02:47 +0000, , simplify called package broke typedef enums,,
1886,c06eda25041cd567ac53da52d486dfd0daa8eaff,eter Crozier <peter@crozier.com>, 2020-03-15 19:01:46 +0000, , build pkg_user_types parsing case change design,,
1887,0aaa36ca6d4a95771ef26a515b64031c4d43be11,eter <peter@crozier.com>, 2020-03-03 19:30:54 +0000, , clear pkg_user_types package following design reset vlog,,
1888,6d8d6b402fafd31ef555415b9f4b9e17941337ea,eter <peter@crozier.com>, 2020-02-27 16:59:19 +0000, , revert typedef test standard grammar,,
1889,14f32028ec878b8ba7324584631523f5b571b39f,eter <peter@crozier.com>, 2020-02-27 16:57:35 +0000, , parser change support typedef,,
1890,c34969d3f11acfdc411d63c5b830a6d15e82f9cc,. Ou <rqou@robertou.com>, 2020-03-02 01:54:37 -0800, , iopadmap attempt give new wire cell meaningful name,,
1891,beab15b77c2b279e6ebd7996d543e28334f5da20,avid Shah <dave@ds0.me>, 2020-03-21 17:35:27 +0000,1794, merge pull request 1794 yosyshq dave mince abc9 fix ice40 map unmapped mince dffs gate level,,
1892,21492914a29a8cbd9ccae6ad275c9ee2f1d98957,ahand Kashani <sahand.kashani@gmail.com>, 2020-03-21 15:57:53 +0100, , strip quote around fileinfo string yosys put quote around string represents fileinfo whereas firrtl doe firrtl see quote escape extra backslash make hard read afterwards,,
1893,c0b2a9af2efab6eadc63b4152303018366a82aa2,ahand Kashani <sahand.kashani@gmail.com>, 2020-03-21 12:54:23 +0100, , add fileinfo firrtl backend assignment non instance cell,,
1894,f22f2000bda87847a4a28d945f1508733bf285f7,ddie Hung <eddie@fpgeh.com>, 2020-03-20 16:13:46 -0700,1795, merge pull request 1795 smunaut fix_abc9_spram ice40 fix typo spram abc9 timing spec,,
1895,0c0dc4ffc3c907fbe6973c925e9de07c2286cd6a,ddie Hung <eddie@fpgeh.com>, 2020-03-20 14:39:08 -0700, , opt_expr fix failing xnor test,,
1896,6274f0b075abba2af9193e2245eacee5cc66e4c5,ddie Hung <eddie@fpgeh.com>, 2020-03-20 14:38:50 -0700, , opt_expr add failing xnor test,,
1897,c15ce5a73e94a10e3f9cd4a6961659e27d2ce1a8,ylvain Munaut <tnt@246tNt.com>, 2020-03-20 22:19:55 +0100, , ice40 fix typo spram abc9 timing spec signed sylvain munaut tnt 246tnt.com,,
1898,fa77fb857b42b32f3d518da8a590c406ddc8eee9,avid Shah <dave@ds0.me>, 2020-03-20 20:35:28 +0000, , add test abc9 mince issue signed david shah dave ds0.me,,
1899,e813624f21f2c6daa7af0befb50553bb668367fd,avid Shah <dave@ds0.me>, 2020-03-20 20:29:16 +0000, , ice40 map unmapped mince dffs gate level signed david shah dave ds0.me,,
1900,317c18fc6fe22f6b5ad4f0ac82f6abbcfaec2bca,ddie Hung <eddie@fpgeh.com>, 2020-03-20 11:25:17 -0700, , simplify breaking test arch fsm.ys test,,
1901,3e04e29dec54cce32ee4c6143747ece0487b564e,ahand Kashani <sahand.kashani@gmail.com>, 2020-03-20 18:31:12 +0100, , refactor fileinfo emission character single location,,
1902,af16ca9dd4abdbb7c6a2f54f15abb493a4584ce6,ddie Hung <eddie@fpgeh.com>, 2020-03-20 09:17:53 -0700, , opt_expr fix missing brace,,
1903,9b982e929cf9b7a852b7758920cdf7541d0d2cf4,arcin KoÅcielnicki <mwk@0x04.net>, 2020-03-20 14:36:00 +0100, , xilinx mark iobufds.iob external pad,,
1904,81ca776ea44e126b3946fcdd076c2d2e4d2ab34d,ddie Hung <eddie@fpgeh.com>, 2020-03-19 16:59:11 -0700, , opt_expr add xor xnor _xor_ _xnor_ test,,
1905,01f9aabc2fc4d52d1fc531313b6e06dd0753056d,ddie Hung <eddie@fpgeh.com>, 2020-03-19 16:56:39 -0700, , opt_expr extend xnor _xnor_,,
1906,ee5995641ebd7ff0d933213370c1d0dd4e7787e0,ddie Hung <eddie@fpgeh.com>, 2020-03-19 16:33:54 -0700, , opt_expr optimise bit xor _xor_ constant input,,
1907,f828cb5132b5d1a2c2d4d26ffaac6d492c7cc69e,ddie Hung <eddie@fpgeh.com>, 2020-03-19 14:58:06 -0700,1788, merge pull request 1788 yosyshq eddie fix_ndebug fix ndebug warning,,
1908,5e2562f1a2e4cfa53c80f9ca6200aecc4cc6fd9b,ddie Hung <eddie@fpgeh.com>, 2020-03-19 14:57:10 -0700, , opt_expr add alu test,,
1909,8d1fa0e3b91c9439d2ab1e24c29b7ccdfcc91606,ddie Hung <eddie@fpgeh.com>, 2020-03-19 14:34:27 -0700, , opt_expr remove redundant,,
1910,213a8955898282163d237944e2eef12e9e0e3e24,ddie Hung <eddie@fpgeh.com>, 2020-03-19 14:34:10 -0700, , opt_expr optimise sub,,
1911,a8e5d0c402e6218e2a4a03e01f65816e53650b96,ddie Hung <eddie@fpgeh.com>, 2020-03-19 14:24:55 -0700, , opt_expr optimise identity alu like add sub,,
1912,e91368a5f423b0e4188c13512816e0ecaf09a0d9,arcin KoÅcielnicki <mwk@0x04.net>, 2020-03-18 20:58:36 +0100, , fsm_extract initialize celltypes full design fix 1781,,
1913,d46259becd74e976e95e86106eaa648ac87b5584,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-03-19 18:24:40 +0100,1787, merge pull request 1787 yosyshq mmicko lexer_deps add dependency,,
1914,dc75ed7dac9a203c8072b498e633e681ace58b6c,iodrag Milanovic <mmicko@gmail.com>, 2020-03-19 16:53:40 +0100, , add one mode dependency,,
1915,43092f063f231482797fa9c240a4a5fe1223d55b,ddie Hung <eddie@fpgeh.com>, 2020-03-19 08:48:39 -0700, , fix ndebug warning,,
1916,ed9f8bfe6ecfbe395a3be9b9d711b8209e0f38cb,ahand Kashani <sahand.kashani@gmail.com>, 2020-03-19 16:24:18 +0100, , add fileinfo firrtl backend instance,,
1917,59236314f80b68126ca7ec81cca3ce1bf36a384b,ahand Kashani <sahand.kashani@gmail.com>, 2020-03-19 14:59:05 +0100, , add fileinfo firrtl backend module wire,,
1918,e03f725ef27f696e316595999f3dc94ad5f6d946,. Engelhardt <nak@symbioticeda.com>, 2020-03-19 13:14:43 +0100,1774, merge pull request 1774 boqwxp exec add exec command allow running shell command inside yosys script,,
1919,b473264a060c96347e787aeb93557e320ef4b747,. Engelhardt <nak@symbioticeda.com>, 2020-03-19 13:12:18 +0100,1775, merge pull request 1775 huaixv add precise location asserts,,
1920,eb30d66d01d132f8f1fd388d4fe67aaee4e9c1c5,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-19 06:15:53 +0000, , clean pseudo private member usage frontends ast ast.cc,,
1921,6b626c2b0f5a237afb41a6a3cdd0f5cdebf1cb6d,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-19 06:22:42 +0000, , clean pseudo private member usage pass sat miter.cc,,
1922,b88faceced97747a68ed49970e09da75ad825d03,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-19 06:49:52 +0000, , clean pseudo private member usage pass hierarchy hierarchy.cc,,
1923,cd82ccd2581f93b17e2de017b7a2504d7733f2df,uaixv <44743118+huaixv@users.noreply.github.com>, 2020-03-17 13:00:12 +0800, , add precise location asserts,,
1924,bdce9c28c2078077f279999bfa31f5adc5157774,ahand Kashani <sahand.kashani@gmail.com>, 2020-03-18 23:38:36 +0100, , add fileinfo firrtl backend top level circuit,,
1925,7ad7f41bc555d7fc77a2201cdc485702505df637,ddie Hung <eddie@fpgeh.com>, 2020-03-18 12:21:40 -0700, , kernel share single celltypes within pas,,
1926,940640ac4472a83fb575838e66cceeedcb785b61,ddie Hung <eddie@fpgeh.com>, 2020-03-18 11:51:00 -0700, , kernel sigspec copy trigger pack,,
1927,4555b5b81981b74fa20909a72353d45e7be011ad,ddie Hung <eddie@fpgeh.com>, 2020-03-18 11:21:53 -0700, , kernel pas const ref speedup,,
1928,0cbf10236485fb4468e527225dd869be5f0cb01f,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-03-18 17:39:28 +0100,1780, merge pull request 1780 yosyshq fix test bash fix make test macos add bash brewfile fix argument order,,
1929,8b12e97153a30cbc78d97a0f9ded26b653097949,ddie Hung <eddie@fpgeh.com>, 2020-03-18 08:48:36 -0700, , kernel speedup,,
1930,644deb708dc8bec9d8f83df80650376f489c15be,. Engelhardt <nak@symbioticeda.com>, 2020-03-18 15:11:49 +0100, , fix argument order macos compatibility,,
1931,1668b0126bc5eb0496ad471b64351f8f6cb563f8,. Engelhardt <nak@symbioticeda.com>, 2020-03-18 14:36:15 +0100, , add bash brewfile default bash macos version doe support define used test arch run test.sh use brew install newer bash,,
1932,7ea7fb700b4e7450b679d8be8a3380ecba721b68,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-18 09:14:22 +0000, , update copyright license header hereby assign claire wolf copyright work pass cmds exec.cc event copyright assignment legally valid offer work isc license,,
1933,cbc5664d370230803ac25705485ef1c6ed5f8416,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-16 16:42:04 +0000, , clean exec code according review authored miodrag milanoviä mmicko gmail.com,,
1934,7f5c73d58fd732a96e480083896cd73c722849ba,laire Wolf <claire@symbioticeda.com>, 2020-03-17 18:44:06 +0100, , add select language fix old code signed claire wolf claire,,
1935,a2fa1654dcb20960cc0ae03dcad399d7c6b5f80a,ddie Hung <eddie@fpgeh.com>, 2020-03-17 10:43:45 -0700,1769, merge pull request 1769 boqwxp select_cleanup clean code style pseudo private member usage pass cmds select.cc,,
1936,8c45ea9f0e7ce111f56edc54d6acbd2417cce61f,ddie Hung <eddie@fpgeh.com>, 2020-03-17 10:22:33 -0700, , kernel use const reference sigset,,
1937,bc51e609cbe00948cf0cae4d58ff36616ff85679,ddie Hung <eddie@fpgeh.com>, 2020-03-17 10:22:16 -0700, , kernel fix,,
1938,89a092d641d8c9ccebbcc4550ee8c61cd5ae5f47,. Engelhardt <nak@symbioticeda.com>, 2020-03-17 16:55:38 +0100,1776, merge pull request 1776 boqwxp add ast node source location information couple parser rule,,
1939,6dd20249658f711ff327cc71375f0f8d93841403,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-17 06:21:10 +0000, , add ast node source location information couple parser rule,,
1940,9d9bbdce5d0b16d3e615837d5777bab7e71ce25b,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-16 20:32:46 +0000, , clean pass cmds select.cc authored eddie hung eddie fpgeh.com,,
1941,70093698f58e36ee9ea285a08bc79fefae752048,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-14 04:40:14 +0000, , cleanup code style pseudo private member usage pass cmds select.cc,,
1942,cdf17c445525c0f665473dfcf342a5a1ecac2c6b,ddie Hung <eddie@fpgeh.com>, 2020-03-16 12:44:33 -0700, , opt_merge unordered_map dict per cliffordwolf review,,
1943,9f30d7f843f224942dad7ce0ef90d3a99ac05036,ddie Hung <eddie@fpgeh.com>, 2020-03-10 16:13:44 -0700, , opt_merge speedup,,
1944,ed4fa19ba2812c286562baf26bbbcb49afad83bc,laire Wolf <claire@symbioticeda.com>, 2020-03-16 16:28:25 +0100, , update copyright signed claire wolf claire,,
1945,794c78dc7ce5620ed44e68b9392214575d6c98a8,laire Wolf <clifford@clifford.at>, 2020-03-16 16:25:58 +0100,1771, merge pull request 1771 waldyrious license update license bump year add title,,
1946,020f6d167aa92e94e9ae70a8fb15b861c528e76d,. Engelhardt <nak@symbioticeda.com>, 2020-03-16 13:49:10 +0100,1768, merge pull request 1768 boqwxp smt2_cleanup clean pseudo private member usage backends smt2 smt2.cc,,
1947,a2e340de435a6cfeeeb18dc23236cc550be8ca1a,. Engelhardt <nak@symbioticeda.com>, 2020-03-16 12:23:14 +0100,1746, merge pull request 1746 boqwxp optimization add support optimizing exists forall problem,,
1948,a09b260c015457ad9a9cadbe0931b411d748420d,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-16 06:44:21 +0000, , add test exec command,,
1949,8ba49a8462141db4ad715ec7b9e84b0d0d487cd6,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-16 06:02:14 +0000, , allow specifying multiple regexes match exec command output also specify regexes must _not_ match,,
1950,e6c09f1e0e8a7c2ca0e455db7f0199cb55f18125,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-15 09:16:04 +0000, , add exec command run shell command,,
1951,685392fed88db3df3dbc077f3d52fb0b4ae36c45,avid Shah <dave@ds0.me>, 2020-03-15 17:16:57 +0000,1773, merge pull request 1773 smunaut fix_spram_model ice40 fix spram model keep data stable chipselect low,,
1952,acd9eeef7c85f1bd72f42d86bb634769556a04c6,ylvain Munaut <tnt@246tNt.com>, 2020-03-14 21:01:42 +0100, , ice40 fix spram model keep data stable chipselect low according official simulation model also cross checked real hardware data output spram chipselect low kept stable undefined signed sylvain munaut tnt 246tnt.com,,
1953,418c069561d98163f2b0169bd4928cb06b4b8823,aldir Pimenta <waldyrious@gmail.com>, 2020-03-14 16:46:07 +0000, , license bump year add title,,
1954,bf018b184d1f2b4f9ff0ccecb7670630bbed626e,laire Wolf <claire@symbioticeda.com>, 2020-03-14 15:49:43 +0100, , improve write_btor symbol handling signed claire wolf claire,,
1955,acb341745d436987ad764c9198ff0c6ab63c572c,iodrag Milanovic <mmicko@gmail.com>, 2020-03-14 14:33:44 +0100, , fix invalid verilog syntax,,
1956,569e834df2244f214cda8f34daa87ed417089ca1,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-03-14 13:34:59 +0200,1759, merge pull request 1759 zeldin refixed parsing constant comment size value,,
1957,dd562f29e7ea248a64fce50e61998d0c0f73fe7e,arcus Comstedt <marcus@mc.pp.se>, 2020-03-14 11:41:09 +0100, , add regression test new handling comment constant,,
1958,faf4ee69de8dc6245f5fcf1ca7bd28f45b827c29,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-03-14 11:18:39 +0200,1754, merge pull request 1754 boqwxp set ast node source location parser rule,,
1959,989e37f4e6f2b46a3e846b4a95b32afdee7fc98f,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-03-14 11:18:27 +0200,1766, merge pull request 1766 yosyshq mmicko regex_gcc48 regex support gcc 4.8,,
1960,07f0874779226dd066661d100783d21b1f9ad721,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-13 21:49:12 +0000, , clean pseudo private member usage backends smt2 smt2.cc,,
1961,0fda8308bccf6f97b31b104ea1e2b000e4b8c7c7,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-08 06:34:47 +0000, , add support optimizing exists forall problem modifies smt2 backend recognize anyconst etc assigned wire maximize minimize attribute emit yosys smt2 maximize yosys smt2 minimize directive appropriate modifies backends smt2 smtbmc.py smtio.py recognize directive emit maximize ... minimize ... command end described paper î½z optimizing smt solver nikolaj bjã rner add example example smtbmc demo9.v show used,,
1962,395daf6cedfb62d3a9c6b74b65c80f209d8b6ec5,iodrag Milanovic <mmicko@gmail.com>, 2020-03-13 17:23:27 +0100, , exclude clang checking,,
1963,8f221118d206e8f474fb5c1853cd67018b7801c9,iodrag Milanovic <mmicko@gmail.com>, 2020-03-13 17:19:54 +0100, , add ys_ prefix macro add explanation apply older version well,,
1964,c0a009139b080078af703bf07f83637ef3c48259,laire Wolf <clifford@clifford.at>, 2020-03-13 16:54:19 +0100,1764, merge pull request 1764 xiretza fix abcrev check improve abc repository management makefile,,
1965,432a09af80f7dcba9fd517a001e3a1954c99537e,ddie Hung <eddie@fpgeh.com>, 2020-03-13 08:17:39 -0700, , kernel sigspec use const overload prevent implicit sigspec,,
1966,5b73e7c63a9f939da93dd8dca7d7b1e4c2a949ae,iodrag Milanovic <mmicko@gmail.com>, 2020-03-13 15:00:18 +0100, , added back test logger,,
1967,7c54e619799e826454820015e37ef0bc829c14a8,iodrag Milanovic <mmicko@gmail.com>, 2020-03-13 14:58:35 +0100, , use boost xpressive gcc 4.8,,
1968,746629f18ddc139f8e07aefe6866fb29d3f02491,iodrag Milanovic <mmicko@gmail.com>, 2020-03-13 14:55:53 +0100, , remove include used,,
1969,29e2b2dc05716607b136370432ba602c4f8c4822,laire Wolf <claire@symbioticeda.com>, 2020-03-13 13:46:32 +0100, , add info file cover feature write_btor signed claire wolf claire,,
1970,b567f03c266b0c44d81a24dde2ed538f1db05d4e,ddie Hung <eddie@fpgeh.com>, 2020-03-12 15:55:54 -0700, , kernel optimise module remove const pool rtlil wire,,
1971,a076052fe423e262e00e75756f5f1b24ea461783,ddie Hung <eddie@fpgeh.com>, 2020-03-12 15:50:42 -0700, , kernel sigpool use const overload prevent implicit sigspec,,
1972,9dedac50e220d28d96a456b75af61dace18fd7f6,iretza <xiretza@xiretza.xyz>, 2020-01-29 19:05:23 +0100, , improve abc repository management makefile rev parse short output may different abbreviated hash length abcrev simple string comparison always fails even correct commit checked pas commits rev parse compare full hash instead add echo abc rev target packaging script set abcpull handle git nastiness,,
1973,a0cc795e85541b0326b6d4396a726142f0d0f8bb,iodrag Milanovic <mmicko@gmail.com>, 2020-03-12 18:28:20 +0100, , added filter libyosys.so,,
1974,f37f558f72769c1b1ae1255ae5611bb1cb510a0d,iodrag Milanovic <mmicko@gmail.com>, 2020-03-12 18:26:19 +0100, , revert clean install makefile target reverts commit,,
1975,178a8e3bffbb76e86ac8fdab7ece590dd9fd4bc4,iodrag Milanovic <mmicko@gmail.com>, 2020-03-12 18:26:07 +0100, , revert improve abc repository management makefile reverts commit,,
1976,af84e5acf167ffe9373e99d1709dd28928f060fb,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-03-12 16:14:48 +0200,1666, merge pull request 1666 xiretza improve makefile makefile improvement packaging script,,
1977,6986371bacb9ace908cc2156c2eed41cb1303765,. Engelhardt <nak@symbioticeda.com>, 2020-03-12 11:18:35 +0100,1751, merge pull request 1751 boqwxp add_assert extend add command allow adding assert cell,,
1978,82ad422b4ec3a54587ec4ec8d9fa3aad3a712810,iodrag Milanovic <mmicko@gmail.com>, 2020-03-12 11:17:15 +0100, , add mandatory wasm file zip file well,,
1979,d38098e5fa4ba6b27a67c0069f9134c6cbdbb68b,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-03-12 12:16:28 +0200,1757, merge pull request 1757 jiegec fix emcc fix compilation emcc,,
1980,5e94bf029179257cb3539cc5096113a139e37ff5,arcus Comstedt <marcus@mc.pp.se>, 2020-03-11 18:21:44 +0100, , refixed parsing constant comment size value three part based constant size base digit three separate token allowing linear whitespace including comment treated normal inter token whitespace,,
1981,26137d8bb70cea1f2de16346e883ec5c43754145,iegec <noc@jiegec.ac.cn>, 2020-03-11 23:01:04 +0800, , add env yosysjs,,
1982,7b679eecb334e1f52bdf5878118ba2631835b8b3,iegec <noc@jiegec.ac.cn>, 2020-03-11 22:08:02 +0800, , fix compilation emcc,,
1983,3ada82639ffd559da8d3f89664ac279ab2280dae,ddie Hung <eddie@fpgeh.com>, 2020-03-11 06:51:03 -0700, , verilog add test,,
1984,dd8ebf7873eadab9c6d0fba8c4ed25eb88acbb8f,ddie Hung <eddie@fpgeh.com>, 2020-03-11 06:32:15 -0700,1743, merge pull request 1743 yosyshq eddie abc9_keep abc9 improve keep handling,,
1985,d624a11dd19321cba03c1b5c474a9827171657d6,ddie Hung <eddie@fpgeh.com>, 2020-03-11 06:31:06 -0700,1675, merge pull request 1744 yosyshq eddie fix1675 bump abcrev receive fix 1675,,
1986,005dd601abebe66b37b48509ba0785050f4a313a,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-09 11:53:51 +0000, , extend add command allow adding cell verification like assert assume etc,,
1987,2d63bf5877a99ad5a83be35b5bdc0702a947d456,ddie Hung <eddie@fpgeh.com>, 2020-03-10 10:29:24 -0700, , verilog also set location,,
1988,f2550d45ff53c5d430d3be172e6266240db22e6d,avid Shah <dave@ds0.me>, 2020-03-10 13:51:59 +0000,1753, merge pull request 1753 yosyshq dave abc9 speedup add scriptpass run_nocheck use abc9,,
1989,ddcd87b577baa71ad3456fea1cc7bf9d46cfac2e,avid Shah <dave@ds0.me>, 2020-03-10 13:51:40 +0000,1721, merge pull request 1721 yosyshq dave tribuf unused deminout demote inouts unused bit,,
1990,f91705cf8a5734e48217f3850af58508fcfc81e0,. Engelhardt <nak@symbioticeda.com>, 2020-03-10 13:10:50 +0100,1755, merge pull request 1755 boqwxp add_cmd_cleanup clean pass cmds add.cc code style,,
1991,47537f2e4207cbf224e2893a4e24625d41594455,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-10 10:37:10 +0000, , clean pass cmds add.cc code style,,
1992,da8270aa01805c57ab833fc403db54045f11f276,lberto Gonzalez <boqwxp@airmail.cc>, 2020-03-10 00:43:03 +0000, , set ast source location parser rule,,
1993,d23acf8c61538aacc9816358f16f0293de5b064d,ddie Hung <eddie@fpgeh.com>, 2020-03-09 11:51:57 -0700,1747, merge pull request 1747 yosyshq claire partselfix fix partsel expr bit width handling add test case,,
1994,b8abf143767c2f8c635de1352bb43ed37e781f96,avid Shah <dave@ds0.me>, 2020-03-09 14:34:22 +0000, , add scriptpass run_nocheck use abc9 signed david shah dave ds0.me,,
1995,282d331e7e5783214eb4bc9b2e667f0d67ddc5fe,. Engelhardt <nak@symbioticeda.com>, 2020-03-09 11:04:08 +0100,1716, merge pull request 1716 zeldin ecp5_fix ecp5 remove unused parameter __ecp5_pdpw16kd,,
1996,a7cc4673c3f75f414a82c81a507da5042bba361f,laire Wolf <claire@symbioticeda.com>, 2020-03-08 16:12:12 +0100, , fix partsel expr bit width handling add test case signed claire wolf claire,,
1997,3be7784d0e06f75d5e35eb356b726b559f647f13,ddie Hung <eddie@fpgeh.com>, 2020-03-06 10:51:47 -0800, , xaiger remove unnecessary operation ... ... since triggered keep anymore could still triggered abc9_scc,,
1998,7a89ed1fa2843b210e5fea9e64eb90ce8e23449c,ddie Hung <eddie@fpgeh.com>, 2020-03-06 10:32:48 -0800,1675, bump abcrev receive fix 1675,,
1999,80dcc8a0d1b6833f093c4ad6742c60187d1c9c00,ddie Hung <eddie@fpgeh.com>, 2020-03-06 10:30:07 -0800, , abc9 sccs create new wire instead using entirety existing,,
2000,91a7a74ac438ba5b030d90fcfafeb1db03757d91,ddie Hung <eddie@fpgeh.com>, 2020-03-06 10:20:30 -0800, , abc9 keep wire well fix scc handling,,
2001,2335c59e5bdd40c16ced821a27de7df00016963a,ddie Hung <eddie@fpgeh.com>, 2020-03-06 10:09:01 -0800, , abc add abc.debug scratchpad option,,
2002,8a39a580e1f22b766af51b0d0d8b2fb9f5cf2f71,. Engelhardt <nak@symbioticeda.com>, 2020-03-06 16:45:36 +0100, , remove unused parameter,,
2003,bfeba9ad11847e6a0cbe47f880f3642d5e3a8061,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-03-06 16:06:54 +0100,1742, merge pull request 1742 nakengelhardt rpc test rpc test fix,,
2004,88494e81f51630b08b045cd006ec3b38b27ff99f,. Engelhardt <nak@symbioticeda.com>, 2020-03-06 15:29:01 +0100, , rpc test make frontend listen launching yosys introduce safeguard yosys error,,
2005,8b074cc473676288eb9cb04b09fb37ba6d11461a,ddie Hung <eddie@fpgeh.com>, 2020-03-05 09:41:54 -0800,1739, merge pull request 1739 yosyshq eddie issue1738 ice40 fix specify device,,
2006,69f155505816e38280a12bc3998d65d03874a404,ddie Hung <eddie@fpgeh.com>, 2020-03-05 08:11:49 -0800, , ice40 fix specify ice40_,,
2007,3c2e910bb3845f2e1507bc1985aaae1d0eba7245,ddie Hung <eddie@fpgeh.com>, 2020-03-05 08:08:32 -0800, , test extend test arch run tests.sh defines,,
2008,0930c00f038453685bf4d8f5366db7fe71f54cf8,ddie Hung <eddie@fpgeh.com>, 2020-03-04 15:28:17 -0800, , ice40 fix implicit signal specify also clamp negative time,,
2009,6eb528277e73a978ace7d6f693215d9ff92f898d,ddie Hung <eddie@fpgeh.com>, 2020-03-04 13:37:09 -0800,1735, merge pull request 1735 yosyshq eddie abc9_dsp48e1 xilinx cleanup dsp48e1 handling abc9,,
2010,7b543fdb0cbd45dcf2d3322518cc02a01cc1e43f,ddie Hung <eddie@fpgeh.com>, 2020-03-04 12:04:02 -0800, , xilinx consider dsp48e1.adreg,,
2011,512596760b947a9ac9088856490970d0930dd951,ddie Hung <eddie@fpgeh.com>, 2020-03-04 11:28:14 -0800, , xilinx cleanup dsp48e1 handling abc9,,
2012,f65fc845e53e12d01077604aa077c93fa3cac7f2,ddie Hung <eddie@fpgeh.com>, 2020-03-04 10:51:33 -0800, , xilinx improve specify dsp48e1,,
2013,78d4fff69d09f46f1777213116f09826ba008991,ddie Hung <eddie@fpgeh.com>, 2020-03-04 10:32:51 -0800, , xilinx missing dsp48e1.pcin timing abc9_ map model,,
2014,5cae9c6e1628db7223a205d2444ef26e682007a5,avid Shah <dave@ds0.me>, 2020-02-25 14:14:45 +0000, , deminout demote inouts unused bit signed david shah dave ds0.me,,
2015,0ec971444b0ae226417ac36d408569374269e799,. Engelhardt <nak@symbioticeda.com>, 2020-03-03 19:15:41 +0100,1691, merge pull request 1691 zirconiumx use flowmap noabc add flowmap option synth _ice40,,
2016,d59da5a4e4d53813900fbd8327360bf8ef9bbd1d,laire Wolf <claire@symbioticeda.com>, 2020-03-03 08:41:55 -0800, , fix bison warning pure parser option signed claire wolf claire,,
2017,b597f85b13b5369398350ef4ef43b7b2521eb140,laire Wolf <clifford@clifford.at>, 2020-03-03 08:38:32 -0800,1718, merge pull request 1718 boqwxp close 1717. add precise verilog source location information ast rtlil node,,
2018,91892465e1af2bcb5ec348b86ba4e566b040cb12,laire Wolf <clifford@clifford.at>, 2020-03-03 08:34:31 -0800,1681, merge pull request 1681 yosyshq eddie fix1663 verilog instead modifying localparam size extend init constant expr,,
2019,879124333ffc8dd02c4b249d7252e1c4fc5b230d,laire Wolf <clifford@clifford.at>, 2020-03-03 08:19:06 -0800,1519, merge pull request 1519 yosyshq eddie submod_po submod several bugfixes,,
2020,968956badb977984133b00c38d0a08f3e2d0b854,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-03-02 21:40:09 +0100, , iopadmap look harder already present buffer 1731 iopadmap look harder already present buffer fix 1720,,
2021,4f889b2f57b732083dd4bf336a0d361f70e5b2d0,ddie Hung <eddie@fpgeh.com>, 2020-03-02 12:32:27 -0800,1724, merge pull request 1724 yosyshq eddie abc9_specify abc9 auto generate .lut .box file arrival required time specify entry,,
2022,b1e248b0e6c7945870c83ac82bfb4ed8e9d8ff66,. Engelhardt <nak@symbioticeda.com>, 2020-03-02 12:31:05 +0100,1729, merge pull request 1729 rqou coolrunner2 coolrunner2 buffer cell insertion fix,,
2023,7932672fc2aec7b2cd01482597739eaeb769c612,. Ou <rqou@robertou.com>, 2020-03-02 01:40:57 -0800, , coolrunner2 attempt give wire cell meaningful name,,
2024,b9c98e010039ca0cf9b8944feb49220a82fc5e74,. Ou <rqou@robertou.com>, 2020-03-02 01:06:03 -0800, , coolrunner2 fix invalid multiple fanouts xor gate case multiple output pin share identical combinatorial logic yosys would generate one sop cell therefore one macrocell_xor cell try feed multiple sink valid make fixup pas duplicate cell necessary example fix following code module top input input input clk_ output reg output wire clk bufg bufg0 clk_ clk  always posedge clk  assign endmodule,,
2025,a6180048970802a4b8726a2a8d6abcbb4aebc942,. Ou <rqou@robertou.com>, 2020-03-02 00:32:36 -0800, , coolrunner2 fix packed register input buffer insertion register packed input buffer input buffer load,,
2026,a6aeee4e1a41aa71d08ebac48686001ec050f973,. Ou <rqou@robertou.com>, 2020-03-01 06:54:07 -0800, , coolrunner2 insert many required feedthrough cell,,
2027,69c2d3848a3fb51887452cc52877db9d95965f11,ddie Hung <eddie@fpgeh.com>, 2020-02-29 08:15:24 -0800,1727, merge pull request 1727 yosyshq eddie fix_write_smt2 ystests fix,,
2028,de3e5fcdc6a3775231b303b89c2bbf551aeaaf42,ddie Hung <eddie@fpgeh.com>, 2020-02-28 12:33:55 -0800, , ystests fix,,
2029,b741954461ec403401730774e4197f836d8d209b,ddie Hung <eddie@fpgeh.com>, 2020-02-28 10:39:03 -0800,1726, merge pull request 1726 yosyshq eddie fix1710 ast fix 1710 generate rtlil unreachable ternary branch,,
2030,d7987fec1255c8d4ae8ad0b3e04e2172ac300604,an Ravensloft <dan.ravensloft@gmail.com>, 2020-02-28 14:29:57 +0000, , add flowmap synth synth_ice40,,
2031,5bba9c3640971e25544f2053b31eb152c138c3af,ddie Hung <eddie@fpgeh.com>, 2020-02-27 16:55:55 -0800, , ast fix 1710 generate rtlil unreachable ternary,,
2032,825b96fdcffedec02b4eaaa5f9c4aee5bfc6942a,ddie Hung <eddie@fpgeh.com>, 2020-02-27 16:53:49 -0800, , comment log,,
2033,090e54569a58b26d616806337c28507d199ca43c,ddie Hung <eddie@fpgeh.com>, 2020-02-27 10:33:04 -0800, ," remove ramb 18,36 cells_xtra.py",,
2034,0f4c1906bb82f03f77683b71e597ed4802fe316a,ddie Hung <eddie@fpgeh.com>, 2020-02-27 10:29:53 -0800, , small fix,,
2035,78929e8c3d399d47a36bb974eed74e53a3840402,ddie Hung <eddie@fpgeh.com>, 2020-02-20 07:52:08 -0800, , fix older compiler,,
2036,a179d918ec4e5ed595e8f556b159ab39679d4e6c,ddie Hung <eddie@fpgeh.com>, 2020-02-19 09:47:36 -0800, , revert fix test arch xilinx fsm.ys count flop reverts commit,,
2037,e79376d6cb34d5c569a95ba0717be214aeac0556,ddie Hung <eddie@fpgeh.com>, 2020-02-18 15:32:56 -0800, , ast quiet deriving blackbox module,,
2038,88d5997c80e5c2bebb479f76b123899c6de48c57,ddie Hung <eddie@fpgeh.com>, 2020-02-18 14:31:24 -0800, , abc9_ops suppress prep_box warning abc9_flop,,
2039,376319dc8d96b7592cda5c0249228dd6a26ea5a7,ddie Hung <eddie@fpgeh.com>, 2020-02-18 14:28:52 -0800, , xilinx update ramb specify entry,,
2040,6bd95501005523604d4828d1635c49e439472f79,ddie Hung <eddie@fpgeh.com>, 2020-02-18 11:03:59 -0800, , ice40 add delay sb_carry,,
2041,3b74e0fa45a93f23448215ef9148ddc7bcd78cd7,ddie Hung <eddie@fpgeh.com>, 2020-02-18 11:03:38 -0800, , xilinx add delay inv,,
2042,6bb3d9f9c09993960a5a91fa51f163a7e67e2503,ddie Hung <eddie@fpgeh.com>, 2020-02-18 11:02:28 -0800, , make timinginfo timinginfo sigbit constructor explicit,,
2043,9dcf204dece518a48192a90ea962a9d630283e11,ddie Hung <eddie@fpgeh.com>, 2020-02-18 08:41:48 -0800, , timinginfo index port_name offset,,
2044,7c3b4b80ea62c53e3f4bd6d91dcf02ef09c40da7,ddie Hung <eddie@fpgeh.com>, 2020-02-18 08:30:41 -0800, , fix spacing,,
2045,aa969f87784cda995d4d7650f0a8050ef555ff62,ddie Hung <eddie@fpgeh.com>, 2020-02-15 09:13:21 -0800, , ice40 cells_sim.v fix,,
2046,f858219c4ed18fb5886641efd1e71f5aad0b1c84,ddie Hung <eddie@fpgeh.com>, 2020-02-15 08:29:10 -0800, , cleanup test,,
2047,717fb492b35a93ae78e33f742d8c3d493be7e4e8,ddie Hung <eddie@fpgeh.com>, 2020-02-15 08:27:41 -0800, , update bug1630.ys use lut instead lut file,,
2048,b0ffd9cd8b13ece876519c2c3e9b063635610e3c,ddie Hung <eddie@fpgeh.com>, 2020-02-14 18:56:10 -0800, , make xilinx cells_sim.v legal,,
2049,d6cff777513ff5b470bcd37588c123e118ad0cdb,ddie Hung <eddie@fpgeh.com>, 2020-02-14 13:53:28 -0800, , abc9_ops still emit delay table even box timing,,
2050,5ff60d2057992bdc9f0ff04eee78d7bf6be0ee44,ddie Hung <eddie@fpgeh.com>, 2020-02-14 13:43:34 -0800, , write_xaiger add comment arrival time flop output,,
2051,683c5ce9409b578df518df829b76777ab69cf87b,ddie Hung <eddie@fpgeh.com>, 2020-02-14 13:26:00 -0800, , abc9_ops demote lack box timing info warning,,
2052,1ef1ca812bd057fe0404893e357c10361225e393,ddie Hung <eddie@fpgeh.com>, 2020-02-14 12:54:47 -0800, , get rid abc9_ arrival required entirely,,
2053,a6fec9fe6052d2ec74fec4417be2fec45dea0df0,ddie Hung <eddie@fpgeh.com>, 2020-02-14 12:01:03 -0800, , abc9_ops use timinginfo prep_ lut box,,
2054,3ea5506f812879c0ecf66431efde002493e11bdf,ddie Hung <eddie@fpgeh.com>, 2020-02-14 11:41:43 -0800, , abc9_ops use timinginfo prep_ lut box,,
2055,cda4acb544614711b2c187e93f515bfc43ca8da1,ddie Hung <eddie@fpgeh.com>, 2020-02-14 11:11:34 -0800, , abc9_ops add use new timinginfo struct,,
2056,bc97e64b211ea4ff99afde7cd1f130b1b3261848,ddie Hung <eddie@fpgeh.com>, 2020-02-14 10:31:38 -0800, , fix test arch xilinx fsm.ys count flop,,
2057,7d86aceee326d214b9e31602f00f6196d1213c9e,ddie Hung <eddie@fpgeh.com>, 2020-02-14 09:17:53 -0800, , expand xilinx cells_sim.v keep icarus non specify paresr happy,,
2058,3728ef1765b3b3375481222832d3a17600ae0312,ddie Hung <eddie@fpgeh.com>, 2020-02-14 09:17:20 -0800, , ice40 fix specify inverted clock,,
2059,aac309626b4829b8d6efec1854bccf84c0bd0b20,ddie Hung <eddie@fpgeh.com>, 2020-02-13 13:43:33 -0800, , fix test gating specify construct iverilog,,
2060,977262c8033b8778a32d4f29a77c64ea5a2799bd,ddie Hung <eddie@fpgeh.com>, 2020-02-13 12:13:12 -0800, , update simple_abc9 test,,
2061,e22fee6cdd905535c50c9b6d96a89e994944ea2c,ddie Hung <eddie@fpgeh.com>, 2020-02-13 11:15:59 -0800, , abc9_ops ignore abc9_flop dff,,
2062,a76520112d6a7ab894a3e85b7e32def6b4ff5491,ddie Hung <eddie@fpgeh.com>, 2020-02-13 10:30:56 -0800, , ice40 specify fix,,
2063,7c92b6852f3bcc962e72bb787ac51e3f4324a4fb,ddie Hung <eddie@fpgeh.com>, 2020-02-13 10:30:29 -0800, , abc9_ops sort lut delay ascending,,
2064,fb60d82971a9de5312467c4c192148ab546504dc,ddie Hung <eddie@fpgeh.com>, 2020-02-13 09:58:20 -0800, , ice40 move specify block abc9,,
2065,a85c55113fbaf62ade66e583942782820fd0e9ff,ddie Hung <eddie@fpgeh.com>, 2020-02-13 09:56:52 -0800, , synth_ecp5 use abc9_model.v,,
2066,8408c13405bfe561e6a6022e2730ecca18a1464a,ddie Hung <eddie@fpgeh.com>, 2020-02-13 09:56:30 -0800, , update xilinx abc9,,
2067,ac24a23e31f2da76f8b976cd89b9ec6fadf15374,ddie Hung <eddie@fpgeh.com>, 2020-02-13 09:56:00 -0800, , create abc9_model.v __abc9_ delay ff_,,
2068,7317521c6fa897c90328ac127cb0cf98de0bb7dd,ddie Hung <eddie@fpgeh.com>, 2020-02-13 09:54:40 -0800, , abc9_ops output lut area,,
2069,d2284715fa3399b9afe8609a1035e563393a21b0,ddie Hung <eddie@fpgeh.com>, 2020-02-13 09:50:17 -0800, , ecp5 remove small lut entry,,
2070,0ed550d83c6d4b4ff4301ee5316d5840fd36b72e,ddie Hung <eddie@fpgeh.com>, 2020-02-13 09:48:48 -0800, , abc9_ops cope t_limit min typ max auto gen small luts,,
2071,ccc84f89235c867544ce5d93802f435ec35ec076,ddie Hung <eddie@fpgeh.com>, 2020-02-12 16:06:24 -0800, , fix commented specify statement,,
2072,12d70ca8fbad73f2615e711e786f8b90fa005bee,ddie Hung <eddie@fpgeh.com>, 2020-02-12 15:25:30 -0800, , xilinx improve specify functionality,,
2073,46a89d7264f597be9ad10390fa44c22e16538548,ddie Hung <eddie@fpgeh.com>, 2020-02-12 11:30:37 -0800, , ecp5 deprecate abc9_ arrival required lut box,,
2074,577545488a81e1f9b84b214d6d02187aac28af6c,ddie Hung <eddie@fpgeh.com>, 2020-02-11 14:22:43 -0800, , xilinx use specify block place abc9_ arrival required,,
2075,0e7c55e2a73f47d7f179d434ba79dd9e2bf9045b,ddie Hung <eddie@fpgeh.com>, 2020-02-11 11:38:49 -0800, , auto generate .box .lut file specify block,,
2076,3d6603792dbd36ccb572403815b78121a7ad80e8,ddie Hung <eddie@fpgeh.com>, 2020-02-11 09:18:08 -0800, , abc9_ops assert specify2 property,,
2077,74f49b1f55e08c9939c9e0c8a1a5c0405f0d28c5,ddie Hung <eddie@fpgeh.com>, 2020-02-11 08:54:13 -0800, , abc9_ops prep_box called,,
2078,5643c1b8c5fbe1a31fcb4027ddbe096e74439cbf,ddie Hung <eddie@fpgeh.com>, 2020-02-11 08:34:13 -0800, , abc9_ops prep_lut write_lut auto generate lut library,,
2079,ab8826ae36890fd01c7897f7800854c01c5bc267,laire Wolf <clifford@clifford.at>, 2020-02-27 19:05:56 +0100,1709, merge pull request 1709 rqou improve coolrunner optimization using extract_counter pas,,
2080,47228feb7741aeead951891063670dc46af36dc7,laire Wolf <clifford@clifford.at>, 2020-02-27 19:03:59 +0100,1708, merge pull request 1708 rqou coolrunner2 buf fix coolrunner2 separate improve buffer cell insertion pas,,
2081,62ab100c611071a41de5ff1ab0bd482b9c7bcc82,iotr Binkowski <pbinkowski@antmicro.com>, 2020-02-27 11:21:01 +0100, , xilinx mark iobufdse3 iob pin external,,
2082,036c46de1e6442a31aac8d00c5f7cdf99c247a5b,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-02-26 13:32:49 +0100,1705, merge pull request 1705 yosyshq logger_pass logger pas,,
2083,80656ad17836a222f2359576d72f0b451c4ddfe6,iodrag Milanovic <mmicko@gmail.com>, 2020-02-26 09:49:41 +0100, , remove test,,
2084,f80fe8dc22ca2b3639b7b0bbff69458addb05432,lberto Gonzalez <boqwxp@airmail.cc>, 2020-02-24 02:41:08 +0000, , change attribute search value specify precise location instead simple line number,,
2085,2c2f092c90a99c89bf5d851430f8310098e7d0b3,lberto Gonzalez <boqwxp@airmail.cc>, 2020-02-24 01:39:36 +0000, , change attribute search value specify precise location instead simple line number,,
2086,c1cee15d64ec2da29672d0f94610830d12793191,iodrag Milanovic <mmicko@gmail.com>, 2020-02-23 10:56:39 +0100, , add test logger pas,,
2087,1c569fe06aba3850e557eb44895a522cc4167de2,iodrag Milanovic <mmicko@gmail.com>, 2020-02-23 10:56:27 +0100, , remove duplicate warning detection,,
2088,48eed2860c83593f7a074ae27fbd98588a3a062b,iodrag Milanovic <mmicko@gmail.com>, 2020-02-23 10:05:21 +0100, , fix line ending,,
2089,f0afd65035fefebdea8edbd00c916c5f33e8a634,lberto Gonzalez <boqwxp@airmail.cc>, 2020-02-23 07:19:52 +0000, , close 1717. add precise verilog source location information ast rtlil node,,
2090,6edca05793197a846bbfb0329e836c87fa5aabb6,ddie Hung <eddie@fpgeh.com>, 2020-02-22 11:29:22 -0800,1715, merge pull request 1715 boqwxp master close 1714. fix make failure ndebug,,
2091,48a9b4f616d885079b7f682aa2ae2149493122cf,arcus Comstedt <marcus@mc.pp.se>, 2020-02-22 15:50:52 +0100, , ecp5 add missing parameter __ecp5_pdpw16kd,,
2092,010d6514501f9f2df1c34ca3fe615a941d6a9cad,iodrag Milanovic <mmicko@gmail.com>, 2020-02-22 10:53:23 +0100, , update explanation expect warning,,
2093,d079ab9d19b7d18134f5b6f30da9a6666f30ad97,iodrag Milanovic <mmicko@gmail.com>, 2020-02-22 10:52:46 +0100, , handle expect warning together expected,,
2094,596bb2d443a589df4deede4cc86783249e3bb09c,iodrag Milanovic <mmicko@gmail.com>, 2020-02-22 10:31:56 +0100, , check regex parameter,,
2095,750e7a9a541676f64fc9def64e669f94fa074d28,lberto Gonzalez <boqwxp@airmail.cc>, 2020-02-22 06:29:11 +0000, , close 1714. fix make failure ndebug,,
2096,760096e8d2e9e2431bd5f97034bbd4ba01326649,ddie Hung <eddie@fpgeh.com>, 2020-02-21 09:15:17 -0800,1703, merge pull request 1703 yosyshq eddie specify_improve improve specify parser,,
2097,cd044a2bb6adf7a5e00d4a6c075e9489d852d733,laire Wolf <clifford@clifford.at>, 2020-02-20 18:17:25 +0100,1642, merge pull request 1642 jjj11x jjj11x enum enum support,,
2098,419e67c1706367a3a10feb70a1d7a2f9cafb591b,iodrag Milanovic <mmicko@gmail.com>, 2020-02-20 11:41:37 +0100, , check regex error,,
2099,ea4bd161b68cda30b5300b9275ebc0723896be02,ddie Hung <eddie@fpgeh.com>, 2020-02-19 11:09:37 -0800, , verilog add support delay rise fall,,
2100,1d401a7991f4c0f133b7355acc400132da1aa4a0,ddie Hung <eddie@fpgeh.com>, 2020-02-19 10:45:10 -0800, , clean ignore specify inside cell determining whether keep,,
2101,70db8e92003fab959ec5d14b51ac2a9209d16b30,iodrag Milanovic <mmicko@gmail.com>, 2020-02-17 16:46:34 +0100, , prevent double error message,,
2102,5641b0248fe0781ee62fa3bc903f8db95e80b0c4,iodrag Milanovic <mmicko@gmail.com>, 2020-02-17 15:36:06 +0100, , option expect warning,,
2103,d8735b291365a2a6e8fb8c768f61ad41f0763f96,iodrag Milanovic <mmicko@gmail.com>, 2020-02-17 15:08:35 +0100, , add changelog,,
2104,be977cf7eb76e10866555543aef4809264b393de,iodrag Milanovic <mmicko@gmail.com>, 2020-02-17 12:54:36 +0100, , new error already failing,,
2105,13d0ff4a5fb8caac3a9d3619921a3c4d315fd8f3,. Ou <rqou@robertou.com>, 2020-02-17 03:07:16 -0800, , coolrunner2 use extract_counter optimize counter tends make much efficient pterm usage compared throwing problem abc,,
2106,fec7dc5c9e1e1440b6959b133f505d187acd800e,. Ou <rqou@robertou.com>, 2020-02-17 02:08:57 -0800, , extract_counter implement extracting counter,,
2107,940bab68414f0a9dcd31fd3bf1ceb26b4c84b736,. Ou <rqou@robertou.com>, 2020-02-17 01:02:25 -0800, , extract_counter add support inverted clock enable,,
2108,5fc180ed2d6da82892c7499392c0c5057c3aeec8,. Ou <rqou@robertou.com>, 2020-02-17 00:54:33 -0800, , extract_counter fix clock enable,,
2109,12fa4a3121e2d55da4f8cf6de4242424ff265e77,. Ou <rqou@robertou.com>, 2020-02-17 00:44:46 -0800, , extract_counter fix outputting count module port,,
2110,508f1ff6a168707ea1355e580f46f023d0336b91,. Ou <rqou@robertou.com>, 2020-02-17 00:11:06 -0800, , extract_counter allow forbidding async reset,,
2111,7b922c0d894fffa978b099da1ce19d4907346861,. Ou <rqou@robertou.com>, 2020-02-17 00:06:50 -0800, , extract_counter refactor extraction setting struct,,
2112,1c16311d104caa19e8aff35a0df1595c73fa1638,eff Wang <jjj11x@gmail.com>, 2020-02-17 04:40:18 -0500, , update documentation enums typedefs,,
2113,a31ba8e5d5b5eefdea35aaec585118dca6287673,eff Wang <jjj11x@gmail.com>, 2020-02-17 04:40:02 -0500, , remove unnecessary blank line,,
2114,d12ba42a741464d410773471813d0a78a7ae1db2,eff Wang <jjj11x@gmail.com>, 2020-02-03 01:12:24 -0500,1594, add attribute enumerated value ilang information also useful strongly typed enums implemented resolve enum value ilang part 1594 still need output enums vcd better yet fst file,,
2115,6320f2692bc97d9d447622c1ba55a90cfe9dd411,eff Wang <jjj11x@gmail.com>, 2020-02-03 01:08:16 -0500, , separate enum_item param implementation different,,
2116,6a0682f5a0148949beacad0eb93ec5b754bf29cd,. Ou <rqou@robertou.com>, 2020-02-16 20:25:46 -0800, , coolrunner2 separate improve buffer cell insertion pas new pas contain logic inserting passthrough product term xor cell appropriate architecture example commit fix connecting input pin directly another output pin logic,,
2117,cd60f079d6c96e1d8a00c3c081fab1148d432b44,arcin KoÅcielnicki <mwk@0x04.net>, 2020-02-15 14:32:35 +0100, , test aiger add missing .gitignore,,
2118,b9dfdbbfeea4ef36a62a1176e0a02ab241facd1a,im 'mithro' Ansell <me@mith.ro>, 2018-07-06 17:04:16 -0700, , show add nobg argument make yosys wait viewer command finish continuing,,
2119,2baa6d799ee3ccc00e7e2dab766e3edce333e0fd,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-02-15 11:15:35 +0100,1706, merge pull request 1706 yosyshq mmicko remove executable flag file,,
2120,cd5c1777393acf2ebf66f6e6b0aa600f1efbd408,iodrag Milanovic <mmicko@gmail.com>, 2020-02-15 10:36:44 +0100, , remove executable flag file,,
2121,a7df492243dbf186037b577657a65e357e8e0fec,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-02-15 09:44:32 +0100, , add comment macos dependency install,,
2122,f9f86fd7582e447e2118534d888190ba14e39803,ddie Hung <eddie@fpgeh.com>, 2020-02-14 16:08:04 -0800, , revert abc9 fix abc9_arrival flop reverts commit,,
2123,6b396e64556ad556eb3260db714c1f824ee4f458,iodrag Milanovic <mmicko@gmail.com>, 2020-02-14 13:12:05 +0100, , remove whitespace,,
2124,31b7a9c3127560ea0c488b88e93077e08600652f,iodrag Milanovic <mmicko@gmail.com>, 2020-02-14 12:21:16 +0100, , add expect option logger command,,
2125,c7af1b22bae67a651130947920b482183098167d,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-02-14 12:06:37 +0100,1701, merge pull request 1701 nakengelhardt rpc test make rpc frontend unix socket test fragile,,
2126,d20c1dac73e344dda73ec2b526ffb764efc9fdd8,ddie Hung <eddie@fpgeh.com>, 2020-02-13 17:58:43 -0800, , verilog ignore range without specify,,
2127,0cf7598cd644286053ad36ebb44d5bf3d66d3c49,ddie Hung <eddie@fpgeh.com>, 2020-02-13 17:32:54 -0800,1700, merge pull request 1700 yosyshq eddie abc9_fixes use abc9_init attribute fix use abc9_arrival flop,,
2128,8c4c5460098a2c1056f78a7c6fb1d389e9f1f445,ddie Hung <eddie@fpgeh.com>, 2020-02-13 17:32:14 -0800,1699, merge pull request 1699 yosyshq eddie fix_iopad_init iopadmap move init attribute outpad output input,,
2129,3065d4092e2d2f252a270ecadc1943833a68e384,ddie Hung <eddie@fpgeh.com>, 2020-02-13 15:14:58 -0800,1699, fine tune 1699 test,,
2130,3d2a2e87992e1ecd3e724f379ce32044b7506aa3,ddie Hung <eddie@fpgeh.com>, 2020-02-13 14:57:06 -0800, , iopadmap fix suggested mwkmwkmwk,,
2131,6b58c1820c7bbacb4730af40e10592823b0eb15c,ddie Hung <eddie@fpgeh.com>, 2020-02-13 13:27:15 -0800, , verilog improve specify support specify mode,,
2132,2e51dc1856aae456e15cafd484997bfbd102175e,ddie Hung <eddie@fpgeh.com>, 2020-02-13 13:06:13 -0800, , verilog ignore specify mode,,
2133,b523ecf2f45f80488412781ba9a3455a71d64d62,ddie Hung <eddie@fpgeh.com>, 2020-02-13 08:59:08 -0800, , specify system timing check accept min typ max triple,,
2134,7cfdf4ffa7698fa40aae401c2b8b159a6e37011a,ddie Hung <eddie@fpgeh.com>, 2020-02-12 12:16:01 -0800, , verilog fix specify3 check,,
2135,f5cc8cfa7985e7b0d4ee7412a76d6f362e31db9d,ddie Hung <eddie@fpgeh.com>, 2020-02-13 12:36:50 -0800, , write_xaiger default value abc9_init,,
2136,f7c0dbecee7ee8f2e3fc8bc8337e7045fd4aff15,ddie Hung <eddie@fpgeh.com>, 2020-02-12 16:04:19 -0800, , abc9 fix abc9_arrival flop,,
2137,00d41905df74fd8bbfc5950c4c1ecf2d38394eaf,ddie Hung <eddie@fpgeh.com>, 2020-02-12 15:33:02 -0800, , abc9 deprecate abc9_ff.init wire abc9_init attr,,
2138,ebb11bcea4ab5d2aed90d640904bf490a3285fb8,ddie Hung <eddie@fpgeh.com>, 2020-02-13 12:05:14 -0800, , iopadmap move init attribute outpad output input,,
2139,c2467fdd558f7a12e77ed3a14cf704a932819fdf,. Engelhardt <nak@symbioticeda.com>, 2020-02-13 20:52:22 +0100, , make rpc frontend unix socket test fragile,,
2140,cb7bc6a12fee1d948b7f91fd37f326dbd4f5ca47,laire Wolf <clifford@clifford.at>, 2020-02-13 18:30:22 +0100,1694, merge pull request 1694 rqou json_compat_fix json change compat mode directly emit ints bit,,
2141,0ba2a2b1fa898e48feffa23b8958255d9ed0834c,iodrag Milanovic <mmicko@gmail.com>, 2020-02-13 13:35:29 +0100, , add new logger pas,,
2142,e069259a5380073e4599ae689ee9e7ac1abdb6e7,. Engelhardt <nak@symbioticeda.com>, 2020-02-13 12:01:27 +0100,1679, merge pull request 1679 thasti delay parsing fix crash wire declaration delay,,
2143,c244b27b6db72b5341186f732c8fba030c177164,ddie Hung <eddie@fpgeh.com>, 2020-02-10 10:17:23 -0800, , abc9 cleanup,,
2144,d4ff5b2d007c73cd95fa61bafdb65a47796014d9,ddie Hung <eddie@fpgeh.com>, 2020-02-10 08:31:01 -0800,1670, merge pull request 1670 rodrigomelo9 master readmem file inclusion relative verilog file,,
2145,224dc033aad4081944e004e0e681d4606e9c9655,. Engelhardt <nak@symbioticeda.com>, 2020-02-10 12:38:28 +0100,1669, merge pull request 1669 thasti pyosys attrs make rtlil attribute accessible via pyosys,,
2146,7cc9d487ff806f91fa09815243d4d8091671b88b,hitequark <whitequark@whitequark.org>, 2020-02-09 20:29:16 +0000,1695, merge pull request 1695 whitequark manual explain wire upto offset manual explain rtlil wire upto offset,,
2147,161eba253fdcbd01b608207f4d1643b74f383e5d,hitequark <whitequark@whitequark.org>, 2020-02-09 14:54:07 +0000, , manual explain rtlil wire upto offset,,
2148,20ce4118da1a0b14e8307aa0a605101252028757,. Ou <rqou@robertou.com>, 2020-02-09 01:01:18 -0800, , json change compat mode directly emit ints bit increase compatibility certain older parser case worked commit 15fae357 work current compat int mode,,
2149,2e8d6ec0b06b4e51e222c15c8049130bc264ae57,ddie Hung <eddie@fpgeh.com>, 2020-02-07 12:45:07 -0800, , remove unnecessary comma,,
2150,be8bc63f8443ea0aa2261bbbe4f30de476fa4a61,ddie Hung <eddie@fpgeh.com>, 2020-02-07 12:32:08 -0800,1687, merge pull request 1687 yosyshq eddie fix_ystests fix shiftx2mux fix yosys test,,
2151,affae35847c45e708436b9142cfa7d7eb6b5aec6,ddie Hung <eddie@fpgeh.com>, 2020-02-07 11:02:48 -0800, , techmap fix shiftx2mux decomposition,,
2152,e6bb7b0782323f92568f1ebb816f31f9191cd211,ddie Hung <eddie@fpgeh.com>, 2020-02-07 08:27:45 -0800, , fix,,
2153,89adef352fde57fa599d66fe404c3c2b9e607a7f,arcin KoÅcielnicki <mwk@0x04.net>, 2020-02-03 18:37:28 +0100,1549, xilinx add support lut ram lut4 based device multiple kind ram supported device ram16x1d dual port one fix 1549,,
2154,d48950d92d748cc24ecfefc5beab19ea899982df,arcin KoÅcielnicki <mwk@0x04.net>, 2020-02-03 16:19:24 +0100,1547, xilinx initial support lut4 device add support mapping logic including luts wide luts carry chain fix 1547,,
2155,1f54b0008f6fe4e9ed19f5b4fcddddcb4d6d8976,ddie Hung <eddie@fpgeh.com>, 2020-02-06 20:59:21 -0800,1685, merge pull request 1685 dh73 gowin removing cells_sim gowin bram techmap,,
2156,6f67dd8df52e6640f216661ae929cd3ed29d23cf,hitequark <whitequark@whitequark.org>, 2020-02-07 02:54:04 +0000,1683, merge pull request 1683 whitequark write_verilog memattrs write_verilog dump mem cell attribute,,
2157,c34d7b13f474aec5703884029b553175aeeb2835,hitequark <whitequark@whitequark.org>, 2020-01-01 20:18:28 +0000, , ast avoid intermediate wire assigns lowering ast_meminit commit every initial assignment memory generated two wire four assigns process unknown reason investigate large amount assigns cause quadratic slowdown later ast frontend processast consequence common reasonable verilog code reg width mem depth integer initial depth mem took extremely long time processed around wide 8192 deep memory commit initial assignment address data constant generate incur cost intermediate wire expression like mem considered constant result speedup order magnitude common memory size take merely 0.4 process wide 8192 deep memory 5.8 process wide 131072 deep one bonus change also result nontrivial speedup later synthesis pipeline since pas sequencing issue meant intermediate wire subject transformation width reduction even though existed solely constant folded away memory_collect,,
2158,30854b9c7f23e2817a445761022668d6b0f7c0ef,arcin KoÅcielnicki <mwk@0x04.net>, 2020-02-04 15:35:47 +0100, , xilinx add block ram mapping virtex spartan,,
2159,95c46ccc555769cd9d24bae27e0b7264f06e3d66,arcin KoÅcielnicki <mwk@0x04.net>, 2020-02-03 18:50:33 +0100,1550, xilinx add support spartan dsp block ram part 1550,,
2160,1784d25f53abaf4b457e180af49dddca8718d88d,ddie Hung <eddie@fpgeh.com>, 2020-02-06 13:51:23 -0800,1684, merge pull request 1684 yosyshq eddie fix cleanup xilinx arith_map.v,,
2161,87883f6d887b0a92fb431f47f602bf0db3e4ded9,iego H <diego@symbioticeda.com>, 2020-02-06 14:38:29 -0600, , removing cells_sim.v bram techmap pas,,
2162,d625e399cb0b30d4a64085772f5f6d6011dfc0fd,ddie Hung <eddie@fpgeh.com>, 2020-02-06 11:25:07 -0800, , fix lcu muxcy mapping credit mwkmwkmwk,,
2163,5ecbc6c7b26c8c63ebfe6d7068ec33d774f7669f,ddie Hung <eddie@fpgeh.com>, 2020-01-21 08:42:37 -0800, , fix cleanup xilinx arith_map.v,,
2164,8f559b070ab9e27df3f8c5022c0b108bc2a53534,arcin KoÅcielnicki <mwk@0x04.net>, 2020-02-01 15:27:27 +0100, , edif resilience mismatched port connection size fix 1653,,
2165,081d9318bcf1ee13549ddcb0983cba5f00b4272c,hitequark <whitequark@whitequark.org>, 2020-01-01 08:27:47 +0000, , ecp5 add support 1364.1 lse ram rom attribute commit try carefully follow documented behavior lse synplify use syn_ramstyle attribute write port syn_romstyle attribute otherwise lse support syn_ramstyle syn_romstyle synplify support syn_ramstyle value lse synplify also support documented supported lse limitation yosys implementation lse synplify support syn_ramstyle block_ram no_rw_check syntax turn insertion transparency logic currently way support multiple valued attribute memory_bram also clear good idea since cause sim synth mismatch lse synplify 1364.1 support block rom inference full case statement yosys doe currently perform transformation lse synplify propagate syn_ramstyle syn_romstyle attribute module inner memory currently way yosys attrmvcp work cell wire,,
2166,e95a8ba763999b9cce480a3aadf9fae206650f00,hitequark <whitequark@whitequark.org>, 2020-02-06 16:22:22 +0000, , write_verilog dump mem cell attribute verilog backend already dump attribute rtlil memory object mem cell,,
2167,3f4460a1869ccfd6225379d18ade195f165841a4,hitequark <whitequark@whitequark.org>, 2020-01-01 07:20:06 +0000, , ice40 match memory inference attribute value case insensitive lse synplify use case insensitive matching,,
2168,60f047f13606554cf800603580fd464d5764a174,hitequark <whitequark@whitequark.org>, 2020-01-01 07:04:37 +0000, , memory_bram add attr_icase option vendor toolchains use case insensitive matching value attribute control bram inference,,
2169,fc28bf55aa65ce86b3e340333751b466935f8b5f,hitequark <whitequark@whitequark.org>, 2020-01-01 06:18:53 +0000, , ice40 add support 1364.1 lse ram rom attribute commit try carefully follow documented behavior lse synplify use syn_ramstyle attribute write port syn_romstyle attribute otherwise lse support syn_ramstyle syn_romstyle synplify support syn_ramstyle value lse synplify also support documented supported lse limitation yosys implementation lse synplify appear interpret attribute value insensitive case currently way yosys attrmap change case attribute name lse synplify support syn_ramstyle block_ram no_rw_check syntax turn insertion transparency logic currently way support multiple valued attribute memory_bram also clear good idea since cause sim synth mismatch lse synplify 1364.1 support block rom inference full case statement yosys doe currently perform transformation lse synplify propagate syn_ramstyle syn_romstyle attribute module inner memory currently way yosys attrmvcp work cell wire,,
2170,29d130dee93c6c6c8dff51535e3a673065f3eb35,hitequark <whitequark@whitequark.org>, 2020-01-01 03:59:25 +0000, , ice40 remove impossible test ice40 doe lutram erroneously added commit tested bram essentially duplicate dpram.ys test,,
2171,9da5936c0555de28fc9d254242bd2a33b3399ad6,odrigo Alejandro Melo <rmelo@inti.gob.ar>, 2020-02-06 10:45:40 -0300, , added set test memfile run test.sh also added two check situation execution must fail signed rodrigo alejandro melo rmelo inti.gob.ar,,
2172,da485dc007b4dd9f72b8682a6809627e1f04513a,odrigo Alejandro Melo <rmelo@inti.gob.ar>, 2020-02-06 10:10:29 -0300, , modified readmem use according signed rodrigo alejandro melo rmelo inti.gob.ar,,
2173,d44848328b329489eda0719968c3f81d4d9a6b55,ddie Hung <eddie@fpgeh.com>, 2020-02-05 20:21:40 -0800,1682, merge pull request 1682 yosyshq eddie synth_ call opt fast techmap,,
2174,0b0148399c81dc8c0297d8eac3b2638ed272ba58,ddie Hung <eddie@fpgeh.com>, 2020-02-05 18:39:01 -0800, , synth_ call opt fast techmap,,
2175,fc33287bc1db3014ad0a0dbe554aeb8fca95ec86,ddie Hung <eddie@fpgeh.com>, 2020-02-05 17:19:42 -0800, , verilog instead modifying localparam size extend init constant expr,,
2176,4c1d3a126d3978aeacbab623532c0ec9400b8959,ddie Hung <eddie@fpgeh.com>, 2020-02-05 16:41:09 -0800, , shiftx2mux fix select bound,,
2177,505557e93e0263b7714bd37b274923a6369278f5,ddie Hung <eddie@fpgeh.com>, 2020-02-05 14:56:26 -0800,1576, merge pull request 1576 yosyshq eddie opt_merge_init opt_merge discard init cell port merging,,
2178,6eb7e925a12ea20192aa7caf7857a6742af8471e,ddie Hung <eddie@fpgeh.com>, 2020-02-05 14:55:57 -0800,1650, merge pull request 1650 yosyshq eddie shiftx2mux techmap lsb first compatible shift shiftx cell,,
2179,0b308c68357cc85876c3c86d6e5ac8b9318329ca,ddie Hung <eddie@fpgeh.com>, 2020-02-05 14:46:48 -0800, , abc9_ops reintegrate use derived_type box_ports,,
2180,b6a1f627b5871e750fe6a559fbb42334c7de8b84,ddie Hung <eddie@fpgeh.com>, 2020-02-05 10:47:31 -0800, , merge remote tracking branch origin master eddie shiftx2mux,,
2181,5ebdc0f8e07989b79337ced0553bd28819a8cf3e,ddie Hung <eddie@fpgeh.com>, 2020-02-05 19:31:18 +0100,1638, merge pull request 1638 yosyshq eddie fix1631 clk2fflogic work bit level _dff_ _dffsr_,,
2182,0671ae7d79ead3f7c109ed41ea7ad5e5767f418a,ddie Hung <eddie@fpgeh.com>, 2020-02-05 18:59:40 +0100,1661, merge pull request 1661 yosyshq eddie abc9_required abc9 add support required time,,
2183,90c78f1f85f7e519b3d99a71722bbb40e7ee2960,tefan Biereigel <stefan@biereigel.de>, 2020-02-03 21:29:54 +0100,1614, add testcase 1614,,
2184,b844b078db0c8b61758c562fbb8324bd5013bfa1,tefan Biereigel <stefan@biereigel.de>, 2020-02-03 21:29:40 +0100,1614, correct wire declaration grammar 1614,,
2185,3d13b1085964c090972765d10cfef41b61d1a13e,tefan Biereigel <stefan@biereigel.de>, 2020-02-03 20:54:32 +0100, , remove namespace mention inheritance information,,
2186,362e3aa40fe4137e8658100d80808ff9ca221ef8,tefan Biereigel <stefan@biereigel.de>, 2020-02-03 20:21:02 +0100, , expose polymorphism python wrapper,,
2187,665a967d879d4ed5af8d3518e6cd02afae244f97,odrigo A. Melo <rmelo@inti.gob.ar>, 2020-02-03 11:07:51 -0300, , merge branch master master,,
2188,34d2fbd2f96a8789aa7eb655318308e11949eb7a,arcelina KoÅcielnicka <mwk@0x04.net>, 2020-02-03 14:57:17 +0100, , add opt_lut_ins pas 1673,,
2189,313a425bd58f1bf0f7f48d86cf0a42a88a93c5dc,odrigo Alejandro Melo <rmelo@inti.gob.ar>, 2020-02-03 10:56:11 -0300, , merge branch master http github.com yosyshq yosys solved conflict changelog signed rodrigo alejandro melo rmelo inti.gob.ar,,
2190,71f3afb9a26e7bad2a9e9d59877a94cbd757cad4,odrigo Alejandro Melo <rmelo@inti.gob.ar>, 2020-02-03 10:30:33 -0300, , replaced strlen getsize simplify.cc recommended codingreadme signed rodrigo alejandro melo rmelo inti.gob.ar,,
2191,7033503cd9e40e16c11fe6c805a436b0e23989dd,avid Shah <dave@ds0.me>, 2020-02-02 18:12:28 +0000,1516, merge pull request 1516 yosyshq dave dotstar add support wildcard port connection,,
2192,0488492ad269df9641ab317eac5568353dd61076,avid Shah <dave@ds0.me>, 2019-11-22 15:32:46 +0000, , update changelog readme signed david shah dave ds0.me,,
2193,4bfd2ef4f328b4a95918ed3e0d7a7e38406c4ae8,avid Shah <dave@ds0.me>, 2019-11-22 15:07:55 +0000, , improve handling wildcard port connection signed david shah dave ds0.me,,
2194,ebe1d7d5ab798b945bf2aa0e818ffe7152995071,avid Shah <dave@ds0.me>, 2019-11-22 12:57:51 +0000, , test wildcard port connection signed david shah dave ds0.me,,
2195,7e741714df62338a2037d24721ef99ca8a0c6763,avid Shah <dave@ds0.me>, 2019-11-22 09:21:35 +0000, , hierarchy correct handling wildcard port connection default value signed david shah dave ds0.me,,
2196,a210675d71b30e97bad728d7f418c14ea0eb28ba,avid Shah <dave@ds0.me>, 2019-11-22 09:16:37 +0000, , add test wildcard port connection signed david shah dave ds0.me,,
2197,5df591c02309c086229029808c21ab8721278888,avid Shah <dave@ds0.me>, 2019-11-22 09:04:54 +0000, , hierarchy resolve wildcard port connection signed david shah dave ds0.me,,
2198,50f86c11b2bb9e561f5a0cf10e053b1aa4918abd,avid Shah <dave@ds0.me>, 2019-11-22 08:24:01 +0000, , add lexing parsing wildcard port conns signed david shah dave ds0.me,,
2199,8217f579b7450f282f1baa8d6fe1fbefc002a534,odrigo Alejandro Melo <rodrigomelo9@gmail.com>, 2020-02-02 12:33:34 -0300, , removed synth test memfile run test.sh signed rodrigo alejandro melo rodrigomelo9 gmail.com,,
2200,9b49f1bc469867500a1745fb3c427d813ce3aada,odrigo Alejandro Melo <rodrigomelo9@gmail.com>, 2020-02-02 12:18:34 -0300, , added content1.dat test memfile modified run test.sh use signed rodrigo alejandro melo rodrigomelo9 gmail.com,,
2201,9f5613100b360beb60608df1296ee81dc185e56c,avid Shah <dave@ds0.me>, 2020-02-02 14:53:46 +0000,1647, merge pull request 1647 yosyshq dave sprintf ast add support sformatf system function,,
2202,1055b6b1dd7e4a557b33f6dc4bb14b09dcd582dc,avid Shah <dave@ds0.me>, 2020-02-02 14:53:32 +0000,1657, merge pull request 1657 yosyshq dave xilinx dsp multonly synth_xilinx add dsp multonly,,
2203,b44d0e041f09216dd90dccd3f18f146b1dfb7e92,arcin KoÅcielnicki <mwk@0x04.net>, 2020-02-02 11:26:00 +0100, , xilinx use ram32m ram64m memory two read port fix inefficient lut ram usage memory one write two read port commonly used register file,,
2204,2774aae0f2395e121457a666dc16bedb4c3bba06,odrigo Alejandro Melo <rodrigomelo9@gmail.com>, 2020-02-01 22:48:03 -0300, , removed line jump changelog signed rodrigo alejandro melo rodrigomelo9 gmail.com,,
2205,eaaba6e09132c07b85bdae418a2b7f46b57e019e,odrigo Alejandro Melo <rodrigomelo9@gmail.com>, 2020-02-01 22:44:06 -0300, , added test memfile make test extra testcase signed rodrigo alejandro melo rodrigomelo9 gmail.com,,
2206,43396fae2c03b876557a73d3f3c19f4cd5161251,odrigo Alejandro Melo <rodrigomelo9@gmail.com>, 2020-02-01 17:41:10 -0300, , added test memory content file inclusion using readmemb signed rodrigo alejandro melo rodrigomelo9 gmail.com,,
2207,b4c30cfc8d49c9028b67f7ba5710ed959f6f8f57,odrigo Alejandro Melo <rodrigomelo9@gmail.com>, 2020-02-01 17:03:56 -0300, , fixed bug new feature readmem empty string provided signed rodrigo alejandro melo rodrigomelo9 gmail.com,,
2208,65716c998272704c057d846076dc3258c74f5a34,avid Shah <dave@ds0.me>, 2020-01-27 11:19:27 +0000, , xilinx_dsp add multonly scratchpad var bypass signed david shah dave ds0.me,,
2209,00fba627118fb536686b3d30f3b81f71b513cd51,arcin KoÅcielnicki <mwk@0x04.net>, 2020-02-01 10:21:19 +0100, , json remove bit parameter special case rule encoding parameter json follows parameter string exactly bit long bit emit int otherwise emit string made character parameter string contains character append space end distinguish non string otherwise emit directly however caused problem json11 parser used nextpnr yosys emits unsigned ints nextpnr par signed using value int_min value overflow signed int range caused destruction lut5 initialization value since nextpnr yosys parser also accept bit parameter encoding width let remove special case old behavior still left behind compat int flag case someone relies,,
2210,136842b1ef18b850b518705ff3e6df3958f28e0c,ddie Hung <eddie@fpgeh.com>, 2020-02-01 02:14:19 -0800, , merge branch master eddie submod_po,,
2211,d74b9604e332fc89bd314f6df0d909f91f0db04a,odrigo Alejandro Melo <rodrigomelo9@gmail.com>, 2020-01-31 22:10:51 -0300, , modified new search file readmem backward compatible signed rodrigo alejandro melo rodrigomelo9 gmail.com,,
2212,7b3fe404ab30767a8b65f61fa2a6eebbe9019641,odrigo Alejandro Melo <rodrigomelo9@gmail.com>, 2020-01-31 18:20:22 -0300, , readmem file inclusion relative verilog file signed rodrigo alejandro melo rodrigomelo9 gmail.com,,
2213,a1c840ca5d6e8b580e21ae48550570aa9665741a,ddie Hung <eddie@fpgeh.com>, 2020-01-31 09:34:13 +0000,1668, merge pull request 1668 gsomlo gls abc9 external abc9 fix regression breaking support use abcexternal,,
2214,3c9371589d19cb8618ec9aef6d8de5d83450386c,tefan Biereigel <stefan@biereigel.de>, 2020-01-30 21:26:37 +0100, , add inheritance pywrap generator,,
2215,8106c3d31b10ac9ddd122f5854679b7fe3c08290,abriel Somlo <gsomlo@gmail.com>, 2020-01-30 15:12:43 -0500, , abc9 restore ability use abcexternal signed gabriel somlo gsomlo gmail.com,,
2216,2ce7a0d369ff73b483364e8fbb44c4887f17385f,laire Wolf <clifford@clifford.at>, 2020-01-30 19:55:53 +0100,1667, merge pull request 1667 yosyshq clifford verificnand add verific support,,
2217,60876ce183ee5f3980c378e190d996453d59a780,laire Wolf <clifford@clifford.at>, 2020-01-30 18:05:16 +0100,1503, merge pull request 1503 yosyshq eddie verific_help verific pas print help message command syntax error,,
2218,ffadaddab53305694026833b61def873316a6437,laire Wolf <clifford@clifford.at>, 2020-01-30 18:03:35 +0100,1654, merge pull request 1654 yosyshq eddie sby_fix69 verific unflatten struct port,,
2219,23c44afaed7c3fb97b01ca241731fc84dd03d5a7,laire Wolf <clifford@clifford.at>, 2020-01-30 18:01:13 +0100, , add verific support signed claire wolf clifford clifford.at,,
2220,90404e1969443a1b8a767ab8f3dc311709c5fe9d,iretza <xiretza@xiretza.xyz>, 2020-01-29 19:05:23 +0100, , improve abc repository management makefile rev parse short output may different abbreviated hash length abcrev simple string comparison always fails even correct commit checked pas commits rev parse compare full hash instead add echo abc rev target packaging script set abcpull handle git nastiness,,
2221,2a746234fec2f6d14e9bfa40fd7f3478cdd539ea,iretza <xiretza@xiretza.xyz>, 2020-01-29 18:07:13 +0100, , clean install makefile target libyosys.so installed libdir instead libdir bindir python_destdir replace mkdir single file install,,
2222,1679682fa3ae18282b49452891282901a3548ecc,laire Wolf <clifford@clifford.at>, 2020-01-29 17:01:24 +0100, , merge branch vector_fix http github.com kmanfi yosys also minor fix original,,
2223,4d0118d0c12d1f0f1604714ca10a49644a8ebee5,laire Wolf <clifford@clifford.at>, 2020-01-29 15:27:11 +0100,1662, merge pull request 1662 yosyshq dave opt reduce move check opt_reduce call check per run rather per optimised cell,,
2224,bc325468e70b4c7a945d8829641f573f3aea5358,laire Wolf <clifford@clifford.at>, 2020-01-29 15:25:56 +0100,1665, merge pull request 1665 yosyshq clifford edifkeep preserve wire keep attribute edif back end,,
2225,5f53ea2b5b6b956b1743ad1b3aab11d2c311ab52,laire Wolf <clifford@clifford.at>, 2020-01-29 15:25:03 +0100,1659, merge pull request 1659 yosyshq clifford experimental add experimental api yosys,,
2226,177a7cb23e5ae8f3879d3b33629bfad0139a0162,. Engelhardt <nak@symbioticeda.com>, 2020-01-29 15:21:28 +0100,1080, merge pull request 1510 pumbor master handle anonymous union fix 1080,,
2227,50d70288d0f1b516dc04f38494eea94612104974,laire Wolf <clifford@clifford.at>, 2020-01-29 14:07:11 +0100, , preserve wire keep attribute edif back end signed claire wolf clifford clifford.at,,
2228,71d148bcaa19c0339e214ba21ac9ec22f3cfbc6b,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-01-29 11:18:06 +0100,1559, merge pull request 1559 yosyshq efinix_test_fix fix non deterministic test,,
2229,d004953772bdf4b4183621c2cc2b776dbaa237af,ddie Hung <eddie@fpgeh.com>, 2020-01-28 18:11:34 -0800, , add help help celltypes sanity test,,
2230,c5971cb16cdc934b9d2c615e37d0eed4cc3b5c8d,ddie Hung <eddie@fpgeh.com>, 2020-01-28 17:48:43 -0800, , synth_xilinx cleanup help,,
2231,0fd64aab25787e2591080cf71192ee16fcf2ae9f,ddie Hung <eddie@fpgeh.com>, 2020-01-28 17:41:57 -0800,1664, synth_xilinx fix help active_design fix 1664,,
2232,7e0e42f907260e76e3c7cb01c907a0cf61a6e326,arcin KoÅcielnicki <koriakin@0x04.net>, 2019-11-21 13:05:30 +0100, , xilinx add simulation model dsp48 virtex,,
2233,a855f23f22c9e6dbba5ff17a9541a7d26342b56a,ddie Hung <eddie@fpgeh.com>, 2020-01-28 12:46:18 -0800, , merge remote tracking branch origin master eddie opt_merge_init,,
2234,7939727d14f44b5d56ca3806d0907e9fceea2882,ddie Hung <eddie@fpgeh.com>, 2020-01-28 11:55:51 -0800,1660, merge pull request 1660 yosyshq eddie unpermute lut ordering ice40 ecp5 xilinx,,
2235,6d27d4372730cb94306a4f314482459f9d527d7c,ddie Hung <eddie@fpgeh.com>, 2020-01-28 10:37:16 -0800, , add use sigspec reverse,,
2236,245b8c4ab64c5c3bd7b9f71f94316a76a2576fd1,ddie Hung <eddie@fpgeh.com>, 2020-01-28 10:17:47 -0800,1573, fix unresolved conflict 1573,,
2237,94191a93ddf85f8849d40e5ee85fd659b0780994,iodrag Milanovic <mmicko@gmail.com>, 2020-01-28 18:26:10 +0100, , updated test use assert max,,
2238,5c2508cef82d86cebff3d008962fde6a0e49d10e,laire Wolf <clifford@clifford.at>, 2020-01-28 17:51:50 +0100, , improve logging use experimental feature signed claire wolf clifford clifford.at,,
2239,4ddaa70fd6363096bf0cb1bc5e7cb8fa8ed21ad2,laire Wolf <clifford@clifford.at>, 2020-01-28 17:40:28 +0100,1567, merge pull request 1567 yosyshq eddie sat suppress warning ignoring initial value non register ... init,,
2240,086c133ea58179b1b1a14bff972355c68f926e8d,. Engelhardt <nak@symbioticeda.com>, 2020-01-28 17:24:54 +0100,1573, merge pull request 1573 yosyshq eddie xilinx_tristate synth_xilinx error tristate without iopad,,
2241,6fd9cae5ca5c7b154371f5cd328a7d96ef00f259,avid Shah <dave@ds0.me>, 2020-01-28 09:42:01 +0000, , opt_reduce call check per run rather per optimised cell signed david shah dave ds0.me,,
2242,409e5324333d881dadd64fa211b9a6aa86ce36e9,epijn de Vos <pepijndevos@gmail.com>, 2019-11-26 12:56:06 +0100, , redirect fuser stderr dev null,,
2243,8f40113826b6c53117d08fa1347ef8be35ccac1a,laire Wolf <clifford@clifford.at>, 2020-01-28 09:41:08 +0100,1553, merge pull request 1553 whitequark manual dffx document dffe dffsr _dffe_ _dffsr_ cell,,
2244,21ce1b37fbc93562942c10f631c7f415f8fdba2e,ddie Hung <eddie@fpgeh.com>, 2020-01-27 14:22:46 -0800, , abc9_ops check negative arrival required time,,
2245,e18aeda7ed3b3dbf4700e25c2bc745c93541b3b8,ddie Hung <eddie@fpgeh.com>, 2020-01-27 14:02:13 -0800, , fix lut input ordering sigspec std backwards like verilog ...,,
2246,cfb0366a18b0f3cab254636fdf534a3de76af8d5,ddie Hung <eddie@fpgeh.com>, 2020-01-27 13:56:16 -0800,1628, import test 1628,,
2247,ce6a690d27f3ce3b637f1d9be42b1efd744500d2,ddie Hung <eddie@fpgeh.com>, 2020-01-21 12:29:07 -0800, , xilinx ice40 ecp5 undo permuting lut mask lut_map done read_aiger,,
2248,48f3f5213eb25237b2e856827a45a9f2baefebe9,ddie Hung <eddie@fpgeh.com>, 2020-01-27 13:29:15 -0800,1619, merge pull request 1619 yosyshq eddie abc9_refactor refactor abc9 pas,,
2249,e0bdf5d7a9280c9f975a34fc265793de86fd9bec,ddie Hung <eddie@fpgeh.com>, 2020-01-27 12:30:39 -0800, , fix typo,,
2250,f2576c096cedf0974f237530a9d50e250bf117a3,ddie Hung <eddie@fpgeh.com>, 2020-01-27 12:29:28 -0800, , merge branch eddie abc9_refactor eddie abc9_required,,
2251,9009b76a69b9e867f69295a8e555305925e83aeb,ddie Hung <eddie@fpgeh.com>, 2020-01-27 11:18:21 -0800, , abc9_ops add comment,,
2252,f443695a38fbdd8c2ca38cab45ca964a173dc158,ddie Hung <eddie@fpgeh.com>, 2020-01-27 10:34:10 -0800, , merge remote tracking branch origin master eddie verific_help,,
2253,d730bba6d2847515795c32d3a753320b8b48bee0,ddie Hung <eddie@fpgeh.com>, 2020-01-27 10:32:18 -0800, , verific help,,
2254,7b445121cc8bafc05b77e29cf316ae44e5e08cb2,ddie Hung <eddie@fpgeh.com>, 2020-01-27 10:15:22 -0800, , verific also unflatten hierarchy flow per cliffordwolf,,
2255,af8281d2f5e3945a8bb93dd7c7400aafb29af3b8,ddie Hung <eddie@fpgeh.com>, 2020-01-27 09:54:04 -0800,1656, merge pull request 1656 yosyshq eddie ice40 reduce abc9 internal fanout warning param,,
2256,cef607c8b77803aa1236d250da4ca6841f78a4ea,laire Wolf <clifford@clifford.at>, 2020-01-27 18:27:47 +0100, , add experimental api yosys signed claire wolf clifford clifford.at,,
2257,07a12ebd4ff12c8016809eacad4551246fa4b316,laire Wolf <clifford@clifford.at>, 2020-01-27 17:59:58 +0100,1658, merge pull request 1658 yosyshq clifford improve yosys smtbmc solver found handling,,
2258,485f31f6818e21974fac9030aa3976bb6107dfaa,laire Wolf <clifford@clifford.at>, 2020-01-27 17:48:56 +0100, , improve yosys smtbmc solver found handling signed claire wolf clifford clifford.at,,
2259,de6006fbc82406d2942d0740bcfc7a4418070c9b,laire Wolf <clifford@clifford.at>, 2020-01-27 12:59:27 +0100,1613, merge pull request 1613 porglezomp misc version flag alias add version version alias,,
2260,c7fbe13db5144cf87c56d3f7a620a295029606b3,ddie Hung <eddie@fpgeh.com>, 2020-01-24 13:11:43 -0800, , read_aiger set abc9_box_seq attr,,
2261,81e6b040a4e9a6c8def9c4d68851e2a1f9328ed8,ddie Hung <eddie@fpgeh.com>, 2020-01-24 12:16:05 -0800, , ice40 add sb_spram256ka arrival time,,
2262,b1787615514f84c83c27d08011427e90c9bd0f4a,ddie Hung <eddie@fpgeh.com>, 2020-01-24 11:59:48 -0800, , ice40 reduce abc9 internal fanout warning param,,
2263,cccc0ae112ffbe9bdf74c6231eee959ecad55f69,ddie Hung <eddie@fpgeh.com>, 2020-01-24 10:12:52 -0800, , verific unflatten struct port,,
2264,dbf351390e68a9d7c453e893de8fa9d09eb24f62,ddie Hung <eddie@fpgeh.com>, 2020-01-23 22:45:34 -0800, , abc9 reintegrate recover type existing cell check boxid,,
2265,2d795fb8c0546ed2b65ee75ffdfd769c48b1164c,ddie Hung <eddie@fpgeh.com>, 2020-01-23 19:55:11 -0800, , simple_abc9 test discard whitebox write sim,,
2266,dca1c806eca0219fb609acfd111fbf9073c6908f,ddie Hung <eddie@fpgeh.com>, 2020-01-23 19:55:11 -0800, , simple_abc9 test discard whitebox write sim,,
2267,e471b330ac6107c63f80baaba4fee7782e2dc396,ddie Hung <eddie@fpgeh.com>, 2020-01-23 18:53:14 -0800, , abc_box_id abc9_box_id test,,
2268,245873d42d7975b6c303c2d04b75f3cafc6c5697,ddie Hung <eddie@fpgeh.com>, 2020-01-23 19:08:51 -0800, , abc9 warning message module selected,,
2269,7858cf20a9fa3cec6993bcda39f84974d2793429,ddie Hung <eddie@fpgeh.com>, 2020-01-22 14:22:03 -0800, , fix __abc9_async1 output,,
2270,11e50c0e9ecec6439d44064a0e1a016dc2b3188b,ddie Hung <eddie@fpgeh.com>, 2020-01-23 18:56:25 -0800, , test keep abc9_box_id,,
2271,f180dba753c9f4bfb3b89575b0d224c73a1e8897,ddie Hung <eddie@fpgeh.com>, 2020-01-23 18:56:06 -0800, , abc9_ops prep_xaiger skip keep cell,,
2272,48aec34e0dbb6918e38ef2b80cdbbd8bb992d0f5,ddie Hung <eddie@fpgeh.com>, 2020-01-23 18:53:14 -0800, , abc_box_id abc9_box_id test,,
2273,1d4314d88853feb1fa6af13fe56274d53d81d853,ddie Hung <eddie@fpgeh.com>, 2020-01-23 14:58:56 -0800, , abc9_ops prep_dff insert async mux hole replacing _dff_,,
2274,af0e7637a28f08978bc4dfb77089261f9fe18a5d,ddie Hung <eddie@fpgeh.com>, 2020-01-22 20:54:03 -0800, , alumacc undo accidental commit,,
2275,da134701cd86e3958490b97fd6d840ce24586080,ddie Hung <eddie@fpgeh.com>, 2020-01-22 14:22:03 -0800, , fix __abc9_async1 output,,
2276,73526a6f103c927dd0d1504281659a87e7943688,ddie Hung <eddie@fpgeh.com>, 2020-01-22 14:21:25 -0800, , read_aiger also parse,,
2277,8eb5bb258c161d4d6cd5b00737dfc7622fdc7f69,ddie Hung <eddie@fpgeh.com>, 2020-01-22 12:30:14 -0800, , merge remote tracking branch origin eddie abc9_fixes eddie abc9_refactor,,
2278,da6abc014987ef562a577dc374bcb03aad9256cd,ddie Hung <eddie@fpgeh.com>, 2020-01-22 12:27:41 -0800,1652, merge pull request 1652 yosyshq eddie abc9_fixes eddie abc9 fix,,
2279,a94b41011d5ec9514739c52b963e0bd96890973f,ddie Hung <eddie@fpgeh.com>, 2020-01-22 10:08:48 -0800, , abc9 error flip flop init dff due abc sequential synthesis restriction,,
2280,3b44b53e946780ac25581f236be7c836fa6927bf,ddie Hung <eddie@fpgeh.com>, 2020-01-22 09:36:54 -0800, , abc9 fix scratchpad entry abc9.verify,,
2281,5aaa19f1ab33394accbe633cd96a3fbe281dd09a,ddie Hung <eddie@fpgeh.com>, 2020-01-21 16:50:04 -0800, , update test reduced area,,
2282,72e4540ca9749a0b7621e91e32e5aabf24b29b74,ddie Hung <eddie@fpgeh.com>, 2020-01-21 16:49:34 -0800, , explicitly create separate mux cell,,
2283,3d9737c1bd05235b2c32fe9daaaa9004924a6018,ddie Hung <eddie@fpgeh.com>, 2020-01-21 16:27:40 -0800, , merge remote tracking branch origin master eddie abc9_refactor,,
2284,152dfd3dd4ac6ea45fba3a6ed5cc7d6f5466f998,ddie Hung <eddie@fpgeh.com>, 2020-01-21 15:02:37 -0800, , fix test y_width non pow,,
2285,8d1b736c4f3d30743f6b3a9cbab35bdb80b49153,ddie Hung <eddie@fpgeh.com>, 2020-01-21 14:08:24 -0800, , move shiftx2mux.v techmap.v cleanup,,
2286,7977574995baa2cdba1401233179f9f84fe96a3a,ddie Hung <eddie@fpgeh.com>, 2020-01-16 15:25:49 -0800, , new techmap shiftx2mux.v decomposes lsb first better abc,,
2287,cd093c00f84b44662a09d469c2b0d8ba6ecf6f6e,ddie Hung <eddie@fpgeh.com>, 2020-01-21 11:56:01 -0800, , read_aiger discard lut input nodeid,,
2288,7f728bc116dc804cd944744bbc64ca155028aa22,ddie Hung <eddie@fpgeh.com>, 2020-01-21 11:16:50 -0800, , read_aiger ignore constant input luts,,
2289,cd8f55a91100b8dcf8b4775803cbacf70f5a998c,ddie Hung <eddie@fpgeh.com>, 2020-01-21 09:43:04 -0800, , write_xaiger fix keep flop output,,
2290,5791c52e1b0c0e52299ee1c293a41d712d782422,laire Wolf <clifford@clifford.at>, 2020-01-21 18:37:06 +0100,1637, merge pull request 1637 yosyshq mwk fix 1634 fsm_detect add cache avoid excessive cpu usage big mux network,,
2291,30642e95709b16961849a303080c98c684d5a963,laire Wolf <clifford@clifford.at>, 2020-01-21 18:35:15 +0100,1629, merge pull request 1629 yosyshq mwk edif edif ignore connection,,
2292,f165a748244b022b215631ade2c8a5e0139cec09,laire Wolf <clifford@clifford.at>, 2020-01-20 22:01:57 +0100,1621, merge pull request 1621 yosyshq clifford fminit add fminit pas,,
2293,22c967e35e23d0688081818f49a11f0ec0853bb1,avid Shah <dave@ds0.me>, 2020-01-19 21:15:51 +0000, , ast add support sformatf system function signed david shah dave ds0.me,,
2294,b7be6cfd6544a351b885a869008bf10cec189b8b,ddie Hung <eddie@fpgeh.com>, 2020-01-18 09:11:52 -0800,1643, merge pull request 1643 yosyshq eddie cleanup xilinx arith_map.v,,
2295,a4cfd1237ff92764cea121f7025fc9f9dd07462f,avid Shah <dave@ds0.me>, 2020-01-18 09:47:17 +0000,1602, merge pull request 1602 niklasnisbeth ice40 init vals warning ice40 demote conflicting init value warning,,
2296,67c6bf0b6b8a5a2d03a7e64b3baa5c1d3021e6d1,ddie Hung <eddie@fpgeh.com>, 2020-01-17 19:25:59 -0800,1645, merge pull request 1645 yosyshq eddie fix1644 ice40 xilinx _dsp improve robustess,,
2297,6a163b5ddd378ba847054ad9226af8ca569c977a,ddie Hung <eddie@fpgeh.com>, 2020-01-17 17:07:03 -0800, , xilinx_dsp another typo move xilinx specific test,,
2298,db68e4c2a7a39eda46863fba8b8c8313a831f606,ddie Hung <eddie@fpgeh.com>, 2020-01-17 16:08:04 -0800, , ice40_dsp fix typo,,
2299,e17f3f8c63603746ad3aa33e9900d91e9b86db39,ddie Hung <eddie@fpgeh.com>, 2020-01-17 16:06:20 -0800, , consistency,,
2300,ee500b6d8e7a6cd10a8187a3fc69b46f3d155a91,ddie Hung <eddie@fpgeh.com>, 2020-01-17 16:05:10 -0800, , xilinx_dsp add parameter default,,
2301,5507c328fff7b534abcba4186b2e5b1e26c4ad5e,ddie Hung <eddie@fpgeh.com>, 2020-01-17 15:57:52 -0800,1644, add 1644 testcase,,
2302,78ffd5d193a72a024204cae09ff4ab05238ed311,ddie Hung <eddie@fpgeh.com>, 2020-01-17 15:41:55 -0800, , synth_ice40 call wreduce mul2dsp,,
2303,ad6c49fff12e27d99c1fc15850857e5129dd76ee,ddie Hung <eddie@fpgeh.com>, 2020-01-17 15:38:26 -0800, , ice40_dsp add test,,
2304,4985318263a8113563c9c62c60a9d4d6ee0a4f4e,ddie Hung <eddie@fpgeh.com>, 2020-01-17 15:37:52 -0800, , ice40_dsp add default value parameter,,
2305,6692e5d558e7c7277153b7a3bd1623af0e57405d,ddie Hung <eddie@fpgeh.com>, 2020-01-17 15:28:02 -0800, , ice40_dsp tolerant fanout output well zero input,,
2306,5c589244df2ec4fc5fde0bcdc69dee727f4b8e79,ddie Hung <eddie@fpgeh.com>, 2020-01-17 12:02:46 -0800,1623, deprecate _clb_carry xilinx arith_map.v since 1623,,
2307,d4e188299ba729756ee689d14c81aab68a7ca1b7,ddie Hung <eddie@fpgeh.com>, 2020-01-17 12:00:14 -0800, , abc9 add log_ push pop per nakengelhardt,,
2308,1e6d56dca11c7a632b74ba51361f879dc706110a,ddie Hung <eddie@fpgeh.com>, 2020-01-17 11:14:19 -0800, , xilinx arith_map.v fix lcu rule,,
2309,98c6bd76306db8d0cb6428d1e60d132c965132ac,eff Wang <jjj11x@gmail.com>, 2020-01-17 01:21:09 -0500, , fix bug introduced taking petercrozier change 16ea4ea6 str node str fact necessary otherwise cause generate multiplier_2d test simple multiplier.v fail error message right hand side 3rd expression generate loop constant note petercrozier implementation break break switch case outer loop,,
2310,8ef5c7d48cc395535fe589d9798ad9985729b635,eff Wang <jjj11x@gmail.com>, 2020-01-16 17:12:00 -0500, , scoped enum test,,
2311,549deb637305a4bf4c9e2c58388b149ee8fa6089,eff Wang <jjj11x@gmail.com>, 2020-01-16 17:05:45 -0500, , fix enum generate block,,
2312,41a0a93dcc489fbba2624006ef52a3d0f565ee25,eff Wang <jjj11x@gmail.com>, 2020-01-16 15:23:03 -0500, , allow enums declared toplevel scope,,
2313,caf35896da98225518f06ebcd57b010c958de652,eff Wang <jjj11x@gmail.com>, 2020-01-16 12:03:42 -0500, , enum package test,,
2314,febe7706a2013a834f1bcd1200a9ac9d997e79c4,eff Wang <jjj11x@gmail.com>, 2020-01-16 12:03:27 -0500, , simple enum test,,
2315,cc2236d0c02be096ad1b92209072be3f16598933,eff Wang <jjj11x@gmail.com>, 2020-01-16 17:11:08 -0500, , lexer seem return tok_reg logic anymore,,
2316,5ddf84d430a176acf5ab638a86c84484277bee84,eff Wang <jjj11x@gmail.com>, 2020-01-16 17:17:42 -0500, , allow enum typedefs,,
2317,16ea4ea61abd8f000564b3bfe1c88246c1caf631,eff Wang <jjj11x@gmail.com>, 2018-03-09 12:47:11 +0000, , partial rebase petercrozier enum work onto current master tried keep enum related change minimize diff original commit also lot work done get typedefs working yosys diverged quite bit since 2018 commit new typedef implementation include import related change either original commit initial implementation enum typedef import still wip http github.com petercrozier yosys commit,,
2318,2245afa142b34ce88763b7d48016428c9523948e,ddie Hung <eddie@fpgeh.com>, 2020-01-16 09:15:42 -0800, , rigorous test,,
2319,b0605128b633f64b07107ba3a673f406e96d42ad,ddie Hung <eddie@fpgeh.com>, 2020-01-15 16:42:27 -0800, , merge remote tracking branch origin eddie abc9_refactor eddie abc9_required,,
2320,03ce2c72bb4e8cd32df994dec04815fa5ecec6fe,ddie Hung <eddie@fpgeh.com>, 2020-01-15 16:42:16 -0800, , merge remote tracking branch origin master eddie abc9_refactor,,
2321,2bda51ac34d6f542d1d6477eecede1d6527c10b3,ddie Hung <eddie@fpgeh.com>, 2020-01-15 16:22:49 -0800,1639, merge pull request 1639 yosyshq eddie fix_read_xaiger read_aiger lut prefix front,,
2322,168c9d5871e331341058b026cf9b4f6a99a0f759,ddie Hung <eddie@fpgeh.com>, 2020-01-15 14:42:00 -0800, , update readme.md abc9_required,,
2323,5918ede9bd7568d5a5156f20fdc4ce215d4968f8,ddie Hung <eddie@fpgeh.com>, 2020-01-15 14:36:05 -0800, , abc9 aadd test check _not_s absorbed,,
2324,05c8858a907f0f188f1687ede260c2e1a97efe38,ddie Hung <eddie@fpgeh.com>, 2020-01-15 14:31:32 -0800, , read_aiger lut prefix front,,
2325,5a63c197477d59567424faab3b56329c426394b9,ddie Hung <eddie@fpgeh.com>, 2020-01-15 13:14:48 -0800, , abc9_ops write_box empty output dummy box prevent abc error,,
2326,38aa248385537fcea76d3396c31bbc17f6871972,ddie Hung <eddie@fpgeh.com>, 2020-01-15 11:26:11 -0800, , merge remote tracking branch origin eddie abc9_refactor eddie abc9_required,,
2327,d6da9c0c0f3b59706f509b7fd96ea793491a2307,ddie Hung <eddie@fpgeh.com>, 2020-01-15 11:25:20 -0800, , write_xaiger skip abc9_flop abc_box_seq present,,
2328,e30b6bbbf8b5eaa8a16718d10ac6ab99da8e2b91,ddie Hung <eddie@fpgeh.com>, 2020-01-15 09:51:31 -0800, , clk2fflogic work bit level _dff_ _dffsr_,,
2329,abba1541bc18b031625708a966c830b5c1f81283,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-01-15 08:47:16 +0100,1636, merge pull request 1636 yosyshq eddie synth_xilinx fix default value non xc7,,
2330,485e08e4363f2aa93204f8bcc6c1ff5243936ea6,ddie Hung <eddie@fpgeh.com>, 2020-01-14 16:33:41 -0800, , abc9_ops cope abc9_flop place abc9_box_id,,
2331,48984a7605dc04463329263c3ada4ee2b42cbae7,ddie Hung <eddie@fpgeh.com>, 2020-01-14 16:32:46 -0800, , merge remote tracking branch origin eddie abc9_refactor eddie abc9_required,,
2332,1c41dc6b95c4c0261db96c15dd1b3cce8de6491f,ddie Hung <eddie@fpgeh.com>, 2020-01-14 16:17:27 -0800, , write_xaiger export flop input,,
2333,770e301b212d0ec6e75466b47716c24cef50f841,ddie Hung <eddie@fpgeh.com>, 2020-01-14 15:47:13 -0800, , merge remote tracking branch origin master eddie abc9_refactor,,
2334,f60e071e1c3ab64d1a45c4aea3580027b4242908,ddie Hung <eddie@fpgeh.com>, 2020-01-14 15:24:44 -0800, , abc9_ops check check abc9_ arrival required,,
2335,1c88a6c24084743c95db9fb21c2b429a3736fb77,ddie Hung <eddie@fpgeh.com>, 2020-01-14 15:20:04 -0800, , abc9_ops implement requireds_cache,,
2336,0e4285ca0d92397490768e649626cfdb5a0c9d95,ddie Hung <eddie@fpgeh.com>, 2020-01-14 15:05:49 -0800, , abc9_ops generate flop box add abc9_required cell,,
2337,588a713b5443ee4cec8479808a19785c9eadcc23,ddie Hung <eddie@fpgeh.com>, 2020-01-14 14:28:07 -0800, , merge remote tracking branch origin eddie abc9_refactor eddie abc9_required,,
2338,4656f202c6f05d126c1acc79fca675e467c80840,ddie Hung <eddie@fpgeh.com>, 2020-01-14 14:27:29 -0800, , abc9_ops reintegrate trim box padding anymore,,
2339,ffd6f54f92a7ba3856b5f168b7db97eb8ed87caa,ddie Hung <eddie@fpgeh.com>, 2020-01-14 14:18:42 -0800,1635, merge pull request 1635 yosyshq eddie print_stats print_stats footer return peak memory option including child,,
2340,b951ca9e1c25b0c9c021419c3e537c743dca6216,ddie Hung <eddie@fpgeh.com>, 2020-01-14 14:06:02 -0800, , abc9_ops fix reintegrate handling __abc9_delay,,
2341,a5d2358a60084361902583f4fa024d2d53ce6c2c,arcin KoÅcielnicki <mwk@0x04.net>, 2020-01-14 22:48:40 +0100, , fsm_detect add cache avoid excessive cpu usage big mux network fix 1634,,
2342,ec95fbb273872ed41e2baadb644a311d31c3ee79,ddie Hung <eddie@fpgeh.com>, 2020-01-14 13:21:58 -0800, , abc9_ops prep_times prep_delays add doc,,
2343,593897ffc0b7bedfd65cdddf68dee6b89295b70b,ddie Hung <eddie@fpgeh.com>, 2020-01-14 13:13:15 -0800, , abc9_ops cleanup,,
2344,300003cb7854650cab9dd063a864f8f1df052d6d,ddie Hung <eddie@fpgeh.com>, 2020-01-14 13:09:54 -0800, , abc9_ops discard __abc9_delay box,,
2345,aaafd784a54603af44fe7424c8d39be2443368e5,ddie Hung <eddie@fpgeh.com>, 2020-01-14 13:05:39 -0800, , write_xaiger skip arrival time,,
2346,915e7dde734094e21803f83e37f8827b8ff2fe32,ddie Hung <eddie@fpgeh.com>, 2020-01-14 12:57:56 -0800, , merge remote tracking branch origin eddie abc9_refactor eddie abc9_required,,
2347,654247abe9078566f93960a135ce08b0cfc96442,ddie Hung <eddie@fpgeh.com>, 2020-01-14 12:40:36 -0800, , abc9_ops write_xaiger update doc,,
2348,468386d67d902722562e9a0412a76fca79ec4fa2,ddie Hung <eddie@fpgeh.com>, 2020-01-14 12:25:45 -0800, , abc9_ops prep_holes prep_xaiger move padding write_xaiger,,
2349,d21262ee0439df761b054d46752c2c3d52e6f373,ddie Hung <eddie@fpgeh.com>, 2020-01-14 12:22:21 -0800, , adding abc9_map.v,,
2350,53a99ade9cbab883de5d1dcc30ad89d75266df7f,ddie Hung <eddie@fpgeh.com>, 2020-01-14 11:46:56 -0800, , merge remote tracking branch origin master eddie abc9_refactor,,
2351,61ffd2d1996befd8c27c4f36f07567824bd7605e,ddie Hung <eddie@fpgeh.com>, 2020-01-14 11:40:54 -0800,1633, merge pull request 1633 yosyshq eddie fix_autoname autoname rename port,,
2352,9fa0e03cc90548d0817346d0fcd72473b7d489ae,ddie Hung <eddie@fpgeh.com>, 2020-01-14 11:40:40 -0800,1632, merge pull request 1632 yosyshq eddie fix1630 read_aiger uniquify wire aiger autoidx prefix,,
2353,ade57058f70590bb8353eda32d9b961a31c61fbc,ddie Hung <eddie@fpgeh.com>, 2020-01-14 11:38:48 -0800, , display mem linux freebsd,,
2354,36d1a2c60ff8179d9cfbdb1ae0ca5dd5d883991a,ddie Hung <eddie@fpgeh.com>, 2020-01-14 11:34:40 -0800, , synth_xilinx fix default value non xc7,,
2355,a901a5fb44f146415ff45f9fed3f89ca3786b0da,ddie Hung <eddie@fpgeh.com>, 2020-01-14 11:25:23 -0800, , print_stats footer return peak memory option including child,,
2356,9fbeb57bbdb98265b541d7a62213e83de63c8a1a,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-01-14 19:19:32 +0100,1623, merge pull request 1623 yosyshq mmicko edif_attr export wire property edif,,
2357,de969adcd8214592dfa32be5b61903fe7893d29b,ddie Hung <eddie@fpgeh.com>, 2020-01-14 10:13:29 -0800, , autoname autoname port,,
2358,00964e999d5bc1825ff664e1514efcacb6d2e23f,ddie Hung <eddie@fpgeh.com>, 2020-01-14 10:13:03 -0800, , autoname add testcase prefix port,,
2359,f63f76c372e8003f60565ee109d38ae1797d7e89,ddie Hung <eddie@fpgeh.com>, 2020-01-14 09:01:53 -0800, , read_aiger also rename,,
2360,531fddf797a79b46df3e462112ca68ff50e6a18e,ddie Hung <eddie@fpgeh.com>, 2020-01-13 23:42:27 -0800, , abc9_ops break_scc mark_scc using keep remove unbreak_scc,,
2361,b678b15c6d0d14580ca18e89f86926eabf8fead0,ddie Hung <eddie@fpgeh.com>, 2020-01-13 23:33:37 -0800, , abc9_ops ignore inouts cell output topo ordering,,
2362,eb7dd7d3741983fafe62b13c4a2d6a21ced06133,ddie Hung <eddie@fpgeh.com>, 2020-01-13 23:23:21 -0800, , write_xaiger fix case keep,,
2363,2c65e1abacc4401c4fd3e9b48f52c4de120bc511,ddie Hung <eddie@fpgeh.com>, 2020-01-13 21:45:27 -0800, , abc9 break scc setting keep output wire,,
2364,ee95fa959acc3a796836c9df970d6739d6cf0ade,ddie Hung <eddie@fpgeh.com>, 2020-01-13 21:28:27 -0800, , read_aiger uniquify wire aiger autoidx prefix,,
2365,565d349dc9963c9cde887c0632e8451f01997b1c,ddie Hung <eddie@fpgeh.com>, 2020-01-13 21:27:53 -0800,1630, add 1630 testcase,,
2366,a2c4d98da70744253ccbe253083ef9df5fa39305,ddie Hung <eddie@fpgeh.com>, 2020-01-13 19:22:23 -0800, , abc9 add run option,,
2367,a6d4ea74634826741f09793c36d596f2fa239f62,ddie Hung <eddie@fpgeh.com>, 2020-01-13 19:21:11 -0800, , abc9 respect keep cell,,
2368,9ec948f3965eef214bee3af778b67fdd6ee86929,ddie Hung <eddie@fpgeh.com>, 2020-01-13 19:07:55 -0800, , write_xaiger add support test keep wire,,
2369,766e16b525d5ab23e451be1e4183cf82560dc8da,ddie Hung <eddie@fpgeh.com>, 2020-01-13 17:34:37 -0800, , read_aiger make lut prefix suffix,,
2370,0d2c06ee47a5008ba79d14d52f72d9b08ac2c7fc,ddie Hung <eddie@fpgeh.com>, 2020-01-13 09:50:50 -0800, , write_xaiger cache arrival time,,
2371,808b388e34f3cededd450de35555476874cf2799,ddie Hung <eddie@fpgeh.com>, 2020-01-13 09:43:57 -0800, , abc9 log module operated,,
2372,9f3cb981d7c0767f40febf0b32e0a19c28d8e6a0,ddie Hung <eddie@fpgeh.com>, 2020-01-13 09:22:42 -0800, , merge remote tracking branch origin master eddie abc9_refactor,,
2373,ca2f3db53f3f330d283079bf44b3cef6b7f197be,ddie Hung <eddie@fpgeh.com>, 2020-01-13 09:04:20 -0800,1620, merge pull request 1620 yosyshq eddie abc9_scratchpad abc9 add script option scratchpad,,
2374,0f489c5ea340869206888c6f1feb672b7202b185,ddie Hung <eddie@fpgeh.com>, 2020-01-13 08:17:34 -0800,1627, merge pull request 1627 yosyshq eddie fix1626 synth_ice40 abc2 always use abc even abc9,,
2375,55f86eda36ed9288528c2216972d5b49acfca54f,arcin KoÅcielnicki <mwk@0x04.net>, 2020-01-13 14:49:31 +0100, , edif ignore connection connecting const net equivalent connecting let ignore connection output,,
2376,ae619ba87a58ee530549206eee7f5ea1ad8e1072,ddie Hung <eddie@fpgeh.com>, 2020-01-12 15:21:26 -0800,1626, add 1626 testcase,,
2377,f9aae90e7a9d238f5063d980e2b1e85a94cff4c7,ddie Hung <eddie@fpgeh.com>, 2020-01-12 15:19:41 -0800, , merge remote tracking branch origin eddie abc9_refactor eddie abc9_required,,
2378,c0b55deb0bb189d1b6343b5d209f7fc4ac251596,ddie Hung <eddie@fpgeh.com>, 2020-01-12 11:26:05 -0800, , synth_ice40 abc2 always use abc even abc9,,
2379,35e49fde4dfa67030a3e80d0bdf700c97258ed45,ddie Hung <eddie@fpgeh.com>, 2020-01-11 18:57:25 -0800, , another conflict,,
2380,295e241c074ae275e832fdde9fae6fd897170ac8,ddie Hung <eddie@fpgeh.com>, 2020-01-11 17:28:24 -0800, , cleanup,,
2381,7fa1b61aed27fefdee5fb4a2409145741b51eaab,ddie Hung <eddie@fpgeh.com>, 2020-01-11 17:28:20 -0800, , merge remote tracking branch origin master eddie abc9_refactor,,
2382,79db12f238b2f8c5d547ea731a056f98d89bc4b9,ddie Hung <eddie@fpgeh.com>, 2020-01-11 17:26:25 -0800, , merge remote tracking branch origin master eddie abc9_refactor,,
2383,58ab9f6021bc5b90956d97759ef0f3bc8c7e209e,ddie Hung <eddie@fpgeh.com>, 2020-01-11 17:25:32 -0800, , write_xaiger create holes_sigmap modification,,
2384,556ed0e18ac00e4ec19e127f33ccf3550be78186,ddie Hung <eddie@fpgeh.com>, 2020-01-11 17:05:30 -0800, , missed merge conflict,,
2385,c063436eea7182f6c9617a7d54f238b494ad261b,ddie Hung <eddie@fpgeh.com>, 2020-01-11 17:02:20 -0800, , merge remote tracking branch origin master eddie abc9_scratchpad,,
2386,11128dccb53983e7bb784cf2514edcaa6eb822fb,ddie Hung <eddie@fpgeh.com>, 2020-01-11 13:56:41 -0800, , merge branch eddie abc9_refactor github.com yosyshq yosys eddie abc9_refactor,,
2387,04a2eb82045a658de22cea610a3ac8c5dee9333c,ddie Hung <eddie@fpgeh.com>, 2020-01-11 13:49:24 -0800,1625, merge pull request 1625 yosyshq eddie abc9_mfs abc9 enable optimisation synth_ xilinx ecp5,,
2388,c8206823141aa54b6151c57548fdb73211157451,ddie Hung <eddie@fpgeh.com>, 2020-01-11 12:11:35 -0800, , abc9 fix help message found nakengelhardt,,
2389,1ccee4b95e1e7a2edf55c989d6acc7d6f63762ba,ddie Hung <eddie@fpgeh.com>, 2020-01-11 11:49:57 -0800, , write_xaiger sort hole offset well port_id,,
2390,784fec93c901caa6f9d980388356d120b0cdfea9,ddie Hung <eddie@fpgeh.com>, 2020-01-11 08:42:58 -0800, , abc9 cleanup,,
2391,45d9caf3f9771a3f6289b745ff2bb631e6e16f06,ddie Hung <eddie@fpgeh.com>, 2020-01-11 08:08:35 -0800, , abc9 remove nomfs option,,
2392,93e680b7d3114d989cf11e3bd4b4dfa65537bc7b,ddie Hung <eddie@fpgeh.com>, 2020-01-11 07:59:56 -0800, , merge remote tracking branch origin master eddie abc9_mfs,,
2393,9005bb97ff35513a510344108db203c5f5193ec6,ddie Hung <eddie@fpgeh.com>, 2020-01-11 07:59:18 -0800, , bump abcrev upstream fix,,
2394,d2df2a8fef8d01b70fa5faa4397e1d628b9ceb5b,ddie Hung <eddie@fpgeh.com>, 2020-01-11 07:55:00 -0800,1622, merge pull request 1622 yosyshq clifford onpassreg add pas on_register pas on_shutdown,,
2395,f24de88f385a3eeaadd9b9c8c200a7c338f37448,ddie Hung <eddie@fpgeh.com>, 2020-01-10 17:13:27 -0800, , log_debug abc9_ arrival required time,,
2396,28f814ee59e36230200108381a9c674c5275e3e4,ddie Hung <eddie@fpgeh.com>, 2020-01-10 17:12:31 -0800, , add abc9_required dsp48e1 pcin,,
2397,ed2aeb498eb7bbe028ece4adf96b94bacd0b3ef0,ddie Hung <eddie@fpgeh.com>, 2020-01-10 15:09:42 -0800, , copy pasta,,
2398,7d94e18100a6fe61805e94e754b199826571e7ef,ddie Hung <eddie@fpgeh.com>, 2020-01-10 15:07:46 -0800, , synth_xilinx replace xc7_wire_delay macro,,
2399,291530c59f639609bc7534e561f28c9fb4081e19,ddie Hung <eddie@fpgeh.com>, 2020-01-10 15:04:13 -0800, , abc9 add abc9.verify abc9.debug option,,
2400,475d983676a42e57a104aaf5e72462d704c0c3aa,ddie Hung <eddie@fpgeh.com>, 2020-01-10 14:49:52 -0800, , abc9_ops prep_times generate flop box abc9_required attr,,
2401,e0af812180528c45e79291209e2e3726c98b80ae,ddie Hung <eddie@fpgeh.com>, 2020-01-10 12:38:49 -0800, , abc9_ops prep_times update comment,,
2402,b2259a920165930261050065d870d03fc7573346,ddie Hung <eddie@fpgeh.com>, 2020-01-10 11:45:41 -0800, , add abc9_ops check prep_times write_box required time,,
2403,ed491939c269f5acb9d53109744870251b50e095,ddie Hung <eddie@fpgeh.com>, 2020-01-10 11:28:38 -0800,1624, merge pull request 1624 yosyshq eddie abc9_leak abc9 fix memory leak,,
2404,1f7893bd8c8d88f2a84b9bcba67acf43cee0430f,ddie Hung <eddie@fpgeh.com>, 2020-01-10 10:46:06 -0800, , abc9 fix memory leak,,
2405,d1f8371481b787b3cc6948a7165b7c191e4b4c64,ddie Hung <eddie@fpgeh.com>, 2020-01-10 10:00:09 -0800, , abc9 fix typo,,
2406,ccfe1e5909ba6093e49ebdfaa1aac6c4aa267036,iodrag Milanovic <mmicko@gmail.com>, 2020-01-10 15:20:50 +0100, , one fine,,
2407,af852a0ea8d7a5671f24afce8118aa7a04dab129,iodrag Milanovic <mmicko@gmail.com>, 2020-01-10 14:48:01 +0100, , fix test,,
2408,6888799c7545ff07b8c057e1b7382ddd2a2c1b8e,iodrag Milanovic <mmicko@gmail.com>, 2020-01-10 12:38:03 +0100, , remove whitespace,,
2409,992b507537d6c0e5804859100e05a7a78adb21eb,iodrag Milanovic <mmicko@gmail.com>, 2020-01-10 12:34:21 +0100, , use carry4 abc1 well preventing issue vivado,,
2410,2bcd55f1aec8ff2108db835f96e8abd4e89e4be6,iodrag Milanovic <mmicko@gmail.com>, 2020-01-10 12:33:58 +0100, , export wire property well edif,,
2411,a10016ccc57638aa837acd76fc93f296eda83b32,ddie Hung <eddie@fpgeh.com>, 2020-01-09 18:17:06 -0800, , add abc9 sanity test,,
2412,e378902f939c24cb8f6cbff29c3f508a4655f3ab,ddie Hung <eddie@fpgeh.com>, 2020-01-09 18:16:58 -0800, , tune,,
2413,8b6309747b302f11046be029d5f224ba891d0461,ddie Hung <eddie@fpgeh.com>, 2020-01-09 17:49:56 -0800, , add,,
2414,32946a402de068ba052e0af9564959cf746fbf91,ddie Hung <eddie@fpgeh.com>, 2020-01-09 17:35:13 -0800, , abc9 start post fix semicolon,,
2415,ca70f9650336b4e58a13ab119e098f6494549f27,ddie Hung <eddie@fpgeh.com>, 2020-01-09 17:17:47 -0800, , abc9.script constpad entry start,,
2416,ef3e84aac97565caff1f7d9bbce459d1592318ad,ddie Hung <eddie@fpgeh.com>, 2020-01-09 17:11:09 -0800, , revert abc9 script value file source otherwise command reverts commit,,
2417,67c9c41f7e566f5604a3e38e7ad402d6b5c80fd8,ddie Hung <eddie@fpgeh.com>, 2020-01-09 17:10:54 -0800, , move abc9 constpad entry abc9pass on_register,,
2418,dd718838bbbfe2fb3453eeda1580db39338698ec,ddie Hung <eddie@fpgeh.com>, 2020-01-09 17:06:13 -0800, , merge remote tracking branch origin clifford onpassreg eddie abc9_scratchpad,,
2419,5e280a3b591d3d8b556992b0708fcaaf6a6a3e0d,ddie Hung <eddie@fpgeh.com>, 2020-01-09 14:04:10 -0800, , abc9_exe box require lut,,
2420,ceabd5bc3984a0ff088d697ac8ba7061b4f552fb,ddie Hung <eddie@fpgeh.com>, 2020-01-09 14:03:43 -0800, , write_xaiger cleanup,,
2421,ccc83d99bafc74f7ec62111bf61d962ca0a0771d,lifford Wolf <clifford@clifford.at>, 2020-01-09 21:37:28 +0100, , bump version signed clifford wolf clifford clifford.at,,
2422,cd92a974f4cf8d4db74d504c38e51ce043e02403,lifford Wolf <clifford@clifford.at>, 2020-01-09 21:36:34 +0100, , add pas on_register pas on_shutdown signed clifford wolf clifford clifford.at,,
2423,3fa374a69886c3a7ef8d52a2bbb67ea740e130dd,lifford Wolf <clifford@clifford.at>, 2020-01-09 21:22:54 +0100, , add fminit pas signed clifford wolf clifford clifford.at,,
2424,73d89b39640fdea19d24af9b87967ae225af5390,ddie Hung <eddie@fpgeh.com>, 2020-01-09 11:22:44 -0800, , merge remote tracking branch origin eddie abc9_refactor eddie abc9_required,,
2425,4e396ee7a39682cb859aa64a89b40a149cb4148b,ddie Hung <eddie@fpgeh.com>, 2020-01-09 11:21:03 -0800, , abc9_ops fix reintegration removing optimised away box,,
2426,3177437224b1264e429df34683c3369227657446,ddie Hung <eddie@fpgeh.com>, 2020-01-09 10:05:03 -0800, , write_xaiger cope abc9_arrival string ints,,
2427,47a1fd3f4acb1951d39cecc7ee4c2608381daf62,ddie Hung <eddie@fpgeh.com>, 2020-01-09 10:03:09 -0800, , merge remote tracking branch origin eddie abc9_refactor eddie abc9_required,,
2428,d979648b7af4eb5fab042ac55ff2fb40e0c17a89,ddie Hung <eddie@fpgeh.com>, 2020-01-09 10:02:19 -0800, , read_aiger accurate debug message,,
2429,943ea4bf9ea34960bfce517450a8a466d1c54ed3,ddie Hung <eddie@fpgeh.com>, 2020-01-09 08:55:36 -0800, , read_aiger double count output flop,,
2430,57f6826e29752d77fb1a9052b4d9bbc0e2450dd8,ddie Hung <eddie@fpgeh.com>, 2020-01-08 18:30:20 -0800, , merge remote tracking branch origin eddie abc9_refactor eddie abc9_required,,
2431,7532416cd7a8c3fb41592c6677a30e0dad53813c,ddie Hung <eddie@fpgeh.com>, 2020-01-08 18:27:09 -0800, , write_xaiger cleanup hole generation,,
2432,5f7349f26d814b8bf32a0e532b6f0fbacedcae90,ddie Hung <eddie@fpgeh.com>, 2020-01-08 15:40:37 -0800, , write_xaiger hole whitebox,,
2433,fbd9636e08b9a4ac5e58161ca6a6b5308cd795cb,ddie Hung <eddie@fpgeh.com>, 2020-01-08 12:15:01 -0800, , add constpad,,
2434,589ffead5cca63a55506eb3b291ffd025f0f9c0f,ddie Hung <eddie@fpgeh.com>, 2020-01-08 12:13:06 -0800, , scratchpad entry abc9.if.r,,
2435,0696b7bc9e4bd86eadd0e0b92696392cc5dc6172,ddie Hung <eddie@fpgeh.com>, 2020-01-08 12:11:55 -0800, , abc9 script value file source otherwise command,,
2436,050f03f15b01855d9c3bd6e98c4c47ebab607d57,ddie Hung <eddie@fpgeh.com>, 2020-01-08 10:55:44 -0800, , abc9 add time last script command,,
2437,e230fd8afef6483d546cb38616e63b05d4d9b42a,ddie Hung <eddie@fpgeh.com>, 2020-01-07 13:08:59 -0800, , fix substitution,,
2438,a63e2508fcca395e795029d5c57c59acc63a9959,ddie Hung <eddie@fpgeh.com>, 2020-01-07 12:52:03 -0800, , add rtlil constpad init yosys_setup use abc9,,
2439,88f14b8bca811a3945aa642ccd50d22ffa0adcbd,ddie Hung <eddie@fpgeh.com>, 2020-01-08 10:02:45 -0800, , cleanup,,
2440,8a47e6ddfdb49ec172f783621a64b3a8906ff5d6,ddie Hung <eddie@fpgeh.com>, 2020-01-08 10:00:50 -0800, , fix abc9 help add label,,
2441,2f8a25278af035cb4f7f15a66efae6200cc0670f,ddie Hung <eddie@fpgeh.com>, 2020-01-07 18:53:14 -0800, , merge remote tracking branch origin master eddie abc9_refactor,,
2442,823a08e0d8272e8d48584eecc2d8dc57bdb98a6e,ddie Hung <eddie@fpgeh.com>, 2020-01-07 15:59:18 -0800, , fix abc9_xc7.box comment,,
2443,6e3e81402520b854eb5879964adc3434fefd3f51,ddie Hung <eddie@fpgeh.com>, 2020-01-07 15:59:18 -0800, , fix abc9_xc7.box comment,,
2444,102f1397284980705efe3eb03cc3d3cd859e94ff,ddie Hung <eddie@fpgeh.com>, 2020-01-06 12:36:11 -0800, , scc use design avoids black white box,,
2445,94ab3791ced9a9abcfe2cfce49b380a250d3731d,ddie Hung <eddie@fpgeh.com>, 2020-01-07 15:44:18 -0800, , merge remote tracking branch origin master eddie abc9_mfs,,
2446,2ca8c10e7a39c1924aa918d0f8235966d6cd3307,ddie Hung <eddie@fpgeh.com>, 2020-01-07 15:43:22 -0800, , merge remote tracking branch origin master eddie abc9_refactor,,
2447,66b0f3c406fca11d789b26d85dd27660eacee26c,ddie Hung <eddie@fpgeh.com>, 2020-01-07 15:40:37 -0800, , bump abcrev upstream fix,,
2448,fce727115a727f8c599be59b5f3e373fbf19f991,ddie Hung <eddie@fpgeh.com>, 2020-01-07 14:45:31 -0800,1618, merge pull request 1618 yosyshq eddie aiger_fixes read_aiger fix,,
2449,2ac36031d4da8d2e99d89f16cb69871c9e3c59aa,ddie Hung <eddie@fpgeh.com>, 2020-01-07 13:30:31 -0800, , read_aiger consistency ascii binary also name latch,,
2450,8f5388ea5b88d4e848b1110fed2abf7544440185,ddie Hung <eddie@fpgeh.com>, 2020-01-07 11:59:57 -0800, , read_aiger fix,,
2451,9c5ceb5b4f7aea169c8d9ffd2411c6f4eb3e49d5,ddie Hung <eddie@fpgeh.com>, 2020-01-07 11:44:03 -0800, , test aiger write yosys output,,
2452,0d3f10d3cc55e83ae6a39881227feb843769d6b1,ddie Hung <eddie@fpgeh.com>, 2020-01-07 11:44:20 -0800, , add testcases,,
2453,7c878bf39741ca8889425932063918d837b8ac9b,ddie Hung <eddie@fpgeh.com>, 2020-01-07 11:44:03 -0800, , test aiger write yosys output,,
2454,b94cf0c1266f6f3daea809323f0bba0dc5d69e1a,ddie Hung <eddie@fpgeh.com>, 2020-01-07 11:43:28 -0800, , read_aiger connect identical signal together,,
2455,baba33fbd391d31187695a8d0d9937249a472b2e,ddie Hung <eddie@fpgeh.com>, 2020-01-07 11:22:48 -0800, , read_aiger cope latch name,,
2456,738af17a26587f6f9438bfa2452e65a5911e58e8,ddie Hung <eddie@fpgeh.com>, 2020-01-07 11:21:45 -0800, , read_aiger default clk_name empty,,
2457,dc3b21c1c050416aae443231729c8f4e4faf93ab,ddie Hung <eddie@fpgeh.com>, 2020-01-07 09:48:57 -0800, , abc9_ops reintegrate process box connection,,
2458,61a2a60595f60acd4d46344e4c974153bbdfe8e3,ddie Hung <eddie@fpgeh.com>, 2020-01-07 09:48:11 -0800, , read_aiger process box connection work standalone,,
2459,6e12ba218be1beaa6da712ebf96ff08593793967,ddie Hung <eddie@fpgeh.com>, 2020-01-07 09:32:58 -0800, , fix tab cleanup,,
2460,b57f692a9e5b2fe9b9f63f329f29d933347a2c40,ddie Hung <eddie@fpgeh.com>, 2020-01-07 09:32:34 -0800, , read_aiger consistency ascii binary,,
2461,5d9050a9551628f838ee419404cf1b1d3920a3ed,ddie Hung <eddie@fpgeh.com>, 2020-01-07 08:00:32 -0800, , abc_exe move count_outputs check abc,,
2462,7347c13071c1d8ab9ac5130c607db08725f91edc,ddie Hung <eddie@fpgeh.com>, 2020-01-06 16:53:08 -0800, , merge branch master eddie abc9_refactor,,
2463,5c89dead5f481edaccd46ebc0af907544c89654f,ddie Hung <eddie@fpgeh.com>, 2020-01-06 16:51:32 -0800, , merge branch master github.com yosyshq yosys,,
2464,ce765aa4def09bd8b0161425ee40ee55f62e33ff,ddie Hung <eddie@fpgeh.com>, 2020-01-06 16:50:07 -0800,1181, merge pull request 1181 yosyshq xaig_dff abc9 dff option sequential synthesis,,
2465,01866a79093092bc2f8a8b20376f6cb552f76f00,ddie Hung <eddie@fpgeh.com>, 2020-01-06 16:45:29 -0800, , fix dsp48e1 sim,,
2466,3df869cc7cb6bd0afc2850bdcd5ce0409a36d53c,ddie Hung <eddie@fpgeh.com>, 2020-01-06 16:22:22 -0800,1459, add testcase 1459,,
2467,53aa51dc923467bf7aed46e646640e7cee7b009d,ddie Hung <eddie@fpgeh.com>, 2020-01-06 16:21:04 -0800, , enable synth_ ecp5 xilinx,,
2468,3753760971fc9cec9c09d7000e03afd3bcafe6e3,ddie Hung <eddie@fpgeh.com>, 2020-01-06 16:20:58 -0800, , bump abcrev,,
2469,cf3a13746d27fee141700e2c6ea40d528267190f,ddie Hung <eddie@fpgeh.com>, 2020-01-06 15:52:59 -0800, , add abc9_ops reintegrate moved abc9_exe,,
2470,46ed507b93aa744bf03ea79a2950a2cb66c250da,ddie Hung <eddie@fpgeh.com>, 2020-01-06 15:14:54 -0800, , abc9_map drop padding box connection,,
2471,8d0cc654a4c6cad925d20557cf299e00e27d5726,ddie Hung <eddie@fpgeh.com>, 2020-01-06 15:14:38 -0800, , stray log_module,,
2472,1e2ab19f42aedc3397cc6bc635d2ee903840e90b,ddie Hung <eddie@fpgeh.com>, 2020-01-06 15:05:08 -0800, , merge remote tracking branch origin xaig_dff eddie abc9_refactor,,
2473,98ee8c14df763973d47c8c952d462eb9407f6787,ddie Hung <eddie@fpgeh.com>, 2020-01-06 15:02:44 -0800, , merge remote tracking branch origin master xaig_dff,,
2474,66698cb6fd0e33a27197b7412e094dc77363b5e5,ddie Hung <eddie@fpgeh.com>, 2020-01-06 15:00:16 -0800,1617, merge pull request 1617 yosyshq eddie refactor abc9 dsp48e1 handling,,
2475,aa58472a292c2cd3c0f2ba669c9dcfd608d8dc5f,ddie Hung <eddie@fpgeh.com>, 2020-01-06 13:34:45 -0800, , revert write_xaiger pad abc9_ops prep_holes reverts commit,,
2476,2bf442ca011a1495c7c0960e9ea4452fa7e934b5,ddie Hung <eddie@fpgeh.com>, 2020-01-06 13:02:04 -0800, , cleanup,,
2477,83616e7866138a91d0b4f60b02e32877c1a34ac1,ddie Hung <eddie@fpgeh.com>, 2020-01-06 12:43:29 -0800, , read_aiger add xaiger option,,
2478,b70e87137d6409b7b05d5d032617ee5d7048a86d,ddie Hung <eddie@fpgeh.com>, 2020-01-06 12:36:11 -0800, , scc use design avoids black white box,,
2479,4f13ab823fcfc52c91013eb45f0c3886ed8bcc40,ddie Hung <eddie@fpgeh.com>, 2020-01-06 12:29:13 -0800, , revert scc command ignore blackboxes reverts commit,,
2480,36ae2e52e49ee510a0bec45e7faa4ed60fdc760d,ddie Hung <eddie@fpgeh.com>, 2020-01-06 12:28:58 -0800, , fix bad merge,,
2481,6728a62d92bc710002cdb2d7270ffac49e09e0d1,ddie Hung <eddie@fpgeh.com>, 2020-01-06 12:21:50 -0800, , abc9 uncomment nothing map message,,
2482,921ff0f5e3f0ec688d08e8bf67e36ca877a9dc80,ddie Hung <eddie@fpgeh.com>, 2020-01-06 12:04:08 -0800, , merge remote tracking branch origin xaig_dff eddie abc9_refactor,,
2483,28bf712372c494043c7adc0de904925a9199c939,ddie Hung <eddie@fpgeh.com>, 2020-01-06 11:55:56 -0800, , wrap arrival function inside yosys,,
2484,64ace4b0dc5c8dd24132bc8046b2bacc163f9164,ddie Hung <eddie@fpgeh.com>, 2020-01-06 11:53:48 -0800, , fix,,
2485,d152fe961ffb3d7ed0493cde5c21f88fe78644e1,ddie Hung <eddie@fpgeh.com>, 2020-01-06 11:50:55 -0800, , fix,,
2486,898a8fa7acfd0b78ce848af6bf893fe5fc489b52,ddie Hung <eddie@fpgeh.com>, 2020-01-06 11:39:59 -0800,1616, merge pull request 1616 nakengelhardt error multiple option given abc,,
2487,27c150bfcc222512a0f3816e72ee20285acad9b4,ddie Hung <eddie@fpgeh.com>, 2020-01-06 11:39:08 -0800, , fix return value arrival time function fix word,,
2488,7738d608e3f88695248dd49f923492e643b428dd,ddie Hung <eddie@fpgeh.com>, 2020-01-06 11:14:05 -0800, , bump abcrev upstream fix,,
2489,275e937fc16635edfd38c18ea9eb9f7cbbdd32c9,ddie Hung <eddie@fpgeh.com>, 2020-01-06 10:43:21 -0800, , abc9 remove markgroups option since operates fully selected mod,,
2490,1cf974ff400b50c09387cc0674b3404a18b4aa6d,ddie Hung <eddie@fpgeh.com>, 2020-01-06 10:26:49 -0800, , abc9 cleanup,,
2491,886c5c58834ccdb5f54dfbcb7d09908dc102e20a,ddie Hung <eddie@fpgeh.com>, 2020-01-06 10:23:04 -0800, , write_xaiger make robust update doc,,
2492,19ec54f956924b93070d2970b51aa1d8dbe16b73,ddie Hung <eddie@fpgeh.com>, 2020-01-06 10:18:59 -0800, , write_aiger make robust,,
2493,fcc1c14adc44ae1772dc2c41f577e39063d03144,. Engelhardt <nak@symbioticeda.com>, 2020-01-06 19:10:13 +0100, , error multiple option given abc,,
2494,f576721a37b49152990eaba3e2eff23b2c10c2e6,ddie Hung <eddie@fpgeh.com>, 2020-01-06 09:46:02 -0800, , add abc9.dff scratchpad option,,
2495,45f87bb8ad4c3d896df191e324e5c9c591108748,ddie Hung <eddie@fpgeh.com>, 2020-01-06 09:44:17 -0800, , merge remote tracking branch origin master xaig_dff,,
2496,020606f81c39df234d7a3f5e3e605e5f27422d87,ddie Hung <eddie@fpgeh.com>, 2020-01-06 09:44:00 -0800, , merge remote tracking branch origin eddie abc9_refactor,,
2497,89b88ea17fbd1fcc8887e0a841a00474c39b4e01,ddie Hung <eddie@fpgeh.com>, 2020-01-06 09:42:26 -0800,1582, merge pull request 1582 nakengelhardt check scratchpad abc option,,
2498,19541640eece245c344dbadd87a150151546789b,ddie Hung <eddie@fpgeh.com>, 2020-01-06 09:31:28 -0800, , merge remote tracking branch origin master xaig_dff,,
2499,c89186b363056060838c79621889075aa1484194,ddie Hung <eddie@fpgeh.com>, 2020-01-06 09:27:35 -0800, , revert abcrev,,
2500,ffd38cb5ea7a6b7d93a49c90bf603131f6c760af,ddie Hung <eddie@fpgeh.com>, 2020-01-06 09:03:18 -0800, , reword abc9_flop description,,
2501,7764b62d239cb5393cf2386ca047dca3efe518fc,. Engelhardt <nak@symbioticeda.com>, 2020-01-06 10:46:44 +0100, , check scratchpad argument abc pas,,
2502,b376548fb99b231182a27090ecbfc6482a2aff7a,. Engelhardt <nak@symbioticeda.com>, 2020-01-06 10:46:10 +0100, , inherit default value checking scratchpad argument,,
2503,2e0da685284f20f2e5a111c644eccabc717c740f,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-01-05 20:21:04 +0100,1611, merge pull request 1611 yosyshq mmicko wrapcarry_fix valid attribute starting sb_carry,,
2504,b5f60e055d07579a2d4f23fc053ca030f103f377,ddie Hung <eddie@fpgeh.com>, 2020-01-05 10:20:24 -0800, , write_xaiger pad abc9_ops prep_holes,,
2505,b76b02358439cd04ed5cad5cb889e8b43c801ac1,assie Jones <code@witchoflight.com>, 2020-01-05 03:19:02 -0500,1612, add version version alias flag version commonly accepted command line tool code version flag added match pattern used help flag alias consistency fix 1612,,
2506,c5d28f5d6b20a42e6f3a4b1a4e3be341a352e5e3,iodrag Milanovic <mmicko@gmail.com>, 2020-01-04 19:00:44 +0100, , valid attribute starting sb_carry,,
2507,8293a3fe749701c7df425acd81e24a2a34f5032e,ddie Hung <eddie@fpgeh.com>, 2020-01-04 09:30:48 -0800, , cleanup,,
2508,6556a1347ab56b022a599835071c6b3059787462,ddie Hung <eddie@fpgeh.com>, 2020-01-04 09:17:01 -0800, , fix dff given,,
2509,930f03e8830ed8a8023ff88207b97e757ae8496c,ddie Hung <eddie@fpgeh.com>, 2020-01-03 15:38:18 -0800, , call prep_holes aigmap fix topo ordering,,
2510,a819656972dd44c479422fa688874926d6239a95,ddie Hung <eddie@fpgeh.com>, 2020-01-03 14:59:55 -0800, , wip,,
2511,559f3379e852f304a0255afcc37714b9d0da59d9,ddie Hung <eddie@fpgeh.com>, 2020-01-03 14:37:58 -0800, , preserve topo ordering prep_holes write_xaiger,,
2512,bb70915fb8adcd7ede7719174dea3bc9c04e613e,ddie Hung <eddie@fpgeh.com>, 2020-01-03 13:21:56 -0800, , wip,,
2513,e1f494ab1db523f90cf1e386ba133b1550dcb300,ddie Hung <eddie@fpgeh.com>, 2020-01-03 13:08:52 -0800, , wip,,
2514,e62eb02c1dd3074e58c9be64b8bb3b13b8d9a1ea,ddie Hung <eddie@fpgeh.com>, 2020-01-03 12:30:22 -0800, , restore write_xaiger holes_mode since port_id order cause qor regression inside abc9,,
2515,b2ad781b0764971d4b27e231a6d773cb77dd9504,. Engelhardt <nak@symbioticeda.com>, 2020-01-03 14:11:41 +0100, , share codepath scratchpad argument handling command argument,,
2516,341fd872b59e8f95aa14afd9f17225d2c03a4283,. Engelhardt <nak@symbioticeda.com>, 2020-01-03 12:28:48 +0100, , merge branch master http github.com yosyshq yosys,,
2517,dedea5a58d00b97180a9e0a2645f1018add00a36,ddie Hung <eddie@fpgeh.com>, 2020-01-02 17:25:14 -0800, , cleanup,,
2518,bac1e65a9cecf9a53292f28554f857e4dd3ff4dd,ddie Hung <eddie@fpgeh.com>, 2020-01-02 17:21:54 -0800, , fix spacing,,
2519,a050f9c80887f9962c326566c1f351c991e0c8b0,ddie Hung <eddie@fpgeh.com>, 2020-01-02 16:14:04 -0800, , remove log_ push pop,,
2520,4eaf41505256fc6f20065b3e5a64d74e607b15e7,ddie Hung <eddie@fpgeh.com>, 2020-01-02 16:13:44 -0800, , aigmap everything,,
2521,32695e5032fcaa932a67f63946ae5e2a1edc8d65,ddie Hung <eddie@fpgeh.com>, 2020-01-02 16:06:39 -0800, , scc command ignore blackboxes,,
2522,7fe268fcdb17d28dbb187d4c5c3b53e648c190ca,ddie Hung <eddie@fpgeh.com>, 2020-01-02 16:00:26 -0800, , move scc operation inner loop,,
2523,222e5e58ad1ae8845797a2afb63cdcb8c2396401,ddie Hung <eddie@fpgeh.com>, 2020-01-02 15:58:45 -0800, , cleanup,,
2524,c28bea0382c07ea63709c33be4318d5012b9d281,ddie Hung <eddie@fpgeh.com>, 2020-01-02 15:57:35 -0800, , merge remote tracking branch origin xaig_dff eddie abc9_refactor,,
2525,07feedfa736637952663dd8174123ea3bf1dddbc,ddie Hung <eddie@fpgeh.com>, 2020-01-02 15:32:58 -0800, , write_xaiger get rid external_bits dict,,
2526,5f970863023881caaa3a64120a0f767386d35d62,ddie Hung <eddie@fpgeh.com>, 2020-01-02 15:14:12 -0800, , merge remote tracking branch origin master eddie abc9_refactor,,
2527,6e866030c286d70f6ccff805e58b1fdd9a1a322b,ddie Hung <eddie@fpgeh.com>, 2020-01-02 14:38:59 -0800, , combine test check multiple clock domain,,
2528,50b68777d3a79e283ab22388e686f615e520524d,ddie Hung <eddie@fpgeh.com>, 2020-01-02 13:28:37 -0800, , drive abcd explicitly,,
2529,f8d5920a7e61f78873b7bf49dd7e8f3a83f7adf3,hitequark <whitequark@whitequark.org>, 2020-01-02 21:06:17 +0000,1604, merge pull request 1604 whitequark unify ram naming harmonize bram lutram description across yosys,,
2530,a051801b72c7d526a1c04cf2635ae8d7fe43a135,ddie Hung <eddie@fpgeh.com>, 2020-01-02 12:53:26 -0800, , synth_xilinx dff work abc,,
2531,3012e9eebc2950b996d17a018bb2e0535badef22,ddie Hung <eddie@fpgeh.com>, 2020-01-02 12:48:07 -0800, , merge remote tracking branch origin master eddie,,
2532,b454735bea6727f346fdbbc28f261b40d91c61ba,ddie Hung <eddie@fpgeh.com>, 2020-01-02 12:44:06 -0800, , merge remote tracking branch origin master xaig_dff,,
2533,345e98f87105316da9797e01bdbdd3932269cfdf,ddie Hung <eddie@fpgeh.com>, 2020-01-02 12:42:28 -0800, , add abc9 dff changelog,,
2534,ca42af56a49a7ab3a55adab22f139d34ddb147b9,ddie Hung <eddie@fpgeh.com>, 2020-01-02 12:41:57 -0800, , update doc,,
2535,ec1756c0941fac02614c25307b17bb41fe36f468,ddie Hung <eddie@fpgeh.com>, 2020-01-02 12:39:52 -0800, , update comment,,
2536,8e507bd80785db9fa6723eada4214a5a06516cae,ddie Hung <eddie@fpgeh.com>, 2020-01-02 12:36:54 -0800, , abc9 keepff dff refactor dff operation,,
2537,ef6548203cca239a98b00ea652a92fe3e20f97d7,lifford Wolf <clifford@clifford.at>, 2020-01-02 19:57:27 +0100,1609, merge pull request 1609 yosyshq clifford fix1596 always create shl shr sshl sshr cell unsigned input,,
2538,3edb2e708b09c7c9ead2aeb11e2be3cae88f8ee5,lifford Wolf <clifford@clifford.at>, 2020-01-02 18:58:45 +0100, , always create shl shr sshl sshr cell unsigned input signed clifford wolf clifford clifford.at,,
2539,d6242be8021d126d7d0e6a96fc0140985fd4506f,ddie Hung <eddie@fpgeh.com>, 2020-01-02 08:46:24 -0800,1601, merge pull request 1601 yosyshq eddie synth_retime abc dff longer retime default,,
2540,a8f66888888e42b2cca362d208cdc780417ef33e,ddie Hung <eddie@fpgeh.com>, 2020-01-02 08:46:02 -0800,1608, merge pull request 1608 yosyshq eddie ifndef_yosys ifdef __icarus__ ifndef yosys,,
2541,d0d3ab8f676cd355d74cb7b7f71fc5bfca0719a2,ddie Hung <eddie@fpgeh.com>, 2020-01-01 17:33:47 -0800, , ifndef __icarus__ ifdef yosys,,
2542,3d98a9627312c283715a691995466568a33ce7a2,ddie Hung <eddie@fpgeh.com>, 2020-01-01 17:33:10 -0800, , ifdef __icarus__ ifndef yosys,,
2543,db04161eca76d4db7a01641429d2da6a3a8d3239,ddie Hung <eddie@fpgeh.com>, 2020-01-01 17:30:26 -0800, , rework abc9 dsp48e1 model,,
2544,9e5ff30d0524629a1713d2e4cf92bbd9adffa857,ddie Hung <eddie@fpgeh.com>, 2020-01-01 13:31:46 -0800,1606, merge pull request 1606 yosyshq eddie improve_tests fix issue test arch,,
2545,52fe1e0c44d572b8e1f8881dc0a1e91f7fa93c9c,ddie Hung <eddie@fpgeh.com>, 2020-01-01 09:05:46 -0800, , revert insertion reg leave note behind,,
2546,6620b4e94e106340ca10d5602c32bfd0313ff46e,iodrag MilanoviÄ <mmicko@gmail.com>, 2020-01-01 17:46:45 +0100,1605, merge pull request 1605 yosyshq iopad_fix iopad mapping take care existing buffer,,
2547,3deec51ddcb8690901f7d99958ad71bccd19084f,ddie Hung <eddie@fpgeh.com>, 2020-01-01 08:43:16 -0800, , fix anlogic async flop mapping,,
2548,0e95756e960f809aaa4596ba44330e7bd6fd0309,ddie Hung <eddie@fpgeh.com>, 2020-01-01 08:39:00 -0800, , clamp 46ps fdpe,,
2549,11577b46fcfa6c9aef4c3ed83e508ab07bc722c7,ddie Hung <eddie@fpgeh.com>, 2020-01-01 08:38:23 -0800, , get rid abc9_keep write_xaiger,,
2550,6dc63e84ef680465d500bf35da64fade626498b6,ddie Hung <eddie@fpgeh.com>, 2020-01-01 08:34:57 -0800, , cleanup abc9 update doc keepff option,,
2551,c40b1aae42c91f200194f7f5f2caa512787ed5a3,ddie Hung <eddie@fpgeh.com>, 2020-01-01 08:34:43 -0800, , restore abc9 keepff,,
2552,ac808c5e2aa0fbcfb5b56160131fcc61ba13da05,ddie Hung <eddie@fpgeh.com>, 2019-12-31 22:54:56 -0800, , ,,
2553,a1344ec06ead35a3b7933ee93b5757eeff2e5d4a,iodrag Milanovic <mmicko@gmail.com>, 2020-01-01 16:24:30 +0100, , added test case,,
2554,e0c879684f510ae6fd1169c90d137e660c88e6be,iodrag Milanovic <mmicko@gmail.com>, 2020-01-01 16:13:14 +0100, , take skip wire bit account,,
2555,550310e2647c7aac1e49b79d9ff912436103062f,hitequark <whitequark@whitequark.org>, 2020-01-01 12:30:00 +0000, , harmonize bram lutram description across yosys commit renames remaining instance dram ambiguous lutram finishing work started commit 698ab9be renames memory rule file brams.txt lutrams.txt add renames script label map_bram map_lutram extract necessary script label map_ffram map_gates add necessary option nobram nolutram end result bram lutram ffram aspect every target consistent per architecture anlogic rename drams.txtâ lutrams.txt add nolutram add map_lutram map_ffram map_gates ecp5 rename bram.txtâ brams.txt lutram.txtâ lutrams.txt efinix rename bram.txtâ brams.txt add nobram add map_ffram map_gates gowin rename bram.txtâ brams.txt dram.txtâ lutrams.txt rename nodramâ nolutram nodram still recognized rename bramâ map_bram dramâ map_lutram add map_ffram map_gates,,
2556,44d9fb0e7cee7d8986ed037429e3c9fdd1b29ba1,ddie Hung <eddie@fpgeh.com>, 2019-12-31 18:47:38 -0800, , arrange order,,
2557,f7793a29564881245239e81326e0c7afeb15f6e9,ddie Hung <eddie@fpgeh.com>, 2019-12-31 18:42:11 -0800, , missing character,,
2558,713484fa66da705d2a274cdea590bd4634f48d5d,ddie Hung <eddie@fpgeh.com>, 2019-12-31 18:40:30 -0800, , call equiv_opt sim model exists,,
2559,a59016b146e91311324bc87f9a9437d7ff31d9f2,ddie Hung <eddie@fpgeh.com>, 2019-12-31 18:40:11 -0800, , fix warning,,
2560,c082329af33cd428f53f5afbcb51fab8de545090,ddie Hung <eddie@fpgeh.com>, 2019-12-31 18:39:32 -0800, , call equiv_opt multiclock assert,,
2561,35c659be74396db7824bc98428137dc9a5ac1d16,ddie Hung <eddie@fpgeh.com>, 2019-12-31 18:29:44 -0800, , cleanup xilinx box,,
2562,2358320f5168edd691882bba0f759d82308291d6,ddie Hung <eddie@fpgeh.com>, 2019-12-31 18:29:37 -0800, , cleanup ice40 box,,
2563,b2046a2114add3d24c0affd9d885b7ee320dba27,ddie Hung <eddie@fpgeh.com>, 2019-12-31 18:29:29 -0800, , cleanup ecp5 box,,
2564,96db05aaefd970c819ba1f75b7246c5958527b8b,ddie Hung <eddie@fpgeh.com>, 2019-12-31 17:06:03 -0800, , parse_xaiger take box_lookup,,
2565,e5ed8e8e2172c243bcca651eedd81053a5d7f575,ddie Hung <eddie@fpgeh.com>, 2019-12-31 16:50:22 -0800, , parse_xaiger reorder port,,
2566,ccc0a740d254e6895b49037681bc484d6572342d,ddie Hung <eddie@fpgeh.com>, 2019-12-31 16:16:05 -0800, , add abc9 dff test,,
2567,cac7f5d82eb2760bcc248d15315b0d8460c92cb0,ddie Hung <eddie@fpgeh.com>, 2019-12-31 16:12:40 -0800, , order carry chain port precompute iteration order,,
2568,6b825c719b5bf6f63d3397cfadf8293b5d14dde6,ddie Hung <eddie@fpgeh.com>, 2019-12-31 15:25:46 -0800, , update abc9_xc7.box comment,,
2569,4cdba00e25d892b90c0ee48716c17dec60e472db,ddie Hung <eddie@fpgeh.com>, 2019-12-31 15:24:02 -0800, , fdce port alphabetical,,
2570,b4663a987bc1bac3aa4cccab99dc191825902205,ddie Hung <eddie@fpgeh.com>, 2019-12-31 11:14:11 -0800, , fix attribute __abc9_async whitebox,,
2571,789211d9b3a6892c72d22a09bf2299075337f9f9,ddie Hung <eddie@fpgeh.com>, 2019-12-31 11:13:50 -0800, , fix incorrect __abc9_async box,,
2572,134e70e8e7798dd1e841b8deac2165c9f334ba09,ddie Hung <eddie@fpgeh.com>, 2019-12-31 10:21:11 -0800, , write_xaiger precise ff_bits remove ff_aig_map,,
2573,3798fa3bead6b944ebdee892c9bf5231559766f1,ddie Hung <eddie@fpgeh.com>, 2019-12-31 09:59:17 -0800, , retry getting rid write_xaiger holes_mode,,
2574,436c96e2fba0d7f73adb0ebb2b69821fe1dfc58c,ddie Hung <eddie@fpgeh.com>, 2019-12-30 23:29:14 -0800, , revert get rid holes_mode reverts commit,,
2575,d597e3e979d534d81c9c666d4b8eb95ed1bb4aa6,ddie Hung <eddie@fpgeh.com>, 2019-12-30 23:10:08 -0800, , merge remote tracking branch origin xaig_dff eddie abc9_refactor,,
2576,dacdc6cc941015aff45d1fde4d5365ab5e36e883,ddie Hung <eddie@fpgeh.com>, 2019-12-30 22:59:14 -0800, , remove abc9 clk option,,
2577,f1bf44ae8f66e81b7de6a2ec47c4a9dffe7e6587,ddie Hung <eddie@fpgeh.com>, 2019-12-30 22:58:39 -0800, , abc9_ops prep_dff cope lack hole module,,
2578,a367f703ea0633a4a6289415ae8a4545440ee705,ddie Hung <eddie@fpgeh.com>, 2019-12-30 22:56:19 -0800, , rename struct,,
2579,7997e2a90fd37886241b7eb657408177ef7f6fa7,ddie Hung <eddie@fpgeh.com>, 2019-12-30 18:24:29 -0800, , get rid holes_mode,,
2580,fad99c2ec7bd4bceaf5a2c1c5e93f83c85b81720,ddie Hung <eddie@fpgeh.com>, 2019-12-30 20:14:24 -0800, , merge remote tracking branch origin xaig_dff eddie abc9_refactor,,
2581,0c4be94a02a70de495343258ecda19eb20b3616b,ddie Hung <eddie@fpgeh.com>, 2019-12-30 20:13:25 -0800, , add dff_mode abc9_map test,,
2582,b42b64e8ed713b0e9810f18db7cafcf356e2b4f6,ddie Hung <eddie@fpgeh.com>, 2019-12-30 19:23:54 -0800, , move pas call abc9_ops abc9,,
2583,88334cab891d47778931c1ea0060fd107052e189,ddie Hung <eddie@fpgeh.com>, 2019-12-30 18:49:33 -0800, , cleanup,,
2584,52f649dcfd2bba3e4efc219b53e7937281a658c6,ddie Hung <eddie@fpgeh.com>, 2019-12-30 18:47:06 -0800, , use function arg,,
2585,0317a2b476f5ec78cab35b79a02d166c84c0f53e,ddie Hung <eddie@fpgeh.com>, 2019-12-30 18:46:22 -0800, , holes_module whitebox,,
2586,65baefecd39b3be641b9a6be350d2ae83854cacc,ddie Hung <eddie@fpgeh.com>, 2019-12-30 18:26:35 -0800, , rid unnecessary,,
2587,e2bbe33a88c11b89e5a011c43d5a9c6b4623f9a7,ddie Hung <eddie@fpgeh.com>, 2019-12-30 18:24:29 -0800, , get rid holes_mode,,
2588,b50de28c045e786f3140c95ab23cb2f426918093,ddie Hung <eddie@fpgeh.com>, 2019-12-30 18:00:49 -0800, , add abc9_ops prep_holes,,
2589,379dcda1398ea7a1325f82340148359ffe2bf548,iklas Nisbeth <niklas@nisbeth.dk>, 2019-12-31 02:38:10 +0100, , ice40 demote conflicting init value warning,,
2590,16c4ec7edaa3cb66ced2f856d3c48f30d7d2acf1,ddie Hung <eddie@fpgeh.com>, 2019-12-30 16:36:33 -0800, , add abc9_ops prep_dff,,
2591,88b9c8d46ddac513831dc79d370f8abb23ab68fc,ddie Hung <eddie@fpgeh.com>, 2019-12-30 16:29:08 -0800, , restore count_outputs move process check abc,,
2592,dbffbeef5c2df2345c786e195d2006d7bb23578a,ddie Hung <eddie@fpgeh.com>, 2019-12-30 16:21:20 -0800, , fix struct name,,
2593,7649ec72c9c282e0fec2909cd30584aa321eef1a,ddie Hung <eddie@fpgeh.com>, 2019-12-30 16:20:58 -0800, , merge remote tracking branch origin xaig_dff eddie abc9_refactor,,
2594,4c3f517425d7aa7a4349696cd1c21d46aa9ad03f,ddie Hung <eddie@fpgeh.com>, 2019-12-30 16:11:42 -0800, , remove delay target doc,,
2595,658f424d7d1bc73b00db766f02a89cdc833aa9bf,ddie Hung <eddie@fpgeh.com>, 2019-12-30 16:01:38 -0800, , merge remote tracking branch origin master eddie abc9_refactor,,
2596,07355729341e5104cf83210af280cb0cc6e8c7de,ddie Hung <eddie@fpgeh.com>, 2019-12-30 15:35:33 -0800, , write_xaiger use scratchpad stats cleanup abc9,,
2597,22fe931c861aa3f557327baf9d12ec57006308d9,ddie Hung <eddie@fpgeh.com>, 2019-12-30 12:26:39 -0800, , grammar,,
2598,fc4b8b89912c14f42b04a7c9f2ce350db3ce7c0b,ddie Hung <eddie@fpgeh.com>, 2019-12-30 14:56:14 -0800, , remove submod change,,
2599,543bd2de6c00f98577263439ebdada7bcda249ab,ddie Hung <eddie@fpgeh.com>, 2019-12-27 12:15:33 -0800, , update timing xilinx cell,,
2600,d1fccd5a2d63b265c1866cb4d54aba8f2c9d225c,ddie Hung <eddie@fpgeh.com>, 2019-12-30 14:35:52 -0800, , remove unused,,
2601,eb4e767053f4731c9f4b82c4dd53504e5fe50802,ddie Hung <eddie@fpgeh.com>, 2019-12-27 12:03:19 -0800, , offset box timing due 46ps tsu,,
2602,3cbbae251fc4a4b10abe21fde9c7316bb940a957,ddie Hung <eddie@fpgeh.com>, 2019-12-30 14:33:05 -0800, , call proc process inside whiteboxes,,
2603,405e974fe51f4ede0b374ddddc398a26e04b0265,ddie Hung <eddie@fpgeh.com>, 2019-12-30 14:31:42 -0800, , merge remote tracking branch origin master xaig_dff,,
2604,ece423415cbc17654c6ac81a0f4b15783c558660,ddie Hung <eddie@fpgeh.com>, 2019-12-30 14:24:58 -0800, , add changelog entry add abc9_ flop keep attr readme.md,,
2605,a038294a87b44a8eadfb62453f1fd76eec5a04ef,ddie Hung <eddie@fpgeh.com>, 2019-12-30 14:19:29 -0800, , tidy abc9_map.v,,
2606,d7ada6649766cfa32b077a744e066476278afd02,ddie Hung <eddie@fpgeh.com>, 2019-12-30 14:13:16 -0800, , add synth_xilinx dff option cleanup abc9,,
2607,79448f9be035c88589b4e9c0de6b2bdc5acbd4df,ddie Hung <eddie@fpgeh.com>, 2019-12-30 12:11:45 -0800, , update doc retime call abc dff,,
2608,c9e3b26412d6e5c5405f131b7526dec632fbb315,ddie Hung <eddie@fpgeh.com>, 2019-12-30 12:05:52 -0800, , disable synth_gowin abc9 offer advantage yet,,
2609,aa6d06c1b5b0083096ad547b0ad2600fcdc854f4,ddie Hung <eddie@fpgeh.com>, 2019-12-30 12:09:53 -0800, , revert revert synth_ retime option call abc well reverts commit,,
2610,566d9fb77f8688022ae7247fa9466a4327b2adb7,ddie Hung <eddie@fpgeh.com>, 2019-12-30 11:57:18 -0800, , revert abc call retime time reverts commit,,
2611,52a27700e2b985d56821ffefb3c61f88cfb96e1a,ddie Hung <eddie@fpgeh.com>, 2019-12-30 12:26:39 -0800, , grammar,,
2612,c0a17c2457532726b05586d3b7a030bd9f372dea,iodrag MilanoviÄ <mmicko@gmail.com>, 2019-12-30 20:34:31 +0100,1589, merge pull request 1589 yosyshq iopad_default make iopad option default xilinx flow,,
2613,c2c74f9bb001bba026270a6c218fc462aeaac6c2,ddie Hung <eddie@fpgeh.com>, 2019-12-30 10:01:02 -0800,1588, merge pull request 1599 yosyshq eddie retry_1588 retry 1588 write_xaiger instantiate whitebox cell type,,
2614,ce6e4f6341b90f68ea42120b5a0bfb34c586633c,ddie Hung <eddie@fpgeh.com>, 2019-12-30 10:00:47 -0800,1600, merge pull request 1600 yosyshq eddie cleanup_ecp5 nitpick cleanup ecp5,,
2615,f9749c202c93e1c9c6edb522999eacc323039b95,iodrag Milanovic <mmicko@gmail.com>, 2019-12-28 16:43:19 +0100, , fix new test,,
2616,8c3de1d4bd8a08756dee569430c03229e9e89a95,iodrag Milanovic <mmicko@gmail.com>, 2019-12-28 16:23:31 +0100, , merge remote tracking branch origin master iopad_default,,
2617,a82c701668d8197c01e54cb68bc45f2278f3172f,iodrag Milanovic <mmicko@gmail.com>, 2019-12-28 16:22:24 +0100, , make test without iopads,,
2618,509da7ed1a1e27066451f57868108b473cf516a0,iodrag Milanovic <mmicko@gmail.com>, 2019-12-28 16:12:45 +0100, , revert fix xilinx test iopads default reverts commit,,
2619,f348ffa44d4ec00537499ffe79ce627beeeefe85,ddie Hung <eddie@fpgeh.com>, 2019-12-28 05:07:46 -0800, , abc9_techmap _map called abc9 script pas along abc9_ops,,
2620,ec2539480867fcc05c904043747b2f3cba9a9866,ddie Hung <eddie@fpgeh.com>, 2019-12-28 03:16:28 -0800, , rename abc9.cc abc9_techmap.cc,,
2621,011f749ecfe37711552be7b9c7712931e82c3757,ddie Hung <eddie@fpgeh.com>, 2019-12-28 02:15:11 -0800, , update resource count,,
2622,71906fab51c60d22ee5b145df0429287ab9d2d65,ddie Hung <eddie@fpgeh.com>, 2019-12-27 16:57:08 -0800, , nitpick cleanup ecp5,,
2623,d45869855c6fc86dc6a0225018a8e383866dacb4,ddie Hung <eddie@fpgeh.com>, 2019-12-27 16:44:57 -0800,1598, add 1598 testcase,,
2624,237415e78cab2c15d783657c4c2bc959efb298bb,ddie Hung <eddie@fpgeh.com>, 2019-12-27 16:44:18 -0800, , write_xaiger inherit port ordering original module,,
2625,a56d6970f24ae6044e02bea333c484035fd5cdfa,ddie Hung <eddie@fpgeh.com>, 2019-12-27 16:05:58 -0800,1598, revert merge pull request 1598 yosyshq revert 1588 eddie xaiger_cleanup reverts commit reversing change made,,
2626,9e6632c40ac24d8839bb76ca2f9674edfdc750f9,ddie Hung <eddie@fpgeh.com>, 2019-12-27 15:37:26 -0800, , merge branch master github.com yosyshq yosys,,
2627,3d4644804ea779831b617fe7d12473e3161a93b9,ddie Hung <eddie@fpgeh.com>, 2019-12-27 15:35:19 -0800, , write_xaiger simplify _bits,,
2628,36d79c80d05f93cd4cb565fe7a92d7cb88683852,ddie Hung <eddie@fpgeh.com>, 2019-12-27 15:35:19 -0800, , write_xaiger simplify _bits,,
2629,92654f73ea92ee9e390c8ab50d8cb51c47a7ffa9,avid Shah <dave@ds0.me>, 2019-12-27 23:31:51 +0000,1598, merge pull request 1598 yosyshq revert 1588 eddie xaiger_cleanup revert write_xaiger instantiate whitebox cell type,,
2630,df31ade3b3b4f19e997c3cc8800a4a88e0a71177,avid Shah <davey1576@gmail.com>, 2019-12-27 23:25:20 +0000, , revert write_xaiger instantiate whitebox cell type,,
2631,dd503a5f3f50ec9762aa7301b5e0c5112aff1866,ddie Hung <eddie@fpgeh.com>, 2019-12-27 15:18:55 -0800, , really fix,,
2632,b7afafde22c195f381168677407a2abc93c5fae0,ddie Hung <eddie@fpgeh.com>, 2019-12-27 14:52:26 -0800, , consistency,,
2633,5017be6445fdf3729eb8781e1692be1099039a90,ddie Hung <eddie@fpgeh.com>, 2019-12-27 14:49:09 -0800, , cope abc9_arrival string,,
2634,4eaa45091cebb57db32fa30c37e80e113ae10451,ddie Hung <eddie@fpgeh.com>, 2019-12-27 14:47:50 -0800, , update abc9_arrival time add abc9_required time,,
2635,49881b4468bbd02ac141495dd3b30c9739eb5072,ddie Hung <eddie@fpgeh.com>, 2019-12-27 11:30:18 -0800, , write_xaiger fix arrival time non box,,
2636,3e14ff16676884a1f65cf0eeb0ca9cb1958b8804,iodrag Milanovic <mmicko@gmail.com>, 2019-12-25 20:38:48 +0100, , fixed invalid char,,
2637,a24596def375bd9edcbeac1b73d7c3ea76244a77,arcin KoÅcielnicki <mwk@0x04.net>, 2019-12-22 01:08:56 +0100, , iopadmap emit tristate buffer const edge case,,
2638,13a3041030d9475fdb45dd650f62aaa9dc8bb876,arcin KoÅcielnicki <mwk@0x04.net>, 2019-12-25 16:18:44 +0100,1593, merge pull request 1593 yosyshq mwk dsp48a1 pmgen xilinx_dsp initial dsp48a dsp48a1 support,,
2639,e226a8f7f1e2fa55102890462fc2a0097a04092b,arcin KoÅcielnicki <mwk@0x04.net>, 2019-12-25 15:39:40 +0100, , minor nit fix,,
2640,2e21aa59a296c666f8e8fa0033efce4504ebd9ba,ddie Hung <eddie@fpgeh.com>, 2019-12-23 14:58:06 -0800, , add dsp cascade test,,
2641,1d0ac659ad37af7fa3d32a95bf04c4ce0e009792,ddie Hung <eddie@fpgeh.com>, 2019-12-23 14:40:59 -0800, , fix opmode pcin pcout cascade xc6s check reg,,
2642,75acaff6f5416137fdf515bda5c214ccc228df98,ddie Hung <eddie@fpgeh.com>, 2019-12-23 14:22:13 -0800, , fix cea ceb check,,
2643,edabe73377e08ebdc1315d9a907f0a4ff8bfddd3,ddie Hung <eddie@fpgeh.com>, 2019-12-23 13:41:26 -0800, , fix checking direct connection,,
2644,71cac30309ec19bb72ff64ae5f5471ba0ecfaf46,ddie Hung <eddie@fpgeh.com>, 2019-12-23 12:38:18 -0800, , support unregistered cascade input,,
2645,d00533eaa81b0c9dd80679bdde4aba60c8b1eece,ddie Hung <eddie@fpgeh.com>, 2019-12-23 11:42:46 -0800, , add dsp48a pcout pcin cascade support,,
2646,dadaf7ed788370c94a463e5e479bed4d540cdf4b,arcin KoÅcielnicki <mwk@0x04.net>, 2019-12-22 14:30:04 +0000, , xilinx test dsp48a dsp48a1 simulation model,,
2647,509070f82fa458ccc8515eb4b09f1e4ab7068110,ddie Hung <eddie@fpgeh.com>, 2019-12-23 08:36:20 -0800, , disable clock domain partitioning yosys pas let abc,,
2648,6eadd4390a3c9650912bac9fbf8bd309f0088217,ddie Hung <eddie@fpgeh.com>, 2019-12-23 08:35:53 -0800, , write_xaiger opt instead clean whiteboxes,,
2649,666c6128a90de588ab26c876a257ea48edfded30,arcin KoÅcielnicki <mwk@0x04.net>, 2019-12-22 20:43:39 +0100, , xilinx_dsp initial dsp48a dsp48a1 support,,
2650,436fea9e6990c66369d7c30b571920ae115efb44,iodrag Milanovic <mmicko@gmail.com>, 2019-12-21 20:23:23 +0100, , addressed review comment,,
2651,1937091f622a37d8050e5cc1e7c486707fd90b2f,iodrag Milanovic <mmicko@gmail.com>, 2019-12-21 13:21:45 +0100, , iopad compatibility old script,,
2652,477e43d921d204c6bc6403109fea6506802c948c,iodrag Milanovic <mmicko@gmail.com>, 2019-12-21 13:18:44 +0100, , fix xilinx test iopads default,,
2653,2fcf683af427aa86ff57bcbed8b027e97fd03f96,iodrag Milanovic <mmicko@gmail.com>, 2019-12-21 11:56:41 +0100, , make iopad option default xilinx flow,,
2654,aa1adb0f1e43c353356a8283ad1f2fc007d9f54b,ddie Hung <eddie@fpgeh.com>, 2019-12-20 14:56:08 -0800,1588, merge pull request 1588 yosyshq eddie xaiger_cleanup write_xaiger instantiate whitebox cell type,,
2655,d3fc94405f14a96a91463f618908c5a51a491507,ddie Hung <eddie@fpgeh.com>, 2019-12-20 14:07:23 -0800, , merge remote tracking branch origin master xaig_dff,,
2656,5986a4df40a9c19171624c772b39e4c003e9c6ff,ddie Hung <eddie@fpgeh.com>, 2019-12-20 14:06:59 -0800, ," add abc9_arrival time ram 32,64",,
2657,1ea1e8e54f33e4a048c1343959e20e8f1c8ad73b,ddie Hung <eddie@fpgeh.com>, 2019-12-20 13:56:13 -0800, , merge remote tracking branch origin master xaig_dff,,
2658,7928eb113c5a310924f4bb8ab26d0dafe902d6ec,ddie Hung <eddie@fpgeh.com>, 2019-12-19 11:24:39 -0800, ," add ram 32,64 abc9_map.v",,
2659,ff2645ce0b8d0e639b0e83db35476036dde34f0d,ddie Hung <eddie@fpgeh.com>, 2019-12-20 13:38:32 -0800, , put specify endspecify inside,,
2660,1482f32d53da84ddfb034cff88174af5e5c41761,ddie Hung <eddie@fpgeh.com>, 2019-12-20 13:09:00 -0800,1585, merge pull request 1585 yosyshq eddie fix_abc9_lut interpret abc9 lut lut string,,
2661,a75e08c7094d7d6f623057ad936c63551f1ebfbe,ddie Hung <eddie@fpgeh.com>, 2019-12-20 13:07:24 -0800, , write_xaiger instantiate whitebox cell type,,
2662,e58c3f8351763facc12f61c42797cc2a5edf0907,ddie Hung <eddie@fpgeh.com>, 2019-12-20 13:03:48 -0800,1587, merge pull request 1587 yosyshq revert 1558 eddie xaiger_cleanup revert optimise write_xaiger,,
2663,f5e0a07ad679696b0d3077ef877941d4c1f864d7,ddie Hung <eddie@fpgeh.com>, 2019-12-20 13:00:04 -0800, , add _ff_ _sr courtesy mwkmwkmwk,,
2664,d038cea3c7c5dd9f147c4da0e44de0e664df089f,ddie Hung <eddie@fpgeh.com>, 2019-12-20 12:32:00 -0800, , stringent check flop cell,,
2665,10e82e103f7b95d5a50d2ac85bc8e07e4461e388,ddie Hung <eddieh@ece.ubc.ca>, 2019-12-20 12:05:45 -0800, , revert optimise write_xaiger,,
2666,319cba70d37eafdb8bbd3ddf6a0f9c238d53d0c2,raham Edgecombe <gpe@grahamedgecombe.com>, 2019-11-19 19:46:15 +0000, , fix linking python 3.8 behaviour python config libs changed python 3.8 example compare output python 3.7 3.8 archlinux system python3.7 config libs lpython3.7m lcrypt lpthread ldl lutil python3.8 config libs lcrypt lpthread ldl lutil  lack lpython latter case cause linker fail attempting build yosys python 3.8 passing new embed flag python config add lpython like earlier version python python3.8 config embed libs lpython3.8 lcrypt lpthread ldl lutil  commit add code automatically detecting support embed flag supported passed python config invocation fix building python 3.8,,
2667,2a8cfdebbba39782304afdf91b8fcfbf0bd58eb0,raham Edgecombe <gpe@grahamedgecombe.com>, 2019-11-19 19:45:59 +0000, , add python_config variable makefile,,
2668,45f0f1486bbe30cdbf22c94b165879568af1a37a,ddie Hung <eddie@fpgeh.com>, 2019-12-19 11:24:39 -0800, ," add ram 32,64 abc9_map.v",,
2669,979bf36fb00ec61ec7e27f074079e0464be03be7,ddie Hung <eddie@fpgeh.com>, 2019-12-19 11:23:41 -0800, , split __abc9_async add cell type clkdomain_t,,
2670,94f15f023c8720d84211ac75980cf0b0f492411d,ddie Hung <eddie@fpgeh.com>, 2019-12-19 10:29:40 -0800, , merge remote tracking branch origin master xaig_dff,,
2671,269ba56a6d46d1e1692d75eecbad2bc3aaf69b23,ddie Hung <eddie@fpgeh.com>, 2019-12-19 12:24:27 -0500,1581, merge pull request 1581 yosyshq clifford fix1565 fix sim assignment size,,
2672,df626ee7abca3446225dac9179d7e7f380774b2c,ddie Hung <eddie@fpgeh.com>, 2019-12-19 12:24:03 -0500,1558, merge pull request 1558 yosyshq eddie xaiger_cleanup optimise write_xaiger,,
2673,d406f2ffd776e4f69c86a96db8e69a9aa8a1dc1c,ddie Hung <eddie@fpgeh.com>, 2019-12-19 12:21:33 -0500,1569, merge pull request 1569 yosyshq eddie fix_1531 verilog preserve size genval loop,,
2674,d675f22f4e4166ef2cd13f1a9a28f8bd35511539,ddie Hung <eddie@fpgeh.com>, 2019-12-19 12:21:22 -0500,1571, merge pull request 1571 yosyshq eddie fix_1570 mem_arst.v redeclare ansi port,,
2675,8b2c9f4518aa27662a29de5d282df44f1bba6dc8,arcin KoÅcielnicki <mwk@0x04.net>, 2019-11-27 18:13:00 +0100, , xilinx add simulation model remaining clb primitive,,
2676,561ae1c5c4e694656fb4ce9198e62f0efbe4c705,arcin KoÅcielnicki <mwk@0x04.net>, 2019-12-19 08:49:21 +0100, , xilinx_dffopt keep order lut input see rationale http github.com yosyshq yosys pull 1557,,
2677,76ba06a79ea917a0e515aa0e99ae41f42e8bddc9,ddie Hung <eddie@fpgeh.com>, 2019-12-18 15:14:38 -0800, , bump abc,,
2678,3b559de6e9f8972c1e52ee8bf6d9a600bcfa187f,ddie Hung <eddie@fpgeh.com>, 2019-12-18 12:21:12 -0800, , interpret abc9 lut lut string,,
2679,f52c6efd9da161e625538f9e8c23875efebda60f,ddie Hung <eddie@fpgeh.com>, 2019-12-18 12:09:11 -0800, , add scratchpad changelog,,
2680,d0afe4e10d474e9254a6d5ebc7fbeeb8e2e0149a,ddie Hung <eddie@fpgeh.com>, 2019-12-18 12:08:38 -0800, , merge branch master github.com yosyshq yosys,,
2681,520f1646cf0c0d83603c4bec2f6a37acca1d4960,avid Shah <dave@ds0.me>, 2019-12-18 19:42:17 +0000,1563, merge pull request 1563 yosyshq dave async prld ecp5 add support mapping prld ffs,,
2682,b2a42e1facc5f9684f51f3dc909c6dcd53a245ff,ddie Hung <eddie@fpgeh.com>, 2019-12-18 13:55:44 -0500,1572, merge pull request 1572 nakengelhardt scratchpad_pass add command read modify scratchpad content,,
2683,dd71ac5cc9fba8072679e5dada6b5ade41e3d835,ddie Hung <eddie@fpgeh.com>, 2019-12-18 12:53:45 -0500,1584, merge pull request 1584 yosyshq mwk xilinx flaky test test xilinx fix flaky mux test,,
2684,f382164d6ed4e6fd6820322db5becf081a74f272,arcin KoÅcielnicki <mwk@0x04.net>, 2019-12-18 15:53:20 +0100, , test xilinx fix flaky mux test,,
2685,a2352504031ee69efd0aac214fc947737303eb5e,arcin KoÅcielnicki <mwk@0x04.net>, 2019-12-18 13:42:26 +0100, , xilinx add xilinx_dffopt pas 1557,,
2686,aff6ad1ce09264fb7fbf43a7456a746a586bea90,arcin KoÅcielnicki <marcin@symbioticeda.com>, 2019-11-21 06:30:06 +0100, , xilinx improve flip flop handling add support infering kind flip flop ffs async set reset clock enable ffs sync set reset ffs sync set reset clock enable pass moved added order dff2dffs work correctly give complete coverage virtex spartan flip flop capability though latch capability older fpgas also support set reset input handled later data,,
2687,22dd9f107c8986463041709aabcd0c886c87d33f,lifford Wolf <clifford@clifford.at>, 2019-12-18 13:06:34 +0100, , send people instead verific.com signed clifford wolf clifford clifford.at,,
2688,3671ecc7d0b3792c61ceee858435b3b75ad4739c,. Engelhardt <nak@symbioticeda.com>, 2019-12-18 12:30:30 +0100, , use extra_args,,
2689,c9c77a90b32a1fea64823dbded7eeddf826617a1,ddie Hung <eddie@fpgeh.com>, 2019-12-17 16:11:54 -0800, , remove verify,,
2690,5e206199f4639dbebfc9e2a0e6a8170db449b088,ddie Hung <eddie@fpgeh.com>, 2019-12-17 16:11:37 -0800, , bump abc upstream fix,,
2691,b1b99e421eac9f960a08a17fe69e56a0b0661ebb,ddie Hung <eddie@fpgeh.com>, 2019-12-17 16:10:40 -0800, , use pool instead std set preserver ordering,,
2692,a6fdb9f5c1262e57d4aa292778c947773d9fe04d,ddie Hung <eddie@fpgeh.com>, 2019-12-17 15:50:01 -0800, , aiger frontend user shorter prefixed name,,
2693,5f50e4f1121d139c3c9b842514c86cfc7712b32e,ddie Hung <eddie@fpgeh.com>, 2019-12-17 15:44:35 -0800, , cleanup xaiger remove unnecessary complexity inout,,
2694,0875a078710a2d60ec3c55e9b5a87d97fd643f3b,ddie Hung <eddie@fpgeh.com>, 2019-12-17 15:43:21 -0800, , read_xaiger cope optional,,
2695,c8bc1793a4e8230c29fca4a34862414e8ab8722b,. Engelhardt <nak@symbioticeda.com>, 2019-12-17 19:39:55 +0100, , check scratchpad variable abc9.scriptfile,,
2696,41ed6ca7a5a18aa3a2ce42e76012c43fdf2de73b,lifford Wolf <clifford@clifford.at>, 2019-12-17 17:32:48 +0100,1565, fix sim assignment size fix 1565 signed clifford wolf clifford clifford.at,,
2697,dccd7eb39f897f7fb04b038ee8ac11e676a8ea77,ddie Hung <eddie@fpgeh.com>, 2019-12-17 00:25:08 -0800, , cleanup,,
2698,e82a9bc642782ea84d46ca135d2c0b6a42b9e772,ddie Hung <eddie@fpgeh.com>, 2019-12-17 00:03:03 -0800, , sigmap,,
2699,2e7113070010705b2c6c4a550cc2ebd3fd111ce0,ddie Hung <eddie@fpgeh.com>, 2019-12-17 00:00:07 -0800, , revert use sigmap signal reverts commit,,
2700,a73f96594f4688afc85098b485ef7788e79f5c33,ddie Hung <eddie@fpgeh.com>, 2019-12-16 21:48:21 -0800,1574, merge pull request 1574 yosyshq eddie xilinx_lutram xilinx add lutram rule ram32m ram64m,,
2701,9935370ada858da56b5d61a3806768af11565a47,ddie Hung <eddie@fpgeh.com>, 2019-12-16 21:48:02 -0800,1521, merge pull request 1521 dh73 diego memattr adding support xilinx memory attribute block single port mode,,
2702,aed67dd020575a393b21a65baebcce1d1f49d22a,ddie Hung <eddie@fpgeh.com>, 2019-12-16 18:41:56 -0800, , abc9 need clean afterwards,,
2703,33e6d0558500d14e6711f7fc4ded1ebdb296bcaa,ddie Hung <eddie@fpgeh.com>, 2019-12-16 17:06:30 -0800, , enforce non existence,,
2704,d9bf7061cd6a5efc20c053bc96d05650f0fa3a14,ddie Hung <eddie@fpgeh.com>, 2019-12-16 16:48:31 -0800, , put __abc9_ ff_ async clock domain abc9_flop,,
2705,42f990f3a6b7928841fa0e290fa2688925485907,ddie Hung <eddie@fpgeh.com>, 2019-12-16 16:40:52 -0800, , use sigmap signal,,
2706,187e1c46e61dc910bf591625f7034b052ba928a7,ddie Hung <eddie@fpgeh.com>, 2019-12-16 14:48:53 -0800, , update doc,,
2707,b19fc8839bdbf652d136790fe94cdaa1b520c75b,ddie Hung <eddie@fpgeh.com>, 2019-12-16 14:39:13 -0800, , skip inout transformation,,
2708,78c0246d4abbd290289ed55a0008968293119446,ddie Hung <eddie@fpgeh.com>, 2019-12-16 14:35:35 -0800, , revert write_xaiger use sigmap bit consistently reverts commit,,
2709,378d9e6e0c16e13cf161aec283ab366e2462745c,ddie Hung <eddie@fpgeh.com>, 2019-12-16 13:57:55 -0800, , add another test,,
2710,4158ce4eda4853e89187824daa32fcb57f6dfa27,ddie Hung <eddie@fpgeh.com>, 2019-12-16 13:56:45 -0800, , sloppiness thanks dh73 spotting,,
2711,db0003410ff35ab39e3ea408684f600e75c16e78,ddie Hung <eddie@fpgeh.com>, 2019-12-16 13:31:47 -0800, , accidentally commented test,,
2712,5a00d5578cea91ce84f3d95e6138c85d1a949b89,ddie Hung <eddie@fpgeh.com>, 2019-12-16 13:31:15 -0800, , add unconditional match block force ram,,
2713,6b384861e4b1e02b24bf11d266cf11f461115cd8,ddie Hung <eddie@fpgeh.com>, 2019-12-16 13:31:05 -0800, , oops,,
2714,e990c013c57da8149dbbd2fe2633e953ec8f471b,ddie Hung <eddie@fpgeh.com>, 2019-12-16 13:01:51 -0800, , merge blockram test,,
2715,d910bec8e00b5e9eba2fc62dec1a6b734e429cc4,ddie Hung <eddie@fpgeh.com>, 2019-12-16 13:00:58 -0800, , update xc7 xcu bram rule,,
2716,503d1db551b5ab91a6ed262d011f5b9b2fa78d8e,ddie Hung <eddie@fpgeh.com>, 2019-12-16 12:58:13 -0800, , implement attribute grammar,,
2717,952d62991fcdb3d5eb55eb5647cda3b4b285bfe2,ddie Hung <eddie@fpgeh.com>, 2019-12-16 12:07:49 -0800, , merge branch diego memattr http github.com dh73 yosys diego memattr,,
2718,5d009964266e3b52a01c72ee930601d0ebf3a838,ddie Hung <eddie@fpgeh.com>, 2019-12-16 12:06:47 -0800, , merge branch eddie xilinx_lutram github.com yosyshq yosys eddie xilinx_lutram,,
2719,7545ab3814a01047698f45739a04437045248da3,ddie Hung <eddie@fpgeh.com>, 2019-12-16 11:56:26 -0800, , populate dod even unused,,
2720,c4d37813cb112d7f3717049d7cf4e6e6b0456fbb,ddie Hung <eddie@fpgeh.com>, 2019-12-16 10:41:13 -0800, ," rename ram 32,64 rule ram 32x2,64x1",,
2721,6c340112fee1bb8989cbd41923aaa627d77d5110,ddie Hung <eddie@fpgeh.com>, 2019-12-16 10:21:08 -0800, , write_xaiger use sigmap bit consistently,,
2722,87e21b0122bd682db8aeffae3e1ac503c9cea2d2,iego H <diego@symbioticeda.com>, 2019-12-16 10:23:45 -0600, , fixing compiler warning issue moving test script correct place,,
2723,abcd82dacadc8b5af6b2b7f6d7cbdb635d276440,. Engelhardt <nak@symbioticeda.com>, 2019-12-16 13:09:31 +0100, , add assert option scratchpad command,,
2724,f3f59910eb06bf74a2a4b8157797a327dd097451,iego H <diego@symbioticeda.com>, 2019-12-15 23:51:58 -0600, , removing fixed attribute value ramstyle rule,,
2725,b35559fc335181d7c8f8046fa17bf05550c21ba7,iego H <diego@symbioticeda.com>, 2019-12-15 23:33:09 -0600, , merging attribute rule single match block adding test,,
2726,6d4b6b1e69b2e332d512ed151398bb6bd8e3f3c7,ddie Hung <eddie@fpgeh.com>, 2019-12-15 19:00:34 -0800,1575, merge pull request 1575 rodrigomelo9 master fixed missing verilog_ documentation,,
2727,b0231df3e5c79c553faed93e3e7af798511a1e28,ddie Hung <eddie@fpgeh.com>, 2019-12-15 18:59:55 -0800,1577, merge pull request 1577 gromero yosys manual fix text abstract section,,
2728,b1555fa32c8dac4029196ea529e5aff43f4858e9,ddie Hung <eddie@fpgeh.com>, 2019-12-15 18:59:36 -0800,1578, merge pull request 1578 noopwafel eqneq debug fix debug print,,
2729,e709fd3da1c7e3ae36ee43a997fbd413909c764e,lyssa Milburn <amilburn@zall.org>, 2019-12-15 20:40:38 +0100, , fix debug print,,
2730,c0339bbbf16cee8121417f69305c7601122ff70c,ddie Hung <eddie@fpgeh.com>, 2019-12-13 16:21:09 -0800, , name input output aiger,,
2731,266993408a2b926ffefcf536feb92b36b11e398e,iego H <diego@symbioticeda.com>, 2019-12-13 15:43:24 -0600, , refactoring memory attribute matching based ieee 1364.1 tool specific,,
2732,52875b0d61b2b1cc83a9e9d51964a92027c3758c,ddie Hung <eddie@fpgeh.com>, 2019-12-13 12:01:03 -0800,1533, merge pull request 1533 dh73 bram_xilinx adjust xilinx xc7 xcu bram min bit threshold ramb18e1,,
2733,a5764a12365073768edb822e893aa9c0a957e585,ddie Hung <eddie@fpgeh.com>, 2019-12-13 10:28:13 -0800, , disable ram16x1d test,,
2734,83d36394f86510abf944ada407d4a1f4d7eefcd0,ddie Hung <eddie@fpgeh.com>, 2019-12-13 10:26:37 -0800, , opt_merge discard init cell port merging,,
2735,d86d073ad657b5bc92b8ef020b79c070333f267f,ddie Hung <eddie@fpgeh.com>, 2019-12-13 10:26:30 -0800, , add testcase,,
2736,c3262d60752bb20ff5cd54bc4ee6f56e2b772b05,ddie Hung <eddie@fpgeh.com>, 2019-12-13 08:59:17 -0800, , disable ram16x1d match rule carry lut4 arch,,
2737,d6514fc2e13976b15be396f413b046deb6f0c9fa,ddie Hung <eddie@fpgeh.com>, 2019-12-13 08:54:19 -0800, , ram64m8 also address,,
2738,dd7d2d8db615f7d54d9bbee257fad9fb11bdc9f8,ddie Hung <eddie@fpgeh.com>, 2019-12-13 08:51:05 -0800, , duplicate tribuf call credit mwkmwkmwk,,
2739,1c9634558747bf5b92a309b6af013a54034c35d3,iego H <diego@symbioticeda.com>, 2019-12-13 09:33:18 -0600, , renaming bram memory test sake uniformity,,
2740,e9dc2759c414bdc8ab663fd5c8350b40b099b456,odrigo Alejandro Melo <rmelo@inti.gob.ar>, 2019-12-13 10:17:05 -0300, , fixed missing verilog_ documentation,,
2741,91f427d7195caea16e116df7051bacd0da6212a6,. Engelhardt <nak@symbioticeda.com>, 2019-12-13 12:54:52 +0100, , check scratchpad variable custom abc script,,
2742,ce3615b3670b942ae281db425b290023b1395b69,. Engelhardt <nak@symbioticeda.com>, 2019-12-13 10:28:34 +0100, , add period newlines help message,,
2743,d0ee4cd88f1f966c194fdc60e47ef67944882afb,ddie Hung <eddie@fpgeh.com>, 2019-12-12 19:00:26 -0800, , remove extraneous synth_xilinx call,,
2744,01116f0f0a0ace0c676271904222932dd433aae1,ddie Hung <eddie@fpgeh.com>, 2019-12-12 18:52:48 -0800, , add test new model,,
2745,8925bf4b9639e1604eb3fd9a298d9f1138093a56,ddie Hung <eddie@fpgeh.com>, 2019-12-12 18:52:28 -0800, , add ram32x6sdp ram64x3sdp mode,,
2746,50e0c835606a94c825079a63fc026c906c9985e0,ddie Hung <eddie@fpgeh.com>, 2019-12-12 18:52:03 -0800, , fix ram64m model bit address bus,,
2747,037d1a03df20b9c445790728bb80e1818d1edafa,ddie Hung <eddie@fpgeh.com>, 2019-12-12 17:49:55 -0800,1460, add 1460 testcase,,
2748,7a9d1be97d100c265530270810071e2e9e676b3e,ddie Hung <eddie@fpgeh.com>, 2019-12-12 17:44:59 -0800, , add memory rule ram16x1d ram32m ram64m,,
2749,caab66111e2b5052bd26c8fd64b1324e7e4a4106,ddie Hung <eddie@fpgeh.com>, 2019-12-12 17:44:37 -0800, , rename memory test lutram add xilinx test,,
2750,751a18d7e974123352e372c75bb17226e6fabec0,iego H <diego@symbioticeda.com>, 2019-12-12 17:32:58 -0600, , fixing citation file fixing ramb36e1 test,,
2751,fce6bad6ae22a3e14115202b05b50ae4a69b5a93,ddie Hung <eddie@fpgeh.com>, 2019-12-12 15:02:46 -0800, , remove clkpart entry changelog,,
2752,bea15b537b4b988f24385338c5f25c2b37b66353,ddie Hung <eddie@fpgeh.com>, 2019-12-12 14:57:17 -0800, , merge remote tracking branch origin master xaig_dff,,
2753,9ab1feeaf11adb6b675ac4034e246cb137d07db9,ddie Hung <eddie@fpgeh.com>, 2019-12-12 14:56:15 -0800, , abc9_map.v fix xilinx lutram,,
2754,3eed8835b5911c4c635e0cade0978987c09c7ab5,ddie Hung <eddie@fpgeh.com>, 2019-12-12 14:56:15 -0800, , abc9_map.v fix xilinx lutram,,
2755,47ac1b01e673c1fc6f0010237c66d9b20957dcd0,ddie Hung <eddie@fpgeh.com>, 2019-12-12 14:43:13 -0800, , add test,,
2756,3bd623bb05c0be74b024f5635e754e794bd6316c,ddie Hung <eddie@fpgeh.com>, 2019-12-12 14:33:33 -0800, , synth_xilinx error tristate without iopad,,
2757,abf99d4dae8a464910b81122f9720660c59a631e,ddie Hung <eddie@fpgeh.com>, 2019-12-12 14:32:29 -0800, , tribuf set scratchpad boolean,,
2758,e33f407655fa516cb2f6754103973eb156ca90cf,iego H <diego@symbioticeda.com>, 2019-12-12 16:06:46 -0600, , adding note todo check file,,
2759,1187e91c2f2684cb204c555cb3d53b68c7381c40,. Engelhardt <nak@symbioticeda.com>, 2019-12-12 20:51:59 +0100, , add test make help message verbose,,
2760,937ec1ee78e5470c148d8c39387c7a80711af8a7,iego H <diego@symbioticeda.com>, 2019-12-12 13:50:36 -0600, , updating ramb36e1 threshold adding test ramb18e1 ramb36e1,,
2761,ab6ac8327f28b2ba9530c81cdbb5091a1ef91032,iego H <diego@symbioticeda.com>, 2019-12-12 13:40:05 -0600, , merge http github.com yosyshq yosys bram_xilinx,,
2762,23fcfd0adb51f800936b70999a5f95fe59ee7631,ddie Hung <eddie@fpgeh.com>, 2019-12-12 07:34:07 -0800, , make sv2017 compliant courtesy wsnyder,,
2763,4c7cda1c8b8a782da90f6bbd00e0a98aa1817f6e,. Engelhardt <nak@symbioticeda.com>, 2019-12-12 16:14:20 +0100, , add command read modify scratchpad content,,
2764,4a805108776f563bcd7550d1331a73a50512fbe2,ddie Hung <eddie@fpgeh.com>, 2019-12-11 23:52:05 -0800, , even obvious testcase,,
2765,61a1f3f49b7bd0478b92c0933c487af5803c53f9,ddie Hung <eddie@fpgeh.com>, 2019-12-11 23:48:09 -0800, , make testcase clearer init,,
2766,1ac1697e15ff72e69f4dfbf6922f0871c81bdff2,ddie Hung <eddie@fpgeh.com>, 2019-12-11 16:59:00 -0800, , stray log_dump,,
2767,af36943cb979f9e70cb2254090560cf346c11af0,ddie Hung <eddie@fpgeh.com>, 2019-12-11 16:26:26 -0800, , preserve size genval loop,,
2768,151f7533e89d1a6db9c52b3c5d77adb2089db366,ddie Hung <eddie@fpgeh.com>, 2019-12-11 16:26:19 -0800, , add testcase,,
2769,2666482282421bb54213ba01054111eadc401373,ddie Hung <eddie@fpgeh.com>, 2019-12-11 16:38:43 -0800, , update readme.md abc_ abc9_,,
2770,f022645cd2564ef47a6e8cf80c1452cd25f7ace2,ddie Hung <eddie@fpgeh.com>, 2019-12-11 13:02:07 -0800, , fix bitwidth mismatch suppresses iverilog warning,,
2771,9a892199f72bb08f78c868fe8ab5b8a63cf25f37,ddie Hung <eddie@fpgeh.com>, 2019-12-11 11:27:10 -0800, , suppress warning message init,,
2772,e75ca29b19e230bc829a369c7de9cbadb629f5a7,ddie Hung <eddie@fpgeh.com>, 2019-12-11 11:26:54 -0800, , add test warning ignoring initial value non register,,
2773,993a77d19b3fb56ef2da3a6dfafa8a1488039d01,ustavo Romero <gromero@tutanota.com>, 2019-12-11 08:09:48 -0300, , manual fix text abstract section,,
2774,613334d9dcb5c190de8396ff38e2ae73259aa7bf,avid Shah <dave@ds0.me>, 2019-12-11 08:46:10 +0000,1564, merge pull request 1564 zirconiumx intel housekeeping,,
2775,85a14895ca31ec8c34bf5c296a5740a798b06693,an Ravensloft <dan.ravensloft@gmail.com>, 2019-12-10 13:40:32 +0000, , synth_intel a10gx arria10gx,,
2776,eab3272cdeed697bdb9664c2d8a133d336addb7c,an Ravensloft <dan.ravensloft@gmail.com>, 2019-12-10 13:31:45 +0000, , synth_intel cyclone10 cyclone10lp,,
2777,7e5602ad17b20f14e56fc4c64198ca2d576917df,ddie Hung <eddie@fpgeh.com>, 2019-12-09 17:38:48 -0800,1545, merge pull request 1545 yosyshq eddie preserve sb_carry name attribute using,,
2778,49c2e59b2a4fce770bdaa74177adff0ee995f90d,ddie Hung <eddie@fpgeh.com>, 2019-12-09 15:44:19 -0800, , fix comment,,
2779,fb203d2a2c02c3df1a2c6a92ec196e579495c8d4,ddie Hung <eddie@fpgeh.com>, 2019-12-09 14:29:29 -0800, , ice40_opt restore attribute name unwrapping,,
2780,36a88be609b942f9bc1a5e44ecdbe432a3fa56e8,ddie Hung <eddie@fpgeh.com>, 2019-12-09 14:28:54 -0800, , ice40_wrapcarry unwrap preserve src attribute,,
2781,eff858cd33403a13736ac74cce6964648306e594,ddie Hung <eddie@fpgeh.com>, 2019-12-09 14:20:35 -0800, , unmap test,,
2782,bbdf2452b3bf5bd5d835fc1d6936568cb0a32a1a,ddie Hung <eddie@fpgeh.com>, 2019-12-09 13:27:09 -0800, , unwrap create lut sb_lut4 opt_lut,,
2783,705e520a527864dc32f1934bb4b2b94d75f8f0ec,ddie Hung <eddie@fpgeh.com>, 2019-12-09 13:14:46 -0800, , add quick testcase unknown module inout,,
2784,500ed9b501386b38faf6388b43c42abdbc0ee3ec,ddie Hung <eddie@fpgeh.com>, 2019-12-09 12:45:22 -0800, , sensitive direct inst recreate sb_lut4,,
2785,e05372778a26e5cbc5166f208eddc6a1b42ed198,ddie Hung <eddie@fpgeh.com>, 2019-12-09 11:48:28 -0800, , ice40_wrapcarry really preserve attribute via unwrap option,,
2786,184c0e796a0e6870c025808b1902da5f3771b721,avid Shah <dave@ds0.me>, 2019-12-07 13:04:36 +0000, , ecp5 add support mapping prld ffs signed david shah dave ds0.me,,
2787,49c9b63e0fc45d550afa089eff8fb92b6dce88b7,iodrag Milanovic <mmicko@gmail.com>, 2019-12-07 11:09:25 +0100, , fix non deterministic test,,
2788,a46a7e8a678a410292bbab061d1b96254fa7701d,ddie Hung <eddie@fpgeh.com>, 2019-12-06 23:22:52 -0800, , merge remote tracking branch origin master xaig_dff,,
2789,ecb0c68f0751b3bd97f8da94e7bd2258987d58e1,ddie Hung <eddie@fpgeh.com>, 2019-12-06 23:04:04 -0800,1555, merge pull request 1555 antmicro fix macc xilinx test test arch xilinx change order argument macc.sh,,
2790,946d5854c0b2e63a3757a0fbdf41276255967bc8,ddie Hung <eddie@fpgeh.com>, 2019-12-06 17:27:47 -0800, , drop keep attribute sb_carry,,
2791,91467938c477c5c668f5ea1a38fef59e2b19db5c,ddie Hung <eddie@fpgeh.com>, 2019-12-06 17:08:19 -0800, , stray newline,,
2792,f2ac36de4ae372cd4467580ca1b28757ea7c9ff7,ddie Hung <eddie@fpgeh.com>, 2019-12-06 17:06:10 -0800, , write_xaiger inst cell type call techmap aigmap,,
2793,98c9ea605b5cb2eb540ae5b804a18f8921f0bc46,ddie Hung <eddie@fpgeh.com>, 2019-12-06 17:05:02 -0800, , techmap aigmap whiteboxes occur abc9 instead write_xaiger,,
2794,ab667d3d47ceb07a41b571517b4effb0f4a4bf0b,ddie Hung <eddie@fpgeh.com>, 2019-12-06 16:35:57 -0800, , call abc9 write parse_xaiger cope,,
2795,c767525441ebc6a21b29bf0c1208049cd38adc8e,ddie Hung <eddie@fpgeh.com>, 2019-12-06 16:23:09 -0800, , remove creation,,
2796,69d8c1386a239372a2ab8910bf12d5d70701b7fa,ddie Hung <eddie@fpgeh.com>, 2019-12-06 16:21:06 -0800, , connect undriven,,
2797,fce527f4f7764ae2e2d5f6a7e01da59075f79350,ddie Hung <eddie@fpgeh.com>, 2019-12-06 16:20:18 -0800, , fix abc9 integration remove use cell type part clock domain mergeability class,,
2798,1f96de04c9da12e17df0a8bf27f83b4fe4af8595,ddie Hung <eddie@fpgeh.com>, 2019-12-06 16:19:10 -0800, , fix writing non whole module including inouts keep,,
2799,dcb30b5f4a49379a41fe4e279526b93da31eeabd,an Kowalewski <jkowalewski@antmicro.com>, 2019-12-06 09:01:16 +0100, , test arch xilinx change order argument macc.sh,,
2800,ec0acc9f85af0d21ea722375788b372cc416f173,ddie Hung <eddie@fpgeh.com>, 2019-12-05 23:18:27 -0800, , abc9 use mergeability class differentiate sync async,,
2801,a682a3cf9393787a21ef64c4f7273ceeccdbd357,ddie Hung <eddie@fpgeh.com>, 2019-12-05 17:54:43 -0800, , write_xaiger support part selected module,,
2802,01a3cc29ba8dbadea254a205809f583d4a860672,ddie Hung <eddie@fpgeh.com>, 2019-12-05 17:26:22 -0800, , abc9 clock partitioning,,
2803,02786b0aa0eb45a53b92b86b192d5ae5846366bd,ddie Hung <eddie@fpgeh.com>, 2019-12-05 17:25:26 -0800, , remove clkpart,,
2804,864bff14f11fc67bac40f77e5bf17c7fc61ad9f6,ddie Hung <eddie@fpgeh.com>, 2019-12-05 11:11:53 -0800, , revert special abc9_clock wire contain clock signal reverts commit,,
2805,7dece7955e9682dddec67eb99d4f99742e637a07,lifford Wolf <clifford@clifford.at>, 2019-12-05 08:24:24 -0800,1551, merge pull request 1551 whitequark manual cell operand clarify semantics comb cell particular shift,,
2806,a7e0cca48003dbb212326c37c0b8a5580c2e6d2c,ddie Hung <eddie@fpgeh.com>, 2019-12-05 07:01:18 -0800, , merge sb_carry sb_lut4 attribute creating,,
2807,d8fbf88980d6ccd22e2aa3f34c4ff2a39aeed9df,ddie Hung <eddie@fpgeh.com>, 2019-12-05 07:01:02 -0800, , add wip test unwrapping,,
2808,72a5674c03e6749263e61751616b05b3be80e7cc,hitequark <whitequark@whitequark.org>, 2019-12-05 09:39:34 +0000, , manual document dffe dffsr _dffe_ _dffsr_ cell,,
2809,0d248dd7bae707505071b309b55bac75facccab8,ddie Hung <eddie@fpgeh.com>, 2019-12-04 23:04:40 -0800, , missing wire declaration,,
2810,19bc429482418aa42861ca0f195d86bc9577e320,ddie Hung <eddie@fpgeh.com>, 2019-12-04 21:36:41 -0800, , abc9_map.v transform init init,,
2811,258a34e6f148928e80f13416b28d6bba6988c78a,ddie Hung <eddie@fpgeh.com>, 2019-12-04 20:33:24 -0800, , deary,,
2812,c8a7bc5d3a0a69e942a1c9ce84c1dbf0c32e49e4,ddie Hung <eddie@fpgeh.com>, 2019-12-04 16:37:56 -0800, , bump abc get verify fix,,
2813,b43986c5a1e9c41865139df9c0b5f9750c26762c,ddie Hung <eddie@fpgeh.com>, 2019-12-04 16:34:34 -0800, , output reg output suppress warning,,
2814,31ef4cc7048b9da557ee78bb791c5bb7210e9fc5,ddie Hung <eddie@fpgeh.com>, 2019-12-04 16:11:02 -0800, , abc9_map.v zinit make init,,
2815,e97e33d00df9d702643a82152aa1becc611ef823,hitequark <whitequark@whitequark.org>, 2019-12-04 11:59:36 +0000, , kernel require b_signed shl sshl shr sshr commit cell would accept b_signed case b_signed would still treat input unsigned also fix verilog frontend never emit construct,,
2816,ec4c9267b384030b487e66a77e4cc4ef600e876f,hitequark <whitequark@whitequark.org>, 2019-12-04 11:06:05 +0000, , manual document behavior many comb cell precisely,,
2817,fcce94010f3282e7f7d3f602b3e710cb7ce524ee,arcin KoÅcielnicki <mwk@0x04.net>, 2019-12-04 09:44:00 +0100, , xilinx add tristate buffer mapping 1528 fix 1225,,
2818,2abe38e73e51204976129c776447c2d40578c32f,arcin KoÅcielnicki <mwk@0x04.net>, 2019-12-04 08:44:08 +0100, , iopadmap refactor fix tristate buffer mapping 1527 previous code rerouting wire inserting tristate buffer overcomplicated handle case correctly particular cell connection rewired internal connection ,,
2819,10014e2643cdedd2050f072eb5d1b8d01dccc406,arcin KoÅcielnicki <mwk@0x04.net>, 2019-12-04 06:31:09 +0100, , xilinx add model lutram cell 1537,,
2820,c6ee2fb4825de727cc18c222888c4c8832d6f26f,ddie Hung <eddie@fpgeh.com>, 2019-12-03 19:21:47 -0800, , cleanup,,
2821,d66d06b91df4aade84107b59b2b1f32188a3995e,ddie Hung <eddie@fpgeh.com>, 2019-12-03 19:21:42 -0800, , add assertion,,
2822,df52bc80d80e384dddf50a01fa970d1aa36123f2,ddie Hung <eddie@fpgeh.com>, 2019-12-03 18:47:44 -0800, , write_xaiger consume abc9_init attribute abc9_flops,,
2823,a181ff66d3094e5740b0c803e6fafa8e91bb11e5,ddie Hung <eddie@fpgeh.com>, 2019-12-03 18:47:09 -0800, , add abc9_init wire attach abc9_flop cell,,
2824,f98aa1c13fdba69a2ceedd1f3b6613816c60a637,ddie Hung <eddie@fpgeh.com>, 2019-12-03 15:40:44 -0800, , revert add init value abc9_control reverts commit,,
2825,51650494107d414a53b3e9793b90c193714dac94,ddie Hung <eddie@fpgeh.com>, 2019-12-03 15:09:33 -0800, , update abcrev upstream bugfix,,
2826,67f1ce2d4340c359137ac00e4ca085e6711986f3,ddie Hung <eddie@fpgeh.com>, 2019-12-03 14:51:39 -0800, , check sb_carry name also preserved,,
2827,ed3f35917531e5757699261aae92135f59205bf2,ddie Hung <eddie@fpgeh.com>, 2019-12-03 14:49:10 -0800, , use sb_carry preserve name attr,,
2828,1ea9ce0ad7d2a44b88353be3a44eedf306ac786e,ddie Hung <eddie@fpgeh.com>, 2019-12-03 14:48:39 -0800, , ice40_opt ignore keep cell,,
2829,5897b918b3735e9bd621966fdcf0c52bb11cebc2,ddie Hung <eddie@fpgeh.com>, 2019-12-03 14:48:11 -0800, , ice40_wrapcarry preserve sb_carry attribute,,
2830,8de17877d4073a6e593ea650b8eca0488f653d24,ddie Hung <eddie@fpgeh.com>, 2019-12-03 14:48:00 -0800, , add testcase,,
2831,0add5965c7bb369bc9dd883c559bcd890d911c14,ddie Hung <eddie@fpgeh.com>, 2019-12-03 14:27:45 -0800, , techmap abc_unmap.v xilinx_srl fixed,,
2832,2ec6d832dc07a68157721715785d469feabbb6ed,lifford Wolf <clifford@clifford.at>, 2019-12-03 08:43:18 -0800,1524, merge pull request 1524 pepijndevos gowindffinit gowin add test dff init value,,
2833,a7d34a7cb5c0a36139b55e35e75607599d0c2b97,epijn de Vos <pepijndevos@gmail.com>, 2019-12-03 16:56:15 +0100, , update test,,
2834,a3b25b4af899b78d7401ec2ea7cd988d6209e226,epijn de Vos <pepijndevos@gmail.com>, 2019-12-03 15:12:25 +0100, , use match init synth contradicting init value,,
2835,19bfb4195818be12e6fb962de29ca32444498c22,ddie Hung <eddie@fpgeh.com>, 2019-12-02 14:17:06 -0800, , add init value abc9_control,,
2836,7f35b2ff62c28522a1df8bc09c77248ed494956b,avid Shah <dave@ds0.me>, 2019-12-02 10:20:21 +0000,1542, merge pull request 1542 yosyshq dave abc9 loop fix abc9 fix breaking sccs,,
2837,a265a846324fc1699e22cad00ff23823464a84ae,ddie Hung <eddie@fpgeh.com>, 2019-12-01 23:26:17 -0800, , use pool instead std set determinism,,
2838,6398b7c17c406a502d157d69011b9acb460848ea,ddie Hung <eddie@fpgeh.com>, 2019-12-01 23:43:28 -0800, , cleanup,,
2839,1d87488795e4f898e2fcf6a71259a3972dbe7819,ddie Hung <eddie@fpgeh.com>, 2019-12-01 23:26:17 -0800, , use pool instead std set determinism,,
2840,4ac1b92df33d1ef4bbed71216e2b39c4a0651e5b,ddie Hung <eddie@fpgeh.com>, 2019-12-01 23:19:32 -0800, , use pool std set determinism,,
2841,cacf870d85c6b19609da4de018a7cc373da6d638,lifford Wolf <clifford@clifford.at>, 2019-12-01 16:30:48 -0800,1539, merge pull request 1539 yosyshq mwk ilang bound check read_ilang bound checking bit index,,
2842,e9ce4e658b2dddfc808e1d0383a5b93a906e2bbb,avid Shah <dave@ds0.me>, 2019-12-01 20:44:56 +0000, , abc9 fix breaking sccs signed david shah dave ds0.me,,
2843,5f4c35c7535f5a595d4e4f1adbd23b9bd594e205,iodrag MilanoviÄ <mmicko@gmail.com>, 2019-11-29 17:33:41 +0100,1540, merge pull request 1540 yosyshq mwk xilinx bufpll xilinx add missing blackbox cell bufpll,,
2844,2badaa9adbf3fa976ac7e9d967e7d098de429bed,arcin KoÅcielnicki <koriakin@0x04.net>, 2019-11-29 15:55:29 +0000, , xilinx add missing blackbox cell bufpll,,
2845,b1ab7c16c41f0a14b8b14a041367f2259b3c0e37,ddie Hung <eddie@fpgeh.com>, 2019-11-28 12:59:43 -0800, , clkpart unpart finalize,,
2846,a26c52394f193a3f912e0fdbb688c78110a0c974,ddie Hung <eddie@fpgeh.com>, 2019-11-28 12:58:30 -0800, , merge remote tracking branch origin eddie submod_po xaig_dff,,
2847,b3a66dff7cac8ee98a9b26463e8858a38ea57f83,ddie Hung <eddie@fpgeh.com>, 2019-11-28 12:57:36 -0800, , move init signal non port signal long internally driven,,
2848,419ca5c207087a1f39d8ec707ec1b94e3a481919,ddie Hung <eddie@fpgeh.com>, 2019-11-27 21:55:56 -0800, , revert fold loop reverts commit,,
2849,0ce22cea465939ed0b2c48cb21ff07340aefbc49,arcin KoÅcielnicki <koriakin@0x04.net>, 2019-11-27 22:24:39 +0100, , read_ilang bound checking bit index,,
2850,c61186dd9d802c2e62fb218527b3328ac1754d9d,ddie Hung <eddie@fpgeh.com>, 2019-11-27 13:24:03 -0800, , merge remote tracking branch origin eddie submod_po xaig_dff,,
2851,130d3b9639148fa8191937313a3ad21a7827df18,ddie Hung <eddie@fpgeh.com>, 2019-11-27 13:21:59 -0800, , fix multiple driver issue,,
2852,ff1e35768224a7824ec9838ca84d27bbb4a14676,ddie Hung <eddie@fpgeh.com>, 2019-11-27 13:22:26 -0800, , add multiple driver testcase,,
2853,ac5b5e97bcd56a539a02344584011dd985f13f06,ddie Hung <eddie@fpgeh.com>, 2019-11-27 13:21:59 -0800, , fix multiple driver issue,,
2854,449b1d2c6f3f3dffcb0bd50f4d6398ceb928b114,ddie Hung <eddie@fpgeh.com>, 2019-11-27 13:20:12 -0800, , add comment use sigmap,,
2855,403214f44d8f447ce4e367e2d7e135bfaabcb88d,ddie Hung <eddie@fpgeh.com>, 2019-11-27 12:35:25 -0800, , revert fold loop reverts commit,,
2856,4bac6b13bef7e5a97271726c6cf445c02a818903,ddie Hung <eddie@fpgeh.com>, 2019-11-27 10:17:10 -0800, , merge remote tracking branch origin master xaig_dff,,
2857,3a5a65829cc593965304537ddcb4d6d1d3e3ca8b,iego H <diego@symbioticeda.com>, 2019-11-26 17:14:41 -0600, , adjusting vivado bram min bit threshold ramb18e1,,
2858,df8dc6d1fb1f9fc47a8356b5f0bf572a1ea140d2,ddie Hung <eddie@fpgeh.com>, 2019-11-27 09:10:34 -0800, , ean call abc,,
2859,cd2af66099ed3d4ecc06069b395a577e03113389,ddie Hung <eddie@fpgeh.com>, 2019-11-27 08:19:13 -0800, , merge remote tracking branch origin eddie submod_po xaig_dff,,
2860,1c0ee4f786a77d8557c9dd462abc54982b7b639d,ddie Hung <eddie@fpgeh.com>, 2019-11-27 08:18:41 -0800, , replace constant wire,,
2861,6464dc35ec0c57b55aa19345b17eb34f47c15986,ddie Hung <eddie@fpgeh.com>, 2019-11-27 08:00:22 -0800,1536, merge pull request 1536 yosyshq eddie xilinx_dsp consider sign zero extension packing post multiplier adder,,
2862,41e0ddf4f4ac69b0c586b1c71e3ee200e1c892ce,lifford Wolf <clifford@clifford.at>, 2019-11-27 11:25:23 +0100,1501, merge pull request 1501 yosyshq dave mem_copy_attr memory_collect copy attr rtlil memory cell,,
2863,f43c0bd8ba2a736b86504725429e25df27a29ac0,lifford Wolf <clifford@clifford.at>, 2019-11-27 11:23:16 +0100,1534, merge pull request 1534 yosyshq mwk opt_share fix opt_share fix handling fine cell,,
2864,95053d90109b707103bfbbd2927e6be36d69bca8,ddie Hung <eddie@fpgeh.com>, 2019-11-27 01:04:29 -0800,1535, merge pull request 1535 yosyshq eddie write_xaiger improvement,,
2865,f6c0ec1d09c9bc065cc7266b299b41ebb59d6e26,ddie Hung <eddie@fpgeh.com>, 2019-11-27 01:03:33 -0800, , merge remote tracking branch origin eddie xaig_dff,,
2866,4ba6f4f0d7c5754e04a0347a2b43a8640f7a6a35,ddie Hung <eddie@fpgeh.com>, 2019-11-27 01:02:21 -0800, , merge remote tracking branch origin eddie clkpart xaig_dff,,
2867,6338615aa173bebc9a971d7cb0fcad1220771bb2,ddie Hung <eddie@fpgeh.com>, 2019-11-27 01:02:16 -0800, , merge remote tracking branch origin eddie submod_po xaig_dff,,
2868,c7aa2c6b79243201d076b6e71a461865610c9e8b,ddie Hung <eddie@fpgeh.com>, 2019-11-27 01:01:24 -0800, , cleanup,,
2869,cb05fe0f70039077bdc1c72f0e2121be6eb7835b,ddie Hung <eddie@fpgeh.com>, 2019-11-27 00:51:39 -0800, , check nullptr,,
2870,d960feeeb056a19c722ea9e17c85e2725d76a685,ddie Hung <eddie@fpgeh.com>, 2019-11-27 00:50:25 -0800, , stray log_dump,,
2871,8c813632b6c1557f5123ea0cece2738fad40b89b,ddie Hung <eddie@fpgeh.com>, 2019-11-27 00:48:22 -0800, , revert submod bitty rather bussy bussy wire used input output reverts commit,,
2872,969f51141535ac70d8fbb2a0e2da7ee2aba833b8,ddie Hung <eddie@fpgeh.com>, 2019-11-26 23:39:14 -0800, , promote output wire sigmap detected,,
2873,6318e3ce6df2484c4cc17856608e2a6354cd643a,ddie Hung <eddie@fpgeh.com>, 2019-11-26 23:38:49 -0800, , fix wire width,,
2874,5e487b103c3c1ed9f1fcaca21821466628b7ff80,ddie Hung <eddie@fpgeh.com>, 2019-11-26 11:57:26 -0800, , fix submod hidden,,
2875,435d33c37307563f193b8c798ad46ebb19cf4f07,ddie Hung <eddie@fpgeh.com>, 2019-11-26 11:35:15 -0800, , add hidden option submod,,
2876,de3476cc233c1c78d3e956aa7e9bd1003ac37f66,ddie Hung <eddie@fpgeh.com>, 2019-11-26 23:08:14 -0800, , need abc9,,
2877,fdcbda195b8806cc3f8fb98e80da55e756c285c4,arcin KoÅcielnicki <mwk@0x04.net>, 2019-11-27 00:46:21 +0100, , opt_share fix handling fine cell fix 1525,,
2878,5e67df38edf5207a9b816946b094448cd6a52f88,ddie Hung <eddie@fpgeh.com>, 2019-11-26 22:59:05 -0800, , latch box,,
2879,f1538c3642176cb44a8b68349d69c4016f02ca81,ddie Hung <eddie@fpgeh.com>, 2019-11-26 22:56:53 -0800, , merge branch master xaig_dff,,
2880,4a0198128eb966d00c24bd6938625892e7fd4b95,ddie Hung <eddie@fpgeh.com>, 2019-11-26 22:51:16 -0800, , add citation,,
2881,2105ae176a73a9839670bf8120b462d06151dae5,ddie Hung <eddie@fpgeh.com>, 2019-11-26 21:26:53 -0800, , check either sign zero extension postadd packing,,
2882,15042eaf577eff423924521c1c828584ba66914f,ddie Hung <eddie@fpgeh.com>, 2019-11-26 22:41:35 -0800, , remove note,,
2883,a30d5e1cc35791a98b2269c5e587c566fe8b0a35,ddie Hung <eddie@fpgeh.com>, 2019-11-25 15:43:37 -0800, , fold loop,,
2884,68717dd03b5a0bfff470cfbc004a43dd431f9236,ddie Hung <eddie@fpgeh.com>, 2019-11-25 15:42:07 -0800, , sigmap keep bit inside write_xaiger,,
2885,7136cee6b448cbe5478fd83ee1ca3eaa9f85eeb9,ddie Hung <eddie@fpgeh.com>, 2019-11-26 19:03:02 -0800, , xaiger promote output wire,,
2886,222e199b7342818cc4265e21ff8910ceb42fb421,ddie Hung <eddie@fpgeh.com>, 2019-11-26 21:26:30 -0800, , add testcase derived benchmark,,
2887,99702efabae4005970bdbae4bbb34c39fdd4c46d,ddie Hung <eddie@fpgeh.com>, 2019-11-26 19:03:02 -0800, , xaiger promote output wire,,
2888,739f5309062f6e60809a2ebe4eda4602cca6fc41,ddie Hung <eddie@fpgeh.com>, 2019-11-26 14:51:39 -0800, , move clean map_luts finalize,,
2889,09637dd3e454784cba695496fc94be313e4d8522,ddie Hung <eddie@fpgeh.com>, 2019-11-26 11:57:26 -0800, , fix submod hidden,,
2890,3027f015c2f4dc91650af0dba224585a1a9d0b9f,ddie Hung <eddie@fpgeh.com>, 2019-11-26 11:35:32 -0800, , clkpart use submod hidden,,
2891,e8aa92ca35f63612133def8b823ef17f396f0c0c,ddie Hung <eddie@fpgeh.com>, 2019-11-26 11:35:15 -0800, , add hidden option submod,,
2892,eb666b46777877bfd723b7dc7fb36e717b66bfdd,ddie Hung <eddie@fpgeh.com>, 2019-11-26 11:12:58 -0800, , update doc bullet point,,
2893,0466c48533ad2831a95c6b63c3a190adb76499e9,arcin KoÅcielnicki <mwk@0x04.net>, 2019-11-26 05:04:28 +0100, , xilinx add simulation model iobuf obuft,,
2894,0d7ba77426b5ede6eae76059d8182ab096041ff2,ddie Hung <eddie@fpgeh.com>, 2019-11-25 16:07:47 -0800, , move init source wire submod output port,,
2895,dd317c92808a73e61e771a123fc4377d3fb78af2,ddie Hung <eddie@fpgeh.com>, 2019-11-25 16:07:35 -0800, , add testcase init copied,,
2896,da51492dbcc9f19a4808ef18e8ae1222bc55b118,ddie Hung <eddie@fpgeh.com>, 2019-11-25 15:43:37 -0800, , fold loop,,
2897,7f0914a40896b566a8b1e139438bd585a9ae2b4b,ddie Hung <eddie@fpgeh.com>, 2019-11-25 15:42:07 -0800, , sigmap keep bit inside write_xaiger,,
2898,67be62a957c565bfa03f084c8f110d65ca14196b,ddie Hung <eddie@fpgeh.com>, 2019-11-25 12:04:11 -0800, , clkpart analyse async flop,,
2899,6831510f5b436ddf05b8a1cb30b52be67f865de0,ddie Hung <eddie@fpgeh.com>, 2019-11-25 12:59:34 -0800, , fix debug,,
2900,d087024cafbd4daf4f4c378b02ba15d6d3cf03d4,ddie Hung <eddie@fpgeh.com>, 2019-11-25 12:42:09 -0800, , merge remote tracking branch origin master xaig_dff,,
2901,6a2eb5d8f9286b9574647c03e2bdc8b63fccbe4d,ddie Hung <eddie@fpgeh.com>, 2019-11-25 12:36:13 -0800, , special abc9_clock wire contain clock signal,,
2902,180cb3939546f68eca878a8427a043eb1169094c,ddie Hung <eddie@fpgeh.com>, 2019-11-25 12:35:57 -0800, , abc9 contain time call,,
2903,f50b6422b0b517dd0d9a07742f04477e2973c0f9,ddie Hung <eddie@fpgeh.com>, 2019-11-25 12:35:38 -0800, , abc9 longer clock partitioning operate whole module,,
2904,63b7a48fbc250dd16847eed95d5ce79417cd7d2f,ddie Hung <eddie@fpgeh.com>, 2019-11-25 12:04:11 -0800, , clkpart analyse async flop,,
2905,6cdea425b81fcfe1eec20cbfc4c4e27d46cb641d,arcin KoÅcielnicki <koriakin@0x04.net>, 2019-11-24 16:05:45 +0100, , clkbufmap add support inverter clock path,,
2906,7562e7304e2592ddd5a914ec723a6563c14141e0,arcin KoÅcielnicki <koriakin@0x04.net>, 2019-11-24 14:17:46 +0100, , xilinx use inv instead lut1 applicable,,
2907,72d03dc910da379779f2f7a0a0406dd61593d696,epijn de Vos <pepijndevos@gmail.com>, 2019-11-25 14:50:34 +0100, , attempt fix formatting,,
2908,6c79abbf5a3f0ea44f119d1f1ab3262778cf99ce,epijn de Vos <pepijndevos@gmail.com>, 2019-11-25 14:33:21 +0100, , gowin add test dff init value,,
2909,23ecf12bbf955b09d24868fa4ce1bf02b5aadef0,ddie Hung <eddie@fpgeh.com>, 2019-11-23 10:29:03 -0800, , merge remote tracking branch origin eddie clkpart xaig_dff,,
2910,15aa3f460d1aa873108360df1cf2d5f22137946d,ddie Hung <eddie@fpgeh.com>, 2019-11-23 10:28:46 -0800, , oopsies,,
2911,bf1167bc64eba873ceaf3e4a1988a216fb3909c3,ddie Hung <eddie@fpgeh.com>, 2019-11-23 10:26:55 -0800, , conditioning abc9 accurate due cell,,
2912,eb11c06a69c3b50e39cf363926992b40a9c440c3,ddie Hung <eddie@fpgeh.com>, 2019-11-23 10:18:22 -0800, , abc9 run clkpart ff_map abc9,,
2913,7b2bccb3d328b0528003141feabfacb532679ac0,ddie Hung <eddie@fpgeh.com>, 2019-11-23 10:18:06 -0800, , merge remote tracking branch origin eddie clkpart xaig_dff,,
2914,722eeacc095106a80bfda5326416a643af02738d,ddie Hung <eddie@fpgeh.com>, 2019-11-23 10:17:31 -0800, , print .en enable signal,,
2915,907c8aeaef4a0a06beda9126b23aae3bfcd53b65,ddie Hung <eddie@fpgeh.com>, 2019-11-23 10:16:56 -0800, , escape idstrings,,
2916,165f5cb6cf3415bb56ddaef91079c558cd2f16d4,ddie Hung <eddie@fpgeh.com>, 2019-11-23 10:01:09 -0800, , sane naming submod,,
2917,66ff0511a0e3eeae2989c2fa582c1e1c13dd75ad,ddie Hung <eddie@fpgeh.com>, 2019-11-23 09:52:17 -0800, , add set_attr option unpart take attr name,,
2918,fb49da21bd4c31ca0bce11dfef2715a7305c0c34,ddie Hung <eddie@fpgeh.com>, 2019-11-23 08:39:19 -0800, , merge remote tracking branch origin eddie clkpart xaig_dff,,
2919,b46e636c9142ef69ed1b76e9f968716a258aff46,ddie Hung <eddie@fpgeh.com>, 2019-11-23 08:38:48 -0800, , merge branch xaig_dff github.com yosyshq yosys xaig_dff,,
2920,23fcdd96b3fda06bb9400b9b729f8a86a3725e84,ddie Hung <eddie@fpgeh.com>, 2019-11-23 08:22:03 -0800,1505, merge pull request 1505 yosyshq eddie xaig_dff_adff xaig_dff support async flop _dff_,,
2921,96941aacbb4e3be4901941b8c0ba4565f9919a22,ddie Hung <eddie@fpgeh.com>, 2019-11-22 23:29:10 -0800, , use log_signal empty sigspec prevent,,
2922,736b96b186cd1096fd6043797fdcae295580f289,ddie Hung <eddie@fpgeh.com>, 2019-11-22 23:16:15 -0800, , call submod meaningful submod name ignore largest domain,,
2923,1851f4b4889a45dbb28ed1969ce63c3d7afcede7,ddie Hung <eddie@fpgeh.com>, 2019-11-22 23:01:18 -0800, , merge remote tracking branch origin eddie clkpart xaig_dff,,
2924,db2268703f657fb977e1aa5506748683fbeb6cb1,ddie Hung <eddie@fpgeh.com>, 2019-11-22 22:45:40 -0800,1463, merge pull request 1520 pietrmar fix 1463 coolrunner2 remove spurious log_pop call fix 1463,,
2925,d223e11a72a6f38061ab08c332d9d3c22af5761c,ddie Hung <eddie@fpgeh.com>, 2019-11-22 22:28:35 -0800, , merge remote tracking branch origin eddie submod_po xaig_dff,,
2926,5cd3d3db0aaa8642dad53f8fb629e3109cef5825,ddie Hung <eddie@fpgeh.com>, 2019-11-22 22:22:56 -0800, , remove redundant flatten,,
2927,97b22413e533a7fca7a3542dd802321097bdc55c,artin Pietryka <martin@pietryka.at>, 2019-11-23 06:18:23 +0100,1463, coolrunner2 remove spurious log_pop call fix 1463 causing segmentation fault accompanying log_push call became signed martin pietryka martin pietryka.at,,
2928,cba3073026711e7683c46ba091c56a5c5a041a45,ddie Hung <eddie@fpgeh.com>, 2019-11-22 20:53:58 -0800, , submod bitty rather bussy bussy wire used input output,,
2929,08f85e64383c0248030873dcdcf388853d335eea,ddie Hung <eddie@fpgeh.com>, 2019-11-22 20:53:48 -0800, , stray dump,,
2930,900c806d4e48e861161661239de418613f50babb,ddie Hung <eddie@fpgeh.com>, 2019-11-22 17:25:53 -0800, , move clkpart pass hierarchy,,
2931,2c5dfd802d8323709a96993df4e2745c47d2905b,ddie Hung <eddie@fpgeh.com>, 2019-11-22 17:24:45 -0800, , merge remote tracking branch origin eddie submod_po xaig_dff,,
2932,8119383f8198d621e88b54fdd615e352ecc576bb,ddie Hung <eddie@fpgeh.com>, 2019-11-22 17:23:51 -0800, , constant driven signal also input submodules,,
2933,4fdcf8f7d73d0e577815ab50a3e0255f4bfd2154,ddie Hung <eddie@fpgeh.com>, 2019-11-22 17:23:34 -0800, , add another test constant driver,,
2934,89a4a4d90f7d3229f69e80088531bf228dd500c6,ddie Hung <eddie@fpgeh.com>, 2019-11-22 17:04:33 -0800, , merge remote tracking branch origin eddie submod_po xaig_dff,,
2935,573396851a03f08f80644924a560369d50659507,ddie Hung <eddie@fpgeh.com>, 2019-11-22 17:03:30 -0800, , oops,,
2936,bf7d36627ebde07cbd1ca90c40a776389b73cd7f,ddie Hung <eddie@fpgeh.com>, 2019-11-22 17:00:35 -0800, , merge remote tracking branch origin eddie clkpart xaig_dff,,
2937,95af8f56e45e23dd29c9a3992f18eee2fa6ceeb1,ddie Hung <eddie@fpgeh.com>, 2019-11-22 17:00:11 -0800, , action one clock domain,,
2938,00d76f6cc4ccbf15b188570f0bf0dbd143ce3782,ddie Hung <eddie@fpgeh.com>, 2019-11-22 16:58:08 -0800, , replace todo,,
2939,74ea4381362d4f402e7fc262b960e14122128303,ddie Hung <eddie@fpgeh.com>, 2019-11-22 16:52:55 -0800, , add testcase signal used part input part output,,
2940,81548d1ef988d10007706c36df5885f8557de74a,ddie Hung <eddie@fpgeh.com>, 2019-11-22 16:52:17 -0800, , write_xaiger back working whole module,,
2941,0806b8e398bcf2a6aaaf14c389b2d74c50a9ccab,ddie Hung <eddie@fpgeh.com>, 2019-11-22 16:50:56 -0800, , merge remote tracking branch origin eddie submod_po xaig_dff,,
2942,8779faf7891cf1fc394204b12ad1a0e403d22c6b,ddie Hung <eddie@fpgeh.com>, 2019-11-22 16:50:09 -0800, , cleanup spacing,,
2943,6a52897aeeff3e452884512470f21fa898b9e780,ddie Hung <eddie@fpgeh.com>, 2019-11-22 16:46:26 -0800, , sigmap wire inherit port_output status,,
2944,2ef2e2c040d9ff299f1bc6daca891a1236ed877e,ddie Hung <eddie@fpgeh.com>, 2019-11-22 16:41:05 -0800, , add testcase,,
2945,698854955cc3ba3fa575f434c29db9e37dcb09b2,ddie Hung <eddie@fpgeh.com>, 2019-11-22 15:41:48 -0800, , merge branch eddie clkpart xaig_dff,,
2946,84153288bb7d92c31c1d8873b1257a296ca664ad,ddie Hung <eddie@fpgeh.com>, 2019-11-22 15:41:34 -0800, , bracket,,
2947,3df191cec5d64c743f8fbb0294d9492c5598bc1b,ddie Hung <eddie@fpgeh.com>, 2019-11-22 15:41:23 -0800, , entry makefile.inc,,
2948,bd56161775f47a474aaf5153d2273b86dad4f6f4,ddie Hung <eddie@fpgeh.com>, 2019-11-22 15:38:48 -0800, , merge branch eddie clkpart xaig_dff,,
2949,450ad0e9ba031fbeef904746ca773e3b0e21af8f,ddie Hung <eddie@fpgeh.com>, 2019-11-22 15:35:08 -0800, , add changelog,,
2950,856a3dc98dcebdfdd331a5394a4556c00b4fcb8c,ddie Hung <eddie@fpgeh.com>, 2019-11-22 15:33:51 -0800, , new clkpart partition design according clock enable,,
2951,2a54fa41c40969841ba0574ba725caa436b0212f,ddie Hung <eddie@fpgeh.com>, 2019-11-22 15:13:18 -0800, , merge branch master github.com yosyshq yosys,,
2952,8ef241c6f4a976dca67760c43e820d4e812f2fc2,ddie Hung <eddie@fpgeh.com>, 2019-11-22 13:24:28 -0800, , revert write_xaiger use module write output driven reverts commit,,
2953,c761fa49b73e9ad3680b05e89442adb6fb22b543,ddie Hung <eddie@fpgeh.com>, 2019-11-22 12:37:57 -0800, , missing endmodule,,
2954,c03b6a3e9cab9fc05b2d5b256676f5ddc6c2d763,lifford Wolf <clifford@clifford.at>, 2019-11-22 18:11:58 +0100,1517, merge pull request 1517 yosyshq clifford optmem add opt_mem pas,,
2955,caa3b21f8bc6af4a9e2115c9b599676a4dd11a2d,lifford Wolf <clifford@clifford.at>, 2019-11-22 18:10:34 +0100,1515, merge pull request 1515 yosyshq clifford svastuff add verific sva support always nexttime property,,
2956,03fb92ed6f1821386e5572f35b70c09cacc7b66b,lifford Wolf <clifford@clifford.at>, 2019-11-22 16:58:49 +0100, , add opt_mem pas signed clifford wolf clifford clifford.at,,
2957,db323685a4357ae0a04a8def9de29ef3a8ba16c2,lifford Wolf <clifford@clifford.at>, 2019-11-22 16:11:56 +0100, , add verific support sva nexttime property signed clifford wolf clifford clifford.at,,
2958,e93e4a7a2c6875e87b7e2635470cf02aa45af23a,lifford Wolf <clifford@clifford.at>, 2019-11-22 16:00:07 +0100, , improve handling verific primitive verific import mode signed clifford wolf clifford clifford.at,,
2959,6af0d03faede4a8d87292a76ae70dd1362dfcbb3,lifford Wolf <clifford@clifford.at>, 2019-11-22 15:52:21 +0100, , add verific sva support always property signed clifford wolf clifford clifford.at,,
2960,72d2ef6fd071a8b2b9e1a77ddab3a9d632aa0f3d,lifford Wolf <clifford@clifford.at>, 2019-11-22 15:32:29 +0100,1511, merge pull request 1511 yosyshq dave always error checking always_comb always_latch always_ff,,
2961,e110df9c484d5c87429c55da1c1d83fd509a78b3,arcin KoÅcielnicki <koriakin@0x04.net>, 2019-11-22 12:15:33 +0100, , gowin remove show command test,,
2962,1d098b719513ef2fa701b88b9b56c6e989384c05,arcin KoÅcielnicki <koriakin@0x04.net>, 2019-11-22 12:10:57 +0100, , gowin add missing .gitignore entry,,
2963,b60f32c6ecc27e0fa1f81a1055cfd1105ed647bd,avid Shah <dave@ds0.me>, 2019-11-22 12:46:19 +0000, , update changelog readme signed david shah dave ds0.me,,
2964,6841e3b1c2b2bc3124810f3a8f96ed00a96e954c,ddie Hung <eddie@fpgeh.com>, 2019-11-21 16:33:20 -0800, , another sloppy mistake,,
2965,fe3627523437cfddc069ec9e2c4607a1aaf9ce2e,ddie Hung <eddie@fpgeh.com>, 2019-11-21 16:32:52 -0800, , merge remote tracking branch origin xaig_dff eddie xaig_dff_adff,,
2966,39fdcb892b1b65363fdf7c1bc6d9e2612c1c38e6,ddie Hung <eddie@fpgeh.com>, 2019-11-21 16:27:34 -0800, , async2sync clk2fflogic,,
2967,0ab1e496dc601f8e9d5efbcc5b2be7cf6b2d9673,ddie Hung <eddie@fpgeh.com>, 2019-11-21 16:19:28 -0800, , write_xaiger use module write output driven,,
2968,c4ec42ac38bd5678d9f3018d3921a3f0f4239986,ddie Hung <eddie@fpgeh.com>, 2019-11-21 16:17:03 -0800, , expanding upwards capture __abc9_ async since captured downwards owning flop,,
2969,5a30e3ac3ba6435ebf9db0f8acfba61e9ee73ad7,ddie Hung <eddie@fpgeh.com>, 2019-11-21 16:15:25 -0800, , merge branch eddie xaig_dff_adff xaig_dff,,
2970,911a152b39959137b26e68581a6cacbcabb4ab1d,ddie Hung <eddie@fpgeh.com>, 2019-11-21 16:13:28 -0800, , add test,,
2971,49b670ca38988bcce453125166528b32e16f7bb4,avid Shah <dave@ds0.me>, 2019-11-21 21:06:28 +0000, , add test always type signed david shah dave ds0.me,,
2972,ca99b1ee8dca6d49d79576e19d35111b4ad5ea45,avid Shah <dave@ds0.me>, 2019-11-21 20:46:41 +0000, , proc_dlatch add error handling incorrect always_ latch comb usage signed david shah dave ds0.me,,
2973,9e4801cca7bf346ac4d2ca0feaacda1e4bb27ac2,avid Shah <dave@ds0.me>, 2019-11-21 20:27:19 +0000, , correct parsing always_comb always_ff always_latch signed david shah dave ds0.me,,
2974,1e92e2d1de8c3fc4a04666e0b8db2225026598e9,atrick Eibl <paeibl@microsoft.com>, 2019-11-21 14:10:34 -0500,1080, handle anonymous union fix 1080,,
2975,a5767474830756319ce0fff53b81573701ec0cd2,ddie Hung <eddie@fpgeh.com>, 2019-11-20 15:40:46 -0800, , consistent log message ignore extension,,
2976,729c6b93e8eb863aa9436239efea5f5678673b4f,ddie Hung <eddie@fpgeh.com>, 2019-11-20 14:32:01 -0800, , endomain ctrldomain,,
2977,af3055fe8354e0a082bd8415448fcbeb5ee435f6,ddie Hung <eddie@fpgeh.com>, 2019-11-20 14:30:56 -0800, , add blackbox model __abc9_ff_ clock partitioning work,,
2978,cd9e830b67fdffcae88dba095548995a30988fa4,ddie Hung <eddie@fpgeh.com>, 2019-11-20 13:28:55 -0800, , add multi clock test,,
2979,df63d75ff35e1441360a4b28a12b32b3d00f1190,ddie Hung <eddie@fpgeh.com>, 2019-11-20 11:26:59 -0800, , fix init value,,
2980,0ac330bb81946081a3ab9ae45ef5aa7122dcb786,lifford Wolf <clifford@clifford.at>, 2019-11-20 13:49:27 +0100,1507, merge pull request 1507 yosyshq clifford verificfixes fix verific integration,,
2981,55bda2b2c693a7ff79da545e7b52901de00df475,lifford Wolf <clifford@clifford.at>, 2019-11-20 12:56:31 +0100, , correctly treat empty module blackboxes verific signed clifford wolf clifford clifford.at,,
2982,f6ff311a1dc9876911594328350e2d3fc62a5535,lifford Wolf <clifford@clifford.at>, 2019-11-20 12:54:10 +0100, , rename vhdl entity entity impl top module signed clifford wolf clifford clifford.at,,
2983,1cc106452fb25d082ca9491c24df97cc51d4b992,ddie Hung <eddie@fpgeh.com>, 2019-11-19 17:05:14 -0800, , add equiv test,,
2984,90c5ca330c5e6c8eb45ad0b755b0049a34dc7534,ddie Hung <eddie@fpgeh.com>, 2019-11-19 16:57:58 -0800, , add two test,,
2985,929beda19c24e8e6cb6e87b0ceaa97ad2829abbe,ddie Hung <eddie@fpgeh.com>, 2019-11-19 16:57:26 -0800, , abc9 support async flop _dff_,,
2986,344619079d42e541fee8dc370318d9927cd6fb95,ddie Hung <eddie@fpgeh.com>, 2019-11-19 16:57:07 -0800, , drop async control signal abc_map.v,,
2987,09ee96e8c22ec692ee3ee31b8c211646eabbcf27,ddie Hung <eddie@fpgeh.com>, 2019-11-19 15:40:39 -0800, , merge remote tracking branch origin master xaig_dff,,
2988,e2819ce31c20b60b7b5b3a58509006322ceb76ab,ddie Hung <eddie@fpgeh.com>, 2019-11-19 13:25:38 -0800, , oops,,
2989,84711f0e8c842b7309c7f1eff375cb757b41755b,ddie Hung <eddie@fpgeh.com>, 2019-11-19 13:24:48 -0800, , print help message verific pas,,
2990,7ea0a5937ba2572f6d9d62e73e24df480c49561d,lifford Wolf <clifford@clifford.at>, 2019-11-19 17:29:27 +0100,1449, merge pull request 1449 pepijndevos gowin improvement gowin support,,
2991,8ab412eb16b1d4f98117247bf85e0c37627ee459,epijn de Vos <pepijndevos@gmail.com>, 2019-11-19 15:53:44 +0100, , remove dff init altogether hardware doe actually support reality always initialised reset value,,
2992,15232a48af60fb7da3c3afdd144882ace2194197,arcin KoÅcielnicki <marcin@symbioticeda.com>, 2019-11-18 08:19:53 +0100, , fix 1462 1480,,
2993,7a9081440c33af05cd5b24b4eb8907ac2ba4876a,arcin KoÅcielnicki <marcin@symbioticeda.com>, 2019-11-18 03:47:56 +0100, , xilinx add simulation model mult18x18 dsp48a add simulation model following primitive mult18x18 mult18x18s virtex spartan mult18x18sio spartan spartan dsp48a spartan dsp implemented term dsp48a1 dsp48a1 spartan,,
2994,7ff5d6d30ae9f48376f0c6a98d8a5fa0831faf77,avid Shah <dave@ds0.me>, 2019-11-18 13:58:03 +0000, , memory_collect copy attr rtlil memory cell signed david shah dave ds0.me,,
2995,dd8c7e1ddda152e9c06d4b950564eb4aa1051c98,epijn de Vos <pepijndevos@gmail.com>, 2019-11-18 14:25:46 +0100, , add help nowidelut abc9 option,,
2996,9ee3c57e460b15acb8e1503e97fc35aa6eed0661,lifford Wolf <clifford@clifford.at>, 2019-11-18 10:53:14 +0100,1497, merge pull request 1497 yosyshq mwk extract fix fix 1496,,
2997,cdb566b2d6a998ccaf5406f584e3ec810973dff9,hitequark <whitequark@whitequark.org>, 2019-11-18 09:37:14 +0000,1494, merge pull request 1494 whitequark write_verilog extmem write_verilog add extmem option write split memory init file,,
2998,38e72d6e13b908007577b7782078ac8b968496f5,arcin KoÅcielnicki <marcin@symbioticeda.com>, 2019-11-18 04:16:48 +0100, , fix 1496,,
2999,3c643c57dfee9956697e8629a746bc04439be5a2,hitequark <whitequark@whitequark.org>, 2019-11-15 03:11:46 +0000, , write_verilog add extmem option write split memory init file toolchains particular quartus pathologically slow large amount assignment initial block used,,
3000,527434de493f88d5da64ae216df3b5a85558e47b,lifford Wolf <clifford@clifford.at>, 2019-11-17 10:42:30 +0100,1492, merge pull request 1492 yosyshq dave wreduce fix arst wreduce trim zero sext matching arst_value,,
3001,32f0296df1b97ff5b3bcc442ac38f27a786947d6,epijn de Vos <pepijndevos@gmail.com>, 2019-11-16 12:43:17 +0100, , merge branch master http github.com yosyshq yosys gowin,,
3002,51e4e29bb1f7c030b0cac351c522dc41f7587be2,avid Shah <dave@ds0.me>, 2019-11-15 21:03:11 +0000, , ecp5 use new autoname pas better cell net name signed david shah dave ds0.me,,
3003,f5804a84fd6d9b7d4d50529fcb5c46e3dde89086,avid Shah <dave@ds0.me>, 2019-11-14 18:43:15 +0000, , wreduce trim zero sext matching arst_value signed david shah dave ds0.me,,
3004,e907ee4fde6fe83faf246dfcc2afb207e20d803d,lifford Wolf <clifford@clifford.at>, 2019-11-14 18:03:44 +0100,1490, merge pull request 1490 yosyshq clifford autoname add autoname pas use synth_ice40,,
3005,4b18a4528ba7597bd7437837ab6d34cd8de2e110,lifford Wolf <clifford@clifford.at>, 2019-11-14 12:10:12 +0100,1444, merge pull request 1444 btut feature python_wrappers python wrapper expose global variable allow logging python stream,,
3006,056ef767111dd1999b171bf3902fbbfb76cf3026,lifford Wolf <clifford@clifford.at>, 2019-11-14 12:07:25 +0100,1465, merge pull request 1465 yosyshq dave ice40 support post place route timing simulation,,
3007,f453f579bff2c6c64357c6482ad132f84f715fff,lifford Wolf <clifford@clifford.at>, 2019-11-14 11:57:53 +0100, , merge branch makaimann label bad btor,,
3008,cd44826d5026316d9b44ae33c1fcf0d8faf550c4,lifford Wolf <clifford@clifford.at>, 2019-11-14 11:57:38 +0100, , use cell name btor bad state prop public name signed clifford wolf clifford clifford.at,,
3009,89834b98f7715b131193f8283f09d665b9290eff,lifford Wolf <clifford@clifford.at>, 2019-11-14 11:52:41 +0100, , merge branch label bad btor http github.com makaimann yosys makaimann label bad btor,,
3010,07c854b7afc793a589df06c7fce200260378b379,lifford Wolf <clifford@clifford.at>, 2019-11-13 13:41:16 +0100, , add autoname pas use synth_ice40 signed clifford wolf clifford clifford.at,,
3011,ab0fb19cfff7760bfd69b49ed6d81a823be2a6ba,hitequark <whitequark@whitequark.org>, 2019-11-13 11:57:17 +0000,1488, merge pull request 1488 whitequark flowmap fix flowmap fix crash,,
3012,6e332161dbdc399c41041cebaf83cbb156b331a7,lifford Wolf <clifford@clifford.at>, 2019-11-13 12:34:27 +0100,1486, merge pull request 1486 yosyshq clifford fsmdetectfix bugfix fsm_detect,,
3013,4be5a0fd7c1573f81c6c70a16601f7ce5ab87210,lifford Wolf <clifford@clifford.at>, 2019-11-12 17:31:30 +0100, , update fsm_detect bugfix signed clifford wolf clifford clifford.at,,
3014,16df8f5a323e6ac2ccdb33fa115c59c9c7c3d856,lifford Wolf <clifford@clifford.at>, 2019-11-12 14:26:02 +0100, , bugfix fsm_detect signed clifford wolf clifford clifford.at,,
3015,e0ba78bdf2d65ace45be575de6a1cc43baae7f22,lifford Wolf <clifford@clifford.at>, 2019-11-12 10:24:12 +0100,1484, merge pull request 1484 yosyshq clifford cmp2luteqne map cmp2lut proper arithmetic cmp,,
3016,d88cc139a029764cf62d95b2eaaff99e270a134a,akai Mann <makaim@stanford.edu>, 2019-11-11 16:40:51 -0800, , add info string symbol bad state btor backend,,
3017,c68722818a09ce541c380178ff17e548db9c897d,hitequark <whitequark@whitequark.org>, 2019-11-12 00:15:43 +0000, , flowmap mincut ensure source always fix 1475,,
3018,eef32195bd1afb4f029bf3039377e65f0beabac2,hitequark <whitequark@whitequark.org>, 2019-11-11 23:13:00 +0000, , flowmap break creates larger lut either fix 1405,,
3019,ab8c521030a2c91a1e388d6f3c627a7f7dd525b2,epijn de Vos <pepijndevos@gmail.com>, 2019-11-11 17:51:26 +0100, , fix fsm test proper clock enable polarity,,
3020,ec3faa7b967564dabdd465267657def86846b259,epijn de Vos <pepijndevos@gmail.com>, 2019-11-11 17:08:40 +0100, , merge branch master http github.com yosyshq yosys gowin,,
3021,3e0ffe05a79d3196b3644cddf422edb927673b04,iodrag Milanovic <mmicko@gmail.com>, 2019-11-11 15:41:33 +0100, , fixed test,,
3022,362f4f996d49cca4be240d5c96fba013dd56a8cb,lifford Wolf <clifford@clifford.at>, 2019-11-11 15:07:29 +0100, , map cmp2lut proper arithmetic cmp signed clifford wolf clifford clifford.at,,
3023,1d148491c5a9b816297c08e5ea3a98ff0bd3623d,lifford Wolf <clifford@clifford.at>, 2019-11-10 11:00:38 +0100,1470, merge pull request 1470 yosyshq clifford subpassdoc add codingreadme section script pass,,
3024,65f197e28f789aa6bcfd8f4841c0e1ebb91b99a8,lifford Wolf <clifford@clifford.at>, 2019-11-07 13:30:03 +0100, , add check valid macro name macro definition signed clifford wolf clifford clifford.at,,
3025,0e5dbc4abc2fb3a0d98d2dfb07e8642058d69bb1,epijn de Vos <pepijndevos@gmail.com>, 2019-11-06 19:48:18 +0100, , fix wide luts,,
3026,c4bd318e76240d3e6a95109c19641cdfd86517b8,arcin KoÅcielnicki <koriakin@0x04.net>, 2019-11-01 14:00:15 +0000, , synth_xilinx merge blackbox primitive library first longer separate cell library xc6s xc7 xcu manually instantiating primitive wrong family result yosys passing straight output either upgraded rejected tool second blackbox library expanded cover many family everything spartan included primitive virtex virtex listed python file well ever want include would require two different ise version 10.1 14.7 available running cells_xtra.py probably trouble worth third blockram blackboxes longer separate file practical reason synthesis pov different cells_xtra blackbox needlessly complicated flow among thing merging allows user use series primitive auto upgraded ultrascale last since xc5v logic synthesis appears work reasonably well major problem lack blockram inference support xc5v accepted setting family option,,
3027,5110a34dd74bc96c47d4aef47bc155110de2d87e,lifford Wolf <clifford@clifford.at>, 2019-11-04 14:25:13 +0100, , fix write_aiger bug added 524af21 signed clifford wolf clifford clifford.at,,
3028,c3ad37520044d3de12fd1b3acc723cca75c3bb94,lifford Wolf <clifford@clifford.at>, 2019-10-31 10:46:20 +0100, , add codingreadme section script pass signed clifford wolf clifford clifford.at,,
3029,df8390f5df9868b583ce88a4d2ce41511fab2f7b,epijn de Vos <pepijndevos@gmail.com>, 2019-10-30 14:58:25 +0100, , cound exact luts big muxes futile fragile,,
3030,0f6269b04c4a5f44b62021759507bcbe61a7c8d7,epijn de Vos <pepijndevos@gmail.com>, 2019-10-28 15:33:05 +0100, , add iobuf,,
3031,903f9973913371452005eb173ac50fec1d5d1447,epijn de Vos <pepijndevos@gmail.com>, 2019-10-28 15:18:01 +0100, , add tristate buffer test,,
3032,9517525224c7bc4b8ac7d093066485888a337b76,epijn de Vos <pepijndevos@gmail.com>, 2019-10-28 14:40:12 +0100, , use wide luts testcase,,
3033,4ec4d5ec7e6c70c50c513de93c1d478ff76d8298,epijn de Vos <pepijndevos@gmail.com>, 2019-10-28 14:28:03 +0100, , actually run gowin test,,
3034,2f5e9e9885df0011a3b70b0ab64f54fcd33ce347,epijn de Vos <pepijndevos@gmail.com>, 2019-10-28 13:10:12 +0100, , formatting,,
3035,c1921b45619fbca4cbcafe3cd9cfdc0fe29e251c,epijn de Vos <pepijndevos@gmail.com>, 2019-10-28 13:01:20 +0100, , really really fix formatting maybe,,
3036,293b2c2de5c127d860d9ce0c7ac98908fa053520,epijn de Vos <pepijndevos@gmail.com>, 2019-10-28 12:57:12 +0100, , undo formatting fuckup,,
3037,f88335a8a5284a8e69230ec20eeeca6c02b055bf,epijn de Vos <pepijndevos@gmail.com>, 2019-10-28 12:49:08 +0100, , add wide luts,,
3038,5fad53b504a7ac05fb959f0ca84829bd550aac47,epijn de Vos <pepijndevos@gmail.com>, 2019-10-28 10:33:27 +0100, , add bit bram byte enables,,
3039,81876a3734dacde199446343ce338b24e9b2796f,lifford Wolf <clifford@clifford.at>, 2019-10-27 10:25:01 +0100,1393, merge pull request 1393 whitequark write_verilog avoid init write_verilog print init attribute regs,,
3040,8226f2db0b65dffb59c4420de96dccd2e0be36ed,epijn de Vos <pepijndevos@gmail.com>, 2019-10-24 13:39:43 +0200, , alu sim tweak,,
3041,84982b308343315c889d3d00116db820a51cad78,lifford Wolf <clifford@clifford.at>, 2019-10-24 12:13:37 +0200, , improve naming scheme vhdl module imported verific signed clifford wolf clifford clifford.at,,
3042,34dadd9ab20494057c1ac7dae443b48eee0c2c30,avid Shah <dave@ds0.me>, 2019-10-24 08:14:20 +0100,1455, merge pull request 1455 yosyshq dave ultrascaleplus add bram uram mapping ultrascale,,
3043,d49c6b2cba0256573352ae4dd5669e94ef75b60e,lifford Wolf <clifford@clifford.at>, 2019-10-24 09:14:03 +0200, , add verific signed clifford wolf clifford clifford.at,,
3044,e135ed5d809ae97b0d4d25ff454456aea44af8fc,avid Shah <dave@ds0.me>, 2019-10-23 18:44:34 +0100, , ice40 add post pnr icestorm_ram model fix ffs signed david shah dave ds0.me,,
3045,37dd3ad3fe434243303e11c22831579569324def,avid Shah <dave@ds0.me>, 2019-10-20 10:24:47 +0100, , ice40 support post pnr timing simulation signed david shah dave ds0.me,,
3046,3506eaf2904cddf5132c598a527e050a79a181d5,avid Shah <dave@ds0.me>, 2019-10-18 14:02:57 +0100, , xilinx add uram288 mapping xcup signed david shah dave ds0.me,,
3047,6769d31ddbab341940af9b42b538fca60797fdf4,avid Shah <dave@ds0.me>, 2019-10-18 13:24:19 +0100, , xilinx add support ultrascale bram mapping signed david shah dave ds0.me,,
3048,f02623abb5d8338f034d7069844418af8912ab0f,lifford Wolf <clifford@clifford.at>, 2019-10-23 00:04:34 +0200, , bugfix smtio vcd handling identifier signed clifford wolf clifford clifford.at,,
3049,7b350cacd410b16fdac5a6933aea1bb009b83621,arcin KoÅcielnicki <koriakin@0x04.net>, 2019-10-08 17:00:30 +0000, , xilinx support multiplier mapping family support several older family yet supported actual logic synthesis intention add soon,,
3050,a3a7bb9bf7160d434db7a4737e68f6b015b221ef,lifford Wolf <clifford@clifford.at>, 2019-10-22 17:36:54 +0200,1452, merge pull request 1452 nakengelhardt fix_dsp_mem_reg call memory_dff dsp mapping reserve register fix 1447,,
3051,83fbfe0964dc7315ca6d508e6069507250d9f093,epijn de Vos <pepijndevos@gmail.com>, 2019-10-21 16:25:15 +0200, , add test copied efinix fsm broken latch tribuf implemented yet memory map dram,,
3052,03457ee13e36574add688a9c2c5c0641a4d6df05,epijn de Vos <pepijndevos@gmail.com>, 2019-10-21 16:08:13 +0200, , add missing dff,,
3053,5025aab8c9b47e2a201f7ffd494475882db92398,lifford Wolf <clifford@clifford.at>, 2019-10-21 13:35:31 +0200, , add verilog_defines list verilog_defines reset signed clifford wolf clifford clifford.at,,
3054,4033ff8c2ed2d312b0dc54940502c6ff9c34ebe7,lifford Wolf <clifford@clifford.at>, 2019-10-21 12:39:28 +0200, , fix handling restrict verific front end signed clifford wolf clifford clifford.at,,
3055,8a2699c40c9b60d28ab69c1e87629b467ccc9890,epijn de Vos <pepijndevos@gmail.com>, 2019-10-21 12:31:11 +0200, , add negedge dff,,
3056,af7bdd598e017b0e8887d893c901ae93935d20b2,epijn de Vos <pepijndevos@gmail.com>, 2019-10-21 12:00:27 +0200, , use addsub alu mode remove inverter,,
3057,69fb3b8db21c8a50fa333bff3ef844af42729e0d,epijn de Vos <pepijndevos@gmail.com>, 2019-10-21 10:51:34 +0200, , merge branch master http github.com yosyshq yosys gowin,,
3058,fa989e59e5a37d804d8a82050e022b8f4b7070d8,avid Shah <dave@ds0.me>, 2019-10-20 10:30:41 +0100,1459, ecp5 pas nomfs abc9 fix 1459 signed david shah dave ds0.me,,
3059,f2aa2d1bb470235689959748aa2d4f82a1c0d0b5,iodrag MilanoviÄ <mmicko@gmail.com>, 2019-10-19 08:58:02 +0200,1457, merge pull request 1457 xobs python binary name makefile assume python called python3,,
3060,82f60ba938749ab20694f9070f1046e393f16f3c,ean Cross <sean@xobs.io>, 2019-10-19 14:04:52 +0800, , makefile assume python called python3 architecture notably window official name python binary python.org python build system assumes python called python3 break architecture already infrastructure place determine name python binary building pyosys since python always required build yosys enable check universally set variable reuse variable makefiles necessary rather hardcoding python3 everywhere signed sean cross sean xobs.io,,
3061,e8ef3fcdfcacbc711a4722deee95f0707634bed0,iodrag MilanoviÄ <mmicko@gmail.com>, 2019-10-18 14:29:44 +0200,1454, merge pull request 1454 yosyshq mmicko common_tests share common test,,
3062,190b40341abd73ab5edf0e6740b6526e9575253b,iodrag Milanovic <mmicko@gmail.com>, 2019-10-18 13:15:36 +0200, , fixed error,,
3063,9bd9db56c8ef8ca413f97086fd53609c50df343b,iodrag Milanovic <mmicko@gmail.com>, 2019-10-18 12:50:24 +0200, , unify verilog style,,
3064,12383f37b2e1d72784e01db0431efc8882f25430,iodrag Milanovic <mmicko@gmail.com>, 2019-10-18 12:33:35 +0200, , common memory test shared,,
3065,477702b8c91bb7780ac80b25c8ad659cd40b445d,iodrag Milanovic <mmicko@gmail.com>, 2019-10-18 12:20:35 +0200, , remove needed test,,
3066,5603595e5c0efd2afc9ba810e6e5992e5d81d44c,iodrag Milanovic <mmicko@gmail.com>, 2019-10-18 12:19:59 +0200, , share common test,,
3067,ab98f2dccf52a1bba396fe313ea0670603dc45ca,iodrag Milanovic <mmicko@gmail.com>, 2019-10-18 11:18:53 +0200, , fix yosys path,,
3068,56f94826753c1f26c9026493a40ecef14806d779,iodrag Milanovic <mmicko@gmail.com>, 2019-10-18 11:12:03 +0200, , fix path yosys,,
3069,c2ec7ca7031e2e9c655723fcdb3ce3cb83cc74b1,iodrag Milanovic <mmicko@gmail.com>, 2019-10-18 11:06:12 +0200, , moved test arch sub directory,,
3070,3c41599ee1f62e4d77ba630fa1a245ef3fe236fa,iodrag Milanovic <mmicko@gmail.com>, 2019-10-18 11:00:27 +0200, , add async2sync,,
3071,0568920d7916b7356db216210398f8940d426f0d,iodrag MilanoviÄ <mmicko@gmail.com>, 2019-10-18 10:54:35 +0200,1435, merge pull request 1435 yosyshq mmicko efinix add test efinix architecture contd,,
3072,b4d765054897f7ee388b54d907fd8ce607db2d58,iodrag MilanoviÄ <mmicko@gmail.com>, 2019-10-18 10:54:28 +0200, , merge branch master mmicko efinix,,
3073,ab4899a2d02b994d79e4aa223eb743793b9a60b3,iodrag MilanoviÄ <mmicko@gmail.com>, 2019-10-18 10:54:04 +0200,1434, merge pull request 1434 yosyshq mmicko anlogic add test anlogic architecture contd,,
3074,66fca65b58bfb944cad45da5836613726498e4b7,iodrag MilanoviÄ <mmicko@gmail.com>, 2019-10-18 10:53:56 +0200, , merge branch master mmicko anlogic,,
3075,5ffb0053ec7d53ffc5c57e3277bfbab5d3fddb54,iodrag MilanoviÄ <mmicko@gmail.com>, 2019-10-18 10:53:34 +0200,1421, merge pull request 1421 yosyshq eddie pr1352 add test ecp5 architecture contd,,
3076,0b0b0cc0d9e432f14218bb9ed643af3d06ab43dc,iodrag MilanoviÄ <mmicko@gmail.com>, 2019-10-18 10:52:50 +0200, , merge branch master eddie pr1352,,
3077,e0a67fce12647b4db7125d33264847c0a3781105,iodrag MilanoviÄ <mmicko@gmail.com>, 2019-10-18 10:51:32 +0200,1420, merge pull request 1420 yosyshq eddie pr1363 add test xilinx architecture contd,,
3078,b659082e4a72209af62a19668800bb6334a437d7,iodrag Milanovic <mmicko@gmail.com>, 2019-10-18 09:13:06 +0200, , hierarchy proc reorder,,
3079,46af9a0ff7727c2d47b1dc12501e3328cba1f2e9,iodrag Milanovic <mmicko@gmail.com>, 2019-10-18 09:06:43 +0200, , hierarchy proc reorder,,
3080,0d60902fd97bba4f231f8f600434b8a69562ffff,iodrag Milanovic <mmicko@gmail.com>, 2019-10-18 09:04:02 +0200, , hierarchy proc reorder,,
3081,e6ad714d20134612521e995c72e4fa06ed791dd3,iodrag Milanovic <mmicko@gmail.com>, 2019-10-18 08:06:57 +0200, , hierarchy proc reorder,,
3082,3b405d985e789ecf0082f724d2d62d3752e4b60c,. Engelhardt <nak@symbioticeda.com>, 2019-10-17 21:33:54 +0200, , call memory_dff dsp mapping reserve register fix 1447,,
3083,980df499abb63e5dfadc29b3326032b55b6dbf18,iodrag Milanovic <mmicko@gmail.com>, 2019-10-17 17:24:53 +0200, , make equivalence work latest master,,
3084,b2f0d75807c99c74f9860098b74e8300514ba9e5,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 09:41:45 +0200, , remove needed top module,,
3085,1a399c6456b6ca7becf89a5c825b2c8d7b34dc3e,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 09:39:34 +0200, , remove needed top module,,
3086,a198bcdd4ffe6b09787ea5bf2e69528ace375020,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 09:39:22 +0200, , split muxes synth per type,,
3087,36af10280136f0fda7b743075ac52e48576abf26,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 09:28:18 +0200, , test dffs separetely,,
3088,487b38b124cbb388bd680cb54cb43c58829ca1d3,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 09:24:22 +0200, , split latch separete test,,
3089,fba6229718a45188514e016eec8678f1facb82a4,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 09:19:17 +0200, , fix formatting,,
3090,53bc499a907cc3bfbeb91866d8839286ae0dfdf1,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 08:27:49 +0200, , clean verilog code used define block,,
3091,d37cd267a56295737e95f5bc5e6f446c27605639,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 08:24:37 +0200, , removed alu div_mod test agreed ignore generated file,,
3092,a7fbc8c3fe1e2ad867ffc3456943644e70ab2575,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 08:19:26 +0200, , test per flip flop type,,
3093,3b4408432073ec4d9a2b8995b8e08a5bf6175f39,ddie Hung <eddie@fpgeh.com>, 2019-09-30 19:57:26 -0700, , add assert,,
3094,8422ad3e3a5db583f59906f8a5d81587dd777f6d,ddie Hung <eddie@fpgeh.com>, 2019-09-30 14:56:19 -0700,1417, use built async2sync call per 1417,,
3095,5b7bc3ab85d31920883995636d26dc5b971ca24d,ddie Hung <eddie@fpgeh.com>, 2019-09-30 14:38:06 -0700, , update mul test dsp48e1,,
3096,08bd1816e39d2abfbe36ce0b58c0d4506db303e4,ddie Hung <eddie@fpgeh.com>, 2019-09-30 14:20:47 -0700, , update area div_mod,,
3097,a12801843bb400bba8f2f8ce99a3f524ac05b7e8,ddie Hung <eddie@fpgeh.com>, 2019-09-30 14:17:59 -0700,1225, add comment lack tristate logic pointing 1225,,
3098,eded90b6b42117ba427469a6100c74e708c4f142,ddie Hung <eddie@fpgeh.com>, 2019-09-30 14:16:45 -0700, , move end 7f0eec8,,
3099,305672170bcd6346bebbb01c843225fe0392a37d,ergeyDegtyar <sndegtyar@gmail.com>, 2019-09-17 11:53:49 +0300, , adffs test update equiv_opt multiclock,,
3100,bb70eb977dc29dbfe8cfb9af847046f387bd54b2,ergey <37293587+SergeyDegtyar@users.noreply.github.com>, 2019-09-12 14:54:01 +0300, , fix div_mod test,,
3101,68f9239c5758e4f48dc290871cf108f85d5f5387,ergey <37293587+SergeyDegtyar@users.noreply.github.com>, 2019-09-12 13:58:49 +0300, , fix div_mod test,,
3102,df6d0b95da89a4a7bd558dab0c112f5c7a989561,ergey <37293587+SergeyDegtyar@users.noreply.github.com>, 2019-09-12 07:13:49 +0300, , fix div_mod test,,
3103,c340d54657688542c5f3a8dabe3f68563dcc8d1c,ergey <37293587+SergeyDegtyar@users.noreply.github.com>, 2019-09-12 06:24:18 +0300, , fix div_mod test,,
3104,205f52ffe53778daf9fc1bcdd9bee4b53a6e2a60,ergey <37293587+SergeyDegtyar@users.noreply.github.com>, 2019-09-11 21:28:40 +0300, , fix div_mod test,,
3105,df7fe40529f7e0a26626ac1b0ed12acf66bb40d3,ergey <37293587+SergeyDegtyar@users.noreply.github.com>, 2019-09-11 20:34:22 +0300, , fix div_mod test,,
3106,7bc8f0c2e234641b8af7f8dd991ea65bd9a6ef1a,ergeyDegtyar <sndegtyar@gmail.com>, 2019-09-11 17:01:19 +0300, , add comment expected behavior latch tribuf test update adffs test,,
3107,489444bcba0d54a45605872eb466792f07357f84,ergeyDegtyar <sndegtyar@gmail.com>, 2019-09-10 08:36:59 +0300, , fix latches.ys test,,
3108,6331fa5b022b9e16f9392d9604a545f86dc13385,ergeyDegtyar <sndegtyar@gmail.com>, 2019-09-10 08:11:56 +0300, , remove xilinx_ug901 test moved yosys test,,
3109,757c476f625bef871f9a4388d4d19bf8c3bc400b,ergeyDegtyar <sndegtyar@gmail.com>, 2019-09-10 08:08:03 +0300, , add smoke test test xilinx,,
3110,ca7a58bcc8df71425de47fe2684062739fa8d7d1,ergeyDegtyar <sndegtyar@gmail.com>, 2019-09-09 08:49:29 +0300, , add comment unproven cell,,
3111,2ae7dec5300bb61a90842fefb1e846cd9f667a9e,ergeyDegtyar <sndegtyar@gmail.com>, 2019-09-09 08:33:26 +0300, , add test xilinx ug901 example,,
3112,0d037bf9d8d866239de15d72dc8c5acd7ab5e5cf,lifford Wolf <clifford@clifford.at>, 2019-10-16 14:44:38 +0200,1450, merge pull request 1450 yosyshq clifford fixdffmux fix handling init attribute peepopt dffmux pattern,,
3113,b8774ae849cb6aa54a852a245f8634afaac1eb76,lifford Wolf <clifford@clifford.at>, 2019-10-16 11:40:32 +0200, , fix dffmux peepopt init handling signed clifford wolf clifford clifford.at,,
3114,bb0851bfc52455f2d93ee878f1876a691564b4ed,lifford Wolf <clifford@clifford.at>, 2019-10-16 11:40:01 +0200, , move macro separate utility header signed clifford wolf clifford clifford.at,,
3115,72323e11a4ee222c0ce928669d33333c46fb25aa,epijn de Vos <pepijndevos@gmail.com>, 2019-10-16 11:24:56 +0200, , remove duplicate dffr,,
3116,af61d924419844b90bf6d54453489b3e41b7e353,lifford Wolf <clifford@clifford.at>, 2019-10-16 10:43:47 +0200, , disable left log_debug signed clifford wolf clifford clifford.at,,
3117,71936209cf194c06dc59d5e17bf3c153a000892f,lifford Wolf <clifford@clifford.at>, 2019-10-16 09:06:57 +0200, , fix parsing .cname blif statement signed clifford wolf clifford clifford.at,,
3118,935d3e19e2ddc315d06b4a7fe649f06578eeeb81,lifford Wolf <clifford@clifford.at>, 2019-10-16 00:00:27 +0200, , add .blackbox support blif front end signed clifford wolf clifford clifford.at,,
3119,f8f572fbfc4e5de3afa7dc05f5fa1feff87aabd3,enedikt Tutzer <benedikt.tutzer@gmail.com>, 2019-10-15 10:13:21 +0200, , merge branch master http github.com yosyshq yosys feature python_wrappers,,
3120,2daa56859f51631992cc172ccddad55e741b0c3d,lifford Wolf <clifford@clifford.at>, 2019-10-14 16:49:15 +0200,1448, merge pull request 1448 yosyshq daveshah1 experiment typedef support wrong syntax,,
3121,e909f29ca32f29352b8e05518bca1d181808e524,avid Shah <dave@ds0.me>, 2019-10-14 14:05:54 +0100,1446, merge pull request 1446 yosyshq dave ecp5 ioff ecp5 use iologic flipflops,,
3122,e84cedfae4211244da45ef51a84213874579117e,lifford Wolf <clifford@clifford.at>, 2019-10-14 05:24:31 +0200, , use instead type temporary hack signed clifford wolf clifford clifford.at,,
3123,e1d4e683b42bb1b75acb4054a94610cdc9fec0e7,avid Shah <dave@ds0.me>, 2019-10-11 14:50:33 +0100, , ecp5 add eclkbridgecs blackbox signed david shah dave ds0.me,,
3124,7b1a6706d801773ec44d00bda0fd292c50fe39b7,avid Shah <dave@ds0.me>, 2019-10-10 15:58:31 +0100, , ecp5 add attrmvcp copy syn_useioff driving signed david shah dave ds0.me,,
3125,3b44e80d4babb57f4b7c5325f666f0731a4d878b,avid Shah <dave@ds0.me>, 2019-10-10 15:55:16 +0100, , ecp5 set syn_useioff ffs enable packing signed david shah dave ds0.me,,
3126,3c6a566d865e3d70f8793225a6d211ce3d6246a1,iodrag MilanoviÄ <mmicko@gmail.com>, 2019-10-10 14:09:32 +0200,1445, merge pull request 1445 yosyshq mwk xilinx_ibufg xilinx add simulation model ibufg,,
3127,526fe4cb89c912dee152e28a05f4ba3b5de6c3a3,arcin KoÅcielnicki <marcin@symbioticeda.com>, 2019-10-10 11:31:33 +0200, , xilinx add simulation model ibufg,,
3128,79be986e2248540854c3e8e1e21f5bf971079690,enedikt Tutzer <benedikt.tutzer@tuwien.ac.at>, 2019-10-09 14:21:52 +0200, , fix renaming class cpp relevant class exposed twice one time base class one time derived class turn overridden python actually others renamed,,
3129,9c59a56aa495a9d73979c76b92440ad256ca0f13,enedikt Tutzer <benedikt.tutzer@tuwien.ac.at>, 2019-10-09 13:59:35 +0200, , expose global variable allow logging python stream global variable accessible via yosys class capture yosys output register output stream pyosys,,
3130,304e5f9ea45b8a4e2a28aba7f2820d1862377fef,ddie Hung <eddie@fpgeh.com>, 2019-10-08 13:03:06 -0700, , merge remote tracking branch origin master xaig_dff,,
3131,3fb604c75d3e8ee45d35fac8b787cb95a8adcf84,ddie Hung <eddie@fpgeh.com>, 2019-10-08 12:41:26 -0700, , revert add test expecting fail reverts commit,,
3132,ea54b5ea61ee242e1dfa7f257a10095f267b8171,ddie Hung <eddie@fpgeh.com>, 2019-10-08 12:41:24 -0700, , revert mindful sigmap wire could dupe checking init reverts commit,,
3133,cfc181cba9837f42d9faa8ba9dbffbcede0ca84b,ddie Hung <eddie@fpgeh.com>, 2019-10-08 12:38:29 -0700,1432, merge pull request 1432 yosyshq eddie fix1427 refactor peepopt_dffmux sensitive init trimming,,
3134,4c89a4e642c8618a0e18270d338e48599834d923,ddie Hung <eddie@fpgeh.com>, 2019-10-08 10:53:44 -0700,1433, merge pull request 1433 yosyshq eddie async2sync called equiv_opt async2sync given,,
3135,9fd2ddb14c0f7c40f6ed01a5db61cb6b327d877f,ddie Hung <eddie@fpgeh.com>, 2019-10-08 10:53:38 -0700,1437, merge pull request 1437 yosyshq eddie abc_to_abc9 rename abc_ name attribute precisely abc9_,,
3136,472b5d33a624c2e414ce733c1cda0b97bce24094,ddie Hung <eddie@fpgeh.com>, 2019-10-08 10:53:30 -0700,1438, merge pull request 1438 yosyshq eddie add note comment xilinx_dsp,,
3137,4f0818275fe44c451be59235616061be8ff5e382,ddie Hung <eddie@fpgeh.com>, 2019-10-07 15:58:55 -0700, , cleanup,,
3138,b2e34f932ac37e66435d413ab7a9f0074dc0343f,ddie Hung <eddie@fpgeh.com>, 2019-10-07 15:31:43 -0700, , rename currq abc9_currq,,
3139,2cb2116b4c4d94c08be1fa087dca217eb6c0f7b9,ddie Hung <eddie@fpgeh.com>, 2019-10-07 15:03:44 -0700, , use abc9_period attribute delay target,,
3140,90a954bb9c856cc6934cb0db6e37e5f80ade5b9a,ddie Hung <eddie@fpgeh.com>, 2019-10-07 13:09:13 -0700, , get rid latch_ write_xaiger,,
3141,bae3d8705d844912699b0ed502630040ce4efa85,ddie Hung <eddie@fpgeh.com>, 2019-10-07 12:54:45 -0700, , update comment abc9_map.v,,
3142,1dc22607c38486d9e1a2b56f749d1eca35d405d2,ddie Hung <eddie@fpgeh.com>, 2019-10-07 12:21:52 -0700, , remove d_abc9,,
3143,1504ca2cd9211d9c4f31ecc262e347c842dc4fba,ddie Hung <eddie@fpgeh.com>, 2019-10-07 11:58:49 -0700, , remove write_xaiger zinit,,
3144,e1554b56dd9c82b609c6565067160268cbc403f3,ddie Hung <eddie@fpgeh.com>, 2019-10-07 11:56:17 -0700, , add comment default flop init,,
3145,d9fba95177ce6d37966af6a89e15c09feceee3df,ddie Hung <eddie@fpgeh.com>, 2019-10-07 11:49:06 -0700, , get rid output_port lookup,,
3146,4072a9666339c76fbef19eac307486d48ed0ae28,lifford Wolf <clifford@clifford.at>, 2019-10-06 12:11:20 +0200,1439, merge pull request 1439 yosyshq eddie missing accept end ice40_wrapcarry spotted cliffordwolf,,
3147,3879ca13983a6e3f7d4653b1d80dacd14fbe82df,ddie Hung <eddie@fpgeh.com>, 2019-10-05 22:55:18 -0700, , require change cells_sim.v try work comb model,,
3148,5c68da4150f8e5367138f2c7187f707b20cc19db,ddie Hung <eddie@fpgeh.com>, 2019-10-05 09:27:12 -0700, , missing accept end ice40_wrapcarry spotted cliffordwolf,,
3149,10d0bad67e91c45813a1185753fa4dcbcc2c86d8,lifford Wolf <clifford@clifford.at>, 2019-10-05 18:13:04 +0200, , update readme.md,,
3150,3c6e5d82a62650a48027d35e6d92a7a88ad43a16,ddie Hung <eddie@fpgeh.com>, 2019-10-05 09:06:13 -0700, , error currq found,,
3151,f90a4b1e24e36943a343bd36315b6029dd6cd044,ddie Hung <eddie@fpgeh.com>, 2019-10-05 08:57:37 -0700, , missed,,
3152,991c2ca95bfac2bedd9fd622dbef15611021a8be,ddie Hung <eddie@fpgeh.com>, 2019-10-05 08:56:37 -0700, , add comment match clock enable reset muxes,,
3153,ebb059896a55efacf1d90f78dbd25faff30969e2,ddie Hung <eddie@fpgeh.com>, 2019-10-05 08:53:01 -0700, , add note pattern detector,,
3154,7c074ef844ba8bae69f7994e3fd48bf99e09c53b,iodrag MilanoviÄ <mmicko@gmail.com>, 2019-10-05 07:48:30 +0200,1436, merge pull request 1436 yosyshq mmicko msvc_fix fix msvc build,,
3155,6c5e1234e19159b7577a5e64a7a463142160f7ff,ddie Hung <eddie@fpgeh.com>, 2019-10-04 22:30:14 -0700, , add comment partial multiplier 18x18,,
3156,792cd31052d32d661a995df0c46f5cb9f27b566b,ddie Hung <eddie@fpgeh.com>, 2019-10-04 22:25:30 -0700, , add comment,,
3157,12fd2ec4f05ce5efda2a2d2e4d37aef013f2baf9,ddie Hung <eddie@fpgeh.com>, 2019-10-04 22:24:15 -0700, , improve comment xilinx_dsp_creg,,
3158,14e4aeece6adc0808ab1876f01752acb0833185a,ddie Hung <eddie@fpgeh.com>, 2019-10-04 21:45:31 -0700, , fix comment,,
3159,8027ebf05b7538e501b4903cab9c2ce6a23610ff,ddie Hung <eddie@fpgeh.com>, 2019-10-04 21:42:46 -0700, , restore optimisation sigm.empty,,
3160,77d7a5c14a6cf7c16b69338ed91d1b9166dba065,ddie Hung <eddie@fpgeh.com>, 2019-10-04 13:38:09 -0700, , retry fixing todos,,
3161,52583ecff82eb9dc78e10b7bfd33c1be3d4dcc67,ddie Hung <eddie@fpgeh.com>, 2019-10-04 13:33:27 -0700, , revert fix todos reverts commit,,
3162,6d689726193db4d46f7618ff00707e4f30366ad5,ddie Hung <eddie@fpgeh.com>, 2019-10-04 13:31:44 -0700, , comment cleanup,,
3163,7de9c33931020068b285e262bbf239385fcb5c2d,ddie Hung <eddie@fpgeh.com>, 2019-10-04 12:43:56 -0700, , fix todos,,
3164,983068103e24c33a1b70eb90dd72fdfaf292e1bd,ddie Hung <eddie@fpgeh.com>, 2019-10-04 12:43:19 -0700, , consistency,,
3165,cf82b38478e598c915d14d595b554fc122034850,ddie Hung <eddie@fpgeh.com>, 2019-10-04 12:40:34 -0700, , add comment xilinx_dsp,,
3166,b47bb5c8100bf24c7075dc322f201779eda280b7,ddie Hung <eddie@fpgeh.com>, 2019-10-04 21:43:15 -0700, , fix typo check_label,,
3167,a2ef93f03a1f75c25329c66d0e7d69da71e88e1f,ddie Hung <eddie@fpgeh.com>, 2019-10-04 17:56:38 -0700, , abc abc9,,
3168,a5ac33f230b5dd20273f6636e5b573ef0478b8f9,ddie Hung <eddie@fpgeh.com>, 2019-10-04 17:53:20 -0700, , merge branch master eddie abc_to_abc9,,
3169,f0cadb0de801391083f6cc91d842e8137396b820,ddie Hung <eddie@fpgeh.com>, 2019-10-04 17:52:19 -0700, , fix merge,,
3170,bbc0e06af3db4da924a3a92ced85adc87cf6abb6,ddie Hung <eddie@fpgeh.com>, 2019-10-04 17:39:08 -0700, , merge remote tracking branch origin master xaig_dff,,
3171,0acc51c3d82f65f73fa9e475c6fc41beabd925a6,ddie Hung <eddie@fpgeh.com>, 2019-10-04 17:35:43 -0700, , add temporary abc9 nomfs use synth_xilinx abc9,,
3172,d4212d128b5985cf09f5e7f14bc06e7323e644ac,ddie Hung <eddie@fpgeh.com>, 2019-10-04 17:27:05 -0700, , use read_args read_verilog,,
3173,9c238118395ceae76bff59fe1028d43768c79fed,ddie Hung <eddie@fpgeh.com>, 2019-10-04 17:26:42 -0700, , remove dsp48e1 _cells_xtra.v,,
3174,7959e9d6b25d7afefded4b14e14ccf2b0b5af553,ddie Hung <eddie@fpgeh.com>, 2019-10-04 17:21:14 -0700, , fix merge issue,,
3175,7a45cd58566310f623bd567a393beb8a734ebf60,ddie Hung <eddie@fpgeh.com>, 2019-10-04 16:58:55 -0700, , merge remote tracking branch origin eddie abc_to_abc9 xaig_dff,,
3176,74ef8feeaf63b41e8948ce09d40420ccdb48957a,ddie Hung <eddie@fpgeh.com>, 2019-10-04 16:46:15 -0700, , fix xilinx_dsp unsigned extension,,
3177,6bf7114bbd4075c2761a478406e02d4b23742aab,ddie Hung <eddie@fpgeh.com>, 2019-10-04 16:45:36 -0700, , fix sigspec sigspec state true,,
3178,279fd22ddfe44a9ddd6504134d1029f6b7649149,ddie Hung <eddie@fpgeh.com>, 2019-10-04 13:31:33 -0700, , add const begin end empty,,
3179,aae2b9fd9c8dc915fadacc24962436dd7aedff36,ddie Hung <eddie@fpgeh.com>, 2019-10-04 11:04:10 -0700, , rename abc_ name attribute precisely abc9_,,
3180,9fef1df3c1431cff2e097a10a502f77f04986a60,ddie Hung <eddie@fpgeh.com>, 2019-10-04 10:48:44 -0700, , panic model elsewhere arrange consistency,,
3181,4e11782cde412ce80ee8125dd9d55fe21945737f,ddie Hung <eddie@fpgeh.com>, 2019-10-04 10:36:02 -0700, , oops,,
3182,c0f54d3fd5e2492afbe1717a67ea78f3be7f6b39,ddie Hung <eddie@fpgeh.com>, 2019-10-04 10:34:16 -0700, , ohmilord added time,,
3183,84f978bdc20494167a6a2c5f654b96c4f565a5e0,ddie Hung <eddie@fpgeh.com>, 2019-10-04 10:17:46 -0700, , add async2sync help text per daveshah1,,
3184,c0b14cfea7c5650ddbc28d69de4749f845954dc7,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 16:29:46 +0200, , fix msvc build,,
3185,44c3472b9f92e2db855056bff9c0e9549e4cbf3c,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 13:27:10 +0200, , initialized,,
3186,c0fa6f3e1a001c3cd68c4be3eac877e08fd19971,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 13:05:16 +0200, , split mux test per type,,
3187,1b80489486434a427b8043579426b575e09edc0b,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 13:00:09 +0200, , split latch check,,
3188,77d557d00b5672eb4c20fe0179c5d706abb43807,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 12:58:11 +0200, , add missing latch mapping,,
3189,2c3e14024637bed14d8e8142f4d05c471630dbf7,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 12:51:45 +0200, , split rest,,
3190,3de7889d08d0b02f1af6b9027b6e753eb0f6f490,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 12:48:27 +0200, , separate check type,,
3191,286a2728729a6cf4b65afec6dbe65d269f1a5ca6,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 12:42:06 +0200, , cleaned test,,
3192,f94dc2c072572f5b4316cb26415e7a3a4183c362,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 12:41:41 +0200, , remove needed test,,
3193,ef417fb1b3555a3075bcd01cb7c5267f3e55b407,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 12:20:49 +0200, , merge branch sergeydegtyar efinix http github.com sergeydegtyar yosys mmicko efinix,,
3194,03a3deec43ef4e92b251ea4bceaadc77c8044df0,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 11:09:59 +0200, , cleanup formating,,
3195,a5844e3ceb76152d1e87ad8fdf1c71553238ef64,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 11:08:42 +0200, , split latch separate check,,
3196,3238ee7d354aed51eb61ce5a8c2799f56f2cb4b2,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 11:04:18 +0200, , check muxes per type,,
3197,91ad3ab717159da311b72531f4b9c77a7522702a,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 11:00:49 +0200, , check separately,,
3198,3d3479b0af0d2d59708a0828cfa785257c52d6fd,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 10:57:47 +0200, , cleanup top module used defines,,
3199,1435b9bf97bc5c4e625bd3ef5db19065a0af2632,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 10:55:13 +0200, , remove alu test,,
3200,b93265496482b781dc07da02de98b4e47101aac5,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 10:52:16 +0200, , merge branch sergeydegtyar anlogic http github.com sergeydegtyar yosys mmicko anlogic,,
3201,7785f23719cdbcae6816415cf2dc124aba312c66,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 10:31:51 +0200, , check latch type one one,,
3202,3358b2f18597c59ee3cac5f123f954ca79e0baad,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 09:53:54 +0200, , removed top module needed,,
3203,3c40c810307c2bed62527f4f067790edc4ac8823,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 08:52:54 +0200, , test muxes synth one one,,
3204,d6ef9b1a6b47e740dba948e5f2fcf456d7ee79cf,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 08:45:58 +0200, , cleaned verilog code used defines,,
3205,abb5a3a44df18a6ca18b6998f4c35aafc4284df8,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 08:44:10 +0200, , check mult18x18d since working,,
3206,9e8175fc759478a7a496ac0d492cb4b6d0f13799,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 08:42:29 +0200, , check flop one one,,
3207,d19f765a581ac465a7f7cea22f1d96c9da9cbe01,iodrag Milanovic <mmicko@gmail.com>, 2019-10-04 08:41:53 +0200, , removed alu div_mod test agreed,,
3208,045f34403889b69f3ac3ac08d96e5cf1fae787d1,ddie Hung <eddie@fpgeh.com>, 2019-10-03 11:11:50 -0700, , use sat tempinduct comment equiv_opt sufficient,,
3209,549d6ea467bddba24cc0ee43597b5ab62eb476e7,ddie Hung <eddie@fpgeh.com>, 2019-10-03 10:55:23 -0700, , merge remote tracking branch origin master xaig_dff,,
3210,a9efd2e81cd502665ee034f64c85b11e34dfd9bb,ddie Hung <eddie@fpgeh.com>, 2019-10-03 10:51:53 -0700, , restore part doc,,
3211,bd5889640bbcbb11c80360893fcf17d9399cef8a,ddie Hung <eddie@fpgeh.com>, 2019-10-03 10:45:53 -0700, , disable equiv check ice40 latch,,
3212,7a6dec1cef9c6a44dafe83d884abaf06dc77ab07,ddie Hung <eddie@fpgeh.com>, 2019-10-03 10:30:51 -0700, , add new async2sync option,,
3213,5d680590d6bccd929ed3909248dbb73fb3876e65,ddie Hung <eddie@fpgeh.com>, 2019-10-03 10:30:33 -0700, , use equiv_opt async2sync xilinx,,
3214,655f1b2ac559f73a7d781ae25afd1ab3b898afc0,ddie Hung <eddie@fpgeh.com>, 2019-10-03 10:11:25 -0700, , english,,
3215,8765ec3c27f38e6fb57d057be9605788e144388b,ddie Hung <eddie@fpgeh.com>, 2019-10-03 10:07:15 -0700, , revert equiv_opt call async2sync multiclock like symbiyosys reverts commit,,
3216,c6d15c9aade55a87595693ecb9170ae8b595e28c,ddie Hung <eddie@fpgeh.com>, 2019-10-03 10:07:03 -0700, , revert update doc equiv_opt reverts commit,,
3217,2ed2e9c3e8f2d9d6882588857c8556a6e2af57ea,lifford Wolf <clifford@clifford.at>, 2019-10-03 14:59:07 +0200, , change smtbmc warmup failed status preunsat signed clifford wolf clifford clifford.at,,
3218,17cb916cc87a71d862c7994d44f3031656f18002,lifford Wolf <clifford@clifford.at>, 2019-10-03 14:05:21 +0200, , update abc git rev 623b5e8 signed clifford wolf clifford clifford.at,,
3219,be8efd7c7b52285743c7ff3ae51353e03c39f140,lifford Wolf <clifford@clifford.at>, 2019-10-03 12:26:08 +0200, , bump version signed clifford wolf clifford clifford.at,,
3220,468b8a5178043da08fad3ea21c18eb0de6a7baf4,lifford Wolf <clifford@clifford.at>, 2019-10-03 12:06:12 +0200,1419, merge pull request 1419 yosyshq eddie lazy_derive module derive lazy touch ast already derived,,
3221,0e05424885f569f34dd68b70a50a4488ce21c99e,lifford Wolf <clifford@clifford.at>, 2019-10-03 11:54:04 +0200,1422, merge pull request 1422 yosyshq eddie aigmap_select add select option aigmap,,
3222,afdc990595245a7a070d4d9c39464d88582dc4f6,lifford Wolf <clifford@clifford.at>, 2019-10-03 11:50:53 +0200,1429, merge pull request 1429 yosyshq clifford checkmapped add check mapped,,
3223,3e27b2846bc7d4178f436035d5007ac598bc194d,lifford Wolf <clifford@clifford.at>, 2019-10-03 11:49:56 +0200, , add check allow tbuf signed clifford wolf clifford clifford.at,,
3224,e46e8753c84ee83f871d5ce116ce4c08dd49a031,avid Shah <dave@ds0.me>, 2019-10-03 09:55:43 +0100, , frontends ast code style signed david shah dave ds0.me,,
3225,9b9d24f15b1b91b64b97e12bd05693f4539762d9,avid Shah <dave@ds0.me>, 2019-09-20 18:40:35 +0100, , improve test signed david shah dave ds0.me,,
3226,5501d9090aaf2d508b2f082f8453effe7fce08df,avid Shah <dave@ds0.me>, 2019-09-20 18:40:23 +0100, , fix typedefs block signed david shah dave ds0.me,,
3227,8cc1bee33c04690d729d1a8b8622be05d65f7911,avid Shah <dave@ds0.me>, 2019-09-20 16:12:09 +0100, , disambiguate interface port signed david shah dave ds0.me,,
3228,1746b6373b55490314bc2e12c6584c4a1cb38a6a,avid Shah <dave@ds0.me>, 2019-09-20 13:01:47 +0100, , update changelog readme signed david shah dave ds0.me,,
3229,abc155715dbe8db5ee95707f7c243f23954ca139,avid Shah <dave@ds0.me>, 2019-09-20 13:00:26 +0100, , add test script typedefs signed david shah dave ds0.me,,
3230,c0bb47beca2fb78670ab14515047a88a677cc608,avid Shah <dave@ds0.me>, 2019-09-20 12:11:17 +0100, , fix memory typedefs signed david shah dave ds0.me,,
3231,497faf4ec0c078093ecef547965ae9d0fd153edb,avid Shah <dave@ds0.me>, 2019-09-20 11:59:33 +0100, , add expect signed david shah dave ds0.me,,
3232,af25585170f87506bcc7dbe5afe0fec868290d5b,avid Shah <dave@ds0.me>, 2019-09-20 11:46:37 +0100, , add support memory typedef signed david shah dave ds0.me,,
3233,30d23260309ef392a0e69fe5294c38b71ad0692e,avid Shah <dave@ds0.me>, 2019-09-20 11:39:15 +0100, , add support memory typedefs signed david shah dave ds0.me,,
3234,e70e4afb60a41da6d9f6200b20f36f61c6b993b2,avid Shah <dave@ds0.me>, 2019-09-19 21:21:21 +0100, , fix typedefs package signed david shah dave ds0.me,,
3235,c9629516120930aedaf52d72fec5d7fabe51d496,avid Shah <dave@ds0.me>, 2019-09-19 21:07:20 +0100, , fix typedef parameter signed david shah dave ds0.me,,
3236,f6b5e47e40b4a2bda6e5d928480ea218a6a911c2,avid Shah <dave@ds0.me>, 2019-09-19 20:43:13 +0100, , switch parser glr prep typedef signed david shah dave ds0.me,,
3237,e0a6742935b423991668e0fe901d676782db5648,avid Shah <dave@ds0.me>, 2019-10-03 09:53:45 +0100,1425, merge pull request 1425 yosyshq dave ecp5_pdp16 ecp5 add support mapping bit wide pdp brams,,
3238,e9645c7fa7fc349afad103ff8736699bb4dc0412,ddie Hung <eddie@fpgeh.com>, 2019-10-02 21:26:26 -0700, , fix broken check reset even constant trim rstmux,,
3239,278533fe591aac14618c975e4396f885871aec54,ddie Hung <eddie@fpgeh.com>, 2019-10-02 19:40:39 -0700,1423, merge pull request 1423 yosyshq eddie rfc techmap recognise wire named suffix,,
3240,e4bd5aaebf7e329236b10c93eac9ad113231f00e,ddie Hung <eddie@fpgeh.com>, 2019-10-02 18:12:25 -0700, , fix test,,
3241,c6a55d948aebc8993cc3e33372b9c403b0b90554,ddie Hung <eddie@fpgeh.com>, 2019-10-02 18:07:38 -0700, , merge branch eddie fix_sat_init eddie fix1427,,
3242,f6fabc8fda1eb00b0227f1a91d85b837a0609728,ddie Hung <eddie@fpgeh.com>, 2019-10-02 18:03:45 -0700, , update test,,
3243,d99810ad8a0d56a13cca75c4b129f932491d9c80,ddie Hung <eddie@fpgeh.com>, 2019-10-02 17:53:42 -0700, , refactor peepopt_dffmux sensitive init trimming,,
3244,e730a595eeee1d9936a892c2477c99593d64bcfe,ddie Hung <eddie@fpgeh.com>, 2019-10-02 17:48:55 -0700, , add test,,
3245,62c66406ad69c4cf02c3edc843d80e0e2b05c384,ddie Hung <eddie@fpgeh.com>, 2019-10-02 17:49:07 -0700, , log_dump support state enum,,
3246,f46ac1df9f8847dac9d9851f2f948d93a1064ff1,ddie Hung <eddie@fpgeh.com>, 2019-10-02 16:08:46 -0700, , mindful sigmap wire could dupe checking init,,
3247,c28d4b804720c2cf0086e921748219150e9631b5,ddie Hung <eddie@fpgeh.com>, 2019-10-02 14:52:40 -0700, , add test expecting fail,,
3248,265a655ef906fa0fc9ae30c1315db312e13ebd18,ddie Hung <eddie@fpgeh.com>, 2019-10-02 12:43:35 -0700, , also rename cell prefix per cliffordwolf,,
3249,a4f2f7d23cb27f7677236d7a1823f36215c874e9,ddie Hung <eddie@fpgeh.com>, 2019-10-02 12:43:18 -0700, , extend test renaming cell prefix,,
3250,6028f5df1a7f86e73028c6a0c2b63ab16a1335d6,lifford Wolf <clifford@clifford.at>, 2019-10-02 13:48:09 +0200,1428, merge pull request 1428 yosyshq clifford fixbtor fix btor back end use state instead input undef init bit,,
3251,45e4c040d7bafed59ef46f5cf92e7a2adb802bdc,lifford Wolf <clifford@clifford.at>, 2019-10-02 13:35:03 +0200, , add check mapped signed clifford wolf clifford clifford.at,,
3252,a84a2d74c779b8023c0bbfc02fa4576d8c4cecca,lifford Wolf <clifford@clifford.at>, 2019-10-02 12:48:04 +0200, , fix btor back end use state instead input undef init bit signed clifford wolf clifford clifford.at,,
3253,5299884f049e73c395fdff090b345b15d54aab1e,ddie Hung <eddie@fpgeh.com>, 2019-10-01 13:41:08 -0700, , fix,,
3254,03ebe43e3edce03d3dc24f80c05e16cdb7b76748,ddie Hung <eddie@fpgeh.com>, 2019-10-01 13:05:56 -0700, , escape verilog identifier legality outside yosys,,
3255,da347b9f7e8ce9738598931283ba98f8c98924cb,iodrag MilanoviÄ <mmicko@gmail.com>, 2019-10-01 19:50:37 +0200,1424, merge pull request 1426 yosyshq mmicko fix_environ define environ fix 1424,,
3256,c026579c207b81092e298858acf131c70115f89f,iodrag Milanovic <mmicko@gmail.com>, 2019-10-01 18:45:07 +0200,1424, define environ fix 1424,,
3257,b424d374db354141afe1f42eead3347e5cb86a04,avid Shah <dave@ds0.me>, 2019-10-01 14:14:46 +0100, , ecp5 fix shuffle_enable port signed david shah dave ds0.me,,
3258,7a1538cd36b45fd3c397dd0414de37af768ad89e,avid Shah <dave@ds0.me>, 2019-10-01 13:46:36 +0100, , ecp5 add support mapping bit wide pdp brams signed david shah dave ds0.me,,
3259,eb750670e3835a1bad36cb604e04bf4836cc7f91,ergey <37293587+SergeyDegtyar@users.noreply.github.com>, 2019-10-01 11:14:12 +0300, , run test.sh move end line,,
3260,e092c4ae6b60cf67efd16efbfbf739895ad501c0,ergey <37293587+SergeyDegtyar@users.noreply.github.com>, 2019-10-01 11:04:32 +0300, , merge branch master sergeydegtyar efinix,,
3261,d99b1e32618f8aa92c01eb0ac5d08486f411cca0,ergey <37293587+SergeyDegtyar@users.noreply.github.com>, 2019-10-01 10:57:09 +0300, , merge branch master sergeydegtyar anlogic,,
3262,fc56459746fec7751735749e3328378e1089b914,ergey <37293587+SergeyDegtyar@users.noreply.github.com>, 2019-10-01 10:55:34 +0300, , run test.sh move end line,,
3263,1caaf5149258ff84ac2a6532c26e9ffb076183a9,ddie Hung <eddie@fpgeh.com>, 2019-09-30 19:54:59 -0700, , equiv_opt assert,,
3264,f8d5e11aa7285fc92832b87063d530afe27eca28,ddie Hung <eddie@fpgeh.com>, 2019-09-30 19:54:04 -0700, , update resource count alu.ys,,
3265,369652d4b99181e2f7b875b6c458c1a5a3b0381e,ddie Hung <eddie@fpgeh.com>, 2019-09-30 17:20:39 -0700, , add test,,
3266,edc378072301dba7ee79dd1d64a825faf72a1d62,ddie Hung <eddie@fpgeh.com>, 2019-09-30 17:20:12 -0700, , techmap wire named identifier create alias,,
3267,1b96d29174d7c56a14031bc117a7da5fa5192c81,ddie Hung <eddie@fpgeh.com>, 2019-09-30 17:02:20 -0700, , need punch port,,
3268,390b960c8c646018c1f6cddfec5fc2d528d42fa4,ddie Hung <eddie@fpgeh.com>, 2019-09-30 16:37:29 -0700, , resolve fixme calling proc,,
3269,f9bb3352944275acc6e82eaf53aebf3c964f68c4,ddie Hung <eddie@fpgeh.com>, 2019-09-30 16:36:42 -0700, , cleanup currq aigerparse,,
3270,e529872b0170ba269db2d00c96108c86b260e864,ddie Hung <eddie@fpgeh.com>, 2019-09-30 16:33:40 -0700, , remove need currq port connection,,
3271,5e9ae90cbba4e9c2abfe5d6a1b90c2256aae1615,ddie Hung <eddie@fpgeh.com>, 2019-09-30 15:39:24 -0700, , add explanation abc_map.v,,
3272,8b239ee707a2bf4a868728046d7f64c16d74aa2a,ddie Hung <eddie@fpgeh.com>, 2019-09-30 15:34:04 -0700, , add quick test,,
3273,f2f19df2d4387ae70f5b063f2bd6e7cbdaa1ce75,ddie Hung <eddie@fpgeh.com>, 2019-09-27 17:44:01 -0700, , add select option aigmap,,
3274,eecfdda6144856f399f0440d82595ca05c11e41b,ddie Hung <eddie@fpgeh.com>, 2019-09-30 15:24:03 -0700, , cleanup,,
3275,e0aa772663a95fb5417d9fbe64f27ac8c7395bf0,ddie Hung <eddie@fpgeh.com>, 2019-09-30 15:19:02 -0700, , add comment,,
3276,d963e8c2c6207ad98d48dc528922ad58c030173f,ddie Hung <eddie@fpgeh.com>, 2019-09-27 17:00:19 -0700, , fix typo,,
3277,d992858318c9fae869a7d0d4ed046ed8c5ea5811,ddie Hung <eddie@fpgeh.com>, 2019-09-30 15:15:14 -0700, , move end per 7f0eec8,,
3278,eeb86247c59f7ea7f98c05eaa456d0ebe041d149,ddie Hung <eddie@fpgeh.com>, 2019-09-30 15:14:41 -0700, , update fsm.ys resource count,,
3279,0bbd1b63648f621dae92bcd5963e387eff66f685,ddie Hung <eddie@fpgeh.com>, 2019-09-30 14:57:55 -0700, , merge branch sergeydegtyar ecp5 http github.com sergeydegtyar yosys eddie pr1352,,
3280,0a1af434e8acfaa692d7990bce68fd23daed9519,ddie Hung <eddie@fpgeh.com>, 2019-09-30 14:52:04 -0700, , fix svinterfaces,,
3281,08b55a20e36a24d09be9016ceda658bc8ba04ad3,ddie Hung <eddie@fpgeh.com>, 2019-09-30 14:11:01 -0700, , module derive lazy touch ast already derived,,
3282,74678227c73d0ba1dfa391ba93bd2010ce3202c1,ddie Hung <eddie@fpgeh.com>, 2019-09-30 13:21:07 -0700, , use cell_cache instantiate rather opt_merge call,,
3283,a6994c5f167c530e0dc81afcac5836ae66447a92,ddie Hung <eddie@fpgeh.com>, 2019-09-30 12:57:19 -0700, , scc call active module module plus cleanup,,
3284,bd8356799aaee629b747984fd01d3ef4d1182a27,ddie Hung <eddie@fpgeh.com>, 2019-09-30 12:34:28 -0700, , use derived module,,
3285,8684b58bed2875ab67e9b12912d791f9d588f272,ddie Hung <eddie@fpgeh.com>, 2019-09-30 12:29:35 -0700, , merge remote tracking branch origin master xaig_dff,,
3286,a274b7cc86d4f64541d3d2903b4eeed4616ab1d8,ddie Hung <eddie@fpgeh.com>, 2019-09-30 10:59:56 -0700, , update doc equiv_opt,,
3287,5c5881695dd6570b933eccfd323f8b0e60b62718,hitequark <whitequark@whitequark.org>, 2019-09-30 17:38:20 +0000,1406, merge pull request 1406 whitequark connect_rpc rpc new frontend,,
3288,ed47bd78e1896280955835a2acf28f08f11aac24,ddie Hung <eddie@fpgeh.com>, 2019-09-30 10:31:57 -0700,1397, merge pull request 1397 btut fix generate python wrapper inline constructor,,
3289,99a7f39084cf4b9cd21e2a1e4f4a842993dfd147,hitequark <whitequark@whitequark.org>, 2019-09-26 03:57:16 +0000, , rpc new frontend new pas connect_rpc allows hdl frontend read write json stdin stdout unix socket named pipe participate elaboration first class citizen hdl supported yosys directly indirectly transparently instantiate module handled frontend recognizing many hdl frontends emit verilog allows rpc frontend direct yosys process result instantiation via built yosys frontend resulting rtlil hygienically integrated overall design,,
3290,8f2bdff7b9f948141dfb00a337f9c2acec6b118e,hitequark <whitequark@whitequark.org>, 2019-09-26 02:11:22 +0000, , libs import json11 commit import code upstream commit dropbox json11,,
3291,0d27ffd4e6d53349d80d6f29f9e6b2f1c4b03cb7,iodrag MilanoviÄ <mmicko@gmail.com>, 2019-09-30 17:49:23 +0200,1416, merge pull request 1416 yosyshq mmicko open aig frontend binary file,,
3292,7ed13297b104c200f6d15cf1265417e823c8d308,lifford Wolf <clifford@clifford.at>, 2019-09-30 17:08:38 +0200, , bump version signed clifford wolf clifford clifford.at,,
3293,0d28e45dcb0b938eff951e7f747af5095ab65de5,lifford Wolf <clifford@clifford.at>, 2019-09-30 17:04:21 +0200,1412, merge pull request 1412 yosyshq eddie equiv_opt call async2sync multiclock like symbiyosys,,
3294,dd67e8ce735bc9f15a8783f4c2e5c131fe4fe559,lifford Wolf <clifford@clifford.at>, 2019-09-30 17:04:03 +0200,1417, merge pull request 1417 yosyshq clifford fixasync2sync fix dlatch handling async2sync,,
3295,10e57f3880da8bfa373a3859a713509a549701c9,lifford Wolf <clifford@clifford.at>, 2019-09-30 14:58:23 +0200, , fix dlatch handling async2sync signed clifford wolf clifford clifford.at,,
3296,6216e45edae11fa3cc6e45a65762e5c215af0904,ddie Hung <eddie@fpgeh.com>, 2019-09-27 12:50:20 -0700,1363, add latch test modified 1363,,
3297,5b5756b91ee6b514021afbe857135801f3cdcc33,ddie Hung <eddie@fpgeh.com>, 2019-09-27 12:49:57 -0700, , add ldce ldpe sim library remove cells_xtra,,
3298,4535f2c6943107d88e9196c9705fc5d92f604f14,arcin KoÅcielnicki <marcin@symbioticeda.com>, 2019-09-23 12:41:42 +0200, , synth_xilinx support latch remove used init value fix 1387,,
3299,f6203e6bd65f7383f14a15e926fc4b8f5f9a3edf,ddie Hung <eddie@fpgeh.com>, 2019-09-29 21:55:53 -0700, , missing endmodule,,
3300,1123c09588a6dd3964605de229c6bc4ac158b50e,ddie Hung <eddie@fpgeh.com>, 2019-09-29 19:39:12 -0700, , merge remote tracking branch origin master xaig_dff,,
3301,d5f0794a531b36976d2c4d181b1c3921b801bbfa,ddie Hung <eddie@fpgeh.com>, 2019-09-29 19:35:23 -0700,1414, merge pull request 1414 hzeller improve replace empty map avoid work replace rule empty,,
3302,8474c5b366660153cae03a9de4af8e1ed809856d,ddie Hung <eddie@fpgeh.com>, 2019-09-29 11:26:22 -0700,1359, merge pull request 1359 yosyshq xc7dsp dsp inference xilinx improved ice40 initial support ecp5,,
3303,18ebb86edbade4a94833dead59d69fddd980f5bd,ddie Hung <eddie@fpgeh.com>, 2019-09-29 11:25:34 -0700, , fdce_1 doe is_clr_inverted,,
3304,5a4011e8c9d2c7c94ccaa6ff80a1ca1290e1053b,ddie Hung <eddie@fpgeh.com>, 2019-09-29 09:58:00 -0700, , fix scc call inside abc9 consider wire,,
3305,f3e150d9a5a71a554a99c619ae5389f687c381ef,ddie Hung <eddie@fpgeh.com>, 2019-09-29 09:21:51 -0700, , merge remote tracking branch origin master xaig_dff,,
3306,9e55b234b47b01dc396e793b7f31236c9e87c185,iodrag Milanovic <mmicko@gmail.com>, 2019-09-29 15:40:37 +0200, , fix reading aig file window,,
3307,3f70c1fd26eb109c2c4d899cce55f24bbf04acc1,iodrag Milanovic <mmicko@gmail.com>, 2019-09-29 13:22:11 +0200, , open aig frontend binary file,,
3308,ce0631c371f69f0132ea9ee4bc8f5ee576dbb1a3,iodrag MilanoviÄ <mmicko@gmail.com>, 2019-09-29 10:37:34 +0200,1407, merge pull request 1413 yosyshq mmicko support binary file backends fix 1407,,
3309,178c67ea226b093cdbe101a69cb83cc8800aa702,lifford Wolf <clifford@clifford.at>, 2019-09-29 10:36:25 +0200,1411, merge pull request 1411 aman goel yosyshq master corrects btor2 backend,,
3310,8c2b4f0a50678f949418b7b7329550615fadde83,enner Zeller <h.zeller@acm.org>, 2019-09-29 00:17:40 -0700, , avoid work replace rule empty speed processing number bit large actually nothing replace adresses part 1382 signed henner zeller h.zeller acm.org,,
3311,79b6edb6397c530a7304eb4334f95324a4208aba,ddie Hung <eddie@fpgeh.com>, 2019-09-28 23:48:17 -0700, , big rework flop info mostly cells_sim.v,,
3312,0c380f085576c2cead5e3576825cb60046bfd76b,iodrag Milanovic <mmicko@gmail.com>, 2019-09-28 09:50:29 +0200, , add aiger protobuf backends binary support,,
3313,d0493925ec739aa13cd72e5aa525e98ca49cc326,iodrag Milanovic <mmicko@gmail.com>, 2019-09-28 09:28:51 +0200,1407, support binary file backends fix 1407,,
3314,c372e7baf9c48d41ebdbea4486a72e8dfaaddd3d,ddie Hung <eddie@fpgeh.com>, 2019-09-27 18:49:45 -0700, , fix box name,,
3315,6b9f90de789b1d0daf93ac1d2b608b057e7ca272,ddie Hung <eddie@fpgeh.com>, 2019-09-27 17:00:19 -0700, , fix typo,,
3316,cfa6dd61ef79fb16abd83164b1e013c0a5a2a63a,ddie Hung <eddie@fpgeh.com>, 2019-09-27 18:41:43 -0700, , use attr extension,,
3317,313d2478e922f33685ee744c5b287ae3bf530645,ddie Hung <eddie@fpgeh.com>, 2019-09-27 18:41:04 -0700, , split abc9 based clocking add attr,,
3318,dc154c39a8d296c0ed7619168d7b4eda95e2fbe0,ddie Hung <eddie@fpgeh.com>, 2019-09-27 17:45:49 -0700, , fix infinite recursion,,
3319,fe722b737ce3dfd359d4f37fb558371c07e6a19c,ddie Hung <eddie@fpgeh.com>, 2019-09-27 17:44:01 -0700, , add select option aigmap,,
3320,11cb5fab004c005c6d674494b1486ee501037c5c,ddie Hung <eddie@fpgeh.com>, 2019-09-27 17:00:19 -0700, , fix typo,,
3321,8f5710c464b2b3b91f0c7f29a9420dcb798be4c5,ddie Hung <eddie@fpgeh.com>, 2019-09-27 15:14:31 -0700, , merge remote tracking branch origin master xaig_dff,,
3322,b3d8a60cbd94176076f23c4ea6c94ec24e6773e0,ddie Hung <eddie@fpgeh.com>, 2019-09-27 14:32:07 -0700, , order,,
3323,90236025b7e1409027550451abe4ffc1cc63f128,ddie Hung <eddie@fpgeh.com>, 2019-09-27 14:21:47 -0700, , missing mul2dsp sliceb,,
3324,a39505e329cc05dbd4ad624a1cf0f6caf664fd9a,ddie Hung <eddie@fpgeh.com>, 2019-09-27 12:59:10 -0700, , equiv_opt call async2sync multiclock like symbiyosys,,
3325,aebbfffd71ab6a85f86ef44f40b1d46a7d6a60ee,ddie Hung <eddie@fpgeh.com>, 2019-09-27 11:57:53 -0700, , ooops areg breg default,,
3326,5eebfabe4286d47a75508677e2bc76e8b422a879,man Goel <amangoel@umich.edu>, 2019-09-27 12:40:17 -0400, , corrects btor2 backend,,
3327,fd0e3a2c43d96ba31beede9865d5000230029994,arcin KoÅcielnicki <marcin@symbioticeda.com>, 2019-09-27 11:03:04 +0200, , fix handling previously wire handled code populated techmap cache resulting init value removal performed first use given template fix problem identified 1396,,
3328,cb0dc6e68b9432edc9c30c153954be53c8576911,man Goel <amangoel@umich.edu>, 2019-09-27 12:30:27 -0400,7, merge pull request yosyshq master syncing official repo,,
3329,4b15cf5f76e2226bbce1a73d1e0ff54fbf093fe8,iodrag MilanoviÄ <mmicko@gmail.com>, 2019-09-27 17:37:55 +0200,1409, merge pull request 1409 yosyshq mmicko change order parameter work,,
3330,7f0eec8270dbef06e3e6970af20dae2d6f89f6b9,iodrag Milanovic <mmicko@gmail.com>, 2019-09-27 11:31:55 +0200, , change order parameter work,,
3331,7bde555481e4492bb0d133ea6fcec59af95fbbbe,lifford Wolf <clifford@clifford.at>, 2019-09-27 09:57:28 +0200,1357, merge pull request 1404 yosyshq fix_gzip_macos make read write gzip file macos work fix 1357,,
3332,26657037b8de3cf09bafb2bca3940515dad96222,ddie Hung <eddie@fpgeh.com>, 2019-09-26 14:31:02 -0700, , update doc max cascade chain,,
3333,5b9deef10df2ab958112f6ff55f27776e492f187,ddie Hung <eddie@fpgeh.com>, 2019-09-26 13:59:05 -0700, , always zero e.g cascade break,,
3334,95f0dd57df5209f77df6771e381b87871ab9860a,ddie Hung <eddie@fpgeh.com>, 2019-09-26 13:44:41 -0700, , update doc,,
3335,58f31096abbb0bc68c8339c88b7db410b8edcdba,ddie Hung <eddie@fpgeh.com>, 2019-09-26 13:40:38 -0700, , zero port,,
3336,af59856ba1be1f7cde3154994334f45500af6c22,ddie Hung <eddie@fpgeh.com>, 2019-09-26 13:29:18 -0700, , also cascade areg breg,,
3337,832216dab072cb4f1793aeda07604fb2eb32b399,ddie Hung <eddie@fpgeh.com>, 2019-09-26 12:09:57 -0700, , try recursive pmgen cascade,,
3338,143f82def2030527a4fa92b7ba60b704aad08e53,ddie Hung <eddie@fpgeh.com>, 2019-09-26 11:13:08 -0700, , missing,,
3339,84825f937827f3e8fd3702a7ea85b8997ac74534,ddie Hung <eddie@fpgeh.com>, 2019-09-26 10:45:14 -0700, , combine flatten coarse label synth_ecp5 proc run,,
3340,435300f9304a230680bdc054d0f0b3a3205b05f7,iodrag Milanovic <mmicko@gmail.com>, 2019-09-26 19:35:12 +0200,1357, make read write gzip file macos work fix 1357,,
3341,033aefc0f44abdca50e34cad884c81875dcd7441,ddie Hung <eddie@fpgeh.com>, 2019-09-26 10:34:14 -0700, , typo,,
3342,bd8661e0247121cf411b4c35fcedbc12a5919b50,ddie Hung <eddie@fpgeh.com>, 2019-09-26 10:32:01 -0700, , creg check keep,,
3343,c0bb1d22e81b935e90032ed886e58787b3e61df5,ddie Hung <eddie@fpgeh.com>, 2019-09-26 10:31:55 -0700, , remove newline,,
3344,781dda6175c86fcb2b08d055565d3d99a687e636,ddie Hung <eddie@fpgeh.com>, 2019-09-26 10:15:05 -0700, , select,,
3345,27e5bf5aad229ef330bfea932f6b194ec5c09b68,ddie Hung <eddie@fpgeh.com>, 2019-09-26 09:57:11 -0700, , stop trying smart prematurely optimising,,
3346,35aaa8d73a75f36a42eea9ef2b210d9e79e5edc3,ddie Hung <eddie@fpgeh.com>, 2019-09-25 22:58:55 -0700, , mul2dsp.v slice name,,
3347,f1de93edf5b5c73440d445d8d6fa32251d2bdab1,ddie Hung <eddie@fpgeh.com>, 2019-09-25 22:58:03 -0700, , die dsp48e1.p user would otherwise get clean,,
3348,cd8a640989d0819266d2678304951de2a247405d,ddie Hung <eddie@fpgeh.com>, 2019-09-25 18:21:08 -0700, , reject init present,,
3349,34aa3532fb1df2300da83df4071b46da69e3723c,ddie Hung <eddie@fpgeh.com>, 2019-09-25 17:26:47 -0700, , remove unnecessary check a_signed b_signed explicit,,
3350,a4238637acc4e6670ccefb1894b00c602a827408,ddie Hung <eddie@fpgeh.com>, 2019-09-25 17:25:44 -0700, , revert remove check since mul reverts commit,,
3351,f4387e817c3f75a06c9c94f307fa60572ea06383,ddie Hung <eddie@fpgeh.com>, 2019-09-25 17:24:11 -0700, , revert need __mul anymore reverts commit,,
3352,aeb15398182abf5de7e340976e204195ab80a739,ddie Hung <eddie@fpgeh.com>, 2019-09-25 17:22:30 -0700, , rework xilinx_dsp postadd new wreduce call,,
3353,63940913d21fcfb18cd844d7e5b9c8b41a82295b,ddie Hung <eddie@fpgeh.com>, 2019-09-25 17:22:04 -0700, , wreduce add,,
3354,234738b103d4f2b3d937ed928fd89bc4e31627f1,ddie Hung <eddie@fpgeh.com>, 2019-09-25 16:51:31 -0700, , remove check since mul,,
3355,5f8917c98491edd352dce96c63187aa814c32192,ddie Hung <eddie@fpgeh.com>, 2019-09-25 16:45:51 -0700, , fix memory issue since sigspec could invalidated,,
3356,a009314597b2d71cb786745c516e53dff4b21a00,ddie Hung <eddie@fpgeh.com>, 2019-09-25 16:43:24 -0700,1401, merge pull request 1401 sergeydegtyar sergeydegtyar ice40 ice40 test adffs test update equiv_opt multiclock,,
3357,1d875ac76a354f654f28b9632d83f6b43542e827,ddie Hung <eddie@fpgeh.com>, 2019-09-25 14:06:21 -0700, , need __mul anymore,,
3358,486dd7c483d4277ffb09975fb943881bdc122f4d,ddie Hung <eddie@fpgeh.com>, 2019-09-25 14:05:59 -0700, , unextend used init,,
3359,53ea5daa42db335a69d3fccbf237fe5555f4bccb,ddie Hung <eddie@fpgeh.com>, 2019-09-25 14:04:36 -0700, , call wreduce mul2dsp avoid unextend,,
3360,93363c94a2e88e2cdbdb962ff9e10ba5dfe3f586,ddie Hung <eddie@fpgeh.com>, 2019-09-25 10:33:16 -0700, , oops actually use __name__ abc_dsp48e1 macro,,
3361,b66364ada279c1fb81583003001b332dd4521f93,ergeyDegtyar <sndegtyar@gmail.com>, 2019-09-25 14:43:26 +0300, , change sync control async,,
3362,739c6213303da2463949a229c9c62db40eaa9cc5,lifford Wolf <clifford@clifford.at>, 2019-09-25 09:20:54 +0200,1402, merge pull request 1402 yosyshq clifford portlist add portlist command,,
3363,b432c9b44b6d8033a835695b2a48cc3fe224bdec,lifford Wolf <clifford@clifford.at>, 2019-09-25 09:20:38 +0200, , improve portlist command signed clifford wolf clifford clifford.at,,
3364,6c427d36dd682b97da5f94cd7f0e261ad0802eef,lifford Wolf <clifford@clifford.at>, 2019-09-24 18:08:59 +0200, , add portlist command signed clifford wolf clifford clifford.at,,
3365,fc6ebf8268780c47b503e68be4b2ec368388e2c5,ergeyDegtyar <sndegtyar@gmail.com>, 2019-09-24 14:55:32 +0300, , adffs test update equiv_opt multiclock,,
3366,b41d2fb4e49a5ee8cda1906405f32614b39302bc,ddie Hung <eddie@fpgeh.com>, 2019-09-23 22:02:22 -0700, , add abc_unmap.v,,
3367,44374b1b2b0dbc455c9e43d713e133d7d78a5e1a,ddie Hung <eddie@fpgeh.com>, 2019-09-23 21:58:40 -0700, , abc_padding attr blackbox output padded remove later,,
3368,c340fbfab23c582103402bbd812d9bca4510dc41,ddie Hung <eddie@fpgeh.com>, 2019-09-23 21:58:04 -0700, , force inout.out port begin indicate internal,,
3369,11ac37733d436d5c0217fa6da029d620ec3da1b3,ddie Hung <eddie@fpgeh.com>, 2019-09-23 21:56:28 -0700, , add output abc_map.v,,
3370,27167848f4c5709c6ca3cb0897bac91c4a2a7cbe,ddie Hung <eddie@fpgeh.com>, 2019-09-23 19:52:55 -0700, , revert add xilinx_finalise pas reverts commit,,
3371,0f53893104c84e799db12b6bbd3364af4f5ed338,ddie Hung <eddie@fpgeh.com>, 2019-09-23 19:52:55 -0700, , revert remove abc_unmap.v since effect reverts commit,,
3372,29db96fa1ff89a8224f8ae3c51c754e16a34c31c,ddie Hung <eddie@fpgeh.com>, 2019-09-23 19:52:54 -0700, , revert vivado doe like zero width port connection reverts commit,,
3373,895e2befa76bd326cc47fd40de112ea067fcaf98,ddie Hung <eddie@fpgeh.com>, 2019-09-23 19:04:07 -0700, , vivado doe like zero width port connection,,
3374,67c2db3486a7b2ff34f89dc861fb66d51ba6101b,ddie Hung <eddie@fpgeh.com>, 2019-09-23 18:56:18 -0700, , remove abc_unmap.v since effect,,
3375,23d90e0439ffef510632ce45a3d2aff1c129f405,ddie Hung <eddie@fpgeh.com>, 2019-09-23 18:56:02 -0700, , add xilinx_finalise pas,,
3376,e556d48d45b0795f5fb69333b55b9f7de90ff44d,ddie Hung <eddie@fpgeh.com>, 2019-09-23 16:00:11 -0700, , set cascreg legal value,,
3377,b824a56cde5aa692da2dc6b6a0d161a98daac6ef,ddie Hung <eddie@fpgeh.com>, 2019-09-23 13:58:10 -0700, , comment explain separating creg packing,,
3378,15dfbc812517a284848618eb60e3f9875c2e26ce,ddie Hung <eddie@fpgeh.com>, 2019-09-23 13:27:10 -0700, , separate creg packing new pattern avoid conflict preg,,
3379,26a6c55665e3d7826779d27f32031e58296ed68d,ddie Hung <eddie@fpgeh.com>, 2019-09-23 13:27:00 -0700, , move log_debug later,,
3380,d0dbbc26054d1cd7b8766e2d996196e246216e8c,ddie Hung <eddie@fpgeh.com>, 2019-09-23 13:26:34 -0700, , move unextend initialisation later,,
3381,a67af3d5e5fd584837f55d2d97d621299e4fdf0c,ddie Hung <eddie@fpgeh.com>, 2019-09-23 13:00:44 -0700, , use new port overload,,
3382,057dae4f78ef604964fb12175f5b263bb386da24,iodrag MilanoviÄ <mmicko@gmail.com>, 2019-09-23 20:06:40 +0200,1399, merge pull request 1399 nakengelhardt fix show macos fix show command macos,,
3383,bcee87a45768a1650fb7770d301cfeb8e87a1b8d,ddie Hung <eddie@fpgeh.com>, 2019-09-23 10:58:28 -0700, , merge remote tracking branch origin master xc7dsp,,
3384,2b81ce5648f4052ff55adc1f1b297d5975b965fa,. Engelhardt <nak@symbioticeda.com>, 2019-09-23 18:25:04 +0200, , add xdot dependency brewfile,,
3385,3bed4cb18a41e87e8c61f03d6e581d5c0eae3a95,. Engelhardt <nak@symbioticeda.com>, 2019-09-23 17:25:30 +0200, , fix show command macos,,
3386,1070f2e90b9ba37856932189ef09a0f2316d9a21,ergeyDegtyar <sndegtyar@gmail.com>, 2019-09-23 15:51:41 +0300, , add new test efinix architecture problem question fsm.ys equiv_opt assert failed unproven cell latches.ys tribuf.ys internal cell present memory.ys sat called verify proof fail,,
3387,f39269805da150ee94dcd8374afce72e5770bf80,enedikt Tutzer <benedikt.tutzer@tuwien.ac.at>, 2019-09-23 13:17:59 +0200,1353, generate python wrapper inline constructor fix 1353,,
3388,27377c46634263beb5f8c28cb34b0c87ed6e9525,ergeyDegtyar <sndegtyar@gmail.com>, 2019-09-23 12:12:02 +0300, , add new test anlogic architecture problem question memory.ys error failed import cell gate.mem.0.0.0 type sat database al_logic_bram internal cell type _tbuf_ present,,
3389,4f426c2ac48bbb5ae9e92ca046aa20af35d75a52,hitequark <whitequark@whitequark.org>, 2019-09-22 16:52:06 +0000, , write_verilog print init attribute regs init value emitted reg init attribute never necessary since exactly equivalent hand tool consume verilog ise vivado quartus complain init attribute interpretation differs yosys init attribute would become reg init value anyway emitted,,
3390,0a2d8db793fee47d8237c472c1d2d5ca4e21f865,lifford Wolf <clifford@clifford.at>, 2019-09-21 11:25:36 +0200,1392, merge pull request 1392 yosyshq eddie fix1391 fix port consistently sized,,
3391,7c8de1dd180e4d6cf708700d73f29f3b581722ce,ddie Hung <eddie@fpgeh.com>, 2019-09-20 17:58:51 -0700,1381, hell let add original 1381 testcase,,
3392,ec08a031b548749bc3177ed3fdddcaf463043d26,ddie Hung <eddie@fpgeh.com>, 2019-09-20 17:52:23 -0700, , revert abc9.cc,,
3393,6258e6a7e28ade2bdc7b6809675461326c873a45,ddie Hung <eddie@fpgeh.com>, 2019-09-20 17:49:26 -0700, , add testcase,,
3394,72ce06909e87d1697ed5eac62d91db00a751a34b,ddie Hung <eddie@fpgeh.com>, 2019-09-20 17:48:37 -0700, , trim mismatched connection smallest size,,
3395,567e5f0aa7816bf92e0f1cb885af6fa333863163,ddie Hung <eddie@fpgeh.com>, 2019-09-20 17:42:36 -0700,1391, fix first testcase 1391,,
3396,4401e5f142d9728c09ac95e1cab9b30c449210fe,ddie Hung <eddie@fpgeh.com>, 2019-09-20 14:24:31 -0700, , grammar,,
3397,53817b85753deb3dc5647414de67de1373798049,ddie Hung <eddie@fpgeh.com>, 2019-09-20 14:21:22 -0700, , use new port param overload pmg,,
3398,d122083a112d51ba0d91e44c37b1d4d9d11080aa,ddie Hung <eddie@fpgeh.com>, 2019-09-20 12:42:28 -0700, , output pattern matcher item log_debug,,
3399,95644b00cb7544bb284f8071c5a2da70f3899b7c,ddie Hung <eddie@fpgeh.com>, 2019-09-20 12:37:29 -0700, , opmode port param,,
3400,3fb839e2555755d29cb8304af9a9cc10d1f5e5ef,ddie Hung <eddie@fpgeh.com>, 2019-09-20 12:21:36 -0700, , merge remote tracking branch origin master xc7dsp,,
3401,eb597431f03cb402db4fc8a514c031efc29e6580,ddie Hung <eddie@fpgeh.com>, 2019-09-20 12:18:37 -0700, , run,,
3402,0bca366bcd0f936bc232cf869ef13818572664f8,ddie Hung <eddie@fpgeh.com>, 2019-09-20 12:07:14 -0700, , wip,,
3403,b0ad2592befb1a5b5a41319f6d75773aea202173,ddie Hung <eddie@fpgeh.com>, 2019-09-20 12:04:16 -0700, , run convergence,,
3404,1b892ca1be15864830253c2f67fd831de39020bd,ddie Hung <eddie@fpgeh.com>, 2019-09-20 12:03:45 -0700, , cleanup ice40_dsp.pmg,,
3405,d88903e6108f8afc8e74ee3d3e942b98c21e1ae9,ddie Hung <eddie@fpgeh.com>, 2019-09-20 12:03:25 -0700, , cleanup xilinx_dsp,,
3406,1809f463fb235a5e4c137ee992712ecc8d235fdc,ddie Hung <eddie@fpgeh.com>, 2019-09-20 12:03:10 -0700, , exception,,
3407,ab46d9017b1a6fe6e376278ca9d3bec2e5673f06,ddie Hung <eddie@fpgeh.com>, 2019-09-20 10:11:36 -0700, , fix signedness bug,,
3408,70c5444b25f18760781509104f4393b3d0a05fc0,ddie Hung <eddie@fpgeh.com>, 2019-09-20 10:07:54 -0700, , update doc,,
3409,ed187ef1cf118727a8964e26c36530560f3e37db,ddie Hung <eddie@fpgeh.com>, 2019-09-20 10:00:09 -0700, , add matcher pcin pcout,,
3410,1844498c5f4f19f77919faf056b165d8b282470e,ddie Hung <eddie@fpgeh.com>, 2019-09-20 09:59:42 -0700, , add overload port param default value,,
3411,289cf688b76328d62c7416d1327d2d6777b0ffd9,ddie Hung <eddie@fpgeh.com>, 2019-09-20 09:02:29 -0700, , add dsp_a_minwidth remove unnec opt_expr fine synth_ice40,,
3412,829e4f5d2c8a521b5e4f80e85b9d58191d64f0d5,ddie Hung <eddie@fpgeh.com>, 2019-09-20 08:56:16 -0700, , revert move mul2dsp wreduce reverts commit,,
3413,e4f4f6a9d5cf8bb23870fc483f16f66c80ceebab,ddie Hung <eddie@fpgeh.com>, 2019-09-20 08:41:40 -0700, , move mul2dsp wreduce,,
3414,a0d3ecf8c6cf4710a53fa67a4f60ef7140ee0c3a,ddie Hung <eddie@fpgeh.com>, 2019-09-20 08:41:28 -0700, , small cleanup,,
3415,f3781f98db227f160e08b2fc7cf8c61f663a56c9,lifford Wolf <clifford@clifford.at>, 2019-09-20 13:30:28 +0200,1386, merge pull request 1386 yosyshq clifford fix1360 fix handling read_verilog config astmodule,,
3416,8da0888bf6ae4c975c6d3b0c9a656bc10e1283e4,lifford Wolf <clifford@clifford.at>, 2019-09-20 12:16:20 +0200,1360, fix handling read_verilog config astmodule fix 1360 signed clifford wolf clifford clifford.at,,
3417,c072e00a393319f3ff338291798f52038eda11fe,lifford Wolf <clifford@clifford.at>, 2019-09-20 10:28:20 +0200, , update changelog signed clifford wolf clifford clifford.at,,
3418,1f64b34c64eb4177139aab7b91bd6173c33923d1,lifford Wolf <clifford@clifford.at>, 2019-09-20 10:27:17 +0200, , add add mod signed clifford wolf clifford clifford.at,,
3419,db17833a5fa814fa8a871cf7a483802673b9b029,lifford Wolf <clifford@clifford.at>, 2019-09-20 09:58:42 +0200,1384, merge pull request 1384 yosyshq clifford fix1381 add attribute,,
3420,8cfcaf108e7fd7f538ab2939032f061dc134489b,ddie Hung <eddie@fpgeh.com>, 2019-09-19 22:48:57 -0700, , disable support sb_mac16 reset since async,,
3421,a59f80834f7f8ecf02ed0c608dce1a237a874d34,ddie Hung <eddie@fpgeh.com>, 2019-09-19 22:39:47 -0700, , sb_mac16 ffcd pack ffo,,
3422,4100825b810408e25b1773cb1e57d25821f164b5,ddie Hung <eddie@fpgeh.com>, 2019-09-19 22:39:15 -0700, , add complicated macc testcase,,
3423,1b88211ec61d70ee34f9dc21647ebd941d91fcb4,ddie Hung <eddie@fpgeh.com>, 2019-09-19 21:58:34 -0700, , clarify,,
3424,34f9a8ceb285b6b59f24f994d3a877d5f4f09572,ddie Hung <eddie@fpgeh.com>, 2019-09-19 21:57:11 -0700, , update doc ice40_dsp,,
3425,691686f92c011a94a649ae7ecc2f4f22b758fc12,ddie Hung <eddie@fpgeh.com>, 2019-09-19 20:04:52 -0700, , tidy fix undriven,,
3426,8a94ce7aa524eea0429446e0a5e8c64bee45ac55,ddie Hung <eddie@fpgeh.com>, 2019-09-19 20:04:44 -0700, , add index,,
3427,1602516a8b2ebd432528e9ba39a00db4e6edc081,ddie Hung <eddie@fpgeh.com>, 2019-09-19 19:37:45 -0700, , __abc_reg width parameter,,
3428,e09f80479e6d16cf95c26e406bf06d81b94231f4,ddie Hung <eddie@fpgeh.com>, 2019-09-19 18:59:28 -0700, , fix dsp48e1 timing breaking path mreg preg,,
3429,362a803779ac1a8a3af1e4991b80b0c4c71e02ff,ddie Hung <eddie@fpgeh.com>, 2019-09-19 18:33:38 -0700, , revert different approach timing reverts commit,,
3430,41256f48a5f3231e231cbdf9380a26128f272044,ddie Hung <eddie@fpgeh.com>, 2019-09-19 18:33:29 -0700, , different approach timing,,
3431,c83a66755553f47f40c591110e6bdcd722360d6c,ddie Hung <eddie@fpgeh.com>, 2019-09-19 18:08:46 -0700, , fix width,,
3432,2f98f9deee063de1e6a57437f1fe885d42916e19,ddie Hung <eddie@fpgeh.com>, 2019-09-19 18:08:16 -0700, , add mac.sh macc_tb.v testing,,
3433,5ca25b0c59d47e26c7bf119c47b4e73054fafbc8,ddie Hung <eddie@fpgeh.com>, 2019-09-19 16:27:14 -0700, , suppress anyseq warning,,
3434,a8bc46080548550e020155d1436470e0d3651eca,ddie Hung <eddie@fpgeh.com>, 2019-09-19 16:13:22 -0700, , use macro,,
3435,595fb611a5179f280452b5af356f652648eb3e2d,ddie Hung <eddie@fpgeh.com>, 2019-09-19 15:58:01 -0700, , use suppress techmap warning,,
3436,c15a35db8487a31592046bfe8422740e196407d1,ddie Hung <eddie@fpgeh.com>, 2019-09-19 15:55:49 -0700, , bit bit wide,,
3437,b88f0f6450a4d9db4c926a4636968f12d763096b,ddie Hung <eddie@fpgeh.com>, 2019-09-19 15:47:41 -0700, , merge remote tracking branch origin clifford fix1381 xc7dsp,,
3438,2d9484c12cd1fd96eca5253c876ad545ed209f40,ddie Hung <eddie@fpgeh.com>, 2019-09-19 15:40:28 -0700, , two box connect need keep,,
3439,37b0fc17e32d84698b6fa4ccbcff40155351e290,ddie Hung <eddie@fpgeh.com>, 2019-09-19 15:40:17 -0700, , enable sign extension input,,
3440,95db2489bdb515a2e9d3a995574adc8c1071d3c0,ddie Hung <eddie@fpgeh.com>, 2019-09-19 14:58:06 -0700, , synth_xilinx infer dsps y_width _width,,
3441,3b9b0fcd0630133092b23a18453eb420534b2369,ddie Hung <eddie@fpgeh.com>, 2019-09-19 14:57:38 -0700, , tidy synth_ice40 restrict dsp_b_minwidth,,
3442,64a72ed51e9d21cf5f30e3ff87856c808cf53a29,ddie Hung <eddie@fpgeh.com>, 2019-09-19 14:50:11 -0700, , perform width check dsp48e1 much complicated,,
3443,517ca49963a8f186b9f7b54b63e576b4ffb5b847,ddie Hung <eddie@fpgeh.com>, 2019-09-19 14:49:47 -0700, , remove todo check necessary,,
3444,307b2dc8e58447acae3b56b869fc3783b58ed734,ddie Hung <eddie@fpgeh.com>, 2019-09-19 14:46:53 -0700, , revert index select,,
3445,ea5e5a212eeabc5e93d8636c92e92cb5881369ee,ddie Hung <eddie@fpgeh.com>, 2019-09-19 14:34:06 -0700, , cleanup xilinx_dsp,,
3446,1a0f7ed09c5c14242aa89d572f617ad96ed42fa1,ddie Hung <eddie@fpgeh.com>, 2019-09-19 14:27:25 -0700, , refactor mux pol hold mux pol,,
3447,429c9852cee3bd7f133944044c74c26b8f6a4209,ddie Hung <eddie@fpgeh.com>, 2019-09-19 14:02:55 -0700, , add hold rst support sb_mac16,,
3448,2766465a2bf73fcd490a160a124b6167851f2d10,ddie Hung <eddie@fpgeh.com>, 2019-09-19 12:14:33 -0700, , add support sb_mac16 register,,
3449,c8310a6e768991f7499f250542eeda3503d3977c,ddie Hung <eddie@fpgeh.com>, 2019-09-19 12:00:48 -0700, , refactor ice40_dsp.pmg,,
3450,0020a18929c30744eae4960ab97f6ebefc32a154,ddie Hung <eddie@fpgeh.com>, 2019-09-19 12:00:39 -0700, , add entry,,
3451,65fa8adf6c834cc3c73300a19d4fe96c31b8d361,ddie Hung <eddie@fpgeh.com>, 2019-09-19 11:02:14 -0700, , format macc.v,,
3452,b76fac3ac3a815568827a03b201f386b2577e010,lifford Wolf <clifford@clifford.at>, 2019-09-19 19:26:09 +0200,1381, add attribute fix 1381 signed clifford wolf clifford clifford.at,,
3453,29d446d7584b772a2dbac92a3088f93223ff7f86,ddie Hung <eddie@fpgeh.com>, 2019-09-19 10:39:00 -0700, , cleanup,,
3454,13fa873f11c8332a10c1dda9e42c62b20e93c6b3,arcin KoÅcielnicki <koriakin@0x04.net>, 2019-08-28 15:28:01 +0000, , use extractinv synth_xilinx ise,,
3455,c9f9518de4af34b2539d230c0894b04d174b755d,arcin KoÅcielnicki <koriakin@0x04.net>, 2019-08-28 14:58:14 +0000, , added extractinv pas,,
3456,c663a3680b13422c568e3dc438e7b971b81a71c3,ddie Hung <eddie@fpgeh.com>, 2019-09-18 12:44:34 -0700, , remove stat,,
3457,70c607d7dde23b709ffd36c47680cddcc4666fcd,ddie Hung <eddie@fpgeh.com>, 2019-09-06 13:28:15 -0700, , document gentb_skip attr test_autotb,,
3458,f7dbfef7926e7239d83c8e9734f3d14edea46f80,ddie Hung <eddie@fpgeh.com>, 2019-09-18 12:40:21 -0700, , merge remote tracking branch origin master xc7dsp,,
3459,b66c99ece042e2dcda86ffa784e927eb910168a1,ddie Hung <eddie@fpgeh.com>, 2019-09-18 12:40:08 -0700,1355, merge pull request 1355 yosyshq eddie peepopt_dffmux bit optimisation word level dff enable reset mux cell,,
3460,44bf4ac35cf9f4fa81b8c9ae7f6e2f724e11934d,ddie Hung <eddie@fpgeh.com>, 2019-09-18 12:35:24 -0700, , add doc pattern detector overflow,,
3461,fd3b033903bf005c4308923ccb34ab269d55dd3e,ddie Hung <eddie@fpgeh.com>, 2019-09-18 12:23:22 -0700, , merge remote tracking branch origin master xc7dsp,,
3462,25e0f0c3765060b7ce25a0c58bc926b90dba304d,ddie Hung <eddie@fpgeh.com>, 2019-09-18 12:19:16 -0700, , fix copy paste,,
3463,347cbf59bd45345663defa9c99c7fc6563404da6,ddie Hung <eddie@fpgeh.com>, 2019-09-18 12:16:03 -0700, , check overflow condition power without using int32,,
3464,c9fe4d7992078ca0dec2cb7bcc6c58813e73189d,ddie Hung <eddie@fpgeh.com>, 2019-09-18 12:11:33 -0700, , add .gitignore,,
3465,c3cba7ab93bb21f5fa713fd037c77b890544a95c,ddie Hung <eddie@fpgeh.com>, 2019-09-18 12:07:25 -0700, , refine macc testcase,,
3466,b77cf6ba48ec5f6bc7895ad52d4c9aa56b945e71,ddie Hung <eddie@fpgeh.com>, 2019-09-18 11:12:46 -0700, , spell,,
3467,e992dbf2c525fc3d4e4b4ddaf9bf9ceaae7804d4,ddie Hung <eddie@fpgeh.com>, 2019-09-18 10:45:04 -0700, , add pattern detection support dsp48e1 model check vendor,,
3468,3ec28ec53a4350d041cd24a4fa9b03e985d20d95,ddie Hung <eddie@fpgeh.com>, 2019-09-18 10:04:27 -0700,1379, merge pull request 1379 mmicko sim_models added simulation model efinix anlogic,,
3469,1f18736d20787ec3f88b63df2e277e4ca3034415,ddie Hung <eddie@fpgeh.com>, 2019-09-18 09:39:59 -0700, , add support overflow using pattern detector,,
3470,0932e23dffe0a270d4e41a0f09c0bf06b6998091,ddie Hung <eddie@fpgeh.com>, 2019-09-18 09:34:42 -0700, , separate dffrstmux dffcemux fix typo,,
3471,3e9449cb0b7f3340c1a85983f40a5fb2e5e3f0da,iodrag Milanovic <mmicko@gmail.com>, 2019-09-18 17:48:16 +0200, , make note latch mode,,
3472,b0ca6de472dcbba50776ac21cf450eb89ee33447,iodrag Milanovic <mmicko@gmail.com>, 2019-09-18 17:45:19 +0200, , better lut handling,,
3473,8badd4d812e30c79a3fe75694ef8d8289f08abc7,iodrag Milanovic <mmicko@gmail.com>, 2019-09-18 17:45:07 +0200, , better handling lut begin end add,,
3474,779ce3537fa921daf6ffd780264f0867a8ebc4be,lifford Wolf <clifford@clifford.at>, 2019-09-18 13:33:02 +0200, , add write_aiger signed clifford wolf clifford clifford.at,,
3475,b88d2e5f30712f797a5c4fb2b7308494155b95d0,lifford Wolf <clifford@clifford.at>, 2019-09-18 11:56:14 +0200, , fix stupid bug btor back end signed clifford wolf clifford clifford.at,,
3476,5eb91fa69fc62482d09c1927b3a6f8164dee9408,ergeyDegtyar <sndegtyar@gmail.com>, 2019-09-18 12:16:04 +0300, , add comment dpram test related issue,,
3477,c597c2f2ae10111b2dc28e9738ea336d8ad22b31,ergeyDegtyar <sndegtyar@gmail.com>, 2019-09-17 12:19:31 +0300, , adffs test update equiv_opt multiclock div_mod test fix,,
3478,36df37a734c3dd315f00edbe19b364b6f9a1a132,lifford Wolf <clifford@clifford.at>, 2019-09-16 13:05:41 +0200, , bump version signed clifford wolf clifford clifford.at,,
3479,861f2af5aae74cec2f2cfcddd53cb9c487ae4cec,lifford Wolf <clifford@clifford.at>, 2019-09-16 13:05:02 +0200,1380, merge pull request 1380 yosyshq clifford fix1372 fix handling range selects loop variable,,
3480,25b08b1afd87f6c2e6a6c1318bc790b4a929b7f5,lifford Wolf <clifford@clifford.at>, 2019-09-16 11:25:16 +0200,1372, fix handling range selects loop variable fix 1372 signed clifford wolf clifford clifford.at,,
3481,2b93b8fc74d98d1d2b1ec9a8cfb5665db1666726,ddie Hung <eddie@fpgeh.com>, 2019-09-15 13:56:07 -0700,1374, merge pull request 1374 yosyshq eddie fix1371 fix two non deterministic behaviour cause divergence compiler,,
3482,09ac36da601aab607f01ccf6e2baa29296877877,arcin KoÅcielnicki <koriakin@0x04.net>, 2019-09-15 00:49:53 +0000, , xilinx make blackbox library family dependent fix 1246,,
3483,d9f99745da99c99111de358d92646cef2430fca7,lifford Wolf <clifford@clifford.at>, 2019-09-15 11:04:31 +0200,1377, merge pull request 1377 yosyshq clifford fixzdigit fix handling z_digit fix optimization cmp,,
3484,3487b95224d175d997e701430fca95d0cc51b269,iodrag Milanovic <mmicko@gmail.com>, 2019-09-15 09:37:16 +0200, , added simulation model efinix anlogic,,
3485,f492567c872c1f6bc864fe0a3d86021558f8101e,ddie Hung <eddie@fpgeh.com>, 2019-09-13 18:19:07 -0700, , oops,,
3486,681be20ca219fc64e2bf0f9d2c24937f98903455,ddie Hung <eddie@fpgeh.com>, 2019-09-13 17:07:18 -0700, , add undef dsp48e1_inst,,
3487,a2eee9ebefc6e8089c815b4355bc64d1ac3396b5,ddie Hung <eddie@fpgeh.com>, 2019-09-13 16:41:10 -0700, , add counter example cliffordwolf,,
3488,14d72c39c385bba3005085815a0d66989a437eff,ddie Hung <eddie@fpgeh.com>, 2019-09-13 16:33:18 -0700, , revert make one check shift change testcase reverts commit,,
3489,9a84e4711cfa7a6ee82b8d67a48be96064659651,ddie Hung <eddie@fpgeh.com>, 2019-09-13 16:30:44 -0700, , spacing,,
3490,9a73adde5016346078f336c296c2a54f44210246,ddie Hung <eddie@fpgeh.com>, 2019-09-13 16:18:05 -0700, , explicitly order function argument,,
3491,61877e13704405a93a7ec70d0d7158f24fcafb82,ddie Hung <eddie@fpgeh.com>, 2019-09-13 13:32:55 -0700, , fix cout delay,,
3492,d0b202c58d45145e79243caac55f155328008d39,ddie Hung <eddie@fpgeh.com>, 2019-09-13 12:05:14 -0700, , add mult dport config,,
3493,247a63f55df2e85f0aa15a9a05f436c1225f9ec1,ddie Hung <eddie@fpgeh.com>, 2019-09-13 11:45:55 -0700, , add support mult dport,,
3494,5473e597bf5aa7a5dc7c831be332baeeddae086f,ddie Hung <eddie@fpgeh.com>, 2019-09-13 11:13:57 -0700, , use template specialisation,,
3495,95e80809a5801743fabb2836fa25f3c3732a9a24,ddie Hung <eddie@fpgeh.com>, 2019-09-13 09:49:15 -0700, , revert sigset cell use stable compare class reverts commit,,
3496,e235dd07854ad31617a4609c59dbdeacb9323ad0,ddie Hung <eddie@fpgeh.com>, 2019-09-13 09:34:40 -0700, , refine diagram,,
3497,a67d63714be52e4a4f789c2a82b6283748db8902,lifford Wolf <clifford@clifford.at>, 2019-09-13 13:39:39 +0200, , fix handling z_digit fix optimization cmp signed clifford wolf clifford clifford.at,,
3498,4da6e19fe1c326bb86e68f4446597c2163f3fbb2,lifford Wolf <clifford@clifford.at>, 2019-09-13 10:22:34 +0200,1373, merge pull request 1373 yosyshq clifford fix1364 fix lexing integer literal,,
3499,855e6a9b9172e6817c9ff57f7041b09a1cc0367e,lifford Wolf <clifford@clifford.at>, 2019-09-13 10:19:58 +0200, , fix lexing integer literal without radix signed clifford wolf clifford clifford.at,,
3500,734034a8727023fdb74c9a6acd2cb6d1bfe3e81c,ddie Hung <eddie@fpgeh.com>, 2019-09-12 18:13:46 -0700, , add ascii drawing,,
3501,c52863f147c45727dc38dd349f3f5d756baf27ce,ddie Hung <eddie@fpgeh.com>, 2019-09-12 18:01:49 -0700, , finish explanation,,
3502,aaeaab4ac035aaf79f46873e27b8d464675d1c9c,ddie Hung <eddie@fpgeh.com>, 2019-09-12 17:45:02 -0700, , rename techmap_guard,,
3503,6bb8e6a7267b4e3d8c1717cde87d41d04fdac82d,ddie Hung <eddie@fpgeh.com>, 2019-09-12 17:11:01 -0700, , initial dsp48e1 box support,,
3504,3a390733027584071d0cd3b2d99c738ce6f1a829,ddie Hung <eddie@fpgeh.com>, 2019-09-12 17:10:43 -0700, , set port explicitly,,
3505,a1123b095c54adb3a700aa33f98edf1dcee12ac2,ddie Hung <eddie@fpgeh.com>, 2019-09-12 12:11:11 -0700, , merge remote tracking branch origin master xc7dsp,,
3506,c487a8ff25a89506423e868ff3b4345bc36a8e00,ddie Hung <eddie@fpgeh.com>, 2019-09-12 12:00:34 -0700, , grammar,,
3507,c05a403dd10cdc847c81baff962068d9b401053a,ddie Hung <eddie@fpgeh.com>, 2019-09-12 11:45:17 -0700, , static_assert enforce going forward,,
3508,4ea34aaacdf6f76e11a83d5eb2a53ba7e75f7c11,ddie Hung <eddie@fpgeh.com>, 2019-09-12 11:45:02 -0700, , sigset cell use stable compare class,,
3509,6044fff074f026676312f047cfd5a7c862ff987f,avid Shah <dave@ds0.me>, 2019-09-12 12:26:28 +0100,1370, merge pull request 1370 yosyshq dave add equiv_opt multiclock,,
3510,7eb593829f62476598bb15c2fb903d50108e5274,lifford Wolf <clifford@clifford.at>, 2019-09-12 09:43:19 +0200,1364, fix lexing integer literal fix 1364 signed clifford wolf clifford clifford.at,,
3511,f3081c20e7a9ac9b69581396999633272096b1e8,ddie Hung <eddie@fpgeh.com>, 2019-09-11 17:16:46 -0700, , add support register,,
3512,4369fc17d03d5c1db84823a37ff0f56eb1477e8f,ddie Hung <eddie@fpgeh.com>, 2019-09-11 17:06:37 -0700, , raise runtimeerror instead assertionerror,,
3513,7d644f40ed42f3f0c5e5218c5f0274a7bcdfca85,ddie Hung <eddie@fpgeh.com>, 2019-09-11 17:05:47 -0700, , add areg breg test,,
3514,6fa6bf483c5e5ba7d3a467c37f66ecf6be9db7d5,ddie Hung <eddie@fpgeh.com>, 2019-09-11 16:21:24 -0700, , rename,,
3515,3a49aa6b4a707f558ec378a25d28c3e0d914cfac,ddie Hung <eddie@fpgeh.com>, 2019-09-11 14:20:49 -0700, , tidy,,
3516,817ac7c5e051b2f0947bd9cb9044ac7c3e2f089c,ddie Hung <eddie@fpgeh.com>, 2019-09-11 14:17:45 -0700, , fix,,
3517,63431fe42a364f257f9d5571433e139d54cd2c11,ddie Hung <eddie@fpgeh.com>, 2019-09-11 14:17:45 -0700, , fix,,
3518,690b1a064d9c9c85260cbe841beecff538834833,ddie Hung <eddie@fpgeh.com>, 2019-09-11 13:48:45 -0700, , add pcout pcin non shifted cascading,,
3519,c0f26c2da86af6283f6d8380313bd0ad90f1f917,ddie Hung <eddie@fpgeh.com>, 2019-09-11 13:37:11 -0700, , merge remote tracking branch origin eddie xc7dsp,,
3520,bdb5e0f29c3e913fb4e701317105363064b9a7d3,ddie Hung <eddie@fpgeh.com>, 2019-09-11 13:36:37 -0700, , cope presence reset muxes,,
3521,4937917cd8fb351740ffd936ea8a227795872775,ddie Hung <eddie@fpgeh.com>, 2019-09-11 13:22:52 -0700, , cleanup,,
3522,f46ef47893b4d2cb01fc5914fe0ee89d206f686f,ddie Hung <eddie@fpgeh.com>, 2019-09-11 13:22:41 -0700, , add test,,
3523,0ebbecf833712165c495fc15fe67b6287cf1fb72,ddie Hung <eddie@fpgeh.com>, 2019-09-11 13:06:59 -0700, , missing space,,
3524,e9eb855d38b3bd4d5a61471af49e791be12817ba,ddie Hung <eddie@fpgeh.com>, 2019-09-11 13:06:49 -0700, , make unextend udata,,
3525,bbef0d2ac8a84299109d9bd93b5eb69a5500d594,ddie Hung <eddie@fpgeh.com>, 2019-09-11 12:29:26 -0700, , display log message did_something,,
3526,d232e6a6cd8ed0ac0e76a1e6b787cb6dead855f0,ddie Hung <eddie@fpgeh.com>, 2019-09-11 11:46:21 -0700, , input register add dsp new siguser block upstream packing,,
3527,e5bdb521fa5ca535ef51d080f11d3470003b49e2,ddie Hung <eddie@fpgeh.com>, 2019-09-11 10:55:45 -0700, , cleanup,,
3528,f72765090cd001ff4dc54d5a9c01a2d4b3339865,arcin KoÅcielnicki <koriakin@0x04.net>, 2019-09-10 16:31:50 +0000, , add match init option dff2dffs,,
3529,0d709d2bb56fed3a1100b72071ca8d584746a095,ddie Hung <eddie@fpgeh.com>, 2019-09-11 10:15:19 -0700, , add support reset,,
3530,6a95ecd41d31a841537357a1ffaabf4ea5c7ed93,ddie Hung <eddie@fpgeh.com>, 2019-09-11 10:13:13 -0700, , update test reset,,
3531,36d6db7f8aac6568acc2fb2d4ea5a5427d00d667,ddie Hung <eddie@fpgeh.com>, 2019-09-11 09:09:08 -0700, , extend test rstp rstm,,
3532,ded805ae5d9d9884be319a710f159007e73c9636,ddie Hung <eddie@fpgeh.com>, 2019-09-11 07:34:14 -0700, , add support rstm,,
3533,c43e52d2d7d16c26b1a4a9c20fad83c9f4577910,avid Shah <dave@ds0.me>, 2019-09-11 13:55:16 +0100, , add equiv_opt multiclock signed david shah dave ds0.me,,
3534,c7f1368cd273f1d84507d29548f3420a08a82702,avid Shah <dave@ds0.me>, 2019-09-11 09:57:30 +0100,1362, merge pull request 1362 xobs smtbmc msvc2 build fix msvc2 fix,,
3535,fc7008671f26e60e37c1e901d8bffeb7bf49adda,ddie Hung <eddie@fpgeh.com>, 2019-09-11 00:57:25 -0700, , merge remote tracking branch origin eddie xc7dsp,,
3536,edf90afd20046cb48273be8bc3da6ae2ea58d644,ddie Hung <eddie@fpgeh.com>, 2019-09-11 00:56:38 -0700, , rename dffmuxext dffmux also remove constant dff mux,,
3537,3a8582081e1eda7e4a41ec1ec7292e7d247559da,ddie Hung <eddie@fpgeh.com>, 2019-09-11 00:14:06 -0700, , proc instead prep,,
3538,6b23c7c2277e6a79dd547f42854bfe4fbe8d5565,ddie Hung <eddie@fpgeh.com>, 2019-09-11 00:07:33 -0700, , merge remote tracking branch origin eddie xc7dsp,,
3539,580faae8ad608981ef6ef6a99ca6b771dc0368ae,ddie Hung <eddie@fpgeh.com>, 2019-09-11 00:07:17 -0700, , add unsigned case,,
3540,feb3fa65a3267acda76b7b6eea0e9ffedb281b85,ddie Hung <eddie@fpgeh.com>, 2019-09-11 00:01:31 -0700, , merge remote tracking branch origin master xc7dsp,,
3541,b08797da6bf0061073dc662441e03b2fd218f11f,ddie Hung <eddie@fpgeh.com>, 2019-09-10 21:33:14 -0700, , pack register init zero remove init preg,,
3542,37a34eeb0438261f432917fb5d60a5320f56a8de,ddie Hung <eddie@fpgeh.com>, 2019-09-10 20:56:13 -0700, , fix rstp,,
3543,af147d14300a8fbff2db8d823cf3622ec5a81ca6,ddie Hung <eddie@fpgeh.com>, 2019-09-10 20:51:48 -0700, , add support rstp,,
3544,c6df55a9e7c9827a6b971cc885b83fdb69b269d3,ddie Hung <eddie@fpgeh.com>, 2019-09-10 18:59:03 -0700, , enpol cepol,,
3545,86700c2beaa4cf8f5142c55f143b5b0d2207d953,ddie Hung <eddie@fpgeh.com>, 2019-09-10 18:52:54 -0700, , ffmux ffcemux,,
3546,8b8a68b38a43a082b76747934d98c6e488d1f6e4,ddie Hung <eddie@fpgeh.com>, 2019-09-10 18:27:05 -0700, , refactor mreg preg out_dffe subpattern,,
3547,e64e650f9c077094e7fd15c7e149f5b9ec4773d7,ddie Hung <eddie@fpgeh.com>, 2019-09-10 16:35:10 -0700, , update help text,,
3548,d30b2a6d7eae08411ae588f1081b3b3793810678,ddie Hung <eddie@fpgeh.com>, 2019-09-10 16:33:13 -0700, , update xilinx_dsp help text,,
3549,04153c501128ae37c7ed1235266ab6b32902b878,ddie Hung <eddie@fpgeh.com>, 2019-09-10 16:14:26 -0700, , update changelog,,
3550,5c1271c51c41b8a067ecf6165d3e09a73eee5fb7,ddie Hung <eddie@fpgeh.com>, 2019-09-10 15:26:56 -0700, , move skip nodsp message label,,
3551,f2d030a70f1754e7ee6bd1fb588c5abadac4dd08,ddie Hung <eddie@fpgeh.com>, 2019-09-10 15:14:55 -0700, , sensitive signedness,,
3552,76eedee08928f035f00f46304d1b49e9502401c1,ddie Hung <eddie@fpgeh.com>, 2019-09-10 14:26:12 -0700, , really get rid opt_expr fine explicit,,
3553,c460d10e60648c5126fe4a105ebf608b4f8d5e1a,ddie Hung <eddie@fpgeh.com>, 2019-09-10 14:17:35 -0700, , remove wreduce call,,
3554,f3a55d3f06a21af06a267b3f9da8bd4df3d4aa82,ddie Hung <eddie@fpgeh.com>, 2019-09-10 14:11:56 -0700, , add comment opt_expr necessary,,
3555,8514e7c32ebfb2ce35619063b1507416f01bd3b4,ddie Hung <eddie@fpgeh.com>, 2019-09-10 14:09:21 -0700, , revert remove opt_expr fine call reverts commit,,
3556,d3fb3081812f0fc34230aabe01b14f06a3240d56,ddie Hung <eddie@fpgeh.com>, 2019-09-10 13:18:10 -0700, , rename label map_dsp,,
3557,bfda921d0317bfb4cb6fc9de8a556c2258b709bc,ddie Hung <eddie@fpgeh.com>, 2019-09-10 13:17:47 -0700, , remove opt_expr fine call,,
3558,486cbddd26a8db5bb2f2bbe3ea15e36b6c53a55e,lifford Wolf <clifford@clifford.at>, 2019-09-10 18:42:45 +0200, , bump version signed clifford wolf clifford clifford.at,,
3559,cba63fe72b27c135e5fe04560d3a625e82c65fe3,ddie Hung <eddie@fpgeh.com>, 2019-09-09 22:06:23 -0700, , oops,,
3560,1fc50a03fcaeebc0d1b12f397c2d31bcd27df715,ddie Hung <eddie@fpgeh.com>, 2019-09-09 21:40:06 -0700, , add simd test,,
3561,02cf9933b9e5c0bff360db13c3577c0a75cdb5b9,ddie Hung <eddie@fpgeh.com>, 2019-09-09 21:39:42 -0700, , support subtraction well,,
3562,31e60353acfae3335793c9640ab3fb131040512d,ddie Hung <eddie@fpgeh.com>, 2019-09-09 21:11:41 -0700, , support two24,,
3563,0bb6fd8448aee02b7006dd1067cc556a85c6c266,ddie Hung <eddie@fpgeh.com>, 2019-09-09 20:58:54 -0700, , refactor,,
3564,5a6552e56bf278a4cb5249303680e10f3e1a79b1,ddie Hung <eddie@fpgeh.com>, 2019-09-09 20:57:20 -0700, , add initial use_simd four12 support,,
3565,2c044304453ed0f2533af30cfbb347bf0fe6354d,ddie Hung <eddie@fpgeh.com>, 2019-09-09 20:57:03 -0700, , trim sigm use_mult look ffm,,
3566,a7e60322878913886278d537365baf939182a1d9,ddie Hung <eddie@fpgeh.com>, 2019-09-09 20:56:29 -0700, , set use_mult use_simd,,
3567,702ce405c18c2c28e7f5d354451141d8f16a4085,ean Cross <sean@xobs.io>, 2019-09-10 08:47:16 +0800, , test ice40 fix div_mod sb_lut4 count test failing due one change present patchset adjust test match newly observed value http github.com xobs yosys compare smtbmc msvc2 build fix ... yosyshq xobs pr1362 signed sean cross sean xobs.io,,
3568,be0eaf3a9abd410d9ea2962a186b104d8ed0cc04,ddie Hung <eddie@fpgeh.com>, 2019-09-09 16:46:33 -0700, , fix misspelling,,
3569,6348f9512c5dd9de9529a5e6cac58ad46a742309,ddie Hung <eddie@fpgeh.com>, 2019-09-09 16:45:38 -0700, , rename,,
3570,1df9c5d277aa70d4dc1088d0030a756f342bb8fb,ddie Hung <eddie@fpgeh.com>, 2019-09-09 16:07:40 -0700, , oops,,
3571,5f8f0e13833ef052adb4d2d3deb8e965734127fd,ddie Hung <eddie@fpgeh.com>, 2019-09-09 15:59:10 -0700, , tidy,,
3572,04bc287271354d3a1770ae7a9f8f1de9341b9253,ddie Hung <eddie@fpgeh.com>, 2019-09-09 15:51:14 -0700, , refactor using subpattern in_dffe,,
3573,8d128ba6d079fd5f0741c31a9308bf06aaf4673c,ean Cross <sean@xobs.io>, 2019-09-09 12:40:01 +0800, , pass opt_share statically initialize got turned std map std string std string std map idstring idstring consequently exposed initialization sequencing issue 1361 initialize map first used avoid static issue fix 1361 signed sean cross sean xobs.io,,
3574,417f3fe6b19a0ed36cabe526fe3c67214b32971d,ean Cross <sean@xobs.io>, 2019-09-08 15:50:24 +0800, , msys2 launcher fix warning error building certain ism longer work example must cast return calloc fix launcher.c build whatever cxx set usually compiler signed sean cross sean xobs.io,,
3575,c1b628508d54eb0ab6e5c9559063330a409d0a51,ean Cross <sean@xobs.io>, 2019-09-08 15:47:09 +0800, , backends smt2 use cxx variable compiler makefile assumes compiler called gcc always true fact building msys2 msys2 compiler called i686 w64 mingw32 x86_64 w64 mingw32 use variable instead hardcoding name fix building system signed sean cross sean xobs.io,,
3576,fda94311ee6e3ec8de0e85e91251a2744673abaf,arcin KoÅcielnicki <koriakin@0x04.net>, 2019-08-16 03:14:30 +0000, , synth_xilinx support init value spartan flip flop properly,,
3577,a82e8df7d37c02258d36223bb16833331dc8808e,arcin KoÅcielnicki <koriakin@0x04.net>, 2019-08-16 03:14:03 +0000, , techmap add support extracting init value port,,
3578,e68507a71603553426a338bcffb0eccb1653436f,ddie Hung <eddie@fpgeh.com>, 2019-09-06 23:19:03 -0700, , update macc test,,
3579,de8adecd396cfd83c198a525813cb255eb74bdfa,ddie Hung <eddie@fpgeh.com>, 2019-09-06 22:52:00 -0700, , merge branch master github.com yosyshq yosys,,
3580,173c7936c3c329917ca8eb929163a03aab51811e,ddie Hung <eddie@fpgeh.com>, 2019-09-06 22:51:44 -0700, , add missing assert equiv_opt,,
3581,97e1520b13231c8170cec73774eee7a22c5dc065,ddie Hung <eddie@fpgeh.com>, 2019-09-06 22:50:03 -0700, , missing equiv_opt assert,,
3582,e2c2d784c8217e4bcf29fb6b156b6a8285036b80,ddie Hung <eddie@fpgeh.com>, 2019-09-06 22:48:23 -0700, , make one check shift change testcase,,
3583,51b559af2cc60226d85880efc3705f0860ffaed6,ddie Hung <eddie@fpgeh.com>, 2019-09-06 22:48:04 -0700, , usee equiv_opt assert,,
3584,74a5c802f70c181520ce762376e9673a5f6f6465,ddie Hung <eddie@fpgeh.com>, 2019-09-06 21:01:36 -0700, , pack creg,,
3585,6a9205280f4c574db3a779e2f057e8649fe35356,ddie Hung <eddie@fpgeh.com>, 2019-09-06 18:40:11 -0700, , use unextend lambda,,
3586,b69512a5b90a854a96b6e25bf4ccc567a7f89ad2,ddie Hung <eddie@fpgeh.com>, 2019-09-06 15:51:21 -0700, , fix ffp like ffpmux,,
3587,5344bfe637e0c8d527f94f615e4ed8704c358cf8,ddie Hung <eddie@fpgeh.com>, 2019-09-06 15:46:15 -0700, , perform replacement properly,,
3588,74eac766995237dec86d51778811cf186c68d851,ddie Hung <eddie@fpgeh.com>, 2019-09-06 15:32:26 -0700, , add support dreg,,
3589,ef56f8596fdd9753e93dbd654493497be8902691,ddie Hung <eddie@fpgeh.com>, 2019-09-06 15:11:41 -0700, , fine tune nusers postadd,,
3590,0d1d8b4d24d3cce071e7c7e3c6284ba2cb874bd0,ddie Hung <eddie@fpgeh.com>, 2019-09-06 14:57:36 -0700, , fix macc mul test,,
3591,8246062acfd3b294c59ce72a9dcc6513dc0d08bd,ddie Hung <eddie@fpgeh.com>, 2019-09-06 14:36:10 -0700, , fix enable polarity,,
3592,2c32056990b9742839841f4cf3fa31d742cef472,ddie Hung <eddie@fpgeh.com>, 2019-09-06 14:10:12 -0700, , logging ffad,,
3593,e926f2973e5c6bf8e00cd67fc44200ceb47e215e,ddie Hung <eddie@fpgeh.com>, 2019-09-06 14:06:57 -0700, , add support pre adder register,,
3594,ef77162ce4bff9987312a0881483c7befaed2dc5,ddie Hung <eddie@fpgeh.com>, 2019-09-06 13:28:15 -0700, , document gentb_skip attr test_autotb,,
3595,da8fe83f7ac6305d6cc884823a561828b13e7931,ddie Hung <eddie@fpgeh.com>, 2019-09-06 12:16:40 -0700, , tidy ice40_dsp,,
3596,776d76994102af4ee9ade69392f31c0a2f4f61ce,ddie Hung <eddie@fpgeh.com>, 2019-09-06 12:07:35 -0700, , use index pattern,,
3597,a945f6c7ef43258504f8c9c5a9c2d2e03fbfe0fe,ddie Hung <eddie@fpgeh.com>, 2019-09-06 11:58:56 -0700, , fix ffpmux cope offset,,
3598,fbf1b749460dea32eb52c39a9553fc8fdfdd914e,ddie Hung <eddie@fpgeh.com>, 2019-09-06 11:39:20 -0700, , simplify filter expression,,
3599,39a5d046ea5fe1021520d285723ef0b02dca4d17,ddie Hung <eddie@fpgeh.com>, 2019-09-06 11:38:19 -0700, , fix nusers condition ffp,,
3600,cdc1e1f5c226d3597896555749ecfa3568a66c50,ddie Hung <eddie@fpgeh.com>, 2019-09-06 10:35:06 -0700, , check adder bit packing,,
3601,91f68c4de2c1c9823e5c6a6257ded09144dfcbd6,ddie Hung <eddie@fpgeh.com>, 2019-09-06 09:59:35 -0700, , check nusers enable muxes,,
3602,4fe24b20f9c42e81bf0539c4b3bde9c4a471c5ea,ddie Hung <eddie@fpgeh.com>, 2019-09-06 09:47:32 -0700, , nusers check enable muxes,,
3603,2fb20f184aad4e0286afb6b44712cf5bffb531f4,epijn de Vos <pepijndevos@gmail.com>, 2019-09-06 11:28:17 +0200, , revert add mux support turn make everything worse pnr reverts commit,,
3604,96efa63f16ae30927759b374c86a68753199d0d2,epijn de Vos <pepijndevos@gmail.com>, 2019-09-06 10:55:04 +0200, , fix bram width init,,
3605,1b9f7f49b5e90f51f8c3c2d2e8afbaa074137413,epijn de Vos <pepijndevos@gmail.com>, 2019-09-06 09:01:07 +0200, , add dff sim lib,,
3606,dc10559f31410e2395e1321d6ca6126024c7cea3,ddie Hung <eddie@fpgeh.com>, 2019-09-05 21:39:52 -0700, , cleanup,,
3607,174edbcb96f780592cde1952db6ee7e58e8e2f56,ddie Hung <eddie@fpgeh.com>, 2019-09-05 21:38:35 -0700, , sensitive ceb cem cep polarity,,
3608,53ca536d674ade382da16adddfb02db7e970acef,ddie Hung <eddie@fpgeh.com>, 2019-09-05 21:28:28 -0700, , ffamuxab ffaenpol,,
3609,5a2fc6fcb5141573cbfcebdec4354fc11056a8f4,ddie Hung <eddie@fpgeh.com>, 2019-09-05 18:06:59 -0700, , refactor ice40_dsp,,
3610,888ae1d05e322666821262218a87b3f5577b66d0,ddie Hung <eddie@fpgeh.com>, 2019-09-05 17:58:19 -0700, , fix broken ice40_dsp,,
3611,38e73a3788a4e53b81f4c4882eeea23a8f6d0f7e,ddie Hung <eddie@fpgeh.com>, 2019-09-05 13:01:34 -0700, , merge remote tracking branch origin eddie xc7dsp,,
3612,e742478e1d4ffc93efd8dfe6f6d7fb53eef0305e,ddie Hung <eddie@fpgeh.com>, 2019-09-05 13:01:27 -0700, , merge remote tracking branch origin master xc7dsp,,
3613,a32b14a55f888664981dc6b1184b00f34f5f4201,ddie Hung <eddie@fpgeh.com>, 2019-09-05 12:38:47 -0700, , check signedness post adder assume taken care dsp,,
3614,903cd58acf7c490e0b75e34742966dc62e61028f,ddie Hung <eddie@fpgeh.com>, 2019-09-05 12:00:23 -0700,1312, merge pull request 1312 yosyshq xaig_arrival allow arrival time sequential output specified abc9,,
3615,7bd55f379ca3bf8f79c290e9851d14b20c1f5c28,ddie Hung <eddie@fpgeh.com>, 2019-09-05 11:55:14 -0700, , use filter instead index support wide enable muxes,,
3616,fe5a1324c953cee51774228723e73a2ecac9a45b,ddie Hung <eddie@fpgeh.com>, 2019-09-05 11:46:38 -0700, , make mux semioptional use sigmap,,
3617,447a31e75d7bd77c0108eb0c76b9749340b10db4,ddie Hung <eddie@fpgeh.com>, 2019-09-05 11:00:27 -0700, , add support cep,,
3618,05282afc2503d1dba1da561c7fbf86ac6cf97466,ddie Hung <eddie@fpgeh.com>, 2019-09-05 10:46:33 -0700, , add support ceb remove check nusers,,
3619,5168b6ffa4047340b3412aa17be7e2d7ac587ee1,epijn de Vos <pepijndevos@gmail.com>, 2019-09-05 19:12:47 +0200, , wip aditional dff primitive,,
3620,0166e02e781080f346b37dcb3ba6f9fa947ca22d,ddie Hung <eddie@fpgeh.com>, 2019-09-05 10:07:56 -0700, , cleanup,,
3621,aa462da39513505a66840dca49a5f4499531d952,ddie Hung <eddie@fpgeh.com>, 2019-09-05 10:07:26 -0700, , support cea,,
3622,58ec1df4c26599338f2f45941ed8ca402abfe607,lifford Wolf <clifford@clifford.at>, 2019-09-05 19:05:13 +0200, , bump version signed clifford wolf clifford clifford.at,,
3623,4b7202c9c26509df6a925c258cfbb12c464a9d6c,lifford Wolf <clifford@clifford.at>, 2019-09-05 18:14:28 +0200,1350, merge pull request 1350 yosyshq clifford fixsby59 properly construct live fair cell ... assume assert s_eventually ...,,
3624,82784c279ded1659c882d3385cbd189171c1051a,lifford Wolf <clifford@clifford.at>, 2019-09-05 18:10:40 +0200,1330, merge pull request 1330 yosyshq clifford fix1145 add flatten handling pre existing wire created interface,,
3625,ef0681ea4ca0b34689cbf14d5a4478e2785600d9,ddie Hung <eddie@fpgeh.com>, 2019-09-05 08:43:22 -0700, , simple peepopt.v test various peepopt.ys equiv_opt select,,
3626,47374a495d3cbfa424cbe312aa4762e7c4e855ff,epijn de Vos <pepijndevos@gmail.com>, 2019-09-05 17:25:51 +0200, , support bram initialisation,,
3627,11f623cbe0057ee752f2545eb7100966afb08676,ddie Hung <eddie@fpgeh.com>, 2019-09-05 08:25:09 -0700, , revert abc9 followed clean otherwise netlist could invalid sim reverts commit,,
3628,71d355560e718147ac9ab769363c6a2b069fd209,lifford Wolf <clifford@clifford.at>, 2019-09-05 17:20:29 +0200, , update readme.md signed clifford wolf clifford clifford.at,,
3629,7a43be5e431f7518203b37bad2eb9ffb3b74add4,epijn de Vos <pepijndevos@gmail.com>, 2019-09-05 16:38:47 +0200, , use singleton ground vcc net apparently make pnr happier,,
3630,30f1ac7ce9c44ac5cbd4ad7e389264246a1e3306,lifford Wolf <clifford@clifford.at>, 2019-09-05 13:51:53 +0200,1220, rename conflicting wire flatten techmap add hierconn attribute fix 1220 signed clifford wolf clifford clifford.at,,
3631,3eff2271d0fe25632f7e6b22cf0be078d2cd9990,epijn de Vos <pepijndevos@gmail.com>, 2019-09-05 13:36:41 +0200, , add mux support,,
3632,694a8f75cf7a8bcf86a421ca6c9fe3560b1e2a0f,lifford Wolf <clifford@clifford.at>, 2019-08-27 00:55:43 +0200,1145, add flatten handling pre existing wire created interface fix 1145 signed clifford wolf clifford clifford.at,,
3633,09c26c55bb4357f0b7204d8a78806aa7ad12068f,ddie Hung <eddie@fpgeh.com>, 2019-09-04 17:22:02 -0700, , get rid sigbset,,
3634,8d9196066370b156ae2beefed5aa2da545255e4c,hitequark <whitequark@whitequark.org>, 2019-09-05 00:20:47 +0000,1356, merge pull request 1356 emilazy fix makefile shell use shell ... makefile force shell,,
3635,91ef4457b08e15da6b8af9522da002b76feefd06,ddie Hung <eddie@fpgeh.com>, 2019-09-04 17:18:49 -0700, , get rid sigaset,,
3636,42548d979018c4bc3b71d4faa0900b18d2d290ec,ddie Hung <eddie@fpgeh.com>, 2019-09-04 17:06:17 -0700, , get rid sigpused,,
3637,93d798272d027f15aa930766bc3f9553f448f5cf,ddie Hung <eddie@fpgeh.com>, 2019-09-04 16:59:57 -0700, , compute sigp properly,,
3638,a9af28694ce5fbcf4cdfd0c3cb440c08681f8f16,mily <vcs@emily.moe>, 2019-09-05 00:30:29 +0100, , use shell ... makefile force shell think shell command ... would actually get run shell foolish mortal gnu make obviously far wise thee optimizes direct hence broken since command shell builtin exec horrifying contortion ensures actual shell run command fix behaviour shizmob found source misbehaviour turn gmake hard coded incomplete list shell builtins http github.com mirror make blob src job.c l2691 contains command whole function full horrible heuristic garbage know sorry,,
3639,aa1491add3722e4cfae35755cc4cecfd3e5a6c82,ddie Hung <eddie@fpgeh.com>, 2019-09-04 15:47:36 -0700, , resolve todo pin assignment srl,,
3640,ba629e6a288e0445c648623c2aeae194d41752fd,ddie Hung <eddie@fpgeh.com>, 2019-09-04 15:36:07 -0700, , merge remote tracking branch origin master xaig_arrival,,
3641,d3eea82bc27f6e54b6c1e05a73be8456344ec8b7,ddie Hung <eddie@fpgeh.com>, 2019-09-04 15:21:39 -0700, , revert parse_xaiger clean purge reverts commit,,
3642,6fe1ca633d90fb238d2671dba3d7f772c263a497,ddie Hung <eddie@fpgeh.com>, 2019-09-04 15:20:04 -0700, , abc9 followed clean otherwise netlist could invalid sim,,
3643,433b0c677c16ef5cc2fa92c576c54cc1a3a09f7f,ddie Hung <eddie@fpgeh.com>, 2019-09-04 13:42:44 -0700, , remove log_cell call,,
3644,229e54568e12b6ec26dfae1e5bf8597fc30d27c4,ddie Hung <eddie@fpgeh.com>, 2019-09-04 12:37:48 -0700, , merge remote tracking branch origin eddie xc7dsp,,
3645,3732d421c569a600535734fe63b862b6bc852b82,ddie Hung <eddie@fpgeh.com>, 2019-09-04 12:37:42 -0700, , merge remote tracking branch origin master xc7dsp,,
3646,2b86055848c396591c6ec693a8abd8826b300b2b,ddie Hung <eddie@fpgeh.com>, 2019-09-04 12:35:15 -0700, , add,,
3647,0cee66e7591b6315f9e7dce91b789c1f6b53138f,ddie Hung <eddie@fpgeh.com>, 2019-09-04 12:34:44 -0700, , add test,,
3648,8c1a98249457b790895aee76115ddd40ec891555,hitequark <whitequark@whitequark.org>, 2019-09-04 18:55:17 +0000,1354, merge pull request 1354 emilazy remove use replace command makefile,,
3649,a7ea6a6fcf964f3c368b634e1fcc2c29d3bfdce4,mily <vcs@emily.moe>, 2019-09-04 19:01:00 +0100, , replace command makefile,,
3650,3c462e5eeb5d24f5252bc1e7437f91372ec48fd0,ddie Hung <eddie@fpgeh.com>, 2019-09-04 10:55:41 -0700,1338, merge pull request 1338 yosyshq eddie deferred_top hierarchy auto top work top module read read_verilog defer,,
3651,e67e4a5ed66df59f5f924e6bb3891f87fc93f070,ddie Hung <eddie@fpgeh.com>, 2019-09-04 10:52:51 -0700, , support cem,,
3652,ae93c034adc8a7d14a9f39175dacdddda75ea7a2,epijn de Vos <pepijndevos@gmail.com>, 2019-09-04 16:29:40 +0200, , set undriven pad zero,,
3653,d65a47c86d4ccc89db419638896fefd3b2324588,epijn de Vos <pepijndevos@gmail.com>, 2019-09-04 15:35:33 +0200, , fix tcl script,,
3654,06062090dacf868b2a4eda32152c188a1b8be089,epijn de Vos <pepijndevos@gmail.com>, 2019-09-04 14:47:59 +0200, , add broken tcl run script,,
3655,93f305b1c53ce49338bf276a7fb9c3aa4d578c9e,ergeyDegtyar <sndegtyar@gmail.com>, 2019-09-04 14:57:45 +0300, , remove stat command form shifter.ys test,,
3656,a6d81a8d146ab499e9b61e1ef8ab786a208fdcba,epijn de Vos <pepijndevos@gmail.com>, 2019-09-04 11:20:05 +0200, , merge remote tracking branch diego gowin,,
3657,a203c8569cb6fc7093a5d09e4c64d8e545f81e39,ergeyDegtyar <sndegtyar@gmail.com>, 2019-09-04 12:15:52 +0300, , fix ecp5 test remove _synth.v file generation script change synth_ice40 synth_ecp5,,
3658,072367245184528de0907f48ed45af79901d93eb,epijn de Vos <pepijndevos@gmail.com>, 2019-09-04 10:58:48 +0200, , add demonstration breakage unused output lead undriven buffer lead syntax error,,
3659,6cf5157fe7a8f4299a002f1be6c95ba5507a2cd4,epijn de Vos <pepijndevos@gmail.com>, 2019-09-04 10:52:28 +0200, , update example gw1nr trenz tec0117 gowin ide 1.8.4,,
3660,b51c9722967ba5f3565146b401bb161f19b46ba4,epijn de Vos <pepijndevos@gmail.com>, 2019-09-04 10:37:27 +0200, , merge branch master http github.com yosyshq yosys,,
3661,ec56438cf29c6cfdad5cc28987298ec6bd363d47,epijn de Vos <pepijndevos@gmail.com>, 2019-09-04 10:33:47 +0200, , gowin add splitnets appease pnr,,
3662,80aec0f006b91b0163c8be94f2450223e6e97a52,ddie Hung <eddie@fpgeh.com>, 2019-09-03 16:37:59 -0700, , st.ffp assert,,
3663,16316aa05d548c79fa1580defe71097efdeb78b9,ddie Hung <eddie@fpgeh.com>, 2019-09-03 16:24:59 -0700, , rename muxab postaddmux,,
3664,cd002ad3fb20bb98027f29e0c1005bf1df7c432c,ddie Hung <eddie@fpgeh.com>, 2019-09-03 16:10:16 -0700, , use choice addab called postadd,,
3665,2d80866dafe9e2e2edd2d49e999c1f6a35541852,ddie Hung <eddie@fpgeh.com>, 2019-09-03 15:53:10 -0700, , add support load value dsp48e1.p,,
3666,682153de4bb1869187e567a41c22fbed23bcdfd1,ddie Hung <eddie@fpgeh.com>, 2019-09-03 14:57:59 -0700, , process post adder first since could used load,,
3667,97d11708e0104f722578b98ea70a0ba41f9e03cc,ddie Hung <eddie@fpgeh.com>, 2019-09-03 14:37:32 -0700, , use feedback path macc,,
3668,d2306d7b1d9725fef2d1db4e205c1b0cb6c84715,ddie Hung <eddie@fpgeh.com>, 2019-09-03 12:18:50 -0700, , adopt cliffordwolf suggestion,,
3669,0ca070663091ec0eecd089801f37339feb7813c8,ddie Hung <eddie@fpgeh.com>, 2019-09-03 12:17:26 -0700, , expand test hierarchy without auto top,,
3670,81247168302a578add43e3e856eb74868dc5a1ba,ddie Hung <eddie@fpgeh.com>, 2019-09-03 10:52:34 -0700, , add read noverific read,,
3671,d6a84a78a7ca70e567bc1b0665751daf0e44f4ae,ddie Hung <eddie@fpgeh.com>, 2019-09-03 10:49:21 -0700, , merge remote tracking branch origin master eddie deferred_top,,
3672,55fbc1a355a6139872a176318356ecdb71a35f5d,ergeyDegtyar <sndegtyar@gmail.com>, 2019-09-03 12:11:12 +0300, , uncomment sat command memory.ys test,,
3673,11f330ed223f524cbbdbe2433599990a69b8f380,ergeyDegtyar <sndegtyar@gmail.com>, 2019-09-03 11:53:37 +0300, , add test ecp5 architecture,,
3674,58af64b63a3a253ab08b1410422677deac5c6618,lifford Wolf <clifford@clifford.at>, 2019-09-03 09:27:47 +0200,1351, merge pull request 1351 emilazy remove use use command rather,,
3675,69a5dea89ef8cbf8bcc1b761518738623e028e38,mily <vcs@emily.moe>, 2019-09-03 00:57:32 +0100, , use command rather,,
3676,5aa8d7ceeb663be24c7b815822d0de2ee25431a6,iego H <diego@symbioticeda.com>, 2019-09-02 17:43:27 -0500, , updating gowin,,
3677,25e5fbac9096a872f7be1a481e6798103f40ccf5,lifford Wolf <clifford@clifford.at>, 2019-09-02 22:56:38 +0200,59, properly construct live fair cell ... assume assert s_eventually ... fix http github.com yosyshq symbiyosys issue signed clifford wolf clifford clifford.at,,
3678,3459d283492769263e73a0e35d0e5d253c0bbec7,ddie Hung <eddie@fpgeh.com>, 2019-09-02 12:22:15 -0700, , add comment,,
3679,696f854801619644e42f437894847ace96594a6b,ddie Hung <eddie@fpgeh.com>, 2019-09-02 12:15:11 -0700, , rename box,,
3680,2fa3857963376859628473123e4a36282ac14c8d,ddie Hung <eddie@fpgeh.com>, 2019-09-02 12:13:44 -0700, , merge remote tracking branch origin master xaig_arrival,,
3681,7e8f7f4c59c96897159d32771d0c7179c5474281,ddie Hung <eddie@fpgeh.com>, 2019-09-02 12:13:33 -0700, , merge branch master github.com yosyshq yosys,,
3682,f76cb584940fa3217de28febdb103443b8a8cf37,ddie Hung <eddie@fpgeh.com>, 2019-08-30 20:15:09 -0700, , recognise built type e.g _dff_,,
3683,4aa505d1b254b3fbb66af2d95b396a8f077da9d0,ddie Hung <eddie@fpgeh.com>, 2019-09-01 10:11:33 -0700,1344, merge pull request 1344 yosyshq eddie ice40_dsp allow signed multiplier,,
3684,4a7bc8c7723371d650ce6fc8c897438e0c34da07,lifford Wolf <clifford@clifford.at>, 2019-09-01 13:30:57 +0200,1081, merge pull request 1347 mmicko fix select command error msg fix issue 1081,,
3685,68fe1eba6ca0c4082543f9fe0b0e2ff629dbc717,avid Shah <dave@ds0.me>, 2019-09-01 10:01:27 +0100,1346, merge pull request 1346 mmicko fix trellis_ff simulation model,,
3686,fa5065e9b5ed58d774bfe4fc23de681314b50270,iodrag Milanovic <mmicko@gmail.com>, 2019-09-01 11:00:09 +0200,1081, fix select command error msg fix issue 1081,,
3687,a3c16a05657e639a04d647a15af56b6fbce25e17,iodrag Milanovic <mmicko@gmail.com>, 2019-08-31 11:12:06 +0200, , fix trellis_ff simulation model,,
3688,90b44113d89cd1f028e7805e0990dae43e2efa6f,avid Shah <dave@ds0.me>, 2019-08-31 09:58:46 +0100, , ecp5_gsr fix typo signed david shah dave ds0.me,,
3689,4290548de35beba766bd7e0684e19de83a0cb2fa,ddie Hung <eddie@fpgeh.com>, 2019-08-30 20:31:53 -0700, , make abc9 test bit interesting,,
3690,e9bb252e77ba979a4c7041e6a221862a6464bf99,ddie Hung <eddie@fpgeh.com>, 2019-08-30 20:15:09 -0700, , recognise built type e.g _dff_,,
3691,f33abd4eab08c0557a561b0fd4f16fc3d86433ab,ddie Hung <eddie@fpgeh.com>, 2019-08-30 16:44:11 -0700, , remove trailing space,,
3692,a09e69dd56da677f016fceeb90a68eead8a85c2f,ddie Hung <eddie@fpgeh.com>, 2019-08-30 16:18:58 -0700, , fine tune xilinx_dsp pattern matcher,,
3693,9be9631e5acaa570804e1772caae55f5cfc7a918,ddie Hung <eddie@fpgeh.com>, 2019-08-30 16:18:14 -0700, , add macc test equiv_opt currently passing,,
3694,8f503fe3e65ba9be2ef7438b2f4143f88ea8a025,ddie Hung <eddie@fpgeh.com>, 2019-08-30 15:30:04 -0700, , autoremove ffm,,
3695,e67f049e3b1c1ed643b86b5237b31075d0f2f212,ddie Hung <eddie@fpgeh.com>, 2019-08-30 15:03:43 -0700, , remove debug,,
3696,15bab02a1b1e20b25b6ac40914e82b31a3756382,ddie Hung <eddie@fpgeh.com>, 2019-08-30 15:03:12 -0700, , ffm addab,,
3697,c497114e94286c06fe16a6ae32e2873578a861f4,ddie Hung <eddie@fpgeh.com>, 2019-08-30 15:02:53 -0700, , another oops,,
3698,44a35015b308adbbf5f87408d2928a36245f57e7,ddie Hung <eddie@fpgeh.com>, 2019-08-30 15:01:38 -0700, , update commented,,
3699,d508dc2906f27b088e9c1c40e7cf2f475e80c15b,ddie Hung <eddie@fpgeh.com>, 2019-08-30 15:01:08 -0700, , update test ffm,,
3700,390cf34d0a8f815ea9828f9a455b36164f9d5607,ddie Hung <eddie@fpgeh.com>, 2019-08-30 15:00:56 -0700, , add support ffm,,
3701,2983a35dc058a5f5a1ab7b23cc55dd6f83667d88,ddie Hung <eddie@fpgeh.com>, 2019-08-30 15:00:40 -0700, , update comment,,
3702,7df0e77565ea9dc46d0eeca536d1be47851326e5,ddie Hung <eddie@fpgeh.com>, 2019-08-30 14:35:05 -0700, , add mul_unsigned test,,
3703,17b77fd41197b64f79bbbb59088e9de623d84716,ddie Hung <eddie@fpgeh.com>, 2019-08-30 14:00:40 -0700, , missing dep test_pmgen,,
3704,89359b6927c012f5d683dd37401d36566ad0c419,ddie Hung <eddie@fpgeh.com>, 2019-08-30 14:00:40 -0700, , missing dep test_pmgen,,
3705,723815b384eee5669593c97442ed2d1055d2d167,ddie Hung <eddie@fpgeh.com>, 2019-08-30 13:26:19 -0700, , merge remote tracking branch origin master xc7dsp,,
3706,c7f1ccbcb0b36093f619bbbd3c5dd621161134de,ddie Hung <eddie@fpgeh.com>, 2019-08-30 12:28:35 -0700, , merge remote tracking branch origin master xaig_arrival,,
3707,999fb33fd0e6d1714bc61f7e50a5c16e0da9d4ab,ddie Hung <eddie@fpgeh.com>, 2019-08-30 12:27:09 -0700,1340, merge pull request 1340 yosyshq eddie abc_no_clean abc9 call clean end run often called outside,,
3708,76a52712dac4f28fbc3c5611911310d252cd91a6,ddie Hung <eddie@fpgeh.com>, 2019-08-30 12:22:59 -0700, , improve test ice40 macc.ys sb_mac16,,
3709,c1459bc748d0d2c47dcb2366e5a0893736d6d463,ddie Hung <eddie@fpgeh.com>, 2019-08-30 12:22:14 -0700, , restrict multiplier unsigned,,
3710,4e782f1509e74bbb69ac99fa3c443112327e4f39,ddie Hung <eddie@fpgeh.com>, 2019-08-30 11:02:10 -0700, , new pmgen requires explicit accept,,
3711,eef0676105ff592e0e96bb835f0139f2f40d55bb,ddie Hung <eddie@fpgeh.com>, 2019-08-30 10:54:22 -0700,1310, merge pull request 1310 sergeydegtyar master add new test ice40 architecture,,
3712,d87a6f6303194e2af0f9766185fa491077709a7b,ddie Hung <eddie@fpgeh.com>, 2019-08-30 10:32:58 -0700, , merge remote tracking branch origin master xaig_arrival,,
3713,36e38ed46ae4b24be7b627a21a6627437db1ec61,ddie Hung <eddie@fpgeh.com>, 2019-08-30 10:32:03 -0700,1321, merge pull request 1321 yosyshq eddie xilinx_srl xilinx_srl pas shift register extraction,,
3714,d2d2816f8cc8703812eb5eb9536c1f3fe1876347,ddie Hung <eddie@fpgeh.com>, 2019-08-30 10:30:54 -0700, , merge branch eddie xilinx_srl xaig_arrival,,
3715,f0fef90e9d50632026ec68c573cfdb730100c26a,ddie Hung <eddie@fpgeh.com>, 2019-08-30 10:30:46 -0700, , merge remote tracking branch origin master xaig_arrival,,
3716,9c4e1c6a8fc47f44011f1f75e9493a1bc2de520d,ddie Hung <eddie@fpgeh.com>, 2019-08-30 10:27:07 -0700, , format pwires,,
3717,295c18bd6b8d3fa503041904f7f7df392a4b5167,ddie Hung <eddie@fpgeh.com>, 2019-08-30 09:50:20 -0700, , merge branch xc7dsp github.com yosyshq yosys xc7dsp,,
3718,6e475484b262a93562560e5f4558483558777e76,ddie Hung <eddie@fpgeh.com>, 2019-08-30 09:37:32 -0700, , merge remote tracking branch origin master eddie xilinx_srl,,
3719,53912ad649d6e9f447b9e4037255606783a0cf51,ergeyDegtyar <sndegtyar@gmail.com>, 2019-08-30 16:01:36 +0300, , macc test fix,,
3720,6919c0f9b010c94a0a1a31cd788301e78a1bcbfb,avid Shah <dave@ds0.me>, 2019-08-30 13:57:15 +0100, , merge branch master xc7dsp,,
3721,a94a8f3e4030b3a4697c2201ef65c83b01f25ffb,avid Shah <dave@ds0.me>, 2019-08-30 13:28:21 +0100,1343, merge pull request 1343 whitequark diamond ffs add update every diamond primitive,,
3722,91b46ed81670de621af2d88a4da32005a17a2f16,avid Shah <dave@ds0.me>, 2019-08-30 13:25:55 +0100, , ecp5 add simulation equivalence check diamond implementation signed david shah dave ds0.me,,
3723,17c92dc679458a9ffabd76e2ce8e2491bd249110,ergeyDegtyar <sndegtyar@gmail.com>, 2019-08-30 15:22:46 +0300, , fix macc test,,
3724,94a56c14b78a2872d65bb30371151e934a259275,ergeyDegtyar <sndegtyar@gmail.com>, 2019-08-30 14:17:03 +0300, , div_mod test fix,,
3725,f4a48ce8e6785fe9828b8896b9a60a74580dc2eb,ergeyDegtyar <sndegtyar@gmail.com>, 2019-08-30 13:22:11 +0300, , fix div_mod test,,
3726,d9c621f9d1e1f8e38fc38e78ab8c1bf48282fd01,hitequark <whitequark@whitequark.org>, 2019-08-30 10:05:09 +0000, , ecp5 deduplicate diamond ifs ofs primitive,,
3727,1e6b60d563f8e51c521cae81de5d66bff40b943f,hitequark <whitequark@whitequark.org>, 2019-08-30 09:56:19 +0000, , ecp5 allow enable default gsr ifs ofs primitive,,
3728,6fa8ce93e673177b50888aa94d7f1c8b221d9b10,hitequark <whitequark@whitequark.org>, 2019-08-30 09:54:48 +0000, , ecp5 add missing primitive,,
3729,7e2825a2a4ad9c44fc7c0e7b45c1f926bc896ee5,hitequark <whitequark@whitequark.org>, 2019-08-30 09:42:33 +0000, , ecp5 fix cemux ifs ofs primitive,,
3730,86f1375ecd3e6721a0e5da469672db890926914e,ergeyDegtyar <sndegtyar@gmail.com>, 2019-08-30 12:38:28 +0300, , fix test counter,,
3731,f23b540b45fb485e38cb0a86e67cddb11dbd2a20,ergey <37293587+SergeyDegtyar@users.noreply.github.com>, 2019-08-30 10:29:47 +0300, , merge branch master master,,
3732,d144748401df3f6d527771e6d30cc1eb1e08734e,ergeyDegtyar <sndegtyar@gmail.com>, 2019-08-30 09:45:33 +0300, , add new test,,
3733,eb0a5b2293d005d3a6a2d680b40f1449a489204d,ergeyDegtyar <sndegtyar@gmail.com>, 2019-08-30 09:17:32 +0300, , remove unnecessary common.v assertion testbenches,,
3734,8e3abda19308bd4ac7e03d38f899831e853f4794,ergeyDegtyar <sndegtyar@gmail.com>, 2019-08-30 09:11:03 +0300, , remove simulation run test.sh unnecessary path,,
3735,20f4aea480e259272360f4c77667a9e1828986e8,ergeyDegtyar <sndegtyar@gmail.com>, 2019-08-30 08:53:35 +0300, , remove simulation run test.sh,,
3736,694e30a35426b9582a1f2db730528d4d34305795,ddie Hung <eddie@fpgeh.com>, 2019-08-29 22:10:45 -0700,1337, merge pull request 1337 yosyshq eddie fix restore abc9 functionality,,
3737,6a111ad32487fb49c5d30db5697c794814ffa511,ddie Hung <eddie@fpgeh.com>, 2019-08-29 17:24:48 -0700, , nicer formatting,,
3738,5d16bf831688ff665b0ec2abd6835b71320b2db5,ddie Hung <eddie@fpgeh.com>, 2019-08-29 17:24:25 -0700, , parse_xaiger clean purge,,
3739,18cabe9370c46b72e9fb52eb9be5a7c7fb873274,ddie Hung <eddie@fpgeh.com>, 2019-08-29 17:24:03 -0700, , output priority input stitching abc9,,
3740,c52db44f9ab19194dbdefd35bd697ab99650f510,ddie Hung <eddie@fpgeh.com>, 2019-08-29 12:13:52 -0700, , group abc_ attribute doc attribute,,
3741,3e0f73c3df3119a839b326464a8399ce4256edc7,ddie Hung <eddie@fpgeh.com>, 2019-08-29 12:12:59 -0700, , abc9 call clean end run often called outside,,
3742,5dda8f39a6b13610084d259e5490604380350eba,ergey <37293587+SergeyDegtyar@users.noreply.github.com>, 2019-08-29 21:09:40 +0300,2, merge pull request yosyshq master pull upstream,,
3743,d360693040dda29aba4ef2583e522c6ab88a4961,ergey <37293587+SergeyDegtyar@users.noreply.github.com>, 2019-08-29 21:07:34 +0300,3, merge pull request yosyshq sergey tests_ice40 merge change tests_ice40 branch,,
3744,14677610602ee18bcf1a41a0c54a626965e6bb06,ddie Hung <eddie@fpgeh.com>, 2019-08-29 10:33:28 -0700, , fix typo gone unnoticed month,,
3745,67587bad7fb1adf14ca9598bb1a01d0ffda6a018,ddie Hung <eddie@fpgeh.com>, 2019-08-29 09:10:20 -0700, , add constant expression attribute test,,
3746,83ffec26cbda434b31a2bbd004213a538bf3e6e6,ddie Hung <eddie@fpgeh.com>, 2019-08-29 09:08:58 -0700, , remove newline,,
3747,6510297712729f9742d00f6a4cd4fc3a0e530758,ddie Hung <eddie@fpgeh.com>, 2019-08-29 09:02:10 -0700, , restore non deferred code deferred case ignore non constant attr,,
3748,25b1670a8425198abfcef4602a3d1ddcc0ca5d40,ddie Hung <eddie@fpgeh.com>, 2019-08-29 07:03:32 -0700, , rename box,,
3749,89695fd3ab488f7c6e32347ebfb29e15d8ba271e,lifford Wolf <clifford@clifford.at>, 2019-08-29 12:05:26 +0200, , bump yosys_ver signed clifford wolf clifford clifford.at,,
3750,d588c6898fb7cfebe52a71a48d6fb21d1623e61b,ergeyDegtyar <sndegtyar@gmail.com>, 2019-08-29 10:49:46 +0300, , add comment example lattice user guide,,
3751,c4e53108230c246ecf1b014b11c240b71ed39a8a,ddie Hung <eddie@fpgeh.com>, 2019-08-28 20:58:55 -0700, , use dummy box file none specified,,
3752,116c2496011aeeac9847d69af597a0db58209793,ddie Hung <eddie@fpgeh.com>, 2019-08-28 19:59:25 -0700, , auto top check abstract deferred module top,,
3753,34ae29295db53289e786c0279ed00474cf0294d3,ddie Hung <eddie@fpgeh.com>, 2019-08-28 19:59:09 -0700, , read_verilog defer still populate module attribute,,
3754,1fdb3fc98cdbd7126f07778397e3c334f45945df,ddie Hung <eddie@fpgeh.com>, 2019-08-28 19:58:58 -0700, , add failing test,,
3755,e8e38308689a760b69bd2910a36701b19f64656d,ddie Hung <eddie@fpgeh.com>, 2019-08-28 19:09:29 -0700, , comment sb_mac16 arrival time need handle mode,,
3756,309684af16c763f7874beb605d0834c64975d004,ddie Hung <eddie@fpgeh.com>, 2019-08-28 19:07:28 -0700, , add arrival sb_mac16.o,,
3757,efa4ee5c0e6201f357d7c02a7deeb1ba1c23c368,ddie Hung <eddie@fpgeh.com>, 2019-08-28 19:03:29 -0700, , add arrival time,,
3758,4bda902f1b9dccb5603c2beebd71392cbfe34eb9,ddie Hung <eddie@fpgeh.com>, 2019-08-28 19:02:54 -0700, , ,,
3759,0f4e9f6bc5a5a564b2ddccb0fbebdfa5735aeefd,ddie Hung <eddie@fpgeh.com>, 2019-08-28 18:57:34 -0700, , round floor,,
3760,927f1e3754987ab794566a521c7a1149d4fbf6a7,ddie Hung <eddie@fpgeh.com>, 2019-08-28 18:56:25 -0700, , add timing,,
3761,e3709e5ee6b28c1156b4768373e244c32c7c5aba,ddie Hung <eddie@fpgeh.com>, 2019-08-28 18:51:14 -0700, , ,,
3762,5c42455350740cbdc8f12ba912eb32398c61e9fb,ddie Hung <eddie@fpgeh.com>, 2019-08-28 18:50:20 -0700, , merge remote tracking branch origin eddie xaig_arrival,,
3763,13ecd8b0df267285eb9f0a6fda84684ef491eded,ddie Hung <eddie@fpgeh.com>, 2019-08-28 18:47:48 -0700, , add run test.sh,,
3764,a4f641f2303bc6f04751a15ec49cf2658ea8eb63,ddie Hung <eddie@fpgeh.com>, 2019-08-28 18:45:09 -0700, , overwrite lut param,,
3765,e301a3dadbc81a300443713cf7877ea24cc0b2b2,ddie Hung <eddie@fpgeh.com>, 2019-08-28 18:44:57 -0700, , add sb_carry ice40_opt test,,
3766,dd42aa87b9b3bb041cbfe49079c6538f0a6d5646,ddie Hung <eddie@fpgeh.com>, 2019-08-28 18:34:32 -0700, , add ice40_opt test,,
3767,c0b99ed0e8c8c6adf76d70fa71c9753957162e04,ddie Hung <eddie@fpgeh.com>, 2019-08-28 18:45:09 -0700, , overwrite lut param,,
3768,cd5d6940e1c108b26ef4990accfb49fe7d8534c4,ddie Hung <eddie@fpgeh.com>, 2019-08-28 18:44:57 -0700, , add sb_carry ice40_opt test,,
3769,bf046ba09c9f694517a73af28133917e76d4924a,ddie Hung <eddie@fpgeh.com>, 2019-08-28 18:34:32 -0700, , add ice40_opt test,,
3770,4eb5847dbdbb4a4efcde20aa81455eed8196db56,ddie Hung <eddie@fpgeh.com>, 2019-08-28 18:10:33 -0700, , cleanup,,
3771,3247442bf9b1f5b672a360b1fc55af9170d000c5,ddie Hung <eddie@fpgeh.com>, 2019-08-28 17:34:00 -0700, , revert revert fix omode insert output none exists otherwise abc9 break reverts commit,,
3772,082a01954b95f50cb0ab1b2a1105c06391c0b1b4,ddie Hung <eddie@fpgeh.com>, 2019-08-28 17:30:54 -0700, , revert output extension box reverts commit,,
3773,070f3ac561e6f9aed46017c360a2e368779073d4,ddie Hung <eddie@fpgeh.com>, 2019-08-28 17:29:25 -0700, , merge remote tracking branch origin eddie xaig_arrival,,
3774,d46d38e4d5e1502ea5cb6075161c87bd837af9eb,ddie Hung <eddie@fpgeh.com>, 2019-08-28 17:25:54 -0700, , trailing comma,,
3775,f5b4bc847c02d6c3e06c086a1375840ccac936cd,ddie Hung <eddie@fpgeh.com>, 2019-08-28 17:25:05 -0700, , adapt,,
3776,e569f138704a28654cc52c917bba4decffa29f54,ddie Hung <eddie@fpgeh.com>, 2019-08-28 17:22:44 -0700, , revert remove handling ice40_opt reason reverts commit,,
3777,2421cb3fed1a990219227ed3cf0632eb221e9698,ddie Hung <eddie@fpgeh.com>, 2019-08-28 17:21:37 -0700, , add arrival time device,,
3778,e4f89e01b5710eb9e2e6675a1df13a5a2637b206,ddie Hung <eddie@fpgeh.com>, 2019-08-28 17:21:12 -0700, , specify ice40 family cells_sim.v using define,,
3779,345a572449d64749c77eb11b401a2372c94bead8,ddie Hung <eddie@fpgeh.com>, 2019-08-28 17:19:02 -0700, , merge remote tracking branch origin eddie xaig_arrival,,
3780,2aedee1f0e0f6a6214241f51f5c12d4b67c3ef6f,ddie Hung <eddie@fpgeh.com>, 2019-08-28 17:07:36 -0700, , remove handling ice40_opt reason carry_wrapper way since could used,,
3781,077e9d4ada7fbc75ab87fe7f390d58e2d53b4472,ddie Hung <eddie@fpgeh.com>, 2019-08-28 17:07:24 -0700, , update box size timing,,
3782,129df7184a2b85553366f9d56e26ac4eaccc5a52,ddie Hung <eddie@fpgeh.com>, 2019-08-28 17:07:07 -0700, , update new,,
3783,0af64df10cf817bf7776feda6dffd2a700a20550,ddie Hung <eddie@fpgeh.com>, 2019-08-28 15:31:55 -0700, , account port constant,,
3784,a45c09c8d1320d311fbda8d615d39117acb8f70b,ddie Hung <eddie@fpgeh.com>, 2019-08-28 15:31:55 -0700, , account port constant,,
3785,1b08f861b6f95dba561ec48f71d3ab5bc18f64f2,ddie Hung <eddie@fpgeh.com>, 2019-08-28 15:31:48 -0700, , merge branch eddie xilinx_srl xaig_arrival,,
3786,8d820a9884c0a58ee7817a2052d8b915578a7ba7,ddie Hung <eddie@fpgeh.com>, 2019-08-28 15:19:10 -0700, , merge remote tracking branch origin master xaig_arrival,,
3787,b8a9f73089234ed699a4057b50fd739a90abea43,ddie Hung <eddie@fpgeh.com>, 2019-08-28 12:36:20 -0700, , comment .sh used testbenches,,
3788,fc727fa5c9e0a04a5dc1b4fcef652c5bca90b220,ddie Hung <eddie@fpgeh.com>, 2019-08-28 12:36:06 -0700,1334, merge pull request 1334 yosyshq clifford async2synclatch add dlatch support async2sync,,
3789,87d5d9b8c80df696c836831df9d9eff6f20476fa,ddie Hung <eddie@fpgeh.com>, 2019-08-28 12:30:35 -0700, , use equiv memory dpram,,
3790,ebd0a1875b74460da10d9b114e97c1468d8542db,ddie Hung <eddie@fpgeh.com>, 2019-08-28 12:21:15 -0700, , use equiv_opt latch,,
3791,32eef26ee277b79736e135a8800625543dd6080a,ddie Hung <eddie@fpgeh.com>, 2019-08-28 12:18:32 -0700, , merge remote tracking branch origin clifford async2synclatch sergey tests_ice40,,
3792,52c4655de32c027e0542834d030ac951be10c8eb,ddie Hung <eddie@fpgeh.com>, 2019-08-28 11:06:11 -0700, , need replace slice since shiftx autoremove,,
3793,9314a0a42ec05e82d2d3d77aebddfb06271a4730,ddie Hung <eddie@fpgeh.com>, 2019-08-28 10:51:39 -0700, , add clkbuf_sink srlc16e reorder port match vendor,,
3794,11e3eb1009360112acff5589cd3771a165278529,ddie Hung <eddie@fpgeh.com>, 2019-08-28 10:19:35 -0700, , cleanup,,
3795,86b538bd02cb3e4c7e14be2c6d2210eb39463b0f,ddie Hung <eddie@fpgeh.com>, 2019-08-28 10:11:09 -0700, , cleanup,,
3796,c4d1bd988b1198f8a656576bd6cf67781aa5b156,ddie Hung <eddie@fpgeh.com>, 2019-08-28 10:06:40 -0700, , use default_params dict hardcode default value cleanup,,
3797,64ea147236e53118f63e6f4f3c34649d172396ea,ddie Hung <eddie@fpgeh.com>, 2019-08-28 09:55:34 -0700, , add .gitignore,,
3798,2f493fb465d398a6fb4f24ffcd4af50d7e158fa9,ddie Hung <eddie@fpgeh.com>, 2019-08-28 09:55:09 -0700, , use test_pmgen xilinx_srl,,
3799,c3e9627afeb6b69f244983f2f23fb5473e61ab19,ddie Hung <eddie@fpgeh.com>, 2019-08-28 09:54:56 -0700, , always generate match,,
3800,0ebe2c9831591d4f969139c5ec0776911284a954,ddie Hung <eddie@fpgeh.com>, 2019-08-28 09:27:03 -0700, , rename test_pmgen arg xilinx_srl fixed variable,,
3801,2e9e745efa03363f9f0d5cc47696401d55a8e5d2,ddie Hung <eddie@fpgeh.com>, 2019-08-28 09:26:08 -0700, , simplemap variable test,,
3802,975aaf190f0bbbeacc253397ccada6889c69e8f7,ddie Hung <eddie@fpgeh.com>, 2019-08-28 09:24:19 -0700, , add xilinx_srl test,,
3803,ba5d81c7f1d97ca09cefb0185b33e549e166cee2,ddie Hung <eddie@fpgeh.com>, 2019-08-28 09:21:03 -0700, , merge remote tracking branch origin master eddie xilinx_srl,,
3804,13424352cc8dca5f08ad22aa42066dc7f62afea5,avid Shah <dave@ds0.me>, 2019-08-28 12:44:02 +0100,1332, merge pull request 1332 yosyshq dave ecp5gsr ecp5 add gsr sgsr support,,
3805,c84fef92dfa41e1acaa07e987463964787bebcbd,lifford Wolf <clifford@clifford.at>, 2019-08-28 10:35:47 +0200,1335, merge pull request 1335 yosyshq clifford paramap add paramap pas,,
3806,47ffbf554ef98a19222b42e48a9c58f3b55364fa,lifford Wolf <clifford@clifford.at>, 2019-08-28 10:06:42 +0200, , fix typo signed clifford wolf clifford clifford.at,,
3807,0fda0e821cee249dd722c8b52e941c35bd9d8df0,lifford Wolf <clifford@clifford.at>, 2019-08-28 10:03:27 +0200, , add paramap pas signed clifford wolf clifford clifford.at,,
3808,c499dc3e73390c3bc9bf8045f2e4cad963c1fbad,lifford Wolf <clifford@clifford.at>, 2019-08-28 09:45:22 +0200, , add dlatch support async2sync signed clifford wolf clifford clifford.at,,
3809,fe58790f3789a79b867660031d7e3e28cb3fff20,ergeyDegtyar <sndegtyar@gmail.com>, 2019-08-28 09:49:58 +0300, , revert add test ecp5 reverts commit,,
3810,2270ead09fb4695442c66fe5c06445235f390f2b,ergeyDegtyar <sndegtyar@gmail.com>, 2019-08-28 09:47:03 +0300, , add test ecp5,,
3811,70c0cddb1eac1165cb78f1f4eb1d149792dcc95a,lifford Wolf <clifford@clifford.at>, 2019-08-28 00:18:14 +0200,1325, merge pull request 1325 yosyshq eddie sat_init sat init attr ignored,,
3812,d361f5ab795f5b823a594f1fee75f93a78995481,arcin KoÅcielnicki <marcin@symbioticeda.com>, 2019-08-27 18:08:51 +0200, , xilinx add srlc16e primitive fix 1331,,
3813,eab3c1432b717bb341773878bf0daece7d39dec8,ddie Hung <eddie@fpgeh.com>, 2019-08-27 10:19:27 -0700,1292, merge pull request 1292 yosyshq mwk xilinx_bufgmap add clock buffer insertion pas improve iopadmap,,
3814,28133432bea4a3fa01cd2f5e82a52a853cfccb84,ddie Hung <eddie@fpgeh.com>, 2019-08-27 09:24:59 -0700, , ignore init,,
3815,00387f39277ab817b3b17e72b59793e6d5dfcde8,ddie Hung <eddie@fpgeh.com>, 2019-08-27 09:24:32 -0700, , revert using clean,,
3816,980830f7b82f2a974f43580f61e917f99fbb4e7e,ergeyDegtyar <sndegtyar@gmail.com>, 2019-08-27 18:28:05 +0300, , revert add test ecp5 architecture reverts commit,,
3817,5fb4b12cb50b870b546d76f9c702678d8f0aa60a,arcin KoÅcielnicki <marcin@symbioticeda.com>, 2019-08-27 17:26:47 +0200, , improve clkbuf_inhibit propagation upwards hierarchy,,
3818,134d3fea909bae02f4f814e3d649658502b44b73,ergeyDegtyar <sndegtyar@gmail.com>, 2019-08-27 18:12:18 +0300, , add test ecp5 architecture,,
3819,fc001b473187f13fa0e6f01063ffc9640fb11ef8,avid Shah <dave@ds0.me>, 2019-08-27 13:07:06 +0100, , ecp5 add gsr support signed david shah dave ds0.me,,
3820,aad9bad32604645e2d61f0858234a1838e8b88eb,ergeyDegtyar <sndegtyar@gmail.com>, 2019-08-27 13:56:26 +0300, , add test macc rom test case http medium latticesemi document usermanuals document_id 52071 case synthesized luts dffs,,
3821,fdbcf789099d327bd5e9f2e0658cdad754b09db2,lifford Wolf <clifford@clifford.at>, 2019-08-27 10:13:23 +0200, , add make bumpversion signed clifford wolf clifford clifford.at,,
3822,9172d4a6740145e7b3c7c34b8fb5effd23598a94,ddie Hung <eddie@fpgeh.com>, 2019-08-26 21:02:52 -0700, , missing close bracket,,
3823,6b5e65919a6ec14d4bfc85f80d1f7492d5b86c16,ddie Hung <eddie@fpgeh.com>, 2019-08-26 17:52:57 -0700, , revert sat init attr override constant reverts commit,,
3824,54422c5bb4cdd3488fa1849af9049d0f4bb24603,ddie Hung <eddie@fpgeh.com>, 2019-08-26 17:51:13 -0700, , remove leftover header,,
3825,e95fb24574a033bda54740733c931868d3bc1df5,ddie Hung <eddie@fpgeh.com>, 2019-08-26 17:49:08 -0700, , improve generate add .variable generate,,
3826,45c34c87eeb0a530a7aae14a0d538c5b6ff53faa,ddie Hung <eddie@fpgeh.com>, 2019-08-26 17:48:54 -0700, , account maxsubcnt overflowing,,
3827,b32d6bf403baa15539e1ceae2c1af6b3c63b2e8e,ddie Hung <eddie@fpgeh.com>, 2019-08-26 17:44:57 -0700, , add test_pmgen,,
3828,e574edc3e920c687856a0d69e358ba0c8ab678ff,ddie Hung <eddie@fpgeh.com>, 2019-08-26 14:21:17 -0700, , populate generate pattern,,
3829,cf9e0171273daa1bc36174aa83bd02f9cfdb5e7a,ddie Hung <eddie@fpgeh.com>, 2019-08-26 14:20:06 -0700, , add fix typo,,
3830,1ba09c4ab79e066bcd73024bcd97f99321373b58,ddie Hung <eddie@fpgeh.com>, 2019-08-26 13:56:31 -0700, , merge branch master eddie xilinx_srl,,
3831,528f1c86877d247700bd9445e03c85b3eb437b5c,ddie Hung <eddie@fpgeh.com>, 2019-08-26 13:45:16 -0700, , improve test check clkbuf connected expected,,
3832,a098205479a74ad9c1b1dcb4e0607970fb58b952,ddie Hung <eddie@fpgeh.com>, 2019-08-26 13:25:17 -0700, , merge branch master mwk xilinx_bufgmap,,
3833,bd3773a17f220f1fa9b478b3785acac42ca3bd7f,ddie Hung <eddie@fpgeh.com>, 2019-08-26 10:44:23 -0700, , remove dupe changelog missing end quote,,
3834,8a4c6e6563eea979dc96cada14abb08d63a8e3d1,lifford Wolf <clifford@clifford.at>, 2019-08-26 11:11:47 +0200, , merge tag yosys 0.9,,
3835,1979e0b1f2482dbf0562f5116ab444280a377773,lifford Wolf <clifford@clifford.at>, 2019-08-26 10:37:53 +0200, , yosys 0.9 signed clifford wolf clifford clifford.at,,
3836,a3de83ef4af789398ff8c511325f0ba7ad32e850,lifford Wolf <clifford@clifford.at>, 2019-08-25 11:22:02 +0200,1112, merge pull request 1112 acw1251 fixed pyosys command returning rtlil sigsig,,
3837,dc87372a97d515563ccccd517ef8f35662870fe6,ddie Hung <eddie@fpgeh.com>, 2019-08-24 15:05:44 -0700, , wire init part non part,,
3838,dc9c47b5afebbbb721b5f589166e09b063430519,lifford Wolf <clifford@clifford.at>, 2019-08-24 08:38:49 +0200,1327, merge pull request 1327 yosyshq clifford pmgen add pmgen slice choice,,
3839,791114382774cdf70b16cc5f1cec689f0ddb5c0b,ddie Hung <eddie@fpgeh.com>, 2019-08-23 18:15:49 -0700, , create new __xilinx_shreg_ cell variable length,,
3840,a048fc93e8cf187b28bd5ed924643671b9314678,ddie Hung <eddie@fpgeh.com>, 2019-08-23 18:15:24 -0700, , allow last cell variable length srl keep,,
3841,ee9f6e6243cbea9efbd0f1b0a236e33ac6a0450e,ddie Hung <eddie@fpgeh.com>, 2019-08-23 18:14:06 -0700, , also add first.q chain_bits since variable length,,
3842,70ce3d067010d67154c3cd5437caa16b4c8ca195,ddie Hung <eddie@fpgeh.com>, 2019-08-23 18:11:28 -0700, , enforce en_polarity dffe,,
3843,188b49378a47c7bfc311b4e439ac74635ba85a77,ddie Hung <eddie@fpgeh.com>, 2019-08-23 17:25:30 -0700, , create new cell fixed length srl,,
3844,e081303ee895f2f65465e930d0df8c92fc26c058,ddie Hung <eddie@fpgeh.com>, 2019-08-23 17:23:52 -0700, , cleanup fdre matching,,
3845,d7051b90de19ba0faed0a4eff4af7c3bc92dd3fd,ddie Hung <eddie@fpgeh.com>, 2019-08-23 16:41:32 -0700, , add undocumented feature,,
3846,54488cfb82907429f7637201e925e84977f7f5ba,ddie Hung <eddie@fpgeh.com>, 2019-08-23 16:39:37 -0700, , oops need finally block,,
3847,83e2d87fb80cc5aed018b0f3409f256ef7f7b385,ddie Hung <eddie@fpgeh.com>, 2019-08-23 16:21:10 -0700, , keep track bit variable length chain check tap,,
3848,f2d48142843f2ed8bc9f0e55197ba347d210a6e1,ddie Hung <eddie@fpgeh.com>, 2019-08-23 16:14:57 -0700, , forget dff,,
3849,2217d926a9d353d732ba7dd81a3782f964463f5d,ddie Hung <eddie@fpgeh.com>, 2019-08-23 16:13:16 -0700, , variable length,,
3850,b1caf7be5eef134f7bd84c5336560dd3dff1e29b,ddie Hung <eddie@fpgeh.com>, 2019-08-23 16:09:46 -0700, , filter en_port fixed length,,
3851,513af10d77b865fa0a1a6d9a320298ed08a8b4ac,ddie Hung <eddie@fpgeh.com>, 2019-08-23 15:18:26 -0700, , check clock consistent,,
3852,c76261878340bc87fc5ab2f5ac8c7a1fb5a1b3a2,ddie Hung <eddie@fpgeh.com>, 2019-08-23 15:08:49 -0700, , fix last_cell.d,,
3853,ca5de78e762172a6c602470560354eff1de73cf7,ddie Hung <eddie@fpgeh.com>, 2019-08-23 15:04:00 -0700, , revert add unique argument pmgen nusers reverts commit,,
3854,e85e6e8d452e8f2605214cc40a5b4fc4b0e2cdc2,ddie Hung <eddie@fpgeh.com>, 2019-08-23 15:03:42 -0700, , revert fix polarity reverts commit,,
3855,9cd23cf0feda3e12ceda1f8fa5d28d2b38f2314d,ddie Hung <eddie@fpgeh.com>, 2019-08-23 14:49:34 -0700, , fix polarity,,
3856,c2757613b643f11e1b735b8bc4506750bb0f9522,ddie Hung <eddie@fpgeh.com>, 2019-08-23 14:32:36 -0700, , check non unique nusers fanouts,,
3857,1d88887cfdbeedff7dce9024d8fb4ceb014cb2ef,ddie Hung <eddie@fpgeh.com>, 2019-08-23 14:32:17 -0700, , add unique argument pmgen nusers,,
3858,8ecfd55d5a02854abf2f59f4bc19ce94479b82fb,ddie Hung <eddie@fpgeh.com>, 2019-08-23 14:16:41 -0700, , update doc,,
3859,3d7f4aa0c8841739eb30fa667181475ce22b4187,ddie Hung <eddie@fpgeh.com>, 2019-08-23 13:56:01 -0700, , remove init entry consumed srl,,
3860,3fa826254fb337e39334c8d94df6bcc142d17934,ddie Hung <eddie@fpgeh.com>, 2019-08-23 13:46:17 -0700, , merge branch xaig_arrival github.com yosyshq yosys xaig_arrival,,
3861,48c424e45bceec55b71dd64c987b2c7eafe7a113,ddie Hung <eddie@fpgeh.com>, 2019-08-23 13:46:05 -0700, , cleanup,,
3862,3c1c376fb126017b8c3fdc3811830da11a15b635,ddie Hung <eddie@fpgeh.com>, 2019-08-23 13:22:37 -0700, , revert upstream,,
3863,455da572723e4f19ddc1d636b700a5fe1e975fbb,ddie Hung <eddie@fpgeh.com>, 2019-08-23 13:21:21 -0700, , fix spacing,,
3864,85d39653ac62fa4f1f809fb71b0df82a8bd01dfc,ddie Hung <eddie@fpgeh.com>, 2019-08-23 13:20:29 -0700, , remove unused model,,
3865,967a36c12572bb7e1bd69921ae75dda767b4243f,ddie Hung <eddie@fpgeh.com>, 2019-08-23 13:15:41 -0700, , indo,,
3866,a1f78eab0466ca328b39750b7746deb336c5c973,ddie Hung <eddie@fpgeh.com>, 2019-08-23 13:15:41 -0700, , indo,,
3867,5939ffdc077eb155e5ecf21da08bb18b69924854,ddie Hung <eddie@fpgeh.com>, 2019-08-23 13:06:59 -0700, , forgot slice,,
3868,242b3083eac817c927624db735ca3196223f97c0,ddie Hung <eddie@fpgeh.com>, 2019-08-23 13:06:31 -0700, , cope possibility could connect cell,,
3869,4a4e28b55eb24ec4e83b092bf8478bb8149669c0,ddie Hung <eddie@fpgeh.com>, 2019-08-14 12:28:17 -0700, , revert earliest gcc 4.8 compile iverilog default compiler,,
3870,b3dc28cf65dcadd9038ff068be239e2f81f504f4,ddie Hung <eddie@fpgeh.com>, 2019-08-14 12:26:45 -0700, , revert bump gcc symbol 16.04 reverts commit,,
3871,fcb102d60e7a6295fd78214917df2a15834808d0,ddie Hung <eddie@fpgeh.com>, 2019-08-14 12:23:15 -0700, , remove clang 8.0,,
3872,fdc438e551f5ee13a62e216b861237b2195d9131,ddie Hung <eddie@fpgeh.com>, 2019-08-14 12:16:02 -0700, , bump gcc symbol 16.04,,
3873,bf40f2f895ab5a5ebe047e9281d5ba8707e04e94,ddie Hung <eddie@fpgeh.com>, 2019-08-14 11:52:08 -0700, , bionic xenial whitelist,,
3874,43927e5910f54b41530dd4dbba8059b2c80d8c26,ddie Hung <eddie@fpgeh.com>, 2019-08-14 11:26:32 -0700, , bump gcc 4.8 4.9 undefined reference ... also remove gcc bump gcc gcc clang 5.0 8.0,,
3875,cee30deef5f48b97af961ecb6f7194eac14d891c,ddie Hung <eddie@fpgeh.com>, 2019-08-23 12:24:25 -0700, , mention shregmap tech xilinx superseded,,
3876,08139aa53ab2aa7916c9c42fab9bf6261621c265,ddie Hung <eddie@fpgeh.com>, 2019-08-23 12:22:46 -0700, , xilinx_srl cope word level flop dff,,
3877,18b64609c25313c73ac18af1c5963bf830f95dba,ddie Hung <eddie@fpgeh.com>, 2019-08-23 12:22:06 -0700, , xilinx_srl use slice feature pmgen word level,,
3878,f4fd41d5d2e15868540c2a09e23dbc90bf15e567,ddie Hung <eddie@fpgeh.com>, 2019-08-23 11:35:06 -0700, , merge remote tracking branch origin clifford pmgen eddie xilinx_srl,,
3879,78b7d8f531cfec661931c08547d90b3f08ae65b3,ddie Hung <eddie@fpgeh.com>, 2019-08-23 11:32:44 -0700, , merge remote tracking branch origin master eddie xilinx_srl,,
3880,e658d472c89d0fef820f2a9ddc6184b566cc0d9b,ddie Hung <eddie@fpgeh.com>, 2019-08-23 11:31:20 -0700, , put attribute port,,
3881,d672b1ddecf30cc7fd005ce7a06ab6c2d3dca1a5,ddie Hung <eddie@fpgeh.com>, 2019-08-23 11:26:55 -0700, , merge remote tracking branch origin master xaig_arrival,,
3882,20f4d191b53544049357401408d5d0c2b2ddcca4,ddie Hung <eddie@fpgeh.com>, 2019-08-23 11:24:19 -0700, , merge branch master mwk xilinx_bufgmap,,
3883,509c353fe981c95ca667a637bf2b47477962a60b,ddie Hung <eddie@fpgeh.com>, 2019-08-23 11:23:50 -0700, , forgot one,,
3884,0d0ad158984ddc3f66f895b6c18a62f250d2248e,ddie Hung <eddie@fpgeh.com>, 2019-08-23 11:23:31 -0700, , merge branch master mwk xilinx_bufgmap,,
3885,a270af00cc133ac03ec97cf81ed0a7146b7b225e,ddie Hung <eddie@fpgeh.com>, 2019-08-23 11:21:44 -0700, , put abc_ attribute port,,
3886,a0d85393e388e3349ea501878605e47513ad1699,ddie Hung <eddie@fpgeh.com>, 2019-08-23 11:15:26 -0700, , check clkbuf_inhibit ignored custom selection,,
3887,619f2414e587a216edb68d39ce56e25e29f0502b,ddie Hung <eddie@fpgeh.com>, 2019-08-23 11:14:42 -0700, , clkbufmap check clkbuf_inhibit selection given,,
3888,5628e2ec53c3a1d5f1828b8f522c5c09c9856b0d,ddie Hung <eddie@fpgeh.com>, 2019-08-23 11:10:02 -0700, , add simple clkbufmap test,,
3889,d62c10d641c5af4b1d395caa042681788df1aae4,ddie Hung <eddie@fpgeh.com>, 2019-08-23 11:09:50 -0700, , test techmap run test.sh cope .ys,,
3890,4c0404ae024e9595934e738a3e8f52be9c22d090,ddie Hung <eddie@fpgeh.com>, 2019-08-23 10:24:59 -0700, , mention clkbuf_inhibit overridden,,
3891,4d89c3f468b6090dceabb304b9f56f3a6a597057,ddie Hung <eddie@fpgeh.com>, 2019-08-23 10:03:41 -0700, , review comment cliffordwolf,,
3892,6872805a3eb738a0a5921b232022abfd507cebb8,ddie Hung <eddie@fpgeh.com>, 2019-08-23 10:00:50 -0700, , merge remote tracking branch origin master mwk xilinx_bufgmap,,
3893,55aa444e059fb011f0af7293845178dec2ef4a50,iodrag Milanovic <mmicko@gmail.com>, 2019-08-23 10:37:50 +0200, , make macos depenency clear,,
3894,bb2d5bc4f85ac95104fbd2591ad92ebf0c22e11d,ddie Hung <eddie@fpgeh.com>, 2019-08-23 09:12:58 -0700,1326, merge pull request 1326 mmicko doc update make macos dependency clear,,
3895,10c41a5cf51427d96f465113decb752e501e926e,ddie Hung <eddie@fpgeh.com>, 2019-08-23 09:11:04 -0700, , blocking assignment,,
3896,c29380b381b68396342990822c63c36381f3ee3a,ergeyDegtyar <sndegtyar@gmail.com>, 2019-08-23 18:55:01 +0300, , fix pull request,,
3897,55bf8f69e085caa0a3f0ccae8bf231f77aba6bbc,lifford Wolf <clifford@clifford.at>, 2019-08-23 16:26:54 +0200, , fix port hanlding pmgen signed clifford wolf clifford clifford.at,,
3898,adb81ba3861d66a94f237fd29a67b8978980cd37,lifford Wolf <clifford@clifford.at>, 2019-08-23 16:15:50 +0200, , add pmgen slice choice signed clifford wolf clifford clifford.at,,
3899,3c10f58d043432197fdf5169404710f8ab68db8c,ergeyDegtyar <sndegtyar@gmail.com>, 2019-08-23 17:00:16 +0300, , fix run test.sh add new test dpram,,
3900,0b25dbf1c6107fc993ab3c88b82c3e33f0bbd516,ergeyDegtyar <sndegtyar@gmail.com>, 2019-08-23 12:40:14 +0300, , fix path run test.sh,,
3901,c618ae43b9e8121690c2842622074a95a12c9fe5,iodrag Milanovic <mmicko@gmail.com>, 2019-08-23 10:37:50 +0200, , make macos depenency clear,,
3902,27134be135c84122197587fa8b2cef8207cfd099,ergey <37293587+SergeyDegtyar@users.noreply.github.com>, 2019-08-23 06:50:19 +0300,1, merge pull request yosyshq sergey tests_ice40 tests_ice40 improvement,,
3903,fe1b2337fd7950e1d563be5b8ccbaa81688261e4,ddie Hung <eddie@fpgeh.com>, 2019-08-22 16:57:59 -0700, , propagate mem2reg attribute result,,
3904,36cf0a3dd5a9599b60eb449a2401454e7a7af6fd,ddie Hung <eddie@fpgeh.com>, 2019-08-22 16:50:14 -0700, , remove adffs_tb.v,,
3905,51ffb093b5beeb5e2c687d2bf34b13d246f3fc7d,ddie Hung <eddie@fpgeh.com>, 2019-08-22 16:42:19 -0700, , sat init attr override constant,,
3906,2b37a093e95036b267481b2dae2046278eef4040,ddie Hung <eddie@fpgeh.com>, 2019-08-22 16:42:19 -0700, , sat init attr override constant,,
3907,66607845eccb2e3bc17b017c4f6b109aeaecdf77,ddie Hung <eddie@fpgeh.com>, 2019-08-22 16:18:07 -0700, , remove xilinx test,,
3908,53fed4f7e9cd6512762cf93c74464d8e40efb414,ddie Hung <eddie@fpgeh.com>, 2019-06-20 17:03:05 -0700, , actually might harm updating sigmap ...,,
3909,cfafd360d52795c9c76c69d008f765d171e2b0ed,ddie Hung <eddie@fpgeh.com>, 2019-06-20 16:57:54 -0700, , add comment per cliffordwolf,,
3910,e7a8cdbccfa6f619f2e25c540b5af6d8e34ff431,ddie Hung <eddie@fpgeh.com>, 2019-06-12 08:34:06 -0700, , add shregmap tech xilinx test,,
3911,8691596d19e2384ccf946f2b391bf5c17db0d60e,ddie Hung <eddie@fpgeh.com>, 2019-06-11 16:05:42 -0700, , revert try way involve creating new wire reverts commit,,
3912,5ff75b1cdce45fdc8422dbe2ac327217a5d2a2e6,ddie Hung <eddie@fpgeh.com>, 2019-06-11 15:48:20 -0700, , try way involve creating new wire,,
3913,e1fff34dde994f6d175311c61c5a63b5a21b549b,ddie Hung <eddie@fpgeh.com>, 2019-06-10 16:16:40 -0700, , d_bit already create extra wire,,
3914,c50d68653d093a8daa47f589836e6178be82b54f,ddie Hung <eddie@fpgeh.com>, 2019-08-22 14:20:03 -0700, , spelling,,
3915,698a0e3aafcae48535c68996fccf002c0e0e3aea,ddie Hung <eddie@fpgeh.com>, 2019-08-22 15:50:45 -0700, , wip equivalency checking memory,,
3916,43e7c4917ad42b01d34b496c35798416a050aa61,ddie Hung <eddie@fpgeh.com>, 2019-08-22 15:50:38 -0700, , print okay,,
3917,65e6c23abd9add59b95a024c91d4fff6d15ba135,ddie Hung <eddie@fpgeh.com>, 2019-08-22 14:20:03 -0700, , spelling,,
3918,5061d239ae2d6881b898662f838a0f4cfc24ca88,ddie Hung <eddie@fpgeh.com>, 2019-08-22 14:03:02 -0700, , fail iverilog fails,,
3919,8e3754bdb468842a784ef5eac8427a59055673c3,ddie Hung <eddie@fpgeh.com>, 2019-08-22 13:57:19 -0700, , hide tri state warning message,,
3920,659a481482b59efd672034bff9e034fa6d47336c,ddie Hung <eddie@fpgeh.com>, 2019-08-22 13:57:11 -0700, , remove unused output,,
3921,61087329efcfac45de6b69ded33f38c8f8817eef,ddie Hung <eddie@fpgeh.com>, 2019-08-22 12:36:27 -0700, , fix tribuf test,,
3922,f9906eed68beab359ed83beee2bcf42ffac908c3,ddie Hung <eddie@fpgeh.com>, 2019-08-22 12:35:35 -0700, , fix comment,,
3923,9224b3bc1721ae45abf11594b3ab9a58e50aa86f,ddie Hung <eddie@fpgeh.com>, 2019-08-22 12:30:49 -0700, , remove tech independent synthesis,,
3924,388eb3288c907dbc8b2763ffc20b0b5fccba81ed,ddie Hung <eddie@fpgeh.com>, 2019-08-22 12:21:54 -0700, , remove dffe instantation,,
3925,9e537a76b5a0487e0788054091132d2fd7f1a0dd,ddie Hung <eddie@fpgeh.com>, 2019-08-22 12:20:18 -0700, , move dffe dffs,,
3926,c5754d9e8bed8d9238a462712f39a8d818401ad3,ddie Hung <eddie@fpgeh.com>, 2019-08-22 12:17:25 -0700, , make multiplier wider tech independent synth,,
3927,7fafaa896dc16e83347ab33cc649da1f8e8033b7,iodrag Milanovic <mmicko@gmail.com>, 2019-08-22 20:43:52 +0200, , require boost pyosys used,,
3928,68e673d687e18ec8e18555cda0a0d83ca2afc84d,hris Shucksmith <chris@bitmex.com>, 2019-08-22 16:37:40 +0100, , require tcl brewfile,,
3929,2fe35f902b3d0b78cbfb133f6429262ef32bbe28,ddie Hung <eddie@fpgeh.com>, 2019-08-22 11:53:27 -0700,1322, merge pull request 1322 mmicko pyosys_osx require boost pyosys used,,
3930,6e8fda8bf074ca14c5bd58c0dbafc3a5c8ec8e7f,ddie Hung <eddie@fpgeh.com>, 2019-08-22 11:52:24 -0700, , add doc,,
3931,e5dac8096d92f526476f2d0b02def2298e6f5bbf,iodrag Milanovic <mmicko@gmail.com>, 2019-08-22 20:43:52 +0200, , require boost pyosys used,,
3932,926cd10350669a4d955a4be456bcdaea3144da7c,ddie Hung <eddie@fpgeh.com>, 2019-08-22 11:32:44 -0700,1319, merge pull request 1319 teaengineering shuckc brew tcl require tcl brewfile,,
3933,cabadb85e2520bd07fa5071d553235da3614b462,ddie Hung <eddie@fpgeh.com>, 2019-08-22 11:25:19 -0700, , add copyright,,
3934,7a9031c48ed91de674f4ad1507b1148153930d0d,ddie Hung <eddie@fpgeh.com>, 2019-08-22 11:22:53 -0700, , add changelog entry,,
3935,36d94caec169d232e8bf1a668ef9062ab38395ea,ddie Hung <eddie@fpgeh.com>, 2019-08-22 11:22:09 -0700, , remove shregmap tech xilinx addition,,
3936,9f3ed1726ea82d18b5f3410fd60d3a96c652f447,ddie Hung <eddie@fpgeh.com>, 2019-08-22 11:15:16 -0700, , pmgen also iterate module port,,
3937,74bd190d3bb3d606f95e9c565ca8ccec70fca290,ddie Hung <eddie@fpgeh.com>, 2019-08-22 11:14:59 -0700, , remove output_bits,,
3938,231ddbf95cb2541eb73622e7dcb2744b2308f584,ddie Hung <eddie@fpgeh.com>, 2019-08-22 11:02:17 -0700, , forgot set,,
3939,61639d5387cceec6f6c50b851c4c44d6b4f93dad,ddie Hung <eddie@fpgeh.com>, 2019-08-22 10:51:04 -0700, , run xilinx_srl_pm fixed loop,,
3940,718897264523667fd6252762aa0eb784594a79e1,ddie Hung <eddie@fpgeh.com>, 2019-08-22 10:32:54 -0700, , merge remote tracking branch origin master eddie xilinx_srl,,
3941,d0b297341373dd3633b1a78dfe10efffa28ea0e1,ddie Hung <eddie@fpgeh.com>, 2019-08-22 10:32:06 -0700, , merge remote tracking branch origin master eddie xilinx_srl,,
3942,b800059fc1f0f62c877bd529d2e7389471130055,ddie Hung <eddie@fpgeh.com>, 2019-08-22 10:31:27 -0700,1317, merge pull request 1317 yosyshq eddie opt_expr_shiftx opt_expr trim port shiftx shift,,
3943,5e0f6c9ae58a91e7ef631ee67dd494e22fd784f0,lifford Wolf <clifford@clifford.at>, 2019-08-22 18:43:16 +0200, , bump year copyright notice signed clifford wolf clifford clifford.at,,
3944,e9f3eb97607bc49b6bb77229f1fad9796aea1483,lifford Wolf <clifford@clifford.at>, 2019-08-22 18:43:16 +0200, , bump year copyright notice signed clifford wolf clifford clifford.at,,
3945,151db528e44fd12f3c31561df3bb37c12dca48ad,lifford Wolf <clifford@clifford.at>, 2019-08-22 18:09:37 +0200, , fix missing newline end file signed clifford wolf clifford clifford.at,,
3946,2c8c8b3c74ccc630e56c412a83fa60fb7066fb4d,lifford Wolf <clifford@clifford.at>, 2019-08-22 18:09:10 +0200,1289, merge pull request 1289 mmicko anlogic_fixes anlogic fix optimization,,
3947,4c449caf9bb7a855b8e61cb96f99f59141ea6ef5,lifford Wolf <clifford@clifford.at>, 2019-08-22 18:06:36 +0200, , fix missing newline end file signed clifford wolf clifford clifford.at,,
3948,4d37710e82b0f1fe9f9eecc248de35e2adb840cd,lifford Wolf <clifford@clifford.at>, 2019-08-22 18:06:02 +0200,1281, merge pull request 1281 mmicko efinix initial support efinix trion series fpgas,,
3949,9245f0d3f564644290b6650b3f8f642789062e9e,ddie Hung <eddie@fpgeh.com>, 2019-08-22 08:43:44 -0700, , copy paste typo,,
3950,d0322e958427bd75d9c842c01b5aacb89df33cb2,hris Shucksmith <chris@bitmex.com>, 2019-08-22 16:37:40 +0100, , require tcl brewfile,,
3951,6f971470f83b8e4ed29232be4b6cb5da89d50dc0,ddie Hung <eddie@fpgeh.com>, 2019-08-22 08:37:27 -0700, , respect opt_expr keepdc per cliffordwolf,,
3952,379f33af5489850ef8e2e58ef12ff5b22da87711,ddie Hung <eddie@fpgeh.com>, 2019-08-22 08:22:23 -0700, , handle shift y_width per cliffordwolf,,
3953,9e31f01b343a9b246430419e81da647e75bd1626,ddie Hung <eddie@fpgeh.com>, 2019-08-22 08:06:24 -0700, , add cover,,
3954,d0ffe7544cd3c808857f3a99bbf330de61c618f2,ddie Hung <eddie@fpgeh.com>, 2019-08-22 08:05:01 -0700, , canonical form,,
3955,34a7c0209d23e8905009c4c122f850be6dd3ac05,lifford Wolf <clifford@clifford.at>, 2019-08-22 10:24:42 +0200,1316, merge pull request 1316 yosyshq eddie fix_mem2reg mem2reg preserve user attribute src,,
3956,bb1a8a019030022e8e5ad794691497c725ec86b2,ddie Hung <eddie@fpgeh.com>, 2019-08-21 21:58:20 -0700, , add test,,
3957,d3a212ff91de5e4f082f2c133becd4338661ac16,ddie Hung <eddie@fpgeh.com>, 2019-08-21 19:18:05 -0700, , opt_expr trim port shiftx y_width,,
3958,7d02d17b16d1f120697a5513f29d4eba8deae2a5,ddie Hung <eddie@fpgeh.com>, 2019-08-21 19:18:40 -0700, , reuse var,,
3959,5c8344363f6405d1d6e21868b10b6dc9e02148a4,ddie Hung <eddie@fpgeh.com>, 2019-08-21 19:18:27 -0700, , revert trim shiftx_width upper bit reverts commit,,
3960,c7859531c2cf56df67a0767a6333ecf9acab7251,ddie Hung <eddie@fpgeh.com>, 2019-08-21 19:18:05 -0700, , opt_expr trim port shiftx y_width,,
3961,7e7965ca7b3bbeb79cb70014da7bc48c08a74adb,ddie Hung <eddie@fpgeh.com>, 2019-08-21 18:43:17 -0700, , trim shiftx_width upper bit,,
3962,ed7be3e6b68521b2f147034f811a19bd7af86d1a,ddie Hung <eddie@fpgeh.com>, 2019-08-21 17:36:38 -0700, , add comment,,
3963,15188033da68c89c409af0839f22e6acc573abb7,ddie Hung <eddie@fpgeh.com>, 2019-08-21 17:34:40 -0700, , add variable length support xilinx_srl,,
3964,6d76ae4c65d3a7b403888219900a3c0f85ee737d,ddie Hung <eddie@fpgeh.com>, 2019-08-21 15:46:58 -0700, , rename pattern fixed,,
3965,b0a3b430bf1a54b00daf9a33818598057f67cf7c,ddie Hung <eddie@fpgeh.com>, 2019-08-21 15:44:07 -0700, , attribute attr,,
3966,61b4d7ae13c9bdb3c8aca10eb5540eca4c6d6007,ddie Hung <eddie@fpgeh.com>, 2019-08-21 15:41:46 -0700, , use cell,,
3967,edec73fec1973e5d2491e577127ff8932f67cb88,ddie Hung <eddie@fpgeh.com>, 2019-08-21 15:37:55 -0700, , abc9 perform new map_ffs map_luts,,
3968,6fa9e03e4cdb981fa829469a94d8c7c6d4c7a22e,ddie Hung <eddie@fpgeh.com>, 2019-08-21 15:35:29 -0700, , xilinx_srl support fdre fdre_1,,
3969,3c8e8521a6c5431c9350038abcb50dff5dfe8469,ddie Hung <eddie@fpgeh.com>, 2019-08-21 14:42:11 -0700, , fix polarity en_pol,,
3970,841903582f5f063fa1f8de7fbfaed7ac7eca373a,hitequark <whitequark@whitequark.org>, 2019-08-21 21:40:31 +0000,1315, merge pull request 1315 mmicko fix test_pmgen deps,,
3971,a980f0d4be218040ee2ecf42186583e416f82d91,ddie Hung <eddie@fpgeh.com>, 2019-08-21 14:35:40 -0700, , add clkpol,,
3972,1c7d721558737292a6e1c5492ac8032fcdd8e31e,ddie Hung <eddie@fpgeh.com>, 2019-08-21 14:26:24 -0700, , reject minlen inside pattern matcher,,
3973,cab2bd083ed25ebe1113d5fd054df5983e5086e7,ddie Hung <eddie@fpgeh.com>, 2019-08-21 13:47:47 -0700, , get wire via sigbit,,
3974,52fea5b65829745988de00a5e15975026060e76c,ddie Hung <eddie@fpgeh.com>, 2019-08-21 13:42:03 -0700, , respect keep cell wire,,
3975,b808123e7183dbb4077c1d2ea87d3c702cc98e57,ddie Hung <eddie@fpgeh.com>, 2019-08-21 13:37:45 -0700, , merge branch eddie fix_mem2reg eddie xilinx_srl,,
3976,a6776ee35ee5404ca7d5b63fd2daccc46354112c,ddie Hung <eddie@fpgeh.com>, 2019-08-21 13:36:01 -0700, , mem2reg preserve user attribute src,,
3977,5ce0c31d0e01603264b23cff8f6d431902f08b63,ddie Hung <eddie@fpgeh.com>, 2019-08-21 13:05:10 -0700, , add init support,,
3978,df53fe12e7ed667d36d3829681cfc43a3355b834,ddie Hung <eddie@fpgeh.com>, 2019-08-21 12:54:11 -0700, , fix spacing,,
3979,02507124868144145526a39b0718319bf9db12a7,ddie Hung <eddie@fpgeh.com>, 2019-08-21 12:50:49 -0700, , initial progress xilinx_srl,,
3980,d945b8a357c567f5f3565983da09f24c0f295461,ergeyDegtyar <sndegtyar@gmail.com>, 2019-08-21 21:52:07 +0300, , fix comment,,
3981,c7af71ecde65ad310e487a296b957678412fca74,ddie Hung <eddie@fpgeh.com>, 2019-08-21 11:47:17 -0700, , use semicolon,,
3982,5d0f6cbd540e1be4525563329dabd2f2aaf7069e,ddie Hung <eddie@fpgeh.com>, 2019-08-21 11:47:06 -0700, , techmap read,,
3983,d4d692989ae2e2b1525e376507468d5559ded162,ddie Hung <eddie@fpgeh.com>, 2019-08-21 11:39:20 -0700, , merge remote tracking branch origin master xaig_arrival,,
3984,8f69be9cc70191e14e87b7a0f03ea08a572ac33c,ddie Hung <eddie@fpgeh.com>, 2019-08-21 11:39:14 -0700, , merge remote tracking branch origin master xaig_arrival,,
3985,399ac760ff2bf4a7d438ed388820e7bfb511de6b,ddie Hung <eddie@fpgeh.com>, 2019-08-21 11:31:18 -0700, , output extension box,,
3986,8f0c1232d7c511a6473f4581e4c27a90088cedb7,ddie Hung <eddie@fpgeh.com>, 2019-08-21 11:29:40 -0700, , revert fix omode insert output none exists otherwise abc9 break reverts commit,,
3987,584c68069194f7c776755c108801a56898e19fff,ddie Hung <eddie@fpgeh.com>, 2019-08-21 11:27:42 -0700, , add abc_arrival srl,,
3988,948b6f91a140dafa4bd47177769eb4974d08f203,iodrag Milanovic <mmicko@gmail.com>, 2019-08-21 17:00:24 +0200, , fix test_pmgen deps,,
3989,7d8db1c0538552d1893849ff8c9c60b2025ec267,lifford Wolf <clifford@clifford.at>, 2019-08-21 09:12:56 +0200,1314, merge pull request 1314 yosyshq eddie fix_techmap techmap max_iter apply module individually,,
3990,b835ec37cbb56bc3b55fe53eb85375ad5ac98f27,ergeyDegtyar <sndegtyar@gmail.com>, 2019-08-21 07:53:34 +0300, , add temp directory,,
3991,8182cb9d91555d5be52abbfeeb5d22af05342d8a,ddie Hung <eddie@fpgeh.com>, 2019-08-20 21:30:16 -0700, , fix omode insert output none exists otherwise abc9 break,,
3992,4d123b7638b7036da70de169d16d2ae21b89b8e2,ddie Hung <eddie@fpgeh.com>, 2019-08-20 21:22:38 -0700, , revert xaig getsize output_bits reverts commit,,
3993,7b646101e936cacd20938c20ddfbaa63ee268fb2,ddie Hung <eddie@fpgeh.com>, 2019-08-20 20:57:13 -0700, , xaig getsize output_bits,,
3994,076af2e6176ecc440be7b7fa984ea5b461bb95de,ddie Hung <eddie@fpgeh.com>, 2019-08-20 20:37:52 -0700, , missing newline,,
3995,4cc74346f11e96b9a2bce1c984c674a22771a00a,ddie Hung <eddie@fpgeh.com>, 2019-08-20 20:27:05 -0700, , fix compile error,,
3996,9b9d75945194f98e08b46e8e506832542ebf73ad,ddie Hung <eddie@fpgeh.com>, 2019-08-20 20:18:51 -0700, , fix copy paste typo,,
3997,b7a48e3e0f49f09e12a2b394b62256a87c398dbc,ddie Hung <eddie@fpgeh.com>, 2019-08-20 20:18:17 -0700, , merge remote tracking branch origin master xc7dsp,,
3998,64d62710de4f1db0d59d7fa04b3fb4d51c8dff2e,ddie Hung <eddie@fpgeh.com>, 2019-08-20 20:07:38 -0700, , oops,,
3999,affe9c9c1ad2dd208507931f0606c23941660d6b,ddie Hung <eddie@fpgeh.com>, 2019-08-20 20:06:47 -0700, , merge branch eddie fix_techmap xaig_arrival,,
4000,fe61dcce8b70236b29691fa56c562d17497d3567,ddie Hung <eddie@fpgeh.com>, 2019-08-20 20:05:51 -0700, , grammar,,
4001,fce8dc7db20d722646cea83ca841160d3d07445e,ddie Hung <eddie@fpgeh.com>, 2019-08-20 20:05:16 -0700, , add test,,
4002,193eae0c84860c65bd5dd135b7e59c0c11ea76b0,ddie Hung <eddie@fpgeh.com>, 2019-08-20 19:48:16 -0700, , techmap max_iter apply module individually,,
4003,57493e328ad69b749619bc692130e28ab5c212ee,ddie Hung <eddie@fpgeh.com>, 2019-08-20 19:48:16 -0700, , techmap max_iter apply module individually,,
4004,c26c5563845d81048dea35c4aef5f4678e177b23,ddie Hung <eddie@fpgeh.com>, 2019-08-20 19:47:11 -0700, , xilinx use abc_map.v max_iter,,
4005,6b1b03d9f771addbd54358299faad181b589c9f8,ddie Hung <eddie@fpgeh.com>, 2019-08-20 19:20:17 -0700, , ecp5 remove dpr16x4 abc_unmap.v,,
4006,d46dc9c5b4362c1e333979cbbac4f3567904fee5,ddie Hung <eddie@fpgeh.com>, 2019-08-20 19:18:36 -0700, , ecp5 use max_iter,,
4007,55acf3120fa47bb95be8a6551738f4f9b1c70a21,ddie Hung <eddie@fpgeh.com>, 2019-08-20 18:59:03 -0700, , ecp5 use abc_map.v _unmap.v,,
4008,4cd1d21bfe412e9c6edb8aa74c19ee57370c56c4,ddie Hung <eddie@fpgeh.com>, 2019-08-20 18:27:16 -0700, , add abc_arrival int doc,,
4009,343039496baf434beca8c2fb3c275a60365f9496,ddie Hung <eddie@fpgeh.com>, 2019-08-20 18:22:58 -0700, , add reference timing,,
4010,f1a206ba03c5b6fba2672754d09cc649a60beeb8,ddie Hung <eddie@fpgeh.com>, 2019-08-20 18:17:14 -0700, , revert remove sequential extension reverts commit,,
4011,091bf4a18b2f4bf84fe62b61577c88d961468b3c,ddie Hung <eddie@fpgeh.com>, 2019-08-20 18:16:37 -0700, , remove sequential extension,,
4012,bbab6086918f8af3a8a09c2be56208fc29ef7068,ddie Hung <eddie@fpgeh.com>, 2019-08-20 18:14:40 -0700, , remove srl delay cells_sim.v,,
4013,fad15d276dd9746b41a2d3e1592285ad4362fe21,ddie Hung <eddie@fpgeh.com>, 2019-08-20 18:08:58 -0700, , retime_mode dff_mode,,
4014,aa2d3af6319d475e589acd1efc83d07c11257229,ddie Hung <eddie@fpgeh.com>, 2019-08-20 18:08:07 -0700, , lutmux lutmux6,,
4015,30a379b5b6600f0e0e99f0c99ad7bc1d4d08cd90,ddie Hung <eddie@fpgeh.com>, 2019-08-20 17:59:31 -0700, , cleanup techmap map_luts,,
4016,3b52d6e29ccc95fd4d102d9a59bb34125521c648,ddie Hung <eddie@fpgeh.com>, 2019-08-20 17:55:12 -0700, , move techmap abc_map.v map_luts,,
4017,54284aaa986800b8623d401fd93cf92d25d13713,ddie Hung <eddie@fpgeh.com>, 2019-08-20 17:52:27 -0700, , remove delay abc_map.v,,
4018,96f00e9147967b587ee3b0118b944464b06da0b6,ddie Hung <eddie@fpgeh.com>, 2019-08-20 17:51:50 -0700, , typo,,
4019,8f666ebac16a3730aeca4738fc1019e9e7a7e51f,ddie Hung <eddie@fpgeh.com>, 2019-08-20 17:36:14 -0700, , merge remote tracking branch origin master xaig_dff,,
4020,1b5d2de1d4212bd93f9b0ca0d5173e4c8a4dd4e8,ddie Hung <eddie@fpgeh.com>, 2019-08-20 15:23:26 -0700, , sigmap,,
4021,0ca397f087287307d13daac57f60c24c6f2a982e,ddie Hung <eddie@fpgeh.com>, 2019-08-20 15:10:01 -0700, , deprecate abc_scc_break attribute,,
4022,e273ed52758599cb156cf3c309905da70826fe2d,ddie Hung <eddie@fpgeh.com>, 2019-08-20 15:09:38 -0700, ," wrap srl 16,32",,
4023,808f07630fc79bf5f6e44986985dd07f83bb9d46,ddie Hung <eddie@fpgeh.com>, 2019-08-20 14:49:11 -0700, , wrap lutrams order capture comb seq behaviour,,
4024,c00d72cdb30382d1e4d63f64e2b6ee2d1e312092,ddie Hung <eddie@fpgeh.com>, 2019-08-20 14:47:58 -0700, , minor refactor,,
4025,0079e9b4a677de66372e5c5c9cb011ce74184258,ddie Hung <eddie@fpgeh.com>, 2019-08-20 13:53:38 -0700, , add lutram delay,,
4026,505d062daf0e2600dacf04cf18d97b279bd58d72,ddie Hung <eddie@fpgeh.com>, 2019-08-20 13:33:31 -0700, , fix use clk _polarity also add fixme,,
4027,8d0cffaf20c55c733bb5d286b5de1ed85cde77f6,ddie Hung <eddie@fpgeh.com>, 2019-08-20 13:11:39 -0700, , remove mapping rule,,
4028,33960dd3d84b628f6e5de45c112368dc80626457,ddie Hung <eddie@fpgeh.com>, 2019-08-20 12:55:26 -0700,1184, merge pull request 1209 yosyshq eddie synth_xilinx wip synth xilinx renaming per 1184,,
4029,5eda5fc7eb889b738739270f67349b1027951443,ddie Hung <eddie@fpgeh.com>, 2019-08-20 12:41:11 -0700, , remove icells,,
4030,be9e4f1b674ef4fb3f02e99efcfda04ea27b2a68,ddie Hung <eddie@fpgeh.com>, 2019-08-20 12:39:11 -0700, , use abc_ map unmap model,,
4031,c4d4c6db3f4bff22b2fa3a152c5c33d648af81f8,ddie Hung <eddie@fpgeh.com>, 2019-08-20 12:00:12 -0700, , merge remote tracking branch origin master xaig_dff,,
4032,14c03861b6d178c85d6963e673ed51bc142457e1,ddie Hung <eddie@fpgeh.com>, 2019-08-20 11:59:31 -0700,1304, merge pull request 1304 yosyshq eddie abc9_refactor refactor abc9 use port attribute module attribute,,
4033,d9fe4cccbf3cc03fa57b177fd13c6e900a2134f7,ddie Hung <eddie@fpgeh.com>, 2019-08-20 11:57:52 -0700, , merge remote tracking branch origin master eddie synth_xilinx,,
4034,71dd412ac55860cbf51d91d26088515978f70116,ergeyDegtyar <sndegtyar@gmail.com>, 2019-08-20 15:52:25 +0300, , fix test remove simulation add map assert option equiv_opt assert option commented next test unproven equiv cell found dffs div_mod latch mul_pow add design load remove simulation,,
4035,ba71e4f8f2279aed381bb024acb61ed793ca78c5,lifford Wolf <clifford@clifford.at>, 2019-08-20 11:39:42 +0200,1298, merge pull request 1298 yosyshq clifford pmgen improvement pmgen,,
4036,d0117d7d12483abd126602c1220a80e2eb807873,lifford Wolf <clifford@clifford.at>, 2019-08-20 11:39:23 +0200, , merge branch master clifford pmgen,,
4037,6ffb910d12a93e64182b52a58e69386851f2d595,lifford Wolf <clifford@clifford.at>, 2019-08-20 11:38:21 +0200, , add test case real parameter signed clifford wolf clifford clifford.at,,
4038,c25c1e742ba6e0ac481eb625e9e5eca84fc92632,lifford Wolf <clifford@clifford.at>, 2019-08-20 11:37:26 +0200,1308, merge pull request 1308 jakobwenzel real_params handle real value deriving ast module,,
4039,153ec0541c17ee8fad093c002a2724bc33dfe4b9,ergeyDegtyar <sndegtyar@gmail.com>, 2019-08-20 07:50:05 +0300, , add new test ice40 architecture,,
4040,749ff864aa708cb069fc5c356e5db69664fdd93e,hitequark <whitequark@whitequark.org>, 2019-08-20 00:45:41 +0000,1309, merge pull request 1309 whitequark proc_clean fix 1268 proc_clean fix order switch insertion,,
4041,1f03154a0cc08c1bde59036d6b0a4a40a3898c3d,ddie Hung <eddie@fpgeh.com>, 2019-08-19 15:19:32 -0700, , merge remote tracking branch origin master xaig_dff,,
4042,526e0813427aae24b9df2eacbbb8c067bdfd5eec,ddie Hung <eddie@fpgeh.com>, 2019-08-19 15:15:43 -0700, , add arrival time srl output,,
4043,45d4b33f0c2140d764a3a16b14286f6651fbbae6,ddie Hung <eddie@fpgeh.com>, 2019-08-19 13:17:31 -0700, , output extension even box flop,,
4044,b71212ddeaf099fbbf78d65cf64b3f6f75f80aea,ddie Hung <eddie@fpgeh.com>, 2019-08-19 12:46:35 -0700, , add bram arrival time,,
4045,e29df7d5fa507657994e974630e89511a205ff1e,ddie Hung <eddie@fpgeh.com>, 2019-08-19 12:44:43 -0700, , remove debug,,
4046,2f863660870e9ef66c5fcccbf711cf9eb46849c0,ddie Hung <eddie@fpgeh.com>, 2019-08-19 12:39:22 -0700, , add reference source tclktoq timing,,
4047,91687d3feae8df0e315232d3989a445e7d452d1f,ddie Hung <eddie@fpgeh.com>, 2019-08-19 12:33:24 -0700, , add abc_arrival attribute,,
4048,d02ef8c73f90b345b56f2e1f5f8a3f96a92bdf74,ddie Hung <eddie@fpgeh.com>, 2019-08-19 11:32:18 -0700, , add abc_arrival attribute flop output,,
4049,f25837f8e8482036a761fc631f7f79e5a2c777c5,ddie Hung <eddie@fpgeh.com>, 2019-08-19 11:31:40 -0700, , update box timing,,
4050,ba2261e21a18b969473f228b5f55bd5612558ed8,ddie Hung <eddie@fpgeh.com>, 2019-08-19 11:18:33 -0700, , move cell attr module attr,,
4051,3f4886e7a3ff14578b9c6d614efd360478e5886e,ddie Hung <eddie@fpgeh.com>, 2019-08-19 10:42:00 -0700, , fix typo,,
4052,7e010834ebaaf6e5c87bc29710feee78298bf369,ddie Hung <eddie@fpgeh.com>, 2019-08-19 10:41:18 -0700, , fix typo,,
4053,f42ba811b63e38be8b921c8896e340404b6a5ac5,ddie Hung <eddie@fpgeh.com>, 2019-08-19 10:11:47 -0700, , opt_share.cc,,
4054,2f4e0a5388c58726ec8b3d073e3ebc51897fd13c,ddie Hung <eddie@fpgeh.com>, 2019-08-19 10:07:27 -0700, , merge remote tracking branch origin master xaig_dff,,
4055,29e4c8bd06acf718328c76ec5d6c11e3274b21d1,ddie Hung <eddie@fpgeh.com>, 2019-08-19 10:00:53 -0700, , clarify,,
4056,c36fca86f7d096e64b2a0eb6a3c4f5c427c7e537,ddie Hung <eddie@fpgeh.com>, 2019-08-19 09:59:57 -0700, , update doc,,
4057,d81a090d89d87837d3e18f9c724fe5c89ddf1f64,ddie Hung <eddie@fpgeh.com>, 2019-08-19 09:56:17 -0700, , unify abc_carry_ abc_carry use port dir mithro,,
4058,e301440a0bae76dcff159c77274c91aad40021c0,ddie Hung <eddie@fpgeh.com>, 2019-08-19 09:51:49 -0700, , use attribute instead params,,
4059,4a942ba7b9bb76f207adf23369f46d31f7607b75,hitequark <whitequark@whitequark.org>, 2019-08-19 16:44:23 +0000, , proc_clean fix order switch insertion fix 1268,,
4060,9bfe924e17a87fac8a35fcb7ff5e067f6c520e07,ddie Hung <eddie@fpgeh.com>, 2019-08-19 09:40:01 -0700, , set abc_flop use toposort,,
4061,10c69f71e9dd03780364402f5c470be33f6cfca5,ddie Hung <eddie@fpgeh.com>, 2019-08-19 09:16:20 -0700, , use,,
4062,24971fda87e66af528aeeffab841a64fc960410a,akob Wenzel <wenzel@rs.tu-darmstadt.de>, 2019-08-19 14:17:36 +0200, , handle real value deriving ast module,,
4063,4adcbecec5c6bfcdd3ed1d6ed753d3a7670e3eea,lifford Wolf <clifford@clifford.at>, 2019-08-19 13:09:12 +0200,1306, merge pull request 1306 mmicko gitignore_fix ignore generated header pmgen pas,,
4064,21699e5840b71433eb242d9c60f1635908717f5e,lifford Wolf <clifford@clifford.at>, 2019-08-19 13:04:57 +0200, , add .sv test simple_abc9 .gitignore signed clifford wolf clifford clifford.at,,
4065,1e3dd0a2da1c8a6a34d2a664f938a90fc83e81a9,lifford Wolf <clifford@clifford.at>, 2019-08-19 13:04:06 +0200, , merge branch master github.com yosyshq yosys clifford pmgen,,
4066,3edb0abed88565447d5193f78261400655aa843a,lifford Wolf <clifford@clifford.at>, 2019-08-19 12:58:09 +0200,1305, merge pull request 1305 yosyshq clifford testfast speed make test related cleanup,,
4067,e34f2de55d9d1ec8cbdd9c1f3e27af678f0fc2df,ddie Hung <eddie@fpgeh.com>, 2019-08-18 21:29:15 -0700, , merge remote tracking branch origin master clifford testfast,,
4068,f5170a7eda6fddaf482896a2ad67da4bb3131d7b,ddie Hung <eddie@fpgeh.com>, 2019-08-18 21:28:45 -0700, , removal stat call test,,
4069,4a32e29445f65edd1726808a7353a9d0e2560c00,iodrag Milanovic <mmicko@gmail.com>, 2019-08-18 11:47:46 +0200, , merge remote tracking branch upstream master anlogic_fixes,,
4070,dbe3cb9708802af304a4f274d9161b3dc3aae5c5,iodrag Milanovic <mmicko@gmail.com>, 2019-08-18 10:49:17 +0200, , ignore generated header pmgen pas,,
4071,98a54353b7d893752d856b3726853d4921c6aa1f,hitequark <whitequark@whitequark.org>, 2019-08-18 08:04:26 +0000,1290, merge pull request 1290 yosyshq eddie pr1266_again wrap sb_lut sb_carry retry,,
4072,101235400caeb4ec019311dfb96100b770060c92,hitequark <whitequark@whitequark.org>, 2019-08-18 08:04:10 +0000, , merge branch master eddie pr1266_again,,
4073,2a78a1fd00fe66972885117efb1ac6a8b095f061,lifford Wolf <clifford@clifford.at>, 2019-08-17 15:07:16 +0200,1283, merge pull request 1283 yosyshq clifford fix1255 fix various ndebug compiler warning,,
4074,ae5d8dc939678c85ba6dea78fdcfa133ddea0b92,lifford Wolf <clifford@clifford.at>, 2019-08-17 15:03:46 +0200,1303, merge pull request 1303 yosyshq bogdanvuk opt_share implement opt_share bogdanvuk,,
4075,8915f496d97a2e858cbadb265695dd1a54b80ac4,lifford Wolf <clifford@clifford.at>, 2019-08-17 15:01:31 +0200,1300, merge pull request 1300 yosyshq eddie cleanup2 use keep blackbox whitebox instead,,
4076,27d59dc0550432458d4bd636081a7b9f4b4411fe,lifford Wolf <clifford@clifford.at>, 2019-08-17 14:47:02 +0200, , fix erroneous ifndef ndebug verific.cc signed clifford wolf clifford clifford.at,,
4077,9e940f127691fe9e4fc3c4c92f6f0dc306aa9fb8,lifford Wolf <clifford@clifford.at>, 2019-08-17 14:37:07 +0200, , speed make test related cleanup signed clifford wolf clifford clifford.at,,
4078,f20be90436b32e853d68c7e102a65d43f3843d91,lifford Wolf <clifford@clifford.at>, 2019-08-17 14:05:10 +0200, , add test pmtest_test reduce demo pattern signed clifford wolf clifford clifford.at,,
4079,f3405fb04878dc030e82ad49a1c12d7fd0b489f0,lifford Wolf <clifford@clifford.at>, 2019-08-17 13:54:18 +0200, , refactor pmgen rollback mechanism signed clifford wolf clifford clifford.at,,
4080,318ae0351cdce550cd2f7bf8f5cccc3ecf97cb60,lifford Wolf <clifford@clifford.at>, 2019-08-17 13:53:55 +0200, , improvement test_pmgen generate signed clifford wolf clifford clifford.at,,
4081,f95853c8228ec8310a1142fe29eea85b765ea3b4,lifford Wolf <clifford@clifford.at>, 2019-08-17 11:29:37 +0200, , add pmgen fallthrough statement signed clifford wolf clifford clifford.at,,
4082,24c934f1af3859fe64ff4fb87a2a3de97695cde4,ddie Hung <eddie@fpgeh.com>, 2019-08-16 16:51:22 -0700, , merge branch eddie abc9_refactor xaig_dff,,
4083,5abe133323b2a6a46959f796c4730b2d70cdea26,ddie Hung <eddie@fpgeh.com>, 2019-08-16 16:38:49 -0700, , use,,
4084,d26c512d7ef5369f26436540efee40201e480f7f,ddie Hung <eddie@fpgeh.com>, 2019-08-16 16:07:29 -0700, , add doc abc_ attribute,,
4085,1c57b1e7ea0128aebef8e78bcf4de9aaf9e42c6a,ddie Hung <eddie@fpgeh.com>, 2019-08-16 15:56:57 -0700, , update abc_ attr ecp5 ice40,,
4086,4fe307f1bc02e32ae70f7ef9495f3418303e43e9,ddie Hung <eddie@fpgeh.com>, 2019-08-16 15:41:17 -0700, , compute abc_scc_break move outside abc9,,
4087,562c9e362487e0aa3a3d250a1a0a8cfcf10cafaa,ddie Hung <eddie@fpgeh.com>, 2019-08-16 15:40:53 -0700, , attach abc_scc_break abc_carry_ attr port module,,
4088,41191f1ea48437423b4caf81e6af1e3024bb8c7d,ddie Hung <eddie@fpgeh.com>, 2019-08-16 14:07:09 -0700,1250, merge pull request 1250 bwidawsk master techlibs intel clean makefile,,
4089,3d3779b0376b8204ed7637053176a07b7271ac1d,ddie Hung <eddie@fpgeh.com>, 2019-08-16 14:01:55 -0700, , use macro,,
4090,a29814ca3f448481d351bc9f8ba0a20084afd883,ddie Hung <eddie@fpgeh.com>, 2019-08-16 13:47:51 -0700, , add opt_share changelog,,
4091,fab067cecef205ce246904cf122a5e545e348f99,ddie Hung <eddie@fpgeh.com>, 2019-08-16 13:47:37 -0700, , add opt_share opt full,,
4092,51d28645dad159d3526929505b0e444f0127c5cd,ddie Hung <eddie@fpgeh.com>, 2019-08-16 13:40:29 -0700, , merge http github.com bogdanvuk yosys bogdanvuk opt_share,,
4093,6b51c154c6812f58676402ebbbdbb18d053ca4be,ddie Hung <eddie@fpgeh.com>, 2019-08-16 13:38:47 -0700, , merge remote tracking branch origin master mwk xilinx_bufgmap,,
4094,6b156beda16cce69e7318a3a2fdbc3ad547370c6,ddie Hung <eddie@fpgeh.com>, 2019-08-16 13:35:39 -0700, , remove unused variable,,
4095,cd5a372cd18fe71cfa8428be59e355d82f34000d,ddie Hung <eddie@fpgeh.com>, 2019-08-16 13:00:12 -0700, , add help call,,
4096,3b19c3657cda6d972bd3b1c3eeacdfca5fb35de8,ddie Hung <eddie@fpgeh.com>, 2019-08-16 19:37:11 +0000, , move namespace alias,,
4097,29e14e674eccc173b354dacd96fdbe0040c423d0,ddie Hung <eddie@fpgeh.com>, 2019-08-16 19:36:45 +0000, , remove using namespace rtlil,,
4098,64bd414e54aadc1446e114cf95f33dd95f5cf291,lifford Wolf <clifford@clifford.at>, 2019-08-16 14:35:13 +0200, , minor bugfix test_pmgen generate signed clifford wolf clifford clifford.at,,
4099,958be89c47ae4f11b5de07bc026bc2202e2ebc97,lifford Wolf <clifford@clifford.at>, 2019-08-16 14:26:58 +0200,1302, merge pull request 1302 mmicko dfflibmap pas regression fix,,
4100,40c40d9f5d87e1f88d1dec767173d499a3e3c216,lifford Wolf <clifford@clifford.at>, 2019-08-16 14:22:46 +0200, , use verific test various write_gzip.ys signed clifford wolf clifford clifford.at,,
4101,20910fd7c8638ec58c85e750d5b8a7da1c83cded,lifford Wolf <clifford@clifford.at>, 2019-08-16 14:16:35 +0200, , add pmgen finish statement return number match signed clifford wolf clifford clifford.at,,
4102,f45dad8220ed7c24ddaad5fc3f84bb80ddafb5ae,lifford Wolf <clifford@clifford.at>, 2019-08-16 13:47:50 +0200, , redesign pmgen backtracking recursive matching signed clifford wolf clifford clifford.at,,
4103,c710df181c2e9931ce464ea60568c864b7195e8b,lifford Wolf <clifford@clifford.at>, 2019-08-16 13:26:36 +0200, , add pmgen generate feature signed clifford wolf clifford clifford.at,,
4104,72eacdb9f80e24aa2182dbf567d6fcbe2a5bfaba,iodrag Milanovic <mmicko@gmail.com>, 2019-08-16 13:21:11 +0200, , regression abc9,,
4105,bb79e050a594fe09b975cecd7a1bdf917b208faa,iodrag Milanovic <mmicko@gmail.com>, 2019-08-16 10:22:04 +0200, , needed idstring,,
4106,4a57b7e1abe148b36827a393fd7fe62e46c2b1a7,lifford Wolf <clifford@clifford.at>, 2019-08-16 11:47:51 +0200, , refactor demo_reduce test_pmgen signed clifford wolf clifford clifford.at,,
4107,bb37a20e8de55c1145af7c611eb657891d8825fb,lifford Wolf <clifford@clifford.at>, 2019-08-16 10:36:11 +0200, , add missing nmux abc handling signed clifford wolf clifford clifford.at,,
4108,0b9ee4fbbf3a5fc818e5ae39a013cdd9e17f641f,ddie Hung <eddie@fpgeh.com>, 2019-08-15 16:20:54 -0700, , try gcc 4.8,,
4109,453a9429b67551f94f8c714c24f12929e472052c,ddie Hung <eddie@fpgeh.com>, 2019-08-15 14:54:41 -0700, , fix spacing,,
4110,eae5a6b12c0f44230f61ed23068e7200507f9520,ddie Hung <eddie@fpgeh.com>, 2019-08-15 14:51:12 -0700, , use keep liberally,,
4111,52355f5185fe42e28775e897f458b38a439c0ec5,ddie Hung <eddie@fpgeh.com>, 2019-08-15 14:50:10 -0700, , use blackbox whitebox,,
4112,016036f247f9538016f4e8cbdb889ac631f4a5c0,lifford Wolf <clifford@clifford.at>, 2019-08-15 23:02:37 +0200, , add doc pmgen semioptional statement add pmgen change changelog signed clifford wolf clifford clifford.at,,
4113,d16178f233c6f89fe591d347508f71995b84ec82,lifford Wolf <clifford@clifford.at>, 2019-08-15 22:56:32 +0200,1299, merge pull request 1299 yosyshq eddie cleanup2 cleanup use inside pass techmap,,
4114,969ab9027a8c4ee831e39f193f7ecb68457152c3,lifford Wolf <clifford@clifford.at>, 2019-08-15 22:48:13 +0200, , update pmgen documentation signed clifford wolf clifford clifford.at,,
4115,eb80d3d43fdb070fe99718501d3b0fbdca61ab8d,lifford Wolf <clifford@clifford.at>, 2019-08-15 22:47:59 +0200, , change pmgen default rule reject switch peepopt behavior accept signed clifford wolf clifford clifford.at,,
4116,49301b733eede41f2a4165440eee68c1a71f36e6,lifford Wolf <clifford@clifford.at>, 2019-08-15 22:44:38 +0200, , merge branch master clifford fix1255,,
4117,c320abc3f490b09b21804581c2b386c30d186a1e,ddie Hung <eddie@fpgeh.com>, 2019-08-15 12:34:11 -0700, , xilinx_dsp sensitive keep attribute,,
4118,96ee7b9cf7a6a9010bc820dc110bf945c35cb32e,ddie Hung <eddie@fpgeh.com>, 2019-08-15 12:30:46 -0700, , simplify,,
4119,7f10019610e9570549ddcb945da8ae048d718dfd,ddie Hung <eddie@fpgeh.com>, 2019-08-15 12:19:51 -0700, , merge remote tracking branch origin master xc7dsp,,
4120,261daffd9d18adb13bb3dc53b17d3543109ea26c,ddie Hung <eddie@fpgeh.com>, 2019-08-15 12:19:47 -0700, , merge branch xc7dsp github.com yosyshq yosys xc7dsp,,
4121,27d5df9467fb425234a466d0d63b8a94e37ca596,ddie Hung <eddie@fpgeh.com>, 2019-08-15 12:19:34 -0700, , ffh fffjkg,,
4122,6cd8cace0c1d2a9f7b1f1cd56a223c38a5ea799a,ddie Hung <eddie@fpgeh.com>, 2019-08-15 11:25:42 -0700, , fix,,
4123,847c54088e14c141560a9f627f5aea5da5bf4517,ddie Hung <eddie@fpgeh.com>, 2019-08-15 10:26:24 -0700, , change signature parse_blif take idstring,,
4124,02dead2e60e802986ac80137667e399d45233cdc,ddie Hung <eddie@fpgeh.com>, 2019-08-15 10:25:54 -0700, , ,,
4125,467c34eff05bd62fd64c35f07fe140f33edf4511,ddie Hung <eddie@fpgeh.com>, 2019-08-15 10:24:35 -0700, , convert,,
4126,78ba8b85749abacdf9a6953fd2e6f430b6041a94,ddie Hung <eddie@fpgeh.com>, 2019-08-15 10:19:29 -0700, , transform identifier,,
4127,9f98241010481588d643c6d4e24d7b9af2b37c2f,ddie Hung <eddie@fpgeh.com>, 2019-08-15 10:05:08 -0700, , transform pass techmap,,
4128,03f98d9176357b73455cf0b2c44ec3897864e893,lifford Wolf <clifford@clifford.at>, 2019-08-15 18:35:00 +0200, , add demo_reduce pas demonstrace recursive pattern matching signed clifford wolf clifford clifford.at,,
4129,73bf4539298fdc9f11302582f5e5aff57214cd28,lifford Wolf <clifford@clifford.at>, 2019-08-15 18:34:36 +0200, , improvement pmgen recursive pattern signed clifford wolf clifford clifford.at,,
4130,4cfefae21e872bb5a4dc13473316352da2b7a916,ddie Hung <eddie@fpgeh.com>, 2019-08-15 09:23:57 -0700, , use idstring,,
4131,d8a2aaa46379df7a07f4b776b7f9981b04999215,ddie Hung <eddie@fpgeh.com>, 2019-08-15 07:49:02 -0700,1297, merge pull request 1297 yosyshq eddie fix_1284_again extract_fa inverting inverted input also inverts input,,
4132,91f6cdfef6af69b7fe9203ee4d501ab6e6f1a830,ddie Hung <eddie@fpgeh.com>, 2019-08-15 06:48:40 -0700, , merge remote tracking branch origin master eddie fix_1284_again,,
4133,704686774e28b9b602874264df2c0f96841be05e,lifford Wolf <clifford@clifford.at>, 2019-08-15 12:03:16 +0200,1275, merge pull request 1275 yosyshq clifford new macro also use,,
4134,85b0b2c58989402d8b2a4bcade264e28dc246778,lifford Wolf <clifford@clifford.at>, 2019-08-15 10:22:59 +0200, , merge branch master clifford,,
4135,5422007400bf6f9860d1a230b561fe4fa64f0d32,lifford Wolf <clifford@clifford.at>, 2019-08-15 10:20:22 +0200,1295, merge pull request 1295 yosyshq eddie fix_travis fix travis,,
4136,1551e14d2d688982f22f416a55a3212796a82421,ddie Hung <eddie@fpgeh.com>, 2019-08-14 16:26:24 -0700, , inverted input cause output inverted,,
4137,1e47e81869a41cd231693e176dc661751579fc0b,ddie Hung <eddie@fpgeh.com>, 2019-08-14 15:23:25 -0700, , revert sort leaf non andnot ornot cell reverts commit,,
4138,4c2a2e275f67778bcfb40a983d9ba868cbe04ebc,ddie Hung <eddie@fpgeh.com>, 2019-08-14 12:28:17 -0700, , revert earliest gcc 4.8 compile iverilog default compiler,,
4139,182659f1141752a8b35fe6816fdbc7aef113ff77,ddie Hung <eddie@fpgeh.com>, 2019-08-14 12:26:45 -0700, , revert bump gcc symbol 16.04 reverts commit,,
4140,e517c1c91377190418fed06f09c13cdc716b2fb7,ddie Hung <eddie@fpgeh.com>, 2019-08-14 12:23:15 -0700, , remove clang 8.0,,
4141,c82b2fa31f8965be2680c87af6cd9ac5d26ead4d,ddie Hung <eddie@fpgeh.com>, 2019-08-14 12:16:02 -0700, , bump gcc symbol 16.04,,
4142,2df432af03eba4604543aa04ba99e35c952253e1,ddie Hung <eddie@fpgeh.com>, 2019-08-14 11:52:08 -0700, , bionic xenial whitelist,,
4143,0c003a3d0d3e2e2b21ac03404f245a5ab1189bc7,ddie Hung <eddie@fpgeh.com>, 2019-08-14 11:26:32 -0700, , bump gcc 4.8 4.9 undefined reference ... also remove gcc bump gcc gcc clang 5.0 8.0,,
4144,5ec5f6dec7d4cdcfd9e1a2cda999886605778400,ddie Hung <eddie@fpgeh.com>, 2019-08-14 11:25:56 -0700, , sort leaf non andnot ornot cell,,
4145,e2797f13084931b55d7f1759cdedfecd9eb91268,ddie Hung <eddie@fpgeh.com>, 2019-08-14 10:42:18 -0700,1294, merge pull request 1294 yosyshq revert 1288 eddie fix_1284 revert since _andnot_ symmetric sort leaf,,
4146,0e128510c0f4441014dd8e07fe820efe0304f28a,ddie Hung <eddieh@ece.ubc.ca>, 2019-08-14 10:40:53 -0700, , revert since _andnot_ symmetric sort leaf,,
4147,aad97168b070509b7bd479ed3b9956452a28e3ec,ddie Hung <eddie@fpgeh.com>, 2019-08-14 10:22:33 -0700, , fix reverting sigspec helper function,,
4148,2f04beeeb5114058ce762d0393859d517a9a35eb,ddie Hung <eddie@fpgeh.com>, 2019-08-13 17:11:35 -0700, , perform pcin optimisation pattern matcher,,
4149,1b0e68db945ee8a62a445cf41668844812c436eb,ddie Hung <eddie@fpgeh.com>, 2019-08-13 17:09:28 -0700, , revert change rtlil sigspec method,,
4150,e35dfc5ab591968d86259b90a643f1545e79e661,ddie Hung <eddie@fpgeh.com>, 2019-08-13 16:52:15 -0700, , swap port mul __mul,,
4151,2d5d82e2b6f7d369c0d41b499646a8719ff0bc20,arcin KoÅcielnicki <koriakin@0x04.net>, 2019-08-13 21:47:27 +0200, , readme update,,
4152,3c75a72feb1cf83fa8fc138aa69155446b6b74f0,arcin KoÅcielnicki <koriakin@0x04.net>, 2019-08-13 19:36:59 +0000, , move attribute wire,,
4153,ed4b2834ef6ed811318c897bd6f8b19b6ec15f38,ddie Hung <eddie@fpgeh.com>, 2019-08-13 12:19:26 -0700, , add assign pcout dsp48e1,,
4154,49765ec19ea63bff5f04e28e5729d5852a2f8287,arcin KoÅcielnicki <koriakin@0x04.net>, 2019-08-13 18:05:49 +0000, , minor review fix,,
4155,0597a3ea238ee100607271fb25a2d09fbd128bf0,ddie Hung <eddie@fpgeh.com>, 2019-08-13 10:23:07 -0700, , rename xilinxdsppass,,
4156,2a1b98d478918b0a17c7e509ada6e7a71bbab526,ddie Hung <eddie@fpgeh.com>, 2019-08-13 10:21:24 -0700, , add refactor,,
4157,19d6b8846f55b4c7be705619f753bec86deadac8,ddie Hung <eddie@fpgeh.com>, 2019-08-13 09:06:11 -0700,1288, merge pull request 1288 yosyshq eddie fix_1284 since _andnot_ symmetric sort leaf,,
4158,0c5db07cd6cc3c19b926da21a46599f97592b20f,lifford Wolf <clifford@clifford.at>, 2019-08-11 23:25:46 +0200,1255, fix various ndebug compiler warning close 1255 signed clifford wolf clifford clifford.at,,
4159,edff79a25a802e5b1816608b48e3ac335ad87147,avid Shah <dave@ds0.me>, 2019-08-13 10:29:42 +0100, , xilinx rework label faster verilator testing signed david shah dave ds0.me,,
4160,c6d5b97b98e6edc395ee14ad60430f7ebc264f01,arcin KoÅcielnicki <koriakin@0x04.net>, 2019-08-13 00:35:54 +0000, , review fix,,
4161,f4c62f33ac56bc5725c44ad822e75d2387f98061,arcin KoÅcielnicki <koriakin@0x04.net>, 2019-08-12 15:57:43 +0000, , add clock buffer insertion pas improve iopadmap new attribute defined use cell library mark pad cell external facing pin pad insertion skipped port already connected pin clkbuf_sink mark input pin clock pin requesting clock buffer insertion clkbuf_driver mark output pin clock buffer output pin clock buffer insertion skipped net already driven pin three module attribute set comma separeted list pin name clock buffer insertion work follows cell port starting bottom marked clock sink requesting clock buffer insertion clock buffer output wire given module driven cell port clock buffer output turn also considered clock buffer output input port non top module connected clock sink contained cell also turn considered clock sink wire module driven non clock buffer cell also connected clock sink port contained cell clock buffer inserted module top module clock buffer also inserted input port connected clock sink optionally special kind input pad ibufg xilinx clock buffer insertion given wire skipped clkbuf_inhibit attribute set,,
4162,8a2480526f2ff80cbdf0f0f4279e8989b53b6e9b,ddie Hung <eddie@fpgeh.com>, 2019-08-12 12:19:25 -0700, , fix lut pin ordering inside,,
4163,12c692f6eda7367527fde2a8aad49447a73aa643,ddie Hung <eddie@fpgeh.com>, 2019-08-12 12:06:45 -0700,1280, revert merge pull request 1280 yosyshq revert 1266 eddie reverts commit reversing change made,,
4164,f890cfb63b71ae7b09e19c290ec70c358dcbe9cd,ddie Hung <eddie@fpgeh.com>, 2019-08-12 11:32:10 -0700, , merge remote tracking branch origin master xc7dsp,,
4165,5f561bdcb1d562d6f975b4a27beca1b8b7af908f,iodrag Milanovic <mmicko@gmail.com>, 2019-08-12 20:19:54 +0200, , proper arith anlogic use standard pas,,
4166,e4a09715814d4fa9019c69d2305973030755c379,ddie Hung <eddie@fpgeh.com>, 2019-08-12 11:17:15 -0700, , since _andnot_ symmetric sort leaf,,
4167,78b30bbb1102047585d1a2eac89b1c7f5ca7344e,erge Bazanski <q3k@q3k.org>, 2019-08-12 15:09:25 +0200,1152, merge pull request 1152 1138 4eb feat docker dockerfile,,
4168,ba1a428f550d2bac91a442ccd04cb9e70833d093,ddie Hung <eddie@fpgeh.com>, 2019-08-11 22:10:17 -0700,1277, merge pull request 1277 yosyshq eddie fix_1262 opt_expr fine trim lsbs alu cell,,
4169,88d5185596a0cc8319658463a31b20644d90dd6b,ddie Hung <eddie@fpgeh.com>, 2019-08-11 21:13:40 -0700, , merge remote tracking branch origin master eddie fix_1262,,
4170,2897fe4d09118e37934b7e76f4990cc1d69a0cb5,iodrag Milanovic <mmicko@gmail.com>, 2019-08-11 17:05:24 +0200, , fix formating,,
4171,ead2b52b5a123e2c93578555de394a7a406e1fa5,iodrag Milanovic <mmicko@gmail.com>, 2019-08-11 13:59:39 +0200, , one bit enable signal,,
4172,b25cf3685666b66daa7e6a82f137ad3d633a17aa,lifford Wolf <clifford@clifford.at>, 2019-08-11 12:23:16 +0200, , add configuration macro signed clifford wolf clifford clifford.at,,
4173,aa0c37722a99a308e64ea9581111adea2d97e46d,iodrag Milanovic <mmicko@gmail.com>, 2019-08-11 11:40:15 +0200, , fix mixing signal mapping,,
4174,390bf459fbd766d4b1f9d16c6e10d665b43369d5,lifford Wolf <clifford@clifford.at>, 2019-08-10 12:24:16 +0200, , use kernel add simple hack improved upon later signed clifford wolf clifford clifford.at,,
4175,8222c5735e3b31fc2a7507abe607bb5aa9f863de,lifford Wolf <clifford@clifford.at>, 2019-08-10 11:41:09 +0200, , improvement cleanup idstring subsystem better use inline keyword deprecate sticky feature improve handling empty add move constructor signed clifford wolf clifford clifford.at,,
4176,6995914f3f55fc0f3d1160c7f45273b82eb923ce,lifford Wolf <clifford@clifford.at>, 2019-08-09 18:58:14 +0200, , use macro pass opt obtained running following sed command pass opt using meld foo.cc foo.cc.orig manually fix resulting compiler error sed i.orig .cc signed clifford wolf clifford clifford.at,,
4177,b5534b66c8fb0cfb4f3e62a6ee694d1f603dc7d8,lifford Wolf <clifford@clifford.at>, 2019-08-09 18:54:03 +0200, , improve api macro signed clifford wolf clifford clifford.at,,
4178,853c755a0ca67ae0a75b5cf7783e395d9f49f389,iodrag Milanovic <mmicko@gmail.com>, 2019-08-11 11:01:46 +0200, , replaced custom step setundef,,
4179,e609537e386535047f045bf0b8df7ebc5f23c469,iodrag Milanovic <mmicko@gmail.com>, 2019-08-11 10:46:48 +0200, , fixed data width,,
4180,8c8100e0df51401870fba13fccf5240461f76051,iodrag Milanovic <mmicko@gmail.com>, 2019-08-11 10:17:49 +0200, , adding new pas fix carry chain,,
4181,b3a91d6508943c8e5656af0a624e6ad115aec9c3,iodrag Milanovic <mmicko@gmail.com>, 2019-08-11 08:37:56 +0200, , cleanup,,
4182,c851dc13108021834533094a8a3236da6d9e0161,ddie Hung <eddie@fpgeh.com>, 2019-08-10 14:18:16 -0700,1280, merge pull request 1280 yosyshq revert 1266 eddie revert wrap sb_lut sb_carry,,
4183,282cc77604a9a855c303869321d4179790b0b64b,ddie Hung <eddie@fpgeh.com>, 2019-08-10 11:55:00 -0700, , wrong way around,,
4184,f9020ce2b35f2fc205fc71cb095efce1a24fd86d,avid Shah <davey1576@gmail.com>, 2019-08-10 17:14:48 +0100, , revert wrap sb_lut sb_carry,,
4185,02b0d328ad4eadd2011344ef30e718262932cff8,ddie Hung <eddie@fpgeh.com>, 2019-08-10 08:26:41 -0700, , cover_list cover per cliffordwolf,,
4186,f54bf1631ff37a83733c162e6ebd188c1d5ea18f,lifford Wolf <clifford@clifford.at>, 2019-08-10 09:52:14 +0200,1258, merge pull request 1258 yosyshq eddie cleanup cleanup barnacle across codebase,,
4187,4f812131653ebea06e3d1c3e7599492992edb771,lifford Wolf <clifford@clifford.at>, 2019-08-10 09:47:25 +0200,1261, merge pull request 1261 yosyshq clifford verific_init automatically prune init attribute verific front end,,
4188,05c46a31dce435d80215052b7a94ab5c9e58e657,lifford Wolf <clifford@clifford.at>, 2019-08-10 09:47:10 +0200,1263, merge pull request 1263 ucb bar firrtl error unsupported cell,,
4189,a469d1a64ae2d2282b215b5c9e919ac919772afc,lifford Wolf <clifford@clifford.at>, 2019-08-10 09:46:46 +0200,1270, merge pull request 1270 yosyshq eddie alu_lcu_doc add comment document alu lcu,,
4190,465a59319af60fd427082b088a53af08cf982179,lifford Wolf <clifford@clifford.at>, 2019-08-10 09:45:26 +0200,1272, merge pull request 1272 mmicko travis_fix propagate parameter travis build,,
4191,b1e817e616d61ae21da86a69863c229fca1b0d97,lifford Wolf <clifford@clifford.at>, 2019-08-10 09:45:06 +0200,1274, merge pull request 1274 yosyshq eddie fix_1271 add inttypes.h per mithro,,
4192,dad9514d86170d2269f90da5cee5eea8df0b560a,lifford Wolf <clifford@clifford.at>, 2019-08-10 09:38:22 +0200,1276, merge pull request 1276 yosyshq clifford fix1273 disable nmux aoi3 oai3 aoi4 oai4 abc default gate lib,,
4193,ab1d63a56595f11e10a5326bd83ce84d08badabe,ddie Hung <eddie@fpgeh.com>, 2019-08-09 17:35:13 -0700, , check nusers dsp output whole flop,,
4194,3dd3ab98c2bb83f644fb1962d4de27a7416b0113,ddie Hung <eddie@fpgeh.com>, 2019-08-09 17:23:12 -0700, , improve ice40_dsp non fully bit adder,,
4195,6d254f2de802ccd71b6514b0f5e4c0b44c415ae4,ddie Hung <eddie@fpgeh.com>, 2019-08-09 17:05:56 -0700, , add wreduce synth_ice40 dsp well,,
4196,dfc878deb4caadbb058588b2b70b374b37978b27,ddie Hung <eddie@fpgeh.com>, 2019-08-09 16:23:32 -0700, , another filter,,
4197,e83f231927c41e1771da2e8d1a2153361afc30b0,ddie Hung <eddie@fpgeh.com>, 2019-08-09 15:47:40 -0700, , cleanup,,
4198,0b5b56c1ecab78d126bbab13598c184f5e28cccc,ddie Hung <eddie@fpgeh.com>, 2019-08-09 15:19:33 -0700, , pack partial product adder dsp48e1 packing,,
4199,a002eba14a9895c7330a2741a49de02faf1af06f,ddie Hung <eddie@fpgeh.com>, 2019-08-09 14:27:08 -0700, , fix check,,
4200,82cbfada1bd826fad2407010ceb243ab614ae875,ddie Hung <eddie@fpgeh.com>, 2019-08-09 14:14:28 -0700, , revert fix typo reverts commit,,
4201,849e0eeab4408ed23d16abbf9d98a3603b770514,ddie Hung <eddie@fpgeh.com>, 2019-08-09 12:43:21 -0700, , grammar,,
4202,041defc5a60f702c8f6089a91d7c8679c751014b,ddie Hung <eddie@fpgeh.com>, 2019-08-09 12:33:39 -0700, , reformat show look nice help alu help alu,,
4203,31f6d745528e1cfc155e65ebb11de9499c0f11e6,ddie Hung <eddie@fpgeh.com>, 2019-08-09 12:13:32 -0700, , separate alu handling,,
4204,0adf81cb91cc4068cff342bf880ba68b17d183c3,ddie Hung <eddie@fpgeh.com>, 2019-08-09 12:13:17 -0700, , add alu test,,
4205,9f1b82f5941778a3691ce0ef08e0d06547451110,ddie Hung <eddie@fpgeh.com>, 2019-08-09 10:32:12 -0700, , opt_expr fine trim lsbs alu,,
4206,8350dfb80906742068b8ee771d15f0741624fed0,ddie Hung <eddie@fpgeh.com>, 2019-08-09 10:30:53 -0700, , add alumacc version opt_expr test,,
4207,93001116011d46e50c0a24b0bd21c2f07746dc42,ddie Hung <eddie@fpgeh.com>, 2019-08-09 10:22:06 -0700, , add new alu test remove wreduce,,
4208,6d0be8d206e8f484473ee9fb891b0317d6741974,lifford Wolf <clifford@clifford.at>, 2019-08-09 19:17:23 +0200,1273, disable nmux aoi3 oai3 aoi4 oai4 abc default gate lib add abc fix 1273 signed clifford wolf clifford clifford.at,,
4209,313c9ec8df2aa0cbc077eb6d725e28336e9fe9e4,ddie Hung <eddie@fpgeh.com>, 2019-08-09 10:13:49 -0700, , cleanup,,
4210,39f4c1096ac3b5964bfa087c2b7f2e8d5a9c1ef3,hitequark <whitequark@whitequark.org>, 2019-08-09 17:10:46 +0000,1267, merge pull request 1267 whitequark proc_prune fix 1243 proc_prune fix handling exactly identical assigns,,
4211,d9c16644626d49b5bb5eb463f2a113e13ad22d69,ddie Hung <eddie@fpgeh.com>, 2019-08-09 10:08:17 -0700, , simplify opt_expr test using equiv_opt,,
4212,acfb672d34092d67b0b3ed6a6ab45e5aac8e2bc0,ddie Hung <eddie@fpgeh.com>, 2019-08-09 09:50:47 -0700, , bit lcu come,,
4213,5aef998957c00f1d7e5991d0c1122f49751d7311,ddie Hung <eddie@fpgeh.com>, 2019-08-09 09:48:17 -0700, , add comment,,
4214,446dcb3ed3fb8095305f7ab6d83e11fb5b939e0c,ddie Hung <eddie@fpgeh.com>, 2019-08-09 09:17:35 -0700, , add inttypes.h per mithro,,
4215,d51b135e331326032b003934905c17750e116014,iodrag Milanovic <mmicko@gmail.com>, 2019-08-09 12:37:10 +0200, , fix,,
4216,7a860c562323b8279cdbb8626a47ac8466c78b4c,iodrag Milanovic <mmicko@gmail.com>, 2019-08-09 09:46:37 +0200, , merge remote tracking branch upstream master efinix,,
4217,8853d6d23212bb3f1f36e977172736a17bf93d1d,iodrag Milanovic <mmicko@gmail.com>, 2019-08-09 08:54:17 +0200, , abc requires like,,
4218,5130a658656b75d31b118afee18a9ce4ffe0b684,iodrag Milanovic <mmicko@gmail.com>, 2019-08-09 08:06:14 +0200, , propagate parameter travis build,,
4219,747690a6df9e51b4065003b50b0f07042712f112,ddie Hung <eddie@fpgeh.com>, 2019-08-08 16:33:37 -0700, , remove muxy ffy,,
4220,1f722b35009275ad9a3f4ce4224fcb6973e3bc80,ddie Hung <eddie@fpgeh.com>, 2019-08-08 16:33:20 -0700, , remove signed port xilinx dsp_map.v,,
4221,2c0be7aa5d7dcdf18678fb7b09ba1b3b5dd00998,ddie Hung <eddie@fpgeh.com>, 2019-08-08 12:56:05 -0700, , rework ice40_dsp map sb_mac16 earlier check packing,,
4222,162eab6b7422754c4c88d794f8024cfc1e03a419,ddie Hung <eddie@fpgeh.com>, 2019-08-08 10:55:48 -0700, , combine techmap call,,
4223,07e50b9c256358b2800a5272258a083f7e4d67d3,ddie Hung <eddie@fpgeh.com>, 2019-08-08 10:51:19 -0700, , pack register reg pack dffe,,
4224,716024387468285f0d5ee2719b86fe6ddbfff93e,ddie Hung <eddie@fpgeh.com>, 2019-08-08 10:45:56 -0700, , move xilinx_dsp alumacc,,
4225,911129e3ef9196a2f775d97746d704ed761da40d,ddie Hung <eddie@fpgeh.com>, 2019-08-08 10:44:49 -0700, , disable dffe,,
4226,57b2e4b9c1dda6d092e261f90a311087c62d0bc4,ddie Hung <eddie@fpgeh.com>, 2019-08-08 10:44:35 -0700, , inmode bit,,
4227,13cc106cf7409570936f441af2cc133896f4ecb4,ddie Hung <eddie@fpgeh.com>, 2019-08-08 10:44:26 -0700, , fix copy pasta typo,,
4228,dae7c593586f7a0bfc17d57e7d7fd96b2f6e167d,ddie Hung <eddie@fpgeh.com>, 2019-08-08 10:05:28 -0700, , add comment document alu lcu,,
4229,ac2fc3a144fe1094bedcc6b3fda8a498ad43ae76,ddie Hung <eddie@fpgeh.com>, 2019-08-08 07:58:33 -0700,1264, merge pull request 1264 yosyshq eddie fix_1254 opt_lut ignore lut cell drive bit keep,,
4230,61d7f1997ba7e3098acc25694accdd0ff25b8ab1,ddie Hung <eddie@fpgeh.com>, 2019-08-08 07:58:11 -0700,1266, merge pull request 1266 yosyshq eddie wrap sb_lut sb_carry,,
4231,0492b8b5412683392bc19ad7f15ba6c14e6668f8,avid Shah <dave@ds0.me>, 2019-08-08 15:18:59 +0100, , ecp5 replace dsp inverse logic nodsp match synth_xilinx signed david shah dave ds0.me,,
4232,cb84ed23263f8cad8f878a327061ac2c990af812,avid Shah <dave@ds0.me>, 2019-08-08 15:14:09 +0100, , ecp5 bring date mul2dsp change signed david shah dave ds0.me,,
4233,83b2e0272333cfcc2529e0833723a52c066146a6,avid Shah <dave@ds0.me>, 2019-08-08 11:40:09 +0100, , merge branch xc7dsp github.com yosyshq yosys xc7dsp,,
4234,b8cd4ad64ae9a45faecffc1a6b92a8219755bc60,avid Shah <dave@ds0.me>, 2019-08-08 11:39:35 +0100, , dsp48e1 sim model add simd test signed david shah dave ds0.me,,
4235,57aeb4cc01058c0167e5a4eda9def97b0bb1741b,avid Shah <dave@ds0.me>, 2019-08-08 11:32:43 +0100, , dsp48e1 model test input signed david shah dave ds0.me,,
4236,d60b3c0dc8ca9ce1b14c4acf2b602acc1fac00c5,avid Shah <dave@ds0.me>, 2019-08-08 11:18:37 +0100, , dsp48e1 sim model fix seq test add preadder test signed david shah dave ds0.me,,
4237,e7dbe7bb3de256f0ea89eb07647799b1e8d65bbe,avid Shah <dave@ds0.me>, 2019-08-08 10:52:04 +0100, , dsp48e1 sim model seq test working signed david shah dave ds0.me,,
4238,f6605c7dc0b1bcbc091b8283a741e24be25478b1,avid Shah <dave@ds0.me>, 2019-08-08 10:26:40 +0100, , dsp48e1 sim model comb pre adder mode working signed david shah dave ds0.me,,
4239,f0f352e97164692572ce41801abd62cf5641c44f,avid Shah <dave@ds0.me>, 2019-08-08 10:05:11 +0100, , wip sim model testing signed david shah dave ds0.me,,
4240,ccfb4ff2a9d1cdf8205481042b0c22c39fc20e88,avid Shah <dave@ds0.me>, 2019-08-08 09:31:34 +0100, , wip sim model testing signed david shah dave ds0.me,,
4241,0b09a347dc0163ee19fd4aaa4d306bc82ce7d6d8,hitequark <whitequark@whitequark.org>, 2019-08-08 05:28:01 +0000, , proc_prune fix handling exactly identical assigns commit process like process proc bug.v assign foo bar switch sel case assign foo assign foo case assign foo end end assign foo would incorrectly removed fix 1243,,
4242,8bf45f34c4d7143c58acde2544603cde443ad142,ddie Hung <eddie@fpgeh.com>, 2019-08-07 21:36:02 -0700, , remove dump call,,
4243,2b6cdfb39f9010861cb203809b295d1c36d58aa5,ddie Hung <eddie@fpgeh.com>, 2019-08-07 21:35:48 -0700, , move test various opt test opt,,
4244,d5e8c0e6d33de71493855eca72fcc454a67a6140,ddie Hung <eddie@fpgeh.com>, 2019-08-07 21:33:56 -0700, , remove ice40_unlut call simply equiv_opt synth_ice40,,
4245,35bf509603904633e4bfd1d21aef834966378a90,ddie Hung <eddie@fpgeh.com>, 2019-08-07 21:31:32 -0700, , add testcase removed opt_ff,,
4246,4545bf482f029b7a49a7c2f88514b6c86ebf563f,ddie Hung <eddie@fpgeh.com>, 2019-08-07 16:48:38 -0700, , remove test opt opt_ff seem anything run,,
4247,9776084eda50060594c6609295c7aa540bb400e1,ddie Hung <eddie@fpgeh.com>, 2019-08-07 16:40:24 -0700, , allow whitebox module overwritten,,
4248,9962e6fc1a13d37ce475be935b5d0987e9720094,ddie Hung <eddie@fpgeh.com>, 2019-08-07 16:33:46 -0700, , update changelog,,
4249,675c1d42182b871ff4706b992eb005ed9d3d6f02,ddie Hung <eddie@fpgeh.com>, 2019-08-07 16:27:24 -0700, , add ice40_wrapcarry pas rename carry_wrapper,,
4250,cc331cf70d9e9f7095e335fc217fd3dbbbe92a93,ddie Hung <eddie@fpgeh.com>, 2019-08-07 16:27:07 -0700, , add test,,
4251,ea8ac8fd7484cc7c3b8929ae339f9aeb49403c36,ddie Hung <eddie@fpgeh.com>, 2019-08-07 14:52:56 -0700, , remove ice40_unlut,,
4252,6b314c8371bbd8bb999f5ad330aa71c803755d54,ddie Hung <eddie@fpgeh.com>, 2019-08-07 14:50:59 -0700, , wrap sb_carry sb_lut,,
4253,fb568ddb4e2ccaab352d9d062f6b4926aca75680,ddie Hung <eddie@fpgeh.com>, 2019-08-07 14:31:55 -0700, , fix compile error,,
4254,a206aed977e92a63aa52137690e20897f27df458,ddie Hung <eddie@fpgeh.com>, 2019-08-07 13:59:07 -0700,1213, run opt_expr fine instead wreduce due 1213,,
4255,d90b8b081a6102303f2392fc21164fddde90e587,ddie Hung <eddie@fpgeh.com>, 2019-08-07 13:58:26 -0700, , sigspec extract beyond bound,,
4256,e3d898dccb3cf535a213f313693b2b7a4ede7c68,ddie Hung <eddie@fpgeh.com>, 2019-08-07 13:44:08 -0700, , merge remote tracking branch origin master xc7dsp,,
4257,f69410daaf68cd3cef5e365df9b27c623ce589a7,ddie Hung <eddie@fpgeh.com>, 2019-08-07 13:12:28 -0700, , opt_lut ignore lut cell drive bit keep,,
4258,cdf9c801347693c273309694685b2080ef00fd02,ddie Hung <eddie@fpgeh.com>, 2019-08-07 12:57:10 -0700, , pack register keep,,
4259,3414ee1e3fe37d4bf383621542828d4fc8fc987f,ddie Hung <eddie@fpgeh.com>, 2019-08-07 12:25:26 -0700,1248, merge pull request 1248 yosyshq eddie abc9_speedup abc9 speedup using using clean efficiently,,
4260,6d77236f3845cd8785e7bdd4da3c5ef966be6043,ddie Hung <eddie@fpgeh.com>, 2019-08-07 12:20:08 -0700, , substr compare,,
4261,71eff6f0deae3ffaf75cca22768b66a2dc918b3e,ddie Hung <eddie@fpgeh.com>, 2019-08-07 11:14:03 -0700, ," rtlil 0,1 state 0,1 header",,
4262,71649969213863b2695f1c51956886fc7879c3e6,ddie Hung <eddie@fpgeh.com>, 2019-08-07 11:12:38 -0700, ," rtlil 0,1 state 0,1",,
4263,e6d5147214bd157c457654dc46547775ec6ad324,ddie Hung <eddie@fpgeh.com>, 2019-08-07 11:11:50 -0700, , merge remote tracking branch origin master eddie cleanup,,
4264,0c78c62d6c043925293c0ff934c41f2df6932b85,ddie Hung <eddie@fpgeh.com>, 2019-08-07 11:11:14 -0700, , remove std namespace,,
4265,13b7d2252e49f4045eacaec2d651fec68889bb91,ddie Hung <eddie@fpgeh.com>, 2019-08-07 11:10:18 -0700, , make clean remove anything abc,,
4266,48d0f994064557dc0832748e17133ee2eac88cbf,ddie Hung <eddie@fpgeh.com>, 2019-08-07 11:09:17 -0700, , stoi atoi,,
4267,36c80cf4561cac321c0b0931b37ecac9dc42e07a,138-4EB <1138-4EB@users.noreply.github.com>, 2019-08-07 14:24:09 +0200, , dockerfile use python slim buster base image,,
4268,99de39fc79fa948e1f844faa81206532efabc268,138-4EB <1138-4EB@users.noreply.github.com>, 2019-08-07 05:37:00 +0200, , dockerfile use prefix instead,,
4269,5e8a98c8fd5f31b514748676804dd1237bce4225,im Lawson <ucbjrl@berkeley.edu>, 2019-08-07 10:14:45 -0700, , merge branch master conflict backends firrtl firrtl.cc,,
4270,58e512ab7082ad5b4884dc0edc197b56c642bc94,ddie Hung <eddie@fpgeh.com>, 2019-08-06 13:20:32 -0700, , add comment,,
4271,f20acbc8137250d93c10dbf056d50dd93edd3f25,ddie Hung <eddie@fpgeh.com>, 2019-08-06 13:19:21 -0700, , revert add todo reverts commit,,
4272,789585a7445f8d63d9a251a9781434bc60d7f30c,ddie Hung <eddie@fpgeh.com>, 2019-08-01 22:30:10 -0700, , add todo,,
4273,8a8c1d7857d6ea475451e10fd14dbe6d117ca3de,ddie Hung <eddie@fpgeh.com>, 2019-08-01 22:21:56 -0700, , compute box_lookup,,
4274,03ec8d6551f73bdef9112c20e090d24222821c57,ddie Hung <eddie@fpgeh.com>, 2019-08-01 22:21:30 -0700, , run clean mapped_mod design,,
4275,3090da2d98221435f2d702efee5fa0f5d9fedc68,ddie Hung <eddie@fpgeh.com>, 2019-08-01 22:21:14 -0700, , run clean purge holes_module design,,
4276,5545cd3c108ef240ccf6278b2734412acf81cd2a,avid Shah <dave@ds0.me>, 2019-08-07 15:35:29 +0100,1260, merge pull request 1260 yosyshq dave ecp5_cell_fixes ecp5 make cells_sim.v consistent nextpnr,,
4277,9260e97aa28b245ee88d81d162bb6b83cbc5eab0,lifford Wolf <clifford@clifford.at>, 2019-08-07 15:31:49 +0200,1237, automatically prune init attribute verific front end fix 1237 signed clifford wolf clifford clifford.at,,
4278,a36fd8582e52524a292702fa88b94ee40fc8acc4,avid Shah <dave@ds0.me>, 2019-08-07 14:19:31 +0100, , ecp5 make cells_sim.v consistent nextpnr signed david shah dave ds0.me,,
4279,e9a756aa7a8831e644b36cfb6731e5629adc3dc6,lifford Wolf <clifford@clifford.at>, 2019-08-07 14:27:35 +0200,1213, merge pull request 1213 yosyshq eddie wreduce_add wreduce opt_expr improve width reduction add sub cell,,
4280,fe95807f162704d1f9c09ba8d665092c92574cce,avid Shah <dave@ds0.me>, 2019-08-07 13:09:12 +0100, , wip dsp48e1 sim model improvement signed david shah dave ds0.me,,
4281,48f7682e32a3aead82b304c3d13fa47920e128c0,lifford Wolf <clifford@clifford.at>, 2019-08-07 12:31:32 +0200,1240, merge pull request 1240 ucb bar firrtl property pow xnor support explicit firrtl property better accommodation firrtl verilog semantic difference,,
4282,4c49ddf36af217d0dfa7dbd9d7e24b4dbc388ba9,lifford Wolf <clifford@clifford.at>, 2019-08-07 12:30:52 +0200,1249, merge pull request 1249 mmicko anlogic_fix anlogic fix alu mapping,,
4283,679bc6507f08cab33de0c46b3a96bfaeab2069f4,lifford Wolf <clifford@clifford.at>, 2019-08-07 12:14:54 +0200,1252, merge pull request 1252 yosyshq clifford fix1231 fix handling function task without top level begin end block,,
4284,c5d56fbe2d197b28a5d30983506af5d36868abd7,lifford Wolf <clifford@clifford.at>, 2019-08-07 12:14:41 +0200,1253, merge pull request 1253 yosyshq clifford check aggressive running design check,,
4285,f1ac998bb46619fa75d086797617d162cfc7b90d,lifford Wolf <clifford@clifford.at>, 2019-08-07 12:13:50 +0200,1257, merge pull request 1257 yosyshq clifford cellcosts redesign cell cost api,,
4286,607c7fa7e15f2d64685d2aab2c9c9f860037da17,avid Shah <dave@ds0.me>, 2019-08-07 10:56:32 +0100, , update changelog signed david shah dave ds0.me,,
4287,dee8f61781abab15235e8d72bbae76d90c71cb79,avid Shah <dave@ds0.me>, 2019-08-07 10:40:38 +0100,1241, merge pull request 1241 yosyshq clifford jsonfix improved json attr param encoding,,
4288,338f6765ebeb6bd07197dbef8e22fa077bf2d043,lifford Wolf <clifford@clifford.at>, 2019-08-07 10:25:51 +0200, , tweak default gate cost cleanup stat tech cmos signed clifford wolf clifford clifford.at,,
4289,067b44938c1fd3e24fc9478b96a47bac7152c111,ogdan Vukobratovic <bogdan.vukobratovic@gmail.com>, 2019-08-07 09:30:58 +0200, , fix wrong result opt_share called opt_clean,,
4290,5e2919de026aab163f05e2b9440a3bf3563ac4fc,138-4EB <1138-4EB@users.noreply.github.com>, 2019-07-01 14:50:15 +0200, , dockerfile add arg image use three stage,,
4291,34635116014dc178cc7608bc8e1804b294e1a21f,138-4EB <1138-4EB@users.noreply.github.com>, 2019-07-01 13:24:28 +0200, , dockerfile reduce number copy layer,,
4292,1f801993e3de7face79882cb10e7a4cb5ccaf985,138-4EB <1138-4EB@users.noreply.github.com>, 2019-07-01 13:21:16 +0200, , dockerfile debian_frontend permanent,,
4293,ee7c970367c68fe1a02a237ed01f2845a03cf9b2,ddie Hung <eddie@fpgeh.com>, 2019-08-06 19:08:33 -0700, , idstring str .substr idstring substr,,
4294,234fcf1724941b5c4fa77cc0359d339ddd36aeb3,ddie Hung <eddie@fpgeh.com>, 2019-08-06 19:07:45 -0700, , fix typo,,
4295,e5be9ff8711533a6ed4dc77722c0df06a5c28356,ddie Hung <eddie@fpgeh.com>, 2019-08-06 16:47:55 -0700, , fix spacing,,
4296,c11ad24fd7d961432cfdbca7497ba229d3b4f38d,ddie Hung <eddie@fpgeh.com>, 2019-08-06 16:45:48 -0700, , use std stoi instead atoi str .c_str,,
4297,e38f40af5b7cdd5c8b896ffba17069bd65f01f29,ddie Hung <eddie@fpgeh.com>, 2019-08-06 16:42:25 -0700, , use idstring begins_with,,
4298,a6bc9265fbb2abad73120a068a09f0c7833304de,ddie Hung <eddie@fpgeh.com>, 2019-08-06 16:23:37 -0700, ," rtlil 0,1 state 0,1",,
4299,046e1a52147dd4a0e1f23e4aa7cb71b0a4d1b497,ddie Hung <eddie@fpgeh.com>, 2019-08-06 16:22:47 -0700, ," use state 0,1",,
4300,3486235338faa1377bb4e1a8981a45b4ee6edfa9,ddie Hung <eddie@fpgeh.com>, 2019-08-06 16:18:18 -0700, , make liberal use idstring.in,,
4301,100c377451f18503fd85112d62d11ebdb6ac9d5a,lifford Wolf <clifford@clifford.at>, 2019-08-07 01:12:14 +0200, , redesign cell cost api signed clifford wolf clifford clifford.at,,
4302,43081337fa4a85cd4a1a007576eaf945816bd576,ddie Hung <eddie@fpgeh.com>, 2019-08-06 16:04:21 -0700, , cleanup opt_expr.cc,,
4303,2d1b517b01b6cd1ec35018d4c63aaa091fcc1917,ddie Hung <eddie@fpgeh.com>, 2019-08-06 15:40:30 -0700, , add signed opt_expr test,,
4304,769c750c226cfde5efcd1f75940b25f51330d67b,ddie Hung <eddie@fpgeh.com>, 2019-08-06 15:38:43 -0700, , add signed test,,
4305,bfc7164af7bf64cb2fe5d00e87bbfead841a4dc2,ddie Hung <eddie@fpgeh.com>, 2019-08-06 15:25:50 -0700, , move lsb trimming functionality wreduce opt_expr,,
4306,84f52aee0d01378796792c9a2f068a22d955f586,ddie Hung <eddie@fpgeh.com>, 2019-08-06 15:25:11 -0700, , add sigspec extract_end convenience function,,
4307,0b56be8c5634f8b953cd3d087b4b6e2a11a2c173,ddie Hung <eddie@fpgeh.com>, 2019-08-06 15:24:55 -0700, , restore original sigspec extract,,
4308,51b39219cda35e782fe4372409edf5432f86741f,ddie Hung <eddie@fpgeh.com>, 2019-08-06 15:24:49 -0700, , move lsb test wreduce opt_expr,,
4309,26cb3e7afc603b5aa703434c2cdfad444a4d4db0,ddie Hung <eddie@fpgeh.com>, 2019-08-06 14:50:00 -0700, , merge remote tracking branch origin master eddie wreduce_add,,
4310,8110fb9266e685aaea48359a5aebc4e5ac865240,avid Shah <dave@ds0.me>, 2019-08-06 19:05:35 +0100,1232, merge pull request 1232 yosyshq dave write_gzip add support writing gzip compressed file,,
4311,c43b0c4b49235da5aee658413a2a6f880aff09b0,avid Shah <dave@ds0.me>, 2019-08-06 18:47:18 +0100, , wip dsp48e1 sim model improvement signed david shah dave ds0.me,,
4312,95a6582f342537d387063be10cba55c001ed19f5,lifford Wolf <clifford@clifford.at>, 2019-08-06 19:21:37 +0200, , aggressive running design check signed clifford wolf clifford clifford.at,,
4313,3a3da678ad0902ad0b16fe48cbb10053cd7dcb28,avid Shah <dave@ds0.me>, 2019-07-31 13:58:27 +0100, , add test writing gzip compressed file signed david shah dave ds0.me,,
4314,27360ceda62691ab4f052f396a9174487076ce9a,avid Shah <dave@ds0.me>, 2019-07-29 09:28:31 +0100, , add support writing gzip compressed file signed david shah dave ds0.me,,
4315,f1f5b4e375f6347424cf7877ed6415bf9c71420e,lifford Wolf <clifford@clifford.at>, 2019-08-06 18:06:14 +0200,1231, fix handling function task without top level begin end block fix 1231 signed clifford wolf clifford clifford.at,,
4316,a4b59de5d48a89ba5e1b46eb44877a91ceb6fa44,lifford Wolf <clifford@clifford.at>, 2019-08-06 15:18:18 +0200,1251, merge pull request 1251 yosyshq clifford nmux add _nmux_ add abc cmos add proper cmos cell cost,,
4317,7a563d0b92b3b5c837fca9647a43a01e258072a5,avid Shah <dave@ds0.me>, 2019-08-06 13:23:42 +0100, , wip dsp48e1 sim model improvement signed david shah dave ds0.me,,
4318,023086bd46bc828621ebb171b159efe1398aaecf,lifford Wolf <clifford@clifford.at>, 2019-08-06 04:47:55 +0200, , add _nmux_ add abc cmos add proper cmos cell cost signed clifford wolf clifford clifford.at,,
4319,7de098ad4521a78ca109f261a53d50846f8f5667,en Widawsky <ben@bwidawsk.net>, 2019-08-05 10:41:35 -0700, , techlibs intel clean makefile use gnu make foreach iterator remove nonexistent file gmake already requirement build system signed ben widawsky ben bwidawsk.net,,
4320,6a796accc09bc2c8ef98c068185de13d3e01890a,ogdan Vukobratovic <bogdan.vukobratovic@gmail.com>, 2019-08-04 19:06:38 +0200, , support various binary operator opt_share,,
4321,8a3329871ba7bab98982a101327b8375cd73344d,iodrag Milanovic <mmicko@gmail.com>, 2019-08-04 12:17:55 +0200, , clock ram trough gbuf,,
4322,cf96f41c6d9c405ddc039a8d0629731924b774ed,iodrag Milanovic <mmicko@gmail.com>, 2019-08-04 11:46:36 +0200, , added bram support,,
4323,837cb0a1b9c9a774512481d0812c28f927985e7b,iodrag Milanovic <mmicko@gmail.com>, 2019-08-03 14:47:33 +0200, , anlogic fix alu mapping,,
4324,6e210f26fa97fa65c420534f0ec0e26eeb1b078a,iodrag Milanovic <mmicko@gmail.com>, 2019-08-03 14:40:23 +0200, , custom step add global clock buffer,,
4325,ab98f604fd1319e0f42b0c5dc8bb6be5d3d2ba38,iodrag Milanovic <mmicko@gmail.com>, 2019-08-03 12:29:30 +0200, , initial efinix support,,
4326,d8be5ce6ba11ec78d0f7925d488fad09a3eaba2c,ogdan Vukobratovic <bogdan.vukobratovic@gmail.com>, 2019-08-03 12:35:46 +0200, , tab space opt_share example,,
4327,280c4e7794543e99244aafffc62a2dd4454bcb06,ogdan Vukobratovic <bogdan.vukobratovic@gmail.com>, 2019-08-03 12:28:46 +0200, , fix spacing opt_share test change wording opt_share help,,
4328,44a9dcbbbf47f1a6f524c6328ff775f29573a935,hitequark <whitequark@whitequark.org>, 2019-08-03 07:08:41 +0000,1242, merge pull request 1242 jfng fix proc_prune partial proc_prune promote partially redundant assignment,,
4329,2b4e50ac3dd33ddf978eb4994985727338c61dff,iodrag Milanovic <mmicko@gmail.com>, 2019-07-31 09:10:24 +0200, , visual studio build fix,,
4330,0917a5cf720e76a85cd2fa4d8cd3cf9434bdee8f,lifford Wolf <clifford@clifford.at>, 2019-08-02 17:07:39 +0200,1238, merge pull request 1238 mmicko vsbuild_fix visual studio build fix,,
4331,2ec5a3ec9248e86bb24f29253f1610aeff431e7d,iodrag Milanovic <mmicko@gmail.com>, 2019-07-31 18:02:27 +0200, , fix linking issue new mxe pthread,,
4332,ce0de937f4036e70b18afd765428288596fa0200,iodrag Milanovic <mmicko@gmail.com>, 2019-07-31 17:31:07 +0200, , fix yosys linking mxe,,
4333,bf59f31b4366e2e595821dc9b35f6082ff0d747c,iodrag Milanovic <mmicko@gmail.com>, 2019-07-31 17:30:48 +0200, , new mxe hack needed support 2ca237e,,
4334,e9c5f1b3467d4566978dfb07c3b1fa91e94ef761,iodrag Milanovic <mmicko@gmail.com>, 2019-07-31 11:49:48 +0200, , fix formatting msys2 mingw build using getsize,,
4335,f4ae6afc2282bcefac51b65e3905293cb19adc72,lifford Wolf <clifford@clifford.at>, 2019-08-02 16:37:57 +0200,1239, merge pull request 1239 mmicko mingw_fix fix formatting msys2 mingw build,,
4336,c39b1a6fcf648203df10d640c72e073f455ddc32,ddie Hung <eddie@fpgeh.com>, 2019-08-01 15:13:18 -0700, , add comment supporting dffe ice40_dsp,,
4337,ed7540a46f22151d6c87205df92bc52f5e875130,ddie Hung <eddie@fpgeh.com>, 2019-08-01 15:10:43 -0700, , pack register properly,,
4338,105aaeaf598a04020fa5030c947f623f0daa38da,ddie Hung <eddie@fpgeh.com>, 2019-08-01 14:33:16 -0700, , trim y_width,,
4339,65de9aaaa9d744686e235ff8701cd997cd2dc891,ddie Hung <eddie@fpgeh.com>, 2019-08-01 14:29:00 -0700, , add dsp_signedonly back,,
4340,915f4e34bfdf1fd2b9f97d1c15a55e2c4c49f428,ddie Hung <eddie@fpgeh.com>, 2019-08-01 13:20:34 -0700, , dsp_minwidth dsp_ _minwidth,,
4341,fc0b5d5ab6bcbb6cc5fcacab479504c08ab80d23,ddie Hung <eddie@fpgeh.com>, 2019-08-01 12:45:14 -0700, , change __softmul back mul,,
4342,e19d33b003702a03b191fa2eda14d016a6bce0aa,ddie Hung <eddie@fpgeh.com>, 2019-08-01 12:44:56 -0700, , cope sign extension mul2dsp,,
4343,332b86491de4d033f2fe259ab7ad7d02761cc515,ddie Hung <eddie@fpgeh.com>, 2019-08-01 12:17:14 -0700, , revert sign extension techmap let packer reverts commit,,
4344,ed303b07b770c6aa4bc69f04bc517ce4701988ed,ddie Hung <eddie@fpgeh.com>, 2019-08-01 12:02:16 -0700, , merge remote tracking branch origin master xc7dsp,,
4345,7e86c8bcfb10f6a819273ad8bd10fa461987f2f1,ddie Hung <eddie@fpgeh.com>, 2019-08-01 10:01:43 -0700, , fix b_width dsp_b_maxwidth case,,
4346,c54a39069d1f536da7a830fa2fa504bc72c20c18,ddie Hung <eddie@fpgeh.com>, 2019-08-01 10:00:49 -0700, , sign extension signed multiplier,,
4347,e3c39cc450a0317ad7e8234bb866d55465548c9c,ddie Hung <eddie@fpgeh.com>, 2019-08-01 10:00:01 -0700, , fix typo,,
4348,e8a2d10982cd8f6ba3b0e66fbd922b051073f0cf,ddie Hung <eddie@fpgeh.com>, 2019-08-01 09:38:55 -0700,1236, merge pull request 1236 yosyshq eddie xc6s_brams_map rst rstbrst ramb8bwer,,
4349,7a65ed19a5921ff219fd208d2712e09b5e5894dd,iodrag Milanovic <mmicko@gmail.com>, 2019-07-31 18:02:27 +0200, , fix linking issue new mxe pthread,,
4350,3f633690ae3d0c8753866d136851b8f0129cb643,iodrag Milanovic <mmicko@gmail.com>, 2019-07-31 17:31:07 +0200, , fix yosys linking mxe,,
4351,f767179c759065d4b31eb64c81594c378d626704,iodrag Milanovic <mmicko@gmail.com>, 2019-07-31 17:30:48 +0200, , new mxe hack needed support 2ca237e,,
4352,28b7053a01630def454e683f03953c74744da025,iodrag Milanovic <mmicko@gmail.com>, 2019-07-31 11:49:48 +0200, , fix formatting msys2 mingw build using getsize,,
4353,320bf2fde55f72e7c0b35a0d9452e3777f13183d,ean-FranÃ§ois Nguyen <jf@lambdaconcept.com>, 2019-07-31 14:26:09 +0200, , proc_prune promote partially redundant assignment,,
4354,292f03355a425ede48051c79d5bf619591531080,lifford Wolf <clifford@clifford.at>, 2019-08-01 12:48:22 +0200, , update json front end process new attr param encoding signed clifford wolf clifford clifford.at,,
4355,15fae357f6c7a5c205d2733cd0b2640eecd17a2d,lifford Wolf <clifford@clifford.at>, 2019-08-01 12:34:52 +0200, , implement improved json attr param encoding signed clifford wolf clifford clifford.at,,
4356,d2c33863d08bbc506888b723a304aa11f8650296,ddie Hung <eddie@fpgeh.com>, 2019-07-31 16:04:19 -0700, , compute sign bit result zero,,
4357,60c4887d15f89499d351fe9bd9ed36a5a4c1fe37,ddie Hung <eddie@fpgeh.com>, 2019-07-31 15:45:41 -0700, , signed multiplier compute sign bit separately ...,,
4358,e4a638c29297e3e8b915cf84a2dddc339f511476,ddie Hung <eddie@fpgeh.com>, 2019-07-31 15:45:15 -0700, , restore old behaviour,,
4359,84c7a562e597aaaacaab122a2ec7cbdf67ff6cfc,ddie Hung <eddie@fpgeh.com>, 2019-07-31 12:18:03 -0700, , helper sigspec operator accept negative index,,
4360,3b8c917025e1be9695468588082e9175e918c9e9,im Lawson <ucbjrl@berkeley.edu>, 2019-07-31 09:27:38 -0700, , support explicit firrtl property better accommodation firrtl verilog semantic difference use firrtl spec vlaues definition firrtl width added support pow xnor cell enable test simple operators.v since operator tested supported disable firrtl test test simple defvalue.sv wandwor.v since currently generate firrtl compilation error,,
4361,acd8bc0a7496c69864a7dd032eb7f4db7e2e1f2d,lifford Wolf <clifford@clifford.at>, 2019-07-31 13:30:52 +0200,1233, merge pull request 1233 yosyshq clifford defer call read_verilog defer read,,
4362,35d28de47892d7905d8b37538a581950d4eb54c7,iodrag Milanovic <mmicko@gmail.com>, 2019-07-31 09:10:24 +0200, , visual studio build fix,,
4363,e8341d949f79e501abcf637edd3e7d409e2dd72c,im Lawson <ucbjrl@berkeley.edu>, 2019-07-30 16:04:27 -0700, , merge remote tracking branch upstream master,,
4364,66806085db7d730c27a330e541f8aecbba3bd342,ddie Hung <eddie@fpgeh.com>, 2019-07-29 16:05:44 -0700, , rst rstbrst ramb8bwer,,
4365,b4f38cca77a78884ce215190935af78cae92c4db,ddie Hung <eddie@fpgeh.com>, 2019-07-29 09:16:09 -0700,1228, merge pull request 1228 yosyshq dave yy_buf_size verilog_lexer increase yy_buf_size 65536,,
4366,ccf759864ad0070faa9e4cbe1609389b4885f7c0,avid Shah <dave@ds0.me>, 2019-07-29 15:50:20 +0100,1234, merge pull request 1234 mmicko fix case file doe exist,,
4367,3e4307c104f5caf0f3449421a75b19e7c90a71fe,iodrag Milanovic <mmicko@gmail.com>, 2019-07-29 12:29:13 +0200, , fix case file doe exist,,
4368,5be5bd0fb61a9c8d1efa7e8c233ea0100cc32641,lifford Wolf <clifford@clifford.at>, 2019-07-29 10:40:30 +0200, , update readme use read instead read_verilog signed clifford wolf clifford clifford.at,,
4369,fc462c8243d60ebd769d5ce01142fb7ed49fa8f8,lifford Wolf <clifford@clifford.at>, 2019-07-29 10:29:36 +0200, , call read_verilog defer read signed clifford wolf clifford clifford.at,,
4370,c075486c59155d16ed278922a3752366a95246ff,ogdan Vukobratovic <bogdan.vukobratovic@gmail.com>, 2019-07-28 16:03:54 +0200, , reimplement opt_share work alu pmux,,
4371,6538671c84a12114a991d59569eede3e0d368758,avid Shah <dave@ds0.me>, 2019-07-27 07:40:38 +0100,1226, merge pull request 1226 yosyshq dave gzip add support gzip input file,,
4372,2f71c2c2198b05e216524feb94b66d14c9c433c0,ddie Hung <eddie@fpgeh.com>, 2019-07-26 15:30:51 -0700, , fix spacing,,
4373,07e38d8d5c9d270404f68072b905b1dd43ced24b,ddie Hung <eddie@fpgeh.com>, 2019-07-26 12:37:30 -0700, , update test_autotb doc reflect default value zero,,
4374,8cecad5059b7ce6e1db1597020794c8e8aad3e49,ddie Hung <eddie@fpgeh.com>, 2019-07-26 12:26:54 -0700, , add doc test_autotb seed option,,
4375,4c25d1a76fc006cac0d9e2038617f41ca90685c1,ddie Hung <eddie@fpgeh.com>, 2019-07-26 10:27:30 -0700, , pop bit,,
4376,c1a05f45577223c0585e93d728c8e04169c4598d,ddie Hung <eddie@fpgeh.com>, 2019-07-26 10:15:36 -0700, , allow adder accumulator bit using output,,
4377,82a29720684dc8db452289321340bf6e78dcbd2c,avid Shah <dave@ds0.me>, 2019-07-26 16:45:51 +0100, , update changelog signed david shah dave ds0.me,,
4378,482926cbd306cc71aebb81b1b8e825ced9b3f26d,avid Shah <dave@ds0.me>, 2019-07-26 15:53:21 +0100, , update changelog signed david shah dave ds0.me,,
4379,92694ea3a997cc6d081b6896c213d308adb466d5,avid Shah <dave@ds0.me>, 2019-07-26 13:35:39 +0100, , verilog_lexer increase yy_buf_size 65536 signed david shah dave ds0.me,,
4380,07c4a7d4388cdacaa15512dd2f6f0f9e9fcb31f5,ogdan Vukobratovic <bogdan.vukobratovic@gmail.com>, 2019-07-26 11:36:48 +0200, , implement opt_share pas identifies arithmetic operator share operand whose result used mutually exclusive case controlled multiplexer merges together multiplexing operand,,
4381,da6701c4cd26d559241c8a3de61b51ace1e03fe4,avid Shah <dave@ds0.me>, 2019-07-26 10:29:05 +0100, , fix frontend auto detection gzipped input signed david shah dave ds0.me,,
4382,933db0410e096286c21772f5a2f44b03d2ed0b57,avid Shah <dave@ds0.me>, 2019-07-26 10:23:58 +0100, , add support reading gzip input file signed david shah dave ds0.me,,
4383,a02d1720a766ae1b993a9884e840f37b3d785b8f,ddie Hung <eddie@fpgeh.com>, 2019-07-25 10:49:26 -0700, , merge branch master github.com yosyshq yosys,,
4384,c5e31ac9c3c49f38ddcb6e613ef4a092d69f71a2,ddie Hung <eddie@fpgeh.com>, 2019-07-25 10:44:20 -0700, , bump abc fix bug,,
4385,297a9802122817e143b1e4b87fd0d4e357606a72,ddie Hung <eddie@fpgeh.com>, 2019-07-25 10:44:20 -0700, , bump abc fix bug,,
4386,eb663c75794d1249247ba88bf0bee835c98a8a85,lifford Wolf <clifford@clifford.at>, 2019-07-25 17:23:48 +0200, , merge branch zirconiumx synth_intel_m9k,,
4387,5c933e511046d1720b74e47a6919c3f88ca8d303,lifford Wolf <clifford@clifford.at>, 2019-07-25 17:19:54 +0200,1218, merge pull request 1218 zirconiumx intel make noiopads default,,
4388,2bdd8003d3a6e04d307d5201932e57bd1bb0217c,lifford Wolf <clifford@clifford.at>, 2019-07-25 17:19:11 +0200,1219, merge pull request 1219 jakobwenzel objiterator made objectiterator comply iterator interface,,
4389,5248a902ef9d2e30802c3924afb19a74935adbef,ddie Hung <eddie@fpgeh.com>, 2019-07-25 06:44:17 -0700,1224, merge pull request 1224 yosyshq xilinx_fix_ff xilinx fix missing cell name underscore cells_map.v,,
4390,70882a807074a521515d1525d83ed7321f982d7e,akob Wenzel <wenzel@rs.tu-darmstadt.de>, 2019-07-25 09:51:09 +0200, , replaced std iterator using statement,,
4391,ab607e896e9f5faff939b4395b01344a36e9fc1b,avid Shah <dave@ds0.me>, 2019-07-25 08:19:07 +0100, , xilinx fix missing cell name underscore cells_map.v signed david shah dave ds0.me,,
4392,7e298084e458c3fcccece565df305271db51aec8,im Lawson <ucbjrl@berkeley.edu>, 2019-07-24 13:33:16 -0700, , call log_error instead log_warning unsupported cell type firrtl backend,,
4393,d6a289d3e3a09d1f11ec1588a4b4e9d6846517e8,ddie Hung <eddie@fpgeh.com>, 2019-07-24 10:51:03 -0700,1222, merge pull request 1222 koriakin example add simple example spartan,,
4394,c39ccc65e9ba79aafa6ebd5c3abe9faf7d465a8f,ddie Hung <eddie@fpgeh.com>, 2019-07-24 10:49:09 -0700, , add copyright header comment cascade,,
4395,c66b7402c06455535bb43ee65fe20515b5b9c0ee,im Lawson <ucbjrl@berkeley.edu>, 2019-07-24 10:20:46 -0700, , merge remote tracking branch upstream master,,
4396,173c97589471b5f4312acac4e396a250ee7158c1,arcin KoÅcielnicki <marcin@symbioticeda.com>, 2019-07-24 18:41:39 +0200, , add simple example spartan,,
4397,25685a9a5b20c7c03b02d67f0a029702f0019e9d,akob Wenzel <wenzel@rs.tu-darmstadt.de>, 2019-07-24 13:33:07 +0200, , made objectiterator extend std iterator make possible use std algorithm,,
4398,49528ed3bd391c1ba3d50f2a904b6ffdb9d11250,an Ravensloft <dan.ravensloft@gmail.com>, 2019-07-24 10:38:15 +0100, , intel make noiopads default,,
4399,79fd6edc5a076d263a9d68f0e1a103a9d643a9df,ddie Hung <eddie@fpgeh.com>, 2019-07-23 15:13:30 -0700, , eliminate warning sizing correctly,,
4400,151c5c96c0a85a1b69fc7824949ed89d70667059,ddie Hung <eddie@fpgeh.com>, 2019-07-23 15:05:20 -0700, , typo y_width,,
4401,a37574ccbfe047c09a60bb6ee68b7b5e2ef61337,ddie Hung <eddie@fpgeh.com>, 2019-07-23 14:52:14 -0700, , fix muxab logic,,
4402,0dd2a125f655c459b17b5c56c4d34a21d0833bc8,ddie Hung <eddie@fpgeh.com>, 2019-07-23 14:21:45 -0700, , remove debug print,,
4403,dc0c853abeadd11e81da280c657fd1341405de3b,ddie Hung <eddie@fpgeh.com>, 2019-07-23 14:20:34 -0700, , simplify fix mac,,
4404,4f11ff8ebd23d1f74aae6296ff0a4f792ac97749,ddie Hung <eddie@fpgeh.com>, 2019-07-23 13:58:56 -0700, , fix typo,,
4405,67b4ce06e07fde80d5ac11cad4d673c501bdd421,an Ravensloft <dan.ravensloft@gmail.com>, 2019-07-22 12:15:22 +0100, , intel map m9k bram family regress cyclone cyclone substantially number artificial targeting bram contain amusingly synth_intel still doe better synthesizing picosoc quartus neither inferring block ram,,
4406,a66f17b6a78af8f6989235f0c72d5548b0560a58,ddie Hung <eddie@fpgeh.com>, 2019-07-23 09:56:58 -0700,1212, merge pull request 1212 yosyshq eddie ice40 fix sb_mac16 sim model signed mode,,
4407,33c984a0445b2bb24081adf324b2254c454266d1,ddie Hung <eddie@fpgeh.com>, 2019-07-22 16:37:13 -0700, , fix spacing,,
4408,cb505c50d3572a0622110b31b950b43cffc995db,ddie Hung <eddie@fpgeh.com>, 2019-07-22 16:14:15 -0700, , remove debug,,
4409,068617f0948b411fcf9cdf047c6dfc600a0689bb,ddie Hung <eddie@fpgeh.com>, 2019-07-22 16:12:57 -0700, , pack register separately,,
4410,8c31441ba066ea246ff1ef55c3dd6ceb4ee8d6e3,ddie Hung <eddie@fpgeh.com>, 2019-07-22 16:10:21 -0700, , sigspec extract return many bit bound,,
4411,4d71ab384d640f53435d2e4773b2277f385cda27,ddie Hung <eddie@fpgeh.com>, 2019-07-22 15:08:26 -0700, , rename according vendor doc tn1295,,
4412,304cefbbe2b0c000c30e8d73d1761488be65ccf0,ddie Hung <eddie@fpgeh.com>, 2019-07-22 15:05:16 -0700, , pack register,,
4413,5e70b8a22bf38e622943b0546255befd539fa884,ddie Hung <eddie@fpgeh.com>, 2019-07-22 13:48:33 -0700, , opt wreduce necessary dsp,,
4414,5a14b6e1f6331d7587d566173e0d82e0c6c77f4c,ddie Hung <eddie@fpgeh.com>, 2019-07-22 13:01:49 -0700, , pack adder accumulator,,
4415,3a7aeb028d7680a73c18ec700939cca76aab0433,ddie Hung <eddie@fpgeh.com>, 2019-07-22 13:01:26 -0700, , use minimum sized width wire,,
4416,280288a62abb97b4ffe8e3bc56896811f291bab5,ddie Hung <eddie@fpgeh.com>, 2019-07-22 07:46:06 -0700, , update changelog,,
4417,be3d9c8eaac637d9fe11f750e163680639543fdd,ddie Hung <eddie@fpgeh.com>, 2019-07-22 07:42:53 -0700,1214, merge pull request 1214 jakobwenzel astmod_clone initialize noblackbox nowb astmodule clone,,
4418,e2fe8e0a4fd3108de8b7db556be45efc8122173d,akob Wenzel <wenzel@rs.tu-darmstadt.de>, 2019-07-22 10:37:40 +0200, , initialize noblackbox nowb astmodule clone,,
4419,c6d8692c9711e4b65aa89ad60986c9df7e053fc7,lifford Wolf <clifford@clifford.at>, 2019-07-20 15:06:28 +0200, , add stat tech cmos signed clifford wolf clifford clifford.at,,
4420,e0720a8018702a2b4de108363a51c8bffc287b55,ddie Hung <eddie@fpgeh.com>, 2019-07-19 22:47:08 -0700, , restore old ffy behaviour,,
4421,f9d08a5e5e0ce637b510f6c19a4cd72edf17b3f7,ddie Hung <eddie@fpgeh.com>, 2019-07-19 20:25:28 -0700, , cleanup,,
4422,47fd042b9f8a92df1e1d59042068e7846c4ce808,ddie Hung <eddie@fpgeh.com>, 2019-07-19 20:20:33 -0700, , indirection via __soft_mul,,
4423,595a8f032f1e9db385959f92a4a414a40de291fd,ddie Hung <eddie@fpgeh.com>, 2019-07-19 15:50:13 -0700, , sign extension techmap let packer,,
4424,09beeee38a5af767f70d24e86c976e43b1b27547,ddie Hung <eddie@fpgeh.com>, 2019-07-19 14:40:57 -0700, , try fix,,
4425,e87916b7eb7dd9fccaab19f7d494f44bdfb929f5,ddie Hung <eddie@fpgeh.com>, 2019-07-19 14:03:34 -0700, , merge remote tracking branch origin eddie wreduce_add ice40dsp,,
4426,c926eeb43a9c42a0ecc34871f383f4181b7a45f9,ddie Hung <eddie@fpgeh.com>, 2019-07-19 14:02:46 -0700, , add another test,,
4427,cb0fd0521531a69632102f5fad8cdc9996ed4dee,ddie Hung <eddie@fpgeh.com>, 2019-07-19 13:58:50 -0700, , access beyond bound,,
4428,54708dfbd786032e841f48f15af4875c1eabbbfe,ddie Hung <eddie@fpgeh.com>, 2019-07-19 13:54:57 -0700, , add sigspec offset defval convenience method,,
4429,3a87dc35242598b6951fb70d4302ede60c2a96b2,ddie Hung <eddie@fpgeh.com>, 2019-07-19 13:23:07 -0700, , wrap sigmap,,
4430,31b0002e8c0e1b7a8ad054e02b1200c03461b581,ddie Hung <eddie@fpgeh.com>, 2019-07-19 13:20:45 -0700, , remove top message,,
4431,8791e0caac279dd1ca04e93ba8d0175f3cc70f91,ddie Hung <eddie@fpgeh.com>, 2019-07-19 13:18:20 -0700, , merge remote tracking branch origin eddie wreduce_add ice40dsp,,
4432,bcd802718256efbacaf0a73f99347af40b61e464,ddie Hung <eddie@fpgeh.com>, 2019-07-19 13:11:48 -0700, , also optimise msb sub,,
4433,5bd088a686ce040c39a8353cf3a7cfe31581d635,ddie Hung <eddie@fpgeh.com>, 2019-07-19 13:11:30 -0700, , add one test trimming y_width sub,,
4434,415a2716df8c41193650804158281ef73e7fc655,ddie Hung <eddie@fpgeh.com>, 2019-07-19 12:53:18 -0700, , explicit,,
4435,fc0e36d1c02c22a578020aa1f2c90c86844fefe6,ddie Hung <eddie@fpgeh.com>, 2019-07-19 12:50:21 -0700, , wreduce sub,,
4436,4e9b1d36fa896a8280e9c4295cf9a4e2a084f927,ddie Hung <eddie@fpgeh.com>, 2019-07-19 12:50:11 -0700, , add test sub,,
4437,3839bd50f28a16f1253a56d5871465763e72180c,ddie Hung <eddie@fpgeh.com>, 2019-07-19 12:43:02 -0700, , add test,,
4438,25ff27e37fcb12c6a298267eda2464431304d713,ddie Hung <eddie@fpgeh.com>, 2019-07-19 12:34:04 -0700, , sigspec extract take negative length,,
4439,bba72f03ddd6db370e8fd5afbf14f4f89d0c7e3e,ddie Hung <eddie@fpgeh.com>, 2019-07-19 11:54:26 -0700, , mul __mul maxwidth,,
4440,3dc3c749d5c7c10e1aa504f48794ef0a87513a82,ddie Hung <eddie@fpgeh.com>, 2019-07-19 11:41:00 -0700, , add dsp_minwidth ice40 since ice40_dsp threshold,,
4441,1d14cec7fd41710aba0bb910a82fa5ca81c4adb0,ddie Hung <eddie@fpgeh.com>, 2019-07-19 11:39:24 -0700, , add dsp_minwidth macro soft logic a_width b_width,,
4442,9ad11ea2cc25f764bcd4e27dfc12c0f8041cb48a,ddie Hung <eddie@fpgeh.com>, 2019-07-19 10:57:32 -0700, , fine tune ice40_dsp.pmg add support packing subset register,,
4443,8f0e796be131c2a47694e786ff901cc9970917c6,ddie Hung <eddie@fpgeh.com>, 2019-07-19 10:38:13 -0700, , add support ice40 signed multiplier,,
4444,7bdb3996e20fdbc8acac87f829113ca904e7121c,ddie Hung <eddie@fpgeh.com>, 2019-07-19 10:28:38 -0700, , merge branch xc7dsp ice40dsp,,
4445,ca94c2d3c4785c45a2fefdb659e9ff94f2f8c7b3,ddie Hung <eddie@fpgeh.com>, 2019-07-19 10:27:44 -0700, , fix typo,,
4446,d439a830c6d802e8b2d9eab767d8554764b49b1b,ddie Hung <eddie@fpgeh.com>, 2019-07-19 09:40:47 -0700, , merge remote tracking branch origin eddie ice40dsp,,
4447,80884d6f7bd10d79e89ad3893ae557aa64af9742,avid Shah <dave@ds0.me>, 2019-07-19 17:33:57 +0100, , ice40 fix signed david shah dave ds0.me,,
4448,79f14c751417685e7405855a96fc7a37f5bc7fbf,avid Shah <dave@ds0.me>, 2019-07-19 17:33:41 +0100, , ice40 cells_sim.v fix sign partial product signed david shah dave ds0.me,,
4449,2168568f43984af2d194c0eab74ad73443f7e84c,ddie Hung <eddie@fpgeh.com>, 2019-07-19 09:16:13 -0700, , use sign_headroom instead,,
4450,3c84271543379a5a3845d5dcdb49a5e6fbafbc66,avid Shah <dave@ds0.me>, 2019-07-19 17:13:34 +0100, , ice40 cells_sim.v lsb signed 8x8 mode signed david shah dave ds0.me,,
4451,171cd2ff738cdb8027b9b6efb988bab8744264a9,ddie Hung <eddie@fpgeh.com>, 2019-07-19 08:52:49 -0700, , add test combination signedness comb mul,,
4452,f7753720feaf466a089f4b96fca27ed4130b5be8,ddie Hung <eddie@fpgeh.com>, 2019-07-19 08:45:35 -0700, , copy ref exists already,,
4453,bddd641290d3c01d86144362cd0e16c82e0bcfd8,ddie Hung <eddie@fpgeh.com>, 2019-07-18 21:03:54 -0700, , fix sb_mac sim model sign extend internal product,,
4454,601fac97e4c48d524d5c7f9b4688b536c2e1c891,ddie Hung <eddie@fpgeh.com>, 2019-07-18 21:02:49 -0700, , add params,,
4455,a777be30913105c3685417738f90f635ba7a3b62,ddie Hung <eddie@fpgeh.com>, 2019-07-18 20:37:39 -0700, , merge remote tracking branch origin master ice40dsp,,
4456,0157043b977e3b6715a6a568eb72aea247457eb0,ddie Hung <eddie@fpgeh.com>, 2019-07-18 20:36:48 -0700, , merge remote tracking branch origin master xc7dsp,,
4457,15c2a79ab96e280ecd6311cb0b726b348a2b1eb5,ddie Hung <eddie@fpgeh.com>, 2019-07-18 16:04:58 -0700, , define dsp_signedonly macro exists,,
4458,42e40dbd0a513d430ff0a463f9a80dedfbbf51f5,ddie Hung <eddie@fpgeh.com>, 2019-07-18 15:45:25 -0700, , merge remote tracking branch origin master ice40dsp,,
4459,09411dd996f75dbce22a6f6979b7d61b0dae24f7,ddie Hung <eddie@fpgeh.com>, 2019-07-18 15:38:28 -0700, , ice40_dsp accept __mul16x16,,
4460,266c1ae1226656d90ee6416c214ef64fe8b5906f,ddie Hung <eddie@fpgeh.com>, 2019-07-18 15:38:09 -0700, , synth_ice40 decompose 16x16,,
4461,2339b7fc3732996a217f635d95f1f7400cf43d48,ddie Hung <eddie@fpgeh.com>, 2019-07-18 15:37:35 -0700, , mul2dsp create cell interchanged mul,,
4462,802470746c320676d61431d420e33d34c239da84,ddie Hung <eddie@fpgeh.com>, 2019-07-18 15:22:00 -0700, , check empty first,,
4463,e22a7522422ec5f2f6db52d4e9c98d09868ea3e3,ddie Hung <eddie@fpgeh.com>, 2019-07-18 15:21:23 -0700, , make consistent,,
4464,90ac147eb2139dacc18f80515984ef83d7acb6a1,ddie Hung <eddie@fpgeh.com>, 2019-07-18 15:02:41 -0700, , autoremove ffp aor muxp,,
4465,43616e1414ed3d98b44c4a55f4d08e2d10664aa1,ddie Hung <eddie@fpgeh.com>, 2019-07-18 14:51:55 -0700, , update makefile,,
4466,4b71e6c42155d3359e0cca8529c12799209cf808,ddie Hung <eddie@fpgeh.com>, 2019-07-18 14:21:04 -0700, , add changelog entry,,
4467,b97fe6e86651b3a4736c46a49d76878beb088a8c,ddie Hung <eddie@fpgeh.com>, 2019-07-18 14:20:43 -0700, , work progress renaming label option synth_xilinx,,
4468,08fe63c61e652e51d16bd0259ccff3e482f1aa14,ddie Hung <eddie@fpgeh.com>, 2019-07-18 14:08:18 -0700, , improve pattern matcher match subset dffe cell,,
4469,79d63479eab35cf9bbb94b44a42c61e056cd9bcd,ddie Hung <eddie@fpgeh.com>, 2019-07-18 13:30:35 -0700, , improve reg packing,,
4470,e075f0dda0999374346ddfc09f83d323f426ddde,ddie Hung <eddie@fpgeh.com>, 2019-07-18 13:22:22 -0700, , autoremove register since might consumer,,
4471,0727b2c902df37fbbf2fe9acc31d96ce84fa88a7,ddie Hung <eddie@fpgeh.com>, 2019-07-18 13:18:04 -0700, , fix xilinx_dsp index cast,,
4472,8326af5418205e51452e0cced8d2253afe730e76,ddie Hung <eddie@fpgeh.com>, 2019-07-18 13:11:26 -0700, , fix signed multiplier decomposition,,
4473,5562cb08a47881bee30bf79f8ca720b997166b2f,ddie Hung <eddie@fpgeh.com>, 2019-07-18 13:09:55 -0700, , use single dsp_signedonly macro,,
4474,9cb0456b6f9fa86240a747bab9780a28001b1a02,avid Shah <dave@ds0.me>, 2019-07-18 19:04:28 +0100,1208, merge pull request 1208 zirconiumx intel_cleanups assorted synth_intel cleanup bwidawsk,,
4475,0c999ac2c4379273d560319d28591627de345a6a,an Ravensloft <dan.ravensloft@gmail.com>, 2019-07-18 18:41:34 +0100, , synth_intel use stringf,,
4476,2024357f32b3a5ee562501f66b16c30d9554aa4b,ddie Hung <eddie@fpgeh.com>, 2019-07-18 10:53:18 -0700, , working unsigned,,
4477,8e0f7c18f1beafcbd16afa616d7766089552d0a7,avid Shah <dave@ds0.me>, 2019-07-18 17:34:55 +0100,1184, merge pull request 1207 zirconiumx synth_intel rename consistency 1184,,
4478,50f5e29724bb6ea7f19279be7613ce693b7ea2da,an Ravensloft <dan.ravensloft@gmail.com>, 2019-07-18 17:28:21 +0100, , synth_intel family family,,
4479,d5cd2c80be95857cfd30d50081d6c87415e9169a,ddie Hung <eddie@fpgeh.com>, 2019-07-18 09:20:48 -0700, , cleanup,,
4480,d5b3b3bc6f9461fcdbad3dce849b4ab8988515db,an Ravensloft <dan.ravensloft@gmail.com>, 2019-07-18 17:08:52 +0100, , synth_intel revert change run_max10,,
4481,999811572a652a60003b98b120a5e2da20aad059,en Widawsky <ben@bwidawsk.net>, 2019-07-08 12:41:22 -0700, , intel_synth fix help message cyclonev supported family since initial commit old commit message suggested use a10gx incorrect aside obvious lack functional change due help message user previously using a10gx cyclonev also functional change using cyclonev instead signed ben widawsky ben bwidawsk.net,,
4482,f950a7a75d4353e0e31c523365a10926bc6180af,en Widawsky <ben@bwidawsk.net>, 2019-07-08 12:37:24 -0700, , intel_synth small code cleanup remove ladder signed ben widawsky ben bwidawsk.net,,
4483,809b94a67b0b666018b35536d4de327e99378a6f,en Widawsky <ben@bwidawsk.net>, 2019-07-08 12:24:24 -0700, , intel_synth make family explicit match help code default max10 family however couple ladder defaulted cycloneive fix inconsistency next patch clean signed ben widawsky ben bwidawsk.net,,
4484,060e77c09b51aabe712315d5fd655f62a765d62f,en Widawsky <ben@bwidawsk.net>, 2019-07-08 12:03:00 -0700, , intel_synth minor code cleanup signed ben widawsky ben bwidawsk.net,,
4485,c78ab8ebc53bc78d5f1910e311b1e4305df4ca48,an Ravensloft <dan.ravensloft@gmail.com>, 2019-07-18 16:46:21 +0100,1184, synth_intel rename consistency 1184 also fix typo help message,,
4486,c76607b9bcb2d90fce81ff71e37cc05d21facde4,ddie Hung <eddie@fpgeh.com>, 2019-07-18 08:14:58 -0700, , wrong wildcard symbol,,
4487,20b7120d66217f8ce791efb6d4a0a479a1dcced3,ddie Hung <eddie@fpgeh.com>, 2019-07-18 08:11:33 -0700, , merge branch xc7dsp github.com yosyshq yosys xc7dsp,,
4488,e66e8fb59d8443c8d55c1185d6b2ce889a35357d,lifford Wolf <clifford@clifford.at>, 2019-07-18 15:34:28 +0200,1184, merge pull request 1184 whitequark synth better label synth_ ice40 ecp5 sensible pas label naming,,
4489,927f0caa9d70ccf3634b29d8558c78febcc9081c,lifford Wolf <clifford@clifford.at>, 2019-07-18 15:31:27 +0200,1203, merge pull request 1203 whitequark write_verilog zero width value write_verilog dump zero width constant correctly,,
4490,16b0ccf04ca83d76f9bd182e125dd75fa838753a,avid Shah <dave@ds0.me>, 2019-07-18 11:33:37 +0100, , mul2dsp lower partial product always unsigned input signed david shah dave ds0.me,,
4491,e3f8e59f182129aa2ff9ba7a1ed7fbbaab657ce5,ddie Hung <eddie@fpgeh.com>, 2019-07-17 14:25:40 -0700, , make operand signed,,
4492,58e63feae1e950fff839c4261a787d5daf07612e,ddie Hung <eddie@fpgeh.com>, 2019-07-17 13:26:17 -0700, , update comment,,
4493,91629ee4b3aae3aa8243a659ffe1716ad5c432a2,ddie Hung <eddie@fpgeh.com>, 2019-07-17 12:45:25 -0700, , pattern matcher check pool bit exactly,,
4494,8dca8d486e945eb5883e6757f711011ed23aa5ba,ddie Hung <eddie@fpgeh.com>, 2019-07-17 12:44:52 -0700, , fix mul2dsp signedness,,
4495,1b62b82e05ef5405d8ddff211f623d90d848a9ca,ddie Hung <eddie@fpgeh.com>, 2019-07-17 11:34:18 -0700, , a_signed b_signed flip,,
4496,d63f1057083d625d4317da2b6934d0531129d961,ddie Hung <eddie@fpgeh.com>, 2019-07-17 10:44:11 -0700, , sigspec remove_const return sigspec,,
4497,56c00e871fbb73649d3b6f7ccee31c90942a020c,lifford Wolf <clifford@clifford.at>, 2019-07-17 11:49:04 +0200, , remove old pmux_safe code write_verilog signed clifford wolf clifford clifford.at,,
4498,82153059a1ba0fa64086a82fd5ae68f01b983e55,avid Shah <dave@ds0.me>, 2019-07-17 07:55:26 +0100,1204, merge pull request 1204 smunaut fix_1187 ice40 adapt relut process pass new lut sb_lut4 port map,,
4499,0b6d47f8bfe3117817398a7a84a2d93dd339335b,ddie Hung <eddie@fpgeh.com>, 2019-07-16 15:55:13 -0700, , add dsp_ _signedonly macro,,
4500,c501aa5ee84c14f5b6aebe3052dabb1c314eb9e0,ddie Hung <eddie@fpgeh.com>, 2019-07-16 15:54:27 -0700, , signedness,,
4501,3f677fb0db15f75d9655fe653f991c94e78a4a1f,ddie Hung <eddie@fpgeh.com>, 2019-07-16 15:54:07 -0700, , signed extension,,
4502,f28e38de9994151ea4e22608441dbc9e116d7b8c,ylvain Munaut <tnt@246tNt.com>, 2019-07-16 23:57:15 +0200,1187, ice40 adapt relut process pass new lut sb_lut4 port map new mapping introduced needed matching adaptation converting optimizing luts relut process fix 1187 diagnosis issue daveshah1 irc signed sylvain munaut tnt 246tnt.com,,
4503,6390c535ba70c0a4fe0cb08156fefa80fb621e47,ddie Hung <eddie@fpgeh.com>, 2019-07-16 14:30:25 -0700, , revert drop 24x16 multiplier,,
4504,569cd66764f43af9ea73038ce7437ab8557d497e,ddie Hung <eddie@fpgeh.com>, 2019-07-16 14:18:36 -0700, , merge branch xc7dsp github.com yosyshq yosys xc7dsp,,
4505,9616dbd125171905bccf55fa7fd564e4ae2ca5ab,ddie Hung <eddie@fpgeh.com>, 2019-07-16 14:06:32 -0700, , add support reg packing,,
4506,d086dfb5b0d4f1f8e60a9e32d874a1f94cf73c66,ddie Hung <eddie@fpgeh.com>, 2019-07-16 14:06:07 -0700, , sigspec extract allow negative length,,
4507,5d1ce043812b9b86ee3c3588c430ea1cd57fee1e,ddie Hung <eddie@fpgeh.com>, 2019-07-16 14:05:50 -0700, , add support reg dsp48e1,,
4508,4ff44d85a5cb63c7b3f67c2f2398e62db7f199eb,hitequark <whitequark@whitequark.org>, 2019-07-16 20:57:05 +0000,948, write_verilog dump zero width constant correctly commit zero width constant dumped empty string unfortunately 1364 2005 5.2.3.3 indicates empty string equivalent bit wide wrong commit replication operation count zero used instead explicitly permitted per 1364 2005 5.1.14 defined size zero operand non zero size legal though fix 948,,
4509,f8e470c1d1178680034a28a9f28b161acf667701,ddie Hung <eddie@fpgeh.com>, 2019-07-16 13:52:43 -0700,1202, merge pull request 1202 yosyshq cmp2lut_lut6 cmp2lut transformation support bit lut mask,,
4510,698ab9beeed7ee585117cc1e5f5126a9092942df,hitequark <whitequark@whitequark.org>, 2019-07-16 20:44:55 +0000, , synth_ecp5 rename dram lutram everywhere,,
4511,ba099bfe9befccc42df99d2930fdbc686152187c,hitequark <whitequark@whitequark.org>, 2019-07-11 10:56:59 +0000, , synth_ ice40 ecp5 sensible pas label naming,,
4512,7a58ee78dc8bd2c257498dc947081a1bba7bb54f,ddie Hung <eddie@fpgeh.com>, 2019-07-16 12:45:29 -0700, , gen_lut return correctly sized lut mask,,
4513,8a2a2cd035d5fe931899256711ed972fd1da3a3b,ddie Hung <eddie@fpgeh.com>, 2019-07-16 12:44:26 -0700, , forgot commit,,
4514,dd10d2b00d6760f2d09f55c90591855afcae409e,ddie Hung <eddie@fpgeh.com>, 2019-07-16 12:11:59 -0700, , add test cmp2lut lut6,,
4515,d38df68d26f1644539e5116e6b6c360e1c389cc9,avid Shah <dave@ds0.me>, 2019-07-16 17:53:08 +0100, , xilinx add correct signed behaviour dsp48e1 model signed david shah dave ds0.me,,
4516,5939b5d636f80d4f9345f5b8d0247332d533b68c,ddie Hung <eddie@fpgeh.com>, 2019-07-16 08:53:47 -0700,1188, merge pull request 1188 yosyshq eddie abc9 push inverter driving box input comb output lut soft logic,,
4517,ba8ccbdea88fe432187e2481a8525cc1c53b4cf4,ddie Hung <eddie@fpgeh.com>, 2019-07-16 08:52:14 -0700,1186, merge pull request 1186 yosyshq eddie abc9_ice40_fix abc9 ice40 encapsulate sb_carry sb_lut4 one box,,
4518,95c8d27b0bfdea330a62a18825dea3691b4affe2,avid Shah <dave@ds0.me>, 2019-07-16 16:46:41 +0100, , xilinx treat dsp48e1 24x17 unsigned actual behaviour 25x18 signed signed david shah dave ds0.me,,
4519,8da4c1ad8262216c5204c735f5297da33fed01fa,avid Shah <dave@ds0.me>, 2019-07-16 16:44:40 +0100, , mul2dsp fix edge case y_width b_width dsp_a_maxwidth signed david shah dave ds0.me,,
4520,7a75f5f3ac82aa764f41e8fbb93475ab729750dc,avid Shah <dave@ds0.me>, 2019-07-16 16:19:32 +0100, , mul2dsp fix indentation signed david shah dave ds0.me,,
4521,a1a04ea79c4d006baa7204ba5ca77870f45aa633,lifford Wolf <clifford@clifford.at>, 2019-07-16 15:27:25 +0200,1200, merge pull request 1200 mmicko fix typo double,,
4522,928f0a4438db46b0127604716f72078b563e1042,lifford Wolf <clifford@clifford.at>, 2019-07-16 15:27:09 +0200,1199, merge pull request 1199 mmicko extract_fa_fix fix check logic extract_fa,,
4523,6cce679b35d7eab2b620eed7b8b697d10974307a,iodrag Milanovic <mmicko@gmail.com>, 2019-07-16 11:03:30 +0200, , fix typo double,,
4524,2b469e82a78aa6bb46dbdc2ea8460e3209d5432b,iodrag Milanovic <mmicko@gmail.com>, 2019-07-16 10:35:18 +0200, , fix check logic extract_fa,,
4525,fd5b3593d8496578c0879fc024bf81737be3702f,ddie Hung <eddie@fpgeh.com>, 2019-07-15 16:52:37 -0700, , swap equal,,
4526,b29f26f6c7d880b9a446f6eacfa988c2018a1e30,ddie Hung <eddie@fpgeh.com>, 2019-07-15 16:23:12 -0700, , sigspec extend_u0 return,,
4527,5f00d335d4861fc03dd7b6cee68fd79505bd3d41,ddie Hung <eddie@fpgeh.com>, 2019-07-15 15:03:15 -0700, , oops forgot file,,
4528,dd59375a66b6463df9cc371b30249324b47399aa,ddie Hung <eddie@fpgeh.com>, 2019-07-15 14:46:31 -0700, , add xilinx_dsp register packing,,
4529,42f8e68e76a3717cf4ad29c36f0a9a801cde52c1,ddie Hung <eddie@fpgeh.com>, 2019-07-15 14:45:47 -0700, , port generic dsp,,
4530,0c7ee6d0fa14b634ffbde5ad79983cb89372a697,ddie Hung <eddie@fpgeh.com>, 2019-07-15 14:18:44 -0700, , move dsp mapping back dsp_map.v,,
4531,87db41a2bbff1d68ec70056081d5c8a066569b1a,ddie Hung <eddie@fpgeh.com>, 2019-07-15 13:31:08 -0700,1196, merge pull request 1196 yosyshq eddie fix1178 fix different synth result without debug output,,
4532,5fb27c071bb072644dbb38cf8a516628c2afe15b,ddie Hung <eddie@fpgeh.com>, 2019-07-15 12:03:51 -0700, , per whitequark,,
4533,91fcf034bceecd50f1aaf96c3cdc270250ab9597,ddie Hung <eddie@fpgeh.com>, 2019-07-15 11:24:11 -0700, , swap b_width a_width,,
4534,1793e6018a37af674a356769779674e095fae261,ddie Hung <eddie@fpgeh.com>, 2019-07-15 11:19:54 -0700, , tidy,,
4535,20e3d2d9b0857dae9b03a7fc50b2cce4bced27f0,ddie Hung <eddie@fpgeh.com>, 2019-07-15 11:13:22 -0700, , move dsp48e1 model cells_xtra initial multiply one cells_sim,,
4536,2a7198db516800720e6e63d5676b68b8add81a5c,lifford Wolf <clifford@clifford.at>, 2019-07-15 20:06:35 +0200,1189, merge pull request 1189 yosyshq eddie fix1151 error enable dbits memory_bram file,,
4537,2c5c53e4c1b4d40a3cf19136e3e87bb4f608d7a1,lifford Wolf <clifford@clifford.at>, 2019-07-15 20:05:56 +0200,1190, merge pull request 1190 yosyshq eddie fix_1099 extract_fa return nothing gracefully,,
4538,196c9c22b2e1811250e8ddc949b740c0c4c0f2cb,lifford Wolf <clifford@clifford.at>, 2019-07-15 20:04:00 +0200,1191, merge pull request 1191 whitequark opt_lut log_debug make opt_lut chatty,,
4539,46144f2750bece036441436cd4762ca03aff5289,lifford Wolf <clifford@clifford.at>, 2019-07-15 20:01:38 +0200,1195, merge pull request 1195 roman parise master updated freebsd dependency readme.md,,
4540,bf8bb54c1a94a8106f99e9a5aedb95b32d76bb9a,lifford Wolf <clifford@clifford.at>, 2019-07-15 19:42:11 +0200,1197, merge pull request 1197 nakengelhardt handle setrlimit fail smt handle failure setrlimit syscall,,
4541,146451a767bc0ba77da86bdb8ebec5d3387b49ca,ddie Hung <eddie@fpgeh.com>, 2019-07-15 09:49:41 -0700, , merge remote tracking branch origin master xc7dsp,,
4542,06f94c92d49a82faad492026f2b0fe6cf0495fcf,ddie Hung <eddie@fpgeh.com>, 2019-07-15 08:35:48 -0700, , revert add log_checkpoint function use opt_muxtree reverts commit,,
4543,ab4b9e8db481cd24b61cc0dc14bb5bf74d08006d,. Engelhardt <nakengelhardt@gmail.com>, 2019-07-15 23:33:18 +0800, , smt handle failure setrlimit syscall,,
4544,78560aac86b763306798192aa375ed04a5b192a0,ddie Hung <eddie@fpgeh.com>, 2019-07-15 08:31:26 -0700, , revert fix first divergence 1178 reverts commit,,
4545,7129a03083b21c1ed1610126ae28828c56f42369,ddie Hung <eddie@fpgeh.com>, 2019-07-15 08:23:01 -0700, , merge branch master eddie fix1178,,
4546,44fd459c799e393d13d664102cf381264c80649f,lifford Wolf <clifford@clifford.at>, 2019-07-15 17:10:42 +0200,1178, redesign log_id_cache keep idstring instance referenced fix 1178 signed clifford wolf clifford clifford.at,,
4547,0e6c83027f24cdf7082606a5631468ad28f41574,lifford Wolf <clifford@clifford.at>, 2019-07-15 12:12:21 +0200, , add log_checkpoint function use opt_muxtree signed clifford wolf clifford clifford.at,,
4548,a97d30d2f88d2f7a41abf8b913bbc017b60d8c7d,ddie Hung <eddie@fpgeh.com>, 2019-07-14 13:36:34 -0700,1194, merge pull request 1194 cr1901 miss semi fix missing semicolon window specific code aigerparse.cc,,
4549,da5d64d71e27a1ee182f7c50f240e0adc91a5a07,illiam D. Jones <thor0505@comcast.net>, 2019-07-14 11:57:08 -0400, , fix missing semicolon window specific code aigerparse.cc signed william jones thor0505 comcast.net,,
4550,f7ab7a418cac110834fb7c8b89e29cb4d9a2a1fb,oman-Parise <pariseroman@gmail.com>, 2019-07-14 09:25:07 -0700, , updated freebsd dependency readme.md,,
4551,2de7e92bb847edef65f418c9034709649f6c1185,hitequark <whitequark@whitequark.org>, 2019-07-13 16:49:56 +0000, , opt_lut make chatty,,
4552,9b91d815b55343630c3c2d4a5a7d2a593c344f07,ddie Hung <eddie@fpgeh.com>, 2019-07-13 04:13:57 -0700, , consteval fails log_abort return gracefully,,
4553,ab3917d0791874bab845ca74203c5aaa2ec842d2,ddie Hung <eddie@fpgeh.com>, 2019-07-13 03:39:23 -0700, , error enable dbits,,
4554,d032198facc05634bd617328e1865e7f0d8d953c,ddie Hung <eddie@fpgeh.com>, 2019-07-13 01:11:00 -0700, , ice40_opt lut sb_lut,,
4555,fb062c3426e8acb5b3f54dfed7209631208fec81,ddie Hung <eddie@fpgeh.com>, 2019-07-13 00:52:21 -0700, , add comment,,
4556,41243a53b384a9ecfadd7b424c9e22c7c84fb721,ddie Hung <eddie@fpgeh.com>, 2019-07-12 21:00:13 -0700, , update test accurate lut mask,,
4557,e9bdc86c0e0ea41d1ee8a610b7f1304c3eaf43e9,ddie Hung <eddie@fpgeh.com>, 2019-07-12 19:33:02 -0700, , duplicate clone,,
4558,be0cb7f4b81af91ce47a8baf57d0aff716eecddc,ddie Hung <eddie@fpgeh.com>, 2019-07-12 19:21:03 -0700, , cleanup,,
4559,7d583f9e57dc3feb7e525c5ad120b1ba3959fdcd,ddie Hung <eddie@fpgeh.com>, 2019-07-12 19:17:32 -0700, , cleanup,,
4560,83f23a24a880fb3cd40ea16b478540bdbdfe597c,ddie Hung <eddie@fpgeh.com>, 2019-07-12 16:06:14 -0700, , cleanup,,
4561,1adbfb55338fdb29eae638f988ae361b9e401d8b,ddie Hung <eddie@fpgeh.com>, 2019-07-12 16:01:11 -0700, , cleanup,,
4562,39a7c7c54c1845ee4d13c33745085318a9a44b96,ddie Hung <eddie@fpgeh.com>, 2019-07-12 15:43:39 -0700, , cleanup,,
4563,91c07be196c71cc172834dcbddd30f5944972b41,ddie Hung <eddie@fpgeh.com>, 2019-07-12 15:41:06 -0700, , cleanup,,
4564,399e1ec87033d44d8d9e55b6a15a06e4412eb81a,ddie Hung <eddie@fpgeh.com>, 2019-07-12 15:31:02 -0700, , cleanup,,
4565,58dbb28fd3e1176d9f8a1355897cf4b56b7b46b2,ddie Hung <eddie@fpgeh.com>, 2019-07-12 15:29:04 -0700, , cleanup,,
4566,7dc15bdd2dff8493ee5786845a5e39427bf3779d,ddie Hung <eddie@fpgeh.com>, 2019-07-12 08:22:26 -0700, , double count cell abc,,
4567,463f7100665b38ca346f3919a65ff7626c24c91c,lifford Wolf <clifford@clifford.at>, 2019-07-12 10:48:00 +0200,1183, merge pull request 1183 whitequark ice40 always relut synth_ice40 switch relut always,,
4568,7a912f22b2c3976d72a25ffd605a1cf598b67983,ddie Hung <eddie@fpgeh.com>, 2019-07-12 01:32:10 -0700, , use const from_string constructor ...,,
4569,28274dfb09fb48637f82949ce601a417eb3d0b82,ddie Hung <eddie@fpgeh.com>, 2019-07-12 01:17:53 -0700, , one,,
4570,e0e5d7d68eee0d1a83b048d9d9fde94673ff5673,ddie Hung <eddie@fpgeh.com>, 2019-07-12 01:15:22 -0700, , fix spacing,,
4571,4de03bd5e6cd72b3eb2a70d5735e7526d7a6f8a8,ddie Hung <eddie@fpgeh.com>, 2019-07-12 01:08:48 -0700, , remove double push,,
4572,62ac5ebd02e18add18a11f4c19002f4059b091b7,ddie Hung <eddie@fpgeh.com>, 2019-07-12 00:53:01 -0700, , map box abc9,,
4573,0f5bddcd792ed2da2b9a3eb12e775537f394e771,ddie Hung <eddie@fpgeh.com>, 2019-07-12 00:52:31 -0700, , ice40_opt handle box opt back sb_lut4,,
4574,a79ff2501e7b73b4af958d23d247951b107bb054,ddie Hung <eddie@fpgeh.com>, 2019-07-12 00:52:19 -0700, , add new box cells_sim.v,,
4575,c6e16e1334dcbd8bb556ab566130cc7936f06a69,ddie Hung <eddie@fpgeh.com>, 2019-07-12 00:51:37 -0700, , _abc macro map unmap new box,,
4576,fc3d74616f284eaccdc7d105cd77572953602d7f,ddie Hung <eddie@fpgeh.com>, 2019-07-12 00:50:42 -0700, , combine sb_carry sb_lut one box,,
4577,1c9f3fadb9f60653fc9d1d7d72ba22033e077468,ddie Hung <eddie@fpgeh.com>, 2019-07-11 17:17:26 -0700, , add tsu offset box comment,,
4578,d386177e6d99ea2b3ef4b798653c0b1d7786e6b8,ddie Hung <eddie@fpgeh.com>, 2019-07-11 17:09:17 -0700, , abc like negative delay flop box ...,,
4579,3ef927647c04bccce1d72751f6fb95ac4ac7e98b,ddie Hung <eddie@fpgeh.com>, 2019-07-11 14:25:47 -0700, , fix fdce_1 box,,
4580,1ada5681340aca5132e4a7bf8fa2d4a6e80adc59,ddie Hung <eddie@fpgeh.com>, 2019-07-11 14:23:45 -0700, , revert pastq first input reverts commit,,
4581,854333f2af53626e09de693f5d5c7fa107d81c74,ddie Hung <eddie@fpgeh.com>, 2019-07-11 13:55:47 -0700, , propagate init attr,,
4582,8f9d529929f43e6ba98f06159ae9533984c6264f,ddie Hung <eddie@fpgeh.com>, 2019-07-11 13:54:40 -0700, , pastq first input,,
4583,021f8e549266fb500d19f7a3b7747cad6eda22c2,ddie Hung <eddie@fpgeh.com>, 2019-07-11 13:23:07 -0700, , fix typo,,
4584,b700a4b1c5dd086874c7024edb10674cf3c3a7c4,hitequark <whitequark@whitequark.org>, 2019-07-11 10:46:30 +0000, , synth_ice40 switch relut always,,
4585,a8c5f7f41ec0c829c29ae425b0074eb33fa2a30c,hitequark <whitequark@whitequark.org>, 2019-07-11 10:46:45 +0000, , synth_ice40 fix help text typo nfc,,
4586,19c1c3cfa351eb818065054ca6358006f38acb9c,ddie Hung <eddie@fpgeh.com>, 2019-07-11 12:55:35 -0700,1182, merge pull request 1182 koriakin xc6s bram synth_xilinx initial spartan block ram inference support,,
4587,931adbaf74a2e489e1adfe202ce583e979384e55,ddie Hung <eddie@fpgeh.com>, 2019-07-11 12:55:14 -0700,1185, merge pull request 1185 koriakin init vals xilinx fix default value fdpe fdse init attribute match ise vivado,,
4588,a9efacd01da0feb85000ce62c2769c35eae43505,arcin KoÅcielnicki <marcin@symbioticeda.com>, 2019-07-11 21:13:12 +0200, , xilinx fix default value fdpe fdse init attribute match ise vivado,,
4589,a314565ad448c1d5a76604bbd25ac2c901c08f8f,ddie Hung <eddie@fpgeh.com>, 2019-07-11 10:52:45 -0700, , short async box,,
4590,8fef4c359419998eb4b068b019cbeb7faae331b7,ddie Hung <eddie@fpgeh.com>, 2019-07-11 10:52:33 -0700, , simplify __abc_async box,,
4591,93fbd56db1c72403881281aa2c3e61bf6e622344,ddie Hung <eddie@fpgeh.com>, 2019-07-11 10:25:59 -0700, , ,,
4592,bd198aa803bdfc3b21bfa920822805df992e3120,ddie Hung <eddie@fpgeh.com>, 2019-07-11 10:07:14 -0700, , missing debug message,,
4593,237d8651a5b91bf4fa1de69d0930fdcbba049e40,ddie Hung <eddie@fpgeh.com>, 2019-07-11 09:58:00 -0700, , error abc9 called lut luts,,
4594,0c3ed73dade2488d0add1a3e6e82b148171f2d66,ddie Hung <eddie@fpgeh.com>, 2019-07-11 09:55:14 -0700, , count _not_ cell turned luts,,
4595,33862d04451ba58ce2b51c1e11abf86b65c3f018,ddie Hung <eddie@fpgeh.com>, 2019-07-11 09:22:52 -0700, , wip fixing partitioning temporarily partition,,
4596,c0abd187997a47282a12c869461f9d23dd397f5e,ddie Hung <eddie@fpgeh.com>, 2019-07-11 08:49:06 -0700, , enable abc9 even currently work ice40,,
4597,ce250b341c912a3357b13259c1b0b6ed0a7b95a6,arcin KoÅcielnicki <marcin@symbioticeda.com>, 2019-07-02 14:28:35 +0200, , synth_xilinx initial spartan block ram inference support,,
4598,d357431df175719ed7653d2e3724473aece36b78,ddie Hung <eddie@fpgeh.com>, 2019-07-10 22:54:39 -0700, , restore master,,
4599,f984e0cb345c7cec85eb9b90a13faacffa2e3fa2,ddie Hung <eddie@fpgeh.com>, 2019-07-10 22:33:35 -0700, , another typo,,
4600,9112850800a92ed0e330d8470e1273116d78ba14,lifford Wolf <clifford@clifford.at>, 2019-07-11 07:25:52 +0200,1172, merge pull request 1172 whitequark write_verilog qmark write_verilog write rtlil aka verilog,,
4601,fd3d5cefad89a396c9807bf3b8dc7349c1a765f1,lifford Wolf <clifford@clifford.at>, 2019-07-11 07:23:28 +0200,1179, merge pull request 1179 whitequark attrmap proc attrmap also consider process switch case attribute,,
4602,375fcbe5113db80a92b950e5aca7df17add67acf,ddie Hung <eddie@fpgeh.com>, 2019-07-10 20:26:09 -0700, , abc_flop also get topologically sorted,,
4603,9f608d6be30c9302c0e3810525457e39f57b0334,ddie Hung <eddie@fpgeh.com>, 2019-07-10 20:25:59 -0700, , write_verilog extension,,
4604,ea6ffea2cd580542cbb5cc349f5268af0700e292,ddie Hung <eddie@fpgeh.com>, 2019-07-10 20:10:20 -0700, , fix clk_pol,,
4605,7899a06ed64c55e8d804ef2970ad983e3d112013,ddie Hung <eddie@fpgeh.com>, 2019-07-10 19:59:24 -0700, , another typo,,
4606,ad35b509de55df1ab5c6a360adec1e3777ba2410,ddie Hung <eddie@fpgeh.com>, 2019-07-10 19:05:53 -0700, , another typo,,
4607,e603d719d650722e4fcd1b65b46c64da19c92f81,ddie Hung <eddie@fpgeh.com>, 2019-07-10 19:04:22 -0700, , fix spacing,,
4608,f3511e4f9358b0eb053893877ab615b66325da39,ddie Hung <eddie@fpgeh.com>, 2019-07-10 19:01:13 -0700, , use currq,,
4609,71acd3ddcfc9083f23ee624de1c16be6b8dbe4d6,ddie Hung <eddie@fpgeh.com>, 2019-07-10 18:57:44 -0700, , remove retime abc9 revert abc behav separate clock domain,,
4610,f030be3f1c384f457b5700aef99d21c34258f64e,ddie Hung <eddie@fpgeh.com>, 2019-07-10 18:57:11 -0700, , preserve parameter plus extra one clk polarity,,
4611,f8f0ffe786eabd016e0f9a0e4f4de10743638cdf,ddie Hung <eddie@fpgeh.com>, 2019-07-10 18:56:50 -0700, , small opt,,
4612,4a995c5d80735baf1431a088c2faf81eb75fdaf6,ddie Hung <eddie@fpgeh.com>, 2019-07-10 17:54:56 -0700, , change specify flop abc,,
4613,a092c48f036b71cc4014ec6f2865297d49589d40,ddie Hung <eddie@fpgeh.com>, 2019-07-10 17:34:51 -0700, , use split_tokens,,
4614,3bb48facb21032eb49ca40150827358e2d35a9c8,ddie Hung <eddie@fpgeh.com>, 2019-07-10 17:17:54 -0700, , remove params variant,,
4615,0372c900e8dbf6c3d46cdb9438b46d5ddf970e18,ddie Hung <eddie@fpgeh.com>, 2019-07-10 17:15:49 -0700, , fix typo pre clr behave,,
4616,7b2599cb94a718d3c3d6fa4b5eb3ad4824ed13c4,ddie Hung <eddie@fpgeh.com>, 2019-07-10 17:06:05 -0700, , move abc stuff abc_ff.v add support type,,
4617,0ab8f28bc7b6fefc1b4acd4e5c1cb437af878806,ddie Hung <eddie@fpgeh.com>, 2019-07-10 16:23:15 -0700, , uncomment is_c_inverted parameter,,
4618,838ae1a14cddf25919bb2a68e74220a07db4a06e,ddie Hung <eddie@fpgeh.com>, 2019-07-10 16:15:57 -0700, , synth_xilinx map_cells stage techmap ff_map.v,,
4619,73c8f1a59e69c5c2f06827d365afc6504fdfad82,ddie Hung <eddie@fpgeh.com>, 2019-07-10 16:12:33 -0700, , fix box numbering,,
4620,052060f10906ca859d2313b86800e110bd34b79f,ddie Hung <eddie@fpgeh.com>, 2019-07-10 16:05:41 -0700, , merge remote tracking branch origin master xaig_dff,,
4621,b33ecd2a746b734fda33d8535afecf76bd35f59c,ddie Hung <eddie@fpgeh.com>, 2019-07-10 16:00:03 -0700, , move dsp_map.v cells_map.v cleanup synth_xilinx little,,
4622,cea7441d8ae7df8d22f510e6a101ec46a9d7751e,ddie Hung <eddie@fpgeh.com>, 2019-07-10 15:58:01 -0700, , merge remote tracking branch origin master xc7dsp,,
4623,bb2144ae733f1a2c5e629a8251bfbdcc15559aa4,ddie Hung <eddie@fpgeh.com>, 2019-07-10 14:38:13 -0700,1180, merge pull request 1180 yosyshq eddie no_abc9_retime error abc9 retime specified,,
4624,2f990a73192de15199c16c5c683228a97dc8ce2d,ddie Hung <eddie@fpgeh.com>, 2019-07-10 14:38:00 -0700,1148, merge pull request 1148 yosyshq xc7mux synth_xilinx infer wide multiplexer using new widemux min option,,
4625,6bbd286e033ed25bb49684316a86d6227dec4cd7,ddie Hung <eddie@fpgeh.com>, 2019-07-10 12:47:48 -0700, , error abc9 retime specified,,
4626,58bb84e5b22ba66310fd54fecdbf5817138a5fd1,ddie Hung <eddie@fpgeh.com>, 2019-07-10 12:32:33 -0700, , add spacing,,
4627,521971e32ef54fa64474a8ed1c2748572901aaf5,ddie Hung <eddie@fpgeh.com>, 2019-07-10 12:20:04 -0700, , add ascii art explaining mux decomposition,,
4628,ea447220dab2a5a66adb3a78ca2789068f046f3a,hitequark <whitequark@whitequark.org>, 2019-07-10 12:28:32 +0000, , attrmap also consider process switch case attribute,,
4629,c66b4b9131bb663ab5cd597635ba74068bd69fe6,lifford Wolf <clifford@clifford.at>, 2019-07-10 08:48:20 +0200,1177, merge pull request 1177 yosyshq clifford async fix clk2fflogic adff reset semantic negative hold time reset,,
4630,e573d024a257a6cf8925784f6f22d192a1f24693,ddie Hung <eddie@fpgeh.com>, 2019-07-09 21:26:38 -0700, , call muxpack pmux2shiftx cmp2lut,,
4631,1122a2e0671ed00b7c03658f5012e34df12f26de,ddie Hung <eddie@fpgeh.com>, 2019-07-09 15:49:16 -0700,1178, fix first divergence 1178,,
4632,c55530b90197302e7c27eb106094fa74a178fc67,ddie Hung <eddie@fpgeh.com>, 2019-07-09 14:29:58 -0700, , restore opt_clean back original place,,
4633,5b48b18d29dabfaa3aa51fc4946f14b0ea8954e2,ddie Hung <eddie@fpgeh.com>, 2019-07-09 14:28:54 -0700, , restore missing techmap map cmp2lut.v lut_width,,
4634,27b27b8781ab8d57aa85a432aba7e914570feffb,avid Shah <dave@ds0.me>, 2019-07-09 22:26:10 +0100, , synth_ecp5 fix typo copyright header signed david shah dave ds0.me,,
4635,1d58bbb79c36d88c24008797947789d9ae5605be,lifford Wolf <clifford@clifford.at>, 2019-07-09 22:51:25 +0200,1175, merge pull request 1175 whitequark write_verilog fix case attr position write_verilog fix placement case attribute,,
4636,cae26bf330e359fb27f5e04c7686d5862823aa67,lifford Wolf <clifford@clifford.at>, 2019-07-09 22:59:51 +0200,1174, merge pull request 1174 yosyshq eddie fix1173 increment one since counting zero,,
4637,6dd33be7cec561675be362301ba837cb41f7c283,lifford Wolf <clifford@clifford.at>, 2019-07-09 22:51:25 +0200,1175, merge pull request 1175 whitequark write_verilog fix case attr position write_verilog fix placement case attribute,,
4638,9546ccdbd348b1dc056884a536246801cdf1c4f1,lifford Wolf <clifford@clifford.at>, 2019-07-09 22:44:39 +0200, , fix test various async ffl test signed clifford wolf clifford clifford.at,,
4639,513862148211401fe71fb7966c81773042665acd,lifford Wolf <clifford@clifford.at>, 2019-07-09 22:21:25 +0200, , improve test various async disable failing ffl test signed clifford wolf clifford clifford.at,,
4640,b1a048a703b12bc02433d8c2c98b4b35cc799979,ddie Hung <eddie@fpgeh.com>, 2019-07-09 12:35:41 -0700, , extend using preserve care,,
4641,f604aa174e60c98c778d6003be2c591822bf80d1,ddie Hung <eddie@fpgeh.com>, 2019-07-09 12:19:40 -0700,1171, merge pull request 1171 yosyshq revert 1166 eddie synth_keepdc revert add synth keepdc option,,
4642,bee5d2b21a721b5b2d28cc9326b3d51573167038,ddie Hung <eddie@fpgeh.com>, 2019-07-09 12:16:33 -0700, , merge remote tracking branch origin eddie fix1173 xc7mux,,
4643,37bb6b5e96fcedc1126c31aac84b8c029e192f5f,hitequark <whitequark@whitequark.org>, 2019-07-09 19:14:03 +0000, , write_verilog fix placement case attribute nfc,,
4644,c2db70f41e2697d141439c093813ae48f3b7a5d4,ddie Hung <eddie@fpgeh.com>, 2019-07-09 12:14:00 -0700, , increment one since counting zero,,
4645,c18b23f0559f2232186ce3b97b4ffb64877abd5c,lifford Wolf <clifford@clifford.at>, 2019-07-09 20:58:59 +0200, , add test various async signed clifford wolf clifford clifford.at,,
4646,3dd92fcd15bc3f1448a97e6bb7c997d36781b55c,lifford Wolf <clifford@clifford.at>, 2019-07-09 20:58:28 +0200, , improve test various run test.sh signed clifford wolf clifford clifford.at,,
4647,f8512864cd2b9c0c17d71d4196dbf3f25ec554d1,lifford Wolf <clifford@clifford.at>, 2019-07-09 20:58:01 +0200, , add test simple_abc9 .gitignore signed clifford wolf clifford clifford.at,,
4648,6a29e1f5b7e8ac36fcf8c5f00c509ebeaa5257e5,hitequark <whitequark@whitequark.org>, 2019-07-09 18:30:24 +0000, , write_verilog write rtlil aka verilog currently way determined grepping regex bsa end rtlil netlist reading verilog constant part case running certain fsm pass case round tripped back verilog,,
4649,93522b0ae15466297e45edecf55f7e33c4ebcc1c,ddie Hung <eddie@fpgeh.com>, 2019-07-09 10:59:37 -0700, , extend mux decomposition,,
4650,c8979a3353c531884fd7f7dec8c06682d0b4b3ec,avid Shah <dave@ds0.me>, 2019-07-09 18:51:23 +0100, , update changelog signed david shah dave ds0.me,,
4651,8af7ced5cd452bd0ef1e6bc17206e9360a893e49,lifford Wolf <clifford@clifford.at>, 2019-07-09 16:57:16 +0200,1163, merge pull request 1163 whitequark case attrs support case rule attribute,,
4652,76f20492a468ffef9902712e36c856f3a6e63dd5,lifford Wolf <clifford@clifford.at>, 2019-07-09 16:56:29 +0200,1162, merge pull request 1162 whitequark rtlil case attrs allow attribute individual switch case rtlil,,
4653,17e0cc010c12fc69fdadc2c342da1ef8e16a2d91,lifford Wolf <clifford@clifford.at>, 2019-07-05 11:57:41 +0200,1159, merge pull request 1159 btut fix throw runtime exception trying convert inexistend object python,,
4654,fecd3aa2b15a20fc72d790b2437ee016ae879c14,lifford Wolf <clifford@clifford.at>, 2019-07-03 12:30:37 +0200,1147, merge pull request 1147 yosyshq clifford fix1144 improve specify dummy parser,,
4655,d105e2f03f259e4f2be3d6d9ba970565d8422b87,lifford Wolf <clifford@clifford.at>, 2019-07-03 10:45:29 +0200,1154, merge pull request 1154 whitequark manual sync always manual explain purpose sync always,,
4656,4b49c0201edc37d0d3edd906e2693d6284a1b0ba,avid Shah <dave@ds0.me>, 2019-07-02 16:47:54 +0100,1153, merge pull request 1153 yosyshq dave fix_multi_mux memory_dff fix checking feedback mux input one mux,,
4657,7b298479d4a10ac20379955fa749e70560b72b7f,lifford Wolf <clifford@clifford.at>, 2019-07-02 11:36:26 +0200,53, fix read_verilog assert assume etc default case label fix yosyshq symbiyosys signed clifford wolf clifford clifford.at,,
4658,fc87c010c504863b242b8882c1170396a7d1d43c,ddie Hung <eddie@fpgeh.com>, 2019-06-28 14:18:56 -0700, , autotest.sh define _autotb test_autotb,,
4659,ef0823690c386c405fdd0ca2a3f45af8788a19aa,lifford Wolf <clifford@clifford.at>, 2019-06-28 10:30:31 +0200,1146, merge pull request 1146 gsomlo gls test abc ext test use optional abcexternal specified,,
4660,c8649953431d3789296c4a7c1bd559ec136af6e3,ddie Hung <eddie@fpgeh.com>, 2019-07-09 10:38:07 -0700, , fix typo comment,,
4661,00d8a9dce2c014214161518546021db79a8eac43,ddie Hung <eddie@fpgeh.com>, 2019-07-09 10:22:57 -0700,1170, merge pull request 1170 yosyshq eddie rename bswap32,,
4662,c91cb735620537c9f573be52cefe6267d0a9cfd8,ddie Hung <eddie@fpgeh.com>, 2019-07-09 10:22:49 -0700, , merge remote tracking branch origin master xc7mux,,
4663,c68b9092100280dbc059526a88f9d8e2902ff6a3,ddie Hung <eddie@fpgeh.com>, 2019-07-09 10:21:54 -0700, , synth_xilinx call command synth coarse directly,,
4664,737340327fd8bae4a3b958d85cb14eecb767ed67,ddie Hung <eddie@fpgeh.com>, 2019-07-09 10:15:02 -0700, , revert synth_xilinx call synth run coarse keepdc reverts commit,,
4665,713337255e6ab57b0679d64539d5c87d036c067f,ddie Hung <eddieh@ece.ubc.ca>, 2019-07-09 10:14:23 -0700, , revert add synth keepdc option,,
4666,5a0f2e43c796ed91693d60261bd75a489f778a3a,ddie Hung <eddie@fpgeh.com>, 2019-07-09 09:35:09 -0700, , rename bswap32,,
4667,bc84f7dd10ad44118fd6d800cb7a896069fd223d,ddie Hung <eddie@fpgeh.com>, 2019-07-09 09:22:12 -0700, , fix spacing,,
4668,667199d46013d116bdbeb9be8592a77503a470e2,ddie Hung <eddie@fpgeh.com>, 2019-07-09 09:16:00 -0700, , fix spacing,,
4669,e95ce1f7af269447943cf1798c03b02a0c5aa1a2,lifford Wolf <clifford@clifford.at>, 2019-07-09 16:59:43 +0200,1168, merge pull request 1168 whitequark bugpoint process add support process bugpoint,,
4670,a0787c12f0acd2377fafc2836b70c31c30f7f638,lifford Wolf <clifford@clifford.at>, 2019-07-09 16:59:18 +0200,1169, merge pull request 1169 whitequark proc cleanup new proc_prune pas,,
4671,38e942507ea091e5fbbbcf02563919bf1e5d8f54,lifford Wolf <clifford@clifford.at>, 2019-07-09 16:57:16 +0200,1163, merge pull request 1163 whitequark case attrs support case rule attribute,,
4672,ef07a313b4122b9ceb233ed7dd4733db97272577,lifford Wolf <clifford@clifford.at>, 2019-07-09 16:56:29 +0200,1162, merge pull request 1162 whitequark rtlil case attrs allow attribute individual switch case rtlil,,
4673,a429aedc0ff21b95ded89320144d2063234a3d7e,lifford Wolf <clifford@clifford.at>, 2019-07-09 16:49:08 +0200,1167, merge pull request 1167 yosyshq eddie xc7srl_cleanup cleanup synth_xilinx srl inference make consistent,,
4674,44bcb7a187ffa00921cb14fa50428ce272ce3b6b,hitequark <whitequark@whitequark.org>, 2019-07-09 08:14:52 +0000, , proc_prune promote assigns module connection legal pave way transformation exposing identity previously hidden process pas sigmap indeed commit remove hoc logic proc_init appears tailored output genrtlil favor using sigmap.apply removal optional hoc logic cope result running proc_prune similar issue fixed proc_arst,,
4675,5fe0ffe30f315d50b2405c2d436ad8e7ca9ba2f6,hitequark <whitequark@whitequark.org>, 2019-07-08 15:19:01 +0000, , proc_prune new pas proc_prune pas similar nature proc_rmdead pas proc_rmdead remove branch never become active another branch preempt proc_prune remove assignment never become active another assignment preempt genrtlil contains logic similar proc_prune pas purpose different genrtlil prune assignment adapt semantics blocking assignment hdl latest assignment win semantics assignment rtlil process assignment specific case win hand proc_prune general purpose rtlil simplification benefit frontends even using yosys ast library proc_prune pas added proc script proc_rmdead since give better result fewer branch,,
4676,f2fb958d44bada70859ef2c4db9076e27da643e7,hitequark <whitequark@whitequark.org>, 2019-07-09 09:08:38 +0000, , bugpoint add assigns update option,,
4677,f7a14a56780fedfc38a104f46b801b84fa357d01,hitequark <whitequark@whitequark.org>, 2019-07-09 08:57:57 +0000, , proc_clean add quiet option useful pass call often like bugpoint,,
4678,6951e3207063f66814e765d7d72e553b8b8eace1,ddie Hung <eddie@fpgeh.com>, 2019-07-08 23:51:13 -0700, , decompose mux input delay orientated rather area fashion,,
4679,45da3ada7babc8f2b23a8b23ce25430a98e2e58e,ddie Hung <eddie@fpgeh.com>, 2019-07-08 23:49:16 -0700, , call opt mux_undef part full muxcover,,
4680,d4ab43d9403899dcae74a24e71385fd959de98f8,ddie Hung <eddie@fpgeh.com>, 2019-07-08 23:05:48 -0700, , add one comment,,
4681,939a225f921efc4276121fe957f545a98d252fa0,ddie Hung <eddie@fpgeh.com>, 2019-07-08 23:02:57 -0700, , thinking,,
4682,de404535538fe4d2548be82724515961e6e92519,ddie Hung <eddie@fpgeh.com>, 2019-07-08 22:56:19 -0700, , reword,,
4683,7f8c420cf78eb41784fc6852524ba33074f84d64,ddie Hung <eddie@fpgeh.com>, 2019-07-08 21:43:16 -0700,1166, merge pull request 1166 yosyshq eddie synth_keepdc add synth keepdc option,,
4684,7600ffe4bdf064f71f6380563060f85877ce481e,ddie Hung <eddie@fpgeh.com>, 2019-07-08 19:26:43 -0700, , merge branch master github.com yosyshq yosys,,
4685,7f964859ec99500e471853f5914b6e5b7c35a031,ddie Hung <eddie@fpgeh.com>, 2019-07-08 19:23:24 -0700, , synth_xilinx call synth run coarse keepdc,,
4686,9ac078be6f4080efde1e701b05afd6a0c8478296,ddie Hung <eddie@fpgeh.com>, 2019-07-08 19:21:53 -0700, , merge remote tracking branch origin eddie synth_keepdc xc7mux,,
4687,41d7d9d24b8ba7fd84dd72b27eb9aede10b8ef15,ddie Hung <eddie@fpgeh.com>, 2019-07-08 19:21:21 -0700, , clarify script scriptwire doc,,
4688,fccabd09436aae780875fae2d833f58549f38418,ddie Hung <eddie@fpgeh.com>, 2019-07-08 19:15:37 -0700, , add synth keepdc changelog,,
4689,37b58f43242086de13fb2966d11b71efa29e7bfd,ddie Hung <eddie@fpgeh.com>, 2019-07-08 19:15:07 -0700, , clarify wreduce keepdc doc,,
4690,dd9771cbcdc14366c6acc501833c6050c39251de,ddie Hung <eddie@fpgeh.com>, 2019-07-08 19:14:54 -0700, , add synth keepdc option,,
4691,3f86407cc32e20a8885c73f959082c5c0449bf9a,ddie Hung <eddie@fpgeh.com>, 2019-07-08 17:06:35 -0700, , map __xilinx_shiftx balanced manner,,
4692,78914e2e0e0a92e65cb1594c4858bc2225322ade,ddie Hung <eddie@fpgeh.com>, 2019-07-08 17:06:22 -0700, , capitalisation,,
4693,baf47e496f35cb90e5c7181079d38c04907c42da,ddie Hung <eddie@fpgeh.com>, 2019-07-08 17:04:39 -0700, , add synth_xilinx widemux recommended value,,
4694,ede1ef61c5761f1e41820f16775d9afb2b75c1c8,ddie Hung <eddie@fpgeh.com>, 2019-07-08 14:34:37 -0700,1164, merge pull request 1164 yosyshq eddie muxcover_mux2 add muxcover mux2 cost option,,
4695,22334fea403fb94dc2b6b583b2f681527c21883e,avid Shah <dave@ds0.me>, 2019-07-08 21:04:33 +0100,1160, merge pull request 1160 zirconiumx cyclone_v synth_intel warn untested quartus backend,,
4696,b5072256f2c6b94423adb0ac1e2aec965230afe3,ddie Hung <eddie@fpgeh.com>, 2019-07-08 12:50:59 -0700, , update muxcover doc per zirconiumx,,
4697,895ca501734d2f33b61f118a288832b55a366bd2,ddie Hung <eddie@fpgeh.com>, 2019-07-08 12:03:38 -0700, , fix muxes,,
4698,0944acf3affd8c6b161a2381b37eed3931c801a5,ddie Hung <eddie@fpgeh.com>, 2019-07-08 11:29:21 -0700, , synth_xilinx widemux minimum,,
4699,c865559f9540c29cb9c6302edc8b4a2620c0b49d,avid Shah <dave@ds0.me>, 2019-07-08 19:15:25 +0100, , xc7 map combinational dsp48e1s signed david shah dave ds0.me,,
4700,dbe1326573e878f4f9d4fc80ce1afcd0f7d84ec6,ddie Hung <eddie@fpgeh.com>, 2019-07-08 11:08:20 -0700, , parametric muxcover cost per daveshah1,,
4701,eb19abbb448900645e733f39831ff5b0a6f2e0db,ddie Hung <eddie@fpgeh.com>, 2019-07-08 11:00:31 -0700, , merge remote tracking branch origin eddie muxcover_mux2 xc7mux,,
4702,3681162c8d6826cf5ccf5de485ba14b4200a5221,ddie Hung <eddie@fpgeh.com>, 2019-07-08 11:00:06 -0700, , atoi stoi,,
4703,a34c5612e702d481798fa7fc27cf2fef06a2b544,ddie Hung <eddie@fpgeh.com>, 2019-07-08 10:59:12 -0700, , add muxcover mux2 cost option,,
4704,c58998a7d2c1066ea28cabe9bc6e1e52bb6668f0,ddie Hung <eddie@fpgeh.com>, 2019-07-08 10:48:10 -0700, , atoi stoi per daveshah1,,
4705,c71ad5482ed27eed361b95e4d99eacdec91e0694,ddie Hung <eddie@fpgeh.com>, 2019-07-08 10:46:08 -0700, , merge remote tracking branch origin master xc7mux,,
4706,e78864993adab41492670c089f6365088426726f,avid Shah <dave@ds0.me>, 2019-07-08 15:43:48 +0100, , mul2dsp fix typo signed david shah dave ds0.me,,
4707,269ff450f55f4354c82db1b98f8eb722317d9250,avid Shah <dave@ds0.me>, 2019-07-08 15:40:12 +0100, , add mul2dsp multiplier splitting rule ecp5 mapping signed david shah dave ds0.me,,
4708,628437b01cd37b95c020b2f4c4e2f2d8f0e9bf8b,hitequark <whitequark@whitequark.org>, 2019-07-08 15:11:29 +0000, , verilog_backend dump attribute switchrule appears omission,,
4709,48655dfb8b4dda7607ed7a790eb5f6bce5c27d38,hitequark <whitequark@whitequark.org>, 2019-07-08 13:18:18 +0000, , proc_mux consider src attribute caserule,,
4710,55c1f4027794a89971055b705254832b189a1c83,hitequark <whitequark@whitequark.org>, 2019-07-08 12:48:50 +0000, , verilog_backend dump attribute caserule comment attribute permitted position verilog grammar,,
4711,b1f400aeb8de657d5fa28c153df14246378df2b1,hitequark <whitequark@whitequark.org>, 2019-07-08 12:29:08 +0000, , genrtlil emit src attribute caserule,,
4712,93bc5affd3fc635dafec3a37bf4c5b94c252036f,hitequark <whitequark@whitequark.org>, 2019-07-08 11:34:58 +0000, , allow attribute individual switch case rtlil parser change slightly awkward consider following process point switch foo point case assign bar baz point ... case end end commit attribute valid point point iff immediately followed switch essentially attached switch commit switch case ending delimiter point becomes ambiguous attribute could attach either following case following switch expressible lalr result reduce reduce conflict address attribute inside process valid anywhere inside process point point part case body point separate rule consequence attribute precede assign made illegal way illegal attach attribute connect attribute tracked separately parser state doe affect collection attribute allowing case grammar change serf purely allow attribute syntactic place,,
4713,4f798cda9d1b05d141e16a21b9e357de364021de,an Ravensloft <dan.ravensloft@gmail.com>, 2019-07-07 16:00:38 +0100, , synth_intel warn untested quartus backend,,
4714,030483ffb909ab38e10d437d09ec922cb0ad2ce8,lifford Wolf <clifford@clifford.at>, 2019-07-05 11:57:41 +0200,1159, merge pull request 1159 btut fix throw runtime exception trying convert inexistend object python,,
4715,3a1a41bdb16c9cdf587147f8fb9dc910bcddfd26,enedikt Tutzer <benedikt_tutzer@yahoo.de>, 2019-07-04 14:20:13 +0200,1090, throw runtime exception trying convert pointer python object case pointer nullptr avoid segfault fix 1090,,
4716,de263281308c112891ef330536bd228460a0f85f,ddie Hung <eddie@fpgeh.com>, 2019-07-03 09:43:00 -0700,1156, merge pull request 1156 yosyshq eddie write_xaiger treat unknown cell connection keep,,
4717,e38b2ac64860704f18e1097a6db32260f41717c3,lifford Wolf <clifford@clifford.at>, 2019-07-03 12:30:37 +0200,1147, merge pull request 1147 yosyshq clifford fix1144 improve specify dummy parser,,
4718,1f173210ebbf2cd5b5714e351ed40b6141d90b14,lifford Wolf <clifford@clifford.at>, 2019-07-03 11:25:05 +0200, , fix test various specify.v signed clifford wolf clifford clifford.at,,
4719,ba365679082cff2b9879eef5349bfdf2b5291449,lifford Wolf <clifford@clifford.at>, 2019-07-03 11:22:10 +0200, , cleanup ignore specify parser signed clifford wolf clifford clifford.at,,
4720,224ad8fe3305b6bdeda69b65bf39bd025b68e87e,lifford Wolf <clifford@clifford.at>, 2019-07-03 10:45:29 +0200,1154, merge pull request 1154 whitequark manual sync always manual explain purpose sync always,,
4721,10524064e94b9fe21483092e2733b1b71ae60b4e,ddie Hung <eddie@fpgeh.com>, 2019-07-02 19:14:30 -0700, , write_xaiger treat unknown cell connection keep,,
4722,9c556e3c02a8b25fbcd764e019e3870d021684ec,ddie Hung <eddie@fpgeh.com>, 2019-07-02 19:13:40 -0700, , add test,,
4723,35fd9b04731d3bc944e1471b96668ef0cf7b51f1,ddie Hung <eddie@fpgeh.com>, 2019-07-02 12:35:45 -0700, , merge remote tracking branch origin master xaig_dff,,
4724,69f4c039ce615c6a6c788e7b0da53e37467d32f6,ddie Hung <eddie@fpgeh.com>, 2019-07-02 12:21:03 -0700, , safe side flop different mergeability class,,
4725,c35023d0bf25fc12b09dea6b43ca28639b710078,ddie Hung <eddie@fpgeh.com>, 2019-07-02 10:21:10 -0700, , merge remote tracking branch origin master xc7mux,,
4726,8455d1f4ffb942c802b65e20748e54a123e08df0,ddie Hung <eddie@fpgeh.com>, 2019-07-02 10:20:42 -0700,1150, merge pull request 1150 yosyshq eddie add script select selection allow command taken wire,,
4727,9251c000e86c1d7e757c89720f729ac984aaf901,hitequark <whitequark@whitequark.org>, 2019-07-02 17:10:13 +0000, , manual explain purpose sync always,,
4728,43069e9eb91bf76164e80d6ea65443bd05567d64,ddie Hung <eddie@fpgeh.com>, 2019-07-02 10:06:56 -0700, , checkout yosys 0.9 branch yosys test,,
4729,810f8c5dbdcf3cdd043e4c0dd597c0a03cce3f8b,ddie Hung <eddie@fpgeh.com>, 2019-07-02 09:21:02 -0700, , merge branch eddie eddie xc7srl_cleanup,,
4730,879ae9d5538aa8661198e0714ba0c379646591fa,ddie Hung <eddie@fpgeh.com>, 2019-07-02 09:04:50 -0700, , merge remote tracking branch origin eddie xc7mux,,
4731,0447794c51ce1b77c2bd846ad5c09637f42f8612,avid Shah <dave@ds0.me>, 2019-07-02 16:47:54 +0100,1153, merge pull request 1153 yosyshq dave fix_multi_mux memory_dff fix checking feedback mux input one mux,,
4732,81a717e9b767792f64535757f905a5061c627fbd,ddie Hung <eddie@fpgeh.com>, 2019-07-02 08:22:31 -0700, , update test pas call_on_module,,
4733,f1504696e56030ba5d1f2d7a4b7616695dd8020b,ddie Hung <eddie@fpgeh.com>, 2019-07-02 08:20:37 -0700, , use pas call_on_module per cliffordwolf comment,,
4734,90382a0f6d1ad7dfd14ced95051e5e76de89491c,ddie Hung <eddie@fpgeh.com>, 2019-07-02 08:19:23 -0700, , update test,,
4735,02ba85b13302f0d20f6b51cc7fdff2fb953421df,ddie Hung <eddie@fpgeh.com>, 2019-07-02 08:17:26 -0700, , script select script scriptwire,,
4736,d45936fe5f2c6fd1e6f371b2fc3d6d820868ef72,avid Shah <dave@ds0.me>, 2019-07-02 13:27:37 +0100, , memory_dff fix checking feedback mux input one mux signed david shah dave ds0.me,,
4737,d206eca03b8aa7bb982fb2486c02c90a61354066,lifford Wolf <clifford@clifford.at>, 2019-07-02 11:36:26 +0200,53, fix read_verilog assert assume etc default case label fix yosyshq symbiyosys signed clifford wolf clifford clifford.at,,
4738,2ea6083b7ecea979838c2be40f5f7ef907f553d6,ddie Hung <eddie@fpgeh.com>, 2019-07-01 14:04:06 -0700, , fix __xilinx_muxf78 box timing,,
4739,09ac27471667d1316b09984624dde981e860a94e,ddie Hung <eddie@fpgeh.com>, 2019-07-01 14:01:09 -0700, , revert fix broken muxfx box use muxf7x2 box instead reverts commit,,
4740,a9a140aa6c84e71edc1a244cfe363400c7e09d90,ddie Hung <eddie@fpgeh.com>, 2019-07-01 13:36:27 -0700, , fix broken muxfx box use muxf7x2 box instead,,
4741,6282a67332e9ca0ffe68b7ae57e93b6248946d4a,ddie Hung <eddie@fpgeh.com>, 2019-07-01 11:59:10 -0700, , space,,
4742,603fe9cda9ea6c18374ae4c5545d55b97cfa4c81,ddie Hung <eddie@fpgeh.com>, 2019-07-01 11:58:41 -0700, , space,,
4743,a31e17182d7f9437fb78f5018dfccbd66d9704ea,ddie Hung <eddie@fpgeh.com>, 2019-07-01 11:50:34 -0700, , refactor cope new abc_flop format,,
4744,5466121ffb055c81946f8a729724febb8f93d4ef,ddie Hung <eddie@fpgeh.com>, 2019-07-01 11:50:14 -0700, , capture data one abc_flop attribute,,
4745,ac5f3d500db46a4312d77f43fded2feb25545a3a,ddie Hung <eddie@fpgeh.com>, 2019-07-01 11:10:44 -0700, , fix spacing,,
4746,ef757002dbc8280a65d25618e57b20d3dbadd64a,ddie Hung <eddie@fpgeh.com>, 2019-07-01 10:55:24 -0700, , also remove __abc_ff_,,
4747,659c04a68d15b20a9421ea5d154b259265f39494,ddie Hung <eddie@fpgeh.com>, 2019-07-01 10:47:14 -0700, , update abc_box_id numbering,,
4748,699d8e393953a3e5f0c35afec54464e6810f8f1d,ddie Hung <eddie@fpgeh.com>, 2019-07-01 10:44:42 -0700, , merge remote tracking branch origin master xaig_dff,,
4749,9018f29d54cb33328546580e0c7f9ee12e8a4ae3,ddie Hung <eddie@fpgeh.com>, 2019-07-01 09:46:56 -0700, , move changelog entry yosys 0.8 0.9,,
4750,dda2ec3cc5554f610bfcb86272dfb0a412abad66,ddie Hung <eddie@fpgeh.com>, 2019-07-01 09:46:32 -0700, , merge branch master eddie,,
4751,62fb3d5d15cedf84f6b977bf107cce56d36913af,ddie Hung <eddie@fpgeh.com>, 2019-07-01 09:45:51 -0700, , move wide mux yosys 0.8 0.9,,
4752,06dcf7d08d10ab5cad164287b7ff7c75a96548ac,ddie Hung <eddie@fpgeh.com>, 2019-07-01 09:45:22 -0700, , merge remote tracking branch origin master xc7mux,,
4753,0067dc44f3928833eede2b9bb40260be78e11a93,ddie Hung <eddie@fpgeh.com>, 2019-07-01 09:44:53 -0700, , move abc9 yosys 0.8 yosys 0.9 changelog,,
4754,7be8551c8db468546357d71c8e395c943460435b,ddie Hung <eddie@fpgeh.com>, 2019-07-01 09:43:33 -0700, , merge branch master github.com yosyshq yosys,,
4755,04459cb30aff2341d6de43f7eefe5acaa4bb1db1,ddie Hung <eddie@fpgeh.com>, 2019-06-30 11:48:01 -0700, , comment invalid syntax,,
4756,85f1c2dcbe1ebd3fa609f2a9a558810dfcc8484c,ddie Hung <eddie@fpgeh.com>, 2019-06-29 21:42:20 -0700, , cleanup srl inference make consistent,,
4757,62ba724ccb54dcbb1a8499c6eaf266f9328d799d,ddie Hung <eddie@fpgeh.com>, 2019-06-29 19:39:27 -0700, , merge remote tracking branch origin master xc7mux,,
4758,dd8d264bf5b4a3d8230caf5ec7160f971131b33c,ddie Hung <eddie@fpgeh.com>, 2019-06-29 19:37:04 -0700, , install _nowide.lut file,,
4759,c5563b67c849e084015040c8b0d25d5f9489be43,ddie Hung <eddie@fpgeh.com>, 2019-06-28 15:02:50 -0700,1149, merge pull request 1149 gsomlo gls 1098 abcext fixup make abc9 pas aware optional abcexternal override,,
4760,fd2fb4f0f0132499ec4db3ce4d85f57c5ab618f8,ddie Hung <eddie@fpgeh.com>, 2019-06-28 14:56:34 -0700, , merge branch master eddie,,
4761,0ec7c09756a84d123745a381881b9e9803da210d,ddie Hung <eddie@fpgeh.com>, 2019-06-28 14:18:56 -0700, , autotest.sh define _autotb test_autotb,,
4762,dc05613613f9de1360cf21f85251b2389089a56c,ddie Hung <eddie@fpgeh.com>, 2019-06-28 14:18:56 -0700, , autotest.sh define _autotb test_autotb,,
4763,64f6b0c747eb915be9205b36bd69745a2385aea1,ddie Hung <eddie@fpgeh.com>, 2019-06-28 13:41:32 -0700, , try command another module,,
4764,0c4689c41aba0d342710bd625e1fdb44e147d005,ddie Hung <eddie@fpgeh.com>, 2019-06-28 13:39:46 -0700, , merge remote tracking branch origin eddie xc7mux,,
4765,4e1a4927e29d1b571b88d9be80a0ff2e0716d5fb,ddie Hung <eddie@fpgeh.com>, 2019-06-28 13:39:06 -0700, , add changelog,,
4766,06971385fa5f47498c138f3f36a203b01c7cbb42,ddie Hung <eddie@fpgeh.com>, 2019-06-28 13:36:33 -0700, , support ability script select take command wire,,
4767,2c6aaef3db87fe7955eded675fac452705e5cd48,ddie Hung <eddie@fpgeh.com>, 2019-06-28 13:32:09 -0700, , add test,,
4768,544352fd8f030c1e31adc9479504d4d4896b4253,ddie Hung <eddie@fpgeh.com>, 2019-06-28 12:55:24 -0700, , merge remote tracking branch origin master xc7mux,,
4769,b3f162e94e61f739b84d8c6b31f203119805b2fb,ddie Hung <eddie@fpgeh.com>, 2019-06-28 11:28:29 -0700, , replace log_assert meaningful log_error,,
4770,728839d6caca41ebbd9ae052668057f978a418e5,ddie Hung <eddie@fpgeh.com>, 2019-06-28 12:53:38 -0700, , remove peepopt call synth_xilinx since already synth run coarse,,
4771,ea0f7c9be9283e927591d1a33c2db663d3bbd82c,ddie Hung <eddie@fpgeh.com>, 2019-06-28 12:12:41 -0700, , restore __xilinx_muxf78 const optimisation,,
4772,a193bf27c94153d6cf27848391f1738bacff06b9,ddie Hung <eddie@fpgeh.com>, 2019-06-28 12:03:43 -0700, , clean trimming leading techmappnig,,
4773,8cb3655ecdf89102213a33c7474fb85f1ad0a033,abriel L. Somlo <gsomlo@gmail.com>, 2019-06-28 14:54:58 -0400, , make abc9 pas aware optional abcexternal override signed gabriel somlo gsomlo gmail.com,,
4774,cf020befeb99df2296f2efe722410e49becb44dd,ddie Hung <eddie@fpgeh.com>, 2019-06-28 11:28:50 -0700, , fix carry4 abc_box_id,,
4775,0d347e17089eb4b23ef444a7c9adf8420aa2c93e,ddie Hung <eddie@fpgeh.com>, 2019-06-28 11:28:29 -0700, , replace log_assert meaningful log_error,,
4776,e44042a6410fa32d464ad79013a62ab996242500,ddie Hung <eddie@fpgeh.com>, 2019-06-28 11:17:13 -0700, , merge remote tracking branch origin master xc7mux,,
4777,fdf0e82472d978ddbe0a287bdda8b5341b814d3e,ddie Hung <eddie@fpgeh.com>, 2019-06-28 11:16:15 -0700, , add missing changelog entry,,
4778,b5f1bd0df1a467679a93d05604c6cc72696854ba,ddie Hung <eddie@fpgeh.com>, 2019-06-28 11:16:15 -0700, , add missing changelog entry,,
4779,c5b3830f737310602118851416f9c1931ad91a19,ddie Hung <eddie@fpgeh.com>, 2019-06-28 11:12:41 -0700, , update changelog widemux,,
4780,e852ec10fe2d99241fa173246dc7d5a0a7ae15d3,ddie Hung <eddie@fpgeh.com>, 2019-06-28 11:11:56 -0700, , merge remote tracking branch origin master xc7mux,,
4781,4a2a93aa069db9397175a98a6836953ee71223d2,ddie Hung <eddie@fpgeh.com>, 2019-06-28 11:10:36 -0700, , fix spacing,,
4782,4ef26d4755d355e562a173c86d3eace100a266fe,ddie Hung <eddie@fpgeh.com>, 2019-06-28 11:09:42 -0700, , merge remote tracking branch origin master xc7mux,,
4783,da5f83039527bf50af001671744f351988c3261a,ddie Hung <eddie@fpgeh.com>, 2019-06-28 10:59:03 -0700,1098, merge pull request 1098 yosyshq xaig abc9 pas timing aware techmapping experimental fpga ffs,,
4784,dc677c791de438a493ad5e0101987da29c6a6d0f,ddie Hung <eddie@fpgeh.com>, 2019-06-28 10:12:48 -0700, , add test 1144 try reading without specify flag,,
4785,38d8806bd74b9bb448c7488ec571e197fe2f96d6,ddie Hung <eddie@fpgeh.com>, 2019-06-28 09:59:47 -0700, , add generic function,,
4786,524af2131741ae2c74a810cab3b925d5ce950e6e,ddie Hung <eddie@fpgeh.com>, 2019-06-28 09:55:07 -0700, , also fix write_aiger,,
4787,36e2eb06bb63714d852b758062471222022930c3,ddie Hung <eddie@fpgeh.com>, 2019-06-28 09:51:43 -0700, , fix potential undefined behaviour due container invalidation,,
4788,03705f69f4e7fbd19181297cd4de68472a5f4ba3,ddie Hung <eddie@fpgeh.com>, 2019-06-28 09:49:01 -0700, , update synth_ice40 device doc relevant abc9,,
4789,3f87575cb6cdace3de8dbe1b494e4d29a478878e,ddie Hung <eddie@fpgeh.com>, 2019-06-28 09:46:36 -0700, , disable boxing ecp5 dist ram due regression,,
4790,0318860b93f7fa4eee148597811c77d67171e5d3,ddie Hung <eddie@fpgeh.com>, 2019-06-28 09:45:48 -0700, , add write address abc_scc_break ecp5 dist ram,,
4791,b9ddee0c87ef3f089995d734ad7f5ea1c65eedce,ddie Hung <eddie@fpgeh.com>, 2019-06-28 09:45:40 -0700, , fix do4 typo,,
4792,74945dd738fca316f319771426646c4da327f662,lifford Wolf <clifford@clifford.at>, 2019-06-28 10:30:31 +0200,1146, merge pull request 1146 gsomlo gls test abc ext test use optional abcexternal specified,,
4793,af744097496702926f4fbff5d6eb889ad82fa6cf,lifford Wolf <clifford@clifford.at>, 2019-06-28 10:21:16 +0200,1144, improve specify dummy parser fix 1144 signed clifford wolf clifford clifford.at,,
4794,1c7ce251f383a2c6734fc7ca778c5234e0c97a2a,lifford Wolf <clifford@clifford.at>, 2019-06-28 08:30:18 +0200,1046, merge pull request 1046 bogdanvuk master optimizing dffs whose initial value prevents value changing,,
4795,6f1c1379891651b0d110e35fb2c73fd78fde3f69,abriel L. Somlo <gsomlo@gmail.com>, 2019-06-27 22:54:09 -0400, , test use optional abcexternal specified commits 65924fd1 abc40924 ebe29b66 hard code invocation yosys abc fails abcexternal specified build allow test utilize optional externally specified abc binary signed gabriel somlo gsomlo gmail.com,,
4796,00f63d82ce4fbaa0f63ff2c68d4941f7eb16dfc4,ddie Hung <eddie@fpgeh.com>, 2019-06-27 16:13:22 -0700, , reduce diff upstream,,
4797,af8a5ae5fe35d65742eb17db8cd2bacda93e916e,ddie Hung <eddie@fpgeh.com>, 2019-06-27 16:12:20 -0700, , extraneous newline,,
4798,4daa74679779a45542b36c1f3630bd1fbae9ec7b,ddie Hung <eddie@fpgeh.com>, 2019-06-27 16:11:39 -0700, , remove noise ice40 cells_sim.v,,
4799,9398921af1d21b47aa291d240a1f274418adcaf2,ddie Hung <eddie@fpgeh.com>, 2019-06-27 16:07:14 -0700, , refactor one abc_carry attribute module,,
4800,550760cc721e8a617e5ca60b3dda70a223504765,ddie Hung <eddie@fpgeh.com>, 2019-06-27 15:30:00 -0700, , merge branch xaig github.com yosyshq yosys xaig,,
4801,a625854ac5e2ff3d6bf11e97b7ac676b362e7461,ddie Hung <eddie@fpgeh.com>, 2019-06-27 15:29:20 -0700, , use module remove iterator version,,
4802,312c03e4ca71f1560a9f47dcd2e9d3de1202179e,ddie Hung <eddie@fpgeh.com>, 2019-06-27 15:28:55 -0700, , remove redundant doc,,
4803,137c91d9a98e05199b7acfe1d63139b79d278277,ddie Hung <eddie@fpgeh.com>, 2019-06-27 15:17:39 -0700, , remove retime abc9 fast,,
4804,6bf73e3546450671660e793991c982eeadf1872e,ddie Hung <eddie@fpgeh.com>, 2019-06-27 15:15:56 -0700, , cleanup abc9.cc,,
4805,fb30fcb7c582406f627ebb15833791411091f738,ddie Hung <eddie@fpgeh.com>, 2019-06-27 15:03:21 -0700, , undo iterator based module remove cell container invalidate,,
4806,3225bfb98403271bbe8a56418ccd027b42eabda1,ogdan Vukobratovic <bogdan.vukobratovic@gmail.com>, 2019-06-27 22:06:23 +0200, , add help sat option inside opt_rmdff opt pas sat,,
4807,35fa7b30574244e4f99373f2a790f004b4a1dbbb,ogdan Vukobratovic <bogdan.vukobratovic@gmail.com>, 2019-06-27 22:02:12 +0200, , fix memory leak one multiple dff cell removed opt_rmdff multiple dffs one removed reference lingers inside bit2driver dict invoking handle_dff function dffs broken reference used isnside sat_import_cell function,,
4808,9a371cfba925d247c63d5c33d50d272adf8356cc,ddie Hung <eddie@fpgeh.com>, 2019-06-27 12:53:23 -0700, , merge remote tracking branch origin master xaig,,
4809,c4c39e98146b6837c35c425ef7987b2be45c0451,ddie Hung <eddie@fpgeh.com>, 2019-06-27 12:31:15 -0700,1139, merge pull request 1139 yosyshq dave check sim iverilog test check icarus parse arch sim model,,
4810,1c79a32276ef4ae3601cb75e0ab05ba1afe4d385,ddie Hung <eddie@fpgeh.com>, 2019-06-27 11:55:11 -0700, , merge branch xaig xc7mux,,
4811,440f173aef421f30c6ce63822532dbb8a1b231af,ddie Hung <eddie@fpgeh.com>, 2019-06-27 11:54:34 -0700, , merge remote tracking branch origin master xaig,,
4812,eab8384ec7108db62573567f9fbceca62adfdbe5,ddie Hung <eddie@fpgeh.com>, 2019-06-27 11:53:42 -0700, , grr,,
4813,36f3cc9dcc07fc8a0c718fa0611ec39fd267900b,ddie Hung <eddie@fpgeh.com>, 2019-06-27 11:26:44 -0700, , capitalisation,,
4814,d5cfe341f9a2d8decbef1b59617f51ae6369f0a4,ddie Hung <eddie@fpgeh.com>, 2019-06-27 11:25:57 -0700, , make changelog clearer,,
4815,6c210e58130211d4aee6c61437cad920a7666710,ddie Hung <eddie@fpgeh.com>, 2019-06-27 11:48:48 -0700,1143, merge pull request 1143 yosyshq clifford fix1135 add pmux2shiftx norange,,
4816,59434953e8cd303dc1136c93531aa2c8dc9c3d1a,ddie Hung <eddie@fpgeh.com>, 2019-06-27 11:31:30 -0700, , merge remote tracking branch origin xaig xc7mux,,
4817,83f143015bc21423877d5074f11ce156073dfdf1,ddie Hung <eddie@fpgeh.com>, 2019-06-27 11:31:19 -0700, , merge remote tracking branch origin master xaig,,
4818,4d00e27ed76e05d9356573bc20d73874c3e780d7,ddie Hung <eddie@fpgeh.com>, 2019-06-27 11:23:30 -0700, , merge remote tracking branch origin xaig xc7mux,,
4819,1237a4c11679685808a677593e261e21b950749a,ddie Hung <eddie@fpgeh.com>, 2019-06-27 11:22:49 -0700, , add warning synth_xilinx abc9 family xc7,,
4820,469f98b6bdd11696d4457f4bc4940d9a730e1f2b,ddie Hung <eddie@fpgeh.com>, 2019-06-27 11:20:40 -0700, , remove unneeded include,,
4821,6c256b8cda66e2ba128d5fa3ba344fe4717711f8,ddie Hung <eddie@fpgeh.com>, 2019-06-27 11:20:15 -0700, , merge origin master,,
4822,ab7c4319058bbae8758cda9f246c92c324dfafbf,ddie Hung <eddie@fpgeh.com>, 2019-06-27 11:13:49 -0700, , add simcells.v simlib.v output,,
4823,18acb72c05d270e2224ce55919cfb0524efb5757,ddie Hung <eddie@fpgeh.com>, 2019-06-27 11:02:52 -0700,1135, add 1135 testcase,,
4824,760819e10d1866ef4590f2fbaf20eed36cd7925d,ddie Hung <eddie@fpgeh.com>, 2019-06-27 07:24:47 -0700, , synth_xilinx arch family consistent older synth_intel,,
4825,ee77ee697319be3ec31f64084f495b855781be7c,ddie Hung <eddie@fpgeh.com>, 2019-06-27 07:21:31 -0700,1142, merge pull request 1142 yosyshq clifford fix1132 fix handling partial cover muxcover,,
4826,bb4ae8bc6603365ec41d4e3cc699798dd7989133,ddie Hung <eddie@fpgeh.com>, 2019-06-27 06:04:56 -0700,1138, merge pull request 1138 yosyshq koriakin xc7nocarrymux synth_xilinx add nocarry nowidelut option,,
4827,0cd68f15cf6b041f83987c19cea8ef60e2dd2bd9,ddie Hung <eddie@fpgeh.com>, 2019-06-27 06:02:45 -0700, , merge remote tracking branch origin clifford fix1132 xc7mux,,
4828,7e0cde4acd4355bfa0ff23e14757d86d02c39b3e,ddie Hung <eddie@fpgeh.com>, 2019-06-27 06:02:25 -0700, , revert muxcover.cc master,,
4829,3910bc2ea63fa5ed0f3c961126866639058f651d,ddie Hung <eddie@fpgeh.com>, 2019-06-27 06:01:50 -0700, , copy test eddie fix1132,,
4830,0f32cb4e0af85e16a90ae274cf7c9fee6fbd2ad7,ogdan Vukobratovic <bogdan.vukobratovic@gmail.com>, 2019-06-27 12:11:47 +0200, , merge remote tracking branch upstream master,,
4831,7c14678ec0f4b16134d94a7419f59e7edb634cf6,lifford Wolf <clifford@clifford.at>, 2019-06-27 10:59:12 +0200,1135, add pmux2shiftx norange fix 1135 signed clifford wolf clifford clifford.at,,
4832,69d810e4a831fc1f17d886d7f371d9785e9022e7,lifford Wolf <clifford@clifford.at>, 2019-06-27 09:42:49 +0200,1132, fix handling partial cover muxcover fix 1132 signed clifford wolf clifford clifford.at,,
4833,593e4a30bb76ac1b64945b7b8090bedbd0bfb228,ddie Hung <eddie@fpgeh.com>, 2019-06-26 20:09:28 -0700, , muxf78 __muxf78 indicate internal,,
4834,dbb8c8caaa50d83c12665b7cfd11d79e8af06196,ddie Hung <eddie@fpgeh.com>, 2019-06-26 20:07:31 -0700, , merge remote tracking branch origin xaig xc7mux,,
4835,c226af3f56957cc69b2ce8bb68a8259e26121ddc,ddie Hung <eddie@fpgeh.com>, 2019-06-26 20:03:34 -0700, , fix spacing,,
4836,080a5ca536bcd7140ea3dc12483e49a8f076cd92,ddie Hung <eddie@fpgeh.com>, 2019-06-26 20:02:38 -0700, , improve debugging message comb loop,,
4837,4de25a1949c14f4c343eae957b9402b5ddb574c9,ddie Hung <eddie@fpgeh.com>, 2019-06-26 20:02:19 -0700, , add ecp5 dist ram abc_scc_break,,
4838,a7a88109f5b750862b8e45c194e8094fd32b8a5f,ddie Hung <eddie@fpgeh.com>, 2019-06-26 20:00:15 -0700, , update comment box,,
4839,b7bef15b16abf1674d9c2efc58536db3abaf0e3d,ddie Hung <eddie@fpgeh.com>, 2019-06-26 19:58:09 -0700, , add dist ram abc_scc_break,,
4840,26efd6f0a9ee5930efef7e1d00724bbb87489885,ddie Hung <eddie@fpgeh.com>, 2019-06-26 19:57:54 -0700, , support one port abc_scc_break attr,,
4841,1d0be89214466aa5120d6fc0e155c6366ae8e802,ddie Hung <eddie@fpgeh.com>, 2019-06-26 19:17:11 -0700, , add write_xaiger changelog,,
4842,b9ff0503f39795a1f749c955b129d9972fe03f0a,ddie Hung <eddie@fpgeh.com>, 2019-06-26 17:57:10 -0700, , synth_xilinx muxcover call conservative nodecode,,
4843,f0a1726a1ad4e14cdee81769565b80bea6cb48ed,ddie Hung <eddie@fpgeh.com>, 2019-06-26 17:48:49 -0700, , accidentally removed simplemap mux,,
4844,2b104ed6c8f86a62d192b43fe3f73cc6f0b43e27,ddie Hung <eddie@fpgeh.com>, 2019-06-26 17:42:50 -0700, , replace internal option,,
4845,cae69a3eddda997c04aa7c6bd642f71ee1033477,ddie Hung <eddie@fpgeh.com>, 2019-06-26 17:41:21 -0700, , rework help_mode synth_xilinx widemux,,
4846,da870e62d9da0e46d3357f11a64af28f0de9043c,ddie Hung <eddie@fpgeh.com>, 2019-06-26 17:34:22 -0700, , merge remote tracking branch origin eddie fix1132 xc7mux,,
4847,dd4667ef2bfc83a45552e43d9252375df4b8fedf,ddie Hung <eddie@fpgeh.com>, 2019-06-26 17:33:26 -0700, , emprically even fully understand pass picorv32,,
4848,f66be9433ffab07745c71df25999a7bb17cbb94a,ddie Hung <eddie@fpgeh.com>, 2019-06-26 17:16:11 -0700, , merge remote tracking branch origin eddie fix1132 xc7mux,,
4849,d7d5ea6e0cc7cc0db7bb510d3d265dafc7aa93ec,ddie Hung <eddie@fpgeh.com>, 2019-06-26 17:13:56 -0700, , remove redundant check done,,
4850,5f807a7a5b3f4c1eae7b75ad93d90f3d202e2b6c,ddie Hung <eddie@fpgeh.com>, 2019-06-26 16:25:48 -0700, , return upstream synth_xilinx opt full wreduce,,
4851,502054e0405bb9856c465ee096de9ec5c8caffbd,ddie Hung <eddie@fpgeh.com>, 2019-06-26 16:24:38 -0700, , merge remote tracking branch origin eddie fix1132 xc7mux,,
4852,5087d1c2c27c0992c12337565f026573af1c12b4,ddie Hung <eddie@fpgeh.com>, 2019-06-26 16:16:44 -0700, , restore sigmap wrapper,,
4853,90750e43eff42ac3617fbce79810b809d8d87545,ddie Hung <eddie@fpgeh.com>, 2019-06-26 16:07:18 -0700, , merge remote tracking branch origin eddie fix1132 xc7mux,,
4854,ca1fac7c4758b54feda24f28c9d46bb44fbd2cb8,ddie Hung <eddie@fpgeh.com>, 2019-06-26 16:07:07 -0700, , add test,,
4855,9cba05285b14ffb3433e2e9d9e44b755311562f5,ddie Hung <eddie@fpgeh.com>, 2019-06-26 16:06:30 -0700, , muxcover undef sensitive computing decoder,,
4856,8ef64a19e795e08fa85c8baf8a7c57067efd8e54,ddie Hung <eddie@fpgeh.com>, 2019-06-26 15:13:25 -0700, , revert rework muxcover decoder gen significant muxes reverts commit,,
4857,812469aaa351792a5215ed871de59b544934f5e5,ddie Hung <eddie@fpgeh.com>, 2019-06-26 14:48:35 -0700, , merge remote tracking branch origin eddie fix1132 xc7mux,,
4858,585e6ddc6c55bcd5911124d58048701ea82da494,ddie Hung <eddie@fpgeh.com>, 2019-06-26 14:16:44 -0700, , let crazy use nonzero cost,,
4859,b2b5cf78e21def63c54c080217d77afefba8e4c7,ddie Hung <eddie@fpgeh.com>, 2019-06-26 13:50:19 -0700, , rework muxcover decoder gen significant muxes,,
4860,6d9ba402632b1fd49e2c5ea63268682f126457c2,ddie Hung <eddie@fpgeh.com>, 2019-06-26 13:49:51 -0700, , add test,,
4861,c762be593042ed5d812a3a37d494a82565cbaad0,ddie Hung <eddie@fpgeh.com>, 2019-06-26 11:48:35 -0700,1132, instead blocking wreduce mux use keepdc instead 1132,,
4862,8d8261c71fd34de7eb4cb5ae7bdb2592f33ed852,ddie Hung <eddie@fpgeh.com>, 2019-06-26 11:38:28 -0700, , call opt full muxcover,,
4863,80de03a7a64351bdc617cc14e609b858a1f93954,ddie Hung <eddie@fpgeh.com>, 2019-06-26 11:24:39 -0700, , merge remote tracking branch origin xaig xc7mux,,
4864,4d0014d1b1a9e747389172b94a45a7dd4af86c6b,ddie Hung <eddie@fpgeh.com>, 2019-06-26 11:23:57 -0700, , cleanup abc_box_id,,
4865,5fa2afc58c9143f08879b9d778d187182968df88,ddie Hung <eddie@fpgeh.com>, 2019-06-26 10:47:53 -0700, , merge branch koriakin xc7nocarrymux xaig,,
4866,6db181471ec1a45eb47a0bffd7378b22c1f7e24d,ddie Hung <eddie@fpgeh.com>, 2019-06-26 10:47:03 -0700, , grrr,,
4867,71b046d63996a1813375e56f44543e58eb7e1b5e,avid Shah <dave@ds0.me>, 2019-06-26 18:17:52 +0100, , test check icarus parse arch sim model signed david shah dave ds0.me,,
4868,612083a807f0776f13db132ddbd5cf0bed14eb02,ddie Hung <eddie@fpgeh.com>, 2019-06-26 10:33:54 -0700, , merge remote tracking branch origin xaig xc7mux,,
4869,5e1b8d458bcfb231284ce9d3756cdbb583aa928b,ddie Hung <eddie@fpgeh.com>, 2019-06-26 10:33:07 -0700, , remove unused var,,
4870,988e6163abae4ed0a01952c221d17f70bed9c244,ddie Hung <eddie@fpgeh.com>, 2019-06-26 10:23:29 -0700, , add _nowide variant lut library nowidelut flow,,
4871,741ebba70a4036e71adcdad223ce111c4a025365,ddie Hung <eddie@fpgeh.com>, 2019-06-26 10:10:16 -0700, , merge branch xaig github.com yosyshq yosys xaig,,
4872,86a5fbcde942ba404df90ae31a87d22e029fb669,ddie Hung <eddie@fpgeh.com>, 2019-06-26 10:09:59 -0700, , merge branch koriakin xc7nocarrymux xaig,,
4873,138989e1a3d0bb21eef5415f1b2ccfe49f6ef4ce,ddie Hung <eddie@fpgeh.com>, 2019-06-26 10:09:18 -0700, , fix spacing,,
4874,df3a0374895f791654d7f3371f6693601d8fa90a,ddie Hung <eddie@fpgeh.com>, 2019-06-26 10:08:40 -0700, , merge branch koriakin xc7nocarrymux xaig,,
4875,cb722e7b58d634370bb013641dcccb2b5041febb,ddie Hung <eddie@fpgeh.com>, 2019-06-26 10:06:33 -0700, , oops actually use nocarry flag spotted koriakin,,
4876,0d2b87e3ed9bacae7d44d27a4712e56ca03c8dd3,lifford Wolf <clifford@clifford.at>, 2019-06-26 19:06:10 +0200,1137, merge pull request 1137 mmicko cell_sim_fix simulation model verilog fix,,
4877,799b18263f70872115978f11d234b013dc9b79de,ddie Hung <eddie@fpgeh.com>, 2019-06-26 10:04:01 -0700, , merge branch koriakin xc7nocarrymux xaig,,
4878,ea0b6258ab392b6186ee5d75a75da944b25d0392,iodrag Milanovic <mmicko@gmail.com>, 2019-06-26 18:34:34 +0200, , simulation model verilog fix,,
4879,4ce329aefd34c53ab2b96cd79540c3e528661037,ddie Hung <eddie@fpgeh.com>, 2019-06-26 09:33:48 -0700, , synth_ecp5 rename nomux nowidelut preserve former,,
4880,7389b043c0411f8cb9b2c6862f279bc35bba1104,ddie Hung <eddie@fpgeh.com>, 2019-06-26 09:33:38 -0700, , merge branch xc7nocarrymux http github.com koriakin yosys koriakin xc7nocarrymux,,
4881,177c26ca359f85d0804c62f73e1df1665ffd1ec5,ddie Hung <eddie@fpgeh.com>, 2019-06-26 09:16:45 -0700, , rename minmuxf widemux,,
4882,184cfacfb5609f0154242b83173e78b56197a3a2,ddie Hung <eddie@fpgeh.com>, 2019-06-26 09:15:28 -0700, , merge remote tracking branch origin xaig xc7mux,,
4883,0b7d648c6a71594f8a17e78aef8f62b6f6448390,lifford Wolf <clifford@clifford.at>, 2019-06-26 17:54:17 +0200, , improve opt_clean handling unused public wire signed clifford wolf clifford clifford.at,,
4884,4f0cb3449573acb189e877407d7b19a5d140c9e7,ddie Hung <eddie@fpgeh.com>, 2019-06-26 08:51:11 -0700,1136, merge pull request 1136 yosyshq abc9 add wire delay synth_ice40,,
4885,1b49380f6bd79cb037fb36a3d06adf386968dc47,lifford Wolf <clifford@clifford.at>, 2019-06-26 17:42:00 +0200, , improve btor2 handling undriven wire signed clifford wolf clifford clifford.at,,
4886,0dd850e6552a74430559ed63c3a9a67aa1c84512,avid Shah <dave@ds0.me>, 2019-06-26 11:39:44 +0100, , abc9 add wire delay synth_ice40 signed david shah dave ds0.me,,
4887,f6053b88103bfc652dec1959f30bfb1880613f61,lifford Wolf <clifford@clifford.at>, 2019-06-26 11:09:43 +0200,1131, fix segfault failed const2ast close 1131 signed clifford wolf clifford clifford.at,,
4888,8e9ef891febb47f512710de591401539ad521634,lifford Wolf <clifford@clifford.at>, 2019-06-26 11:00:44 +0200,1128, clean buffer cell keep attribute close 1128 signed clifford wolf clifford clifford.at,,
4889,b3c36b444808be36a4fb35a3d78ba3f9691b3da0,lifford Wolf <clifford@clifford.at>, 2019-06-26 10:58:39 +0200, , escape scope name starting dollar sign smtio.py signed clifford wolf clifford clifford.at,,
4890,3d4102cfa4ae3d91eb03b2795c2dc962735bb80a,hitequark <whitequark@whitequark.org>, 2019-06-25 16:37:36 +0000, , add ecp5 diamond flip flop includes register regular ffs convenient,,
4891,1a4092d26a0ee001677249961476cd13389788aa,ddie Hung <eddie@fpgeh.com>, 2019-06-25 10:39:08 -0700, , merge remote tracking branch origin xaig xc7mux,,
4892,5db96b8aec7be2fb864d0f41ef21bb5168fa6b5c,ddie Hung <eddie@fpgeh.com>, 2019-06-25 10:38:42 -0700, , missing muxpack.o makefile,,
4893,fac3528133f24a8654437abf9048aaf3a630cdf0,ddie Hung <eddie@fpgeh.com>, 2019-06-25 09:36:12 -0700, , merge remote tracking branch origin xaig xc7mux,,
4894,480a04cb3c3b6a2eb097a78f68fa9ff79caad24e,ddie Hung <eddie@fpgeh.com>, 2019-06-24 23:05:28 -0700, , realistic delay ram32x1d,,
4895,609535739036c30efc35a57730e5ffe968267cdb,ddie Hung <eddie@fpgeh.com>, 2019-06-24 22:54:35 -0700, , add ram32x1d box info,,
4896,6f36ec8ecf147f8d669f35dd616714af971db6f4,ddie Hung <eddie@fpgeh.com>, 2019-06-25 09:33:11 -0700, , merge remote tracking branch origin master xaig,,
4897,4238feed81920a21e48c4274f93e5c1b4f009389,ddie Hung <eddie@fpgeh.com>, 2019-06-25 09:21:46 -0700, , optimisation seem work ...,,
4898,ab6e8ce0f00bc9fcf38dc62ae9de26405f7b59d7,ddie Hung <eddie@fpgeh.com>, 2019-06-25 08:43:58 -0700,1130, add testcase 335 fixed 1130,,
4899,add2d415fcab64eae8819021ad1b8dd1b56e6bf2,lifford Wolf <clifford@clifford.at>, 2019-06-25 17:34:44 +0200,1130, merge pull request 1130 yosyshq eddie fix710 memory_dff walk one mux computing read enable,,
4900,42720ef6fefdf7645db47b97cd914008d68b00a9,ddie Hung <eddie@fpgeh.com>, 2019-06-25 08:33:17 -0700, , fix spacing,,
4901,c4e4902098153a4ab90d383ffc00987fc06ff072,ddie Hung <eddie@fpgeh.com>, 2019-06-25 08:29:55 -0700, , move one consumer check outside loop,,
4902,58629dc2ce5ebd24bf37ab429c2723db75a772de,ddie Hung <eddie@fpgeh.com>, 2019-06-25 08:22:57 -0700,1129, merge pull request 1129 yosyshq eddie ram32x1d add ram32x1d support,,
4903,e754bce047df931cef441d7ff50cb5ec13136ac3,lifford Wolf <clifford@clifford.at>, 2019-06-25 17:21:59 +0200,1075, merge pull request 1075 yosyshq eddie muxpack add new muxpack command packing chain mux cell,,
4904,d2fed0a7f1bb72ee285657b974f4996c77641a23,ddie Hung <eddie@fpgeh.com>, 2019-06-24 23:37:01 -0700, , nullptr check,,
4905,5b89553a1f1a3b3ec1667cadd34dc1939ebe67c2,ddie Hung <eddie@fpgeh.com>, 2019-06-24 23:37:01 -0700, , nullptr check,,
4906,158325956e6bf711137e6198fb88e95a1e6250b9,ddie Hung <eddie@fpgeh.com>, 2019-06-24 23:05:28 -0700, , realistic delay ram32x1d,,
4907,3825068a75b2d7ccb0953c92040474f95274b76a,ddie Hung <eddie@fpgeh.com>, 2019-06-24 23:04:25 -0700, , merge remote tracking branch origin xaig xc7mux,,
4908,2f770b7400f6b12ca13e68496977094f92c13680,ddie Hung <eddie@fpgeh.com>, 2019-06-24 23:02:53 -0700, , use lut delay dist ram delay,,
4909,e1ba25d79f0fc623006b250e72093199d0804d52,ddie Hung <eddie@fpgeh.com>, 2019-06-24 22:54:35 -0700, , add ram32x1d box info,,
4910,1564eb8b549a0927efa4d2b4cbc479038993024a,ddie Hung <eddie@fpgeh.com>, 2019-06-24 22:48:49 -0700, , merge remote tracking branch origin xaig xc7mux,,
4911,a19226c174e31da444b831706adf7fa17e9cb9e4,ddie Hung <eddie@fpgeh.com>, 2019-06-24 22:16:56 -0700, , fix abc_scc_break bus,,
4912,5605002d8a583409a56d1187460de1f4a03d8454,ddie Hung <eddie@fpgeh.com>, 2019-06-24 22:12:55 -0700, , meaningful error message,,
4913,4fadb471a3028487d4b05b3e343b3be49349f78b,ddie Hung <eddie@fpgeh.com>, 2019-06-24 22:12:50 -0700, , enable dist ram box ecp5,,
4914,a4a7e63d84dee73554d53587f38409e25db84b66,ddie Hung <eddie@fpgeh.com>, 2019-06-24 22:10:28 -0700, , revert enable dist ram box ecp5 reverts commit,,
4915,babadf59386550246cc56e96656c9fce775c80be,ddie Hung <eddie@fpgeh.com>, 2019-06-24 22:04:22 -0700, , use log_id strip also fix scc wire,,
4916,ca0225fcfaa8c9c68647034351a1569464959edf,ddie Hung <eddie@fpgeh.com>, 2019-06-24 21:55:54 -0700, , enable dist ram box ecp5,,
4917,152e682bd5e448aaca20e7c9349c88bbd4a8ed3b,ddie Hung <eddie@fpgeh.com>, 2019-06-24 21:54:01 -0700, , add xilinx dist ram comb box,,
4918,49a762ba4633ef7cda3e12f755cd5c8e97b7bf13,ddie Hung <eddie@fpgeh.com>, 2019-06-24 21:53:18 -0700, , fix abc9 scc breaker also break abc_scc_break attr,,
4919,9dca024a30e5f6cfb06e1abb584ce1320fb81f16,ddie Hung <eddie@fpgeh.com>, 2019-06-24 21:52:53 -0700, , add test various abc9 scc test,,
4920,cec2292b0bac819568c3d982e544cbe0aff99cb8,ddie Hung <eddie@fpgeh.com>, 2019-06-24 20:01:43 -0700, , merge remote tracking branch origin master xaig,,
4921,b7deaceadde865fa8bca47cfeeb43a82dc936076,ddie Hung <eddie@fpgeh.com>, 2019-06-24 18:33:06 -0700, , walk many muxes exist rd_en,,
4922,a701a2accf36abb6d0d1a90dc1811eb15708d5db,ddie Hung <eddie@fpgeh.com>, 2019-06-24 18:32:58 -0700, , add test,,
4923,f1675b88f63b4c279e368d5ec9e6ca48f528024d,ddie Hung <eddie@fpgeh.com>, 2019-06-24 16:39:18 -0700, , merge remote tracking branch origin eddie ram32x1d xc7mux,,
4924,efd04880dbeb2021c503c82ad962fe8c5d6802d4,ddie Hung <eddie@fpgeh.com>, 2019-06-24 16:16:50 -0700, , add ram32x1d support,,
4925,c3df895bf464fd651c4d634ecb58ba78ca572f5f,ddie Hung <eddie@fpgeh.com>, 2019-06-24 15:16:44 -0700, , reduce muxfx resource mux techmapping,,
4926,db6a0b72b24022eacc84dba8b117dfb193b8d4c1,ddie Hung <eddie@fpgeh.com>, 2019-06-24 14:28:56 -0700, , reduce number decomposed muxes techmap,,
4927,2e7992efffa1d75cf69c8942d03b53e1b6ec2895,ddie Hung <eddie@fpgeh.com>, 2019-06-24 14:15:31 -0700, , revert fix techmapping muxes reverts commit,,
4928,7fbfcf20d16751f4c1eab0c33848c5c05b970992,ddie Hung <eddie@fpgeh.com>, 2019-06-24 14:15:00 -0700, , move comment,,
4929,0aae3b4f4361db6d2c6b9c8d69df041f40519cec,ddie Hung <eddie@fpgeh.com>, 2019-06-24 12:50:48 -0700, , fix techmapping muxes,,
4930,2b4501503d05beaecc0f995d0681ff43e2c6fba4,ddie Hung <eddie@fpgeh.com>, 2019-06-24 12:18:17 -0700, , fix mux techmapping,,
4931,aa1eeda567d09e2d2ffd40cd008d0166d2910273,ddie Hung <eddie@fpgeh.com>, 2019-06-24 11:51:55 -0700, , modify cost muxcover,,
4932,c2387394e32e7a4513076b5d81beb499ceea2542,ddie Hung <eddie@fpgeh.com>, 2019-06-24 11:50:37 -0700, , revert makefile,,
4933,36e6da53964b406ad379a60fc289aa3af9beb8a9,ddie Hung <eddie@fpgeh.com>, 2019-06-24 10:04:01 -0700, , change synth_xilinx nomux minmuxf int,,
4934,e32cef4063316e4f12030841a0682abbb948e20b,lifford Wolf <clifford@clifford.at>, 2019-06-24 08:52:12 +0200,1124, merge pull request 1124 mmicko json_ports add upto offset json port,,
4935,d54dceb547777ab4b489f66554d4c47e867424f9,ddie Hung <eddie@fpgeh.com>, 2019-06-22 19:44:17 -0700, , merge remote tracking branch origin xaig xc7mux,,
4936,4ddc0354c1cc61f2e2b3f15cc341fd277c710e89,ddie Hung <eddie@fpgeh.com>, 2019-06-22 14:40:55 -0700, , merge remote tracking branch origin master eddie muxpack,,
4937,6027549464bf91cee4d4bcbe9586e719dce78c80,ddie Hung <eddie@fpgeh.com>, 2019-06-22 14:33:47 -0700, , add comment ecp5 box,,
4938,792d0670c3bfe5af7946c6deb0df4656b820d195,ddie Hung <eddie@fpgeh.com>, 2019-06-22 14:28:24 -0700, , add comment xc7 box,,
4939,63182ed57d3a62c8c5e316cea48216024afb38a4,ddie Hung <eddie@fpgeh.com>, 2019-06-22 14:27:41 -0700, , fix cleanup ice40 box carry,,
4940,7903ebe3e004c03e7870f1b21c4fb478481756eb,ddie Hung <eddie@fpgeh.com>, 2019-06-22 14:18:42 -0700, , carry box ordering move end swap end,,
4941,65c022c2572036a66bd06bafd3e3efa088aafb79,ddie Hung <eddie@fpgeh.com>, 2019-06-21 20:41:14 -0700, , remove dff ramd box info,,
4942,8d18c256f0d6fee25fe7a55ed7d882c478465b09,ddie Hung <eddie@fpgeh.com>, 2019-06-21 20:31:56 -0700, , merge branch master xaig,,
4943,fb8fab4a29e5a3978cadf2b1bd8920b772150028,ddie Hung <eddie@fpgeh.com>, 2019-06-21 20:30:24 -0700, , add muxcover dmux cost nopartial changelog,,
4944,bbf3ad90f59a5b548d263c81ca83ca8f93f1c238,ddie Hung <eddie@fpgeh.com>, 2019-06-21 18:12:33 -0700, , remove _mux4_ techmap rule,,
4945,39e0e006d5a6b1ae45d95d75895284e3c48f47d7,ddie Hung <eddie@fpgeh.com>, 2019-06-21 18:12:07 -0700, , fix wreduce call tweak muxcover cost,,
4946,6c2cb519965ac9b4057a90cd46f474c092967be2,ddie Hung <eddie@fpgeh.com>, 2019-06-21 17:44:21 -0700, , merge remote tracking branch origin xaig xc7mux,,
4947,1abe93e48d8bb78cd0753d46dfbe1885a1e803eb,ddie Hung <eddie@fpgeh.com>, 2019-06-21 17:43:29 -0700, , merge remote tracking branch origin master xaig,,
4948,0f300e75c07dbcf21ab2d6128ef8af9ca6a98892,ddie Hung <eddie@fpgeh.com>, 2019-06-21 17:39:56 -0700, , fix changelog,,
4949,301e065aeee2d6a4b5009ebdc50028bafd3aac5d,ddie Hung <eddie@fpgeh.com>, 2019-06-21 17:34:19 -0700, , merge remote tracking branch origin xaig xc7mux,,
4950,f2ead4334ab278822743b856170a72bd11961bf7,ddie Hung <eddie@fpgeh.com>, 2019-06-21 17:33:49 -0700, , reduce log_debug spam parse_xaiger,,
4951,e67e78e9ac97a17d96e94c9627c1a58228e6d756,ddie Hung <eddie@fpgeh.com>, 2019-06-21 17:21:06 -0700, , merge remote tracking branch origin xaig xc7mux,,
4952,ad296d77ab10266cd4b4df0779fbe7e5e0811c14,ddie Hung <eddie@fpgeh.com>, 2019-06-21 15:46:45 -0700, , rename non lut cell abc9,,
4953,fddb027cabedff92441b912a6cc472650aa9f74d,ddie Hung <eddie@fpgeh.com>, 2019-06-21 15:45:51 -0700, , replace assert error message,,
4954,7074ec9cd5d5b5c01e3bbaa8ee45dbae1272f185,ddie Hung <eddie@fpgeh.com>, 2019-06-21 17:16:38 -0700, , add log_push log_pop inside write_xaiger,,
4955,588196c473f79cf2e221e86f1177d363a1849dcc,ddie Hung <eddie@fpgeh.com>, 2019-06-21 17:16:38 -0700, , add log_push log_pop inside write_xaiger,,
4956,e01bab6c6437f7e3072e10beaec558d3f71c3e9e,ddie Hung <eddie@fpgeh.com>, 2019-06-21 17:13:41 -0700,1108, merge pull request 1108 yosyshq clifford fix1091 add support partial match muxcover,,
4957,faa2d6fc1c4bc10cda96c2dc3721df209d2d2117,ddie Hung <eddie@fpgeh.com>, 2019-06-21 17:12:34 -0700, , constrain wreduce wide mux,,
4958,aeee9dcad7f6d5fc30f133a89c5dd6f209283c11,ddie Hung <eddie@fpgeh.com>, 2019-06-21 17:06:30 -0700, , simplify comment mux_map.v,,
4959,ed00823b41becc87b52317a82c595c398dd6d10a,ddie Hung <eddie@fpgeh.com>, 2019-06-21 16:56:56 -0700, , synth_xilinx wreduce except mux remove extra peepopt,,
4960,29aee0989fb3a73388d4567409ad6998373edc99,ddie Hung <eddie@fpgeh.com>, 2019-06-21 16:55:59 -0700, , mux_map longer copy last value,,
4961,8bce3fb32908fd5c74b57ecb178c4d68151149e7,ddie Hung <eddie@fpgeh.com>, 2019-06-21 16:55:34 -0700, , fix spacing,,
4962,694d40719f7a557bd82fe3d9d245353b19349123,ddie Hung <eddie@fpgeh.com>, 2019-06-21 16:47:07 -0700, , fix spacing a_forward a_backward,,
4963,11886c874c6655bf635655324faa3af31f1c5cf7,ddie Hung <eddie@fpgeh.com>, 2019-06-21 16:18:29 -0700, , restore wreduce synth_xilinx muxcover,,
4964,44fc616fc701d698564d68a7facf210947b8bd9e,ddie Hung <eddie@fpgeh.com>, 2019-06-21 16:18:14 -0700, , revert b_signed optimisation since work y_width,,
4965,4d6fac019a9a2ca3d2f0a05eb8d08c88e04faad0,ddie Hung <eddie@fpgeh.com>, 2019-06-21 16:06:13 -0700, , fix spacing,,
4966,aa0b107afbe800e040886829d43e0b9fcb7219c0,ddie Hung <eddie@fpgeh.com>, 2019-06-21 15:48:20 -0700, , synth_xilinx use _abc macro perform muxpack,,
4967,9abde121103a0b004e9c9fa256951553f9bb4732,ddie Hung <eddie@fpgeh.com>, 2019-06-21 15:47:42 -0700, , add __xilinx_muxf78 preserve entire box,,
4968,cf4ac332e1b0a4c5cb6c795cfa4b27c2bf9c0879,ddie Hung <eddie@fpgeh.com>, 2019-06-21 15:46:45 -0700, , rename non lut cell abc9,,
4969,6a0fb3035ebe7d096a22b13a2fb90de891d6ffe5,ddie Hung <eddie@fpgeh.com>, 2019-06-21 15:45:51 -0700, , replace assert error message,,
4970,3cf2afc2802e32288b2f83da6ebe4b4fbfa8e013,ddie Hung <eddie@fpgeh.com>, 2019-06-21 14:54:24 -0700, , merge remote tracking branch origin eddie muxpack xc7mux_wip,,
4971,7acbea6b2874c40cc1e3dd4dc0dc31a3985d2abf,ddie Hung <eddie@fpgeh.com>, 2019-06-21 14:38:30 -0700, , fix alignment,,
4972,523e7ee7828326a0b89a1ed9fdd2eb717ef1815a,ddie Hung <eddie@fpgeh.com>, 2019-06-21 14:37:20 -0700, , merge branch xc7mux xc7mux_wip,,
4973,65c1199acd52f90de86106652dbbca86d4ac5ebc,ddie Hung <eddie@fpgeh.com>, 2019-06-21 14:35:58 -0700, , one workaround gcc 4.8,,
4974,e581a3e6f4c8763c6a308d1330dbf1ee4bb19499,ddie Hung <eddie@fpgeh.com>, 2019-06-21 14:35:58 -0700, , one workaround gcc 4.8,,
4975,b75863ca3f835595d75a6943de3cdd01fc91e4ca,ddie Hung <eddie@fpgeh.com>, 2019-06-21 14:23:39 -0700, , workaround issue exposed gcc 4.8,,
4976,bd7ec673dd5b542031698074e1043dcc32af2168,ddie Hung <eddie@fpgeh.com>, 2019-06-21 12:46:55 -0700, , point logging constant bit,,
4977,70c93ea0c4ce023d61553df11198aa0b7e518455,ddie Hung <eddie@fpgeh.com>, 2019-06-21 12:43:20 -0700, , move comment,,
4978,1845b762b6e1f91c2a4eeb807089945e7b307fc6,ddie Hung <eddie@fpgeh.com>, 2019-06-21 14:24:35 -0700, , revert autotest.sh cat .err error reverts commit,,
4979,43659e7c6d15d222553a4b55723aa1e56475d51d,ddie Hung <eddie@fpgeh.com>, 2019-06-21 14:24:34 -0700, , revert cat stuff reverts commit,,
4980,848b023ccccc0cffa70d1aea45e558bdabb207b9,ddie Hung <eddie@fpgeh.com>, 2019-06-21 14:23:39 -0700, , workaround issue exposed gcc 4.8,,
4981,8f59afd62d6d28059efb6caad1232254146daddd,ddie Hung <eddie@fpgeh.com>, 2019-06-21 13:47:07 -0700, , revert stab dark aig_map dict std map reverts commit,,
4982,638557de3ec600ebe240e2f25e337028ce453ba2,ddie Hung <eddie@fpgeh.com>, 2019-06-21 13:28:42 -0700, , cat stuff,,
4983,ea154d5ff472e4e18abc7c6328fb8072b84f6582,ddie Hung <eddie@fpgeh.com>, 2019-06-21 12:46:55 -0700, , point logging constant bit,,
4984,950bb4c2428aa546ee6abc861e7e87fea31a4b20,ddie Hung <eddie@fpgeh.com>, 2019-06-21 12:43:20 -0700, , move comment,,
4985,70ee10b650e01b7b262baa5c6fda934fb860dfce,ddie Hung <eddie@fpgeh.com>, 2019-06-21 12:41:47 -0700, , stab dark aig_map dict std map,,
4986,545cfbbe0dcc36f18dce6429498f4d87112879e2,ddie Hung <eddie@fpgeh.com>, 2019-06-21 12:31:14 -0700, , cope reduce_or common case,,
4987,32f637ffdb0c0641b51227fad92bc80e284740d2,ddie Hung <eddie@fpgeh.com>, 2019-06-21 12:31:04 -0700, , add test,,
4988,ae8305ffcc0c812488163bcc35365d473ce1345d,ddie Hung <eddie@fpgeh.com>, 2019-06-21 12:13:00 -0700, , fix testcase,,
4989,15535112b7b4caa1da75274397c5a3ba885a7349,ddie Hung <eddie@fpgeh.com>, 2019-06-21 11:52:51 -0700, , fix spacing,,
4990,d89d663c92853fcd7f9d75b392ec4133ba2f1d89,ddie Hung <eddie@fpgeh.com>, 2019-06-21 11:52:28 -0700, , add doc,,
4991,6ec816098153c733b97410ebc6aef166db8affd8,ddie Hung <eddie@fpgeh.com>, 2019-06-21 11:45:53 -0700, , add muxpack test overlapping entry,,
4992,641b86d25f5baa898bf5fca3d1a8f2fd4f5954e6,ddie Hung <eddie@fpgeh.com>, 2019-06-21 11:45:31 -0700, , fix cliffordwolf help,,
4993,63eb5cace980cd34e59065e577c04abaad239ddf,ddie Hung <eddie@fpgeh.com>, 2019-06-21 11:17:19 -0700, , merge branch master eddie muxpack,,
4994,f433a523742350b4bb9291ad65299015e2c81f05,ddie Hung <eddie@fpgeh.com>, 2019-06-21 11:15:23 -0700, , add fixme need mux4,,
4995,c6b4653ebe83fc5bacaeb92fe7c63a8d52bd523e,ddie Hung <eddie@fpgeh.com>, 2019-06-21 11:13:01 -0700, , since muxcover mux4s blast back gate,,
4996,dd22edcd28f2ef9411dde9a941f1fefe05d7bff1,ddie Hung <eddie@fpgeh.com>, 2019-06-21 11:12:32 -0700, , expand synth coarse without wreduce move muxcover,,
4997,fde90f7f8eb4150c7f806ab4baa53057a56bc160,iodrag Milanovic <mmicko@gmail.com>, 2019-06-21 20:01:40 +0200, , fix json formatting,,
4998,9edde91c26e2f49f80e7f30b6c330bd50189ff05,ddie Hung <eddie@fpgeh.com>, 2019-06-21 10:51:41 -0700, , merge remote tracking branch origin clifford fix1091 xc7mux_wip,,
4999,50e72210772f3a1c34f5fe80b19c65f6d304b71a,iodrag Milanovic <mmicko@gmail.com>, 2019-06-21 19:47:25 +0200, , add upto offset json port,,
5000,21fa8972f3d04f717d0d4afbfa252e842c807619,ddie Hung <eddie@fpgeh.com>, 2019-06-21 10:40:18 -0700, , autotest.sh cat .err error,,
5001,e66481497155edd8af855df268befeabe3e87f7e,lifford Wolf <clifford@clifford.at>, 2019-06-21 19:25:35 +0200,1123, merge pull request 1123 mmicko fix_typo fix json frontend loading upto,,
5002,ec979475e7f6bce65a4b6768cc3488a3ab02826d,lifford Wolf <clifford@clifford.at>, 2019-06-21 19:24:41 +0200, , replace muxcover freedecode muxcover dmux cost signed clifford wolf clifford clifford.at,,
5003,3775763f51ffb16ecf750833d30192a493ca2ade,iodrag Milanovic <mmicko@gmail.com>, 2019-06-21 19:09:34 +0200, , fix typo,,
5004,6d74cf0d2b903eae16372f58dc15e4bc67666a2b,ddie Hung <eddie@fpgeh.com>, 2019-06-21 08:56:56 -0700,1085, merge pull request 1085 yosyshq eddie improve shregmap handle case first flop common two chain,,
5005,918460ddd312d25b8a3a889393b88025261a4b4b,lifford Wolf <clifford@clifford.at>, 2019-06-21 16:58:12 +0200,1122, merge pull request 1122 yosyshq clifford jsonports added json upto offset,,
5006,f15def325c7f2621cf8299ca61b5eeb3ddd3667e,lifford Wolf <clifford@clifford.at>, 2019-06-21 15:22:17 +0200, , added json upto offset signed clifford wolf clifford clifford.at,,
5007,f0955452aecb528db4931d3a1844637e0f3f4cef,lifford Wolf <clifford@clifford.at>, 2019-06-21 15:07:39 +0200,1121, merge pull request 1121 yosyshq ecp5 ccu2c inv ecp5 improve mapping alu used,,
5008,a0d3d2bb41cd11b5b33620e16cb67c6568b16847,avid Shah <dave@ds0.me>, 2019-06-21 09:44:13 +0100, , ecp5 improve mapping alu used signed david shah dave ds0.me,,
5009,c9949dba9994aa8289333657a52ef892c6e769d0,lifford Wolf <clifford@clifford.at>, 2019-06-21 10:13:51 +0200,1117, merge pull request 1117 bwidawsk home add filename rewrite,,
5010,78e7a6f6f25c57ba560613f978ef8d9281fb615a,lifford Wolf <clifford@clifford.at>, 2019-06-21 10:13:13 +0200,1119, merge pull request 1119 yosyshq eddie fix1118 make genvar signed type,,
5011,86a753cc18f4e85449a93042298a8e4a617c674a,lifford Wolf <clifford@clifford.at>, 2019-06-21 10:12:32 +0200,1116, merge pull request 1116 yosyshq eddie fix1115 sign extend unsized value,,
5012,9286b6f013db06b473d009dfabb5e7c1526387b1,lifford Wolf <clifford@clifford.at>, 2019-06-21 10:02:10 +0200, , add muxcover freedecode signed clifford wolf clifford clifford.at,,
5013,6a336ca23ef5d98b3d68dac2f05de49360237149,ddie Hung <eddie@fpgeh.com>, 2019-06-20 22:29:40 -0700, , fix spacing,,
5014,cbbd96aae9d847279628191d73d5307f3d832097,ddie Hung <eddie@fpgeh.com>, 2019-06-20 22:28:55 -0700, , revert makefile,,
5015,531d36336d1fd669ff89159ac5c4519c27761138,ddie Hung <eddie@fpgeh.com>, 2019-06-20 22:29:40 -0700, , fix spacing,,
5016,6f6a7428f2358a4dc94120ebe740dacb67ce06b0,ddie Hung <eddie@fpgeh.com>, 2019-06-20 22:28:55 -0700, , revert makefile,,
5017,e21f01d9380607ba0fb10466273d2dfc3d806282,ddie Hung <eddie@fpgeh.com>, 2019-06-20 22:09:13 -0700, , refactor bit2aig lookup,,
5018,4422b7311b8d672df386f993b413d32baad8550b,ddie Hung <eddie@fpgeh.com>, 2019-06-20 21:56:02 -0700, , fix gcc invalidation behaviour write_aiger,,
5019,32f8014e121cd3338d6786269455c8b3fe9f1631,ddie Hung <eddie@fpgeh.com>, 2019-06-20 21:55:08 -0700, , fix gcc error due dict invalidation recursion,,
5020,54f3237720709f7c59f4e440ebfdbc61a63c926a,ddie Hung <eddie@fpgeh.com>, 2019-06-20 21:53:27 -0700, , fix gcc warning potentially uninitialised,,
5021,a9ce9193a19352e63197984df00c3cf31a4974e9,ddie Hung <eddie@fpgeh.com>, 2019-06-20 22:09:13 -0700, , refactor bit2aig lookup,,
5022,c4ea6fff65d6b2e69a31649af7e10b129c6ae0f5,ddie Hung <eddie@fpgeh.com>, 2019-06-20 21:56:02 -0700, , fix gcc invalidation behaviour write_aiger,,
5023,eb13663698aa52593e53fae58bd1dfa01136fe08,ddie Hung <eddie@fpgeh.com>, 2019-06-20 21:56:02 -0700, , fix gcc invalidation behaviour write_aiger,,
5024,d2076aa6595b5448bc151a22710822a6fb314c55,ddie Hung <eddie@fpgeh.com>, 2019-06-20 21:55:08 -0700, , fix gcc error due dict invalidation recursion,,
5025,06bf2ea5621ba5f18aea0fbcb788a041309e0148,ddie Hung <eddie@fpgeh.com>, 2019-06-20 21:53:27 -0700, , fix gcc warning potentially uninitialised,,
5026,891ea6512e5254803b36a2a22121bc2733ac8b9e,lifford Wolf <clifford@clifford.at>, 2019-06-20 11:30:27 +0200, , improvement muxcover slightly estimate cost decoder muxes prefer larger muxes tree root cost double count input cost partial muxes add debug log output,,
5027,844c42cef8c7c04fa67653f998ccab0e90532d28,ddie Hung <eddie@fpgeh.com>, 2019-06-19 10:15:41 -0700, , missing clean opt_expr mux_bool test,,
5028,75375a3fbce622b5c4cb6f4464379bb0e66a1107,ddie Hung <eddie@fpgeh.com>, 2019-06-19 10:07:34 -0700, , add test,,
5029,40188457d1af9bd4d905c83b29a3bf696b8666f0,lifford Wolf <clifford@clifford.at>, 2019-06-19 13:15:54 +0200,1091, add support partial match muxcover fix 1091 signed clifford wolf clifford clifford.at,,
5030,8e56cfb6bbaa4e61b201c123b04a4eb4ca3403cf,ddie Hung <eddie@fpgeh.com>, 2019-06-20 19:40:17 -0700, , write_xaiger flatten,,
5031,0e97e6a00dfda0b4755599d4decdafb545e07aaa,ddie Hung <eddie@fpgeh.com>, 2019-06-20 19:37:03 -0700, , fix simple_abc9 generate test msb,,
5032,ad36eb24c05b578ec8610c9f199280aacefebe54,ddie Hung <eddie@fpgeh.com>, 2019-06-20 19:31:22 -0700, , fix different abc9 test,,
5033,9faeba7a66c34d57bcae6ad83580e640ee5907e6,ddie Hung <eddie@fpgeh.com>, 2019-06-20 19:27:00 -0700, , fix broken abc9.v test due inout,,
5034,eb09ea6d54738b82924e33c26f47fe35fbdd24cd,ddie Hung <eddie@fpgeh.com>, 2019-06-20 19:06:51 -0700, , run simple_abc9 test,,
5035,b810bf26ab9e40e8d7e5a5001ac3a1708309a30b,ddie Hung <eddie@fpgeh.com>, 2019-06-20 19:40:17 -0700, , write_xaiger flatten,,
5036,242b72d4e11b815d0ca4fa80eee2e112333608d2,ddie Hung <eddie@fpgeh.com>, 2019-06-20 19:37:03 -0700, , fix simple_abc9 generate test msb,,
5037,494610911ae2a5b2b73d0f5e030f237df56d3fb5,ddie Hung <eddie@fpgeh.com>, 2019-06-20 19:31:22 -0700, , fix different abc9 test,,
5038,c421d48d6d5519b24b4596d695c3cf7c43b468f4,ddie Hung <eddie@fpgeh.com>, 2019-06-20 19:27:00 -0700, , fix broken abc9.v test due inout,,
5039,a0566b03ecfb13fba693d35e8af16913b45444c7,ddie Hung <eddie@fpgeh.com>, 2019-06-20 19:06:51 -0700, , run simple_abc9 test,,
5040,e612dade12b30bdee15b7dd2535af51e5ec1614d,ddie Hung <eddie@fpgeh.com>, 2019-06-20 19:00:36 -0700, , merge remote tracking branch origin master xaig,,
5041,014606affe3f1753ac16d2afd684967d72d83746,ddie Hung <eddie@fpgeh.com>, 2019-06-20 17:29:45 -0700, , fix issue part,,
5042,f11c9a419b99563b462356add5446d9fc2dbe2eb,ddie Hung <eddie@fpgeh.com>, 2019-06-20 16:45:09 -0700, , call opt_expr mux_undef get rid muxes prior abc,,
5043,4e5836a5fb009751a6f3bd7ec3eba20e223861f1,ddie Hung <eddie@fpgeh.com>, 2019-06-20 10:47:20 -0700, , handle driven,,
5044,3f34779d64bbaee7210b567d4ad9ced456f0e159,ddie Hung <eddie@fpgeh.com>, 2019-06-20 10:22:14 -0700, , call setundef zero abc9,,
5045,f2d541962e92fedce0fbb34d4cf5c1985c7cda40,ddie Hung <eddie@fpgeh.com>, 2019-06-20 10:21:57 -0700, , write_xaiger skip driven,,
5046,7dca8def52fdd3a0e450d3f554c328904636798d,ddie Hung <eddie@fpgeh.com>, 2019-06-20 17:29:45 -0700, , fix issue part,,
5047,e63324f5ef2ebb14fa0cc88544f577406f95b223,ddie Hung <eddie@fpgeh.com>, 2019-06-20 17:03:05 -0700, , actually might harm updating sigmap ...,,
5048,9c61fb0e0c23f00bacf316f7efd358c66f2f6397,ddie Hung <eddie@fpgeh.com>, 2019-06-20 16:57:54 -0700, , add comment per cliffordwolf,,
5049,d1dadfcec8e5fffb1d27f067a86a606591b9c686,ddie Hung <eddie@fpgeh.com>, 2019-06-20 16:45:09 -0700, , call opt_expr mux_undef get rid muxes prior abc,,
5050,9faab38e8de1a78b0ce364a1bdefd2a9ee9c2ec6,ddie Hung <eddie@fpgeh.com>, 2019-06-20 16:45:04 -0700, , mux_map drop sign bit eliminate,,
5051,99ff7b5c8c74371841e74d81b7a0d63cd9487e61,ddie Hung <eddie@fpgeh.com>, 2019-06-20 16:08:58 -0700, , merge remote tracking branch origin eddie fix1115 xc7mux,,
5052,31b0dee7f3f12c76b721f2fa8e11c722307abb09,ddie Hung <eddie@fpgeh.com>, 2019-06-20 16:08:36 -0700, , merge remote tracking branch origin eddie fix1118 xc7mux,,
5053,c20adc52638b0f3ba3b1c39e5286ae92e901005d,ddie Hung <eddie@fpgeh.com>, 2019-06-20 16:07:22 -0700, , add test,,
5054,c27ab609faeeb3ae9372ea4cf85e5ac6ba029646,ddie Hung <eddie@fpgeh.com>, 2019-06-20 16:04:12 -0700, , make genvar signed type,,
5055,3b8f3a93ada563fbae62772b0bf642bb54170954,ddie Hung <eddie@fpgeh.com>, 2019-06-20 12:45:40 -0700, , add changelog entry,,
5056,d0bbf9e4d4a508179b55a0cc7793d984f3318f7c,ddie Hung <eddie@fpgeh.com>, 2019-06-20 12:43:59 -0700, , extend sign extension test,,
5057,20119ee50e0cefbcd89275101c8710febd5afd32,ddie Hung <eddie@fpgeh.com>, 2019-06-20 12:43:39 -0700, , maintain is_unsized state constant,,
5058,e33cbb0dde72b292002a9fc7158857b19803effe,ddie Hung <eddie@fpgeh.com>, 2019-06-20 12:40:05 -0700, , revert fix sign extension sign reverts commit,,
5059,0e3e647596db296e662348625c28b76215b55bcf,ddie Hung <eddie@fpgeh.com>, 2019-06-20 10:47:20 -0700, , handle driven,,
5060,8767ec3fbdc0986854107de9cf178953ef09f1db,en Widawsky <ben@bwidawsk.net>, 2019-06-20 10:27:59 -0700, , add filename rewrite allows full pipeline work something yosys synth_ecp5 json work fpga prjtrellis example ecp5_evn blinky.v otherwise get something along line error open output file work fpga prjtrellis example ecp5_evn blinky.v writing file directory signed ben widawsky ben bwidawsk.net,,
5061,f54edf1e78fbcbd8a11c2ffcbdf62a50b93ce909,ddie Hung <eddie@fpgeh.com>, 2019-06-20 10:22:14 -0700, , call setundef zero abc9,,
5062,efdb057c6ad5ba0fe05a597ba5f080067f061aad,ddie Hung <eddie@fpgeh.com>, 2019-06-20 10:21:57 -0700, , write_xaiger skip driven,,
5063,cdbcd2efbdc7980aaad95744464c17553d782cd0,ddie Hung <eddie@fpgeh.com>, 2019-06-20 10:18:10 -0700, , merge remote tracking branch origin eddie fix1115 xc7mux,,
5064,f374e0ab7e9a91fa86814b0f750660e92ed16ae6,ddie Hung <eddie@fpgeh.com>, 2019-06-20 10:18:01 -0700, , merge remote tracking branch origin master xc7mux,,
5065,b77322034c9234a8c24c6f53ed028fe29737b6b4,ddie Hung <eddie@fpgeh.com>, 2019-06-20 10:15:04 -0700, , remove leftover comment,,
5066,b98276fa61be7a1c589d6dac661d31982cfab16b,ddie Hung <eddie@fpgeh.com>, 2019-06-20 10:10:43 -0700, , add test,,
5067,0221f3e1c5b427678c5679027ee47ec7c0b8321d,ddie Hung <eddie@fpgeh.com>, 2019-06-20 10:04:42 -0700, , fix sign extension sign,,
5068,477e566e8d203ec7754c90fc845d7f3f759f2974,lifford Wolf <clifford@clifford.at>, 2019-06-20 15:34:52 +0200,1095, fix typo fix 1095 signed clifford wolf clifford clifford.at,,
5069,06eb87bcb795b44dc0c9e42c0b2a495c05d23881,lifford Wolf <clifford@clifford.at>, 2019-06-20 15:23:55 +0200,1113, improve shregmap help message fix 1113 signed clifford wolf clifford clifford.at,,
5070,a8c85d1b4b810e2ea31770e37e1414b7f1a15283,lifford Wolf <clifford@clifford.at>, 2019-06-20 14:27:57 +0200, , update .gitignore file signed clifford wolf clifford clifford.at,,
5071,2454ad99bf49afe752d6fd1c1567f59ee9e26736,lifford Wolf <clifford@clifford.at>, 2019-06-20 13:44:21 +0200, , refactor opt_rmdff sat signed clifford wolf clifford clifford.at,,
5072,73bd1d59a7579ea74fb4a201771c983eeaf9a76a,lifford Wolf <clifford@clifford.at>, 2019-06-20 13:04:04 +0200, , merge branch master http github.com bogdanvuk yosys clifford ext1046,,
5073,11ec7b2aecddc72747ccdc30d2674583062d58d3,lifford Wolf <clifford@clifford.at>, 2019-06-20 12:23:07 +0200, , fix typo signed clifford wolf clifford clifford.at,,
5074,7f1461d64b3b4db44b627429ca422acfbcbb6809,lifford Wolf <clifford@clifford.at>, 2019-06-20 12:06:58 +0200, , merge branch towoe unpacked_arrays,,
5075,6a6dd5e0575950174e3abde7a13a3e3be73e5299,lifford Wolf <clifford@clifford.at>, 2019-06-20 12:06:07 +0200, , add proper test style array signed clifford wolf clifford clifford.at,,
5076,2428fb7dc2c2f24eab0d4283358e4eb7e8373146,lifford Wolf <clifford@clifford.at>, 2019-06-20 12:03:00 +0200, , merge branch unpacked_arrays http github.com towoe yosys towoe unpacked_arrays,,
5077,3b1e5264d8e333937fa9c06075b092bfd27be317,ddie Hung <eddie@fpgeh.com>, 2019-06-19 15:30:50 -0700,1111, merge pull request 1111 acw1251 fixed help summary line command,,
5078,ce29ede801e4cbfa430c56833f3f0bf98b18063f,cw1251 <acwright@mit.edu>, 2019-06-19 16:39:46 -0400, , fixed small typo ice40_unlut help summary,,
5079,60eaaf6e0f7bf1020ee62f8b77e8ead5dcbb8f99,cw1251 <acwright@mit.edu>, 2019-06-19 15:39:56 -0400, , fixed pyosys command returning rtlil sigsig,,
5080,0d888ee7edada1349b76360f85124a81d0766cd2,cw1251 <acwright@mit.edu>, 2019-06-19 15:27:04 -0400, , fixed help summary line command,,
5081,96ade549932ca48d0e1d3b99389129cdc37524a0,ddie Hung <eddie@fpgeh.com>, 2019-06-19 09:51:11 -0700, , fix bug 1078 add entry changelog,,
5082,4e8f0fbce84db96f8cd3d4e1594b30cbc8ec1020,ddie Hung <eddie@fpgeh.com>, 2019-06-19 09:20:31 -0700, , merge branch xaig xc7mux,,
5083,8395f837c33a1f08ed67995ef8274219b0af27c8,lifford Wolf <clifford@clifford.at>, 2019-06-19 17:25:39 +0200,1109, merge pull request 1109 yosyshq clifford fix1106 add read_verilog pwires feature,,
5084,ec4565009ae69409eb01f1b595f5f59fcc969ce2,lifford Wolf <clifford@clifford.at>, 2019-06-19 14:38:50 +0200,1106, add read_verilog pwires feature close 1106 signed clifford wolf clifford clifford.at,,
5085,5a1f1caa44fb3f4427813acab61aaecc06bae7ba,lifford Wolf <clifford@clifford.at>, 2019-06-19 13:53:07 +0200,1105, merge pull request 1105 yosyshq clifford fixlogicinit improve handling initial default value,,
5086,8b8af10f5e612eb1a39320e20b2d1d6f1e7d45df,obias WÃ¶lfel <tobias.woelfel@mailbox.org>, 2019-06-19 12:47:48 +0200, , unpacked array declaration using size allows fixed sized array dimension specified single number commit based work petercrozier http github.com yosyshq yosys pull 560 split original work,,
5087,c330379870a48209534807d1c021ce2a20ccf880,lifford Wolf <clifford@clifford.at>, 2019-06-19 12:20:35 +0200, , make test aiger chatty signed clifford wolf clifford clifford.at,,
5088,fa5fc3f6afd9eb27c1f52244b60cbeb77aa2e26c,lifford Wolf <clifford@clifford.at>, 2019-06-19 12:12:08 +0200, , add defvalue test minor autotest fix .sv file signed clifford wolf clifford clifford.at,,
5089,3da5288ce096befb844476907a2c6020aae62b8b,lifford Wolf <clifford@clifford.at>, 2019-06-19 11:49:20 +0200, , use input default value hierarchy pas signed clifford wolf clifford clifford.at,,
5090,8d0cd529c936b1c0a38d7a71a4457bd84c8b3efe,lifford Wolf <clifford@clifford.at>, 2019-06-19 11:37:11 +0200, , add defaultvalue attribute signed clifford wolf clifford clifford.at,,
5091,6d64e242ba8214f7bceb35f688b544f56d49cea1,lifford Wolf <clifford@clifford.at>, 2019-06-19 11:25:11 +0200, , fix handling logic variable initial value signed clifford wolf clifford clifford.at,,
5092,b3441935b1e5fd59e982870c2aa4da6036b6f30e,lifford Wolf <clifford@clifford.at>, 2019-06-19 10:52:59 +0200,1100, merge pull request 1100 bwidawsk home support filename parsing,,
5093,eb3b9fb24ac6547caa5d4063e61be600fc0d55f5,lifford Wolf <clifford@clifford.at>, 2019-06-19 10:50:32 +0200,1104, merge pull request 1104 whitequark case semantics clarify switch case semantics rtlil,,
5094,addf01d45dd795b4fe711012facbe43dd7c2eae7,hitequark <whitequark@whitequark.org>, 2019-06-19 05:22:40 +0000, , explain exact semantics switch case rule manual,,
5095,df6576edc83817b692d2096e806bd822f3fda430,hitequark <whitequark@whitequark.org>, 2019-06-19 05:22:13 +0000, , rtlil module check check process invariant,,
5096,4a18e19fb86f5729ca764d5b0ee338f558f90a43,en Widawsky <ben@bwidawsk.net>, 2019-06-17 14:45:48 -0700, , support filename rewrite backends signed ben widawsky ben bwidawsk.net,,
5097,468c41d997477aa6c67a8b97bc4d9dcff185b815,en Widawsky <ben@bwidawsk.net>, 2019-06-17 14:45:11 -0700, , support home directory tested linux  wrap functioanlity ifndef _win32 eddiehung find instead cliffordwolf signed ben widawsky ben bwidawsk.net,,
5098,7324a4c2cd0132f792f4fade1a77aeceae46bd85,ddie Hung <eddie@fpgeh.com>, 2019-06-18 12:47:12 -0700, , remove iterator based module remove per cliffordwolf,,
5099,6a4025b5eef3ea96a8a7cdb0046cb2193cfa08e5,ddie Hung <eddie@fpgeh.com>, 2019-06-18 12:37:46 -0700, , remove unncessary header,,
5100,ad9658ea5bff0dcf81568c706d6a890f63657c08,ddie Hung <eddie@fpgeh.com>, 2019-06-18 12:32:42 -0700, , merge remote tracking branch origin master xaig,,
5101,e5aa3feb1bb3e35907a9e43f1fefdfdc6c7b09e4,ddie Hung <eddie@fpgeh.com>, 2019-06-18 12:19:22 -0700, , merge remote tracking branch origin master xc7mux,,
5102,776d7cea6ad42a58f47cdcb7a71a801e1ea1055f,ddie Hung <eddie@fpgeh.com>, 2019-06-18 11:51:34 -0700, , merge remote tracking branch origin master eddie muxpack,,
5103,4ca847a217675f206d530e858de4bac959b75fe2,ddie Hung <eddie@fpgeh.com>, 2019-06-18 11:49:54 -0700, , merge remote tracking branch origin xaig xc7mux,,
5104,8e0a47fb920af1126adb67f884b5ce1443a9b4a9,ddie Hung <eddie@fpgeh.com>, 2019-06-18 11:48:48 -0700, , really permute xilinx lut mapping default lut6.i5,,
5105,8f5e6d73ff3c81d96fbb53e0c67572830800c301,ddie Hung <eddie@fpgeh.com>, 2019-06-18 11:35:21 -0700, , revert fix permute lut input permute mux selects reverts commit,,
5106,3d283e69f83573ae39bf95a668abb45116a77fd1,ddie Hung <eddie@fpgeh.com>, 2019-06-18 09:51:28 -0700, , merge remote tracking branch origin xaig xc7mux,,
5107,b304744d1506ae5a672639b6baab43c9bce97f00,ddie Hung <eddie@fpgeh.com>, 2019-06-18 09:50:37 -0700, , clean,,
5108,da3d2eedd2b6391621e81b3eaaa28a571e058f9d,ddie Hung <eddie@fpgeh.com>, 2019-06-18 09:49:57 -0700, , fix permute lut input permute mux selects,,
5109,64947453e22404e570d670416ad66511a799e666,lifford Wolf <clifford@clifford.at>, 2019-06-18 16:52:08 +0200,1086, merge pull request 1086 udif fixed broken error info warning non generate block within always initial block,,
5110,2b0e28b2617e8aa3a274358755282fb21c88fc5f,ddie Hung <eddie@fpgeh.com>, 2019-06-17 22:29:34 -0700, , merge remote tracking branch origin xaig xc7mux,,
5111,608a95eb01ec5c54d09102917e224ff5e0c39d47,ddie Hung <eddie@fpgeh.com>, 2019-06-17 22:29:22 -0700, , fix copy pasta issue,,
5112,59b4e69d16adeba4f7f50dbf80e5564c227587e4,ddie Hung <eddie@fpgeh.com>, 2019-06-17 22:25:14 -0700, , merge remote tracking branch origin xaig xc7mux,,
5113,2a35c4ef945a0ecf4006e9b9a1199a6baca1d2ab,ddie Hung <eddie@fpgeh.com>, 2019-06-17 22:24:35 -0700, , permute init xilinx lut_map.v,,
5114,75f8b4cf10e45e9064ddac10ff0b088b863fd361,ddie Hung <eddie@fpgeh.com>, 2019-06-17 19:14:41 -0700, , simplify comment,,
5115,75d92fb590b190e0da43e99853f839b7afb10f83,ddie Hung <eddie@fpgeh.com>, 2019-06-17 19:11:07 -0700, , merge branch xaig xaig_dff,,
5116,9d56c0d52507c03416f365e006a93aeaead7c49a,ddie Hung <eddie@fpgeh.com>, 2019-06-17 18:25:35 -0700, , merge remote tracking branch origin xaig xc7mux,,
5117,840562943fa9d01455833561aa11bc287c8755d4,ddie Hung <eddie@fpgeh.com>, 2019-06-17 17:06:01 -0700, , update lut7 delay take account abc outmux delay,,
5118,8a86f9bb6259d335a250868c6f060936a482be8a,ddie Hung <eddie@fpgeh.com>, 2019-06-17 15:13:05 -0700, , add box delay,,
5119,d80678e581899315791706ee1703bf700b0f9c15,ddie Hung <eddie@fpgeh.com>, 2019-06-17 15:10:33 -0700, , cleanup,,
5120,3ebba74461ee7da704212073210eb264c2713c84,ddie Hung <eddie@fpgeh.com>, 2019-06-17 13:51:53 -0700, , merge branch xaig xaig_dff,,
5121,8d40830ee4bf327d406cad1da6e6426976810184,ddie Hung <eddie@fpgeh.com>, 2019-06-17 13:33:47 -0700, , merge remote tracking branch origin xaig xc7mux,,
5122,4d6d593fe390a5a1dc650062306e05610908c13d,ddie Hung <eddie@fpgeh.com>, 2019-06-17 13:32:08 -0700, , scorr sweep remove retime recommended,,
5123,4b9eefe3b6fce79fc0b31a97efde3b5f1ba49cea,ddie Hung <eddie@fpgeh.com>, 2019-06-17 13:20:29 -0700, , merge remote tracking branch origin xaig xc7mux,,
5124,a474fe937be4882a08887b9f6883fa4bd7078fa7,ddie Hung <eddie@fpgeh.com>, 2019-06-17 13:20:19 -0700, , merge branch xaig xaig_dff,,
5125,63fc879a5f698803d563a57275cc99a3df2d1414,ddie Hung <eddie@fpgeh.com>, 2019-06-17 13:19:45 -0700, , copy move parameter attribute,,
5126,0c9cf892390941d52a3e35b29d509f4ee19ebae1,ddie Hung <eddie@fpgeh.com>, 2019-06-17 12:59:05 -0700, , merge remote tracking branch origin xaig xc7mux,,
5127,7dd3a7f161d57f8c1f4a26cc5645bbec1c9e687a,ddie Hung <eddie@fpgeh.com>, 2019-06-17 12:58:41 -0700, , merge branch xaig xaig_dff,,
5128,b45d06d7a334c4b18e44793b33aaffcaf1f04b21,ddie Hung <eddie@fpgeh.com>, 2019-06-17 12:54:24 -0700, , fix leak removing cell abc integration also preserve attr,,
5129,5ce672d1c502d24551e71a8296a672ff16411870,ddie Hung <eddie@fpgeh.com>, 2019-06-17 12:14:55 -0700, , merge remote tracking branch origin xaig xaig_dff,,
5130,76a72283e2c2c06efb48c66a0528c4412198858e,ddie Hung <eddie@fpgeh.com>, 2019-06-17 10:38:54 -0700, , merge remote tracking branch origin xaig xc7mux,,
5131,c15ee827f4a171abe3108dba8f9ad0d7078eb306,ddie Hung <eddie@fpgeh.com>, 2019-06-16 12:08:03 -0700, , try 300,,
5132,7250c57c5a05139ca03544a31fe40b52e4e73486,ddie Hung <eddie@fpgeh.com>, 2019-06-17 10:28:51 -0700, , enable dc2,,
5133,c23bbc429103ca84cb8a9cfb674aacf7d14109c6,lifford Wolf <clifford@clifford.at>, 2019-06-16 23:12:03 +0200, , add timescale generated header yosys smtbmc mkvcd signed clifford wolf clifford clifford.at,,
5134,1ec450d6bf34a7aec9b0469b6f295847eb658160,ddie Hung <eddie@fpgeh.com>, 2019-06-16 12:08:03 -0700, , try 300,,
5135,5f9ba3ea414b6d693cef855e3cd57d61b76a4aeb,ddie Hung <eddie@fpgeh.com>, 2019-06-16 12:05:07 -0700, , merge remote tracking branch origin xaig xc7mux,,
5136,0c59bc0b75ba2985e6ae0806d410fe2fa1c94e37,ddie Hung <eddie@fpgeh.com>, 2019-06-16 10:42:00 -0700, , cleanup,,
5137,59dcfcc9193160302e1f8ca2e95b473241b1752a,ddie Hung <eddie@fpgeh.com>, 2019-06-16 09:35:59 -0700, , merge branch xaig xaig_dff,,
5138,fb90d8c18c9e8bfad1356e3b4387d77eeb2e9377,ddie Hung <eddie@fpgeh.com>, 2019-06-16 09:34:26 -0700, , cleanup,,
5139,6852c83bbe5c1c862527b78910e7d29dc73a6ee5,ddie Hung <eddie@fpgeh.com>, 2019-06-15 22:50:15 -0700, , cleanup write_xaiger,,
5140,3ed95dae8d7661256003f5294f6aa7168b87c5a8,ddie Hung <eddie@fpgeh.com>, 2019-06-15 22:48:16 -0700, , cleanup,,
5141,416312b9ed027b062c4e043b6265b73b25eb299a,ddie Hung <eddie@fpgeh.com>, 2019-06-15 22:44:45 -0700, , abc9 recover_init default,,
5142,3d1185b835e16cc0613aa7a31e810dd6da69599f,ddie Hung <eddie@fpgeh.com>, 2019-06-15 22:41:42 -0700, , read init output,,
5143,d969a9060eb337007e9246301fff906db5a8283e,ddie Hung <eddie@fpgeh.com>, 2019-06-15 22:41:29 -0700, , add xilinx abc_ff,,
5144,bd2690e9b940c055a4aa3443e7f1435d66d875f4,ddie Hung <eddie@fpgeh.com>, 2019-06-15 22:41:13 -0700, , preserve init flop write xaig,,
5145,2309459605b262040f7bea84e6d935d2838686d5,ddie Hung <eddie@fpgeh.com>, 2019-06-15 19:36:55 -0700, , treat __abc_ff_ user cell,,
5146,9ec57b46c2f37ca9eafca8e0e919d676c74f99d8,ddie Hung <eddie@fpgeh.com>, 2019-06-15 19:36:37 -0700, , fix spacing,,
5147,0debea25a731d83449b08152c7c6158e37e63d75,ddie Hung <eddie@fpgeh.com>, 2019-06-15 18:24:04 -0700, , update comment,,
5148,cdfb634977b3ee005c5635f7902ea21dd45f7311,ddie Hung <eddie@fpgeh.com>, 2019-06-15 18:18:56 -0700, , cleanup,,
5149,c2f3f116d041b97b0d8b6ed28c87810bf6c2630e,ddie Hung <eddie@fpgeh.com>, 2019-06-15 18:16:14 -0700, , use __abc_ff_ instead _ff_,,
5150,c04921c3a8391d2335fab42ef354bb2bb2f3ac2a,ddie Hung <eddie@fpgeh.com>, 2019-06-15 18:13:44 -0700, , fix debug message,,
5151,b706ae82de2fa82b68c327740820c03cc203a217,ddie Hung <eddie@fpgeh.com>, 2019-06-15 12:42:18 -0700, , fix log_debug message,,
5152,65c7bafc64682276d6c1f3cc53b97aa04d8c9039,ddie Hung <eddie@fpgeh.com>, 2019-06-15 10:19:05 -0700, , order alphabetically,,
5153,a76c8a7ffdfb879971c8c3d1b1f7e8392ddf2c91,ddie Hung <eddie@fpgeh.com>, 2019-06-15 09:46:35 -0700, , fix initialisation flop,,
5154,6d74b3e004455a98d785bd27c4276b787af637a7,ddie Hung <eddie@fpgeh.com>, 2019-06-15 09:36:02 -0700, , update comment,,
5155,ac18a76bebad001fc3e617a7cefebe13610abcb8,ddie Hung <eddie@fpgeh.com>, 2019-06-15 09:34:48 -0700, , map _ff_ instead _dff_p_ prevent recursion issue,,
5156,7a3c403ba0e411c990be59da44e1decb6aafc8f8,ddie Hung <eddie@fpgeh.com>, 2019-06-15 09:10:01 -0700, , missing close bracket,,
5157,295bb23ae06d36acc8ced4825ece6003470cd357,ddie Hung <eddie@fpgeh.com>, 2019-06-15 09:08:56 -0700, , wrap fdre __abc_fdre containing comb,,
5158,da487c4f31fd2d97c0d7110010e7379e5445ceb0,ddie Hung <eddie@fpgeh.com>, 2019-06-15 09:08:18 -0700, , short _dff_ ff_map.v integration,,
5159,2ef2aa997cbe75732535946b25c35dcb3fe5eec4,ddie Hung <eddie@fpgeh.com>, 2019-06-15 09:07:53 -0700, , read_aiger require clk_name latch plus debug,,
5160,357d36ef4fcc63db8c14b86dbeb10059030cc602,ddie Hung <eddie@fpgeh.com>, 2019-06-15 09:07:03 -0700, , write_xaiger treat abc_flop box boxff abc,,
5161,842c110357ea40f6491beef3e59559d93530cc02,ddie Hung <eddie@fpgeh.com>, 2019-06-15 05:48:47 -0700, , merge remote tracking branch origin xaig xc7mux,,
5162,bf312043d47c5ca99e26e25d153b49b3d3603ea4,ddie Hung <eddie@fpgeh.com>, 2019-06-15 05:45:16 -0700, , fix upper xc7 lut delay use delay,,
5163,627ea0b2a99cc064210b07ac38a222bfba42627b,ddie Hung <eddie@fpgeh.com>, 2019-06-14 14:20:36 -0700, , merge remote tracking branch origin xaig xc7mux,,
5164,7ff8330d1e159173f9ed3494b85b83cb97208ab5,ddie Hung <eddie@fpgeh.com>, 2019-06-14 13:34:40 -0700, , leave breadcrumb behind,,
5165,46e69ee934a6a954b73bb7a5669b6ee6d3047247,ddie Hung <eddie@fpgeh.com>, 2019-06-14 13:31:18 -0700, , remove redundant condition,,
5166,9b55e69755a00a46c97104f344c0ee7065a8f13c,ddie Hung <eddie@fpgeh.com>, 2019-06-14 13:28:47 -0700, , revert cleanup optimise toposort write_xaiger reverts commit restores old toposort optimisation,,
5167,4d7516f45956c6dd3647dc235e3a29c0c7ecc816,ddie Hung <eddie@fpgeh.com>, 2019-06-14 13:28:47 -0700, , revert cleanup optimise toposort write_xaiger reverts commit restores old toposort optimisation,,
5168,6c5ed8b660643723015ae87bb9735c506c7aeea7,ddie Hung <eddie@fpgeh.com>, 2019-06-14 13:15:12 -0700, , merge remote tracking branch origin xaig xc7mux,,
5169,746f70a9ce163f921b0e55b21042c59769bbcba9,ddie Hung <eddie@fpgeh.com>, 2019-06-14 13:10:46 -0700, , update comment,,
5170,0fa6a441f1a222b039975cf622ddca479a65cf24,ddie Hung <eddie@fpgeh.com>, 2019-06-14 13:08:38 -0700, , check whiteboxes synthesisable,,
5171,2d85725604271c658382e8fdd8ff28275fb94b03,ddie Hung <eddie@fpgeh.com>, 2019-06-14 13:07:56 -0700, , get rid compiler warning,,
5172,13e2e8df11b4af9ce5512508caad793c659b9479,ddie Hung <eddie@fpgeh.com>, 2019-06-14 12:50:30 -0700, , update changelog,,
5173,b63b2a0bd4552a7dbe0d2c4a15d4e3a1b0e2022d,ddie Hung <eddie@fpgeh.com>, 2019-06-14 12:50:24 -0700, , revert remove wide mux inference reverts commit,,
5174,691e145cda416787fe214b5533c6ac3c8047bb65,ddie Hung <eddie@fpgeh.com>, 2019-06-14 12:46:52 -0700, , merge branch xaig xc7mux,,
5175,8fa74287a71fc3527cf48c7fb2c4a635ee832b72,ddie Hung <eddie@fpgeh.com>, 2019-06-14 12:43:20 -0700, , per daveshah1 remove async dff timing xilinx,,
5176,7876b5b8bef1ff8460e48232e68bb5136f04e7b5,ddie Hung <eddie@fpgeh.com>, 2019-06-14 12:40:51 -0700, , cover __apple__ little big endian,,
5177,a632799d5b3e4d458f256203678e546474425556,ddie Hung <eddie@fpgeh.com>, 2019-06-14 12:29:46 -0700, , update abc9 doc,,
5178,e391fc8e7b469bb173d6bfd74d6b2bbc68973336,ddie Hung <eddie@fpgeh.com>, 2019-06-14 12:28:01 -0700, , enable abc9 num timing driven synthesis,,
5179,a48b5bfaa5c55bfe4e5ff859b453ee00a1dd68c6,ddie Hung <eddie@fpgeh.com>, 2019-06-14 12:25:06 -0700, , cleanup based daveshah1,,
5180,97d265637505a239e3d328a3ee7e26c6fd5d6744,ddie Hung <eddie@fpgeh.com>, 2019-06-14 12:00:02 -0700, , resolve comment daveshah1,,
5181,2e34859a6b9780d6dc2df28dabcab893b5f4ce4a,ddie Hung <eddie@fpgeh.com>, 2019-06-14 11:38:22 -0700, , add xc7_wire_delay macro synth_xilinx.cc,,
5182,ba4b4a0088ff7ae37b86f0c22cf2a95f0aba9e13,ddie Hung <eddie@fpgeh.com>, 2019-06-14 11:33:10 -0700, , update delay based symbiflow prjxray,,
5183,d47ff7ba8702f9ec76514cbbec1e447c454f5699,ddie Hung <eddie@fpgeh.com>, 2019-06-14 10:51:11 -0700, , rename xilinx abc box lut abc_xc7 box lut,,
5184,94314ae2d5cbd06ba1457a8526f99c9ae01ff8fd,ddie Hung <eddie@fpgeh.com>, 2019-06-14 10:42:30 -0700, , comment dist ram boxing ecp5,,
5185,ee428f73abdbbde95601e583db186d86a8fa6b91,ddie Hung <eddie@fpgeh.com>, 2019-06-14 10:37:52 -0700, , remove wip abc9 flop support,,
5186,42f6b48d564f9897d6d5a0d2f4356ac9157693fe,ddie Hung <eddie@fpgeh.com>, 2019-06-14 10:33:27 -0700, , merge remote tracking branch origin master xaig,,
5187,627a62a797ef9e676ba9d89f53f927d0c2463585,ddie Hung <eddie@fpgeh.com>, 2019-06-14 10:32:46 -0700, , make doc consistent,,
5188,1656c44373dbf7375c068d5626e38a76b5a83c4d,ddie Hung <eddie@fpgeh.com>, 2019-06-14 10:29:27 -0700, , cleanup,,
5189,751e640c1db45f27a530738230b601417c2f2cdb,ddie Hung <eddie@fpgeh.com>, 2019-06-14 10:29:16 -0700, , merge branch xaig github.com yosyshq yosys xaig,,
5190,474fe9f47ae9c8a022d726a1b674853ca3236db0,ddie Hung <eddie@fpgeh.com>, 2019-06-14 10:28:30 -0700,1097, merge pull request 1097 yosyshq dave xaig_ecp5 add ecp5 abc9 support xaig branch,,
5191,a3be25ab0d6040564ad9082db231478b21e021ac,ddie Hung <eddie@fpgeh.com>, 2019-06-14 10:27:30 -0700, , cleanup,,
5192,1948e7c846ea318d003148974945d917701a4452,ddie Hung <eddie@fpgeh.com>, 2019-06-14 10:13:17 -0700, , cleanup optimise toposort write_xaiger,,
5193,a5425a2f7e86f63ee4df84d15bf58fb9f006b465,ddie Hung <eddie@fpgeh.com>, 2019-06-14 10:11:34 -0700, , remove extra semicolon,,
5194,d005568f2ea8825fdd47ae871f5bdeeaf7e27635,ddie Hung <eddie@fpgeh.com>, 2019-06-14 10:11:13 -0700, , add todo parse_xaiger,,
5195,95665730540c0fd7c76690f28d0fd6b5f13f2223,avid Shah <dave@ds0.me>, 2019-06-14 12:02:12 +0100, , ecp5 add abc9 option signed david shah dave ds0.me,,
5196,8451cbea896d2b441b5c78eb2813790616d10b84,ogdan Vukobratovic <bogdan.vukobratovic@gmail.com>, 2019-06-14 12:14:02 +0200, , move netlist helper module pass opt time,,
5197,fe651922cbc4ab086354c04652adc986b31305fd,ogdan Vukobratovic <bogdan.vukobratovic@gmail.com>, 2019-06-14 12:06:57 +0200, , merge remote tracking branch upstream master,,
5198,53695e6729e8ae603be7e7cd9bc8b29758d61a11,ogdan Vukobratovic <bogdan.vukobratovic@gmail.com>, 2019-06-14 11:39:24 +0200, , prepare situation port signal found,,
5199,291b36afeb1075b7c6329d1e57594ed3e6b71581,ogdan Vukobratovic <bogdan.vukobratovic@gmail.com>, 2019-06-14 11:35:45 +0200, , cleanup revert sat.cc,,
5200,bc22e2e3ee120aeb84323ce52031b895f9f62f54,ddie Hung <eddie@fpgeh.com>, 2019-06-13 17:02:58 -0700, , optimise,,
5201,d09d4e0706e806d53b3b83986f49c1d59435d2ed,ddie Hung <eddie@fpgeh.com>, 2019-06-13 16:28:11 -0700, , move constevalaig aigerparse.cc,,
5202,75d89e56cfd9472605f27570cf2760ff89dc7603,ddie Hung <eddie@fpgeh.com>, 2019-06-13 14:27:07 -0700, , fix name clash,,
5203,63e2f83632a760d64e64f8e03529de941301125e,ddie Hung <eddie@fpgeh.com>, 2019-06-13 13:29:03 -0700, , slimming,,
5204,d39a5a77a9ec58ea97af91c961b02b5a55deaaa7,ddie Hung <eddie@fpgeh.com>, 2019-06-13 13:13:48 -0700, , add constevalaig specialised aigs,,
5205,8665f48879526f8f3ed79629f28a8686ed78a8ad,ogdan Vukobratovic <bogdan.vukobratovic@gmail.com>, 2019-06-13 19:35:37 +0200, , implement disconnection constant register bit,,
5206,7f9d2d18251c3bec667993c744b568bbbe1a75ce,ddie Hung <eddie@fpgeh.com>, 2019-06-13 09:15:30 -0700, , update changelog synth abc9,,
5207,2052806d3361dca8a866aee0665af223db51bdbd,ddie Hung <eddie@fpgeh.com>, 2019-06-13 08:24:33 -0700, , fix sb_lut4 timing,,
5208,9d34cea65af5b34ce0930fb892fca6742db898ab,ddie Hung <eddie@fpgeh.com>, 2019-06-13 08:22:22 -0700, , accurate changelog,,
5209,4912567cbff3c24e9cddea0b59287ec53321af7a,ogdan Vukobratovic <bogdan.vukobratovic@gmail.com>, 2019-06-13 15:42:45 +0200, , pas sigbit value netlist algorithm,,
5210,d4f77d408c754285969969bda3a6985c1fbe9fb6,erge Bazanski <q3k@q3k.org>, 2019-06-13 12:14:37 +0200,829, merge pull request 829 master dockerfile yosys,,
5211,c04482b07798cfcca3218cfafe0998eeb6a88f76,ddie Hung <eddie@fpgeh.com>, 2019-06-12 16:54:12 -0700, , update changelog,,
5212,2c40b667850578eb7bb2dceb3a9beda0fdbfe7e7,ddie Hung <eddie@fpgeh.com>, 2019-06-12 16:53:12 -0700, , rip non fpga stuff abc9,,
5213,f81a189fb893c62cf6e6f020608ca23db211e31f,ddie Hung <eddie@fpgeh.com>, 2019-06-12 16:52:09 -0700, , fix spelling,,
5214,90dc4d82de2eb7193caef797203d0e4cc8d32d3e,ddie Hung <eddie@fpgeh.com>, 2019-06-12 16:51:37 -0700, , revert stat count module abc_box_id reverts commit,,
5215,9f275c1437cb48c28b717f0996edab9da9e73aa0,ddie Hung <eddie@fpgeh.com>, 2019-06-12 16:33:05 -0700, , revert merge remote tracking branch origin eddie muxpack xc7mux reverts commit reversing change made,,
5216,009255d11d37beaeca95a59e5b484d44b39b980a,ddie Hung <eddie@fpgeh.com>, 2019-04-28 12:36:04 -0700, , move neg pol pol mapping ff_map cells_map.v,,
5217,b3faf0246d46f31027ce2aade410e4325822b121,ddie Hung <eddie@fpgeh.com>, 2019-06-12 16:04:33 -0700, , precise connecting abc9 integration,,
5218,8374eb1cb4dcb99b2125543a3d5f9f6adbdd6b7d,ddie Hung <eddie@fpgeh.com>, 2019-06-12 15:55:02 -0700, , remove unnecessary,,
5219,2e7e73f483e32fec62bc14fc12b10dafb17082f5,ddie Hung <eddie@fpgeh.com>, 2019-06-12 15:52:49 -0700, , remove hacky wideports_split abc9,,
5220,d9974b85e741ad6b0071db319664565fb4354499,ddie Hung <eddie@fpgeh.com>, 2019-06-12 15:47:39 -0700, , fix compile error debug,,
5221,342fc0a600584ab59fd24b6a6e22d49ff024c8d0,ddie Hung <eddie@fpgeh.com>, 2019-06-12 15:45:46 -0700, , parse_xaiger cope inouts,,
5222,fb2758aade4561d8c379e8b9d97ee871b1bbfde3,ddie Hung <eddie@fpgeh.com>, 2019-06-12 15:44:30 -0700, , write_xaiger preserve even driven constant,,
5223,2e7b3eee400a4d845398be8e15ca023672f05270,ddie Hung <eddie@fpgeh.com>, 2019-06-12 15:43:43 -0700, , add couple test,,
5224,d69989b8d27eea16d793600b1779661f31161c6c,ogdan Vukobratovic <bogdan.vukobratovic@gmail.com>, 2019-06-12 19:35:05 +0200, , rename satgen_algo.h algo.h code cleanup refactoring,,
5225,8bb67fa67cfeb90a236b9ad6705c42e052a09448,ddie Hung <eddie@fpgeh.com>, 2019-06-12 10:18:44 -0700, , call abc9 output,,
5226,14e870d4c47e18abf45f82f2d9329d1488e0650c,ddie Hung <eddie@fpgeh.com>, 2019-06-12 10:00:57 -0700, , write_xaiger cleanup,,
5227,4be417f6e15ee3f3d8da8cd75d8405b90d5b32ba,ddie Hung <eddie@fpgeh.com>, 2019-06-12 09:53:14 -0700, , cleanup write_xaiger,,
5228,b21d29598a59f0f137a42f00a000b7937dabb402,ddie Hung <eddie@fpgeh.com>, 2019-06-12 09:40:51 -0700, , consistency,,
5229,c7f5091c2fac374c4e48cd9736c2727d65acdcf9,ddie Hung <eddie@fpgeh.com>, 2019-06-12 09:34:41 -0700, , reduce diff master,,
5230,f9433cc34bd52d4807c318a6b26f63cdd15d35c0,ddie Hung <eddie@fpgeh.com>, 2019-06-12 09:29:30 -0700, , remove abc_flop attribute ice40 cells_sim.v,,
5231,99267f660f5aca3d84d885a27aad54ae3e4e8044,ddie Hung <eddie@fpgeh.com>, 2019-06-12 09:21:52 -0700, , fix spacing,,
5232,738fdfe8f55e18ac7f315cd68c117eae370004ca,ddie Hung <eddie@fpgeh.com>, 2019-06-12 09:20:46 -0700, , remove wide mux inference,,
5233,b2c72f74f00032d1ac5071f8bb32b87c9dc4c23e,ddie Hung <eddie@fpgeh.com>, 2019-06-12 09:14:27 -0700, , merge branch xc7mux xaig,,
5234,7eec64a38fb9362a43916aec79c7fca04b6ba72c,ddie Hung <eddie@fpgeh.com>, 2019-06-12 09:14:12 -0700, , merge branch xc7mux github.com yosyshq yosys xc7mux,,
5235,afd620fd5f4236a802b3e6139a5d58821153b01e,ddie Hung <eddie@fpgeh.com>, 2019-06-12 09:13:53 -0700, , typo wire delay argument,,
5236,2cbcd6224c0293a3abdf00f51c515fc556d9d3e1,ddie Hung <eddie@fpgeh.com>, 2019-06-12 09:05:02 -0700, , revert merge remote tracking branch origin eddie xc7mux reverts commit reversing change made,,
5237,882a83c383e277e51083019227a88c38bc6b1c68,ddie Hung <eddie@fpgeh.com>, 2019-06-12 09:04:31 -0700, , revert merge remote tracking branch origin eddie muxpack xc7mux reverts commit reversing change made,,
5238,86efe9a616b70ffa64bb344d83aa42956e5fd470,ddie Hung <eddie@fpgeh.com>, 2019-06-12 09:01:15 -0700, , revert merge remote tracking branch origin eddie muxpack xc7mux reverts commit reversing change made,,
5239,513c962a71b7ff08c037e8590d26b9b09603dfb4,ddie Hung <eddie@fpgeh.com>, 2019-06-12 08:52:46 -0700, , merge remote tracking branch origin xc7mux xaig,,
5240,f7a9769c140f6a56e51d7384dfd8e76bf2aef66d,ddie Hung <eddie@fpgeh.com>, 2019-06-12 08:50:39 -0700, , merge remote tracking branch origin master xaig,,
5241,1e838a8913afa36a57d425f26ea881f5071b8b5d,ddie Hung <eddie@fpgeh.com>, 2019-06-12 08:49:15 -0700, , retry add wire delay arg abc9 use synth_xilinx,,
5242,4c9fde87d170fc8d4b729581b055407553951e4c,ddie Hung <eddie@fpgeh.com>, 2019-06-12 08:48:45 -0700, , revert add wire delay arg abc9 use synth_xilinx reverts commit,,
5243,45c2a5f87694a83e0cf96477ede02567a93b32a8,ddie Hung <eddie@fpgeh.com>, 2019-06-12 08:34:06 -0700, , add shregmap tech xilinx test,,
5244,2dffa4685b830313204f5d04314a14ed6ecac8ec,ddie Hung <eddie@fpgeh.com>, 2019-06-11 17:10:47 -0700, , add wire delay arg abc9 use synth_xilinx,,
5245,6cdea93724b69695938ca021fd3841f644b478bf,ddie Hung <eddie@fpgeh.com>, 2019-06-11 16:05:42 -0700, , revert try way involve creating new wire reverts commit,,
5246,d26646051c4ae9740decd5d76eec6a3afd63844a,ddie Hung <eddie@fpgeh.com>, 2019-06-11 16:05:27 -0700, , revert merge remote tracking branch origin eddie xc7mux reverts commit reversing change made,,
5247,5174082208ef9bea22ad1ba62622947375b3e83b,ddie Hung <eddie@fpgeh.com>, 2019-06-11 15:48:41 -0700, , merge remote tracking branch origin eddie xc7mux,,
5248,2f427acc9ed23c77e89386f4fbf53ac580bf0f0b,ddie Hung <eddie@fpgeh.com>, 2019-06-11 15:48:20 -0700, , try way involve creating new wire,,
5249,54379f9872ba3abdf5328994abcf5abfc7288c6b,ddie Hung <eddie@fpgeh.com>, 2019-06-11 12:02:51 -0700, , disable dist ram box due comb loop,,
5250,8a708d1fdb662f86a46720200fa15acafde30333,ddie Hung <eddie@fpgeh.com>, 2019-06-11 12:02:31 -0700, , remove ifndef abc,,
5251,9892df17efadd0eafe5217e812fb4cec2bfdf6e5,ogdan Vukobratovic <bogdan.vukobratovic@gmail.com>, 2019-06-11 11:47:13 +0200, , generate satgen instance instead calling sat pas,,
5252,4b56f6646dbf819da9fa1fdd47bb4bbdf943be7f,di Finkelstein <github@udifink.com>, 2019-06-11 02:52:06 +0300, , fixed brojen error info warning non generate block within always initial block,,
5253,a138381ac3f2c820d187f08531ffd823d6cbcfd5,ddie Hung <eddie@fpgeh.com>, 2019-06-10 16:21:43 -0700, , merge remote tracking branch origin eddie xc7mux,,
5254,f19aa8d989df9e443d26cf6beaf389c2f3d6a424,ddie Hung <eddie@fpgeh.com>, 2019-06-10 16:16:40 -0700, , d_bit already create extra wire,,
5255,c314ca3c51579a9c5305cbf9a69635e123db0423,ddie Hung <eddie@fpgeh.com>, 2019-06-10 16:16:26 -0700, , add test,,
5256,b77c5da76919f7f99f171a0a2775896fbc8debc2,ddie Hung <eddie@fpgeh.com>, 2019-06-10 14:37:09 -0700, , revert revert move ff_map back abc shregmap reverts commit,,
5257,a1d4ae78a0ee474af6782bc5e12d8bd1fc790f04,ddie Hung <eddie@fpgeh.com>, 2019-06-10 14:34:43 -0700, , revert rename shregmap tech xilinx xilinx_dynamic reverts commit,,
5258,7d27e1e4312499b72d253470c97cfbf98e4c9d8e,ddie Hung <eddie@fpgeh.com>, 2019-06-10 14:34:16 -0700, , revert shregmap tech xilinx_dynamic work params enpol reverts commit,,
5259,3579d681935da5bb03876d0d562e5f4b556feabe,ddie Hung <eddie@fpgeh.com>, 2019-06-10 14:34:15 -0700, , revert refactor reverts commit,,
5260,b6a39351f4e82ee00f95d3168fe26a62090166b2,ddie Hung <eddie@fpgeh.com>, 2019-06-10 14:34:14 -0700, , revert add tech xilinx_static reverts commit,,
5261,e1dbeb3004873ae6914bd84e2020a34f8867477b,ddie Hung <eddie@fpgeh.com>, 2019-06-10 14:34:14 -0700, , revert continue support reverts commit,,
5262,9d8563178e930fe30bf4dd35b4a0306a1bd85d92,ddie Hung <eddie@fpgeh.com>, 2019-06-10 14:34:12 -0700, , revert shregmap tech xilinx_static handle init reverts commit,,
5263,d097f423d1b30a3936388bb93a0a88fd3527ad49,ogdan Vukobratovic <bogdan.vukobratovic@gmail.com>, 2019-06-10 21:42:35 +0200, , refactor driver map generation implement iterators driver map enumerate signal cell within cone signal,,
5264,352c532bb2baa0ef78206e1824c4b1eea99dca6d,ddie Hung <eddie@fpgeh.com>, 2019-06-10 11:02:54 -0700, , merge remote tracking branch origin master xc7mux,,
5265,5b999ae68decef5646ef0ccac53463f22fe18d8f,ddie Hung <eddie@fpgeh.com>, 2019-06-10 10:32:19 -0700, , elaborate muxpack doc,,
5266,1dd7e23a20bcbfdf69f34d5060637da49fce7b46,ddie Hung <eddie@fpgeh.com>, 2019-06-10 10:28:40 -0700, , merge remote tracking branch origin master eddie muxpack,,
5267,a91ea6612a73568782c80bd12ce2875353e2b5c5,ddie Hung <eddie@fpgeh.com>, 2019-06-10 10:27:55 -0700, , add comment,,
5268,498c21e7350d88bf8d14c73f5b07e3b6a1f6b5ca,avid Shah <dave@ds0.me>, 2019-06-10 15:12:23 +0100,1082, merge pull request 1082 corecode u4k ice40 cells_sim.v add support rgb_drv led_drv_cur u4k,,
5269,abf90b040331f9fd48c9e4bdb4bbb952db4c2d04,imon Schubert <2@0x2c.org>, 2019-06-10 11:49:08 +0200, , ice40 cells_sim.v add support rgb_drv led_drv_cur u4k,,
5270,5a5cbf64584ddad8d37a1b60887fb0b354800f61,lifford Wolf <clifford@clifford.at>, 2019-06-08 11:31:19 +0200,1078, merge pull request 1078 yosyshq eddie muxcover_costs allow muxcover cost changed,,
5271,d5f0b73fd9ff3a5d015faf566adcebdc29bab2b2,ddie Hung <eddie@fpgeh.com>, 2019-06-07 17:00:36 -0700, , update changelog,,
5272,816b5f5891adfa71586991824e9db24e7e73604a,ddie Hung <eddie@fpgeh.com>, 2019-06-07 16:58:57 -0700, , comment muxpack currently broken,,
5273,5a46a0b38584014c3644cc434458638874bd4d75,ddie Hung <eddie@fpgeh.com>, 2019-06-07 16:57:32 -0700, , fine tune aigerparse,,
5274,1e201a9b010badec6f220476dc6bc03a06de5b69,ddie Hung <eddie@fpgeh.com>, 2019-06-07 16:15:19 -0700, , merge remote tracking branch origin master xc7mux,,
5275,58f4b106f3b5914fa00edd59bb2df56d9fe2632e,ddie Hung <eddie@fpgeh.com>, 2019-06-07 15:47:28 -0700, , merge branch master eddie muxpack,,
5276,2b350401c4577d54c0d460240e2d2847d2eeadc4,ddie Hung <eddie@fpgeh.com>, 2019-06-07 15:44:57 -0700, , fix spacing space tab,,
5277,f705f6a0b5d19d38cf41ba5f782847de54110463,ddie Hung <eddie@fpgeh.com>, 2019-06-07 15:39:12 -0700, , comment,,
5278,b959bf79c004fdf81ccc397d5aa774b67a09d6da,ddie Hung <eddie@fpgeh.com>, 2019-06-07 15:35:15 -0700, , add nonexcl case test comment two others,,
5279,ba52d9b4716b287b0a469597b748f9859e897329,ddie Hung <eddie@fpgeh.com>, 2019-06-07 15:34:16 -0700, , extend query sigspec pmux,,
5280,9b408838f191bb0390b6edff55770cab8e8ca15d,ddie Hung <eddie@fpgeh.com>, 2019-06-07 14:18:17 -0700, , add check exclusive logic_not cell result,,
5281,7395a8069064c90aa0895607ad45f1165d372684,lifford Wolf <clifford@clifford.at>, 2019-06-07 23:13:34 +0200,1079, merge pull request 1079 yosyshq eddie fix_read_aiger fix read_aiger really get tested fix uncovered read_aiger issue,,
5282,f48c6920b7aa777c0c569f444e3db88211835cec,ddie Hung <eddie@fpgeh.com>, 2019-06-07 13:12:48 -0700, , add read_aiger changelog,,
5283,1da12c5071a738504d22e68d66cab7c5c5afb07e,ddie Hung <eddie@fpgeh.com>, 2019-06-07 12:12:11 -0700, , add cliffordwolf freduce testcase,,
5284,e263bc249b905195120fbc074c6f80d03fb21cf8,ddie Hung <eddie@fpgeh.com>, 2019-06-07 11:54:29 -0700, , add nonexclusive test cliffordwolf,,
5285,887df8914c64220b9f306b7d21f199fa247224fd,ddie Hung <eddie@fpgeh.com>, 2019-06-07 11:37:52 -0700, , resolve cliffordwolf comment redundant check,,
5286,5ab59cd59ee90abc4b6991486854dbe4c3f4d0a4,ddie Hung <eddie@fpgeh.com>, 2019-06-07 11:36:19 -0700, , resolve cliffordwolf comment sigmap,,
5287,6934f4bdd53cb226d0c8631eff691d9a96aebbce,ddie Hung <eddie@fpgeh.com>, 2019-06-07 11:30:36 -0700, , fix spacing entire file wrong anyway fix later,,
5288,d00ae1d6a8c0a1e147599ee27f6a4ea68f43267e,ddie Hung <eddie@fpgeh.com>, 2019-06-07 11:28:25 -0700, , remove unnecessary std getline ascii,,
5289,65924fd12f48b4ec5a4d51efeea977992d033ecf,ddie Hung <eddie@fpgeh.com>, 2019-06-07 11:28:05 -0700, , test .aag using .aig reference,,
5290,a04521c6b70396a590f0ddb3081c4c5d6b01671e,ddie Hung <eddie@fpgeh.com>, 2019-06-07 11:07:15 -0700, , fix read_aiger create zero driver fix init width parse,,
5291,abc40924ed5dc4aba91c7f1e83ca90f54e9eb455,ddie Hung <eddie@fpgeh.com>, 2019-06-07 11:06:57 -0700, , use abc convert aiger verilog,,
5292,ebe29b66593414d0317879359d1f1d1f61a9ecc4,ddie Hung <eddie@fpgeh.com>, 2019-06-07 11:05:36 -0700, , use abc convert aiger verilog sat yosys,,
5293,1b113a05742377f5b18d52bc5bf50b1991e88c19,ddie Hung <eddie@fpgeh.com>, 2019-06-07 11:05:25 -0700, , add symbol aiger test input abc,,
5294,0f6e914ef63d06ae77b54d246b61118c19647f26,ddie Hung <eddie@fpgeh.com>, 2019-06-07 08:34:58 -0700, , another muxpack test,,
5295,30abdaf3b2e0c3f21af0a7fdf2dc91ea59c7d54f,ddie Hung <eddie@fpgeh.com>, 2019-06-07 08:30:39 -0700, , allow muxcover cost changed,,
5296,fe4394fb9aacfaee840d2c72b88c5da666fbcb28,ddie Hung <eddie@fpgeh.com>, 2019-06-07 08:30:39 -0700, , allow muxcover cost changed,,
5297,6d49145497e48bb063ebbed5164b45569e91b5ca,lifford Wolf <clifford@clifford.at>, 2019-06-07 13:39:46 +0200,1077, merge pull request 1077 yosyshq clifford pr983 elaboration system task,,
5298,f01a61f093528e5111e5dac8aedbf8c7c468be1c,lifford Wolf <clifford@clifford.at>, 2019-06-07 13:12:25 +0200, , rename test signed clifford wolf clifford clifford.at,,
5299,211d85cfcc1ae701bb9392347bcbb9750e3045b0,lifford Wolf <clifford@clifford.at>, 2019-06-07 12:41:09 +0200, , fix cleanup ast_tecall handling signed clifford wolf clifford clifford.at,,
5300,a3bbc5365bc8ed411ab437a6baea5596531933a8,lifford Wolf <clifford@clifford.at>, 2019-06-07 12:08:42 +0200, , merge branch http github.com udif yosys clifford pr983,,
5301,169de05f3be779dd936ed5e0efea6a6055d5b187,lifford Wolf <clifford@clifford.at>, 2019-06-07 11:53:46 +0200, , merge branch tux3,,
5302,7116621d221d5c35e7ca8c5f0fa79771ae3a4173,lifford Wolf <clifford@clifford.at>, 2019-06-07 11:48:33 +0200,1076, merge pull request 1076 thasti centos7 build fix fix pyosys build centos7,,
5303,a0b57f2a6ffae3b5770e38bf5a9af0df50db8522,lifford Wolf <clifford@clifford.at>, 2019-06-07 11:46:16 +0200, , cleanup tux3 signed clifford wolf clifford clifford.at,,
5304,b637b3109d61ff2d120978975a7b8cdc2ca3f418,lifford Wolf <clifford@clifford.at>, 2019-06-07 11:41:54 +0200, , merge branch http github.com tux3 yosys tux3,,
5305,d018e026142b9903a6f51b0a76ab109e86c4c59b,tefan Biereigel <stefan.biereigel@cern.ch>, 2019-06-07 09:47:33 +0200, , remove boost log exceptions.hpp wrapper generator,,
5306,88ae13e6a55a36eb66de2424a6138b984ffb6a9e,ddie Hung <eddie@fpgeh.com>, 2019-06-06 15:32:36 -0700, , __xilinx_mux_ __xilinx_shiftx,,
5307,d3b7ae218bd7641a40adfba7809cf0f8bdff31e6,ddie Hung <eddie@fpgeh.com>, 2019-06-06 15:31:18 -0700, , fix muxcover techmapping,,
5308,a8c49168fb1e5e665e126c65dc454183a6d7826b,ddie Hung <eddie@fpgeh.com>, 2019-06-06 14:43:08 -0700, , run muxpack muxcover synth_xilinx,,
5309,7166dbe418420bf8f0696b21bff22d5f66a4cc8e,ddie Hung <eddie@fpgeh.com>, 2019-06-06 14:35:38 -0700, , remove abc_flop attribute,,
5310,2223ca91b0cc559bb876e8e97372a8f77da1603e,ddie Hung <eddie@fpgeh.com>, 2019-06-06 14:22:10 -0700, , merge remote tracking branch origin eddie muxpack xc7mux,,
5311,5c277c6325b78bfe18cf294b63ea69ff272e69c5,ddie Hung <eddie@fpgeh.com>, 2019-06-06 14:21:34 -0700, , fix test balanced case,,
5312,eaee250a6e63e58dfef63fa30c4120db78223e24,ddie Hung <eddie@fpgeh.com>, 2019-06-06 14:06:59 -0700, , merge remote tracking branch origin eddie muxpack xc7mux,,
5313,0a66720f6f67b087fe6342d01d45944506240942,ddie Hung <eddie@fpgeh.com>, 2019-06-06 14:01:42 -0700, , fix warning,,
5314,ccdf989025e57da7dfd5ab609676ebe3cfb2c2d6,ddie Hung <eddie@fpgeh.com>, 2019-06-06 13:51:22 -0700, , support cascading pmux.a mux.a mux.b,,
5315,dc7b8c4b942f9d9bc61a87a81291244d0b73843b,ddie Hung <eddie@fpgeh.com>, 2019-06-06 12:56:34 -0700, , cleanup,,
5316,978fda94f684185a7d583a3865b7a68459344e46,ddie Hung <eddie@fpgeh.com>, 2019-06-06 12:46:42 -0700, , fix spacing,,
5317,d2172c6846f710e9a362708e3308dd302110deb2,ddie Hung <eddie@fpgeh.com>, 2019-06-06 12:44:50 -0700, , non chain user check using next_sig,,
5318,705388eb24022d2a310ae72cd81e67a2f0ce7586,ddie Hung <eddie@fpgeh.com>, 2019-06-06 12:44:06 -0700, , add non exclusive test,,
5319,83450a94898321a239f67f92e05fb9a246f4dd6d,ddie Hung <eddie@fpgeh.com>, 2019-06-06 12:15:13 -0700, , move muxpack pass techmap pass opt,,
5320,3dd0682f298cec18f60c2d9da6417e287a385dd4,ddie Hung <eddie@fpgeh.com>, 2019-06-06 12:11:59 -0700, , update doc,,
5321,030f1d30e9cd04b4412114bdc93a15a39a4597c4,ddie Hung <eddie@fpgeh.com>, 2019-06-06 12:04:42 -0700, , add changelog,,
5322,b8620f7b3dde4460e5a8ed3ea7fd7aef54aa7da1,ddie Hung <eddie@fpgeh.com>, 2019-06-06 12:03:44 -0700, , one tidy,,
5323,5d4eca5a298d2f98de220cfd0efe5452ab4052d8,ddie Hung <eddie@fpgeh.com>, 2019-06-06 11:59:41 -0700, , add special case test,,
5324,3e76e3a6fa4355e7223b10bba394f986d6821551,ddie Hung <eddie@fpgeh.com>, 2019-06-06 11:54:38 -0700, , add test fix,,
5325,543dd11c7e46f9c88bd1f0d21474bac95d1ab6d1,ddie Hung <eddie@fpgeh.com>, 2019-06-06 11:03:45 -0700, , missing file,,
5326,7bd1c664a6f0d9a20a2f3f0c0f136403918afacf,ddie Hung <eddie@fpgeh.com>, 2019-06-06 10:51:02 -0700, , initial adaptation muxpack shregmap,,
5327,88f59770932720cfc1e987c98e53faedd7388ed8,ux3 <barrdetwix@gmail.com>, 2019-06-05 00:47:54 +0200, , systemverilog support implicit named port connection foo foo .port1 .port2 systemverilog syntax introduced ieee1800 2005,,
5328,b894187cf66dfa346eddeccf42c38c0635db9524,lifford Wolf <clifford@clifford.at>, 2019-06-06 12:34:05 +0200,1060, merge pull request 1060 antmicro added support parsing attribute port connection,,
5329,30cedaca10ef822fcc97f2d892186ad8bd9159cd,avid Shah <dave@ds0.me>, 2019-06-06 11:22:49 +0100,1073, merge pull request 1073 whitequark ecp5 diamond iob ecp5 implement diamond buffer primitive,,
5330,f3a26730b610e1d80ca408e6913311bdfc82914c,hitequark <whitequark@whitequark.org>, 2019-06-06 10:03:03 +0000, , ecp5 implement diamond buffer primitive,,
5331,e4e1cd693055b9eaef20953603fd1793a3feb263,lifford Wolf <clifford@clifford.at>, 2019-06-06 06:50:12 +0200,1071, merge pull request 1071 yosyshq eddie fix_1070 fix typo opt_rmdff causing register incorrectly removed,,
5332,50e2dce5e7b9a193eab90def9b68e4d77b3789ca,lifford Wolf <clifford@clifford.at>, 2019-06-06 06:49:07 +0200,1072, merge pull request 1072 yosyshq eddie fix_1069 error top module given sim,,
5333,fd8ef128bfdc01b6bcf90ca5a3426aac22811161,ddie Hung <eddie@fpgeh.com>, 2019-06-05 14:21:44 -0700, , missing doc tech xilinx shregmap,,
5334,dd134914cc93f7506504ad95aad438a468bb0fe8,ddie Hung <eddie@fpgeh.com>, 2019-06-05 14:16:24 -0700, , error top module given sim,,
5335,feb2ddb52bd7ca590596e22f73a5d3c153907391,ddie Hung <eddie@fpgeh.com>, 2019-06-05 14:08:14 -0700, , fix typo opt_rmdff,,
5336,935df3569b4677ac38041ff01a2f67185681f4e3,ddie Hung <eddie@fpgeh.com>, 2019-06-05 12:55:59 -0700, , shregmap tech xilinx_static handle init,,
5337,72eda94a66c8c4938a713c9ae49d560e6b33574f,ddie Hung <eddie@fpgeh.com>, 2019-06-05 12:33:55 -0700, , continue support,,
5338,6ed15b7890091d358b7715413a844a01e9b2adf6,ddie Hung <eddie@fpgeh.com>, 2019-06-05 12:33:40 -0700, , update abc attribute e_1,,
5339,67f744d428b5385fbddc859c8e02f3e1ccfc17eb,ddie Hung <eddie@fpgeh.com>, 2019-06-05 12:28:46 -0700, , cleanup,,
5340,2c18d530ea69094e7ed46dcf781d8f2517d4c61e,ddie Hung <eddie@fpgeh.com>, 2019-06-05 12:28:26 -0700, , call shregmap tech xilinx_static,,
5341,e473e7456545d702c011ee7872956f94a8522865,ddie Hung <eddie@fpgeh.com>, 2019-06-05 11:53:06 -0700, , revert move ff_map back abc shregmap reverts commit,,
5342,dfe9d95579ab98d7518d40e427af858243de4eb3,ddie Hung <eddie@fpgeh.com>, 2019-06-05 11:14:14 -0700, , add tech xilinx_static,,
5343,e1e37db86073e545269ff440da77f57135e8b155,ddie Hung <eddie@fpgeh.com>, 2019-06-05 11:08:08 -0700, , refactor,,
5344,45d1bdf83ae6d51628e917b66f1b6043c8a3baee,ddie Hung <eddie@fpgeh.com>, 2019-06-05 10:21:57 -0700, , shregmap tech xilinx_dynamic work params enpol,,
5345,a3a80b755cb78866060f71348e2a0b14f96c574b,ddie Hung <eddie@fpgeh.com>, 2019-06-05 09:59:05 -0700,1067, merge pull request 1067 yosyshq clifford fix1065 suppress driver driver conflict warning unknown cell type,,
5346,bcc0a5d136fb6a7f375761f53e6696be370f9d94,ddie Hung <eddie@fpgeh.com>, 2019-06-05 09:56:57 -0700, , merge remote tracking branch origin master xc7mux,,
5347,b5aff1de0432e79fb26cc87a2bbd4aae5f4b0dfb,ddie Hung <eddie@fpgeh.com>, 2019-06-05 09:56:51 -0700, , merge remote tracking branch origin clifford fix1065 xc7mux,,
5348,03e0d3a17cf27858d16e0169614b6575c7dac538,aciej Kurc <mkurc@antmicro.com>, 2019-06-05 10:42:43 +0200, , fixed memory leak signed maciej kurc mkurc antmicro.com,,
5349,f15b5e630950aaff9c840a0aa8310d0117aad166,lifford Wolf <clifford@clifford.at>, 2019-06-05 10:37:39 +0200,1066, merge pull request 1066 yosyshq clifford fix1056 remove yosys_banner python wrapper init,,
5350,b33176dafb03589952d3ac425e7cd8eeec61ea6a,lifford Wolf <clifford@clifford.at>, 2019-06-05 10:26:48 +0200, , major rewrite wire selection setundef init signed clifford wolf clifford clifford.at,,
5351,6cc60ffd67784fa74e3ccbf9c2c273ad610e14b2,lifford Wolf <clifford@clifford.at>, 2019-06-05 09:53:06 +0200, , indent fix signed clifford wolf clifford clifford.at,,
5352,00d32eb73dd636a5cf4f6a580caa3c22be016e02,lifford Wolf <clifford@clifford.at>, 2019-06-05 09:50:15 +0200,999, merge pull request 999 jakobwenzel setundefinitfix initialize register setundef init,,
5353,4190d7c09477f4bdd35cbd7bf5388254764b2321,lifford Wolf <clifford@clifford.at>, 2019-06-05 09:26:44 +0200,1063, fix typo fmcombine log message fix 1063 signed clifford wolf clifford clifford.at,,
5354,8a6f9977f659d350cca936b45cb8b441d5a67eeb,lifford Wolf <clifford@clifford.at>, 2019-06-05 09:14:12 +0200,1065, suppress driver driver conflict warning unknown cell type fix 1065 signed clifford wolf clifford clifford.at,,
5355,dd3c333c0a206708ba2d821395fbf58a0e541f7b,lifford Wolf <clifford@clifford.at>, 2019-06-05 08:57:33 +0200,1056, remove yosys_banner python wrapper init fix 1056 signed clifford wolf clifford clifford.at,,
5356,94a5f4e60985fc1e3fea75eec85638fa29874bea,ddie Hung <eddie@fpgeh.com>, 2019-06-04 14:34:36 -0700, , rename shregmap tech xilinx xilinx_dynamic,,
5357,7b186740d33972612cfc9f2ebe31258edb0cca2b,ddie Hung <eddie@fpgeh.com>, 2019-06-04 12:01:25 -0700, , add log_assert ensure loop,,
5358,1b836c93bbaa3c85d4730b0251aed64cdf207422,ddie Hung <eddie@fpgeh.com>, 2019-06-04 11:56:58 -0700, , toposort builtin abc type,,
5359,82d41bc2f2460a06e153eac4f3968ef29ce5a63d,ddie Hung <eddie@fpgeh.com>, 2019-06-04 11:54:08 -0700, , add space _abc,,
5360,f0e93f33cf089a1c1924e569700792bf198b6810,ddie Hung <eddie@fpgeh.com>, 2019-06-04 11:53:51 -0700, , add abc_flop_q brams_bb.v,,
5361,6cf092641f3e39b466f1f36617a1474f9ae36901,ddie Hung <eddie@fpgeh.com>, 2019-06-04 09:56:36 -0700, , fix name clash,,
5362,e260150321f3410056da64f83783b470caa89384,ddie Hung <eddie@fpgeh.com>, 2019-06-04 09:51:47 -0700, , add mux_map.v wide mux,,
5363,1332051f331108e73ac468f226034720bd856281,lifford Wolf <clifford@clifford.at>, 2019-06-04 14:37:10 +0200,1062, merge pull request 1062 tux3 patch readme.md missing formatting tag,,
5364,c66d644b66f13d5cc54c78051bf97c0143d9940e,ux3 <tux3@users.noreply.github.com>, 2019-06-04 10:45:41 +0200, , readme.md missing formatting tag,,
5365,b79bd5b3ca086718e308c75cbece0b07bbe48733,aciej Kurc <mkurc@antmicro.com>, 2019-06-04 10:42:42 +0200, , moved test fail icarus verilog test various test parsing verilog signed maciej kurc mkurc antmicro.com,,
5366,9b9bd4e19f3da363eb3c90ef27ace282716d2e06,ddie Hung <eddie@fpgeh.com>, 2019-06-03 23:43:23 -0700, , move ff_map back abc shregmap,,
5367,09b778744dc036d54209644884e9dc9138f95771,ddie Hung <eddie@fpgeh.com>, 2019-06-03 23:42:30 -0700, , respect nocarry,,
5368,5afa42432f71443e69d1095d17066ae173b7883a,ddie Hung <eddie@fpgeh.com>, 2019-06-03 23:29:45 -0700, , fix pmux2shiftx logic,,
5369,23a73ca6241381e7272f905d1dcbf01c49ad00a8,ddie Hung <eddie@fpgeh.com>, 2019-06-03 23:19:22 -0700, , merge mistake,,
5370,f81a0ed92e900604e77be01e92f1150c6c5cbde3,ddie Hung <eddie@fpgeh.com>, 2019-06-03 23:07:08 -0700, , merge remote tracking branch origin master xc7mux,,
5371,1217e47e83d099561fed933208621d0402cf0972,ddie Hung <eddie@fpgeh.com>, 2019-06-03 20:23:37 -0700,1061, merge pull request 1061 yosyshq eddie execute techmap arith_map simultaneously,,
5372,b6e59741ae6e4ec57affb9ab168a9d08cdb6d04f,ddie Hung <eddie@fpgeh.com>, 2019-06-03 20:21:41 -0700, , typo,,
5373,02973474df5b0b88b1744baa9cec703d089ff007,ddie Hung <eddie@fpgeh.com>, 2019-06-03 20:04:47 -0700, , remove extra newline,,
5374,c9a0bac5413dff55e141deb4098b63ca4c62e5b1,ddie Hung <eddie@fpgeh.com>, 2019-06-03 19:45:56 -0700, , is_c_inverted,,
5375,0ad50332d94dfd4e08dcb8e862ccdd91b4262eb2,ddie Hung <eddie@fpgeh.com>, 2019-06-03 19:36:09 -0700, , execute techmap arith_map simultaneously,,
5376,ebcc85b9b86267a25e9126aa3d82ef4a0bd9f6fd,ddie Hung <eddie@fpgeh.com>, 2019-06-03 12:37:02 -0700, , fix ifndef,,
5377,00927703177d01ad27559aad827b72068b80b12a,ddie Hung <eddie@fpgeh.com>, 2019-06-03 12:34:55 -0700, , make sb_lut4 whitebox sb_dff blackbox,,
5378,d018cd9fe3f65187b7f8a878994dfbc37308d653,ddie Hung <eddie@fpgeh.com>, 2019-06-03 12:33:47 -0700, , assert box_unique_id indeed unique,,
5379,295bd8d0bf81dcb4ad07b1798e021dddcb5dfdc4,ddie Hung <eddie@fpgeh.com>, 2019-06-03 12:32:20 -0700, , remove dupe,,
5380,a54822b1bc02773168717f9c0e221344f570ac23,ddie Hung <eddie@fpgeh.com>, 2019-06-03 12:31:23 -0700, , skip internal module generating box_unique_id,,
5381,257f7ff5f63635f0a754f34cf8af93ed06632b5b,ddie Hung <eddie@fpgeh.com>, 2019-06-03 12:30:54 -0700, , creating new hole cell inherit parameter,,
5382,4da25c76b365b7c90a368c36def81d1122434b95,ddie Hung <eddie@fpgeh.com>, 2019-06-03 09:33:42 -0700, , ooopsie,,
5383,9f44a7171528b90e85b2f33ef8823660fbd95609,ddie Hung <eddie@fpgeh.com>, 2019-06-03 09:23:43 -0700, , consistent xilinx,,
5384,5739cf52650ccb3627868d9c9d7e02888efad12b,aciej Kurc <mkurc@antmicro.com>, 2019-06-03 09:12:51 +0200, , added test attribute signed maciej kurc mkurc antmicro.com,,
5385,36120fcc3064d0be20d5b9871a804b226471ceae,lifford Wolf <clifford@clifford.at>, 2019-06-02 10:14:50 +0200, , support symbiotic eda flavored verific signed clifford wolf clifford clifford.at,,
5386,2228cef62f8550f85b203752681e2abeef1197ea,ddie Hung <eddie@fpgeh.com>, 2019-05-31 18:11:46 -0700, , add flop blackboxes,,
5387,01f71085f281d4721386018c90d3f95b2864df5b,ddie Hung <eddie@fpgeh.com>, 2019-05-31 18:11:24 -0700, , add e_1 techmap rule,,
5388,dea36d4366109441e84e2e84afcfd8eb0223c902,ddie Hung <eddie@fpgeh.com>, 2019-05-31 18:10:25 -0700, , techmap flop abc,,
5389,e3d160a9cac9f134c40a03946dc97c957ebfa930,ddie Hung <eddie@fpgeh.com>, 2019-05-31 18:06:36 -0700, , parse_xaiger cope flop,,
5390,4623177655892c4aaf68757efff89aa748090c58,ddie Hung <eddie@fpgeh.com>, 2019-05-31 15:23:33 -0700, , abc9 understand flop,,
5391,eb08e71bd10004cb37c3ceab37607866d9240630,ddie Hung <eddie@fpgeh.com>, 2019-05-31 13:03:03 -0700, , merge branch xaig xc7mux,,
5392,a379234f56753c3d72a6966c380ac6f83fde789c,ddie Hung <eddie@fpgeh.com>, 2019-05-31 12:50:11 -0700, , throw unused code inherited abc,,
5393,a6cadf6318f4eff6197d6c6f0e052c2417689f38,aciej Kurc <mkurc@antmicro.com>, 2019-05-31 12:24:12 +0200, , added support parsing attribute port connection signed maciej kurc mkurc antmicro.com,,
5394,90ec2cda4217115fb91206a712befb3e6fa797e5,lifford Wolf <clifford@clifford.at>, 2019-05-31 09:28:51 +0200, , fix tee handling log_streams signed clifford wolf clifford clifford.at,,
5395,887c31f33b82e5cb3f50523873d41ceb0cb8e7f4,ddie Hung <eddie@fpgeh.com>, 2019-05-30 16:03:22 -0700, , fix issue keep signal became also box adding driver,,
5396,a41553a86125d58a0811975aa8636388615ba239,ddie Hung <eddie@fpgeh.com>, 2019-05-30 16:02:40 -0700, , read_xaiger name box signal,,
5397,4a6b9af227cb22e89fd463c665016544060d2acd,ddie Hung <eddie@fpgeh.com>, 2019-05-30 15:50:47 -0700, , fix spelling,,
5398,1ad33c3b5ac91fc4e6cb6e2ff4b606a693838c2b,ddie Hung <eddie@fpgeh.com>, 2019-05-30 13:07:29 -0700, , remove whitebox attribute dram,,
5399,e3c8132d7acaae328adeb8d4db1857275b5e8323,ddie Hung <eddie@fpgeh.com>, 2019-05-30 12:26:51 -0700, , sort box_module port,,
5400,c6fa4faa371ad3dbefe4c57bd758942e461869da,ddie Hung <eddie@fpgeh.com>, 2019-05-30 12:25:21 -0700, , remove whitespace,,
5401,a44fe3a632f6beafe0ba2831bba06bf855d7e89d,ddie Hung <eddie@fpgeh.com>, 2019-05-30 11:41:50 -0700, , revert enable dc2 reverts commit,,
5402,0800846e73b6502cfaa2000ea433faa5f1f75a3a,ddie Hung <eddie@fpgeh.com>, 2019-05-30 11:32:14 -0700, , double count lut1s,,
5403,fdfc18be91123e2939f134dafc12e1e0c1a82f7b,ddie Hung <eddie@fpgeh.com>, 2019-05-30 01:23:36 -0700, , carry last input output chain preserved,,
5404,2faa1d0e80d213461d4403e36499aaaf1c8088b8,lifford Wolf <clifford@clifford.at>, 2019-05-30 10:03:54 +0200,1055, enable verific flag fix 1055 signed clifford wolf clifford clifford.at,,
5405,0df8a3b461a0d56725a32d397d0f8a041eedc191,lifford Wolf <clifford@clifford.at>, 2019-05-30 09:58:51 +0200,1057, merge pull request 1057 mmicko fix_478 aded one load .conf support change prefix,,
5406,8c58c728a79954603289abf3520139da0a9bbb26,ddie Hung <eddie@fpgeh.com>, 2019-05-30 00:42:41 -0700, , enable dc2,,
5407,2560f92f29af409d69297a3743ade368832e7bfd,ddie Hung <eddie@fpgeh.com>, 2019-05-29 23:01:46 -0700, , reduce 160,,
5408,276f5f8b811953e79923fe30e85bc34ced88b748,ddie Hung <eddie@fpgeh.com>, 2019-05-29 22:55:34 -0700, , realistic delay ...,,
5409,854557814ee2cd3902e5871cb0b559ee375e81c5,ddie Hung <eddie@fpgeh.com>, 2019-05-29 19:17:36 -0700, , erase box stitching,,
5410,b955344ecd01bdeb5d3e4fbb26f274e4bf9bc125,ddie Hung <eddie@fpgeh.com>, 2019-05-29 16:34:52 -0700, , call 250,,
5411,5e75abf8706971e115166cdc82435201d7a59b1e,ddie Hung <eddie@fpgeh.com>, 2019-05-29 16:34:43 -0700, , bump abc,,
5412,25befbf5425458cf8cc5ee89635ad7e5f42d5778,ddie Hung <eddie@fpgeh.com>, 2019-05-29 15:26:33 -0700,23, rename,,
5413,aa2380c17a7c97d4c3835cd6d78310cf4961c4f8,ddie Hung <eddie@fpgeh.com>, 2019-05-29 15:24:38 -0700, , add abc_test024,,
5414,1423384367d4fa31f09c6c7b69c1b89edc3dd066,ddie Hung <eddie@fpgeh.com>, 2019-05-29 15:24:09 -0700, , fix abc_test024,,
5415,ecaa7856e96dad8de5ef162bb1c9c5814de5254f,ddie Hung <eddie@fpgeh.com>, 2019-05-29 15:21:41 -0700, , add debug abc9,,
5416,14bd40cd3d760e22eeaf6f9622e210412e2b93a6,iodrag Milanovic <mmicko@gmail.com>, 2019-05-29 18:57:03 +0200, , aded one load .conf support change prefix,,
5417,92197326b8fa406e94c952cfcb778611642a3e00,ddie Hung <eddie@fpgeh.com>, 2019-05-28 12:43:07 -0700, , add abc9_test022,,
5418,b4321a31bbd9f215e753563d5d031b2c24f1b371,ddie Hung <eddie@fpgeh.com>, 2019-05-28 12:42:17 -0700, , fix abc9_test022,,
5419,13e233217cd0caceeb5d30d2eefa5238ffc5bfc9,ddie Hung <eddie@fpgeh.com>, 2019-05-28 11:29:59 -0700, , small improvement,,
5420,349c47250a9779bc58634870d2e3facfe95fbff8,lifford Wolf <clifford@clifford.at>, 2019-05-28 19:02:26 +0200,1049, merge pull request 1049 yosyshq clifford fix1047 use shiftmul peepopt pattern mul result truncated,,
5421,5f39c262c278f90f6bbb55d5969b970230876ef5,ddie Hung <eddie@fpgeh.com>, 2019-05-28 09:38:58 -0700, , master,,
5422,cdedf51c326122a3154a587e3784bbf5a5b4e727,ddie Hung <eddie@fpgeh.com>, 2019-05-28 09:37:50 -0700, , master,,
5423,f228621b80d727b4dc1d7a9b3b934c1fbc170642,ddie Hung <eddie@fpgeh.com>, 2019-05-28 09:36:01 -0700, , typo,,
5424,914074a07c14709523cc72084e1673bd3c2eaf30,ddie Hung <eddie@fpgeh.com>, 2019-05-28 09:35:45 -0700, , update master,,
5425,6931a3a47da5119ac44449ef117f3985e2fda417,ddie Hung <eddie@fpgeh.com>, 2019-05-28 09:32:18 -0700, , update readme.md master,,
5426,ba9513b325433f9232e1c4312a2b526ca7dacdd4,ddie Hung <eddie@fpgeh.com>, 2019-05-28 09:30:53 -0700, , merge remote tracking branch origin master xc7mux,,
5427,f745727de5af085412b2e5f8161aa1018cc5e276,ddie Hung <eddie@fpgeh.com>, 2019-05-28 08:45:10 -0700, , read_aiger clean design,,
5428,4a76b425cc0588ef5a8e46c06eecbfab869a35d9,ddie Hung <eddie@fpgeh.com>, 2019-05-28 08:44:59 -0700, , misspell,,
5429,8e647901ef6ea484bfe41628f258c53590ae4114,lifford Wolf <clifford@clifford.at>, 2019-05-28 17:42:16 +0200,1050, merge pull request 1050 yosyshq clifford wandwor refactored wand wor support,,
5430,cb285e4b87112779efe84a7b6c5ae4a76a69ae01,lifford Wolf <clifford@clifford.at>, 2019-05-28 15:33:47 +0200,1047, use shiftmul peepopt pattern mul result truncated fix 1047 signed clifford wolf clifford clifford.at,,
5431,49d641d97f98526484d4ea7021f6ed15584fa4c9,lifford Wolf <clifford@clifford.at>, 2019-05-28 16:52:40 +0200,1048, merge pull request 1048 mmicko moved pyosys block makefile,,
5432,ba2185ead89fdb6afeec6043ab18f2e045d80247,lifford Wolf <clifford@clifford.at>, 2019-05-28 16:43:25 +0200, , refactor hierarchy wand wor handling signed clifford wolf clifford clifford.at,,
5433,e3ebac44df5bcbd976c7f88f2192d69a337ac3bf,lifford Wolf <clifford@clifford.at>, 2019-05-28 16:42:50 +0200, , add actual wandwor test part make test signed clifford wolf clifford clifford.at,,
5434,eaae0adf57f5f9328feeb0d2954a90abdbe38271,lifford Wolf <clifford@clifford.at>, 2019-05-28 15:45:15 +0200, , merge branch wandwor http github.com thasti yosys clifford wandwor,,
5435,29a78267d7c84699bdcebfa87719b31d9b65909b,ogdan Vukobratovic <bogdan.vukobratovic@gmail.com>, 2019-05-28 15:45:04 +0200, , fix regression,,
5436,040b06cb370a8a0a6cdfdf49a605ee2eb113a01c,iodrag Milanovic <mmicko@gmail.com>, 2019-05-28 15:43:27 +0200, , remove info line 2nd load conf file,,
5437,1575d962fa57ad06ad541cdac364893590e687f5,iodrag Milanovic <mmicko@gmail.com>, 2019-05-28 14:53:07 +0200, , moved pyosys block makefile,,
5438,a8e73fc7e7efa1db8dfdf3c63aa5fc5c5fb4737c,ogdan Vukobratovic <bogdan.vukobratovic@gmail.com>, 2019-05-28 14:43:27 +0200, , merge remote tracking branch upstream master,,
5439,2a11c48782d31cd6f9c181f7ff52984cc2ae0351,lifford Wolf <clifford@clifford.at>, 2019-05-28 14:00:28 +0200,1045, merge pull request 1045 mmicko afl gcc target afl fuzzer compile config,,
5440,9a468f81c412f8b63d25e739f28932815c6882fb,ogdan Vukobratovic <bogdan.vukobratovic@gmail.com>, 2019-05-28 08:48:21 +0200, , optimizing dffs whose initial value prevents value changing proof concept implementation invokes sat solver via pas call method,,
5441,89bd6b85045b371c1088004d8e4af0dd78a3981d,ddie Hung <eddie@fpgeh.com>, 2019-05-27 23:12:21 -0700, , driver found use lut2,,
5442,3eec100748c195eb60efcbd789b94d915d5cc260,ddie Hung <eddie@fpgeh.com>, 2019-05-27 23:11:21 -0700, , parse extension box map file,,
5443,3f60061615a8b5df3ad05b997407f195c8197754,ddie Hung <eddie@fpgeh.com>, 2019-05-27 23:10:59 -0700, , map file include box,,
5444,e032e5bcde1c9e975c6947c27495b3049cd51737,ddie Hung <eddie@fpgeh.com>, 2019-05-27 23:09:06 -0700, ," make muxf 7,8 carry4 whitebox",,
5445,54e28eb3ea8bd79c55397d2f53771991039c7eed,ddie Hung <eddie@fpgeh.com>, 2019-05-27 23:08:55 -0700, , enable lib_whitebox,,
5446,4df37c77fdb709e67528cf6fe1a2cf52b004c156,ddie Hung <eddie@fpgeh.com>, 2019-05-27 19:40:27 -0700, , disconnect abc box,,
5447,428d7c8e11db3aa4d65b0509946a47b005f87988,ddie Hung <eddie@fpgeh.com>, 2019-05-27 13:49:42 -0700, , remove unused function,,
5448,e115e736fa58ff1b3acc5e97897f09efbe112823,ddie Hung <eddie@fpgeh.com>, 2019-05-27 12:34:17 -0700, , parse_xaiger parse symbol table,,
5449,75bd41eaeb43ec7a25f0b27ff0cdf3be361446f1,ddie Hung <eddie@fpgeh.com>, 2019-05-27 12:22:05 -0700, , parse without wideports,,
5450,bf3b8d5e45771a543c2481dee5b1b3a9aba0881e,ddie Hung <eddie@fpgeh.com>, 2019-05-27 12:19:21 -0700, , remove mapped_mod done,,
5451,234156c01a4086a69ff9ac9f6ae668d64734d525,ddie Hung <eddie@fpgeh.com>, 2019-05-27 12:16:10 -0700, , instantiate cell type sym file otherwise clean warning,,
5452,1bbcd277fbfbccbcc4094930ab4bdfd669789f06,iodrag Milanovic <mmicko@gmail.com>, 2019-05-27 20:43:10 +0200, , make config afl gcc help creating conf file,,
5453,03b289a851c62eb2a7e3592432876bfa8a56770b,ddie Hung <eddie@fpgeh.com>, 2019-05-27 11:38:52 -0700, , add cinput coutput symbol file box,,
5454,2ccbfc8d38ca0c7cb1a00dc512ed552c7c9feda3,iodrag Milanovic <mmicko@gmail.com>, 2019-05-27 20:38:44 +0200, , added afl gcc target fuzzer,,
5455,816082d5a11e758b6ff68a2dc442fc2519356669,tefan Biereigel <stefan@biereigel.de>, 2019-05-27 19:07:46 +0200, , merge branch master wandwor,,
5456,f68b658b4b88b9a71377d19d7d693f07eccf433e,tefan Biereigel <stefan@biereigel.de>, 2019-05-27 18:45:54 +0200, , reformat wand wor test,,
5457,c5fe04acfde6e0f8c4c8f3d77a917a5918e8b839,tefan Biereigel <stefan@biereigel.de>, 2019-05-27 18:10:39 +0200, , remove port direction workaround test case,,
5458,7f11a732102c9e5c32871de9aad2de95b20d988f,tefan Biereigel <stefan@biereigel.de>, 2019-05-27 18:07:12 +0200, , update readme.md wand wor information,,
5459,cd12f2ddcfbdbfbf147afc2c90ddc54ec1f74485,tefan Biereigel <stefan@biereigel.de>, 2019-05-27 18:01:44 +0200, , remove leftover ast data structure,,
5460,ed625a3102233bf9c9af17e56575dc4a0ed8946c,tefan Biereigel <stefan@biereigel.de>, 2019-05-27 18:00:22 +0200, , move wand wor resolution hierarchy pas,,
5461,92dde319fc603223304a64a5a49bbbe6c1ec3045,lifford Wolf <clifford@clifford.at>, 2019-05-27 13:26:12 +0200,947, merge pull request 1044 mmicko give error instead asserting invalid range fix 947,,
5462,40a070e269ac5dbc88d2f81a4d9b340ecb524009,lifford Wolf <clifford@clifford.at>, 2019-05-27 13:25:52 +0200,1022, merge pull request 1043 mmicko added support unsized constant fix 1022,,
5463,2a9c68e2d6e0d58ac9e1ef8e8eb4c21eb979b380,lifford Wolf <clifford@clifford.at>, 2019-05-27 13:24:19 +0200,1026, merge pull request 1026 yosyshq clifford fix1023 keep zero width wire opt_clean port,,
5464,da140dd2602a049a94473f5f262189b22e19c185,lifford Wolf <clifford@clifford.at>, 2019-05-27 13:22:51 +0200,1030, merge pull request 1030 kmanfi makefile_osx related makefile fix,,
5465,84ffb217081fed7ddf1f683f65f2a2fdf813cd6b,iodrag Milanovic <mmicko@gmail.com>, 2019-05-27 12:25:18 +0200,947, give error instead asserting invalid range fix 947,,
5466,34417ce55f1b1d71ac11dfdfecfffc7a3340b6cb,iodrag Milanovic <mmicko@gmail.com>, 2019-05-27 11:42:10 +0200,1022, added support unsized constant fix 1022 includes work sumit0190 aaronkel,,
5467,90d070d2948bcccc8fc89d5ac147e078c77d9691,aj Tuomi <kaj.tuomi@siru.fi>, 2019-05-27 11:31:50 +0300, , guard python api related item,,
5468,3c8368454f5f9643425bab0065158587b03e2716,ddie Hung <eddie@fpgeh.com>, 2019-05-26 14:14:13 -0700, , fix connectivity,,
5469,4311b9b583488817aaae0019f6ebc47deb030644,ddie Hung <eddie@fpgeh.com>, 2019-05-26 11:32:02 -0700, , blackboxes,,
5470,3981eba999e1116f8f065451c6a71b8d3686b1bf,ddie Hung <eddie@fpgeh.com>, 2019-05-26 11:31:35 -0700, , abc9 call sweep,,
5471,67f7c64a778e46882f884fd7058dc7bc07c5ca1e,ddie Hung <eddie@fpgeh.com>, 2019-05-26 11:26:38 -0700, , fix padding remove undriven_bits erasing undriven,,
5472,086b6560b463878c543f9c9f981515b3b9409528,ddie Hung <eddie@fpgeh.com>, 2019-05-26 03:17:20 -0700, , typo,,
5473,66701c5fcc399d83e736e83064a39466361763ba,ddie Hung <eddie@fpgeh.com>, 2019-05-26 02:52:48 -0700, , muck lut delay,,
5474,823153e418e743852ee927f797c3cc5bb81d19c9,ddie Hung <eddie@fpgeh.com>, 2019-05-26 02:47:06 -0700, , combine abc_command_lut,,
5475,32a4c10c0df7e82c69b0d96a63be0c5267d33257,ddie Hung <eddie@fpgeh.com>, 2019-05-26 02:44:36 -0700, , fix extension,,
5476,2058c7c53bed0d2536b6962855271cd7229fbd52,lifford Wolf <clifford@clifford.at>, 2019-05-26 11:44:31 +0200,1035, merge pull request 1035 yosyshq eddie opt_rmdff opt_rmdff work dffe _dffe_,,
5477,ba9272161370b43f4edb31c60a697a2a7de734c2,lifford Wolf <clifford@clifford.at>, 2019-05-26 10:40:40 +0200,1042, merge pull request 1042 mmicko add file ignore python build,,
5478,ece551eaff02d8a5bad702b95b7905de914a82db,iodrag Milanovic <mmicko@gmail.com>, 2019-05-26 09:31:43 +0200, , add file ignore python build,,
5479,01684643b6edd4290701b2e08114cb731db5f446,ddie Hung <eddie@fpgeh.com>, 2019-05-25 22:34:50 -0700, , fix write_xaiger write box content hole,,
5480,73c98f2ae2b302d859043853cf2286ac5e19f258,ddie Hung <eddie@fpgeh.com>, 2019-05-25 20:50:47 -0700, , merge remote tracking branch origin master xc7mux,,
5481,d4fb6cac7c4c93f868e294dfc95936516813eeac,ddie Hung <eddie@fpgeh.com>, 2019-05-25 12:55:57 -0700, , revert enable check,,
5482,a90eec12c96cd58d2807bd15e7331d987ecaa4bb,lifford Wolf <clifford@clifford.at>, 2019-05-25 19:17:05 +0200,1041, merge pull request 1041 yosyshq clifford fix1040 fix handling offset upto module port write_blif,,
5483,6352df42ae3f41880c309d00df2db2eba9126d42,lifford Wolf <clifford@clifford.at>, 2019-05-25 17:45:14 +0200,1040, fix handling offset upto module port write_blif fix 1040 signed clifford wolf clifford clifford.at,,
5484,ca5774ed40db8dafe3696deb9fe9827d7196d7bf,ddie Hung <eddie@fpgeh.com>, 2019-05-24 20:39:55 -0700, , try new lut delay,,
5485,f3e86e06e698491b110ac66b88bc3c0ce3cda174,ddie Hung <eddie@fpgeh.com>, 2019-05-24 18:43:26 -0700, , fix init,,
5486,e1cb1bb94815a60f81e8d5026b92864e7e4afe11,ddie Hung <eddie@fpgeh.com>, 2019-05-24 18:34:27 -0700, , fix typo,,
5487,d15da4bc11c48d2eccb7fdc3543bf8176a281e1b,ddie Hung <eddie@fpgeh.com>, 2019-05-24 18:33:18 -0700, , add test,,
5488,4bd9465ed3eb3ba2c0f45830b3337eaace4ec562,ddie Hung <eddie@fpgeh.com>, 2019-05-24 18:32:02 -0700, , call proc,,
5489,822d0b7789fdfe94bfe11b96546af8430e5f3299,ddie Hung <eddie@fpgeh.com>, 2019-05-24 18:30:51 -0700, , opt_rmdff optimise even presence enable signal even removing,,
5490,f0c6b73b72b4ddc2b60865bcbd8934eba1bb6f52,ddie Hung <eddie@fpgeh.com>, 2019-05-24 17:44:57 -0700, , fix duplicate driver,,
5491,0d66103cbb462e6be613cc1187fa7be4f5ee4701,ddie Hung <eddie@fpgeh.com>, 2019-05-24 16:33:10 -0700, , add comment,,
5492,357b1de6bc3dcddc9bc0870e20c68c21c869a323,ddie Hung <eddie@fpgeh.com>, 2019-05-24 16:15:22 -0700, , resolve cliffordwolf review set even has_init,,
5493,6ad09bfcea4711eaff609a4e804e29fa888d4b14,ddie Hung <eddie@fpgeh.com>, 2019-05-24 15:10:18 -0700, , add fraig back,,
5494,60af2ca94de482f09aaaa7d6eed66c299248f8f1,ddie Hung <eddie@fpgeh.com>, 2019-05-24 14:09:15 -0700, , transpose carry4 delay,,
5495,b7dd7c2dcd8e3e9b10407799f2978872a80f1860,lifford Wolf <clifford@clifford.at>, 2019-05-24 16:22:34 +0200, , add proper error message btor recursion_guard signed clifford wolf clifford clifford.at,,
5496,52e9036d393837a12bd1daca22d197acd1d91a73,ddie Hung <eddie@fpgeh.com>, 2019-05-23 13:38:04 -0700, , merge remote tracking branch origin master xc7mux,,
5497,68359bcd6f1ded0dffa12f0d1e2288e433fd83e7,ddie Hung <eddie@fpgeh.com>, 2019-05-23 13:37:53 -0700, , merge remote tracking branch origin eddie opt_rmdff xc7mux,,
5498,67a4850e3505e97bcb01fb02a688beee89af6e76,ddie Hung <eddie@fpgeh.com>, 2019-05-23 13:13:10 -0700,1036, merge pull request 1036 yosyshq eddie xilinx_dram add min bit min wports xilinx dram rule,,
5499,5ac7e38d0aab1c73150accd9befbccc5398b8e42,ddie Hung <eddie@fpgeh.com>, 2019-05-23 12:58:30 -0700, , fix spacing,,
5500,99a3fee8f4a0f89f865ccf5292d5e70d59febd9f,ddie Hung <eddie@fpgeh.com>, 2019-05-23 11:32:28 -0700, , add min bit min wports xilinx dram rule,,
5501,47f9ea142fcca94577519ede3de44b7c8b4f4379,ddie Hung <eddie@fpgeh.com>, 2019-05-23 11:26:38 -0700, , add opt_rmdff test,,
5502,50ed34a6d0fe1013fae0a14165fc4fce1d1a3685,ddie Hung <eddie@fpgeh.com>, 2019-05-23 11:26:18 -0700, , opt_rmdff work dffe _dffe_,,
5503,ae89e6ab26d2d87a604e20ebc14dcda8c9901585,ddie Hung <eddie@fpgeh.com>, 2019-05-23 08:58:57 -0700, , add whitebox support dram,,
5504,85de9d26c1118a83b01f62c450acecf3fd9077d6,tefan Biereigel <stefan.biereigel@cern.ch>, 2019-05-23 17:55:56 +0200, , fix assignment non wire,,
5505,c2caf85f7cbcbea4240b56a134e4c3e74189c62d,tefan Biereigel <stefan.biereigel@cern.ch>, 2019-05-23 13:42:42 +0200, , add simple test case wand wor,,
5506,fd003e0e975be3c7f357fb151fd1c83a8ea9b0ae,tefan Biereigel <stefan.biereigel@cern.ch>, 2019-05-23 13:42:30 +0200, , fix indentation across file,,
5507,075a48d3fa69324d5b2700779a686fa46a69adb2,tefan Biereigel <stefan.biereigel@cern.ch>, 2019-05-23 10:16:41 +0200, , implementation assignment working,,
5508,9df04d7e7520884bfc40004bb131cfdb474061c7,tefan Biereigel <stefan.biereigel@cern.ch>, 2019-05-22 14:22:42 +0200, , make lexer parser aware wand wor net type,,
5509,ca4694735455512162da1d4a24429ecf350a8abe,lifford Wolf <clifford@clifford.at>, 2019-05-23 13:52:48 +0200,1031, merge pull request 1031 mdaiter optimize,,
5510,f0ff31ceea6101cd59ebc6bdff2f253dbbeb06d8,atthew Daiter <mdaiter8121@gmail.com>, 2019-05-22 17:14:13 -0400, , optimize,,
5511,29b898cf76283c0068864279ed611468dccd9aa9,aj Tuomi <kaj.tuomi@siru.fi>, 2019-05-22 22:58:12 +0300, , related fix,,
5512,e3f9ccf56d65ba72dfa625e9716d1182f36a381e,lifford Wolf <clifford@clifford.at>, 2019-05-22 13:56:56 +0200,1023, keep zero width wire opt_clean port fix 1023 signed clifford wolf clifford clifford.at,,
5513,0971f772d7975a3e6e3772838ce8e333a2a088c4,lifford Wolf <clifford@clifford.at>, 2019-05-22 13:46:38 +0200, , fix handling warning error message within log_make_debug block signed clifford wolf clifford clifford.at,,
5514,5c164d0863078779fd27aefa665b5e6e457ca39b,lifford Wolf <clifford@clifford.at>, 2019-05-22 13:29:04 +0200,1019, merge pull request 1019 yosyshq clifford fix1016 add wreduce keepdc,,
5515,84d91420e4a6b09a70e9588f918aec9e684b3c63,lifford Wolf <clifford@clifford.at>, 2019-05-22 12:01:19 +0200,1021, merge pull request 1021 ucb bar fixfirrtl_shr neg fix static shift operand neg result type minor formatting,,
5516,4f44e3399ba6c959c830943c44c4ad728be895fa,ddie Hung <eddie@fpgeh.com>, 2019-05-22 02:36:28 -0700, , shift register inference mux,,
5517,9b1078b9bde70141514488acd01bb32b5422f9bd,ddie Hung <eddie@fpgeh.com>, 2019-05-21 18:50:02 -0700,1023, fix workaround symptom unveiled 1023,,
5518,cb24d23b6d450edb3349c9788c06a0a1ee9f0ade,ddie Hung <eddie@fpgeh.com>, 2019-05-21 18:20:58 -0700,1024, merge pull request 1024 yosyshq eddie,,
5519,705775342774cff735ba13d2c3216680ae98b7a0,ddie Hung <eddie@fpgeh.com>, 2019-05-21 18:20:31 -0700, , rename label,,
5520,b5a29460b9328fe86739039b05daaf70355502fa,ddie Hung <eddie@fpgeh.com>, 2019-05-21 17:20:19 -0700, , try,,
5521,1bff09f2ff137c5fe35199bd0f77ce7506c3bfb5,ddie Hung <eddie@fpgeh.com>, 2019-05-21 16:26:20 -0700, , fix warning,,
5522,ee8435b820bbea4a4ceb2c46a81de9d03d4aa44c,ddie Hung <eddie@fpgeh.com>, 2019-05-21 16:19:45 -0700, , instead muxcy xorcy use carry4 timing,,
5523,0f094fba08b69baa2329e749daf19f41a624a0a0,ddie Hung <eddie@fpgeh.com>, 2019-05-21 16:19:23 -0700, , pad box input output connection specified,,
5524,36a219063ad7b4e70581bf83a00365db764737bf,ddie Hung <eddie@fpgeh.com>, 2019-05-21 14:31:19 -0700, , modify lut area cost old abc,,
5525,fb09c6219b057100d2e43028ec710888c20924fd,ddie Hung <eddie@fpgeh.com>, 2019-05-21 14:21:00 -0700, , merge remote tracking branch origin master xc7mux,,
5526,a5131e28966757c3c8b79bee838005c0246f6331,im Lawson <ucbjrl@berkeley.edu>, 2019-05-21 13:04:56 -0700, , fix static shift operand neg result type minor formatting static shift operand must constant result firrtl neg operator signed fix poor indentation gen_read,,
5527,489c555b41330ed9b1d69afdd8f44ef1e9a9be59,im Lawson <ucbjrl@berkeley.edu>, 2019-05-21 12:47:55 -0700, , merge remote tracking branch upstream master,,
5528,c4b8575f4322f72dd1b35e2737966db731a26c17,lifford Wolf <clifford@clifford.at>, 2019-05-20 15:36:13 +0200,1016, add wreduce keepdc fix 1016 signed clifford wolf clifford clifford.at,,
5529,c907899422884d959632ed42c6589a0720b681e4,lifford Wolf <clifford@clifford.at>, 2019-05-18 16:54:47 +0200,1017, merge pull request 1017 kmanfi read bigger verilog file,,
5530,48ddbe52fb1428fc8f7f3d6444c5637eb151475f,aj Tuomi <kaj.tuomi@siru.fi>, 2019-05-18 14:20:30 +0300, , read bigger verilog file hit parser limit gate design commit fix,,
5531,b6345b111d994ff0de1bcd91379db1c289feb03b,lifford Wolf <clifford@clifford.at>, 2019-05-16 14:21:18 +0200,1013, merge pull request 1013 antmicro support attribute parameter localparams verilog frontend,,
5532,1f52332b8d4621d6c5ab1447e82b6e2e53600e52,aciej Kurc <mkurc@antmicro.com>, 2019-05-16 12:53:43 +0200, , added test verilog frontent attribute parameter localparams signed maciej kurc mkurc antmicro.com,,
5533,ce4a0954bc896eedfc2d87e2c9d2b40f42a101db,aciej Kurc <mkurc@antmicro.com>, 2019-05-16 12:44:16 +0200, , added support parsing attribute parameter verilog frontent content attribute ignored signed maciej kurc mkurc antmicro.com,,
5534,c9def5407cd59e8542201217c890bbe4c89fff5c,lifford Wolf <clifford@clifford.at>, 2019-05-15 21:00:56 +0200,1012, merge pull request 1012 yosyshq clifford sigspecrw another round opt_clean improvement,,
5535,a21a84b3b45d252ff050d3ae7e738d157b0b2be8,lifford Wolf <clifford@clifford.at>, 2019-05-15 16:01:28 +0200, , improvement opt_clean signed clifford wolf clifford clifford.at,,
5536,287de4b848bdd33a9ba52018fc9b9779a10e60c7,lifford Wolf <clifford@clifford.at>, 2019-05-15 16:01:00 +0200, , add improve remove wire signed clifford wolf clifford clifford.at,,
5537,f67ec1b2350c3bd88edacba7ad799bf60b33da61,lifford Wolf <clifford@clifford.at>, 2019-05-15 13:51:02 +0200, , leak file descriptor cover.cc signed clifford wolf clifford clifford.at,,
5538,4fd0e11214293ebdd7751bd2181b0e7399a80ed6,lifford Wolf <clifford@clifford.at>, 2019-05-15 13:35:52 +0200,1011, merge pull request 1011 hzeller fix constructing string int fix two instance integer assignment string,,
5539,64b604207deefb87faa1aaf158012b7063526c6f,lifford Wolf <clifford@clifford.at>, 2019-05-15 13:29:55 +0200,1010, merge pull request 1010 hzeller yacc self contained make generated .tab.hh include header needed,,
5540,36841f39119ed94cbe1157e7e13b6aa07e693caf,lifford Wolf <clifford@clifford.at>, 2019-05-15 13:28:52 +0200,1008, merge pull request 1008 thasti create libdir fix broken build isolated environment,,
5541,3ef88ffbb2409450d5921938b2b938c4c007e091,avid Shah <dave@ds0.me>, 2019-05-15 08:20:50 +0100,1005, merge pull request 1005 smunaut ice40 cells_sim.v add support trim input sb_hfosc,,
5542,5e443a5d0db8f517582818e756871ec2e8117dbe,enner Zeller <h.zeller@acm.org>, 2019-05-14 22:01:15 -0700, , fix two instance integer assignment string cover.cc int result mkstemps assigned string silently interpreted single character filename funny value fix intent assign filename libparse.cc int assigned string depending visible constructor ambiguous explicitly cast char,,
5543,8eb2798776ef83afd187d65b8eb471a4b2f3c219,enner Zeller <h.zeller@acm.org>, 2019-05-14 21:07:26 -0700, , make generated .tab.hh include header needed define union,,
5544,c97c86030322648b2bb79b01a3fda7ff69755be7,tefan Biereigel <stefan@biereigel.de>, 2019-05-14 15:28:03 +0200, , extract python prefix allow overriding,,
5545,660e733bd2a11bd7858ddea20e966dd4b8c38846,tefan Biereigel <stefan@biereigel.de>, 2019-05-14 14:49:40 +0200, , remove ldconfig call,,
5546,6c9c78d4aa35d41b500d34e6b5c1c44756d9962d,tefan Biereigel <stefan@biereigel.de>, 2019-05-14 14:36:31 +0200, , add mkdir libyosys target explicitly copy target folder,,
5547,c8c1df23a0ddf85b6d5a822299634b42b82a6e15,hitequark <whitequark@whitequark.org>, 2019-05-13 16:55:15 +0000, , bugpoint check script option fix 925,,
5548,4f9183d10747c6889ea7d1468dbb6f69844714e6,ylvain Munaut <tnt@246tNt.com>, 2019-05-13 12:51:06 +0200, , ice40 cells_sim.v add support trim input sb_hfosc signed sylvain munaut tnt 246tnt.com,,
5549,5772732a6d24bbf1a46301f03623567079316f7a,lifford Wolf <clifford@clifford.at>, 2019-05-12 15:33:53 +0200,1004, merge pull request 1004 yosyshq clifford fix1002 fix handling glob_abort_cnt opt_muxtree,,
5550,8166a142dd251f9d9ba2d172737d757ac52aa772,lifford Wolf <clifford@clifford.at>, 2019-05-12 13:51:12 +0200,1002, fix handling glob_abort_cnt opt_muxtree fix 1002 signed clifford wolf clifford clifford.at,,
5551,faf00586d811479f486771102ba1a399e6a0f2df,lifford Wolf <clifford@clifford.at>, 2019-05-11 13:56:51 +0200,1003, merge pull request 1003 makaimann zinit zinit option singleton,,
5552,b66b657b6b161910be8a62d37b2d981d33c9f1e3,lifford Wolf <clifford@clifford.at>, 2019-05-11 09:28:55 +0200, , add fmcombine initeq anyeq signed clifford wolf clifford clifford.at,,
5553,04ef222cfb618b6ee7c43b6bef82299d5b5bc010,lifford Wolf <clifford@clifford.at>, 2019-05-11 09:24:52 +0200, , add stat tech xilinx signed clifford wolf clifford clifford.at,,
5554,2f5cfa014b4fda75eefdf1499721aae4aabb8419,akai Mann <makaim@stanford.edu>, 2019-05-10 10:23:14 -0700, , zinit option singleton,,
5555,9b2b0d91d2e7c5985c7e800cd4f80a004bb070c1,lifford Wolf <clifford@clifford.at>, 2019-05-09 18:41:38 +0200,1000, merge pull request 1000 bwidawsk synth format add clang format use intel_synth,,
5556,05d8cc456783a59634f48f32fea693a37eb44a39,en Widawsky <ben@bwidawsk.net>, 2019-05-04 10:36:06 -0700, , fix formatting synth_intel.cc realized recently added .clang format file signed ben widawsky ben bwidawsk.net,,
5557,02e7d931a7d76a83ea0a25a93b332be8a366c7b6,en Widawsky <ben@bwidawsk.net>, 2019-05-03 22:07:05 -0700, , add .clang format signed ben widawsky ben bwidawsk.net,,
5558,05a5027db87cd4e5f88a24d0e4c5c9eb77225a5d,lifford Wolf <clifford@clifford.at>, 2019-05-09 15:31:40 +0200, , add stop documentation signed clifford wolf clifford clifford.at,,
5559,f06cb75b930d6ef5d8f4f12825ce0ef8f296ce17,akob Wenzel <wenzel@rs.tu-darmstadt.de>, 2019-05-09 12:37:31 +0200, , initialize register setundef init,,
5560,caad497839d0d3aa91b02ce970968ad4e2c1ad88,lifford Wolf <clifford@clifford.at>, 2019-05-08 11:26:58 +0200, , remove added newline running minisat 00_update.sh signed clifford wolf clifford clifford.at,,
5561,3870e7cf29e2f59a10257babebab6bc37bc97c01,lifford Wolf <clifford@clifford.at>, 2019-05-08 11:25:22 +0200,991, merge pull request 991 kristofferkoch gcc9 warning fix warning occurred compiling gcc9,,
5562,30c762d3a148afa9e27a93c1fa098b7c478511a4,ristoffer Ellersgaard Koch <kristoffer.koch@gmail.com>, 2019-05-05 10:00:27 +0200, , fix warning occurred compiling gcc9,,
5563,c582a25bdbd657c9d3a91cc627520fd25188fdcc,lifford Wolf <clifford@clifford.at>, 2019-05-08 08:34:35 +0200,998, merge pull request 998 mdaiter minor optimization,,
5564,6e629d289515e2792fa644fca105998bd9e366de,atthew Daiter <mdaiter8121@gmail.com>, 2019-05-07 22:04:28 -0500, , minor optimization,,
5565,b7ec698d4063f0e0ae021050782004c523302b0c,lifford Wolf <clifford@clifford.at>, 2019-05-07 19:58:04 +0200,997, add test case 997 signed clifford wolf clifford clifford.at,,
5566,33738c174560c718723b6c860af002d1a8a91cea,lifford Wolf <clifford@clifford.at>, 2019-05-07 19:55:36 +0200,997, fix handling partial init attribute write_verilog fix 997 signed clifford wolf clifford clifford.at,,
5567,0ee1759f00610b45f444a1248bf597b4c549ffa9,lifford Wolf <clifford@clifford.at>, 2019-05-07 19:46:27 +0200,996, merge pull request 996 mdaiter ceil_log2_opts optimize ceil_log2 function,,
5568,bafbb9ee905f042056d723ecde4a62d58b6d8f4c,atthew Daiter <mdaiter8121@gmail.com>, 2019-05-06 18:33:56 -0500, , optimize ceil_log2 function,,
5569,09467bb9a3ca01bb7bbfc6c9013ed7385e42fd96,lifford Wolf <clifford@clifford.at>, 2019-05-07 15:04:36 +0200, , add synth_xilinx arch signed clifford wolf clifford clifford.at,,
5570,a76189e7adb88a81b8c1a8910524323fe93a421c,lifford Wolf <clifford@clifford.at>, 2019-05-07 14:41:58 +0200, , opt_clean cleanup signed clifford wolf clifford clifford.at,,
5571,752553d8e91643228714e04d9887d32f5d47870a,lifford Wolf <clifford@clifford.at>, 2019-05-06 20:57:15 +0200,946, merge pull request 946 yosyshq clifford specify add specify parser,,
5572,1706798f4e595266a8758ae6d0ff9d978299de10,lifford Wolf <clifford@clifford.at>, 2019-05-06 20:53:38 +0200,975, merge pull request 975 yosyshq clifford fix968 enable final loop assignment feature fix opt_clean warning,,
5573,7bab7b3d498a3706f1aaf9b6caa5ba037196bf40,lifford Wolf <clifford@clifford.at>, 2019-05-06 20:51:59 +0200,871, merge pull request 871 yosyshq verific_import improve verific chparam add hierarchy chparam,,
5574,d97c644bc140655853854a09400383afc4b084d5,lifford Wolf <clifford@clifford.at>, 2019-05-06 16:03:15 +0200, , add test various chparam.sh signed clifford wolf clifford clifford.at,,
5575,d187be39d608966f53d6c2ba4d45de94a584d476,lifford Wolf <clifford@clifford.at>, 2019-05-06 15:41:13 +0200, , merge branch master github.com yosyshq yosys clifford fix968,,
5576,20268d12a51e157effc209de5613f0ac8308a61f,lifford Wolf <clifford@clifford.at>, 2019-05-06 15:38:43 +0200, , fix bison warning ilang_parser.y signed clifford wolf clifford clifford.at,,
5577,b37c31e2cb82343e363d39e4b35ebdb82f4f69a3,lifford Wolf <clifford@clifford.at>, 2019-05-06 15:34:19 +0200, , bugfix signed clifford wolf clifford clifford.at,,
5578,3333e002b1c6a05e73bdc94844cbe74288771dd0,lifford Wolf <clifford@clifford.at>, 2019-05-06 14:00:49 +0200,992, merge pull request 992 bwidawsk bison fix verilog_parser fix bison warning,,
5579,c0782d83901227f2c38d409ef8d84c6003269607,lifford Wolf <clifford@clifford.at>, 2019-05-06 13:57:35 +0200,989, merge pull request 989 yosyshq dave abc name recovery fix,,
5580,f02e22a35a2b23bbeefa38e68f4fd06a7a7cebc7,lifford Wolf <clifford@clifford.at>, 2019-05-06 13:30:43 +0200, , fix bug expose input signed clifford wolf clifford clifford.at,,
5581,ba6ce21a74425788b5a98e2e628c089841b47aa3,lifford Wolf <clifford@clifford.at>, 2019-05-06 12:45:22 +0200, , cleanup opt_clean signed clifford wolf clifford clifford.at,,
5582,8c6e94d57c430fc516dbcfbde312dbd7c860477b,lifford Wolf <clifford@clifford.at>, 2019-05-06 12:26:15 +0200, , improve test various specify.ys signed clifford wolf clifford clifford.at,,
5583,1cd1b5fc1adeb3ef62f061e27f5d8433d5c7dce6,lifford Wolf <clifford@clifford.at>, 2019-05-06 12:00:40 +0200, , add real keyword ilang format signed clifford wolf clifford clifford.at,,
5584,c7f2e93024b7758a865254cfb350997645f663b2,lifford Wolf <clifford@clifford.at>, 2019-05-06 11:46:10 +0200, , merge branch master github.com yosyshq yosys clifford specify,,
5585,a98069d76284ac31fd6652236ab40ecc3f584816,en Widawsky <ben@bwidawsk.net>, 2019-05-05 19:29:11 -0700, , verilog_parser fix bison warning bison 2.6 name prefix deprecated fix frontends verilog 99.1 warning deprecated directive use define api.prefix wdeprecated name prefix detail http www.gnu.org software bison manual html_node multiple parsers.html compile tested signed ben widawsky ben bwidawsk.net,,
5586,70d0f389ad6e7e0ad762b62d3a626a4db5b23827,lifford Wolf <clifford@clifford.at>, 2019-05-04 21:58:25 +0200,988, merge pull request 988 yosyshq clifford fix987 add approximate support var keyword,,
5587,a84256aa366cd1e74de48444c136052564fdd0fe,avid Shah <dave@ds0.me>, 2019-05-04 17:17:30 +0100, , abc fix handling postfixed name e.g retiming signed david shah dave ds0.me,,
5588,5ce9113eda2e82034fd47106d6f75b8f30fd79ab,avid Shah <dave@ds0.me>, 2019-05-04 16:53:25 +0100, , abc improve name recovery signed david shah dave ds0.me,,
5589,a01386c0e45b4eee5295db440740a1ab271396fe,lifford Wolf <clifford@clifford.at>, 2019-05-04 09:47:16 +0200, , improve opt_clean handling unused wire signed clifford wolf clifford clifford.at,,
5590,66d6ca2de2e31d7c0460ae314b61136e42ded8c5,lifford Wolf <clifford@clifford.at>, 2019-05-04 09:25:32 +0200, , add support sva final keyword signed clifford wolf clifford clifford.at,,
5591,87426f5a06b0cf9d1fe44efda65e3c048d89d322,lifford Wolf <clifford@clifford.at>, 2019-05-04 08:46:24 +0200, , improve write_verilog specify support signed clifford wolf clifford clifford.at,,
5592,e2fb8ebe86f49523168c413c734ce4690d740351,lifford Wolf <clifford@clifford.at>, 2019-05-04 08:01:39 +0200, , update readme signed clifford wolf clifford clifford.at,,
5593,9804c86e87ec83edd29d224f01311b6ae1d41181,lifford Wolf <clifford@clifford.at>, 2019-05-04 07:52:51 +0200,987, add approximate support var keyword fix 987 signed clifford wolf clifford clifford.at,,
5594,554c58715aa4f8f5ed9fb4293946ac420d3f67a2,ddie Hung <eddie@fpgeh.com>, 2019-05-03 15:54:25 -0700, , testing,,
5595,bfb8b3018bbe2017ab35fbdc21813f69c56514bb,ddie Hung <eddie@fpgeh.com>, 2019-05-03 15:42:02 -0700, , fix spacing,,
5596,09841c2ac1f36d06faada27093a2cf0cdfb6cb42,ddie Hung <eddie@fpgeh.com>, 2019-05-03 15:35:26 -0700, , add quick dirty specify test,,
5597,d9c4644e88b916d1eadfd401abf297c0995b6462,ddie Hung <eddie@fpgeh.com>, 2019-05-03 15:05:57 -0700, , merge remote tracking branch origin master clifford specify,,
5598,c2e29ab809c5eb3ac89d50868d0e88d831c33d52,ddie Hung <eddie@fpgeh.com>, 2019-05-03 14:40:32 -0700, , rename cells_map.v prevent clash ff_map.v,,
5599,1e5f072c0556158924387dedbb78b4cc61bfcf7a,ddie Hung <eddie@fpgeh.com>, 2019-05-03 14:03:51 -0700, , iverilog simcells.v well,,
5600,ec39cfd0ad8c0d3d5757c7a8736952e74dd6dd79,lifford Wolf <clifford@clifford.at>, 2019-05-03 22:03:43 +0200, , add hierarchy chparam support non verific top module signed clifford wolf clifford clifford.at,,
5601,eb21bf36513151a6df434cf277be0df70337356a,ddie Hung <eddie@fpgeh.com>, 2019-03-14 15:29:43 +0000, , log_warning per review,,
5602,c7d7d8ad1bc5cf7fb8987a2249e525a6dfa38976,ddie Hung <eddie@fpgeh.com>, 2019-03-13 22:40:00 +0000, , hier_tree elaborate also include root module bind,,
5603,3ea54ec400bf37f929f168ff5438059c200843c0,ddie Hung <eddie@fpgeh.com>, 2019-03-13 22:05:55 +0000, , fix construction use attribute mark top netlists,,
5604,a27b42e97571c817b0698964329d61dddc6e9a3a,ddie Hung <eddie@fpgeh.com>, 2019-03-13 19:42:18 +0000, , wip chparam support hierarchy verific,,
5605,0f1a4cc03ca7cd8970c0c9124c4644103505960e,ddie Hung <eddie@fpgeh.com>, 2019-03-13 00:02:04 +0000, , verific_import change avoid elaborateall,,
5606,373b236108b254e3c01daa56a2b5ab75f2f87da2,lifford Wolf <clifford@clifford.at>, 2019-05-03 20:39:50 +0200,969, merge pull request 969 yosyshq clifford pmgenstuff improve pmgen add peepopt pas shift mul pattern,,
5607,f170fb6383477af453ca90ce4f67102e98b03f6e,lifford Wolf <clifford@clifford.at>, 2019-05-03 20:34:32 +0200,984, merge pull request 984 yosyshq eddie fix_982 dffinit nothing init value,,
5608,1d43a25f08920643f413cf74b18adfb32815fcd8,ddie Hung <eddie@fpgeh.com>, 2019-05-03 09:55:02 -0700, , revert synth_xilinx call dffinit noreinit reverts commit,,
5609,e08df0c7390e1e7736c3d5b0abbe2679bf9b4518,ddie Hung <eddie@fpgeh.com>, 2019-05-03 08:06:16 -0700, , init add dict per cliffordwolf,,
5610,fc349de0338db3831e7156a5dc60f028382bcab1,ddie Hung <eddie@fpgeh.com>, 2019-05-03 08:05:37 -0700, , revert dffinit noreinit silently continue init value reverts commit,,
5611,71ede7cb05ae35c90eccb80ffc413b4559ba7e60,lifford Wolf <clifford@clifford.at>, 2019-05-03 15:29:44 +0200,976, merge pull request 976 yosyshq clifford fix974 fix width detection memory access bit slice,,
5612,97423caddaafa0fbaca6f541a9c3e17f036b198b,lifford Wolf <clifford@clifford.at>, 2019-05-03 15:25:46 +0200,985, merge pull request 985 yosyshq clifford fix981 improve opt_expr opt_clean handling partially undriven unused wire,,
5613,d2aa123226f39fb6d076b9a0add2ad4f0e596166,lifford Wolf <clifford@clifford.at>, 2019-05-03 14:40:51 +0200, , fix typo test svinterfaces runone.sh signed clifford wolf clifford clifford.at,,
5614,537b90ee88c3023797feee6f3471806fa96e2ab5,lifford Wolf <clifford@clifford.at>, 2019-05-03 14:37:46 +0200,979, merge pull request 979 jakobwenzel fail svinterfaces testcases yosys error exit,,
5615,42190207b4a5ae37240e58652d173c7164f025f7,lifford Wolf <clifford@clifford.at>, 2019-05-03 14:24:53 +0200,981, improve opt_expr opt_clean handling partially undriven unused wire fix 981 signed clifford wolf clifford clifford.at,,
5616,5c2c0b4bb2ade51396da3acbcce0d5916fb1c7d6,lifford Wolf <clifford@clifford.at>, 2019-05-03 09:22:26 +0200, , improve unused detection opt_clean driver driver conflict warning signed clifford wolf clifford clifford.at,,
5617,f12e1155f1d77443ee9d876d5ba3d407b9447540,lifford Wolf <clifford@clifford.at>, 2019-05-03 09:12:10 +0200, , improve unused detection opt_clean driver driver conflict warning signed clifford wolf clifford clifford.at,,
5618,2b29aa5c86021eb79c461975a0281b6d7635bb67,lifford Wolf <clifford@clifford.at>, 2019-05-03 08:35:45 +0200, , update pmgen documentation signed clifford wolf clifford clifford.at,,
5619,e8c5afcb84a2f52c26759952cb9288e42821a49f,lifford Wolf <clifford@clifford.at>, 2019-05-03 08:25:30 +0200, , fix typo signed clifford wolf clifford clifford.at,,
5620,1f62dc9081feb4852b1848d01951f631853edb38,ddie Hung <eddie@fpgeh.com>, 2019-05-02 17:41:20 -0700, , synth_xilinx call dffinit noreinit,,
5621,aa081f83c791b1d666214776aaf744a80ce6a690,ddie Hung <eddie@fpgeh.com>, 2019-05-02 17:40:39 -0700, , dffinit noreinit silently continue init value,,
5622,ac10e7d96da4965751fd60a8dd42a8998c011c39,di Finkelstein <github@udifink.com>, 2019-05-03 03:10:43 +0300, , initial implementation elaboration system task ieee1800 2017 section 20.11 allows use info warning error fatal elaboration time within generate block useful stop synthesis parametrized block illegal combination parameter chosen,,
5623,283e33ba5aad3a66bd14c30e1f52361c5f4c9789,ddie Hung <eddie@fpgeh.com>, 2019-05-02 16:02:37 -0700, , trim leading,,
5624,fc72f07efdfbc1b87c4838af6138cdaa3cfd97ff,ddie Hung <eddie@fpgeh.com>, 2019-05-02 15:01:37 -0700, , add care optimisation,,
5625,d80445e0492c67b63435880b3bca4ccbf6f3db43,ddie Hung <eddie@fpgeh.com>, 2019-05-02 11:35:57 -0700,969, use new peepopt 969,,
5626,8829cba9016fb43ba393eeff887e7788abaec242,ddie Hung <eddie@fpgeh.com>, 2019-05-02 11:25:34 -0700, , merge remote tracking branch origin clifford pmgenstuff xc7mux,,
5627,95867109ea4201d77a95a22f51cd3c4309ff8240,ddie Hung <eddie@fpgeh.com>, 2019-05-02 11:25:10 -0700, , revert pre muxcover approach,,
5628,d05ac7257e437466db0ce7f4c3264d8ad8e18fcd,ddie Hung <eddie@fpgeh.com>, 2019-05-02 11:14:28 -0700, , missing help_mode,,
5629,3b5e8c86a4516c202e877ee5ca154062682e15b9,ddie Hung <eddie@fpgeh.com>, 2019-05-02 11:00:49 -0700, , fix nocarry,,
5630,5cd19b52da297cc7d44e9bf11dc9d1664a02ccce,ddie Hung <eddie@fpgeh.com>, 2019-05-02 10:44:59 -0700, , merge remote tracking branch origin master xc7mux,,
5631,509f729e55458eda0ed7869ad269ec52d1956043,im Lawson <ucbjrl@berkeley.edu>, 2019-05-02 07:59:07 -0700, , merge remote tracking branch upstream master,,
5632,98ffe5fb007c0e0d348f961a4e99d8b2f241eac1,akob Wenzel <wenzel@rs.tu-darmstadt.de>, 2019-04-25 15:12:24 +0200, , fail svinterfaces testcases yosys error exit,,
5633,98925f6c4be611434e75f0ccf645a7ef8adcfc63,lifford Wolf <clifford@clifford.at>, 2019-05-02 09:11:07 +0200,963, merge pull request 963 yosyshq eddie revert synth_xilinx fine label used ...,,
5634,485bf372e7388f3f8609db2725cecd3fcebc5b06,ddie Hung <eddie@fpgeh.com>, 2019-05-01 18:24:21 -0700,978, merge pull request 978 ucb bar fmtfirrtl indent firrtl.cc struct memory functional change,,
5635,d394b9301b2619b8cb64f9faea4c112bf2a07925,ddie Hung <eddie@fpgeh.com>, 2019-05-01 18:23:21 -0700, , back passing xc7srl test,,
5636,31ff0d8ef529a1ddfa37e4b68017e4e433399da7,ddie Hung <eddie@fpgeh.com>, 2019-05-01 18:09:38 -0700, , merge remote tracking branch origin master eddie,,
5637,f86d153cef724af9d30e4139783a7e14d7ba0a19,ddie Hung <eddie@fpgeh.com>, 2019-05-01 16:26:43 -0700, , merge branch master github.com yosyshq yosys,,
5638,6ea09caf01cf06ad7f93eb62fa85ec9361b7e5a1,im Lawson <ucbjrl@berkeley.edu>, 2019-05-01 16:21:13 -0700, , indent firrtl.cc struct memory functional change,,
5639,6c361bb19877db8d2a0b6ef79fb1a747276e7b68,im Lawson <ucbjrl@berkeley.edu>, 2019-05-01 16:13:11 -0700, , merge remote tracking branch upstream master,,
5640,7a0af004a0a4dc3831997f0845d40fc3ea514281,lifford Wolf <clifford@clifford.at>, 2019-05-02 00:04:12 +0200, , merge branch clifford fix883,,
5641,521663f09e8bc22f57a7c03476672b0b9718bc84,lifford Wolf <clifford@clifford.at>, 2019-05-02 00:03:31 +0200,883, add missing enable_undef sat tempinduct def fix 883 signed clifford wolf clifford clifford.at,,
5642,e8a157b47cfcd14d8c49b38802dc98ae03a76a07,lifford Wolf <clifford@clifford.at>, 2019-05-01 23:47:16 +0200,938, merge pull request 977 ucb bar fixfirrtlmem fix 938 crash occurs case use write_firrtl command,,
5643,38f5424f92389d6f4fdf020b214023b2b6efa71a,im Lawson <ucbjrl@berkeley.edu>, 2019-05-01 13:16:01 -0700,938, fix 938 crash occurs case use write_firrtl command add missing memory initialization sanity check memory parameter add cell pointer memory object error reporting,,
5644,93b7fd77449ea385d12db71fd8205312441535d9,lifford Wolf <clifford@clifford.at>, 2019-05-01 15:06:46 +0200,923, fix floating point exception qwp fix 923 signed clifford wolf clifford clifford.at,,
5645,6bbe2fdbf32e6335cdbecc21547e54992c3a606d,lifford Wolf <clifford@clifford.at>, 2019-05-01 10:01:54 +0200, , add test case silence warning signed clifford wolf clifford clifford.at,,
5646,3b6a02d3a74dc0113d595c6d26a4436160e28a6f,lifford Wolf <clifford@clifford.at>, 2019-05-01 09:57:26 +0200,974, fix width detection memory access bit slice fix 974 signed clifford wolf clifford clifford.at,,
5647,e5cb9435a064461b56d55dc6ba1241ba1f179119,lifford Wolf <clifford@clifford.at>, 2019-05-01 09:32:07 +0200, , add additional test case loop signed clifford wolf clifford clifford.at,,
5648,a30b99e66e048530d74e9dfc5c103d5fac47c5bc,lifford Wolf <clifford@clifford.at>, 2019-05-01 09:29:34 +0200, , silently resolve completely unused cell const driver driver conflict signed clifford wolf clifford clifford.at,,
5649,59d74a334889a17817bbf0c5d3bdef4c59df0c5b,lifford Wolf <clifford@clifford.at>, 2019-05-01 09:01:47 +0200, , enable final loop assignment feature signed clifford wolf clifford clifford.at,,
5650,32ff37bb5a8cec79e8cbcfac4075cc553fa9a394,lifford Wolf <clifford@clifford.at>, 2019-04-30 22:20:45 +0200, , fix segfault wreduce signed clifford wolf clifford clifford.at,,
5651,58650ffe876d1caedd8ffc9b0207f5cf75eef97b,im Lawson <ucbjrl@berkeley.edu>, 2019-04-30 13:19:27 -0700, , merge remote tracking branch upstream master,,
5652,e35fe1344dd4c8f11632ed2a7f5b0463352a1ee4,lifford Wolf <clifford@clifford.at>, 2019-04-30 20:22:50 +0200, , disabled final loop assignment feature signed clifford wolf clifford clifford.at,,
5653,9c7d23446df94c14cbb6ff22a86391d23fdfb328,lifford Wolf <clifford@clifford.at>, 2019-04-30 18:09:44 +0200,972, merge pull request 972 yosyshq clifford fix968 add final loop variable assignment unrolling loop,,
5654,a27eeff573c685f9a36ba4bd67e56043ab5d4716,lifford Wolf <clifford@clifford.at>, 2019-04-30 18:08:41 +0200,966, merge pull request 966 yosyshq clifford fix956 drive dangling wire init attr init value,,
5655,5bc4de077aa95862d77dff5ce0d4b5e4a5eda9ba,lifford Wolf <clifford@clifford.at>, 2019-04-30 18:07:19 +0200,962, merge pull request 962 yosyshq eddie refactor synth_xilinx auto generate doc,,
5656,d9d50b0b0c4da21c9bf2b0f1499297368b808491,lifford Wolf <clifford@clifford.at>, 2019-04-30 17:00:34 +0200, , merge branch master eddie,,
5657,58e991a0eb36f0a5a23170e6818338efa7445a44,lifford Wolf <clifford@clifford.at>, 2019-04-30 15:48:42 +0200,973, merge pull request 973 christian krieg feature python_bindings feature python binding cleanup,,
5658,84f3a796e1232b19674a412b5d011d208d923f5c,lifford Wolf <clifford@clifford.at>, 2019-04-30 15:35:36 +0200,959, include filename executing verilog 2005 frontend message fix 959 signed clifford wolf clifford clifford.at,,
5659,9268cd16135db87920ee49a54a16dab62fc1f4a8,lifford Wolf <clifford@clifford.at>, 2019-04-30 15:19:04 +0200,970, fix performance bug rtlil sigspec operator fix 970 signed clifford wolf clifford clifford.at,,
5660,9af825e31e493bec6f0d86b8f30aeee436ed50df,lifford Wolf <clifford@clifford.at>, 2019-04-30 15:03:32 +0200,968, add final loop variable assignment unrolling loop fix 968 signed clifford wolf clifford clifford.at,,
5661,9d117eba9d65cf978716f1c7d41e86466ca03fc6,lifford Wolf <clifford@clifford.at>, 2019-04-30 14:46:12 +0200, , add handling init attribute opt_expr undriven signed clifford wolf clifford clifford.at,,
5662,dc06e3a28bdb902d9b95d5d4ff2f163ee010aff4,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2019-04-30 13:22:33 +0200, , merge branch master http github.com yosyshq yosys feature python_bindings,,
5663,124a284487ce4c7b58f2377f04123e15e83e478d,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2019-04-30 13:19:04 +0200, , cleaned root directory,,
5664,98e5a625c45ae1ec8e6aa37a1db2238250e7a097,arcin KoÅcielnicki <marcin@symbioticeda.com>, 2019-04-30 12:54:21 +0200, , synth_xilinx add nocarry nomux option,,
5665,b515fd2d25851c90c9a0b08414c5ea5edeb916a0,lifford Wolf <clifford@clifford.at>, 2019-04-30 11:25:15 +0200,930, add peepopt_muldiv fix 930 signed clifford wolf clifford clifford.at,,
5666,4306bebe586dc3a6a954a6630b9f0292c1b1b1dd,lifford Wolf <clifford@clifford.at>, 2019-04-30 10:51:51 +0200, , pmgen progress signed clifford wolf clifford clifford.at,,
5667,d2d402e62567abe15873c0357b4e34b8f83d03cd,lifford Wolf <clifford@clifford.at>, 2019-04-30 08:10:37 +0200, , run peepopt generic synth pas synth_ice40 signed clifford wolf clifford clifford.at,,
5668,bb4f3642deb1f607b82bff132e0aba5b1cef555b,lifford Wolf <clifford@clifford.at>, 2019-04-30 08:04:22 +0200, , pmgen reorg rename peepopt.pmg signed clifford wolf clifford clifford.at,,
5669,58238da133fd236642f352c06f4056832b52d21c,lifford Wolf <clifford@clifford.at>, 2019-04-30 07:59:39 +0200, , progress shiftmul peepopt pattern signed clifford wolf clifford clifford.at,,
5670,314ff1e4ca00ef8024bbb0d2f031efd78b01f9a1,lifford Wolf <clifford@clifford.at>, 2019-04-29 13:54:26 +0200,960, merge pull request 960 yosyshq eddie equiv_opt_undef add undef option equiv_opt passed equiv_induct,,
5671,8fde245ea2fbc999328df410f48269b8705d121b,lifford Wolf <clifford@clifford.at>, 2019-04-29 13:48:52 +0200,967, merge pull request 967 olegendo escape space backslash writing dep file,,
5672,ea547bcaa355239d927a8b43fde37fcfdaf71ffb,lifford Wolf <clifford@clifford.at>, 2019-04-29 13:38:56 +0200, , add peepopt skeleton signed clifford wolf clifford clifford.at,,
5673,9f792c599db0cc466444d58e3c675711deb6349b,lifford Wolf <clifford@clifford.at>, 2019-04-29 13:02:05 +0200, , add pmgen support multiple pattern one matcher signed clifford wolf clifford clifford.at,,
5674,4f15e7f00fa2b073d6df39d4af7171f2a3f07bc9,leg Endo <olegendo@gcc.gnu.org>, 2019-04-29 19:20:33 +0900, , fix codestyle formatting,,
5675,32881a989c2eb2cc73e224e6dc20dc3949f90e55,lifford Wolf <clifford@clifford.at>, 2019-04-26 16:38:36 +0200, , support multiple pmg file right concatenated together signed clifford wolf clifford clifford.at,,
5676,e531fb203aedeb3863ebf8add0bbd8251183d27a,leg Endo <olegendo@gcc.gnu.org>, 2019-04-29 16:13:34 +0900, , escape space backslash writing dep file filename sparated space dep file filename dep file contains space must escaped otherwise tool read dep file see multiple wrong filename,,
5677,754b1ee4b3ad8d1e1fab8eac88e0976e0355bc96,lifford Wolf <clifford@clifford.at>, 2019-04-29 08:38:38 +0200,956, drive dangling wire init attr init value fix 956,,
5678,acafcdc94dc148b2bf9c8faef173e5b2b54e1ac5,ddie Hung <eddie@fpgeh.com>, 2019-04-28 13:04:34 -0700, , copy padding shiftx,,
5679,e97178a888cebc6acacb8f8f2c68d4f9743a9284,ddie Hung <eddie@fpgeh.com>, 2019-04-28 12:51:00 -0700, , wip,,
5680,af840bbc63a9a82a9c4e2c24476c70659efee63f,ddie Hung <eddie@fpgeh.com>, 2019-04-28 12:36:04 -0700, , move neg pol pol mapping ff_map cells_map.v,,
5681,4aca928033874e8e35ecc4a18f22475c00bebad9,ddie Hung <eddie@fpgeh.com>, 2019-04-26 19:46:34 -0700, , fix spacing,,
5682,0f1ba949243aa7ccc7c6b42738a60a09be7a209e,ddie Hung <eddie@fpgeh.com>, 2019-04-26 19:45:47 -0700, , remove split_shiftx test,,
5683,d855683917b42555c1e3472e71c957335574655c,ddie Hung <eddie@fpgeh.com>, 2019-04-26 16:53:16 -0700, , revert synth_xilinx fine label used ...,,
5684,ccc283737d99cb0f4d5742692d5d86c4ad9396c6,ddie Hung <eddie@fpgeh.com>, 2019-04-26 16:28:48 -0700, , apparently reduces number muxcy xorcy,,
5685,e31e21766d3bf323ce61754a28ac58ec7118b9c0,ddie Hung <eddie@fpgeh.com>, 2019-04-26 16:09:54 -0700, , try different approach muxcover,,
5686,76b7c5d4cc8b1fe942e50302b0de1e9f08815324,ddie Hung <eddie@fpgeh.com>, 2019-04-26 15:35:55 -0700, , merge remote tracking branch origin master xc7mux,,
5687,ea0e0722bb42254ac8c63eb41664d9dfb7973aec,ddie Hung <eddie@fpgeh.com>, 2019-04-26 15:35:34 -0700, , check come,,
5688,6b9ca7cd6d14ac5e3ebf8354849a5c31d9a3a49b,ddie Hung <eddie@fpgeh.com>, 2019-04-26 15:32:58 -0700, , remove split_shiftx call,,
5689,dcc8a13e481c058f17b98ea900f9feb9192ea5ae,ddie Hung <eddie@fpgeh.com>, 2019-04-26 15:32:02 -0700, , revert merge branch eddie split_shiftx xc7mux reverts commit reversing change made,,
5690,8469d9fe9ff0a819c6b67aa6121cfd01cd1d0665,ddie Hung <eddie@fpgeh.com>, 2019-04-26 14:51:37 -0700, , missing newline,,
5691,727eec04c53c6863b18883a5afd7cee1cb52a157,ddie Hung <eddie@fpgeh.com>, 2019-04-26 14:32:18 -0700, , refactor synth_xilinx auto generate doc,,
5692,1ea6d7920f14dc07b97adf48b166216d2be171d3,ddie Hung <eddie@fpgeh.com>, 2019-04-26 14:31:59 -0700, , cleanup ice40,,
5693,159e7cc2983e3d026fa8c5187252bb890a04b96f,ddie Hung <eddie@fpgeh.com>, 2019-04-26 11:14:33 -0700, , add undef option equiv_opt passed equiv_induct,,
5694,4473fd15020cc186fde71eadc2325f69c92ae7ac,ddie Hung <eddie@fpgeh.com>, 2019-04-26 11:14:33 -0700, , add undef option equiv_opt passed equiv_induct,,
5695,976d8030dce8cd242401933ac8ea6c8ffe8af224,ddie Hung <eddie@fpgeh.com>, 2019-04-25 19:59:33 -0700, , actually use pm.st.shiftxb,,
5696,f14d7f0df65c6892b911c74e1674a94ad3e556db,ddie Hung <eddie@fpgeh.com>, 2019-04-25 19:43:41 -0700, , cleanup superseded,,
5697,019c48b5083f065d3485b5c9e5c8d4b4554f3af3,ddie Hung <eddie@fpgeh.com>, 2019-04-25 19:38:35 -0700, , bitblast_shiftx split_shiftx,,
5698,fb4348f8409f038656c4ece79a43485baf34dd7f,ddie Hung <eddie@fpgeh.com>, 2019-04-25 19:38:19 -0700, , fix b_width trailing zero,,
5699,880652283c5d834af962b5977dd97ef3d3a0cb37,ddie Hung <eddie@fpgeh.com>, 2019-04-25 18:52:20 -0700, , merge remote tracking branch origin eddie split_shiftx xc7mux,,
5700,ece2c49e929cb6f6ac70cccdd84efc2bb1550a39,ddie Hung <eddie@fpgeh.com>, 2019-04-25 18:39:13 -0700, , order indicate failed pattern blacklist,,
5701,0eb7150a5706e81ff36a6a57d8c0c6a2fda05e07,ddie Hung <eddie@fpgeh.com>, 2019-04-25 18:08:05 -0700, , add test,,
5702,af3c374a3589994c41ebd5fcfc75f292dbd7e602,ddie Hung <eddie@fpgeh.com>, 2019-04-25 17:35:39 -0700, , elaborate help message,,
5703,3042d5833041021bb45252b0cc862e9eff3d27d3,ddie Hung <eddie@fpgeh.com>, 2019-04-25 17:31:27 -0700, , merge branch eddie split_shiftx xc7mux,,
5704,ccd0729456e1ec105c43007a8392777893ac7d99,ddie Hung <eddie@fpgeh.com>, 2019-04-25 17:23:59 -0700, , add split_shiftx command,,
5705,8d00b9ef7e3455a84c45441287d9a884c922ee20,ddie Hung <eddie@fpgeh.com>, 2019-04-25 17:23:46 -0700, , make pmgen support file generic,,
5706,feff9764540cbf1152459cb377fc68d8e10c7153,ddie Hung <eddie@fpgeh.com>, 2019-04-25 17:11:18 -0700, , synth_xilinx call bitblast_shiftx,,
5707,408161ea3af78c747b9d45cd6482f2e4d9170085,ddie Hung <eddie@fpgeh.com>, 2019-04-25 16:46:13 -0700, , misspelling,,
5708,eec314e2621d3d055d7810f4b7e573a99e0239b2,ddie Hung <eddie@fpgeh.com>, 2019-04-24 21:06:53 -0700, , remove topo sort loop assertion test,,
5709,f96d82a5f1982ea86cf02182b33abe91c015b10d,ddie Hung <eddie@fpgeh.com>, 2019-04-24 16:46:41 -0700, , add nocarry option synth_xilinx,,
5710,ac2aff9e28a087a9a2697cd6ccf754af738903a7,ddie Hung <eddie@fpgeh.com>, 2019-04-23 16:11:14 -0700, , fix abc9 keep wire,,
5711,bfd71e09906096c72039beebb1b3b6a79dd6b36c,ddie Hung <eddie@fpgeh.com>, 2019-04-23 16:11:14 -0700, , fix abc9 keep wire,,
5712,9d122d3c51575fe6803729e8f953141edb3b12c3,ddie Hung <eddie@fpgeh.com>, 2019-04-23 15:06:19 -0700, , refactor aigerreader post_process,,
5713,67005633e246e47683b11e13f08afb788bc9de02,lifford Wolf <clifford@clifford.at>, 2019-04-23 23:01:38 +0200, , add specify support readme signed clifford wolf clifford clifford.at,,
5714,64925b4e8f7890f5447d9655b2c69dd59a93f7cd,lifford Wolf <clifford@clifford.at>, 2019-04-23 22:57:10 +0200, , improve specrule interface signed clifford wolf clifford clifford.at,,
5715,d9c915042a610672e313f976cdbcbf9a814c380d,ddie Hung <eddie@fpgeh.com>, 2019-04-23 13:42:35 -0700, , move clean aigerparse abc9,,
5716,91c3afcab723d85d3c6931561cb13ad7b70e7e5c,ddie Hung <eddie@fpgeh.com>, 2019-04-23 13:42:06 -0700, , use nonblocking,,
5717,4575e4ad86494e99dd05200f7242dfa632053c78,lifford Wolf <clifford@clifford.at>, 2019-04-23 22:18:04 +0200, , improve specrule interface signed clifford wolf clifford clifford.at,,
5718,71c38d9de527e1a8b55ba295df459fbcf2a0fe47,lifford Wolf <clifford@clifford.at>, 2019-04-23 15:46:40 +0200, , add specrule cell setup hold skew specify rule signed clifford wolf clifford clifford.at,,
5719,634482380cfe5d6a1c801af0ce04e8048c5c9baf,lifford Wolf <clifford@clifford.at>, 2019-04-22 10:03:18 +0200, , preserve specify cell signed clifford wolf clifford clifford.at,,
5720,012c6af088a22c035ce1244954b6625188478480,lifford Wolf <clifford@clifford.at>, 2019-04-22 09:59:49 +0200, , allow specify cell blackbox module signed clifford wolf clifford clifford.at,,
5721,e807e88b607834170692f56a5538b89fd4175a36,lifford Wolf <clifford@clifford.at>, 2019-04-22 09:52:47 +0200, , rename rise fall _avg rise fall _typ better match verilog std nomenclature signed clifford wolf clifford clifford.at,,
5722,846eb5ea98594daed7bf80a3e9c077a1ce7cf6f2,lifford Wolf <clifford@clifford.at>, 2019-04-22 09:49:55 +0200, , add specify2 specify3 support write_verilog signed clifford wolf clifford clifford.at,,
5723,0bf9d0087c43f9db3d56cb2bed17268def21eb67,lifford Wolf <clifford@clifford.at>, 2019-04-22 09:35:14 +0200, , add support assert assume cover write_verilog signed clifford wolf clifford clifford.at,,
5724,aec2475a9d7a2a903d5015840a3320ce2cedf5cd,lifford Wolf <clifford@clifford.at>, 2019-04-22 09:29:59 +0200, , add celltypes support specify2 specify3 signed clifford wolf clifford clifford.at,,
5725,e1d73e03d38e9408cc7bce685645bb170ca5a6b8,lifford Wolf <clifford@clifford.at>, 2019-04-22 09:26:20 +0200, , add support specify2 specify3 signed clifford wolf clifford clifford.at,,
5726,b232e027bf18bd37206c15209e23d2f8f7b2a17d,lifford Wolf <clifford@clifford.at>, 2019-04-22 02:33:12 +0200, , checking fixing specify cell genrtlil signed clifford wolf clifford clifford.at,,
5727,41b843c27b486ef4b3c0044fbb00b161faaf89d9,lifford Wolf <clifford@clifford.at>, 2019-04-21 22:58:51 +0200, , break default specify parser signed clifford wolf clifford clifford.at,,
5728,3cc95fb4be27a3e130563db102ed268876027288,lifford Wolf <clifford@clifford.at>, 2019-04-21 21:58:57 +0200, , add specify parser signed clifford wolf clifford clifford.at,,
5729,a7e11261bd4e72eb6d33d8c8496225fae36dde85,lifford Wolf <clifford@clifford.at>, 2019-04-21 16:10:41 +0200, , add specify2 specify3 cell simlib signed clifford wolf clifford clifford.at,,
5730,b2020ab44fe33b83dbde39fe1f0cd53e4460f2f0,lifford Wolf <clifford@clifford.at>, 2019-04-23 19:59:39 +0200,957, merge pull request 957 yosyshq oai4fix fix oai4 cell implementation,,
5731,742c2f245dbe9db1cb89257b296b71b1cb9ac771,avid Shah <dave@ds0.me>, 2019-04-23 17:54:00 +0100,955, fix oai4 cell implementation fix 955 underlying issue 954 signed david shah dave ds0.me,,
5732,c6156f3118f327986d801fb48e50b94b7ea9e4b6,ddie Hung <eddie@fpgeh.com>, 2019-04-23 09:01:10 -0700, , format name using inline code,,
5733,f66792c43afeacdcceedde83785471e51ee12593,ddie Hung <eddie@fpgeh.com>, 2019-04-23 08:58:34 -0700, , fix spelling,,
5734,c84cdc711c6f78175c3ef236c3aa7640d7485b79,lifford Wolf <clifford@clifford.at>, 2019-04-23 17:55:41 +0200, , remove left log_dump signed clifford wolf clifford clifford.at,,
5735,4df4a97ffa77ad75013a0b616f25a2be4fc77e34,ddie Hung <eddie@fpgeh.com>, 2019-04-22 18:20:39 -0700, , merge branch xaig github.com yosyshq yosys xaig,,
5736,0bd2bfa737266c739000d149955b96966276eb8d,ddie Hung <eddie@fpgeh.com>, 2019-04-22 18:15:28 -0700, , merge remote tracking branch origin master xaig,,
5737,60026842b20e04affe60a7871fd14bb544add37b,ddie Hung <eddie@fpgeh.com>, 2019-04-22 17:59:56 -0700, , tweak,,
5738,26e461f47da12b79e5b6682f692d81e2721ca0c0,ddie Hung <eddie@fpgeh.com>, 2019-04-22 17:58:28 -0700, , fix a_width b_width,,
5739,5f30a8795d9a3b2c4ebaaa16ecf186e35e82a04b,ddie Hung <eddie@fpgeh.com>, 2019-04-22 17:47:05 -0700, , tidy,,
5740,8f30019b68c68258979137a9d9fbbe68794781c5,ddie Hung <eddie@fpgeh.com>, 2019-04-22 17:41:21 -0700, , revert temporarily remove extension reverts commit,,
5741,1fa2c36fbd98ff8d748a70c4cb352fa1c6070dae,ddie Hung <eddie@fpgeh.com>, 2019-04-22 17:14:11 -0700, , trim a_width y_width,,
5742,69863f7698853d502f6d9bf810fcfda8fce87e6e,ddie Hung <eddie@fpgeh.com>, 2019-04-22 16:58:44 -0700, , add comment,,
5743,61161faefc731bfbb5b68b2458fbf7e087b16d78,ddie Hung <eddie@fpgeh.com>, 2019-04-22 16:56:18 -0700, , fix mux_case_ mapping,,
5744,ac1e13819e9241eea0e047ecf396f3f4cd822a5b,ddie Hung <eddie@fpgeh.com>, 2019-04-22 14:26:13 -0700, , fix non pow2 width muxes,,
5745,d9daf09cf3aab202b6da058c5e959f6375a4541e,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-22 13:31:30 -0700,914, merge pull request 914 yosyshq xc7srl synth_xilinx infer srl16e srlc32e,,
5746,75b96b1afff6062c936624c8d7ac19970299cd34,ddie Hung <eddie@fpgeh.com>, 2019-04-22 12:36:15 -0700, , add synth_xilinx nomux option,,
5747,79fb291dbedbb6cf582925329e8140cbc7e502a9,ddie Hung <eddie@fpgeh.com>, 2019-04-22 12:14:37 -0700, , cleanup call pmux2shiftx even without nosrl,,
5748,4cfef7897f4bac285853bf0f08ae366523ae76b4,ddie Hung <eddie@fpgeh.com>, 2019-04-22 11:58:59 -0700, , merge branch xaig xc7mux,,
5749,eaf3c247729365cec776e147f380ce59f7dccd4d,ddie Hung <eddie@fpgeh.com>, 2019-04-22 11:54:19 -0700, , temporarily remove extension,,
5750,4486a98fd5928a4e3cdf9cd27c27b7dd821513bb,ddie Hung <eddie@fpgeh.com>, 2019-04-22 11:45:49 -0700, , merge remote tracking branch origin xc7srl xc7mux,,
5751,ec88129a5cf510afc39ea12efa6059bed3eadfc3,ddie Hung <eddie@fpgeh.com>, 2019-04-22 11:38:23 -0700, , update help message,,
5752,b780c0a7de3b0f095099461af1434624d2af0c32,ddie Hung <eddie@fpgeh.com>, 2019-04-22 11:22:29 -0700, , allow xaig,,
5753,2c6358ea25d595bf014a564860e3ffde7eddb2cb,ddie Hung <eddie@fpgeh.com>, 2019-04-22 11:21:17 -0700, , remove kernel cost.cc since master refactored,,
5754,4883391b6331e62226c46e797f82a31ef9ef81a3,ddie Hung <eddie@fpgeh.com>, 2019-04-22 11:19:52 -0700, , merge remote tracking branch origin master xaig,,
5755,bc98a463a433e5b1553b307301e67e641a148d3c,lifford Wolf <clifford@clifford.at>, 2019-04-22 20:10:46 +0200,952, merge pull request 952 yosyshq clifford fix370 determine correct signedness expression width loop unrolling,,
5756,8ed4a53d99fda86468658ade665fc2a9f2faa3c4,lifford Wolf <clifford@clifford.at>, 2019-04-22 20:09:51 +0200,951, merge pull request 951 yosyshq clifford logdebug add log_debug framework,,
5757,1d538ff1ecdbdbae7e8e462599a4a3d9983dd60b,lifford Wolf <clifford@clifford.at>, 2019-04-22 20:01:43 +0200,949, merge pull request 949 yosyshq clifford pmux2shimprove add full_pmux feature pmux2shiftx,,
5758,3be5aac52c8703aa00ff591fd184da1ac39df678,lifford Wolf <clifford@clifford.at>, 2019-04-22 20:01:09 +0200,953, merge pull request 953 yosyshq clifford fix948 add support zero width signal verilog back end,,
5759,0e76718720895a4985a7fad24052a61550acdeda,ddie Hung <eddie@fpgeh.com>, 2019-04-22 10:45:39 -0700, , move shregmap tech xilinx map_cells,,
5760,0e0c80fac883a6f512a94aecdc3c915b8cacb562,lifford Wolf <clifford@clifford.at>, 2019-04-22 19:44:10 +0200,948, add support zero width signal verilog back end fix 948 signed clifford wolf clifford clifford.at,,
5761,e300b1922c13b939231072e83f0ae5c5ff6a558b,ddie Hung <eddie@fpgeh.com>, 2019-04-22 10:36:27 -0700, , merge remote tracking branch origin master xc7srl,,
5762,4ad0ea5c3c325dc639829f6c6836353044585af5,lifford Wolf <clifford@clifford.at>, 2019-04-22 18:19:02 +0200,370, determine correct signedness expression width loop unrolling fix 370 signed clifford wolf clifford clifford.at,,
5763,e158ea20979165c1bac4c5c4027cf53255e57baa,lifford Wolf <clifford@clifford.at>, 2019-04-22 17:25:52 +0200, , add log_debug framework signed clifford wolf clifford clifford.at,,
5764,9050b5e1915b05f55c1db279566f34202905f02a,lifford Wolf <clifford@clifford.at>, 2019-04-22 16:54:38 +0200,950, merge pull request 950 whitequark attrmap extend remove allow removing attribute value,,
5765,aeeefc32d8603b138f24824d01b29d28cb0f85cf,hitequark <whitequark@whitequark.org>, 2019-04-22 14:18:15 +0000, , attrmap extend remove allow removing attribute value currently remove foo would remove attribute foo work attribute like src may value extend remove handle case remove foo old behavior remove foo remove attribute whatever value may still compatible old behavior,,
5766,a80e74dc2057b175a99d5cbc2926b712f0323010,lifford Wolf <clifford@clifford.at>, 2019-04-22 16:17:43 +0200, , updaye pmux2shiftx test signed clifford wolf clifford clifford.at,,
5767,0f0ada13f46fdc00a6f55f649647c177b4a150ff,lifford Wolf <clifford@clifford.at>, 2019-04-22 15:26:20 +0200, , add full_pmux feature pmux2shiftx signed clifford wolf clifford clifford.at,,
5768,c0f9a74b121dd19e359038b6f6f76be0ffe3cc38,lifford Wolf <clifford@clifford.at>, 2019-04-22 14:59:30 +0200, , set enable_libyosys default signed clifford wolf clifford clifford.at,,
5769,93f32b5dec8fdb116971ca0ddb17cdc993e7036c,lifford Wolf <clifford@clifford.at>, 2019-04-22 14:49:17 +0200, , set enable_pyosys default signed clifford wolf clifford clifford.at,,
5770,99d5435650c38fb96dc364c0fd4ac6250a4871ea,lifford Wolf <clifford@clifford.at>, 2019-04-22 14:47:52 +0200,905, merge pull request 905 christian krieg feature python_bindings feature python binding,,
5771,0e7901e45cc54a9bf76a86dd58092f310f72c90a,lifford Wolf <clifford@clifford.at>, 2019-04-22 09:11:13 +0200,941, merge pull request 941 wren6991 sim_lib_io_clke ice40 cells_sim.v update clock enable behaviour based hardware experiment,,
5772,c1dfc7ca963f13d10d4ba211f87bfe09851ae301,lifford Wolf <clifford@clifford.at>, 2019-04-22 09:10:07 +0200, , merge branch dh73 master,,
5773,913659d644c9a74497a387a86326aeafc0a99216,lifford Wolf <clifford@clifford.at>, 2019-04-22 09:09:27 +0200, , merge branch master http github.com dh73 yosys_gowin dh73 master,,
5774,cf1ba46fa029468869fb3af468d18ad72c8a9c4a,lifford Wolf <clifford@clifford.at>, 2019-04-22 09:03:11 +0200, , added clean techmap synth_xilinx signed clifford wolf clifford clifford.at,,
5775,cbd9b8a3f38b15874d36e5ba116536a981756411,lifford Wolf <clifford@clifford.at>, 2019-04-22 09:01:00 +0200,916, merge pull request 916 yosyshq synth_xilinx map_cells map_luts,,
5776,19fd411e77be57eb6b7a273b8acaa25d462186ef,lifford Wolf <clifford@clifford.at>, 2019-04-22 08:58:09 +0200,911, merge pull request 911 mmicko gowin nobram make nobram false default gowin,,
5777,b40af877f3107150f8b648397ae4007d15406dac,lifford Wolf <clifford@clifford.at>, 2019-04-22 08:51:34 +0200,909, merge pull request 909 zachjs master support repeat loop constant repeat count outside constant function,,
5778,a98b1718142a85f8c66b23494ce5532783f93ac4,lifford Wolf <clifford@clifford.at>, 2019-04-22 08:39:37 +0200,944, merge pull request 944 yosyshq clifford pmux2shiftx add pmux2shiftx command,,
5779,632a6664484aefa6f9af1ace87ecefccd86d1957,lifford Wolf <clifford@clifford.at>, 2019-04-22 08:38:52 +0200,945, merge pull request 945 yosyshq clifford libwb new behavior read_verilog handling whiteboxes,,
5780,d06d4f35c376672ad1042b46bb29d7bd2bfa5243,ddie Hung <eddie@fpgeh.com>, 2019-04-21 18:10:46 -0700, , merge remote tracking branch origin clifford libwb xaig,,
5781,7b35d5759289f7a3139c6eaa525ef737b8d5d82b,lifford Wolf <clifford@clifford.at>, 2019-04-22 02:07:36 +0200, , disable blackbox detection techmap file signed clifford wolf clifford clifford.at,,
5782,d342b5b135a85da0df5df0fa2acc25dec5605760,ddie Hung <eddie@fpgeh.com>, 2019-04-21 15:33:03 -0700, , tidy fix nosrl,,
5783,d7f0700bae9785a55353ca76fe9f354ee4ffe03e,ddie Hung <eddie@fpgeh.com>, 2019-04-21 15:19:02 -0700,945, convert use 945,,
5784,42a6e0b0b96208c5b0d79da5d8e31e9306a8aeae,ddie Hung <eddie@fpgeh.com>, 2019-04-21 14:49:18 -0700, , merge remote tracking branch origin clifford libwb xaig,,
5785,726e2da8f272a893b355b63c5cc1a18fe0c2f406,ddie Hung <eddie@fpgeh.com>, 2019-04-21 14:28:55 -0700, , merge branch xc7srl,,
5786,a3371e118b05eb9bd5dddb1c20758674ae50a803,ddie Hung <eddie@fpgeh.com>, 2019-04-21 14:24:50 -0700, , merge branch master,,
5787,ae95aba60a573bf34034d6a70931bd55490d3f14,ddie Hung <eddie@fpgeh.com>, 2019-04-21 14:16:59 -0700, , add comment,,
5788,d99422411f568d6d8d7de7d11346718e70012df4,ddie Hung <eddie@fpgeh.com>, 2019-04-21 14:16:34 -0700, , use new pmux2shiftx 944 remove old attempt,,
5789,71da8363008159fed399ec74318d83e34642d1f2,uke Wren <wren6991@gmail.com>, 2019-04-17 22:56:41 +0100, , ice40 cells_sim.v sb_io update clock enable behaviour based hardware experiment,,
5790,d38f0c1a96c036df4ef67ad2f945dd229e1c3b8e,lifford Wolf <clifford@clifford.at>, 2019-04-21 11:40:20 +0200, , fix test signed clifford wolf clifford clifford.at,,
5791,5b7fea5245671882dabe2ec319353fa4f2fb8f91,lifford Wolf <clifford@clifford.at>, 2019-04-21 11:40:09 +0200, , add noblackbox attribute signed clifford wolf clifford clifford.at,,
5792,98781acf842e6184ae8991b6e48fdcdf18f4eaa9,ddie Hung <eddie@fpgeh.com>, 2019-04-20 17:24:33 -0700, , merge remote tracking branch origin clifford pmux2shiftx xc7srl,,
5793,9dc11cd842952deca8e826b662f4565e2b52bd1d,ddie Hung <eddie@fpgeh.com>, 2019-04-20 17:24:06 -0700, , merge remote tracking branch origin master xc7srl,,
5794,fb7f02be5561ccfd5bee5f3235fbbae5ef618f36,lifford Wolf <clifford@clifford.at>, 2019-04-20 22:24:50 +0200, , new behavior front end handling whiteboxes signed clifford wolf clifford clifford.at,,
5795,caec7f9d2c87e3978c51d0a4171b24cc4b363885,ddie Hung <eddie@fpgeh.com>, 2019-04-20 12:23:49 -0700, , merge remote tracking branch origin master xaig,,
5796,f84a84e3f1a27b361c21fcd30fcf50c1a6586629,lifford Wolf <clifford@clifford.at>, 2019-04-20 20:51:54 +0200,943, merge pull request 943 yosyshq clifford whitebox wip add whitebox attribute add read_verilog,,
5797,b25254020c7edc9e4d3fb2a24be5f029a09a1ee0,ddie Hung <eddie@fpgeh.com>, 2019-04-20 10:44:01 -0700, , merge remote tracking branch origin pmux2shiftx xc7srl,,
5798,13ad19482f2b81a21d0e374a030cb466ed7afb55,ddie Hung <eddie@fpgeh.com>, 2019-04-20 10:41:43 -0700, , merge remote tracking branch origin xc7srl,,
5799,fc23af170768926e645b6c94c54b4c2e6e8d0808,lifford Wolf <clifford@clifford.at>, 2019-04-20 18:13:37 +0200, , auto initialize onehotdatabase demand pmux2shiftx.cc signed clifford wolf clifford clifford.at,,
5800,97e9caa4fa1f874b693a9d948f48418f22babb6c,lifford Wolf <clifford@clifford.at>, 2019-04-20 17:52:16 +0200, , add onehot pas improve pmux2shiftx onehot handling signed clifford wolf clifford clifford.at,,
5801,f3ad8d680a3195ab9525b0a8b3f8dbff9d5e6e24,lifford Wolf <clifford@clifford.at>, 2019-04-20 11:23:24 +0200, , add techmap use formal flow signed clifford wolf clifford clifford.at,,
5802,b7445ef3871b38360440d5c83dbac45c96b67277,lifford Wolf <clifford@clifford.at>, 2019-04-20 11:10:05 +0200, , check blackbox attribute techmap simplemap signed clifford wolf clifford clifford.at,,
5803,5b915f01539c993466e83593ee8ae69b45360b81,lifford Wolf <clifford@clifford.at>, 2019-04-20 11:04:46 +0200, , add wbflip command signed clifford wolf clifford clifford.at,,
5804,e3687f6f4e10789223213949b8490bd83ec285f2,lifford Wolf <clifford@clifford.at>, 2019-04-20 10:05:35 +0200,942, merge pull request 942 yosyshq clifford fix931 improve proc full_case detection handling,,
5805,af4652522fd01aaec84664e65d7fe1474c578c49,ddie Hung <eddie@fpgeh.com>, 2019-04-19 21:09:55 -0700, , abc_flops abc_model whitebox abc_model set,,
5806,b3a3e08e389c8d10fbd8e0dc8b48e1e559dedf5d,lifford Wolf <clifford@clifford.at>, 2019-04-20 02:03:44 +0200, , improve pmux2shiftx signed clifford wolf clifford clifford.at,,
5807,e06d158e8a3ae3626fbf82b3a8c6764f05111513,lifford Wolf <clifford@clifford.at>, 2019-04-20 01:18:07 +0200, , fix typo signed clifford wolf clifford clifford.at,,
5808,37728520a6d559a9f9a0082ddb3d596e8a634d97,lifford Wolf <clifford@clifford.at>, 2019-04-20 01:15:48 +0200, , improvement pmux2shiftx signed clifford wolf clifford clifford.at,,
5809,59c993e4372df1624b538bd12aee96381c874f6f,ddie Hung <eddie@fpgeh.com>, 2019-04-19 15:47:53 -0700, , select find union set stack,,
5810,76bba4918205445e9129895f071d35e42e23efec,ddie Hung <eddie@fpgeh.com>, 2019-04-19 15:47:36 -0700, , fix simple_abc9 test,,
5811,0070184ea9dea56d1dfd8268035bc01a3e340add,lifford Wolf <clifford@clifford.at>, 2019-04-19 23:37:11 +0200, , improvement pmux2shiftx signed clifford wolf clifford clifford.at,,
5812,4c831d72ef2d3a9f9b91d6fa27e09800ae09e869,lifford Wolf <clifford@clifford.at>, 2019-04-19 20:23:09 +0200, , add test pmux2shiftx signed clifford wolf clifford clifford.at,,
5813,177878cbb091f9339ee68a904f57f0283bdcfe10,lifford Wolf <clifford@clifford.at>, 2019-04-19 20:20:08 +0200, , improve pmux2shift ctrl permutation finder signed clifford wolf clifford clifford.at,,
5814,481f0015be48e7662f6fc55ca8bbb46c51829ccb,lifford Wolf <clifford@clifford.at>, 2019-04-19 18:10:12 +0200, , complete rewrite pmux2shiftx signed clifford wolf clifford clifford.at,,
5815,1bf8c2b823992569830cf0d248cb12bfccd5f384,lifford Wolf <clifford@clifford.at>, 2019-04-19 14:03:05 +0200, , import initial pmux2shiftx eddieh signed clifford wolf clifford clifford.at,,
5816,eafc4bd49f3ff1e6a9e934aae065de183ca3a90e,lifford Wolf <clifford@clifford.at>, 2019-04-20 00:37:43 +0200, , improve show handling padding signed clifford wolf clifford clifford.at,,
5817,148caecca30ec4e8ebd459993f28560438131cb8,lifford Wolf <clifford@clifford.at>, 2019-04-19 21:17:12 +0200, , change neq btor2 output need changed parser http github.com boolector btor2tools commit signed clifford wolf clifford clifford.at,,
5818,35f44f3ae8618b5e5da068c3df3d35b2fdc3d1aa,ddie Hung <eddie@fpgeh.com>, 2019-04-19 08:44:53 -0700, , assume inst_module always present,,
5819,3544a7cd7b6b2595d25c56c5b1c3fbf6c9cccf7e,ddie Hung <eddie@fpgeh.com>, 2019-04-19 08:37:10 -0700, , ignore_boxes holes_mode,,
5820,2776925bcf04e67d1c33812e102d1195dca393bf,ddie Hung <eddie@fpgeh.com>, 2019-04-19 08:36:38 -0700, , make sb_dff whitebox,,
5821,ea2a21445efa49d2e3f4bb730ceb0a9034f7cb7a,lifford Wolf <clifford@clifford.at>, 2019-04-19 14:04:12 +0200, , add test aiger .gitignore signed clifford wolf clifford clifford.at,,
5822,9dec3d997821e274b71e67c38582c29f4ae5dfac,ddie Hung <eddie@fpgeh.com>, 2019-04-11 15:09:13 -0700, , spelling fix,,
5823,19b660ff6e8b493ff3de43ce59e393c56b9a6b3b,ddie Hung <eddie@fpgeh.com>, 2019-04-18 23:07:16 -0700, , fix sb_dff comb model,,
5824,8f93999129bfcd957dbb312d804c01525af6d07e,ddie Hung <eddie@fpgeh.com>, 2019-04-18 23:05:59 -0700, , revert write_json write content cell wire whiteboxes reverts commit,,
5825,0919f36b88bed88e6dbfa23381540dc8ee035962,ddie Hung <eddie@fpgeh.com>, 2019-04-18 17:50:11 -0700, , missing close bracket,,
5826,cf66416110f60b7dce10a78960898ceb52f51626,ddie Hung <eddie@fpgeh.com>, 2019-04-18 17:46:53 -0700, , annotate sb_dff abc_flop abc_box_id,,
5827,ca1eb98a975e1d95629f8e55bfdd021221edf0b7,ddie Hung <eddie@fpgeh.com>, 2019-04-18 17:46:32 -0700, , add sb_dff box,,
5828,6bdf98d591a4ee5752d687d35238b454288e1d96,ddie Hung <eddie@fpgeh.com>, 2019-04-18 17:43:13 -0700, , add flop support write_xaiger,,
5829,21701cc1df461a77d39afaddf0f31ab78f307e32,ddie Hung <eddie@fpgeh.com>, 2019-04-18 17:39:36 -0700, , read_aiger parse extension,,
5830,b531efd6d9febe679571c897a8e22dbeaedeb96e,ddie Hung <eddie@fpgeh.com>, 2019-04-18 17:35:16 -0700, , spelling,,
5831,e6253244899760e580fd822f3017259f8f15a45c,lifford Wolf <clifford@clifford.at>, 2019-04-18 18:51:36 +0200, , update abc 3709744 signed clifford wolf clifford clifford.at,,
5832,b92492331029b38f85ccd5b71a86da4907644b8e,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-18 10:56:41 -0700,917, merge pull request 917 yosyshq eddie fix_retime retime default abc dff,,
5833,4c327cf316404fbedb1d26b0aebecaaf01d46f6b,ddie Hung <eddie@fpgeh.com>, 2019-04-18 10:32:41 -0700, , use new flag abc flow,,
5834,4ef03e19a8eafc324d3442f0642abf858071fdd4,ddie Hung <eddie@fpgeh.com>, 2019-04-18 10:30:45 -0700, , write_json write content cell wire whiteboxes,,
5835,290a798cec4dae02886877a342b00c1ba7d5b22d,ddie Hung <eddie@fpgeh.com>, 2019-04-18 10:19:45 -0700, , ignore whitebox attr flatten option,,
5836,79881141e2f9354a12df81277b82e011f52994ae,ddie Hung <eddie@fpgeh.com>, 2019-04-18 10:30:45 -0700, , write_json write content cell wire whiteboxes,,
5837,c997a77014b5d8dbfb24e77bb8157454619ea366,ddie Hung <eddie@fpgeh.com>, 2019-04-18 10:19:45 -0700, , ignore whitebox attr flatten option,,
5838,9278192efe5ae6382f4e011abaf417b45a6abfef,ddie Hung <eddie@fpgeh.com>, 2019-04-18 09:58:34 -0700, , also update makefile.inc,,
5839,070a2d2fd6b2d79a71be1ab5b8fe40e40e690433,ddie Hung <eddie@fpgeh.com>, 2019-04-18 09:55:03 -0700, , fix abc remap_name ignore extracting sid,,
5840,7b6ab937c14ae30d331527c71dffbc050aaba13c,ddie Hung <eddie@fpgeh.com>, 2019-04-18 09:05:22 -0700, , make sb_lut4 blackbox,,
5841,8024f4189738af196f7ce432d95c73efd1f02955,ddie Hung <eddie@fpgeh.com>, 2019-04-18 09:04:34 -0700, , fix rename,,
5842,ed5e75ed7d5a4515e23a496570c7eb03f48742b0,ddie Hung <eddie@fpgeh.com>, 2019-04-18 09:02:58 -0700, , rename abc_ box lut,,
5843,8fe0a961b306ef0c9c5de912833c6d92aed5f363,ddie Hung <eddie@fpgeh.com>, 2019-04-18 09:00:06 -0700, , merge remote tracking branch origin clifford whitebox xaig,,
5844,9aa94370a54c016421740d2ce32ef0aa338d0dbd,ddie Hung <eddie@fpgeh.com>, 2019-04-18 08:46:41 -0700, , abc call retime time,,
5845,f4abc21d8ad79621cc24852bd76abf40a9d9f702,lifford Wolf <clifford@clifford.at>, 2019-04-18 17:42:12 +0200, , add whitebox attribute add read_verilog signed clifford wolf clifford clifford.at,,
5846,6008bb7002f874e5c748eaa2050e7b6c17b32745,ddie Hung <eddie@fpgeh.com>, 2019-04-18 07:59:16 -0700, , revert synth_ retime option call abc well reverts commit,,
5847,0642baabbceaf4e34ae03c47136ed987b976cdbb,ddie Hung <eddie@fpgeh.com>, 2019-04-18 07:57:17 -0700, , merge branch master eddie fix_retime,,
5848,88be1cbfa50238d77d9489218a8cca7275731da9,lifford Wolf <clifford@clifford.at>, 2019-04-18 15:07:43 +0200,931, improve proc full_case detection handling fix 931 signed clifford wolf clifford clifford.at,,
5849,a20ed260e1b12da64bc4b40682c53145f6ffe827,ddie Hung <eddie@fpgeh.com>, 2019-04-17 16:36:03 -0700, , skip abc_box_id earlier,,
5850,709f76c10742602f5cbc0d32805a325ecab982ee,ddie Hung <eddie@fpgeh.com>, 2019-04-17 16:35:27 -0700, , remove use abc_box_id stat,,
5851,23cd2e5de042949bf47a9c72b8dd8fae48e900ce,ddie Hung <eddie@fpgeh.com>, 2019-04-17 16:03:29 -0700, , fix anyseq warning cleanup,,
5852,8fd455c91070e1e4cf05cbece79999fef04bb9b9,ddie Hung <eddie@fpgeh.com>, 2019-04-17 15:19:48 -0700, , update makefile.inc,,
5853,c795e14d25b42ae28bd4b8f7e259e969442437b3,ddie Hung <eddie@fpgeh.com>, 2019-04-17 15:19:02 -0700, , reduce three device,,
5854,abcd3103ffa8965160e2d489c81e0a61c9a937bd,ddie Hung <eddie@fpgeh.com>, 2019-04-17 15:11:14 -0700, , print slack histogram,,
5855,5c0853fc518bbbad77b819a5c916e438d0e33cb0,ddie Hung <eddie@fpgeh.com>, 2019-04-17 15:10:39 -0700, , add up5k timing,,
5856,4b520ae627f696499eb91b1b4e762ef0b1dfdd2d,ddie Hung <eddie@fpgeh.com>, 2019-04-17 15:10:22 -0700, , fix grammar,,
5857,3105a8a6531545efefe228fb4fc4b7b09ae127e8,ddie Hung <eddie@fpgeh.com>, 2019-04-17 15:07:44 -0700, , update error message,,
5858,6f3e5297dbf1a0b28e6bfa51990f957939d722d7,ddie Hung <eddie@fpgeh.com>, 2019-04-17 15:04:46 -0700, , add device argument synth_ice40,,
5859,671cca59a9f63f9fb7102727eb4dee1b18fe3ef6,ddie Hung <eddie@fpgeh.com>, 2019-04-17 14:44:08 -0700, , missing abc_flop_q attribute spram,,
5860,1ec5f18346dd3f50e2340f4b79239a045ce7dd72,ddie Hung <eddie@fpgeh.com>, 2019-04-17 14:43:45 -0700, , cope inout port,,
5861,437fec0d88b4a2ad172edf0d1a861a38845f3b1d,ddie Hung <eddie@fpgeh.com>, 2019-04-17 13:01:17 -0700, , map sb_lut4 fastest input first,,
5862,fd89c1056ef8a8010c77a5b645df14908e3c68d9,ddie Hung <eddie@fpgeh.com>, 2019-04-17 12:33:32 -0700, , working abc9 script,,
5863,2b860809e9dae557a435f01a3125e6dd4b4a8599,ddie Hung <eddie@fpgeh.com>, 2019-04-17 12:28:19 -0700, , stop topological sort abc_flop_q,,
5864,58847df1b94d2caaa1fe959acb04425397f3567f,ddie Hung <eddie@fpgeh.com>, 2019-04-17 12:27:45 -0700, , mark seq output port abc_flop_q attr,,
5865,1eade0667102b50afa927f64e22968dd28365167,ddie Hung <eddie@fpgeh.com>, 2019-04-17 12:27:02 -0700, , also update makefile.inc,,
5866,4fb9ccfcd81db6d2e574bea3d142b714126d1123,ddie Hung <eddie@fpgeh.com>, 2019-04-17 12:22:03 -0700, , synth_ice40 use renamed file,,
5867,42c33db22caeffa05bde59d915a4433b756929a1,ddie Hung <eddie@fpgeh.com>, 2019-04-17 12:15:34 -0700, , rename abc,,
5868,c1ebe51a75ef8ce47d6b1406fa87b15bd8f97760,ddie Hung <eddie@fpgeh.com>, 2019-04-17 11:10:20 -0700, , revert try using ice40_carry_lut primitive avoid abc issue reverts commit,,
5869,a7632ab3326c5247b8152a53808413b259c13253,ddie Hung <eddie@fpgeh.com>, 2019-04-17 11:10:04 -0700, , try using ice40_carry_lut primitive avoid abc issue,,
5870,d59185f1d6bdc5f63704b41553bfc72eecd84223,ddie Hung <eddie@fpgeh.com>, 2019-04-17 11:08:42 -0700, , remove init xaiger also topo sort cell box flow,,
5871,116176e1511409af16c61aae07be98379057c624,ddie Hung <eddie@fpgeh.com>, 2019-04-17 11:01:15 -0700, , merge remote tracking branch origin master xaig,,
5872,e1b550d203eecacc5b79b87de7a3d49ed5713382,ddie Hung <eddie@fpgeh.com>, 2019-04-17 10:55:23 -0700, , ignore xaiger extension,,
5873,17fb6c35229bddc636021def319547e4d8fdf271,ddie Hung <eddie@fpgeh.com>, 2019-04-17 08:40:50 -0700, , fix spacing,,
5874,ea8ac0aaad3a1f89ead8eb44b2fef5927f29a099,lifford Wolf <clifford@clifford.at>, 2019-04-17 13:51:34 +0200, , update abc d1b6413 signed clifford wolf clifford clifford.at,,
5875,5c134980c4d0f5c1f961d50c9c1fe1752d966e48,ddie Hung <eddie@fpgeh.com>, 2019-04-16 21:05:44 -0700, , optimise,,
5876,743c164eee06abb44601e00304db18cdb36a180f,ddie Hung <eddie@fpgeh.com>, 2019-04-16 17:34:11 -0700, , add sb_lut4 box library,,
5877,7980118d74aae04479be3b9e9b59f95bf3bfbfe5,ddie Hung <eddie@fpgeh.com>, 2019-04-16 16:39:30 -0700, , add ice40 box file,,
5878,ae2653c50f196a0480e715c609852218f7c57090,ddie Hung <eddie@fpgeh.com>, 2019-04-16 16:39:16 -0700, , abc9 output info,,
5879,e7a8955818b8b0fee02673607b429f1de0f7164e,ddie Hung <eddie@fpgeh.com>, 2019-04-16 16:37:47 -0700, , also sort cell connection iterating,,
5880,b015ed48f7039f6b4d50c466d79d1d081952957e,ddie Hung <eddie@fpgeh.com>, 2019-04-16 15:04:20 -0700, , merge remote tracking branch origin master xaig,,
5881,55a3638c71229e2730e1d0f7340f6c9d4087522d,ddie Hung <eddie@fpgeh.com>, 2019-04-16 15:01:45 -0700, , port xc7mux branch,,
5882,cbb85e40e87fbfb1602bb934ed76a97efb9e55c6,ddie Hung <eddie@fpgeh.com>, 2019-04-16 14:53:28 -0700, , add muxcy xorcy cells_box.v,,
5883,ece5c3ab38023abc251828b9379ea4eca9573abc,ddie Hung <eddie@fpgeh.com>, 2019-04-16 14:53:01 -0700, , fix wire numbering,,
5884,43cd047fb9d73c43f8fe2c35c457cfa8fc3523ec,ddie Hung <eddie@fpgeh.com>, 2019-04-16 13:44:15 -0700, , put constant output_bits,,
5885,61ca83e099ce9b08b0dcbfaac65a2e2870d58413,ddie Hung <eddie@fpgeh.com>, 2019-04-16 13:24:54 -0700, , remove write_verilog call,,
5886,aece97024de574fd765e18e31f685e9ffb0a13c6,ddie Hung <eddie@fpgeh.com>, 2019-04-16 13:16:20 -0700, , fix spacing,,
5887,fc5fda595d2695d1f29f68f0527052e99c301db8,ddie Hung <eddie@fpgeh.com>, 2019-04-16 13:15:53 -0700, , merge branch xaig xc7mux,,
5888,0c8a839f13bf7bc8368625ab55960dd3f219b0d8,ddie Hung <eddie@fpgeh.com>, 2019-04-16 13:10:35 -0700, , enable partsel.v test,,
5889,afcb86c3d143c95643855da1159b0f245f75262c,ddie Hung <eddie@fpgeh.com>, 2019-04-16 13:10:13 -0700, , abc9 call setundef zero behaving abc,,
5890,fed1f0ba637941cc0c2c4cc75c08ba7e3994c1a0,ddie Hung <eddie@fpgeh.com>, 2019-04-16 12:59:48 -0700, , null check use,,
5891,f22aa4422dfa6165386b9d2e1e55dafe9b9e5cea,ddie Hung <eddie@fpgeh.com>, 2019-04-16 12:57:27 -0700, , wip box support,,
5892,98c297fabfb960beadedaccf7cc9f765f20e044b,ddie Hung <eddie@fpgeh.com>, 2019-04-16 12:44:10 -0700, , abc read_box reading netlist,,
5893,53b19ab1f5631bcfc6c3def14f5d44ecc05c1cbc,ddie Hung <eddie@fpgeh.com>, 2019-04-16 12:43:14 -0700, , make cells.box whiteboxes blackboxes,,
5894,51896953626ddf7cffdbddfe64e8d85264d968a8,ddie Hung <eddie@fpgeh.com>, 2019-04-16 12:41:56 -0700, , read_verilog cells_box.v techmap,,
5895,2df7d97b729686550c2b7c28ccbf20db0c2b1137,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-16 11:59:21 -0700,895, merge pull request 939 yosyshq revert895 revert 895 mux shiftx optimisation,,
5896,d259e6dc14dadf9101116c622569f5b961adde69,ddie Hung <eddie@fpgeh.com>, 2019-04-16 11:21:46 -0700, , synth_xilinx abc read xilinx cells_box.v,,
5897,3ac4977b70a373cdabaa72e5f08050f49a3d4046,ddie Hung <eddie@fpgeh.com>, 2019-04-16 11:21:03 -0700, , add xilinx cells_box.v containing model abc box,,
5898,b89bb744529fc8a5e4cd38522f86a797117f2abc,ddie Hung <eddie@fpgeh.com>, 2019-04-16 11:19:54 -0700, , stat count module abc_box_id,,
5899,a2b106135b29d1d44255f1b3b6c4173c6e1f3624,ddie Hung <eddie@fpgeh.com>, 2019-04-16 11:19:42 -0700, , call abc module abc_box_id attr,,
5900,8c6cf07acff290ab2132c1a7d262bf195fa85b8b,ddie Hung <eddie@fpgeh.com>, 2019-04-16 11:14:59 -0700, , revert add abc_box_id attribute muxf7 cell reverts commit,,
5901,4da4a6da2f65d04dbdb50b84310fd91e23348986,ddie Hung <eddie@fpgeh.com>, 2019-04-16 11:07:51 -0700,895, revert 895,,
5902,18108e024ae7d3b246aa83e8a9e7ac5327837d0a,ddie Hung <eddie@fpgeh.com>, 2019-04-15 22:27:36 -0700, , use abc_box_id,,
5903,e084240a813b618cea6b5a80d41e2d4516388e44,ddie Hung <eddie@fpgeh.com>, 2019-04-15 22:25:37 -0700, , check abc_box_id attr,,
5904,8fbbd9b129697152c93c35831c1d50982702a3ec,ddie Hung <eddie@fpgeh.com>, 2019-04-15 22:25:09 -0700, , add abc_box_id attribute muxf7 cell,,
5905,538592067ec4d28bc11edd37bc19e472aae48c7b,ddie Hung <eddie@fpgeh.com>, 2019-04-15 22:04:20 -0700, , merge branch xaig xc7mux,,
5906,0391499e46cd69cf809fe911fa7798b1ae994540,ddie Hung <eddie@fpgeh.com>, 2019-04-15 21:56:45 -0700, , merge remote tracking branch origin master xaig,,
5907,dca45c0888c44857038bd65b6f51f6d9f67b169f,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-15 18:39:20 -0700,937, merge pull request 937 yosyshq revert 932 eddie fixdlatch revert recognise default entry case even case covered fix 931,,
5908,b3378745fd993f48b8114fb08e5019b34374ee72,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-15 17:52:45 -0700, , revert recognise default entry case even case covered fix 931,,
5909,18a40458588f04bf7a3d30fde8fead95cee00dee,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-15 12:22:05 -0700,936, merge pull request 936 yosyshq readme fix quote readme fix incorrect quoting,,
5910,6323e73cc94627125a275b22b0b8ea290e750bc3,hitequark <whitequark@whitequark.org>, 2019-04-15 14:29:46 +0000, , readme fix incorrect quoting,,
5911,f9272fc56d7179f04a9f776bf056eedfc33dd358,iego <dhdezr@gmail.com>, 2019-04-12 23:40:02 -0500, , gowin enablement dram initial bram dram init dram sim synth_gowin flow,,
5912,fecafb2207efc772fec49b357bc6e20ca6a25aca,ddie Hung <eddie@fpgeh.com>, 2019-04-12 18:22:44 -0700, , forgot backslashes,,
5913,9bfcd8006378dc0d81a1c902501a6efeb8406cba,ddie Hung <eddie@fpgeh.com>, 2019-04-12 18:21:16 -0700, , handle __dummy_o__ __const read_aiger abc,,
5914,482a60825b607880c5984b1b39e06e58c5f75ada,ddie Hung <eddie@fpgeh.com>, 2019-04-12 18:16:50 -0700, , abc ignore __dummy_o__ __const integrating,,
5915,fe0b421212a17dae32cd30a09dc43c688a285f8c,ddie Hung <eddie@fpgeh.com>, 2019-04-12 18:16:25 -0700, , output __const0__ __const1__,,
5916,c776db3320594cd7e98167bffda7a9df631ac3a7,ddie Hung <eddie@fpgeh.com>, 2019-04-12 17:09:24 -0700, , merge branch xaig github.com yosyshq yosys xaig,,
5917,acf3f5694bb0cd9911566855df27c17e7e82b8cc,ddie Hung <eddie@fpgeh.com>, 2019-04-12 17:02:24 -0700, , fix inout handling map option,,
5918,a16123cc7d8031c572facc891762f7d1d5c0804b,ddie Hung <eddie@fpgeh.com>, 2019-04-12 16:31:12 -0700, , merge branch xaig github.com yosyshq yosys xaig,,
5919,d880f73c79d897107a54f7734c2a1dea302c930c,ddie Hung <eddie@fpgeh.com>, 2019-04-12 16:30:53 -0700, , merge remote tracking branch origin master xaig,,
5920,88d43a519bd0ea9657baba8bf9bc6a845b6cf14d,ddie Hung <eddie@fpgeh.com>, 2019-04-12 16:29:14 -0700, , use map instead symbol aiger,,
5921,686e772f0bb3129e7d6469dc25548497f107ebc5,ddie Hung <eddie@fpgeh.com>, 2019-04-12 16:17:48 -0700, , ci_bits co_bits list order important abc,,
5922,ada130b4599db74744df34d8608611fd746bf08a,ddie Hung <eddie@fpgeh.com>, 2019-04-12 16:17:12 -0700, , also cope duplicated,,
5923,c7483917307bd1c281b159fe15f0f79af4e305b3,ddie Hung <eddie@fpgeh.com>, 2019-04-12 14:13:11 -0700, , wip,,
5924,941365b4bb9db6fac6b57230482c6be61aafc53a,ddie Hung <eddie@fpgeh.com>, 2019-04-09 10:09:43 -0700, , comment,,
5925,04e466d5e4ca4654495cb1044f6f200d817f63a2,ddie Hung <eddie@fpgeh.com>, 2019-04-09 10:06:44 -0700, , add support synth_xilinx abc9 ignore abc9 dress opt,,
5926,1c6f0cffd95876eac620bdfe9be50b366dabd8c6,ddie Hung <eddie@fpgeh.com>, 2019-04-12 12:27:07 -0700, , cope output name input i.e,,
5927,f77da46a87b4c929548861c799a96564878b5a07,ddie Hung <eddie@fpgeh.com>, 2019-04-12 12:21:48 -0700, , merge remote tracking branch origin master xaig,,
5928,db1a5ec6a2a437b296e7ba9de78afaf3b440327f,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-12 11:52:45 -0700,928, merge pull request 928 litghost add additional cell sim model core series primitive,,
5929,ca8ef92a82897b71c3dbc13ab5ff0cbd28339689,ddie Hung <eddie@fpgeh.com>, 2019-04-12 10:36:05 -0700, , ,,
5930,8228b593effd10963c43a81d6a155114e5c546d3,ddie Hung <eddie@fpgeh.com>, 2019-04-12 09:46:07 -0700, , merge remote tracking branch origin master xc7mux,,
5931,1f9235ede5d5fee4ce0ad13c2905f624e9493426,eith Rothman <537074+litghost@users.noreply.github.com>, 2019-04-12 09:30:49 -0700, , remove bufgctrl bufhce lut6_2 cells_xtra signed keith rothman 537074 litghost,,
5932,9d6586b4e131b058dc4fddf9d9d44968887af91b,lifford Wolf <clifford@clifford.at>, 2019-04-12 14:57:36 +0200,933, merge pull request 933 dh73 master fixing issue cyclonev cell sim,,
5933,48bc203653f10e0081f646f03c20f598f7420855,lifford Wolf <clifford@clifford.at>, 2019-04-12 14:57:01 +0200,932, merge pull request 932 yosyshq eddie fixdlatch recognise default entry case even case covered fix 931,,
5934,643ae9bfc534c20444dfcd33083c6c188c2f1ec8,iego <dhdezr@gmail.com>, 2019-04-11 19:59:03 -0500, , fixing issue cyclonev cell sim,,
5935,3c1f1a6605a4463117ba358fc9528c4999628b81,ddie Hung <eddie@fpgeh.com>, 2019-04-11 16:25:59 -0700, , fix ordering insert zero index,,
5936,53513c52df5247f79ef1288a9291862d72ed59af,ddie Hung <eddie@fpgeh.com>, 2019-04-11 16:21:01 -0700, , merge remote tracking branch origin pmux2shiftx xc7mux,,
5937,f587950bde58b326e1f7319c84d5652a0dc43216,ddie Hung <eddie@fpgeh.com>, 2019-04-11 16:20:43 -0700, , unused,,
5938,35181a786684d13664814a4c51ea91e96aabd840,ddie Hung <eddie@fpgeh.com>, 2019-04-11 16:18:45 -0700, , merge remote tracking branch origin pmux2shiftx xc7mux,,
5939,b15b410b41cca3a79bfcfc9c91f665815f31ab5b,ddie Hung <eddie@fpgeh.com>, 2019-04-11 16:18:01 -0700, , remove unused,,
5940,b1f1db2fcf0e27fbd9cb7b94ab5c9d8879ad9694,ddie Hung <eddie@fpgeh.com>, 2019-04-11 16:17:09 -0700, , fix,,
5941,e8c26f2839611f5b52c29f711670888b02066064,ddie Hung <eddie@fpgeh.com>, 2019-04-11 15:52:04 -0700, , wip,,
5942,09e7eb7aed85bac33fb570d2286be5689de59b31,ddie Hung <eddie@fpgeh.com>, 2019-04-11 15:09:13 -0700, , spelling fix,,
5943,7685469ee2f7bc038c4fd6fe98f93eb08d6fac7c,ddie Hung <eddie@fpgeh.com>, 2019-04-11 15:03:40 -0700, , add default entry testcase,,
5944,adc6efb58468a7e2f85f756d4a9d4686ad0a8c45,ddie Hung <eddie@fpgeh.com>, 2019-04-11 12:34:51 -0700, , recognise default entry case even case covered 931,,
5945,233edf00fec32c8acd7ed442323e0cd515f0e681,ddie Hung <eddie@fpgeh.com>, 2019-04-11 10:48:14 -0700, , fix cells_map.v,,
5946,8658b56a08737cef6040015b192c11da3e6b4eb4,ddie Hung <eddie@fpgeh.com>, 2019-04-11 10:08:05 -0700, , fine tuning,,
5947,0ec85640993e0eeb089334efbcd486a254d32786,ddie Hung <eddie@fpgeh.com>, 2019-04-11 10:04:58 -0700, , fix cells_map.v,,
5948,bca37796578ee3a259a8327d881d5ac1264c3ac9,ddie Hung <eddie@fpgeh.com>, 2019-04-11 09:25:19 -0700, , fix typo,,
5949,87b8d29a900eef6ec84c87ea7cd87f9a0b744fac,ddie Hung <eddie@fpgeh.com>, 2019-04-11 09:13:39 -0700, , juggle opt call synth_xilinx,,
5950,227cc54c162603d4c1a32f7765e81537bf5e2347,ddie Hung <eddie@fpgeh.com>, 2019-04-10 18:07:11 -0700, , merge branch xaig xc7mux,,
5951,2217d59e299ce0cc15887d53308d7b7cb6400c52,ddie Hung <eddie@fpgeh.com>, 2019-04-10 18:06:33 -0700, , add non input bit driven unrecognised cell ci_bits,,
5952,cd7b2de27f4ffd097af7662a0390a5c86e5532a3,ddie Hung <eddie@fpgeh.com>, 2019-04-10 18:05:09 -0700, , wip cells_map.v maybe working,,
5953,3d577586fde783829aae213fac4d1480ce1b8c53,ddie Hung <eddie@fpgeh.com>, 2019-04-10 16:15:23 -0700, , try splitting shiftx y_width y_width,,
5954,3f5dab0d09f881d78fca73c54c20118c52b2e563,ddie Hung <eddie@fpgeh.com>, 2019-04-10 14:51:10 -0700, , fix b_signed,,
5955,32561332b21b7b072fa6619f0bbb29a69cb30f33,ddie Hung <eddie@fpgeh.com>, 2019-04-10 14:48:58 -0700, , update doc synth_xilinx,,
5956,bf92218e0f3b18675b07971effab0992ad43553b,ddie Hung <eddie@fpgeh.com>, 2019-04-10 14:03:09 -0700, , merge branch xaig xc7mux,,
5957,1a49cf29d84c16f26b524b989e8fa07b3c6cab1d,ddie Hung <eddie@fpgeh.com>, 2019-04-10 14:02:23 -0700, , parse_aiger rename lut cell clean,,
5958,17a02df05cb04bf9c597564b130e556f186154f3,ddie Hung <eddie@fpgeh.com>, 2019-04-10 12:36:06 -0700, , ff_map.v abc,,
5959,1ec949d5edfb6b13b8bf412763ae272a47fec894,ddie Hung <eddie@fpgeh.com>, 2019-04-10 09:02:42 -0700, , tidy,,
5960,526aef9c2a9d61721add1c5ef1f85d439bfbb61e,ddie Hung <eddie@fpgeh.com>, 2019-04-10 08:50:31 -0700, , move map_cells map_luts,,
5961,e0b46eb4cbadafa5f03a5337f761d0ede2b993fa,ddie Hung <eddie@fpgeh.com>, 2019-04-10 08:49:55 -0700, , wip shiftx wide mux,,
5962,4dac9818bde02222f951c25ada5f3fd651ea4e36,ddie Hung <eddie@fpgeh.com>, 2019-04-10 08:49:39 -0700, , update lut delay,,
5963,9a6da9a79a22e984ee3eec02caa230b66f10e11a,ddie Hung <eddie@fpgeh.com>, 2019-04-10 08:32:53 -0700, , synth_ retime option call abc well,,
5964,5f4024ffd2a59e3c0c7edce4057c47d3a005e18f,ddie Hung <eddie@fpgeh.com>, 2019-04-10 08:31:40 -0700, , revert abc dff implies otherwise retiming happen reverts commit,,
5965,78d35a86c0e94f1c5e1606f9953d1f340132f02e,ddie Hung <eddie@fpgeh.com>, 2019-04-10 08:31:35 -0700, , revert fails use instead reverts commit,,
5966,c89cd48f58bfe469b0a5b06af5d879ea3be73bd1,ddie Hung <eddie@fpgeh.com>, 2019-04-10 08:23:00 -0700, , merge remote tracking branch origin master eddie fix_retime,,
5967,3e368593eb22d16de60c44ea721ca146082d3472,ddie Hung <eddie@fpgeh.com>, 2019-04-09 14:33:37 -0700, , add cells.lut techlibs xilinx,,
5968,fd88ab5c834a45f4828a03fe7722b321e5f7c032,ddie Hung <eddie@fpgeh.com>, 2019-04-09 14:32:39 -0700, , synth_xilinx call abc lut xilinx cells.lut,,
5969,b9e19071b8596b8d06b99cbb653325c0c9dc330f,ddie Hung <eddie@fpgeh.com>, 2019-04-09 14:32:10 -0700, , add delay cells.box,,
5970,d536379c62d926967d5e7743b32990167f91e762,ddie Hung <eddie@fpgeh.com>, 2019-04-09 14:31:31 -0700, , add lut file support abc9,,
5971,354ba5ba83f7b1fc3bb07aa6bf26dde7a00201d1,im Lawson <ucbjrl@berkeley.edu>, 2019-04-09 13:41:58 -0700, , merge remote tracking branch upstream master,,
5972,e107ccdde82247e28c9c994240e4d4bf694f673f,eith Rothman <537074+litghost@users.noreply.github.com>, 2019-04-09 11:43:19 -0700, , fix lut6_2 definition signed keith rothman 537074 litghost,,
5973,f2042fc7c43af9f43d42fdd2e8034963122ff5eb,ddie Hung <eddie@fpgeh.com>, 2019-04-09 11:01:46 -0700, , synth_xilinx abc9 use box,,
5974,2ae26b986cd550e4d3ce4dc5c4f7235144a6f83c,ddie Hung <eddie@fpgeh.com>, 2019-04-09 10:58:58 -0700, , add techlibs xilinx cells.box,,
5975,7e304c362bc342abaed46f1906cad8b118ba45e5,ddie Hung <eddie@fpgeh.com>, 2019-04-09 10:58:06 -0700, , add box option abc9,,
5976,bd523abef5babcc16fbdd67dbf868bd601acaced,ddie Hung <eddie@fpgeh.com>, 2019-04-09 10:32:58 -0700, , add setundef zero call prior aigmap abc9,,
5977,3b6f85b0a6fb08b44dfa7417fce1aeefe9f20e3e,ddie Hung <eddie@fpgeh.com>, 2019-04-09 10:09:43 -0700, , comment,,
5978,3fc474aa73cb447f22e9ca35687b054102f4be32,ddie Hung <eddie@fpgeh.com>, 2019-04-09 10:06:44 -0700, , add support synth_xilinx abc9 ignore abc9 dress opt,,
5979,5855024cccfbcb1919e3225f519bc9f0421c4056,achary Snow <zach@zachjs.com>, 2019-04-09 12:28:32 -0400, , support repeat loop constant repeat count outside constant function,,
5980,5e0339855fc1f83b98694ed37dd2f195c3d8f52c,eith Rothman <537074+litghost@users.noreply.github.com>, 2019-04-09 09:01:53 -0700, , add additional cell sim model core series primatives signed keith rothman 537074 litghost,,
5981,0deaccbaae436bc94ad5b2913fa39a9368c09ace,ddie Hung <eddie@fpgeh.com>, 2019-04-08 16:46:33 -0700, , fix typo,,
5982,12c34136ba9dfaebe6a33b8e442ed03208c8b217,ddie Hung <eddie@fpgeh.com>, 2019-04-08 16:40:17 -0700, , space fixing,,
5983,36efec01b8b2b29fadc015d5e061a3a21319aea5,ddie Hung <eddie@fpgeh.com>, 2019-04-08 16:37:22 -0700, , fix spacing,,
5984,bca3cf684367ac5cf33ac05506d9e604a325bd3f,ddie Hung <eddie@fpgeh.com>, 2019-04-08 16:31:59 -0700, , merge branch master xaig,,
5985,6797f6b6c4660622dbde27ced83fdd37a874f00d,ddie Hung <eddie@fpgeh.com>, 2019-04-08 16:24:20 -0700, , _xilinx_shreg_ preserve src attribute,,
5986,f6c354c55bcba26978c8dd04c3cc4f02231aebe4,ddie Hung <eddie@fpgeh.com>, 2019-04-08 16:22:07 -0700, , update changelog,,
5987,7e773741ab4bb7f783e8c2255551fa234ba4672b,ddie Hung <eddie@fpgeh.com>, 2019-04-08 16:07:52 -0700, , merge branch undo_pr895 xc7srl,,
5988,13fc70d7a44965fc87aa76682b32d4961efb093d,ddie Hung <eddie@fpgeh.com>, 2019-04-08 16:05:24 -0700,895, undo 895 instead setting attribute,,
5989,93b16219110d3175ffee1874e6fa0a3cb25383f8,ddie Hung <eddie@fpgeh.com>, 2019-04-08 15:57:07 -0700,895, cope undoing 895,,
5990,e194e65358058f3a039636d2603cc093f7b75e50,lifford Wolf <clifford@clifford.at>, 2019-04-08 21:14:05 +0200,919, merge pull request 919 yosyshq memory_bram fix multiport make_transp,,
5991,d3930ca79eb11952d8e64588e46b0788845997c4,ddie Hung <eddie@fpgeh.com>, 2019-04-08 12:01:06 -0700, , revert remove handling pmux since 895 reverts commit,,
5992,2bf3ca64435b11726d87cc0d34e887a79351ec45,avid Shah <dave@ds0.me>, 2019-04-07 16:56:31 +0100, , memory_bram fix multiport make_transp signed david shah dave ds0.me,,
5993,e19981ab6111765baa5b2ab7a16c92278130fd8b,enedikt Tutzer <benedikt.tutzer@gmail.com>, 2019-04-07 10:11:35 +0200, , suppress error compiler run libboost python detection,,
5994,1d526b7f061fb7e7961fa4d0b318b27cfda469d4,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-05 17:35:49 -0700, , call shregmap twice variable another fixed,,
5995,4afcad70e264d58bcbb8cddcffd19673c3570fc6,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-05 16:30:17 -0700, , merge branch eddie fix_retime xc7srl,,
5996,ad602438b8313c3dd243c5fabf6f20036487d1ba,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-05 16:28:46 -0700, , add retime test,,
5997,d55902300772d90aee09555d412079e17fd4bde7,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-05 16:28:14 -0700, , fix,,
5998,a5f33b5409d9325730204eb776e0046726d55d2c,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-05 16:20:43 -0700, , move dffinit til abc,,
5999,0364a5d811f79364f35b72935fe90bc188229c19,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-05 15:46:18 -0700, , merge branch eddie fix_retime xc7srl,,
6000,97587015748eb9f7e0d55a1121f604b8b462b45a,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-05 15:39:05 -0700, , move techamp _dff_ abc call,,
6001,23a6533e98df384afdeb38891404da17533c836b,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-05 15:31:54 -0700, , retry,,
6002,3c253818cab2013dc4db55732d3e21cfa0dc3f19,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-05 15:30:19 -0700, , fails use instead,,
6003,8b6085254a962da46d46724f2333abd076d32928,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-05 15:15:13 -0700, , resolve daveshah1 comment update synth_xilinx help,,
6004,ff0912c75e2b15c02c9512466179e4b2a15eb3d1,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-05 14:43:06 -0700, , synth_xilinx techmap ffs abc call otherwise retime fails,,
6005,19271bd996a79cb4be1db658fcf18227ee0a1dff,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-05 14:42:25 -0700, , abc dff implies otherwise retiming happen,,
6006,544843da717734ab9bd9bd88f71db2475fc3abc0,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-05 12:55:52 -0700, , techmap inside map_cells stage,,
6007,dfb242c905ff10bb4038f080aeb74a820e8fbd00,lifford Wolf <clifford@clifford.at>, 2019-04-05 17:31:49 +0200, , add read_ilang lib signed clifford wolf clifford clifford.at,,
6008,cc270ea81bc7209e9e1673e6c3dbd5db6d3ceee8,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2019-04-05 11:56:01 +0200, , autodetect python path boost python library different distribution,,
6009,75ca06526a29dfac447265a52014305fb96d7ebf,lifford Wolf <clifford@clifford.at>, 2019-04-04 18:10:10 +0200, , added missing argument checking mutate command signed clifford wolf clifford clifford.at,,
6010,7b7ddbdba79c94266074e516497f4811d2b5bfc7,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-04 08:13:34 -0700, , merge branch xc7srl,,
6011,e3f20b17afce26f08b277b757e32c33a473a8571,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-04 08:13:10 -0700, , missing techmap entry help,,
6012,2fb02247a71253460cadef492f01dac8cb8c831b,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-04 08:10:40 -0700, , use soft logic lut3 instantiation,,
6013,572603409c3f5524f8d4d9e43a168bcfccd94465,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-04 07:54:42 -0700, , merge branch xc7srl,,
6014,d9cb787391143a1749954f9e442fd37a13668b08,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-04 07:48:13 -0700, , synth_xilinx map_cells map_luts,,
6015,77755b5a662a11a3dcc18c070e6ea859104fc872,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-04 07:41:40 -0700, , cleanup comment,,
6016,736e19f02d9980691e244e08b711c5e8c0b4fc76,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-04 07:39:19 -0700, , dff dff dffe,,
6017,cae657cebd1f4aa119a1264f80d89294a23be845,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2019-04-04 10:35:01 +0200, , used instead pyimport_import avoid explicit conversion python string,,
6018,574dfb2ef9b31ff1396e48cb37b5f59996c5db24,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2019-04-04 09:51:14 +0200, , removed link experimental filesystem library,,
6019,e64b3f107411c150bbc773fc72b915bc60813c52,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2019-04-04 09:24:50 +0200, , changed filesystem dependency boost instead experimental std library,,
6020,efc3c13ec3409d77cdd7af87b609d94982eaeea5,im Lawson <ucbjrl@berkeley.edu>, 2019-04-03 09:45:02 -0700, , merge remote tracking branch upstream master,,
6021,aa693d5723ef1438d42cd35a26673703b1eff79f,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-03 08:35:32 -0700,895, remove handling pmux since 895,,
6022,0e2d929cead2a32ae176a408da257ec5b8b79f47,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-03 08:28:07 -0700, , nosrl meant nobram,,
6023,ff385a5ad0570cb56ae63d450e1dcba76ffaff7e,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-03 08:14:09 -0700, , remove duplicate startupe2,,
6024,c3486c42709f0d1cfaca1fc24c86e0211f35996d,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2019-04-03 16:19:47 +0200, , removed compiler flag clang specific,,
6025,88630cd02cfb7cb124c949777280b60f66ee5eb5,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-03 07:14:20 -0700, , disable shregmap synth_xilinx retime,,
6026,f7a0434d54261834a7371727741e5cdf24ec5ca0,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-03 07:05:28 -0700, , add changelog entry,,
6027,d330f4e009874b24bc656a04ea1a650897f641ba,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2019-04-03 15:34:31 +0200, , even option preprocessor,,
6028,ef84b434a529fc8bc76ececbd531b5ddd39a4392,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-03 06:27:41 -0700,913, merge pull request 913 smunaut fix_proc_mux proc_mux fix crash trying optimize non existant mux shiftx,,
6029,c5a8dceff85c766c229d331c342e866dcef9af5f,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2019-04-03 15:13:58 +0200, , preprocessing doe need flag,,
6030,39380c45ba6cb4d2aa3f8c5757a2f1a61f85f8eb,ylvain Munaut <tnt@246tNt.com>, 2019-04-03 14:50:12 +0200, , proc_mux fix crash trying optimize non existant mux shiftx last_mux_cell null ... signed sylvain munaut tnt 246tnt.com,,
6031,827a96d3a38afe025c9efbd182069a9c9adee267,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2019-04-03 14:27:39 +0200, , global list rtlil.cc static object,,
6032,fd7fb1377d4d30d692c78eb55173198339fea17d,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2019-04-03 13:21:40 +0200, , added cross platform support plugin path,,
6033,d8465590ac8d66f6f522aae1007d25abb7efd4d5,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-03 03:36:11 -0700, , merge remote tracking branch origin master xc7srl,,
6034,bbfb43006d2a7d67d06ee151a1b8ad05ec5b1750,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2019-04-03 12:21:56 +0200, , improved error reporting python pass loaded,,
6035,0774a500d4a03104787e6514c69ff4995633a65f,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2019-04-03 12:21:21 +0200, , added support changing yosys namespace,,
6036,539a7f3fbce2f27f0de9a298993b13623c5c8f95,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2019-04-03 11:24:50 +0200, , added cell_stats example,,
6037,d287596be3ea5bc623b27e958c427b991f3400bd,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2019-04-03 11:18:34 +0200, , added dependency readme travis configuration,,
6038,adfd8d463dcc222843eebe2186bc274228d06acc,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2019-04-03 11:17:50 +0200, , autodetect highest installed python version,,
6039,721fa1cbd87c52a3adfce260f35fc33a7ae7ac4d,lifford Wolf <clifford@clifford.at>, 2019-04-03 10:00:18 +0200,912, merge pull request 912 yosyshq bram_addr_en memory_bram consider read enable address expansion register,,
6040,3f6554d698b8857c47e7cc9b452517dd7cbbee6b,lifford Wolf <clifford@clifford.at>, 2019-04-03 09:59:11 +0200,910, merge pull request 910 ucb bar memupdates refine memory support deal general verilog memory definition,,
6041,6acbc016f43b1464e6322b895f16d01ed51eea18,avid Shah <dave@ds0.me>, 2019-04-02 19:47:50 +0100, , memory_bram consider read enable address expansion register signed david shah dave ds0.me,,
6042,df92e9bdc23432847866e5b1101495e3424121e0,iodrag Milanovic <mmicko@gmail.com>, 2019-04-02 19:21:01 +0200, , make nobram false default gowin,,
6043,aaa2690a56a5b8210c163c0c63d95f9577038b2d,ddie Hung <eddieh@ece.ubc.ca>, 2019-04-02 00:16:14 -0700,895, merge pull request 895 yosyshq pmux2shiftx rfc add pmux shiftx optimisation proc_mux,,
6044,73b87e780798fe2c7958b75e4dfddc0dc2169d20,im Lawson <ucbjrl@berkeley.edu>, 2019-04-01 15:02:12 -0700, , refine memory support deal general verilog memory definition,,
6045,b8dfda876795dbf08bec49ab06ac8603025d2114,im Lawson <ucbjrl@berkeley.edu>, 2019-04-01 11:09:12 -0700, , merge remote tracking branch upstream master,,
6046,2586e091189534144426df0c6f0af60563cb4811,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2019-04-01 15:05:30 +0200, , removed generation commented code,,
6047,7472c5268663ce5f97cf58ea5fb805c45e1f4b0f,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2019-04-01 13:39:38 +0200, , use addition assignment operator,,
6048,072c9393805d59b988f93b184356c54731237a5a,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2019-04-01 13:36:01 +0200, , fixed identation,,
6049,22035c20ff071ec5c30990258850ecf97de5d5b3,lifford Wolf <clifford@clifford.at>, 2019-03-30 00:09:42 +0100,907, merge pull request 907 yosyshq clifford fix906 build verilog parser dyymaxdepth 100000,,
6050,584d2030bf53c703febe8fda9cae73c72416c6cc,lifford Wolf <clifford@clifford.at>, 2019-03-29 16:32:44 +0100,906, build verilog parser dyymaxdepth 100000 fix 906 signed clifford wolf clifford clifford.at,,
6051,03d1606b42110f8eac7311ac57c7334d1f781273,enedikt Tutzer <benedikt.tutzer@tuwien.ac.at>, 2019-03-28 12:16:39 +0100, , merge remote tracking branch origin master feature python_bindings,,
6052,32bd0f22ec93202e67395901cdc64c20df7f0da7,lifford Wolf <clifford@clifford.at>, 2019-03-28 09:32:05 +0100,901, merge pull request 901 trcwm libertyfixes libertyfixes accept superfluous end group,,
6053,662429cc49bb2b2f2dd53f05a3ef903b78e43345,lifford Wolf <clifford@clifford.at>, 2019-03-28 09:30:48 +0100,903, merge pull request 903 yosyshq memory_bram reset make_transp growing read port,,
6054,60594ad40cb51f6cf8a5e6ce61377b3405b873a8,avid Shah <dave@ds0.me>, 2019-03-27 17:19:14 +0000, , memory_bram reset make_transp growing read port signed david shah dave ds0.me,,
6055,263ab60b43f3994e83bfa46b793669147d765bcc,iels Moseley <n.a.moseley@moseleyinstruments.com>, 2019-03-27 15:17:58 +0100, , liberty file parser accepts superfluous,,
6056,ee130f67cdd2ea40defa873e9a6511329850bf8e,iels Moseley <n.a.moseley@moseleyinstruments.com>, 2019-03-27 15:16:19 +0100, , liberty file parser accepts superfluous,,
6057,487cb45b87ce1cbcc8c2b8127e37d85dd192dceb,iels Moseley <n.a.moseley@moseleyinstruments.com>, 2019-03-27 15:15:53 +0100, , liberty file parser accepts superfluous,,
6058,7682629b79fd59f5ed49fb35a3a2441a405bfd63,lifford Wolf <clifford@clifford.at>, 2019-03-27 14:03:35 +0100, , add read verific read noverific signed clifford wolf clifford clifford.at,,
6059,2c7fe42ad158a9859895399bdd876f5dbb2c7376,lifford Wolf <clifford@clifford.at>, 2019-03-27 13:47:42 +0100, , add rename output signed clifford wolf clifford clifford.at,,
6060,d351b7cb99efe8c412ef7fa8bc0b99b72bc56726,lifford Wolf <clifford@clifford.at>, 2019-03-27 13:33:26 +0100, , improve rename help message signed clifford wolf clifford clifford.at,,
6061,38b3fbd3f0bbdace11a3ab7b3d153b1a05059378,lifford Wolf <clifford@clifford.at>, 2019-03-26 16:01:14 +0100, , add cutpoint undef signed clifford wolf clifford clifford.at,,
6062,d0b9b1bece9866fd7b0e153c991fc7e9b57a1efc,lifford Wolf <clifford@clifford.at>, 2019-03-26 14:51:35 +0100, , add hdlname attribute signed clifford wolf clifford clifford.at,,
6063,c863796e9ff91c76f0f8679b6871b8ffcb75edb6,lifford Wolf <clifford@clifford.at>, 2019-03-26 14:17:46 +0100, , fix verific extnets complex situation signed clifford wolf clifford clifford.at,,
6064,f9fb05cf6684d855ce2fc776a20cd5552a4ef4a8,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-25 13:18:55 -0700, , synth_xilinx use shregmap minlen,,
6065,6b90d3cf6cd433420ed46e0cc31fc71773f3117b,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-25 13:17:22 -0700, , merge remote tracking branch origin master xc7srl,,
6066,ddc1a4488e9fc10f557e4260df0becbc1cf43f72,lifford Wolf <clifford@clifford.at>, 2019-03-25 19:49:00 +0100, , add cutpoint pas signed clifford wolf clifford clifford.at,,
6067,b7a3d35c6b02f44dcad4052e2efe05c32fdada6b,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-25 11:16:56 -0700, , create one shiftx per bit width,,
6068,9ec50ca7b9db497c10dda2630afb7e7c0e537044,lifford Wolf <clifford@clifford.at>, 2019-03-25 14:55:16 +0100,896, merge pull request 896 yosyshq transp_fixes memory_bram fix multiclock make_transp,,
6069,2bb96329444be71f21934906d4b9d357fe4c1fb6,lifford Wolf <clifford@clifford.at>, 2019-03-25 14:47:33 +0100,897, merge pull request 897 trcwm libertyfixes liberty parser accept range ignore missing,,
6070,1f7f54e68eb201976ddd42cb906492bf9e611030,iels Moseley <n.a.moseley@moseleyinstruments.com>, 2019-03-25 14:12:04 +0100, , space tab,,
6071,9d9cc8a3140cdbc2d976a5b06b5a057845da739a,iels Moseley <n.a.moseley@moseleyinstruments.com>, 2019-03-25 12:15:10 +0100, , eol accepted replacement line look like feature_xyz option,,
6072,3b3b77291a21ed23a2763c79335501beebb10746,iels Moseley <n.a.moseley@moseleyinstruments.com>, 2019-03-24 22:54:18 +0100, , updated liberty parser accept range ast updated liberty parser also accepts key value pair line end,,
6073,ac6cc88db352938d8dd9f2f9c6d404663674538e,avid Shah <dave@ds0.me>, 2019-03-24 16:21:36 +0000, , memory_bram fix multiclock make_transp signed david shah dave ds0.me,,
6074,2507d01b03cb4ec0a1345532d22688dd9a623948,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-23 16:45:36 -0700, , add pmux shiftx optimisation proc_mux,,
6075,bf83c074c82756b1cd23a9c3998b6c4d535dae29,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-23 16:09:38 -0700, , cope shreg port revert pmux fine tune,,
6076,ccfa2fe01cffcc4d23bc989e558bd33addfea58e,lifford Wolf <clifford@clifford.at>, 2019-03-23 20:20:32 +0100, , add mutate none mode mutate mode none signed clifford wolf clifford clifford.at,,
6077,59c44bb61ab1a69a7ba4cd8d2b6d8d3e3408d9ca,lifford Wolf <clifford@clifford.at>, 2019-03-23 17:53:09 +0100, , add mutate filename signed clifford wolf clifford clifford.at,,
6078,2cf71e2a7b053505ed80ad18c0e506c5f090b595,lifford Wolf <clifford@clifford.at>, 2019-03-23 16:02:01 +0100,893, merge pull request 893 yosyshq clifford btormeminit memory init support write_btor,,
6079,1eff8be8f018bd6b94efd14a959d6f1807dd056d,lifford Wolf <clifford@clifford.at>, 2019-03-23 14:40:01 +0100, , add support memory initialization write_btor signed clifford wolf clifford clifford.at,,
6080,e78f5a3055cae54c44303bab187ad2ef11205ca3,lifford Wolf <clifford@clifford.at>, 2019-03-23 14:39:42 +0100, , fix btor output tag syntax writye_btor signed clifford wolf clifford clifford.at,,
6081,3b796c033cc40a753e24f21b25b2701a30f022f1,lifford Wolf <clifford@clifford.at>, 2019-03-23 14:38:48 +0100, , add rtlil const ext fix rtlil sigspec extend_u0 size signal signed clifford wolf clifford clifford.at,,
6082,098bd5758fe2e4cb7efa44503a1c498b0a2ace5e,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-22 23:22:19 -0700, , add support shregmap mux also fine tune pmux,,
6083,0895093c7ce91e13c7fa8e878ae41f8877b3870d,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-22 19:14:04 -0700, , leftover printf,,
6084,456295eb6686316dd6090ed32787bd91dc6e8d61,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-22 18:32:42 -0700, , fix multibit,,
6085,03d108cd1f785fd32394746221fb81380b051ed1,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-22 17:46:49 -0700, , working bit,,
6086,46753cf89fd132d2ca8688053f4cf7247671d241,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-22 13:10:42 -0700, , merge remote tracking branch origin master xc7srl,,
6087,a440f82586eda461ae2a90cba7a14d7078c41f37,lifford Wolf <clifford@clifford.at>, 2019-03-22 18:03:06 +0100,889, merge pull request 889 yosyshq clifford fix888 fix mem2reg handling memory upto data port,,
6088,7d8d0d0155d46d30d21d95325df7f99b36058a96,lifford Wolf <clifford@clifford.at>, 2019-03-22 18:02:29 +0100,890, merge pull request 890 yosyshq clifford fix887 trim init attribute resizing ffs wreduce,,
6089,7a6551de36cf1780b97275c8984d61eeb1a9d420,avid Shah <davey1576@gmail.com>, 2019-03-22 14:28:29 +0000,891, merge pull request 891 yosyshq xilinx_keep xilinx add keep attribute appropriate,,
6090,46f6a60d583d32289d70ed532c27e6cbc5ee47ed,avid Shah <dave@ds0.me>, 2019-03-22 13:57:17 +0000, , xilinx add keep attribute appropriate signed david shah dave ds0.me,,
6091,7cfd83c3415dd3d576539e00b91b6e283997fe52,lifford Wolf <clifford@clifford.at>, 2019-03-22 11:42:19 +0100,887, trim init attribute resizing ffs wreduce fix 887 signed clifford wolf clifford clifford.at,,
6092,4cc6b3e942a54e94f472df7817788dc321955a20,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-21 15:04:44 -0700, , add nosrl option synth_xilinx,,
6093,638be461c3a6d33aa294700249ee0bc27da69403,lifford Wolf <clifford@clifford.at>, 2019-03-21 22:19:17 +0100,888, fix mem2reg handling memory upto data port fix 888 signed clifford wolf clifford clifford.at,,
6094,da42f10765bafe89892aebdf8eeb672282d7ee34,lifford Wolf <clifford@clifford.at>, 2019-03-21 22:20:16 +0100, , improve read_verilog dump_vlog handling upto range signed clifford wolf clifford clifford.at,,
6095,9b0e7af6d7c84d9b252acbe0fbbf596c75fc1498,lifford Wolf <clifford@clifford.at>, 2019-03-21 20:52:29 +0100, , improve read_verilog debug output capability signed clifford wolf clifford clifford.at,,
6096,5597270b9e2331d8836c8c24a073aadc1e19584a,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-21 10:20:27 -0700, , opt,,
6097,2b911e270ba8012aa85f342838ed31b54568f257,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-20 12:28:39 -0700, , fix spacing,,
6098,81c207fb9bc88c4e025ee058d767d33847682d19,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-20 10:55:14 -0700, , fine tune cells_map.v,,
6099,505e4c2d59ed81a1779644b7aaf61aee799c8f67,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-19 21:58:05 -0700, , revert __shreg_ orig use __xilinx_shreg variable length,,
6100,5445cd4d00349f9d04f9e78c7c2804306fac6b65,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-19 17:44:33 -0700, , add support variable length xilinx srl 128,,
6101,ae2a625d0507c9e7476497e0064ffa003aa761f1,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-19 16:14:08 -0700, , restore original synth_xilinx command,,
6102,9156e18f9215f7e8e5a36e068b137b01810769b1,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-19 16:12:32 -0700, , fix spacing,,
6103,4cd8f0297381c5fb9fe3b8cbb22d4240f2aaae63,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-19 15:05:08 -0700, , shregmap tech xilinx delete shiftx var length srl,,
6104,f239cb821edb86c3ec48782139e982819f073a7c,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-19 14:54:43 -0700, , fix init variable length bumped one,,
6105,24553326dde876b51179e092e608ce8174a44681,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-19 13:11:30 -0700, , merge remote tracking branch origin master xc7srl,,
6106,0ea7eba5f13b20de28181a66181ee821820027db,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-19 13:08:43 -0700, , make output port non chain user,,
6107,8c0740bcf7a1149ac11332f7e7fd9c8f78f0a0b5,lifford Wolf <clifford@clifford.at>, 2019-03-19 20:31:53 +0100,873, merge pull request 885 yosyshq clifford fix873 add xilinx negedge ffs synth_xilinx dffinit call fix 873,,
6108,fe1fb1336b44bb073125aa4b42f12baa316e9fea,lifford Wolf <clifford@clifford.at>, 2019-03-19 20:29:54 +0100,873, add xilinx negedge ffs synth_xilinx dffinit call fix 873 signed clifford wolf clifford clifford.at,,
6109,a7ac8393d47303aa3f2bbd103dfde1ec32e12941,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-19 09:41:40 -0700,808, merge pull request 808 eddiehung read_aiger add new read_aiger frontend,,
6110,02e8dc7ad2e13a43a310d311302c6db8168e6c11,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-19 08:52:31 -0700, , merge http github.com yosyshq yosys read_aiger,,
6111,3e89cf68bdc4e9eeb55bd9450121f421bcdc554a,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-19 08:52:06 -0700, , add author name,,
6112,61f37706f93042c2d1f093dd9bfa717390911eb3,lifford Wolf <clifford@clifford.at>, 2019-03-19 14:08:57 +0100,884, merge pull request 884 zachjs master fix local name resolution prefix construct,,
6113,a5f4b836376e1457847da4946c1e12d2d41dc4f4,achary Snow <zach@zachjs.com>, 2019-03-18 20:34:21 -0400, , fix local name resolution prefix construct,,
6114,ed32119d133166c78870137c6ce3db781b92c2e4,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-18 16:12:19 -0700, , fix shregmap correctly recognise non chain user cleanup,,
6115,b94db546645e624b752203a4c4d2395dc84dff0c,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-18 13:35:54 -0700, , shiftx null pointer check,,
6116,90bce0415622a3d7a64bca5914a0fb3abdd3cc5c,lifford Wolf <clifford@clifford.at>, 2019-03-17 12:53:47 +0100, , update issue template signed clifford wolf clifford clifford.at,,
6117,6aae502a3647b50e3f5c0f7d02e8056acf080920,lifford Wolf <clifford@clifford.at>, 2019-03-17 12:44:23 +0100, , update issue template signed clifford wolf clifford clifford.at,,
6118,d6d9ef0fee3a187b884cbfd0b9a97da935666189,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-16 12:49:46 -0700, , cleanup,,
6119,fadeadb8c87670b1cfe8f92ac9c5ac3beadcb312,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-16 08:51:13 -0700, , accept 128 variable length shiftx exclusive,,
6120,5481205094edfefe2b6a672f946e94c5e198e3cf,lifford Wolf <clifford@clifford.at>, 2019-03-16 14:19:02 +0100,877, merge pull request 877 felixvi master add note test requirement readme,,
6121,a71c38f163a1972b2da8883b7043b25dd8e2662d,elix Vietmeyer <FeViTechLLC@gmail.com>, 2019-03-16 06:20:59 -0600, , add note test requirement readme,,
6122,29a8d4745eb4ecd2947694d02f51c9333bf3ac21,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-15 23:01:40 -0700, , cleanup synth_xilinx,,
6123,06f8f2654abdef8684bfe4f373ac42cb8c62ee2a,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-15 19:13:40 -0700, , working,,
6124,aa65d3fe65bd45994f8cb053daef3a5e52b31cd3,lifford Wolf <clifford@clifford.at>, 2019-03-16 00:55:46 +0100, , improve mix src wire wirebit coverage mutate list signed clifford wolf clifford clifford.at,,
6125,3fb363ec8c728e49f4206cb245028137dc2ff885,lifford Wolf <clifford@clifford.at>, 2019-03-16 00:17:15 +0100,876, merge pull request 876 yosyshq clifford fmcombine add fmcombine pas,,
6126,dacaebae35c81b4f4970af3ef8bfdb73691fa215,lifford Wolf <clifford@clifford.at>, 2019-03-15 21:45:37 +0100, , add fmcombine fwd bwd nop signed clifford wolf clifford clifford.at,,
6127,370db33a4c347049cb8f66c181d39fd2f2ce5e3a,lifford Wolf <clifford@clifford.at>, 2019-03-15 20:18:38 +0100, , add fmcombine pas signed clifford wolf clifford clifford.at,,
6128,b5cf8c9442774bba49d308d75d72036d6b05ec38,lifford Wolf <clifford@clifford.at>, 2019-03-15 00:51:40 +0100,875, merge pull request 875 yosyshq clifford mutate add mutate pas,,
6129,9820ed6531f8bd3e30f44f59ae9c82bdc896f57c,lifford Wolf <clifford@clifford.at>, 2019-03-15 00:48:23 +0100, , disable realmath test signed clifford wolf clifford clifford.at,,
6130,d1985f6a223d18e0ae8545a620e4117fd4ca23b3,lifford Wolf <clifford@clifford.at>, 2019-03-15 00:18:31 +0100, , improvement mutate list reduce algorithm signed clifford wolf clifford clifford.at,,
6131,27a5d9c91e44dd04fa45e1e2aeff8c6d1cd50872,lifford Wolf <clifford@clifford.at>, 2019-03-14 23:20:41 +0100, , add mutate cfg improve pick_cover behavior signed clifford wolf clifford clifford.at,,
6132,4d304e3da77a571d1febfebca1409f522177af38,lifford Wolf <clifford@clifford.at>, 2019-03-14 23:01:55 +0100, , add strictly coverage driven mutation selection strategy signed clifford wolf clifford clifford.at,,
6133,2a4263a75d0bbbc5b8f2de797b572d6f1d64818b,lifford Wolf <clifford@clifford.at>, 2019-03-14 23:01:01 +0100, , improve mutate wire coverage metric signed clifford wolf clifford clifford.at,,
6134,1b4fdbb0d881040220cdf1591f415cd2176481ad,lifford Wolf <clifford@clifford.at>, 2019-03-14 19:52:02 +0100, , add mutation type improve mutation src cover signed clifford wolf clifford clifford.at,,
6135,bacca5753775bfabed955a9772a5d86d85007c58,lifford Wolf <clifford@clifford.at>, 2019-03-13 19:27:17 +0100, , fix smtbmc.py handling zero appended step signed clifford wolf clifford clifford.at,,
6136,6ad5d036c58766b2bd0a705c7adfcbf9af4a7d16,lifford Wolf <clifford@clifford.at>, 2019-03-13 17:36:37 +0100, , add mutate command reduce functionality signed clifford wolf clifford clifford.at,,
6137,76c9c350e7d0dfc11b609d98bdcd1ea0d845cb06,lifford Wolf <clifford@clifford.at>, 2019-03-13 17:36:06 +0100, , add hashlib container element int method signed clifford wolf clifford clifford.at,,
6138,8e6b69d7bba21dd3fa01064ee698dcd409b5dcc8,lifford Wolf <clifford@clifford.at>, 2019-03-13 16:09:47 +0100, , add mutate mode inv various mutate improvement signed clifford wolf clifford clifford.at,,
6139,ea8ee2414053101bae26cfc2a537d42daf57f5e0,lifford Wolf <clifford@clifford.at>, 2019-03-12 17:01:59 +0100, , add basic mutate list framework signed clifford wolf clifford clifford.at,,
6140,c4575103af83bc9757ae6fe208e0317e12dcfbd2,lifford Wolf <clifford@clifford.at>, 2019-03-14 21:22:16 +0100,327, merge pull request 874 yosyshq clifford andopt improve handling opt_expr fix 327,,
6141,f806b95ed6a2f2c1a0e5c8884676fd384e510143,lifford Wolf <clifford@clifford.at>, 2019-03-14 20:35:15 +0100,327, improve handling opt_expr fix 327 signed clifford wolf clifford clifford.at,,
6142,44a44a06ed0a7489d6d3500c5fddc4a122afffa0,lifford Wolf <clifford@clifford.at>, 2019-03-14 18:42:45 +0100,872, merge pull request 872 yosyshq clifford pmuxfix improve handling full_case attribute,,
6143,17caaa3fa898e39d1dbcfd8b92750a9d713a24af,lifford Wolf <clifford@clifford.at>, 2019-03-14 17:51:21 +0100, , improve handling full_case attribute signed clifford wolf clifford clifford.at,,
6144,04e920337b1b984929d3d69fb2ab1f8b1e92f032,lifford Wolf <clifford@clifford.at>, 2019-03-14 17:50:20 +0100, , fix syntax bug ilang backend related process case statement signed clifford wolf clifford clifford.at,,
6145,e7ef7fa443c0b7c7ec9e4bbb15893053aed8c3ce,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-14 09:38:42 -0700, , reverse bit init parameter xilinx since msb shifted first,,
6146,af5706c2a38c010e6c7343aeb1c5d6e26a6b7799,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-14 09:06:56 -0700, , misspell,,
6147,8af9979aab5f1434ee7d0e56a85324d78e2fd9f9,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-14 09:01:48 -0700, , revert add shregmap init_msb_first use synth_xilinx reverts commit,,
6148,f1a8e8a480a7a88835b02abafd27c03e90de7041,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-14 08:59:19 -0700, , merge remote tracking branch origin master xc7srl,,
6149,53b28b3f01b1ccef0cc5ba0af8000c6013d284bb,lifford Wolf <clifford@clifford.at>, 2019-03-14 16:43:23 +0100,869, merge pull request 869 cr1901 win shell install launcher executable running yosys smtbmc window,,
6150,26ecbc1aee1dca1c186ab2b51835d74f67bc3e75,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-14 08:10:02 -0700, , add shregmap init_msb_first use synth_xilinx,,
6151,79b4a275ce85d231186105b6e73a596ff3326e1f,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-14 08:09:48 -0700, , fix cells_map srl,,
6152,edca2f116373df7819ec68906ce74f15456168c2,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-13 17:13:52 -0700, , move shregmap first techmap,,
6153,24f129ddfb6496226801861a15e4e9518217dd76,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-13 16:17:54 -0700, , refactor __shreg__ cells_map.v,,
6154,ff15cf9b1f8208d8c6e22beb9aebedc8bdae213f,illiam D. Jones <thor0505@comcast.net>, 2019-03-12 17:55:47 -0400, , install launcher executable running yosys smtbmc window signed william jones thor0505 comcast.net,,
6155,f0b2d8e467998876ad2cc14232d30ff7892982a3,lifford Wolf <clifford@clifford.at>, 2019-03-13 13:40:30 +0100,868, merge pull request 868 yosyshq clifford fixmem various mem2reg related improvement handling memory,,
6156,1cd04a68389671c91dddb56cc3d2f9032f9b44e3,lifford Wolf <clifford@clifford.at>, 2019-03-12 21:14:50 +0100, , fix bug handling quote multi cmd line yosys script signed clifford wolf clifford clifford.at,,
6157,ac10f72e49d87ccca82207eceee6c2aadb01820d,lifford Wolf <clifford@clifford.at>, 2019-03-12 20:27:36 +0100,866, merge pull request 866 yosyshq clifford idstuff improve determinism idstring similar script,,
6158,9284cf92b8dcb510a2a9511965e587e42944c543,lifford Wolf <clifford@clifford.at>, 2019-03-12 20:14:18 +0100, , remove ice40 cells_sim.v hack avoid warning blocking memory writes signed clifford wolf clifford clifford.at,,
6159,d25a0c8adeb421246732539b19738a8e68fc1315,lifford Wolf <clifford@clifford.at>, 2019-03-12 20:12:02 +0100, , improve handling memory used mem index expression assignment signed clifford wolf clifford clifford.at,,
6160,a4ddc569b4c0e51e89317ade8c4183f41acc1cb5,lifford Wolf <clifford@clifford.at>, 2019-03-12 20:10:55 +0100, , remove outdated blocking assignment memory warning signed clifford wolf clifford clifford.at,,
6161,ab5b50ae3c9e63fe3da3ae0451500c1cb5be1743,lifford Wolf <clifford@clifford.at>, 2019-03-12 20:09:47 +0100,867, set non init writes fix 867 signed clifford wolf clifford clifford.at,,
6162,20c6a8c9b0abb384517c4cc6f58cd29a90bda6ff,lifford Wolf <clifford@clifford.at>, 2019-03-11 20:12:28 +0100, , improve determinism idstring similar script signed clifford wolf clifford clifford.at,,
6163,ef48b62cb1206a3b72c00735fe817683ccf0f005,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-11 11:58:07 -0700,862, merge pull request 864 yosyshq svalabelfix fix handling case look like sva label fix 862,,
6164,d9bb5f3637634ea214194b612aee4bb0c62d7a5c,lifford Wolf <clifford@clifford.at>, 2019-03-11 01:08:36 -0700, , add enable_glob makefile switch signed clifford wolf clifford clifford.at,,
6165,b02d9c2634de0898b2c483c438ba56540e0f3f69,lifford Wolf <clifford@clifford.at>, 2019-03-10 16:27:18 -0700,862, fix handling case look like sva label fix 862 signed clifford wolf clifford clifford.at,,
6166,ff4c2a14ae34eeb899c3cf0ca1109f0106b41679,lifford Wolf <clifford@clifford.at>, 2019-03-09 13:24:55 -0800, , fix typo ice40_braminit help msg signed clifford wolf clifford clifford.at,,
6167,2ace1b0041ff31d6e7d7be298a4b8588d73aff93,lifford Wolf <clifford@clifford.at>, 2019-03-09 13:24:10 -0800,859, merge pull request 859 smunaut ice40_braminit ice40 bram primitive init file,,
6168,94f995ee3784e1a94a484fd399be2be4793d4e41,lifford Wolf <clifford@clifford.at>, 2019-03-09 13:19:41 -0800, , fix signed shift shiftx handling write_smt2 signed clifford wolf clifford clifford.at,,
6169,399ab16315468df95fc8a180d384d2ce8eed8049,lifford Wolf <clifford@clifford.at>, 2019-03-09 11:52:00 -0800, , add dffsr support async2sync signed clifford wolf clifford clifford.at,,
6170,cebd21aa9642e51acacbcbe62dee56074e8ed4d8,lifford Wolf <clifford@clifford.at>, 2019-03-09 11:14:57 -0800,858, merge pull request 858 yosyshq clifford svalabels add support using sva label yosys smtbmc console output,,
6171,7504d4d3452096b56f127634837de43c7be2d8dc,lifford Wolf <clifford@clifford.at>, 2019-03-08 23:02:56 -0800,861, merge pull request 861 yosyshq verific_chparam add chparam option verific command,,
6172,e7a34d342ed1dd01074acdafca4f8f5557f8150f,lifford Wolf <clifford@clifford.at>, 2019-03-08 22:53:58 -0800,699, also add support label sva module item fix 699 signed clifford wolf clifford clifford.at,,
6173,ee013fba54f8bca0940143f655f5b4ad3d7b7b96,ddie Hung <eddie@fpgeh.com>, 2019-03-09 01:56:16 +0000, , update help message chparam,,
6174,2aa3903757642616f38d1069e1b706fcbf3168c4,ddie Hung <eddie@fpgeh.com>, 2019-03-09 01:54:01 +0000, , add chparam option verific command,,
6175,1dc060f32eea0df2ba45770365060251163b2857,ddie Hung <eddie@fpgeh.com>, 2019-03-09 00:43:50 +0000, , fix spelling,,
6176,e9b34ad5c07935454367af1bee1248371d214fc9,lifford Wolf <clifford@clifford.at>, 2019-03-07 22:44:50 -0800, , merge branch master github.com yosyshq yosys,,
6177,a330c6836318d43d52cda68959f2b86c2b2ede9c,lifford Wolf <clifford@clifford.at>, 2019-03-07 22:44:37 -0800,857, fix handling task output port clocked always block fix 857 signed clifford wolf clifford clifford.at,,
6178,5b6f59103374413e9c64c4f228853ce06b03ce29,ylvain Munaut <tnt@246tNt.com>, 2019-03-08 00:11:17 +0100, , ice40 run ice40_braminit pas default signed sylvain munaut tnt 246tnt.com,,
6179,e71055cfe8f3d90e157174b1fd83a06487a0a6a2,ylvain Munaut <tnt@246tNt.com>, 2019-03-07 23:48:10 +0100, , ice40 add ice40_braminit pas allow initialization bram file add init_file attribute sb_ram40_4k block initialize content hex file behavior imlemented simulation model new pas actual synthesis signed sylvain munaut tnt 246tnt.com,,
6180,df0598f455990604f51cb309831e1b95193d2dc3,lifford Wolf <clifford@clifford.at>, 2019-03-07 11:34:12 -0800,856, merge pull request 856 kprasadvnsi master example anlogic also output svf file,,
6181,5dfc7becca1f1faf6e77fb3b5d07d97171613d90,lifford Wolf <clifford@clifford.at>, 2019-03-07 11:31:46 -0800, , use sva label smt export available signed clifford wolf clifford clifford.at,,
6182,22ff60850e68b5e98d4693a9a06ec688dac6d5ee,lifford Wolf <clifford@clifford.at>, 2019-03-07 11:17:32 -0800, , add support sva label read_verilog signed clifford wolf clifford clifford.at,,
6183,cda37830b060fd46834d8eb7af1171a1ffaee8ca,lifford Wolf <clifford@clifford.at>, 2019-03-07 10:52:44 -0800, , add hack handling sva label via verific signed clifford wolf clifford clifford.at,,
6184,350dfd3745ec2efa92a601d3bab7712fd9bec07c,lifford Wolf <clifford@clifford.at>, 2019-03-07 09:08:26 -0800, , add link sf2 igloo2 macro library guide signed clifford wolf clifford clifford.at,,
6185,8b0719d1e328751a50c0c07ec1fc65884fd119fc,lifford Wolf <clifford@clifford.at>, 2019-03-06 16:18:49 -0800, , improvement sf2 cells_sim.v signed clifford wolf clifford clifford.at,,
6186,2d2c1617ee3015368336ceb014a9cd98c60181ed,lifford Wolf <clifford@clifford.at>, 2019-03-06 15:47:54 -0800, , add sf2 techmap rule type signed clifford wolf clifford clifford.at,,
6187,78762316aabf6d6fb55cfd4ab5b5a161a69ba203,lifford Wolf <clifford@clifford.at>, 2019-03-06 00:41:02 -0800, , refactor sf2 iobuf insertion add clkint insertion signed clifford wolf clifford clifford.at,,
6188,b1b9edf5cc9e280346ffa0132d570a8ff656eb22,lifford Wolf <clifford@clifford.at>, 2019-03-05 20:47:07 -0800, , improve igloo2 example signed clifford wolf clifford clifford.at,,
6189,e22afeae907e6340aac7797f60c309916fd72097,lifford Wolf <clifford@clifford.at>, 2019-03-05 20:35:48 -0800, , improve igloo2 example signed clifford wolf clifford clifford.at,,
6190,da5181a3df6ceed96f1762e4cdaec5cbe3ea23db,lifford Wolf <clifford@clifford.at>, 2019-03-05 19:49:39 -0800, , improvement sf2 flow demo signed clifford wolf clifford clifford.at,,
6191,7c03b0b08209c7e1b3972a05db63b23c0b1d7a5e,ali Prasad <kprasadvnsi@pm.me>, 2019-03-06 09:51:11 +0530, , example anlogic also output svf file,,
6192,d03780c3f463bb8ac2c5d300ba7a591f1bc90a8f,ddie Hung <eddieh@ece.ubc.ca>, 2019-03-05 17:55:29 -0800, , fix spelling pmgen readme.md,,
6193,24d1b92eda20269da7ee7ae713f3ab92b8865349,lifford Wolf <clifford@clifford.at>, 2019-03-05 17:27:58 -0800, , improve igloo2 exmaple signed clifford wolf clifford clifford.at,,
6194,bfcd46dbd30f75aabfbfd8439819c4f7fe17adc8,lifford Wolf <clifford@clifford.at>, 2019-03-05 15:33:19 -0800,842, merge pull request 842 litghost merge_upstream change required vpr place route synth_xilinx,,
6195,724576a4e21191bb75e99521d4d3c55acd0707e1,lifford Wolf <clifford@clifford.at>, 2019-03-05 15:23:01 -0800,850, merge pull request 850 daveshah1 ecp5 demote conflicting init value warning,,
6196,3ef427f4a96ac8f890cf94079315e172db409526,lifford Wolf <clifford@clifford.at>, 2019-03-05 15:21:04 -0800, , add missing newline signed clifford wolf clifford clifford.at,,
6197,ba0da6371e6bffc3e79a0d5388a508e2b7ea775b,lifford Wolf <clifford@clifford.at>, 2019-03-05 15:20:03 -0800,851, merge pull request 851 kprasadvnsi master added example anlogic,,
6198,855b9dc60661f79252d1f49e0a93911ce7b5a9b4,lifford Wolf <clifford@clifford.at>, 2019-03-05 15:19:28 -0800,852, merge pull request 852 ucb bar firrtlfixes ensure fid call make_id consistency test simple dff_init.v fails,,
6199,13844c765818b5d8c0d16d62dcc530f688d2c28a,lifford Wolf <clifford@clifford.at>, 2019-03-05 15:16:13 -0800, , use write_edif pvector bra xilinx edif file signed clifford wolf clifford clifford.at,,
6200,d6c4dfb9020ee19eebe3adadca89b65627184d81,im Lawson <ucbjrl@berkeley.edu>, 2019-03-04 13:23:58 -0800, , ensure fid call make_id consistency test simple dff_init.v fails mark dff_init.v expected fail since initial value,,
6201,6d2ea6fe5563205c0f565810d615c4900d4508d8,im Lawson <ucbjrl@berkeley.edu>, 2019-03-04 12:55:02 -0800, , merge remote tracking branch upstream master,,
6202,32a901ddf21711e2b2fe2a0a8719ff7f69fd9489,ali Prasad <kprasadvnsi@pm.me>, 2019-03-04 23:26:56 +0530, , added example anlogic,,
6203,228f132ec388fd8d0791ed3f0944b850de054370,eith Rothman <537074+litghost@users.noreply.github.com>, 2019-03-04 09:22:22 -0800, , revert bram write_mode change signed keith rothman 537074 litghost,,
6204,777864d02ea3382c822a764e928e06b6142da6ec,avid Shah <dave@ds0.me>, 2019-03-04 11:18:53 +0000, , ecp5 demote conflicting init value warning signed david shah dave ds0.me,,
6205,107d8848041289bdf3ed85f2ca6c7e02fa9ec774,lifford Wolf <clifford@clifford.at>, 2019-03-03 23:54:35 -0800, , improve igloo2 example signed clifford wolf clifford clifford.at,,
6206,a176ac95ded8b5aa9efb98b7a8e6981c90827d0e,lifford Wolf <clifford@clifford.at>, 2019-03-03 21:35:57 -0800, , update igloo2 example libero v12.0 signed clifford wolf clifford clifford.at,,
6207,52f80718a780535aefcc7858152eb0fdfc0aafc4,lifford Wolf <clifford@clifford.at>, 2019-03-02 16:32:58 -0800,848, merge pull request 848 yosyshq clifford fix763 fix error wire decl always block fix 763,,
6208,dddf837f69ba8ec54540b14d2328604c6d871a40,lifford Wolf <clifford@clifford.at>, 2019-03-02 16:01:31 -0800,849, merge pull request 849 yosyshq clifford dynports run derive blackbox module port dynamic size,,
6209,ae9286386de117991f887f919f5af3fac40173cc,lifford Wolf <clifford@clifford.at>, 2019-03-02 12:36:46 -0800, , run derive blackbox module port dynamic size signed clifford wolf clifford clifford.at,,
6210,3a51714451dbd5a0aec5d5167429f899950f2c4e,lifford Wolf <clifford@clifford.at>, 2019-03-02 11:40:57 -0800,763, fix error wire decl always block fix 763 signed clifford wolf clifford clifford.at,,
6211,ce6695e22c7d2b8856ec5bb93a94264555aa55b5,lifford Wolf <clifford@clifford.at>, 2019-03-02 10:38:13 -0800, , fix global_clock handling autowire signed clifford wolf clifford clifford.at,,
6212,65412466c5fbcb26135f8074aacb2ccd25ae7ce4,lifford Wolf <clifford@clifford.at>, 2019-03-02 10:27:58 -0800,785, merge pull request 847 yosyshq clifford fix785 fix readmem mem2reg memory fix 785,,
6213,5d93dcce862d281f0df495eeee755cd4bfca342d,lifford Wolf <clifford@clifford.at>, 2019-03-02 09:58:20 -0800,785, fix readmem mem2reg memory fix 785 signed clifford wolf clifford clifford.at,,
6214,f2f5ecd83468fc94bf1ec8d72734fa531d0b2b32,lifford Wolf <clifford@clifford.at>, 2019-03-02 08:40:54 -0800,843, merge pull request 843 yosyshq clifford mem2regconstidx use mem2reg memory constant index write port,,
6215,67b78ea4fbb8b7d2fc36bb66e4e51e0e5c8d7d9a,lifford Wolf <clifford@clifford.at>, 2019-03-02 08:40:17 -0800,845, merge pull request 845 yosyshq clifford travisnomacos disable macos build travis,,
6216,f75aee87e3038f663dc61f9d3098d5056ccdced7,lifford Wolf <clifford@clifford.at>, 2019-03-02 08:29:28 -0800, , disable macos build travis signed clifford wolf clifford clifford.at,,
6217,57f8bb471feecafad9d9e0bae77ea937b6b03a83,arry Doolittle <ldoolitt@recycle.lbl.gov>, 2019-03-01 20:15:20 -0800, , try pass pmgen ice40_dsp_pm.h rule tested tree tree build,,
6218,ed358b237b597f2198c6e354e7c4084faf769d3a,bdelrahman <abdelrahman@brown.edu>, 2019-03-01 20:06:43 -0500, , address review comment,,
6219,3e16f75bc6f490cada2b9c4e9b4962a66b1e8008,eith Rothman <537074+litghost@users.noreply.github.com>, 2019-03-01 14:41:21 -0800, , revert model include is_x_inverted parameter signed keith rothman 537074 litghost,,
6220,5ebeca12eb0bf9317acec3d619021ab337d445ba,eith Rothman <537074+litghost@users.noreply.github.com>, 2019-03-01 14:35:14 -0800, , use singular disabling dram bram inference signed keith rothman 537074 litghost,,
6221,a02d61576ec42931ed3a67c6900bcd5aeddaf8b8,lifford Wolf <clifford@clifford.at>, 2019-03-01 14:29:17 -0800, , minor improvement readme signed clifford wolf clifford clifford.at,,
6222,7cfae2c52fb8e210a68032a109646785e4353dcc,lifford Wolf <clifford@clifford.at>, 2019-03-01 13:35:09 -0800, , use mem2reg memory constant index write port signed clifford wolf clifford clifford.at,,
6223,03237de68605bb6eae73b96379faab0af6f8ce73,lifford Wolf <clifford@clifford.at>, 2019-03-01 12:59:07 -0800, , fix write_edif gndvccy signed clifford wolf clifford clifford.at,,
6224,eccaf101d8324f518ed89134b4f21d2bdc636a8d,eith Rothman <537074+litghost@users.noreply.github.com>, 2019-03-01 12:14:27 -0800, , modify argument match existing style signed keith rothman 537074 litghost,,
6225,3090951d54859c331d28232481361bb9c26b3d48,eith Rothman <537074+litghost@users.noreply.github.com>, 2019-03-01 11:21:07 -0800, , change required vpr place route synth_xilinx signed keith rothman 537074 litghost,,
6226,66fd6396d4795ea9559cbbd1560387e7d7e79596,lifford Wolf <clifford@clifford.at>, 2019-03-01 10:53:23 -0800,841, merge pull request 841 mmicko master fix ecp5 cells_sim iverilog,,
6227,4cce7f6967313772207448569635e6e5c6bc44ce,im Lawson <ucbjrl@berkeley.edu>, 2019-03-01 10:31:26 -0800, , merge remote tracking branch upstream master,,
6228,ca2b3feed82f923f06d0cf57787818f0f6793157,iodrag Milanovic <mmicko@gmail.com>, 2019-03-01 19:25:23 +0100, , fix ecp5 cells_sim iverilog,,
6229,60e3c38054f10251021fa2f504ad2424da33aa1d,lifford Wolf <clifford@clifford.at>, 2019-02-28 20:34:42 -0800, , improve read error msg signed clifford wolf clifford clifford.at,,
6230,a82a7eb42e4d7059ff6efa89b1013134015e118a,lifford Wolf <clifford@clifford.at>, 2019-02-28 20:27:27 -0800,836, merge pull request 836 elmsfu ice40 use bit read write mode sb_ram map,,
6231,b84febafd75bc66d64cdc573265e086800b3e420,lifford Wolf <clifford@clifford.at>, 2019-02-28 20:26:54 -0800, , hotfix make test signed clifford wolf clifford clifford.at,,
6232,35e7f9979efc7b12eb9f74ae320f5a14f46e2a15,lifford Wolf <clifford@clifford.at>, 2019-02-28 17:40:38 -0800,835, merge pull request 837 yosyshq clifford fix835 fix multiple issue wreduce handling fix 835,,
6233,e847690bda520511735680bd4cb65b416edcdc3f,lifford Wolf <clifford@clifford.at>, 2019-02-28 17:24:46 -0800,835, fix multiple issue wreduce handling fix 835 signed clifford wolf clifford clifford.at,,
6234,cd2902ab1fec57503320e32ba5620c6487f9cb85,lms <elms@freshred.net>, 2019-02-28 16:22:24 -0800, , ice40 use bit read write mode sb_ram map eblif output .param use necessary bit signed elm elm freshred.net,,
6235,f505a41b7606c89289348d4c90a8ff85b3ede19a,lifford Wolf <clifford@clifford.at>, 2019-02-28 15:03:55 -0800,834, merge pull request 834 yosyshq clifford siminit add write_verilog siminit,,
6236,241901461ae02c6a41837e254088f277b8167476,lifford Wolf <clifford@clifford.at>, 2019-02-28 14:56:55 -0800, , add write_verilog siminit signed clifford wolf clifford clifford.at,,
6237,e2fc18f27b5e9f506724a486787c2106b9f7fb4f,arry Doolittle <ldoolitt@recycle.lbl.gov>, 2019-02-26 10:28:42 -0800, , reduce amount trailing whitespace code base,,
6238,68a693717347cefc057cbf1a1c8d0f66500dec4f,lifford Wolf <clifford@clifford.at>, 2019-02-28 14:56:05 -0800, , fix pmgen tree build signed clifford wolf clifford clifford.at,,
6239,41e5028f982b7929051d6d6ccded09cca0f2292e,lifford Wolf <clifford@clifford.at>, 2019-02-28 14:46:56 -0800,794, merge pull request 794 daveshah1 ecp5improve ecp5 improvement,,
6240,6d143c9a018e5ba352a06785afeba8d50178a835,lifford Wolf <clifford@clifford.at>, 2019-02-28 14:45:04 -0800,827, merge pull request 827 ucb bar firrtlfixes fix firrtl verilog process instance subfield assignment,,
6241,64d91219b4e81366976a0e0a9b28efa4bd825022,lifford Wolf <clifford@clifford.at>, 2019-02-28 14:00:58 -0800, , fix pmgen tree build signed clifford wolf clifford clifford.at,,
6242,1da090966263318c46dd1d91d2f1f4d11238c2c1,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-28 13:56:45 -0800, , remove srl16 cells_xtra,,
6243,73ddab6960a02aef0c5f9ccee8cee2e666778c06,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-28 13:56:22 -0800, , add srl16 srl32 sim model,,
6244,8aab7fe7e64b1c213d924126e30994ab7b6d4625,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-28 13:56:00 -0800, , fix srl16 techmap one,,
6245,069801e44162c3b254b6eb4587a5dd6f7b37af02,lifford Wolf <clifford@clifford.at>, 2019-02-28 13:40:27 -0800,833, merge pull request 833 yosyshq clifford fix831 fix smt2 code generation partially initialized memory word fixeâ,,
6246,f570aa5e1d3ac201089da2198f8e5084185fd92f,lifford Wolf <clifford@clifford.at>, 2019-02-28 12:15:58 -0800,831, fix smt2 code generation partially initialized memowy word fix 831 signed clifford wolf clifford clifford.at,,
6247,5e94a8a12777222c21c4dc70b16ede1de7f6ea99,lifford Wolf <clifford@clifford.at>, 2019-02-28 12:08:01 -0800,832, merge pull request 832 yosyshq supercover add supercover pas,,
6248,fe4d6898de378260c659dca08398fa434d71f7f0,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-28 11:17:13 -0800, , synth_xilinx call shregmap enable support,,
6249,68f38f2ee0e82ac7250e8c4b257e33fd62d21544,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-28 10:21:05 -0800, , synth_xilinx use shregmap params,,
6250,c9ab18889a63f74534c6fe9184ccb32e3661ab90,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-28 09:32:29 -0800, , synth_xilinx shregmap call dff2dffe,,
6251,c29f0c5048fce87258eb4a4b204b6584efe0170c,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-28 09:31:24 -0800, , add techmap rule __shreg_dff_p_ srl16,,
6252,63be3f3bab9293cf5b8f7416fce13cdeaa030727,lifford Wolf <clifford@clifford.at>, 2019-02-27 11:45:13 -0800, , improvement supercover pas signed clifford wolf clifford clifford.at,,
6253,a58dbcf2bae38835cdc2964718d4562ae4be4cc5,lifford Wolf <clifford@clifford.at>, 2019-02-27 11:37:08 -0800, , add supercover skeleton signed clifford wolf clifford clifford.at,,
6254,3e3b115e0f3c9f0f9a37884cd3449bfbecfdc9f6,bdelrahman <abdelrahman@brown.edu>, 2019-02-26 21:02:02 -0500, , add dockerignore file,,
6255,0a94441579f25f3661071692d2290c5c3b224a6a,bdelrahman <abdelrahman@brown.edu>, 2019-02-26 20:53:31 -0500, , dockerize yosys,,
6256,f7c7003a193361285ba59d1315c1e7c26c4c52f1,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-26 13:16:03 -0800, , merge remote tracking branch origin master xaig,,
6257,dfb23a79dd0e2ffbe4f058eadb552d8194540eef,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-26 12:18:48 -0800, , uncomment test,,
6258,7cac3b1c8bab3ba7749f4e272544f3f5f3dfa1e2,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-26 12:18:28 -0800, , abc9 multiple connection inouts,,
6259,8e883d92edef57214093ae7c5d8be6edb8462c8d,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-26 12:17:51 -0800, , write_xaiger behave undriven unused inouts,,
6260,da076344cc4a1777a4c4220b71aefd3768dcfd0b,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-26 12:04:45 -0800, , parse_xaiger really pas single multi bit inout test,,
6261,3ea0161ae7f6111cb435c839eff694476a6527ab,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-26 12:04:16 -0800, , add idstring ends_with,,
6262,66b5f5166b358ae7efebd278ad32cd05f3eb72be,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-26 11:39:17 -0800, , enable two inout test,,
6263,8f02c846f602882478469e86dbd598ade23d1d74,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-26 11:37:34 -0800, , parse_xaiger cope multi bit inouts,,
6264,7a40294e93490fa462343244b1e2881c3c249c3f,arry Doolittle <ldoolitt@recycle.lbl.gov>, 2019-02-24 22:09:54 -0800, , techlibs greenpak4 cells_map.v harmonize whitespace within lut module,,
6265,61fc411c5d7237e420ee6eb9f6eb093e70d1007d,arry Doolittle <ldoolitt@recycle.lbl.gov>, 2019-02-24 22:08:52 -0800, , clean whitepsace outlier,,
6266,967297cd57f80f0b55f7e1d1e00fd6c20b8fb52a,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-25 18:40:53 -0800, , abc9 cleanup,,
6267,316232a7dde15363a86b9fbef03d87a86551a333,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-25 18:40:23 -0800, , parse_xaiger untransform inout.out output port,,
6268,c492a3a1c4a36c273cb3ce8266d974a7cb595808,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-25 18:39:36 -0800, , write_xaiger duplicate inout port port inout.out suffix,,
6269,171c425cf9addb61ef3f03596fd26355ed8af76d,im Lawson <ucbjrl@berkeley.edu>, 2019-02-25 16:18:13 -0800, , fix firrtl verilog process instance subfield assignment emit subfield assignment bit ... instead add reverse wire map treated end module enable test disabled due incorrect treatment subfields assume firrtl2verilog variable contains additional switch control verilog generation i.e dedup mverilog,,
6270,81abb2517c3d6e8fd2b31ff6d9d019d956a6bc14,im Lawson <ucbjrl@berkeley.edu>, 2019-02-25 16:04:20 -0800, , merge remote tracking branch upstream master,,
6271,721f6a14fb632b671ba10ed13cafad1263e2b073,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-25 15:34:02 -0800, , read_aiger accept empty string clk_name passable latch,,
6272,0ca3fd6a1cca6f12db4069ed6f73b814aee2eeaf,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-25 15:31:52 -0800, , abc9 clean aigmap,,
6273,292f80d231174951b8ebda5b1f9b70b6b95a545a,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-25 15:20:56 -0800, , cleanup abc9 code,,
6274,65c8ccf7b57a69f1e1629a3b3df7505073b0474c,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-25 15:06:23 -0800, , add broken testcases,,
6275,51f28a67473f503d310b9add2d7a68fc8523faff,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-25 12:55:47 -0800, , abc9 call clean end abc9_module call,,
6276,fa2f595cfa240b86edb26e859449c1c54eaf49ef,avid Shah <davey1576@gmail.com>, 2019-02-19 19:35:10 +0000, , ecp5 compatibility migen signed david shah davey1576 gmail.com,,
6277,c258b99040c8414952a3aceae874dc47563540dc,lifford Wolf <clifford@clifford.at>, 2019-02-24 20:41:36 +0100, , minor change ontop 71bcc4c remove hierarchy warning redundant check signed clifford wolf clifford clifford.at,,
6278,c118f9a37751553d4c448bd8b3165d00e9c80c8a,lifford Wolf <clifford@clifford.at>, 2019-02-24 11:39:13 -0800,812, merge pull request 812 ucb bar define basic_cell_type function use derive cell type,,
6279,cd722f26a5437e145c02c49b5736bd03b13927da,lifford Wolf <clifford@clifford.at>, 2019-02-24 20:34:23 +0100, , cleanup arst handling wreduce signed clifford wolf clifford clifford.at,,
6280,da14bc8524c21c0d33a82fcb66d08d08f2654e6e,lifford Wolf <clifford@clifford.at>, 2019-02-24 11:29:14 -0800,824, merge pull request 824 litghost fix wreduce fixing arst_value parameter,,
6281,1816fe06af9ab2c50bd293dc10359238acc88f12,lifford Wolf <clifford@clifford.at>, 2019-02-24 20:09:41 +0100, , fix handling defparam default_nettype none signed clifford wolf clifford clifford.at,,
6282,a516b4fb5af0d8389fa8aede95ae5a76bec13dcf,lifford Wolf <clifford@clifford.at>, 2019-02-24 19:51:30 +0100, , check verific built signed clifford wolf clifford clifford.at,,
6283,71bcc4c644b0dafa760ff8b6d7bd1109836be621,im Lawson <ucbjrl@berkeley.edu>, 2019-02-22 16:06:10 -0800, , address requested change require non name suppress warning name doe begin fix hierachy test something grep announce hierarchy test type,,
6284,25680f6a078bb32f157bd580705656496717bafb,eith Rothman <537074+litghost@users.noreply.github.com>, 2019-02-22 10:28:28 -0800, , fix wreduce fixing arst_value parameter add test case fails without code change signed keith rothman 537074 litghost,,
6285,c521f4632f1c82b48a5538c832980668044e8fd9,lifford Wolf <clifford@clifford.at>, 2019-02-22 06:55:48 +0100,819, merge pull request 819 yosyshq clifford optd rename yosys yosys add yosys expected behavior,,
6286,25a3a961073335de138f8a037fc4b723572f1b68,lifford Wolf <clifford@clifford.at>, 2019-02-22 06:54:48 +0100,810, merge pull request 820 yosyshq clifford fix810 fix 810 fix 814,,
6287,d56f02d1fc1d0482aa57b07f24213f5e0c16faea,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-21 17:03:40 -0800, , abc9 use aiger symbol table opposed map file,,
6288,5180338e8085bdf0bc653e2321559c7504c169f8,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-21 17:03:18 -0800, , write_xaiger write __dummy_o__ symbol,,
6289,07036b8bf72db260bddc1dfe26c0e9f77473c163,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-21 17:01:07 -0800, , read_aiger work symbol table,,
6290,344afdcd5f37be4b326cefc397d65d9c92e54a47,lifford Wolf <clifford@clifford.at>, 2019-02-22 01:16:34 +0100,740, merge pull request 740 daveshah1 improve_dress improve abc netname preservation,,
6291,362ef36ccdcb3023f9db259b983c08811f794edd,lifford Wolf <clifford@clifford.at>, 2019-02-21 23:13:14 +0100, , fix travis look like whole fixing travis git clone code make git describe tag work simply removed signed clifford wolf clifford clifford.at,,
6292,2811d66dea8a33b6e8440db25d8bf487f70a1dc0,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-21 14:58:40 -0800, , revert abc9 write_xaiger symbol map reverts commit,,
6293,7ad9628f07520c06096971ec09f7ae6f7b4b7b06,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-21 14:41:11 -0800, , remove irrelevant citation,,
6294,085ed9f4878e5a376bed6b7c59dc99db46140b41,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-21 14:40:13 -0800, , add attribution,,
6295,875a02a6f24dfd4e8ce12653462770c10733f323,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-21 14:38:52 -0800, , abc9 select anything extra pop selection final clean,,
6296,04429f8152ae64de050580ec20db60ac6dc1c0e1,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-21 14:28:36 -0800, , abc9 write_xaiger symbol map,,
6297,3307295488ee51db20f4a5d911221a1ebc3b8254,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-21 14:27:32 -0800, , merge branch read_aiger xaig,,
6298,d3ba1f97193fe55a58fcddd4b3bbc5c5ba15eea2,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-21 14:17:48 -0800, , merge branch read_aiger http github.com eddiehung yosys read_aiger,,
6299,6ccaf250df044d935e86ed2fb5bda71e9b932773,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-21 14:14:28 -0800, , merge branch read_aiger xaig,,
6300,7f8f36273a5b70dfcd16c1b497f4b98efe67eaea,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-21 13:16:24 -0800, , abc9 use,,
6301,ca870688c33f7a71eea78709d85a069957966ba6,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-21 13:15:45 -0800, , revert test simple also lut synth reverts commit,,
6302,a8803a1519ce9191c43cd9a0f09d6c3ae99666e9,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-21 11:23:00 -0800, , merge remote tracking branch origin master xaig,,
6303,5994382a20a0b7e890d22d032eecb39b61e0b3ce,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-21 11:16:57 -0800, , test simple also lut synth,,
6304,107da3becff01cdedf6572ece3af9a74463a3e93,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-21 11:16:25 -0800, , working simple_abc9 test,,
6305,6b96df41bcc25b3ba71fdb83e5b7b0a46c3936dd,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-21 11:15:47 -0800, , abc9 disconnect output port gate,,
6306,2f96a0ed32799eba95837d0b64953b889e607c22,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-21 11:15:25 -0800, , write_xaiger use original bit sigmap bit,,
6307,c6fd057eda5dba371ff9c1142019b801bee81111,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-21 10:37:45 -0800, , add abc9.v testcase simple_abc9,,
6308,d55790909c3b4244889d092c8eae630c7efd1aee,lifford Wolf <clifford@clifford.at>, 2019-02-21 19:27:23 +0100, , hotfix 4c82ddf signed clifford wolf clifford clifford.at,,
6309,3b97b612feb07529abd99f913edb70104d1f259a,lifford Wolf <clifford@clifford.at>, 2019-02-21 19:24:16 +0100,822, merge pull request 822 litghost expand_setundef add params mode force undef parameter selected cell,,
6310,4c82ddf39412fa7f90d71f259d578f98e732c865,eith Rothman <537074+litghost@users.noreply.github.com>, 2019-02-21 10:16:38 -0800, , add params mode force undef parameter selected cell signed keith rothman 537074 litghost,,
6311,0e371109b03b7700b22fedcd96e9508a01f2b662,lifford Wolf <clifford@clifford.at>, 2019-02-21 18:58:44 +0100,816, merge pull request 818 yosyshq clifford dffsrfix fix opt_rmdff handling _dffsr_ _dlatchsr_ fix 816,,
6312,03aa3541aeff0ff372672f553c114fb4146c7858,lifford Wolf <clifford@clifford.at>, 2019-02-21 18:56:01 +0100,786, merge pull request 786 yosyshq pmgen pattern matcher generator ice40 dsp mapper,,
6313,893194689daee52ea870fef839c237c61e14c6c9,lifford Wolf <clifford@clifford.at>, 2019-02-21 18:50:02 +0100, , fix typo pass pmgen readme.md signed clifford wolf clifford clifford.at,,
6314,310b0a0ffa5ca48650c788c77eee0c8b91aa6bad,lifford Wolf <clifford@clifford.at>, 2019-02-21 18:46:58 +0100,821, merge pull request 821 eddiehung dff_init revert add option autotest.sh append backend_opts,,
6315,23148ffae14318bb34cb311eb13494e25ebf4593,lifford Wolf <clifford@clifford.at>, 2019-02-21 18:40:11 +0100,814, fix related handling autowires upto range fix 814 signed clifford wolf clifford clifford.at,,
6316,be061810d78102eeea79d10f4ff8307bffa34979,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-21 09:31:17 -0800, , merge branch clifford dffsrfix http github.com yosyshq yosys xaig,,
6317,8e789da74c6702ededc668e3dbd899de8d0c2821,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-21 09:22:29 -0800, , revert add option autotest.sh append backend_opts reverts commit,,
6318,974927adcf916fc953ae4b756fd1806cfa423655,lifford Wolf <clifford@clifford.at>, 2019-02-21 17:55:33 +0100,810, fix handling expression width past fix 810 signed clifford wolf clifford clifford.at,,
6319,28fba903c595710c401a6c7d49e7bfd3f8c64efc,lifford Wolf <clifford@clifford.at>, 2019-02-21 17:36:51 +0100, , fix segfault printing internal error message signed clifford wolf clifford clifford.at,,
6320,0a6588569bb859d74876bf50956cb5f02cf3a31d,lifford Wolf <clifford@clifford.at>, 2019-02-21 15:51:59 +0100, , rename yosys yosys avoid confusion undefine signed clifford wolf clifford clifford.at,,
6321,953e0bf88d363180619452dd0049268ee9cfbb67,lifford Wolf <clifford@clifford.at>, 2019-02-21 14:27:46 +0100, , rename yosys yosys add yosys expected behavior signed clifford wolf clifford clifford.at,,
6322,2da4c9c8f0a849434f657ac4a56de11d35e1c41e,lifford Wolf <clifford@clifford.at>, 2019-02-21 13:48:23 +0100,816, fix opt_rmdff handling _dffsr_ _dlatchsr_ fix 816 signed clifford wolf clifford clifford.at,,
6323,2fe1c830eb8aea783c75529b42cab04208cea690,lifford Wolf <clifford@clifford.at>, 2019-02-21 13:28:46 +0100, , bugfix ice40_dsp signed clifford wolf clifford clifford.at,,
6324,7f26043caf6f9810d8541caaa57151ec8fb539a1,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-20 17:36:57 -0800, , abc abc9,,
6325,e5b8bb9faa466adac10e81799e338aa53210adbc,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-20 17:33:35 -0800, , abc9 disconnect mapped_mods correctly count _not_,,
6326,9e299a090878bec9c5dcfe824610098c073a3364,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-20 17:33:04 -0800, , read_aiger purge clean,,
6327,31fea5eb33a5f2feef65b38df869fed217323fb6,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-20 17:26:56 -0800,805, merge pull request 817 eddiehung dff_init cleanup 805,,
6328,32853b1f8d8cefff36bf5852a04cdaef1bcb2035,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-20 16:30:30 -0800, , lut suffix lut,,
6329,869343b040d60ffa9bfdda81660c2ecd88848e79,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-20 16:19:01 -0800, , simple_abc9 test preserve memory,,
6330,abc1c2672e2b2d2ff80b4ccf42027fd629c1ac8b,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-20 16:17:22 -0800, , read_aiger also rename index lut wideports,,
6331,01f8d50ba239e98de1e6a75aec314caeae297bc8,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-20 16:17:01 -0800, , remove swap file,,
6332,4035ec8933cd187670788fb6eca5cefa80fe7170,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-20 15:45:45 -0800, , remove simple_defparam test,,
6333,f89b112fbf19a751070406449ab78f07b2c5e639,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-20 15:35:32 -0800, , write_aiger fix symbol,,
6334,43d5471570bd208ec87e2994f53a835c1e8ef3b9,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-20 15:34:59 -0800, , move test techmap abc9 simple_abc9,,
6335,945bbcc2989c6b6cad2ef3b9aae253f23d6a2697,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-20 15:31:35 -0800, , add test simple_abc9,,
6336,2ca83005fbff008cf4c9e00c1b2b294312f89dc2,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-20 12:56:15 -0800, , abc9 cope multiple module,,
6337,d6b317b349894d0837018dde28eb46eff55c4ce8,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-20 12:40:17 -0800, , abc9 use syntax fast name fix,,
6338,f9702a8abef5a9df94dfbfe16f2aa686c08c6b00,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-20 12:39:51 -0800, , read_aiger new naming fix,,
6339,83b66861e9c669f643e096030d0b165ca45ab38c,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-20 11:22:56 -0800, , read_aiger name wire internal name likely clash,,
6340,ef60ca171743292e88457684d53d632c680210e2,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-20 11:09:13 -0800, , write_xaiger write latch fix,,
6341,45ddd9066e03ce7b076bcc634c6231c6b3a5ed3d,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-20 11:08:49 -0800, , synth take abc9 argument,,
6342,84999a7e680648dff674ce55f634a675852b7dc3,lifford Wolf <clifford@clifford.at>, 2019-02-20 17:18:59 +0100, , add ice40 test_dsp_map test case generator signed clifford wolf clifford clifford.at,,
6343,218e9051bbdbbd00620a21e6918e6a4b9bc07867,lifford Wolf <clifford@clifford.at>, 2019-02-20 16:42:27 +0100, , add synth_ice40 dsp signed clifford wolf clifford clifford.at,,
6344,246391200e3e0d47ee571d4d77dd0744dba0e164,lifford Wolf <clifford@clifford.at>, 2019-02-20 16:36:42 +0100, , add support wreduce signed clifford wolf clifford clifford.at,,
6345,7bf4e4a1855df442191e3d1cc28eeda7e01d051c,lifford Wolf <clifford@clifford.at>, 2019-02-20 12:55:20 +0100, , improve ice40 sb_mac16 model signed clifford wolf clifford clifford.at,,
6346,dca65d83a0037539464d303ea8751a3e06a92e03,lifford Wolf <clifford@clifford.at>, 2019-02-20 11:18:19 +0100, , detect reject case map well ice40 dsps yet signed clifford wolf clifford clifford.at,,
6347,62e5ff9ba8ce9711317f97efdb9810491aaa4f06,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-19 16:06:03 -0800, , abc9 cope indexed wire creating lut _not_,,
6348,d365682a21147b6a06d9548a6f4b99d347931441,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-19 15:25:47 -0800, , add aiger test make test,,
6349,ef1a1402bcecd5cf3edc41b9842ab5500e52a95e,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-19 15:25:03 -0800, , add quick abc9 test,,
6350,7b026c4bc316a44f2722cd4ddc96b4da1d1458b6,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-19 15:15:50 -0800, , ascii aigers,,
6351,d304882cba32cc9eb9be163fe6f24211bd39594a,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-19 15:14:08 -0800, , read_aiger cope non unique,,
6352,5c4a72c43ef61420b4b099d87949b0fdba0f4b55,im Lawson <ucbjrl@berkeley.edu>, 2019-02-19 14:35:15 -0800, , fix normal non array hierarchy auto top add simple test,,
6353,f9af902532bcf44ddd0c5f0f28ac70880e5f2d07,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-19 14:20:04 -0800, , merge branch master xaig,,
6354,92b60d5e42c57e2c268ef13bcc3138a5399501b8,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-19 12:36:10 -0800, , merge branch master read_aiger,,
6355,78873d5bbb3fe13d7d43c162d7c5e6d73cdd7d33,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-19 12:33:22 -0800, , merge branch master read_aiger,,
6356,2a8e5bf9535a25bba9c9c11fc7e40d5a08958d4c,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-19 12:32:40 -0800,805, merge pull request 805 eddiehung dff_init write_verilog write initial statement initial flop state,,
6357,8158bc3f9930634462166aac72da96d9c9c1a5e0,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-19 12:30:20 -0800, , abc9 replace _not_ lut,,
6358,e79df5e70e8f0a34c29c21e28a80413d01f4e1c9,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-19 12:27:50 -0800, , read_aiger create sane lut name rename renaming driving wire,,
6359,bb56cb738d6586059855cc3deefad12119673157,avid Shah <davey1576@gmail.com>, 2019-02-19 19:34:37 +0000, , ecp5 add ddrdlla signed david shah davey1576 gmail.com,,
6360,0b1fc46ae380302f8082f49d1517645008b041df,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-19 10:24:55 -0800, , add comment,,
6361,54f719f4463a12e24efeda5b45319b9ccf98ef03,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-19 10:19:53 -0800, , get rid boost dep fix fixmes win32,,
6362,843e7fc8a70b7510ae8dfbad2c9f66d2d64d0e64,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-19 09:02:37 -0800, , fix using posix basename,,
6363,c36f15b489c1d47e94901e9286c4f1c2afb815c4,avid Shah <davey1576@gmail.com>, 2019-02-19 14:10:43 +0000, , ecp5 add delayf delayg blackboxes signed david shah davey1576 gmail.com,,
6364,62493c91b24c1775f82e64712bf42b175944fe08,lifford Wolf <clifford@clifford.at>, 2019-02-19 13:42:21 +0100, , add first draft functional sb_mac16 model signed clifford wolf clifford clifford.at,,
6365,8e1dbfac3af64339f021ed674bdd98e71cd7fb90,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-17 20:59:53 -0800, , missing osx header,,
6366,de1dc7947b3d4bfc4e611740a906915a0c2490b0,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-17 20:59:15 -0800, , revert missing header xcode reverts commit,,
6367,3af8d420c59b84d51f7c833a685881de171456ae,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-17 20:49:56 -0800, , merge branch dff_init read_aiger,,
6368,11480b4fa3ba031541e22b52d9ccd658a3e52ff1,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-17 12:18:12 -0800, , instead init param cell use initial statement hier ref per cliffordwolf,,
6369,3d3353e02005883af916b1b1da2c670a29060169,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-17 12:11:52 -0800, , revert add init parameter latch cell reverts commit,,
6370,9268a271fb8b22b089927d63f0b36d620e19704c,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-17 12:07:14 -0800, , read_aiger ignore line ands ascii binary,,
6371,430a7548bca6046c812f713877253f8c3d81d805,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-17 11:50:55 -0800, , one merge conflict,,
6372,144c5d4359915bd73cc1cf2bc7dd58ae3a9d8308,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-17 11:49:13 -0800, , merge branch dff_init read_aiger,,
6373,17cd5f759f74b3f2b96d2035970ebac03509df9a,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-17 11:49:06 -0800, , merge http github.com yosyshq yosys dff_init,,
6374,03a533d1022f02b042ca29120f9b93d9e324b4d1,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-17 11:44:01 -0800, , merge http github.com yosyshq yosys read_aiger,,
6375,5a853ed46cd3a41df9da4c8206f9416748788487,lifford Wolf <clifford@clifford.at>, 2019-02-17 15:35:48 +0100, , add actual dsp inference ice40_dsp pas signed clifford wolf clifford clifford.at,,
6376,c06c062469a6f5ea16116a5ed3bc4a45b6e818a2,lifford Wolf <clifford@clifford.at>, 2019-02-17 12:10:19 +0100, , merge branch master github.com yosyshq yosys pmgen,,
6377,e45f62b0c56717a23099425f078d1e56212aa632,lifford Wolf <clifford@clifford.at>, 2019-02-17 11:39:14 +0100,811, merge pull request 811 ucb bar firrtlfixes update cell supported verilog firrtl conversion,,
6378,45d49d5d14b64cce77e667e99c2579237638bedf,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-16 22:25:22 -0800, , get rid debugging stuff abc9,,
6379,82459c16c482ad9115c742d726fd1f46527a3bab,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-16 22:22:29 -0800, , read_xaiger construct consteval every lut,,
6380,30f1204721ed592256ddde04f22dd40888b9e27c,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-16 22:22:17 -0800, , cleanup,,
6381,f60cd4ff9b158a5d8ec51bd52b14f117214c087e,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-16 21:53:03 -0800, , read_aiger ignore output input wire also create new output different wire,,
6382,76c35f80f4d2ad3b2e686186c9febc2872f5c9ff,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-16 21:09:48 -0800, , cleanup,,
6383,6a57de90137df146529d84a04f70269382df8795,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-16 21:00:39 -0800, , write_xaiger support non bit cell connection cope,,
6384,f853b2f3c15f629ea22a9427e5524bdeebddfb8f,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-16 20:09:40 -0800, , abc9 write_aiger option ignore dummy output,,
6385,b9a305b85d17ce61880ee057e19e5ceafd7a6c05,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-16 20:08:59 -0800, , write_aiger write dummy output __dummy_o__,,
6386,d8c4d4e6c77ebce04c3e0ea43a74d37389fab103,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-16 13:47:38 -0800, , abc9 handle comb loop cope constant output disconnect using new wire,,
6387,1a25ec4baa705c6e809f6e8616d54da14f51bc22,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-16 13:45:51 -0800, , read_aiger disable log_debug,,
6388,e7c7ab8fc06b3accc7f6d98313ec09e54a605124,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-16 13:45:17 -0800, , expose command skip internal wire beginning,,
6389,8f36013fac34e7cf7b79456f7f8bec8ad6292c99,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-16 08:58:25 -0800, , read_xaiger use f.read readsome,,
6390,d4545d415bf02f098607ef70f0e84fe5685a4139,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-16 08:53:06 -0800, , abc9 cope non wideports count cell properly,,
6391,0c409e6d8cd51360b3099a725fdad6174a2dbb66,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-16 08:48:33 -0800, , tidy write_xaiger,,
6392,2c1655ae9440c470a62ab7e493024a94f5d054ad,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-16 08:46:25 -0800, , write_aiger perform post processing fix symbol,,
6393,7523c8778041a2f2109b3c7f2b00f69b23b186ed,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-16 08:44:11 -0800, , read_aiger cope constant output mixed wideports cleaning,,
6394,f8d01345980a212a340087b6d9c0a8992f5b169c,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-15 15:23:26 -0800, , move lookup inside,,
6395,486a2704156c51e1331e69cd5160965a1ef73506,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-15 15:22:18 -0800, , fix needed dff circuit,,
6396,a786ac4d5351e4e8eae0e6abf7577cd330b2a232,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-15 13:00:13 -0800, , refactor,,
6397,914546efd91697966d2d7b3a51c6fb7ffb786a9b,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-15 12:55:52 -0800, , cope width mapping cell,,
6398,c245041bfe2ee0d5b5504fa5e9459ac52e836c33,im Lawson <ucbjrl@berkeley.edu>, 2019-02-15 12:00:28 -0800, , removed unused variable function,,
6399,34153adef408bc226430f05d14cd4af9384359f9,im Lawson <ucbjrl@berkeley.edu>, 2019-02-15 11:56:51 -0800, , append instead writing extra_flags,,
6400,956ee545c56aad5fba17109cdd2c02f3ddbfcbea,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-15 11:52:34 -0800, , abc9 stitch result properly,,
6401,8d757224ee677cf2b6fc74b036f25c7ec95e88c3,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-15 11:52:05 -0800, , read_aiger asserts call clean,,
6402,3ac5b651973debe76d4d41aef86a9d6376bdae46,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-15 11:51:21 -0800, , write_xaiger cope unknown cell transforming,,
6403,5c504c5ae676488f7e0b53f827f189fa7cacb2c8,im Lawson <ucbjrl@berkeley.edu>, 2019-02-15 11:31:37 -0800, , define basic_cell_type function use derive cell type array reference instead duplicating code,,
6404,fc1c9aa11fbfbb1ea5b63e1830549d453ba01dfb,im Lawson <ucbjrl@berkeley.edu>, 2019-02-15 11:14:17 -0800, , update cell supported verilog firrtl conversion issue warning message missing parameterized module attempt set initial value replace simple cell type else chain fix firrtl shift handling add support parameterized module shift shiftx handle default output file deal top module automatically run pmuxtree pas allow extra_flags seed parameter set environment test tool autotest.mk support firrtl regression testing test tool autotest.sh add xfirrtl file test directory exclude file firrtl regression test known fail,,
6405,970f854c2ad271098b841e61b1d37a61cd04e252,im Lawson <ucbjrl@berkeley.edu>, 2019-02-15 08:19:27 -0800, , merge remote tracking branch upstream master,,
6406,c69fba8de5056e5892014b143856993d404e7c84,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-14 14:52:47 -0800, , cleanup,,
6407,732877558475788992ad822f28a99fd16336e05a,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-14 14:48:38 -0800, , cleanup write_xaiger,,
6408,afa4389445adc8e53871af78ab1c38c98e03a6fc,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-14 13:27:26 -0800, , get rid formal stuff xaiger backend,,
6409,323dd0e608b38116db1e2bcda1ebc4ba98823990,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-14 13:19:27 -0800, , synth_ice40 new abc9 arg,,
6410,c7ef3863f3181c0298d166562858dec4a7faa759,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-13 17:19:30 -0800, , leave fixme clean,,
6411,396da54b5297e644087c63cd7bfb244e7ae81e3a,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-13 17:08:32 -0800, , use module addlut,,
6412,206f11dca3210931c542fb010f525949f1246540,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-13 17:04:23 -0800, , fix stitching,,
6413,13bf036bd6f78f57d6431171aca49984898a2bdd,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-13 17:00:00 -0800, , use consteval compute lut mask,,
6414,f0f5d8a5cc44c8b89d234ab9cac20f294a821271,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-13 14:09:36 -0800, , merge remote tracking branch origin read_aiger xaig,,
6415,06cf0555ee0b28948295d8c9aedd2583c16ecc6a,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-13 14:08:31 -0800, , merge http github.com yosyshq yosys xaig,,
6416,87f059adf7c075cc5dfe2e01b674fffa567db425,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-13 10:44:52 -0800, , rip stuff,,
6417,807b3c769733b8cf07f5b14674df41bd2788e09d,lifford Wolf <clifford@clifford.at>, 2019-02-13 12:36:47 +0100, , fix sign handling real constant signed clifford wolf clifford clifford.at,,
6418,e0bc190879d1c722c267ae9370a16ce202345b76,avid Shah <dave@ds0.me>, 2019-02-13 11:23:25 +0000, , ecp5 add eclksyncb blackbox signed david shah dave ds0.me,,
6419,045f7763ae6adf406c3350c095ed6c224d1972c7,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-12 16:25:22 -0800, , rip unused function abc9,,
6420,e9df9a466a79677633bbcd6b419f7ea8d8d3cf6d,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-12 12:58:10 -0800, , add support read_aiger wideports,,
6421,06ba81d41f7d1a8e7bae469f016b2e3e412cab7a,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-12 12:16:37 -0800, , add support read_aiger map,,
6422,77d362775338449aca7b3b8444386c7419447438,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-12 09:36:22 -0800, , parse xaiger,,
6423,b3341b4abb4d775c94d61e502bad905b15004823,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-12 09:31:22 -0800, , wip abc aiger,,
6424,c23e3f07517d4818d9ab1b532250353492cf50c2,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-12 09:24:13 -0800, , missing header xcode,,
6425,6faad18874d38ee2987d9cec573b5b3c8a41f279,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-12 09:21:46 -0800, , merge branch read_aiger github.com eddiehung yosys read_aiger,,
6426,a2ae39381124ccfec348293c7c7926597c26a5b8,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-12 09:21:15 -0800, , use module add gate function,,
6427,1f2548a564812d55b8263020d5fe9e92368f818e,lifford Wolf <clifford@clifford.at>, 2019-02-12 14:41:34 +0100,802, merge pull request 802 whitequark write_verilog correctly emit asynchronous transparent port,,
6428,b9f6ed40b68f3065077267313ecc07c267b43716,lifford Wolf <clifford@clifford.at>, 2019-02-12 14:39:39 +0100,806, merge pull request 806 daveshah1 fsm_opt fix runtime error fsms without reset state,,
6429,7913baedd8c776243cbcf5ce73549943d1fe83a2,avid Shah <dave@ds0.me>, 2019-02-12 12:04:41 +0000, , ecp5 full set related blackboxes signed david shah dave ds0.me,,
6430,0124512f28e8bbd2c1865eac0ec00f955e2bf72a,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-11 15:19:17 -0800, , add read_xaiger,,
6431,ecd24461323d4dc0cd369d3173a39912aa459618,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-11 15:18:42 -0800, , add write_xaiger,,
6432,04c580fde7a0d1d50c2d93bb6661b3f17a7d61a9,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-11 13:28:00 -0800, , break constraint,,
6433,727ba52504c65be1fcda9b03f6c2e1498e10061d,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-11 13:24:21 -0800, , increment line_count binary ands,,
6434,311396860b7380e5dc68e66c17d5083d1953fe3f,im Lawson <ucbjrl@berkeley.edu>, 2019-02-11 12:43:46 -0800, , merge remote tracking branch upstream master,,
6435,bb4164481d8b6eeec6bbc6f5b36f1286ada51eb5,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-11 11:51:44 -0800, , ignore newline binary aig,,
6436,db08afe146b885777bb1bfa2260c090d9554afe3,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-08 14:53:12 -0800, , copy backends aiger aiger.cc xaiger.cc,,
6437,fb6df09dd210faddf1d238d2605e645bdbda9723,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-08 14:42:08 -0800, , merge remote tracking branch origin dff_init read_aiger,,
6438,5a0a5aae4f3b4ce1e69e2f4e46d65dbf31ac80de,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-08 13:58:47 -0800, , compile abc9,,
6439,edf7267019ec2e9a69be2fc5d5022a738acbe7b2,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-08 13:58:20 -0800, , refactor kernel cost.h definition cost.cc,,
6440,e25a22015f1b422a7a5cb176fd1c509af056e796,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-08 13:23:54 -0800, , copy abc.cc abc9.cc,,
6441,8886fa5506b227229398e5ac884203e799bce22c,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-08 13:17:53 -0800, , adddff adddffgate per daveshah1,,
6442,afc3c4b6139db528b58062f544fb0b098ab212b0,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-08 13:17:02 -0800, , fix tabulation,,
6443,aa66d8f12f89b457a4a23c04de706a36ee8fc114,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-08 12:49:55 -0800, , module_name arg clk_name,,
6444,587872236ecd1ca2f2a466bccc8d41618feb0dfb,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-08 12:41:59 -0800, , support differentiate ascii binary aig testing,,
6445,391ec75b07cc8c10818884f19329d719847957d3,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-08 12:41:39 -0800, , add missing option read_blif help,,
6446,fb8ad440a32da850e32765ec29119cacb3f3c27c,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-08 12:40:43 -0800, , allow module name determined argument,,
6447,f1befe1b44ada400e979f43e1b35ebe022ff8fe8,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-08 12:04:26 -0800, , refactor aigerreader class,,
6448,2a8cc36578be9a9d1645e435c3a79eb7d1abc7b2,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-08 11:45:16 -0800, , parse binary aig file,,
6449,4e6c5e46725bb99e0c919a5f82ce5290da2ce2f9,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-08 11:41:25 -0800, , add binary aigs converted aag,,
6450,09d758f0a31e3b4290bfcd3d9864733e84c83628,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-08 10:54:31 -0800, , refactor,,
6451,36c56bf4127edc1ed0f8fbbd62bd70a859263570,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-08 08:37:44 -0800, , add comment,,
6452,5e24251a61b8798e597ac49bdc8aff2f378f625d,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-08 08:37:18 -0800, , handle reset logic latch,,
6453,652e414392b8e9e8c7dde74e6f2c2369d8d65a20,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-08 08:09:30 -0800, , change literal var int unsigned,,
6454,fafa972238e91f6d25bfa307a4ead4035477df18,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-08 08:08:49 -0800, , create clk outside latch loop,,
6455,02f603ac1a43f3f98048c146b1950c776f73c070,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-08 08:05:27 -0800, , handle latch symbol,,
6456,5a593ff41c44329e9a103d8c9f7a7351b1848043,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-08 08:04:48 -0800, , remove return log_error,,
6457,6dbeda1807b285ff079c15067e2f649180524c08,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-08 08:03:40 -0800, , add support symbol table,,
6458,791f93181df091877e0b233fa21ee5fa34b24b27,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-08 07:31:04 -0800, , stub binary aiger,,
6459,a4515712cb4ebf62168583fae0f3d60418c803c6,avid Shah <dave@ds0.me>, 2019-02-07 10:35:36 +0000, , fsm_opt fix runtime error fsms without reset state signed david shah dave ds0.me,,
6460,e8f4dc739c5cf1129800aaa88df3f7c6f9c99360,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-06 15:51:12 -0800, , cope width latch cell default zero,,
6461,40db2f2eb61287071f59f3e15bd1cd1bf2838d1d,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-06 14:58:47 -0800, , refactor,,
6462,20ca795b87b810063cdcee6e92e3922281f6b092,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-06 14:53:40 -0800, , remove check cell name,,
6463,4167b15de5f8d72b965d1ea2908c886f9703700a,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-06 14:31:11 -0800, , merge branch dff_init http github.com eddiehung yosys xaig,,
6464,3f87cf86ccefe6e66f768fbf19c34db97cf7246d,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-06 14:30:19 -0800, , revert autotest.sh non use yosys translate,,
6465,c373640a3ac6c2f76f0a8dce4e44236154ca24bc,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-06 14:28:44 -0800, , refactor,,
6466,8241db6960d17469678e8c71fd7d6c1b7ddc4fe7,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-06 14:17:09 -0800, , write_verilog cope init attr noexpr,,
6467,742b4e01b498ae2e735d40565f43607d69a015d8,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-06 14:16:26 -0800, , add init parameter latch cell,,
6468,115883f467cb79688ffb93c136a6ee61368765e8,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-06 14:15:17 -0800, , add test simple case using defparam,,
6469,281f2aadcab01465f83a3f3a697eec42503e9f8b,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-06 14:14:55 -0800, , add option autotest.sh append backend_opts,,
6470,03cf1532a70d705ada69dcb8ae79ae405a86b7da,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-06 14:02:11 -0800, , extend testcase,,
6471,95789c61360d3842265409bd948115f471e005b4,avid Shah <davey1576@gmail.com>, 2019-02-06 22:20:39 +0100, , ecp5 use abc dress signed david shah davey1576 gmail.com,,
6472,58c22dae31cd65010bd525ad7b4241709e773314,avid Shah <davey1576@gmail.com>, 2018-12-16 17:44:37 +0000, , abc improved recovered netnames also preserve src net dress signed david shah davey1576 gmail.com,,
6473,7ef2333497940a9f235d36f38a727f2533bab902,avid Shah <davey1576@gmail.com>, 2018-12-16 17:43:57 +0000, , ice40 use abc dress synth_ice40 signed david shah davey1576 gmail.com,,
6474,8524a479b15ff89db48872c57103c60be77142af,avid Shah <dave@ds0.me>, 2018-12-04 14:17:47 +0000, , abc preserve naming abc using dress command signed david shah dave ds0.me,,
6475,a9674bd2eca5efac6e4f7b2871a01cbba80f64ec,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-06 12:49:30 -0800, , add testcase,,
6476,fdd55d064b16f9334c86bb15b1c32cfb45294802,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-06 12:20:36 -0800, , rename ascii test,,
6477,cc0b723484d27424a65336662b7e8c19e21589c2,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-06 12:19:48 -0800, , wip,,
6478,e112d2fbf5a31f00ef19e6d05f28fecc1e9c56b9,lifford Wolf <clifford@clifford.at>, 2019-02-06 16:35:59 +0100, , add missing blackslash slash convertion smtio.py matching smt2worker get_id behavior signed clifford wolf clifford clifford.at,,
6479,3f0bb441f8a3014bf6b3a656b673fc07663bda76,ddie Hung <eddieh@ece.ubc.ca>, 2019-02-04 16:46:24 -0800, , add test,,
6480,da65e1e8d9552f64e1e03c08108ca0532719bbfe,hitequark <whitequark@whitequark.org>, 2019-01-29 02:24:00 +0000,760, write_verilog correctly emit asynchronous transparent port commit fix two related issue asynchronous port clock longer added domain list would lead absurd construct like always posedge logic distinguish synchronous asynchronous port changed correctly use avoid clock case commit following rtlil snippet memory_collect cell memrd parameter memid mem parameter abits parameter width parameter clk_enable parameter clk_polarity parameter transparent connect clk connect connect addr mem_r_addr connect data mem_r_data end would lead invalid verilog reg _0_ always posedge begin _0_ mem_r_addr end assign mem_r_data mem _0_ note two potential pitfall remaining change asynchronous port input transparent parameter silently ignored per discussion 760 correct behavior synchronous transparent port input ignored match behavior mem simulation cell see 760,,
6481,266511b29eb66486bd17210eb28454a2efee218a,lifford Wolf <clifford@clifford.at>, 2019-01-27 09:25:18 +0100,798, merge pull request 798 mmicko master fixed anlogic simulation model,,
6482,81581f24fc88ec67093c330d145bb52badead85d,lifford Wolf <clifford@clifford.at>, 2019-01-27 09:23:41 +0100,800, merge pull request 800 whitequark write_verilog write tribuf cell ternary,,
6483,bf798a9020f1a8281f42f7f69d8d05d9e75114cb,lifford Wolf <clifford@clifford.at>, 2019-01-27 09:17:29 +0100, , merge branch whitequark,,
6484,9666cca9ddba2e6d242006e80d66277b8b4df0fd,lifford Wolf <clifford@clifford.at>, 2019-01-27 09:17:02 +0100, , remove asicworld test unsupported switch level modelling signed clifford wolf clifford clifford.at,,
6485,3d7925ad9f7840d5269b84d053ae808f36ccf762,hitequark <whitequark@whitequark.org>, 2019-01-27 00:21:31 +0000, , write_verilog write tribuf cell ternary,,
6486,42c47a83dab873290040367455c48f619d83e2a3,hitequark <whitequark@whitequark.org>, 2019-01-26 23:55:46 +0000, , write_verilog escape name match systemverilog keywords,,
6487,c82aa49d9efa81c1e6c6e2d1a7507e3155d279e3,avid Shah <davey1576@gmail.com>, 2019-01-25 21:33:06 +0000,796, merge pull request 796 whitequark proc_clean_typo proc_clean fix critical typo,,
6488,0de328da8ffea4902c52b286d7b38d67a714c742,iodrag Milanovic <mmicko@gmail.com>, 2019-01-25 19:25:25 +0100, , fixed anlogic simulation model,,
6489,58d059ccb7f32f4d061fe3d7caf57483fbf01516,hitequark <whitequark@whitequark.org>, 2019-01-23 22:08:38 +0000, , proc_clean fix critical typo,,
6490,549b8e74b2cef41a23e609bdb65c5b04b3141a61,avid Shah <dave@ds0.me>, 2018-11-30 19:29:03 +0000, , ecp5 support flipflop initialisation signed david shah dave ds0.me,,
6491,ee8c9e854f0b5f6500d030d4c700b29f042fb57f,avid Shah <dave@ds0.me>, 2019-01-21 12:35:22 +0000, , ecp5 add lsrmode flipflops prld support signed david shah dave ds0.me,,
6492,d8003e87d1c5962e660ce84150239444b7fb037d,avid Shah <dave@ds0.me>, 2019-01-21 12:34:34 +0000, , ecp5 blackboxes signed david shah dave ds0.me,,
6493,01ea72f53a9707d741a1178d0ac4c4f69d6b65db,avid Shah <dave@ds0.me>, 2019-01-21 12:33:47 +0000, , ecp5 increase threshold alu mapping signed david shah dave ds0.me,,
6494,c4b61f2d69e88ddefd8ceec02ccf074c1b713004,lifford Wolf <clifford@clifford.at>, 2019-01-19 09:31:17 +0100,793, merge pull request 793 whitequark proc_clean fix fully def check consider compare signal length,,
6495,95b6c3588222564b86cfa73f0601be44e3af5786,hitequark <whitequark@whitequark.org>, 2019-01-18 23:22:02 +0000, , proc_clean fix fully def check consider compare signal length fix 790,,
6496,f3556e9f7ac6947be440a51699af773655de4911,lifford Wolf <clifford@clifford.at>, 2019-01-17 14:54:04 +0100, , cleanup igloo2 example design signed clifford wolf clifford clifford.at,,
6497,db5765b443c26b5b2dc3ac56d5a448fc8b861d43,lifford Wolf <clifford@clifford.at>, 2019-01-17 14:38:37 +0100, , add sf2 buffer insertion signed clifford wolf clifford clifford.at,,
6498,9b277fc21ea455a0e0ca9b7acde039e90ddb380d,lifford Wolf <clifford@clifford.at>, 2019-01-17 13:35:52 +0100, , improve igloo2 example signed clifford wolf clifford clifford.at,,
6499,841ca74c90872985ae4e128608260b4a38d04762,lifford Wolf <clifford@clifford.at>, 2019-01-17 13:33:45 +0100, , add synth_sf2 vlog fix synth_sf2 edif signed clifford wolf clifford clifford.at,,
6500,54dc33b90518d8962d949a8f8b25842f720ac670,lifford Wolf <clifford@clifford.at>, 2019-01-17 13:33:11 +0100, , add write_edif gndvccy signed clifford wolf clifford clifford.at,,
6501,8ddec5d882c6834cb6b3415e05a2a88d416cabff,lifford Wolf <clifford@clifford.at>, 2019-01-14 13:42:42 +0100, , progress pmgen signed clifford wolf clifford clifford.at,,
6502,5216735210f1b081f84c8ec110acb1cf9c3a0555,lifford Wolf <clifford@clifford.at>, 2019-01-14 13:29:27 +0100, , progress pmgen add pmgen readme signed clifford wolf clifford clifford.at,,
6503,55ac03038270f4a70da5e579dd317487e20fe6cf,lifford Wolf <clifford@clifford.at>, 2019-01-13 17:15:40 +0100, , fix pmgen reject statement signed clifford wolf clifford clifford.at,,
6504,d45379936b82a26b713e40d92f3e73cf03bcf7cc,lifford Wolf <clifford@clifford.at>, 2019-01-13 17:03:58 +0100, , progress pmgen signed clifford wolf clifford clifford.at,,
6505,1f8e76f993b602bb8b03af216615a248bbde3652,lifford Wolf <clifford@clifford.at>, 2019-01-13 12:53:13 +0100, , progress pmgen signed clifford wolf clifford clifford.at,,
6506,b9545aa0e1260f3d7123ec63e9dcfb0e022e2ff3,lifford Wolf <clifford@clifford.at>, 2019-01-13 10:57:11 +0100, , progress pmgen signed clifford wolf clifford clifford.at,,
6507,ad69c668cedaab76f84c982411d7cddbd868cccf,lifford Wolf <clifford@clifford.at>, 2019-01-11 14:02:16 +0100, , add mockup .pmg pattern matcher generator file signed clifford wolf clifford clifford.at,,
6508,e70ebe557cd02f52f32a297fa63008dba25e4f6a,lifford Wolf <clifford@clifford.at>, 2019-01-13 17:00:58 +0100, , add optional nullstr argument log_id signed clifford wolf clifford clifford.at,,
6509,6c5049f016538e887476bb66d3f653155fa354ff,lifford Wolf <clifford@clifford.at>, 2019-01-15 10:55:27 +0100, , fix handling shiftx verilog back end signed clifford wolf clifford clifford.at,,
6510,1d82a88e948e614ada66b0fd59e9cc0aa569afae,lifford Wolf <clifford@clifford.at>, 2019-01-15 09:52:01 +0100,788, merge pull request 788 whitequark master document tribuf gate,,
6511,0994cfce7b15bbbea28a09e141a669c7228b6a89,lifford Wolf <clifford@clifford.at>, 2019-01-15 09:50:58 +0100,787, merge pull request 787 whitequark flowmap_relax flowmap implement depth relaxation,,
6512,fc2dd7ec8e433bf54fffdb85e9aa2556fe3e39a2,hitequark <whitequark@whitequark.org>, 2019-01-14 16:17:25 +0000, , manual document gate,,
6513,7a45122168d06a416f1341e1adf0760cc4c462b8,hitequark <whitequark@whitequark.org>, 2019-01-14 16:08:58 +0000, , manual explain tribuf cell,,
6514,2a2e0a4722ded7628b71f436b94a06aebd57bb62,lifford Wolf <clifford@clifford.at>, 2019-01-08 20:16:36 +0100, , improve igloo2 example signed clifford wolf clifford clifford.at,,
6515,e792bd56b77066ee048057e5efdb5d0f517b043a,hitequark <whitequark@whitequark.org>, 2019-01-08 02:05:06 +0000, , flowmap clean terminology map group gate luts pack replace gate luts important flowmap map currently message ambiguous also clean log message,,
6516,211c26a4c9b9010380bfab9f02b79a25ee10ee29,hitequark <whitequark@whitequark.org>, 2019-01-04 13:06:51 +0000, , flowmap implement depth relaxation,,
6517,f042559e9dbcc0738c6404903ac22da63cd27404,lifford Wolf <clifford@clifford.at>, 2019-01-07 10:07:28 +0100, , fix typo manual signed clifford wolf clifford clifford.at,,
6518,8a63fc51d31bca50c3d08130c3271a288af1cf4b,lifford Wolf <clifford@clifford.at>, 2019-01-07 10:01:11 +0100, , bugfix memrd sharing signed clifford wolf clifford clifford.at,,
6519,dbd51d7bdafbd888186ad42e4a6f842c054f57d9,lifford Wolf <clifford@clifford.at>, 2019-01-07 09:47:57 +0100,782, merge pull request 782 whitequark flowmap_dfs flowmap construct max volume max flow min cut one,,
6520,b5f6e786ea3affc6688ec9d229ae8642f2c9e151,lifford Wolf <clifford@clifford.at>, 2019-01-07 09:45:21 +0100, , switch bugpoint system run_command signed clifford wolf clifford clifford.at,,
6521,d35858078d26137892a25a0316663cc51dd775d4,lifford Wolf <clifford@clifford.at>, 2019-01-07 09:42:17 +0100,783, merge pull request 783 whitequark bugpoint bugpoint new pas,,
6522,a342d6db49b812efa1457f39dc9713bcda3d54ce,hitequark <whitequark@whitequark.org>, 2019-01-07 00:11:49 +0000, , bugpoint new pas typical use bugpoint would involve script pas test e.g flowmap relax optarea 100 would invoked bugpoint yosys yosys script flowmap.ys clean cell replaces current design minimal design still crash flowmap.ys script bugpoint also used perform generic design minimization using select e.g following script select _mux_ assert max would remove part design except unbroken path input output port exactly one _mux_ cell condition inverted,,
6523,8b44198e2366d304880e810ceee5975263db6aca,hitequark <whitequark@whitequark.org>, 2019-01-06 19:51:37 +0000, , flowmap construct max volume max flow min cut one,,
6524,a2c51d50fb5a94967a204913404b71c7af0b59e2,lifford Wolf <clifford@clifford.at>, 2019-01-06 11:35:31 +0100,780, merge pull request 780 phire rename cell based wire drive,,
6525,62c90c4e171493afe0543ae269811a9ad2848802,cott Mansell <phiren@gmail.com>, 2019-01-06 14:40:10 +1300, , rename cell based wire drive,,
6526,f589ce86bac3169281a077248af328f6758ff0eb,lifford Wolf <clifford@clifford.at>, 2019-01-05 17:02:01 +0100, , add skeleton yosys libero igloo2 example project signed clifford wolf clifford clifford.at,,
6527,17ceab92a93f5d2ef0eb26f3fd04df65e4393f9f,lifford Wolf <clifford@clifford.at>, 2019-01-05 12:10:24 +0100, , bugfix verilog string handling signed clifford wolf clifford clifford.at,,
6528,2fcc1ee72edc4f94b4065696def810b38e503656,hitequark <whitequark@whitequark.org>, 2019-01-04 21:18:03 +0000, , flowmap add minlut option allow postprocessing opt_lut,,
6529,e041ae3c6d41eab6c350a0928adeff45a47f23fe,lifford Wolf <clifford@clifford.at>, 2019-01-04 15:18:18 +0100,777, merge pull request 777 mmicko fix cells_sim.v achronix fpga,,
6530,50ef4561d49a471162799fd1f2cd42af408c0b73,iodrag Milanovic <mmicko@gmail.com>, 2019-01-04 15:15:23 +0100, , fix cells_sim.v achronix fpga,,
6531,6d1e7e9403c81289492af889922df9aa3e3842b0,lifford Wolf <clifford@clifford.at>, 2019-01-04 15:03:29 +0100, , remove m32 verific eval lib build instruction signed clifford wolf clifford clifford.at,,
6532,7a2db03aa7fc4d290f6c770c86b63a3510598c91,lifford Wolf <clifford@clifford.at>, 2019-01-04 14:56:04 +0100,776, merge pull request 776 mmicko unify_noflatten unify usage noflatten among architecture,,
6533,f5d23d4c7af33f73b1d9250e458b0932ff7a965b,lifford Wolf <clifford@clifford.at>, 2019-01-04 14:44:35 +0100, , update verific default path signed clifford wolf clifford clifford.at,,
6534,9bc5cf08440188fa3dab1115f10a0859ee2c7252,hitequark <whitequark@whitequark.org>, 2019-01-04 04:54:20 +0000, , flowmap cleanup clarity nfci,,
6535,3b17c9018acd9d8bee12e653745fb2f00105bd58,iodrag Milanovic <mmicko@gmail.com>, 2019-01-04 11:37:25 +0100, , unify usage noflatten among architecture,,
6536,fd21564deb73c6fe19c5985ae5c168f628f190d6,hitequark <whitequark@whitequark.org>, 2019-01-04 02:46:27 +0000, , flowmap improve debug graph output nfc,,
6537,7850a0c28a2a2d7761d49e23e139a93e837a3cca,hitequark <whitequark@whitequark.org>, 2019-01-04 02:33:10 +0000, , flowmap add link longer version paper nfc,,
6538,d98fe8ce1fbcd5480181ed22d43b850863191033,lifford Wolf <clifford@clifford.at>, 2019-01-03 17:03:18 +0100,775, merge pull request 775 whitequark opt_flowmap flowmap new techmap pas,,
6539,07af772a7279d656564fb23eee457e71cc0d657f,hitequark <whitequark@whitequark.org>, 2019-01-02 14:09:53 +0000, , flowmap new techmap pas,,
6540,0fc6e2bfcfcac166d07ed3f70ec63954e914eb28,lifford Wolf <clifford@clifford.at>, 2019-01-02 17:34:04 +0100,770, merge pull request 770 whitequark opt_expr_cmp opt_expr refactor improve simplification comparison,,
6541,bf8db55ef36f6839827cd8bc69f673fd3fd43cca,hitequark <whitequark@whitequark.org>, 2019-01-02 05:04:28 +0000, , opt_expr improve simplification comparison large constant idea behind simplification bit signal compared bit constant constant nth higher bit set either always succeeds always fails however existing implementation worked one hot signal reason also printed incorrect message commit adjusts simplification much power possible fix bug,,
6542,56ca1e6afc66542666e73356cbe62f6ca64215a7,lifford Wolf <clifford@clifford.at>, 2019-01-02 16:28:18 +0100,755, merge pull request 755 icenowy anlogic dram init anlogic implement dram initialization,,
6543,b236faffa1f4e80f8af191469c89f582d3e0c324,lifford Wolf <clifford@clifford.at>, 2019-01-02 15:53:50 +0100, , merge branch master github.com yosyshq yosys,,
6544,979de95cf6a21aaa6f33cc3b20582333de6cf07d,lifford Wolf <clifford@clifford.at>, 2019-01-02 15:52:22 +0100,750, merge pull request 750 icenowy anlogic init initialization anlogic dffs,,
6545,2e606b1802470a9a59c1a766df2d3b6fb4954578,lifford Wolf <clifford@clifford.at>, 2019-01-02 15:45:29 +0100,773, merge pull request 773 whitequark opt_lut elimination fix,,
6546,da1c8d8d3d531a72479fd22c86870b0168e156ab,lifford Wolf <clifford@clifford.at>, 2019-01-02 15:44:57 +0100,772, merge pull request 772 whitequark synth_lut synth add lut mode,,
6547,00330c741a52a96e7ec9ed53fde7de591e9f9c46,lifford Wolf <clifford@clifford.at>, 2019-01-02 15:43:10 +0100,771, merge pull request 771 whitequark techmap_cmp2lut cmp2lut new techmap pas,,
6548,1eb101a38a0e6ca99cb1dfbcc77f16a6bff79465,lifford Wolf <clifford@clifford.at>, 2019-01-02 15:33:43 +0100, , improve verificimporter support writes asymmetric memory signed clifford wolf clifford clifford.at,,
6549,50b09de03320843660636c663629c649ab242321,lifford Wolf <clifford@clifford.at>, 2019-01-02 15:05:23 +0100, , fix verificimporter asymmetric memory error message signed clifford wolf clifford clifford.at,,
6550,16bb823db8116ea2da2c659f8b9b2e9e2b9f2fbf,lifford Wolf <clifford@clifford.at>, 2019-01-02 14:47:18 +0100,769, merge pull request 769 whitequark typo fix typographical grammatical error inconsistency,,
6551,efa278e232d20ea080743801bd91d55ec62955cf,hitequark <whitequark@whitequark.org>, 2018-12-07 19:14:07 +0000, , fix typographical grammatical error inconsistency initial list hit generated codespell command hit evaluated fixed manually taking context consideration dirs kernel frontends backends pass techlibs dirs dirs libs ezsat libs subcircuit codespell dirs upto iff thru synopsys uint hit found looking comment string manually,,
6552,c55dfb83693c6707ecb1d7dce7824a61e87eb44d,hitequark <whitequark@whitequark.org>, 2019-01-02 10:21:58 +0000, , opt_lut reflect change sigmap otherwise luts missed elimination,,
6553,06143ab33f4064677586be2a2b0d763f0818e856,hitequark <whitequark@whitequark.org>, 2019-01-02 09:36:32 +0000, , opt_lut use worklist revisit cell affected elimination,,
6554,f7363ac5086ccb8bdb97dcdbfed890c54e1ed153,hitequark <whitequark@whitequark.org>, 2019-01-02 08:40:01 +0000, , opt_lut count eliminated cell set,,
6555,17b283135658b84a0dfeec8b35f7d2bfe782be19,hitequark <whitequark@whitequark.org>, 2019-01-02 08:25:55 +0000, , synth_ice40 use lut coarse synthesis mode,,
6556,18174202a957cb20137e13893ad002ac1b52b61b,hitequark <whitequark@whitequark.org>, 2019-01-02 08:25:03 +0000, , synth add lut mode,,
6557,fdff32dd731d92c854aef73ea9fad89635e82c0f,hitequark <whitequark@whitequark.org>, 2019-01-02 08:05:44 +0000, , synth improve script documentation nfc,,
6558,a91892bba422bbe8de080a105a6fb4b44f96df1a,hitequark <whitequark@whitequark.org>, 2019-01-02 07:53:31 +0000, , cmp2lut new techmap pas,,
6559,4fd458290c3da4c3f372f2e1fdd99829a9462a38,hitequark <whitequark@whitequark.org>, 2019-01-02 04:31:20 +0000, , opt_expr refactor simplification unsigned onehot onehot nfci,,
6560,9e9846a6ead700756fbd7a5e6c72ccb424006934,hitequark <whitequark@whitequark.org>, 2019-01-02 03:01:25 +0000, , opt_expr refactor simplification signed nfci,,
6561,8e53d2e0bf3584709cd320447ad5a89a80dcfd94,hitequark <whitequark@whitequark.org>, 2019-01-02 02:45:49 +0000, , opt_expr simplify unsigned comparison commit unsigned comparison would simplified commit also make code handling comparison rigorous abort unexpected input,,
6562,4b9f619349e6b7452739631635ab3b5a4d94b522,lifford Wolf <clifford@clifford.at>, 2019-01-01 11:13:48 +0100,768, merge pull request 768 whitequark opt_lut_elim opt_lut eliminate luts evaluating constant input,,
6563,42c356c49c04a735fe27e672ff31452170f84b40,hitequark <whitequark@whitequark.org>, 2018-12-31 23:53:23 +0000, , opt_lut eliminate luts evaluating constant input,,
6564,0a840dd88334c382314db3aafc2f1da2a1969df2,lifford Wolf <clifford@clifford.at>, 2018-12-31 16:34:27 +0100, , fix handling keep wire wreduce signed clifford wolf clifford clifford.at,,
6565,e09e49ca5415d721b395fa5de4124cca50a6908b,lifford Wolf <clifford@clifford.at>, 2018-12-31 15:52:01 +0100,766, merge pull request 766 icenowy anlogic latch anlogic add latch cell,,
6566,ebe9351f82279f83ef16a24faac9853d40b3ece1,arry Doolittle <ldoolitt@recycle.lbl.gov>, 2018-12-28 08:21:53 -0800, , fix instance add_share_file techlibs ecp5 makefile.inc permit tree build,,
6567,99706b3bf48de121e58b76d4341d601f0bcc26cd,arry Doolittle <ldoolitt@recycle.lbl.gov>, 2018-12-28 08:24:31 -0800, , squelch little trailing whitespace,,
6568,1b369442995ea3f83d0d0445bb34c8f8115c10a3,cenowy Zheng <icenowy@aosc.io>, 2018-12-25 22:47:46 +0800, , anlogic add latch cell add latch cell anlogic cell replacement library copying fpgas latch code signed icenowy zheng icenowy aosc.io,,
6569,245724a504528156485bbb32710b5e5444899ce1,lifford Wolf <clifford@clifford.at>, 2018-12-23 16:16:06 +0100,761, merge pull request 761 whitequark proc_clean remove empty case possible safely,,
6570,6dad1913779f729222f65e1098a4facb36c5837a,lifford Wolf <clifford@clifford.at>, 2018-12-23 15:45:09 +0100, , add read_ilang overwrite signed clifford wolf clifford clifford.at,,
6571,d938ce7ab6df091e0edd40f85f08fcd5458d9d6d,lifford Wolf <clifford@clifford.at>, 2018-12-23 15:44:19 +0100, , merge branch master github.com yosyshq yosys,,
6572,18291c20d2b17689729d9c36b08967e928e4e32a,hitequark <whitequark@whitequark.org>, 2018-12-23 09:04:23 +0000, , proc_clean remove empty case case use def compare,,
6573,e5eb3d2c8ace00aeedec410d17a4972a76782089,lifford Wolf <clifford@clifford.at>, 2018-12-22 20:12:18 +0100,757, merge pull request 757 whitequark manual_mem manual document meminit cell memory_ pass,,
6574,b784440857d6b71f46ae8784cc3767962e4edcaa,hitequark <whitequark@whitequark.org>, 2018-12-22 08:58:37 +0000, , proc_clean remove empty case end switch previously completely empty switch removed,,
6575,182d84ad54cff315e7afb07f5353a477e4c410f4,hitequark <whitequark@whitequark.org>, 2018-12-21 01:26:08 +0000, , manual make description meminit port match reality,,
6576,ee8a7589e09efeb38cbc5ee6fd241758d6637fe2,lifford Wolf <clifford@clifford.at>, 2018-12-21 17:56:43 +0100,758, merge pull request 758 whitequark tcl_script_args tcl add support passing argument script,,
6577,29a82acb2e2f5c7f6417dcf3ebb6597afae4a789,lifford Wolf <clifford@clifford.at>, 2018-12-21 17:39:52 +0100,759, merge pull request 759 whitequark memory_collect truncate init,,
6578,b9288b216dce110ad11eb0615a6a911a9fcae05b,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-12-21 14:08:23 +0100, , make install python library system path,,
6579,0c318e7db513bed1844f594ae780f854ed08e18f,hitequark <whitequark@whitequark.org>, 2018-12-21 02:01:27 +0000, , memory_collect truncate init semantics rtlil constant bit declared bit width zero padding therefore output memory_collect used simulation truncating end init produce incorrect simulation result,,
6580,c04908c99740e616cae454aa6a5d7a3dd13af2fa,hitequark <whitequark@whitequark.org>, 2018-12-20 07:59:40 +0000, , manual fix typo,,
6581,2ca237e08665e4307da5bf40b7f3e17ca3e640db,hitequark <whitequark@whitequark.org>, 2018-12-20 07:29:46 +0000, , tcl add support passing argument script,,
6582,a9ff81dd82d347b5ed867f142e61271aa40d85ee,hitequark <whitequark@whitequark.org>, 2018-12-20 04:37:28 +0000, , manual document meminit cell memory_ pass,,
6583,90d00182cfe358438d777f2ca7abacb4c6a2733c,cenowy Zheng <icenowy@aosc.io>, 2018-12-19 10:18:47 +0800, , anlogic implement dram initialization tool accept dram cell contain unknown value initial value initialzation support dram previously skipped add support add new pas determine unknown value initial value signed icenowy zheng icenowy aosc.io,,
6584,93d44bb9a613b46a80642b8ce71295db18fadbc5,lifford Wolf <clifford@clifford.at>, 2018-12-19 19:52:31 +0100,752, merge pull request 752 icenowy anlogic lut cost anlogic let lut5 cost lut4,,
6585,c98d44ac1264af679aa6eef6da86eb609a5e0ae9,lifford Wolf <clifford@clifford.at>, 2018-12-19 19:51:10 +0100,753, merge pull request 753 icenowy anlogic makefile fix anlogic fix makefile.inc,,
6586,4d84a456dcbf5dea7e689a05cb031a394cec447a,lifford Wolf <clifford@clifford.at>, 2018-12-19 19:48:54 +0100,749, merge pull request 749 icenowy anlogic dram fix anlogic fix dbits anlogic eagle dram16x4,,
6587,3993ba71f7eb663fba73c0da4e35183b076168dd,cenowy Zheng <icenowy@aosc.io>, 2018-12-19 10:23:58 +0800, , anlogic fix makefile.inc addition dram inferring support installation eagle_bb.v accidentally removed fix issue signed icenowy zheng icenowy aosc.io,,
6588,c9513c695a76124ef1155343e3c058767c418051,cenowy Zheng <icenowy@aosc.io>, 2018-12-19 09:36:53 +0800, , anlogic let lut5 cost lut4 according datasheet anlogic eagle fpgas luts natively anlogic fpga lut4 mslices enhanced lut5 lslices enhanced lut5 divided two lut4s lut5 cost around resource lut4 lut6 cost resource lut5 change lut parameter passed abc command pas cost info abc process signed icenowy zheng icenowy aosc.io,,
6589,76696e80041dc5b8f4ba986f4f83d6e7b6854e96,im Lawson <ucbjrl@berkeley.edu>, 2018-12-18 14:11:02 -0800, , fix botched merge changelog,,
6590,f4d500f98e0e298a98099ec2177b43571e9cda61,im Lawson <ucbjrl@berkeley.edu>, 2018-12-18 14:08:20 -0800, , merge remote tracking branch upstream master conflict changelog frontends verific verific.cc frontends verilog,,
6591,23bb77867f56e966195d99d1d89b45d510d0b92d,lifford Wolf <clifford@clifford.at>, 2018-12-18 20:02:39 +0100, , minor style fix signed clifford wolf clifford clifford.at,,
6592,2d73e1b60a43f2a621b387768134b83054f59e89,lifford Wolf <clifford@clifford.at>, 2018-12-18 19:59:29 +0100,748, merge pull request 748 makaimann add btor ops add btor ops mul div mod concat,,
6593,eddf075d934693471f77e92fb2cf687f69a59cb5,lifford Wolf <clifford@clifford.at>, 2018-12-18 19:55:42 +0100,751, merge pull request 751 daveshah1 fix_589 memory_dff fix typo checking init value,,
6594,2b16d4ed3d4dc5776253fcb3736e3b54c8e4916e,avid Shah <davey1576@gmail.com>, 2018-12-18 17:40:01 +0000, , memory_dff fix typo checking init value signed david shah davey1576 gmail.com,,
6595,fdf7c421810e8718f7ee312ddd3cfdbfb65aa2ce,lifford Wolf <clifford@clifford.at>, 2018-12-18 17:49:38 +0100, , fix segfault ast simplify proposed dan gisselquist signed clifford wolf clifford clifford.at,,
6596,4bf8ac728cbebabf2333f2a15b9e52c6af8b806a,cenowy Zheng <icenowy@aosc.io>, 2018-12-18 15:39:02 +0800, , anlogic set init value dffs dffinit already supported different initialization string dffs check initialization initialization anlogic dffs ready support set init value anlogic dffs signed icenowy zheng icenowy aosc.io,,
6597,256fb8c95c3b974fb636f515297191a6fc70b356,cenowy Zheng <icenowy@aosc.io>, 2018-12-18 23:10:40 +0800, , add dffinit noreinit parameter sometimes cell might initialized map process e.g fpga platform anlogic eagle lattice ecp5 example pin async reset reset initial value mean async reset value set initial value case dffinit pas reinitialize different value lead error add noreinit parameter safeguard technically initialized dffinit pas default value set signed icenowy zheng icenowy aosc.io,,
6598,3d671630e2bf78cd53ef1b678a1bbb63338cbcd2,lifford Wolf <clifford@clifford.at>, 2018-12-18 16:01:22 +0100, , improve src tagging using name attrs cell wire verific front end signed clifford wolf clifford clifford.at,,
6599,fec8b3c81ffcf1f8a27e79250c05b6ea91571bbe,cenowy Zheng <icenowy@aosc.io>, 2018-12-18 15:37:43 +0800, , add dffinit strinit high low platform string initialize dff might high low e.g anlogic set reset add strinit parameter dffinit allow specify string used high low signed icenowy zheng icenowy aosc.io,,
6600,7854d5ba217788bb66881237feac8ba2748758b9,cenowy Zheng <icenowy@aosc.io>, 2018-12-18 14:38:44 +0800, , anlogic fix dbits anlogic eagle dram16x4 dbits dram16x4 wrong set lead waste dram bit fix dbits number ram configuration signed icenowy zheng icenowy aosc.io,,
6601,abf5930a3325b8ae89f8cbb89a0f963e316c0889,akaimann <makaim@stanford.edu>, 2018-11-05 11:49:31 -0800, , add btor ops mul div mod concat,,
6602,847fd360773d72933f1c728dba0755e0033350a6,lifford Wolf <clifford@clifford.at>, 2018-12-17 17:16:10 +0100,746, merge pull request 746 icenowy anlogic dram support dram inferring anlogic fpgas,,
6603,3b4290a1b822aca42ceab4a89043329cb060325d,lifford Wolf <clifford@clifford.at>, 2018-12-17 16:35:56 +0100,742, merge pull request 742 whitequark changelog update changelog mention improvement,,
6604,97b49d6e4532e7bfd183c8d87113e4993b246b77,lifford Wolf <clifford@clifford.at>, 2018-12-17 16:29:25 +0100,741, merge pull request 741 whitequark read_ilang allow slicing sigspecs wire,,
6605,ce701fd3348f43e66a445ef58e4818adaf3e574d,lifford Wolf <clifford@clifford.at>, 2018-12-17 16:26:57 +0100,744, merge pull request 744 whitequark write_verilog_ shift write_verilog handle shift cell,,
6606,d53a2bd1d3ae3cfbc9ead0fc12999fe269628179,cenowy Zheng <icenowy@aosc.io>, 2018-12-14 16:50:37 +0800, , anlogic add support eagle distributed ram mslices eagle series fpga configured distributed ram enable synthesis dram anlogic software suite support exist initializtion data dram enable initialization support inferred dram signed icenowy zheng icenowy aosc.io,,
6607,634d7d1c1424c69d983c008cfd800c0d7db43379,cenowy Zheng <icenowy@aosc.io>, 2018-12-14 16:46:01 +0800, , revert leave real black box cell reverts commit synthesis tool generating eg_logic cell good choice furtherly optimized pnr although sometimes eg_logic blackbox eg_phy cell latter close hardware implementation signed icenowy zheng icenowy aosc.io,,
6608,dc6e63d8cd138ef36ac8cbc892c2f262b7bf01c5,lifford Wolf <clifford@clifford.at>, 2018-12-16 21:27:56 +0100,745, merge pull request 745 yosyshq revert 714 revert proof concept preserve naming abc using dress,,
6609,2641a3089bf042b6681727c25ad1a5d08dcc89a2,lifford Wolf <clifford@clifford.at>, 2018-12-16 21:27:31 +0100, , revert proof concept preserve naming abc using dress,,
6610,ca866d384e666f27e2cd7bb80950d0a1dd7c0ebd,hitequark <whitequark@whitequark.org>, 2018-12-16 18:46:32 +0000, , write_verilog handle shift cell implementation corresponds following verilog lifted straight simlib.v module shift parameter a_signed parameter b_signed parameter a_width parameter b_width parameter y_width input a_width input b_width output y_width generate b_signed begin block1 assign signed end else begin block2 assign end endgenerate endmodule,,
6611,9f5c7017ff89ad914b6b9be0620996d77e24f71b,hitequark <whitequark@whitequark.org>, 2018-12-16 18:25:53 +0000, , update changelog,,
6612,4effb38e6d318e2e233bdfa9f2e0bb67e4998bf0,hitequark <whitequark@whitequark.org>, 2018-12-16 17:50:36 +0000, , read_ilang allow slicing sigspecs,,
6613,ddff75b60ab6b29bbc8425c7f5ac2e6ebbbf32a6,lifford Wolf <clifford@clifford.at>, 2018-12-16 16:45:49 +0100,736, merge pull request 736 whitequark select print selection assert flag cause error,,
6614,f6412d71099ff31fe899e0e982df99c3c8bc98aa,hitequark <whitequark@whitequark.org>, 2018-12-13 04:31:58 +0000, , select print selection assert flag cause error,,
6615,5fa5dbbddab03af89e00426e21df9f30d020a94e,lifford Wolf <clifford@clifford.at>, 2018-12-16 16:36:19 +0100, , rename fine label map synth_ice40 signed clifford wolf clifford clifford.at,,
6616,4c5173045bb4e8d6f00d9ba5269bf30e6c10d6f6,lifford Wolf <clifford@clifford.at>, 2018-12-16 16:31:37 +0100,704, merge pull request 704 webhat feature fix awk using awk rather gawk,,
6617,fccaa25ec1b053259a377991d8deba0f71021956,hitequark <whitequark@whitequark.org>, 2018-12-13 04:36:02 +0000, , write_verilog add missing newline,,
6618,ac27a5a7372b021f4d7ab848911fad7725c75ce7,lifford Wolf <clifford@clifford.at>, 2018-12-16 16:05:14 +0100,738, merge pull request 738 smunaut issue_737 verilog_parser properly handle recursion processing attribute,,
6619,0d9c850a0713e3ff59a9ff2ab89e9fd47fd8aa08,lifford Wolf <clifford@clifford.at>, 2018-12-16 16:02:21 +0100,735, merge pull request 735 daveshah1 trifixes deminout fix,,
6620,1e1452c7ff22a8b7a2f948c080213e0a6bed7b82,lifford Wolf <clifford@clifford.at>, 2018-12-16 16:01:13 +0100,739, merge pull request 739 whitequark patch add .editorconfig file,,
6621,8f359cf1ff52c9e039b9d0465d70c63dc564455f,hitequark <whitequark@whitequark.org>, 2018-12-16 14:57:43 +0000, , add .editorconfig file see http detail,,
6622,f53e19cc718f2b8b8f48f8de988f980af5474d25,lifford Wolf <clifford@clifford.at>, 2018-12-16 15:57:28 +0100, , fix equiv_opt indenting signed clifford wolf clifford clifford.at,,
6623,2a681909dff173f63659d7c882137e53ad768ce8,lifford Wolf <clifford@clifford.at>, 2018-12-16 15:54:26 +0100,724, merge pull request 724 whitequark equiv_opt equiv_opt new command verifying optimization pass,,
6624,a2154c1be0842541d04e2d9e0ebac9ccb3b472be,lifford Wolf <clifford@clifford.at>, 2018-12-16 15:53:44 +0100,734, merge pull request 734 grahamedgecombe fix shuffled bram initdata memory_bram fix initdata bit order shuffling,,
6625,ceffa66dbd70609184b8e0e82b61442f020811bf,lifford Wolf <clifford@clifford.at>, 2018-12-16 15:50:42 +0100,730, merge pull request 730 smunaut ice40 honor dont_touch attribute ffssr pas,,
6626,f481ad4d448611467a43b1a2f55980914cc1a701,lifford Wolf <clifford@clifford.at>, 2018-12-16 15:50:16 +0100,729, merge pull request 729 whitequark write_verilog correctly map rtlil sync init,,
6627,0c69f1d7770a7afc6c07d3fb0adaa8d5548e4f27,lifford Wolf <clifford@clifford.at>, 2018-12-16 15:42:04 +0100,725, merge pull request 725 olofk ram4k init use non blocking assignment sb_ram40_4k yosys,,
6628,a1fb5b1e4be558135e1a51b5e3b3690f5d343e68,lifford Wolf <clifford@clifford.at>, 2018-12-16 15:41:30 +0100,714, merge pull request 714 daveshah1 proof concept preserve naming abc using dress,,
6629,9522eee02fbc7cb0e375401573efb8ff8f399137,lifford Wolf <clifford@clifford.at>, 2018-12-16 15:30:08 +0100,723, merge pull request 723 whitequark synth_ice40 split map_gates fine,,
6630,19ca4e2ac3f9a4d374299e914ac08c47813f909b,lifford Wolf <clifford@clifford.at>, 2018-12-16 15:28:29 +0100,722, merge pull request 722 whitequark rename_src rename add src inferring name source location,,
6631,556341a77fccd990fa8c06c78b2b41a956b9b98f,lifford Wolf <clifford@clifford.at>, 2018-12-16 15:27:23 +0100,720, merge pull request 720 whitequark master lut2mux handle bit init constant lut cell,,
6632,58fb2ac818d07021b6929cb9ff14e13e993a231f,ylvain Munaut <tnt@246tNt.com>, 2018-12-13 18:47:05 +0100,737, verilog_parser properly handle recursion processing attribute fix 737 signed sylvain munaut tnt 246tnt.com,,
6633,4c5944716834e42f5ff5ddaf9a4ef748f8cc2af7,avid Shah <dave@ds0.me>, 2018-12-12 17:17:36 +0000, , deminout consider tribuf cell signed david shah dave ds0.me,,
6634,d3fe9465f3efc30daf54926d6b3d2743b5fb3e51,avid Shah <dave@ds0.me>, 2018-12-12 16:50:46 +0000, , deminout demote constant driven inouts input signed david shah dave ds0.me,,
6635,4fef9689abb81286af4d9c6bc420b78f61d89550,raham Edgecombe <gpe@grahamedgecombe.com>, 2018-12-08 09:59:56 +0000, , memory_bram fix initdata bit order shuffling case memory_bram pas shuffle order bit memory rd_data port although order bit wr_data wr_en port changed match rd_data port order bit initialization data cause read initialized memory return invalid data initialization data overwritten commit fix bug shuffling initdata bit exactly order rd_data wr_data wr_en bit,,
6636,7ca9fa64f7438cc4238b9245defd72a242da0fe7,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-12-11 08:42:57 +0100, , added python api install,,
6637,c151bb31eb9bc905f3a91803a2f4ea882a254b3c,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-12-11 08:13:42 +0100, , added sample code python api,,
6638,0b9bb852c66ec2a6e9b4b510b3e2e32b8c6a6b16,lifford Wolf <clifford@clifford.at>, 2018-12-10 03:43:07 +0100, , add yosys smtbmc support btor witness signed clifford wolf clifford clifford.at,,
6639,add6ab9b2a8d94bee0e7949a4524cc673ec336b1,ylvain Munaut <tnt@246tNt.com>, 2018-12-08 22:46:28 +0100, , ice40 honor dont_touch attribute ffssr pas useful want place manually ... merge might make manual placement invalid signed sylvain munaut tnt 246tnt.com,,
6640,47a5dfdaa4bd7d400c6e3d58476de80904df460d,lifford Wolf <clifford@clifford.at>, 2018-12-08 06:59:27 +0100, , add yosys smtbmc btorwit skeleton signed clifford wolf clifford clifford.at,,
6641,ed3c57fad3616b981e54e2f209e7ee40ff87c8a7,lifford Wolf <clifford@clifford.at>, 2018-12-08 06:21:31 +0100, , fix btor init value handling signed clifford wolf clifford clifford.at,,
6642,7fe770a441a129c509fd4da04b60ada942a28bc8,hitequark <whitequark@whitequark.org>, 2018-12-07 18:48:06 +0000, , write_verilog correctly map rtlil sync init,,
6643,7ff5a9db2d17c384260c2220c9205a7b4891f001,hitequark <whitequark@whitequark.org>, 2018-12-07 16:58:33 +0000, , equiv_opt pas equiv techmapping allows avoiding techmap crash e.g large memory white box cell model,,
6644,c38ea9ae65b2a987d6a7ea790abf339944069f9a,hitequark <whitequark@whitequark.org>, 2018-12-06 14:28:20 +0000, , equiv_opt new command verifying optimization pass,,
6645,435776120a40ed06ea42ca63bcca231913507ac3,avid Shah <davey1576@gmail.com>, 2018-12-07 17:17:26 +0000,727, merge pull request 727 whitequark opt_lut opt_lut leave intact luts cascade feeding module output,,
6646,7ec740b7ad4ee4bc02e2564671e0153cdd08152f,hitequark <whitequark@whitequark.org>, 2018-12-07 17:13:52 +0000, , opt_lut leave intact luts cascade feeding module output,,
6647,9eb03d458dcb2a3ba91a84739e764558b26e335c,hitequark <whitequark@whitequark.org>, 2018-12-07 17:04:41 +0000, , opt_lut show original truth table cell,,
6648,a8ab7228240fb227f4178ca02037cdcf897ee19e,hitequark <whitequark@whitequark.org>, 2018-12-07 16:31:15 +0000, , opt_lut add limit option debugging,,
6649,889297c62a6e99c41995bcb3606e8be4490a2c9c,lof Kindgren <olof.kindgren@gmail.com>, 2018-12-06 21:45:59 +0100, , use non blocking assignment sb_ram40_4k yosys initial statement blocking assignment normally used e.g verilator throw warning non blocking one used yosys however properly resolve interdependency blocking assignment used initialization sb_ram_40_4k thus used patch change use non blocking assignment yosys,,
6650,1dfb2fecabae120e9c1ca1f214163857b524e718,avid Shah <dave@ds0.me>, 2018-12-04 14:17:47 +0000, , abc preserve naming abc using dress command signed david shah dave ds0.me,,
6651,6e559ee3c78c0984e1f486ecedf61c3011aa0f0d,hitequark <whitequark@whitequark.org>, 2018-12-06 12:02:42 +0000, , synth_ice40 split map_gates fine,,
6652,6577a6924665f54c6db8f12cda5b089247516981,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-12-06 12:17:09 +0100, , throw exception member null,,
6653,7d1088afc453f57f0ecc0f55ac2c91fd72ad8f2e,lifford Wolf <clifford@clifford.at>, 2018-12-06 07:29:37 +0100, , add missing .gitignore signed clifford wolf clifford clifford.at,,
6654,643f858acffcb40cce4686a5a039dc80c18b933d,lifford Wolf <clifford@clifford.at>, 2018-12-06 07:29:21 +0100, , bugfix opt_expr handling signed clifford wolf clifford clifford.at,,
6655,910d94b21214b78d841cfb32a724c4f0ea8b365d,lifford Wolf <clifford@clifford.at>, 2018-12-06 07:21:50 +0100, , verific update signed clifford wolf clifford clifford.at,,
6656,a9baee4b24a2e2d854d96b9d38e53f3cc4e1262a,hitequark <whitequark@whitequark.org>, 2018-12-05 20:34:53 +0000, , rename add src inferring name source location,,
6657,d1f2cb01dcde4bd8972e28df9e600a4060b77344,hitequark <whitequark@whitequark.org>, 2018-12-05 19:27:48 +0000, , lut2mux handle bit init constant lut cell pas already handle init constant shorter width done recursion base case,,
6658,88217d0157a1dd11a8151542adaed5d0a1c90149,hitequark <whitequark@whitequark.org>, 2018-12-05 19:12:02 +0000, , opt_lut simplify type conversion nfc,,
6659,1bb728e24fd4e2a2a4025aba43344b1072d92e2e,lifford Wolf <clifford@clifford.at>, 2018-12-05 09:19:44 -0800,709, merge pull request 709 smunaut issue_708 make return value clog2 signed,,
6660,728a251a95d3c43d7fc6e439d0d9fbe6dac1bbc6,lifford Wolf <clifford@clifford.at>, 2018-12-05 09:16:35 -0800,718, merge pull request 718 whitequark gate2lut gate2lut new techlib converting yosys gate fpga luts,,
6661,d9fa4387c97745c558acdd8ea7f436917302796e,hitequark <whitequark@whitequark.org>, 2018-12-05 05:24:15 +0000, , synth_ice40 add noabc option use built lut techmapping combined relut get sensible result,,
6662,9ef078848a5b121336b83043c565ce47433eb2d8,hitequark <whitequark@whitequark.org>, 2018-12-05 04:50:38 +0000, , gate2lut new techlib converting yosys gate fpga luts,,
6663,12596b5003bcc6180cda04ce2aaaa2a8145f8a9b,hitequark <whitequark@whitequark.org>, 2018-12-05 04:32:01 +0000, , fix typo,,
6664,e1153031291275dc1c16445b1b2089ffd4335845,lifford Wolf <clifford@clifford.at>, 2018-12-05 09:08:30 -0800,713, merge pull request 713 diego master change gowin synth command alu primitive support,,
6665,1a260ce89b79f0d4c2092f725b48583bd5e7bc41,lifford Wolf <clifford@clifford.at>, 2018-12-05 09:08:04 -0800,712, merge pull request 712 mmicko anlogic support initial support anlogic fpga,,
6666,2d98db73e39f17865ae26cdd00cf7c112521649f,lifford Wolf <clifford@clifford.at>, 2018-12-05 18:03:58 +0100, , rename opt_lut.cpp opt_lut.cc signed clifford wolf clifford clifford.at,,
6667,50a94ce4fc64ef4b95dba4119e82df01680b0617,lifford Wolf <clifford@clifford.at>, 2018-12-05 09:02:13 -0800,717, merge pull request 717 whitequark opt_lut add new opt_lut pas combine inefficiently packed luts,,
6668,11323665aff4c4af612f12fb3dda5096ace26a7d,lifford Wolf <clifford@clifford.at>, 2018-12-05 08:59:21 -0800,716, merge pull request 716 whitequark ice40_unlut extract ice40_unlut pas ice40_opt,,
6669,45cb6200af13469724de42656f2c1f0f61c8766a,hitequark <whitequark@whitequark.org>, 2018-12-05 15:26:40 +0000, , opt_lut add dlogic avoid disturbing logic carry chain,,
6670,e6034840702effa2ff0c2eee0cca046b5c097e86,hitequark <whitequark@whitequark.org>, 2018-12-05 13:14:44 +0000, , opt_lut always prefer eliminate luts always either buffer inverter keeping larger lut preserve source level information design,,
6671,59eea0183ffaa453f77c6d439a9df8c1087c0fe0,hitequark <whitequark@whitequark.org>, 2018-12-05 12:35:27 +0000, , opt_lut collect display statistic,,
6672,e54c7e951c5659ae6ebb4dfe9c42adfe0498dc4b,hitequark <whitequark@whitequark.org>, 2018-12-05 12:26:41 +0000, , opt_lut refactor use worker nfc,,
6673,ea4870b12690bd313852c952f4fd17efaf63abb6,hitequark <whitequark@whitequark.org>, 2018-12-05 00:28:03 +0000, , synth_ice40 add relut option run ice40_unlut opt_lut,,
6674,9e072ec21f9985126e1cfeb04fa7f2bc963790b3,hitequark <whitequark@whitequark.org>, 2018-12-05 00:23:22 +0000, , opt_lut new pas combine luts tighter packing,,
6675,1719aa88acf9f6d52caa81384bc50237605157e3,hitequark <whitequark@whitequark.org>, 2018-12-04 19:43:33 +0000, , extract ice40_unlut pas ice40_opt currently ice40_opt unlut would map sb_lut4 lut convert back logic immediately desirable goal operate lut cell desirable result ice40_opt unlut achieved running simplemap opt ice40_unlut,,
6676,615b30bd29b13011f3faaeb660e9738262b37f3a,erge Bazanski <sergiusz@q3k.org>, 2018-12-05 17:22:14 +0100,719, merge pull request 719 yosyshq q3k flailing around trying fix osx fix travis osx,,
6677,323480d66b541c3296f869f75bb33ed2ceeb8753,ergiusz Bazanski <q3k@q3k.org>, 2018-12-05 11:50:58 +0100, , travis osx fix use clang instead gcc,,
6678,c800e3bb163550f83ac677676a89f701f5f36052,lifford Wolf <clifford@clifford.at>, 2018-12-04 23:30:23 +0100, , fix typo signed clifford wolf clifford clifford.at,,
6679,70c417174d8f42ca8613a1f9a53b2cdc85a4a3c4,lifford Wolf <clifford@clifford.at>, 2018-12-04 14:29:21 -0800,702, merge pull request 702 smunaut min_ce_use add option use dffe resulting signal would use time,,
6680,819ca7309620b3791c7b93de44990ffb4fceb30f,iego H <dhdezr@gmail.com>, 2018-12-03 20:08:35 -0600, , change gowin synth command alu primitive support,,
6681,43030db5fff285de85096aaf5578b0548659f6b7,iodrag Milanovic <mmicko@gmail.com>, 2018-12-02 11:57:50 +0100, , leave real black box cell,,
6682,83bce9f59c2ae54038f1cf2938fd095e7039c38a,iodrag Milanovic <mmicko@gmail.com>, 2018-12-01 18:28:54 +0100, , initial support anlogic fpga,,
6683,47c89d600c11aee97e325351d295781169d62978,lifford Wolf <clifford@clifford.at>, 2018-12-01 04:11:19 +0100,676, merge pull request 676 rafaeltp master split sigspec bit calling solves 675,,
6684,e90195b737912f6cffcc1b8720c7d72e746d8854,lifford Wolf <clifford@clifford.at>, 2018-11-29 05:07:40 +0100, , improve consteval error handling non eval cell type signed clifford wolf clifford clifford.at,,
6685,3e5ab50a73ec05badee2a8808cc0953a34dc9ae2,ylvain Munaut <tnt@246tNt.com>, 2018-11-15 02:49:35 +0100, , ice40 add option use use ffs signed sylvain munaut tnt 246tnt.com,,
6686,8d3ab626ea39ed109ab061d69684a66fc2322ff2,ylvain Munaut <tnt@246tNt.com>, 2018-11-15 02:48:44 +0100, , dff2dffe add option unmap remove dffe low signal use signed sylvain munaut tnt 246tnt.com,,
6687,86ce43999eaed10c3b9d141bb2f66bf98ad45eb6,ylvain Munaut <tnt@246tNt.com>, 2018-11-24 18:49:23 +0100,708, make return value clog2 signed per verilog 2005 17.11.1 fix 708 signed sylvain munaut tnt 246tnt.com,,
6688,ab97eddee9b0ea0a772660731fe4c3270d2564e5,lifford Wolf <clifford@clifford.at>, 2018-11-20 17:56:47 +0100, , add iteration limit opt_muxtree signed clifford wolf clifford clifford.at,,
6689,c472467be912aad65a0e49364dd5a9a6402291b1,aniÃ«l W. Crompton <daniel.crompton@gmail.com>, 2018-11-19 21:46:18 +0100, , using awk rather gawk,,
6690,9228f015a30be6363555d80c2f9342f9cc51177c,lifford Wolf <clifford@clifford.at>, 2018-11-13 17:22:28 +0100, , update abc git rev 2ddc57d signed clifford wolf clifford clifford.at,,
6691,82aaf6d9086176c746bb157f33fd085a2e03e461,lifford Wolf <clifford@clifford.at>, 2018-11-12 09:27:33 +0100, , add write_aiger signed clifford wolf clifford clifford.at,,
6692,ef1c61aae474a6f44f800216ff8565d7b2a12816,lifford Wolf <clifford@clifford.at>, 2018-11-12 09:10:25 +0100, , merge branch master github.com yosyshq yosys,,
6693,dbc4cb8f4a39b2f9dd4ea8fb44196ce0a2905bbd,lifford Wolf <clifford@clifford.at>, 2018-11-12 09:09:22 +0100,697, merge pull request 697 eddiehung xilinx_ps7 add support ps7 block xilinx,,
6694,317cc9c2b7a68078fbcaf47caee66ad7cfe9fa8d,lifford Wolf <clifford@clifford.at>, 2018-11-12 09:08:49 +0100,695, merge pull request 695 daveshah1 ecp5_bb ecp5 adding blackbox cell,,
6695,d1372873e8dfdb219b7c55eb7540cf063ae00971,lifford Wolf <clifford@clifford.at>, 2018-11-11 19:37:31 +0100, , update abc git rev 68da3cf signed clifford wolf clifford clifford.at,,
6696,99a14b0e37a383de39136807f9eb09e18fa859b9,ddie Hung <eddieh@ece.ubc.ca>, 2018-11-10 12:37:45 -0800, , add support xilinx ps7 block,,
6697,5387ccb041f4acafc96c7b3fcf8db04dddfb8ab5,lifford Wolf <clifford@clifford.at>, 2018-11-09 21:03:13 +0100, , set verific flag signed clifford wolf clifford clifford.at,,
6698,fae3e645a25550be1879b9320a82f1abc54a668e,avid Shah <dave@ds0.me>, 2018-11-09 18:25:42 +0000, , ecp5 add fake dcu parameter signed david shah dave ds0.me,,
6699,960c8794fa0da7c0ea8b6bf39bf309425fab17b3,avid Shah <dave@ds0.me>, 2018-11-09 15:18:30 +0000, , ecp5 add blackboxes ancillary dcu cell signed david shah dave ds0.me,,
6700,43ee1f3f62a96d9b5a1a909d18c418af39ca520a,lifford Wolf <clifford@clifford.at>, 2018-11-09 13:02:49 +0100,696, merge pull request 696 arjenroodselaar verific_darwin use appropriate static library building verific macos,,
6701,05d2e5d773cff71b668d7bb96a509ece835ebf6a,lifford Wolf <clifford@clifford.at>, 2018-11-08 09:58:47 +0100, , fix make ystests use correct yosys binary signed clifford wolf clifford clifford.at,,
6702,4e846694f76d48f77b44a109d8ed478c8071ebd6,rjen Roodselaar <arjen@fb.com>, 2018-11-07 23:18:47 -0800, , use appropriate static library building verific macos,,
6703,825b4c1aa9ae5abe7484f056cc14d973bcaae378,lifford Wolf <clifford@clifford.at>, 2018-11-07 20:16:40 +0100,693, merge pull request 693 yosyshq rlimit improve rlimit handling smtio.py,,
6704,1f51332808b5dce76d74a64bd84e4e51c65f6998,avid Shah <dave@ds0.me>, 2018-11-07 14:56:38 +0000, , ecp5 adding blackbox cell signed david shah dave ds0.me,,
6705,b54bf7c0f9720526dffce684ef1353b81f99547c,lifford Wolf <clifford@clifford.at>, 2018-11-07 15:32:34 +0100, , limit stack size darwin signed clifford wolf clifford clifford.at,,
6706,7bd2144d03ae5daffbcddea609d2db7df7b751a2,lifford Wolf <clifford@clifford.at>, 2018-11-06 12:21:05 +0100,694, merge pull request 694 trcwm dffmap_expr_fix dfflibmap changed missing pin error warning,,
6707,cfc9b9147c3d737781f197a825b019584c2695a5,iels Moseley <n.a.moseley@moseleyinstrumnets.com>, 2018-11-06 12:11:52 +0100, , dfflibmap changed missing pin error warning additional reason info,,
6708,f6c4485a3ac315fbed76f1a2e1f22df7afb36886,lifford Wolf <clifford@clifford.at>, 2018-11-06 11:11:05 +0100, , run solver non incremental mode whem smtio.py configured non incremental solving signed clifford wolf clifford clifford.at,,
6709,60ecc5c70ceb0c089e2054514138e7b0388a7722,lifford Wolf <clifford@clifford.at>, 2018-11-06 11:10:27 +0100, , update abc rev 4d56acf signed clifford wolf clifford clifford.at,,
6710,4c50e3abb9b39fe088cc0a08c63fcadb8abdabb7,lifford Wolf <clifford@clifford.at>, 2018-11-06 10:09:03 +0100, , fix improved smtio.py rlimit code signed clifford wolf clifford clifford.at,,
6711,79075d123f749ad39bf35f658f00a79a24efcf98,lifford Wolf <clifford@clifford.at>, 2018-11-06 10:05:23 +0100, , improve stack rlimit code smtio.py signed clifford wolf clifford clifford.at,,
6712,719e29404a74db8f994c9c3dc0d6b6e8d7f114a7,lifford Wolf <clifford@clifford.at>, 2018-11-05 12:33:21 +0100, , allow square bracket liberty identifier signed clifford wolf clifford clifford.at,,
6713,8f50f289b9d142828aa38a2d3338e8bf517b0258,lifford Wolf <clifford@clifford.at>, 2018-11-05 09:19:56 +0100,691, merge pull request 691 arjenroodselaar stacksize use conservative stack size smt2 macos,,
6714,2b935421718c9a8d8f2183d9cb4a4973c078bcfa,rjen Roodselaar <arjen@fb.com>, 2018-11-04 21:58:09 -0800, , use conservative stack size smt2 macos,,
6715,36ea98385f30107369479d2e682c544863c4f1af,lifford Wolf <clifford@clifford.at>, 2018-11-04 15:57:17 +0100, , add warning restrict without property signed clifford wolf clifford clifford.at,,
6716,d0acea4f2e6c98f09246584c2ac0903acc254093,lifford Wolf <clifford@clifford.at>, 2018-11-04 14:41:28 +0100, , add proper error message smtbmc append fails signed clifford wolf clifford clifford.at,,
6717,64e0582c292ca1f3a64c01d9a1faa96ef2f74588,lifford Wolf <clifford@clifford.at>, 2018-11-04 10:19:32 +0100, , various indenting fix ast front end mostly space tab issue signed clifford wolf clifford clifford.at,,
6718,68304c6d176e396e068cbe3ac2800ac75091143c,lifford Wolf <clifford@clifford.at>, 2018-11-04 10:08:33 +0100,687, merge pull request 687 trcwm master liberty file error contains pin reference non existing pin,,
6719,18a4c1cdacc948ef669678f9e3ac1052aadba1a2,lifford Wolf <clifford@clifford.at>, 2018-11-04 10:04:48 +0100,688, merge pull request 688 zipcpu rosenfell make rose fell dependent upon lsb,,
6720,39f891aebce87b4a6124c2f7dc5b6b2d04ec2899,ipCPU <dgisselq@ieee.org>, 2018-11-03 13:39:32 -0400, , make dependent upon lsb,,
6721,04cd17969657dc7402d79e054ea390f98e159083,iels Moseley <n.a.moseley@moseleyinstrumnets.com>, 2018-11-03 18:38:49 +0100, , liberty file newline handling relaxed descriptive error message,,
6722,d1e8249f9acd6e65e9804f5998906c6ce1915ec1,iels Moseley <n.a.moseley@moseleyinstrumnets.com>, 2018-11-03 18:07:51 +0100, , report error liberty file contains pin reference reference non existing pin,,
6723,d86ea6badd1911064138c32fc8e65934f923f90e,lifford Wolf <clifford@clifford.at>, 2018-11-01 15:25:24 +0100, , generate reg assigned continuous assignment warning rand reg signed clifford wolf clifford clifford.at,,
6724,b6781c6f4ba20ba14d1649a993fc09691921de2b,lifford Wolf <clifford@clifford.at>, 2018-11-01 11:40:58 +0100, , add support signed shift shiftx smt2 back end signed clifford wolf clifford clifford.at,,
6725,b4d82aa2450e042f884c5921407605dab5cfc190,lifford Wolf <clifford@clifford.at>, 2018-10-31 15:37:39 +0100, , merge branch igloo2,,
6726,d084fb4c3f389b99c08909666d8e953017cb7656,lifford Wolf <clifford@clifford.at>, 2018-10-31 15:36:53 +0100, , fix sf2 lut interface signed clifford wolf clifford clifford.at,,
6727,cf79fd43761b6501f392ee6ad4ed0f961b93a56f,lifford Wolf <clifford@clifford.at>, 2018-10-31 15:28:57 +0100, , basic smartfusion2 igloo2 synthesis support signed clifford wolf clifford clifford.at,,
6728,82965d60f53c817fea303abf8d6887ced8c8420e,lifford Wolf <clifford@clifford.at>, 2018-10-30 11:25:07 +0100,680, merge pull request 680 jburgess777 fix empty string back assert avoid assert label empty string,,
6729,6732e566321b828c83b563d24a10ac31c6d03e28,on Burgess <jburgess777@gmail.com>, 2018-10-28 14:49:09 +0000, , avoid assert label empty string calling back empty string allowed trigger assert recent gcc manual yosys counter.ys ... usr include bit basic_string.h 1136 std __cxx11 basic_string _chart _traits _alloc reference std __cxx11 basic_string _chart _traits _alloc back _chart char _traits std char_traits char _alloc std allocator char std __cxx11 basic_string _chart _traits _alloc reference char assertion empty failed 802 label.back getsize label gdb label ,,
6730,5c59429893b24ff539c65172066a6f343d3dc28e,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-10-25 16:32:28 +0200, , added variable __init__.py allow importing whole module,,
6731,0b81629779f70edf27b77939a3b291ec1ea35102,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-10-25 16:19:22 +0200, , changed dlopen flag support plugins,,
6732,e7880bab20c0c44943f3ec217fc1cb31cc25d393,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-10-25 15:06:55 +0200, , removed debug output make,,
6733,a13cba31c99340816cde520f0b51fcb6880c0172,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-10-25 15:06:26 +0200, , removed deletes,,
6734,db676957a0c3032ff44e3195d770948c1c3660af,lifford Wolf <clifford@clifford.at>, 2018-10-25 13:23:26 +0200,678, merge pull request 678 whentze master fix unhandled std out_of_range run_frontend due integer underflow,,
6735,5ab58d49308a670178a404e6e11bd8758f33c16d,lifford Wolf <clifford@clifford.at>, 2018-10-25 13:20:00 +0200, , fix minor typo error message signed clifford wolf clifford clifford.at,,
6736,6cd5b8b76ba9f9df04571defa33fc862aec87924,lifford Wolf <clifford@clifford.at>, 2018-10-25 13:18:59 +0200,679, merge pull request 679 udif pr_syntax_error meaningful systemverilog verilog parser error message,,
6737,05a9adfdeb3d66ea7aad1335d8658e133b54d903,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-10-25 12:27:56 +0200, , added,,
6738,536ae16c3abcf3fef1dd14df8733bf51fa1bce1a,di Finkelstein <github@udifink.com>, 2018-10-25 02:37:56 +0300, , rename generic syntax error message verilog systemverilog parser unique meaningful info error also add compilation example trigger message,,
6739,7703be045a0a46ed70ec19b5db731e33fa56cef5,lifford Wolf <clifford@clifford.at>, 2018-10-23 19:18:45 +0200,677, merge pull request 677 daveshah1 ecp5_dsp ecp5 add blackboxes mult18x18d alu54b,,
6740,9ed77f5ba853a316cf88221fa142e188f84765f0,hentze <muvlon@hentzes.de>, 2018-10-22 19:40:22 +0200, , fix unhandled std out_of_range calling yosys character argument,,
6741,b65932edc4a00860cafc04f962f2a08dd782b075,avid Shah <davey1576@gmail.com>, 2018-10-22 16:20:38 +0100, , ecp5 remove dsp parameter work signed david shah davey1576 gmail.com,,
6742,f8b97e21f3f76dd031f82586f8af104368f03e73,afaeltp <rafaeltp@soe.ucsc.edu>, 2018-10-21 11:32:44 -0700, , using access individual bit sigspec merging bit tmp sig setting port new signal,,
6743,101f5234ff17c0395672a93da6ee10294212ad90,avid Shah <davey1576@gmail.com>, 2018-10-21 19:27:02 +0100, , ecp5 add dsp blackboxes signed david shah davey1576 gmail.com,,
6744,7b964bfb83696ac66f31e560d8c0c475da2b5c10,afaeltp <rafaeltp@soe.ucsc.edu>, 2018-10-20 18:02:59 -0700, , cleaning,,
6745,ce069830c5f53643ea9e5bd26c20d13034a164d1,afaeltp <rafaeltp@soe.ucsc.edu>, 2018-10-20 17:57:26 -0700, , fixing code style,,
6746,0ad4321781a53210c42e3450b23f289bc0a35c99,afaeltp <rafaeltp@soe.ucsc.edu>, 2018-10-20 17:50:21 -0700,675, solves 675,,
6747,f25d0de6f80233b0af02067bea839bff19f62a3c,afaeltp <rafael.tp@gmail.com>, 2018-10-20 17:01:09 -0700,1, merge pull request yosyshq master updating,,
6748,23b69ca32b2ef93fc4b3f724099bfecdee0af869,lifford Wolf <clifford@clifford.at>, 2018-10-20 23:48:53 +0200, , improve read_verilog range bound warning signed clifford wolf clifford clifford.at,,
6749,f3de732fb4c85c02b64822c0c557a25b158e80ee,lifford Wolf <clifford@clifford.at>, 2018-10-20 23:28:09 +0200,674, merge pull request 674 rubund feature support systemverilog interface port top level module test case,,
6750,436e3c0a7cbe5a482e14857e4e5a1d02b3464ae8,uben Undheim <ruben.undheim@gmail.com>, 2018-10-20 12:45:51 +0200, , refactor code avoid code duplication added comment,,
6751,397dfccb304a12a40d34c4454a5cb4acee8be75f,uben Undheim <ruben.undheim@gmail.com>, 2018-10-20 11:58:25 +0200, , support systemverilog interface port top level module test case,,
6752,d9a438101298710b9dadd4e7a1cb0041e8ba4199,uben Undheim <ruben.undheim@gmail.com>, 2018-10-20 11:57:39 +0200, , fixed memory leak,,
6753,11c8a9eb960fdb0a412fabcfbe787cbf5cc3a67d,lifford Wolf <clifford@clifford.at>, 2018-10-19 17:32:42 +0200,673, merge pull request 673 daveshah1 ecp5_improve small ecp5 improvement,,
6754,d29b517fef05973dda3c556a95fbfb478d6e7e50,avid Shah <dave@ds0.me>, 2018-10-18 19:40:02 +0100, , ecp5 sim model fix signed david shah dave ds0.me,,
6755,677b8ed3ca70dad1dec288c274e64ebb0ef4011b,avid Shah <dave@ds0.me>, 2018-10-18 19:39:48 +0100, , ecp5 add latch inference signed david shah dave ds0.me,,
6756,6514443a5c6bc3361b3229a0603a7d1b805e1aa3,lifford Wolf <clifford@clifford.at>, 2018-10-19 16:09:11 +0200,672, merge pull request 672 daveshah1 fix_bram memory_bram reset make_outreg growing read port,,
6757,3420ae5ca5a6148c54310d065e7dcbd5a0ea1c8f,avid Shah <dave@ds0.me>, 2018-10-19 14:45:45 +0100, , memory_bram reset make_outreg growing read port signed david shah dave ds0.me,,
6758,2e32d05eabd1cf809fc01508be1951edad0680bf,lifford Wolf <clifford@clifford.at>, 2018-10-19 13:05:51 +0200,671, merge pull request 671 rafaeltp master adding offset info memory verilog output,,
6759,2a104b29fd7e504bdedb27c286cf9125d46dfd55,lifford Wolf <clifford@clifford.at>, 2018-10-19 13:03:38 +0200,670, merge pull request 670 rubund feature basic test checking correct synthesis systemverilog interface,,
6760,c7770d9eeaf9fba0c9d07e7cce020fe89ec71600,afaeltp <rafaeltp@soe.ucsc.edu>, 2018-10-18 16:22:33 -0700, , adding offset info memory,,
6761,609f46eeb7b23fec2140dcfaaa5f3a8377153f43,afaeltp <rafaeltp@soe.ucsc.edu>, 2018-10-18 16:20:21 -0700, , adding offset info memory,,
6762,d5aac2650f9169b2b890854083c5502b84adf115,uben Undheim <ruben.undheim@gmail.com>, 2018-10-18 21:27:04 +0200, , basic test checking correct synthesis systemverilog interface,,
6763,a25f370191707def4d50dd42e74dec4d097a6a22,lifford Wolf <clifford@clifford.at>, 2018-10-18 12:26:53 +0200, , update abc git rev 14d985a signed clifford wolf clifford clifford.at,,
6764,f24bc1ed0a80e48bc23ae68169b6b0bbce5f113c,lifford Wolf <clifford@clifford.at>, 2018-10-18 10:58:47 +0200,659, merge pull request 659 rubund sv_interfaces support systemverilog interface modports,,
6765,24a5c6585678f89058382fe2c3f36b821b419e90,lifford Wolf <clifford@clifford.at>, 2018-10-18 10:54:03 +0200,657, merge pull request 657 mithro xilinx vpr xilinx still map lut7 lut8 xilinx specific primitive using vpr,,
6766,93d99559ef940193a77d132fc52449259484aa1a,lifford Wolf <clifford@clifford.at>, 2018-10-18 10:52:07 +0200,664, merge pull request 664 tklam ignore verilog protect ignore protect endprotect,,
6767,22d9535a2481ffa7e05b0669bb1dc97284abf9d7,lifford Wolf <clifford@clifford.at>, 2018-10-17 12:23:50 +0200, , update abc git rev c5b48bb signed clifford wolf clifford clifford.at,,
6768,6ca493b88ca101f357e9de4dfdad4f3c913512c8,lifford Wolf <clifford@clifford.at>, 2018-10-17 12:23:36 +0200, , minor code cleanup liberty front end signed clifford wolf clifford clifford.at,,
6769,8395c18cb54c64712bb36f8d968a26d13330bdd4,lifford Wolf <clifford@clifford.at>, 2018-10-17 12:21:17 +0200,660, merge pull request 660 tklam parse liberty detect latch handling latch liberty file,,
6770,f4ad05e133ce60f514b5fe6c5264acf5c17ce728,lifford Wolf <clifford@clifford.at>, 2018-10-17 12:18:57 +0200,663, merge pull request 663 aman goel master update .smv backend,,
6771,6b06876cf1a558675d072f17de183e5e0945894a,lifford Wolf <clifford@clifford.at>, 2018-10-17 12:16:23 +0200,658, merge pull request 658 daveshah1 ecp5_bram ecp5 bram inference,,
6772,08be796cb8b1890923e459cda92211fda763f0c1,lifford Wolf <clifford@clifford.at>, 2018-10-17 12:15:14 +0200,639, merge pull request 641 tklam master fix issue 639,,
6773,38dbb44fa0815b1fe80e68e17798aaa341d998cd,lifford Wolf <clifford@clifford.at>, 2018-10-17 12:13:18 +0200,630, merge pull request 638 udif fix issue 630,,
6774,debc0d3515b917a9ed71a202d08d6afd96bfea76,lifford Wolf <clifford@clifford.at>, 2018-10-16 16:51:58 +0200, , 2018 signed clifford wolf clifford clifford.at,,
6775,6e00c217ae4e1509e06e586533705c13baae8a52,lifford Wolf <clifford@clifford.at>, 2018-10-16 16:44:58 +0200, , release release signed clifford wolf clifford clifford.at,,
6776,4d4665b23a0c9ce58959490fd7bb0ad54465680d,lifford Wolf <clifford@clifford.at>, 2018-10-16 16:40:10 +0200, , merge branch yosys 0.8,,
6777,5706e90802fdf51a476e769790f6b5b526c57572,lifford Wolf <clifford@clifford.at>, 2018-10-16 16:22:16 +0200, , yosys 0.8 signed clifford wolf clifford clifford.at,,
6778,097da32e1a8cfe29d64666c1b2c9b47129b07c7e,rgama <argama@gmail.com>, 2018-10-16 21:33:37 +0800, , ignore protect endprotect,,
6779,500726781bd382f269f6c48dd198ee08587641a4,lifford Wolf <clifford@clifford.at>, 2018-10-16 15:28:37 +0200, , update command reference manual signed clifford wolf clifford clifford.at,,
6780,df4bfa0ad69c1c4ba75222616d02dae3d1abe5de,avid Shah <dave@ds0.me>, 2018-10-16 12:48:39 +0100, , ecp5 disable lsr inversion signed david shah dave ds0.me,,
6781,749b3ed62a8665f756267fafd7520beb55570df5,man Goel <amangoel@umich.edu>, 2018-10-15 13:54:12 -0400, , minor update,,
6782,736105b0468f9468f00915cad60949535ce5a496,uben Undheim <ruben.undheim@gmail.com>, 2018-10-13 20:48:55 +0200, , handle fixme modport member without type directly front,,
6783,c50afc4246d552db079aec303b0d79ae92107a67,uben Undheim <ruben.undheim@gmail.com>, 2018-10-13 20:34:44 +0200, , documentation improvement etc mention new feature systemverilog section readme file commented change much better rename signal make clearer prevent warning unused signal easier way add copyright holder file fix one potential memory leak delete wire modport,,
6784,455638e00dff4951e666fb91fbd80de6b9e95f9f,rgama <argama@gmail.com>, 2018-10-14 01:42:48 +0800, , detect latch processing node,,
6785,f4343b3dc7dfb1908848b21b406f13884e8c407a,klam <tklam@easylogic.hk>, 2018-10-13 23:24:24 +0800, , stop traversing ffs,,
6786,302edf04291467469f8f48bd60edadbf1ee54798,klam <tklam@easylogic.hk>, 2018-10-13 23:11:19 +0800, , stop traversing ffs,,
6787,3c5406c31b416bccb5cc98398b7e5a77d017a138,klam <tklam@easylogic.hk>, 2018-10-13 22:52:31 +0800, , merge branch master http github.com yosyshq yosys,,
6788,a36d1701dd99736b82f64ed870e7464f2deae220,uben Undheim <ruben.undheim@gmail.com>, 2018-10-12 22:02:29 +0200, , fix build error clang,,
6789,458a94059e6738d93a87ddb9af282d0e1d28791d,uben Undheim <ruben.undheim@gmail.com>, 2018-10-12 20:58:37 +0200, , support modports system verilog interface,,
6790,75009ada3c2a4bcd38c52c8fb871c9e8c1f2e6b1,uben Undheim <ruben.undheim@gmail.com>, 2018-10-11 23:33:31 +0200, , synthesis support systemverilog interface time change mostly ast rtlil generation,,
6791,812538a036f380b613d1cd3fe2f182e376150d16,avid Shah <dave@ds0.me>, 2018-10-12 14:22:21 +0100, , bram improvement signed david shah dave ds0.me,,
6792,bdfead8c648db77b9350f941d6578a48bdaa2203,avid Shah <dave@ds0.me>, 2018-10-10 17:18:17 +0100, , ecp5 adding bram map size option signed david shah dave ds0.me,,
6793,983fb7ff88ab5f398073e2aa1d5e44eb03d01ee3,avid Shah <dave@ds0.me>, 2018-10-10 16:35:19 +0100, , ecp5 first bram type map successfully signed david shah dave ds0.me,,
6794,2ef1af8b58c845f4ca070a0469fe42212bcb5eee,avid Shah <dave@ds0.me>, 2018-10-10 16:11:00 +0100, , ecp5 script bram connection signed david shah dave ds0.me,,
6795,346cbbdbdc0dbe291bfa96b8b1e6300c911c6e89,avid Shah <dave@ds0.me>, 2018-10-09 14:19:04 +0100, , ecp5 adding bram initialisation config signed david shah dave ds0.me,,
6796,b111ea12286b45e51fc453e3f4d7ac906e1a9f7c,im 'mithro' Ansell <me@mith.ro>, 2018-10-08 16:52:12 -0700, , xilinx still map lut7 lut8 xilinx specific primitive targeting vpr map xilinx specific luts back generic yosys luts,,
6797,3bb9288d65f547085b79fbaffb7046f336ff7f59,lifford Wolf <clifford@clifford.at>, 2018-10-07 19:48:42 +0200, , improve verific importer blackbox handling signed clifford wolf clifford clifford.at,,
6798,8e13f2913d3f493727d4e8774168aea2ac313f37,lifford Wolf <clifford@clifford.at>, 2018-10-05 09:41:18 +0200, , add write_edif attrprop signed clifford wolf clifford clifford.at,,
6799,05e1c3906405a26a106d09be94c907ab507a0da6,lifford Wolf <clifford@clifford.at>, 2018-10-05 09:26:10 +0200, , fix compiler warning verific.cc signed clifford wolf clifford clifford.at,,
6800,3661c27acda1b011f2e82c2656e3a701bb63ded6,im Ansell <me@mith.ro>, 2018-10-04 17:15:30 -0700, , fix misspelling bugging,,
6801,81d77c4911ed1d660fa6f72f4bde48046aae776b,drian Wheeldon <arandomowl@gmail.com>, 2018-10-04 15:36:26 +0100, , fix idstring setup_stdcells,,
6802,ea82191c5770d51176662627035dbf971594e664,lifford Wolf <clifford@clifford.at>, 2018-10-04 11:30:55 +0200, , add inout port cells_xtra.v signed clifford wolf clifford clifford.at,,
6803,cd261795ba6942c4d249925fe008db34a8dd46cf,im Ansell <me@mith.ro>, 2018-10-03 16:38:32 -0700, , xilinx adding missing inout port iobuf,,
6804,b8950bd603aec17c1a0355f1e8d03c0ddecfbe80,om Verbeure <hombre+github@gmail.com>, 2018-10-02 07:44:23 +0000, , fix issue 594,,
6805,d3be61b9dc12f5eb084ae7b5cfaefb8fc8a04de1,an Gisselquist <zipcpu@gmail.com>, 2018-10-01 19:41:35 +0200, , add read_verilog changed support signed clifford wolf clifford clifford.at,,
6806,ae8637cd6375143d3a7b8cf4af7cbd85d8e09d8d,avid Shah <davey1576@gmail.com>, 2018-10-01 18:34:41 +0100, , ecp5 map rom dram signed david shah davey1576 gmail.com,,
6807,7d88d851d8d76440f0768e550edb56e513193714,lifford Wolf <clifford@clifford.at>, 2018-09-30 18:43:35 +0200, , fix handling past 2nd argument read_verilog signed clifford wolf clifford clifford.at,,
6808,b3de38d3572f0b919c4313cabf2f5321a6851d61,lifford Wolf <clifford@clifford.at>, 2018-09-28 17:20:16 +0200, , update yosysvs template signed clifford wolf clifford clifford.at,,
6809,89ef6600bcc0a52c3ce2f22805fd877b7528e8d6,lifford Wolf <clifford@clifford.at>, 2018-09-24 20:51:16 +0200, , add read_verilog noassert noassume assert assumes signed clifford wolf clifford clifford.at,,
6810,e8431d1508ff28bf8983d7f2f1859060c9d9fdcd,lifford Wolf <clifford@clifford.at>, 2018-09-23 10:32:54 +0200, , added support ommited parameter verilog 2001 style parameter decl mode signed clifford wolf clifford clifford.at,,
6811,a9085ff4af005f59d22403047ea7b3e0e7453ffd,lifford Wolf <clifford@clifford.at>, 2018-09-23 09:25:40 +0200, , update changelog signed clifford wolf clifford clifford.at,,
6812,6cf9fca93bf2be0f170a28fd48d8f37232e29034,iodrag Milanovic <mmicko@gmail.com>, 2018-09-21 20:43:49 +0200, , added prefix fdirection constant fixing window build,,
6813,f73e7116f90ec595cc36ce03ff37e74e41f7697d,lifford Wolf <clifford@clifford.at>, 2018-09-21 16:27:07 +0200, , update changlelog signed clifford wolf clifford clifford.at,,
6814,8340d44986a6ccf234c1fe60a41a4eeedfdaf92a,lifford Wolf <clifford@clifford.at>, 2018-09-21 13:55:20 +0200, , update changelog signed clifford wolf clifford clifford.at,,
6815,24951ddc777f9cc70670e3f833a7f89cad98f476,iodrag Milanovic <mmicko@gmail.com>, 2018-09-19 10:16:53 +0200, , fix cygwin build document needed package,,
6816,33ac82a5fe7a1cad1e947f8f2350c123af592deb,cw1251 <acwright@mit.edu>, 2018-09-18 13:34:30 -0400, , fixed typo verilog_write help message,,
6817,9850de405a11fe93e4562c86be0a0830b83c2785,lifford Wolf <clifford@clifford.at>, 2018-10-07 19:48:42 +0200, , improve verific importer blackbox handling signed clifford wolf clifford clifford.at,,
6818,31e22c8b96eea5e833d32dea7d72dfe1556bf7e0,avid Shah <dave@ds0.me>, 2018-10-05 11:35:59 +0100, , ecp5 add blackbox dp16kd signed david shah dave ds0.me,,
6819,ed1f0b25770ee7a1f475f9aa261145c984af29fb,lifford Wolf <clifford@clifford.at>, 2018-10-05 09:59:57 +0200,651, merge pull request 651 arandomowl stdcells_fix fix idstring setup_stdcells,,
6820,115ca576475a2e8d30e63b339ae6a1b5db6906a6,lifford Wolf <clifford@clifford.at>, 2018-10-05 09:41:18 +0200, , add write_edif attrprop signed clifford wolf clifford clifford.at,,
6821,257a846113b55b7c0c3bc0aa0b973cb46e8c3aa1,lifford Wolf <clifford@clifford.at>, 2018-10-05 09:29:26 +0200,654, merge pull request 654 mithro patch fix misspelling,,
6822,4b0448fc2cc707f312813b4e0826371fa384e3d9,lifford Wolf <clifford@clifford.at>, 2018-10-05 09:26:10 +0200, , fix compiler warning verific.cc signed clifford wolf clifford clifford.at,,
6823,63d53006cb4394e5eefffcf1b4126b631e7384e8,im Ansell <me@mith.ro>, 2018-10-04 17:15:30 -0700, , fix misspelling bugging,,
6824,1355492c8966596f3694b781d6cdf12b17681bc1,drian Wheeldon <arandomowl@gmail.com>, 2018-10-04 15:36:26 +0100, , fix idstring setup_stdcells,,
6825,5f1fea08d5e14ecaa1cf60eb865c60132a0ce3e1,lifford Wolf <clifford@clifford.at>, 2018-10-04 11:30:55 +0200, , add inout port cells_xtra.v signed clifford wolf clifford clifford.at,,
6826,bed6c26a6e3d12750dc59d8db1cd4a909699a202,lifford Wolf <clifford@clifford.at>, 2018-10-04 11:30:00 +0200,650, merge pull request 650 mithro patch xilinx adding missing inout port iobuf,,
6827,ad975fb694f32edd51b4cf05f62485798e31ef1e,im Ansell <me@mith.ro>, 2018-10-03 16:38:32 -0700, , xilinx adding missing inout port iobuf,,
6828,27c46d94e32a45762b3a424d6c7bfcd3ce7a1b12,klam <tklam@easylogic.hk>, 2018-10-03 21:17:03 +0800, , merge branch master http github.com yosyshq yosys,,
6829,76baae4b946cdeb04026120b495c87a6146358d0,lifford Wolf <clifford@clifford.at>, 2018-10-02 10:00:10 +0200,645, merge pull request 645 daveshah1 ecp5_dram_fix ecp5 map rom dram,,
6830,0a7751a11bab536dbdc1534fc8c98033d4998bcb,lifford Wolf <clifford@clifford.at>, 2018-10-02 09:51:44 +0200,646, merge pull request 646 tomverbeure issue594 fix issue 594,,
6831,cb214fc01d95ed9df7de10ccffa3471a1dc91659,om Verbeure <hombre+github@gmail.com>, 2018-10-02 07:44:23 +0000, , fix issue 594,,
6832,90e0938f9a94464ac48a8fd4acdfbf805216b763,man Goel <amangoel@umich.edu>, 2018-10-01 19:03:10 -0400, , update .smv backend splitting var assign ivar var define assign allows better handling nuxmv post processing since state variable listed var,,
6833,62424ef3de67dc8077a0ca03b302966f0284730f,an Gisselquist <zipcpu@gmail.com>, 2018-10-01 19:41:35 +0200, , add read_verilog changed support signed clifford wolf clifford clifford.at,,
6834,fcd39e1398b950aa19c5fec157770bd7c3fa2227,avid Shah <davey1576@gmail.com>, 2018-10-01 18:34:41 +0100, , ecp5 map rom dram signed david shah davey1576 gmail.com,,
6835,33cb5e05be4fea9e09e1686a29a1f194a44c0e8a,man Goel <amangoel@umich.edu>, 2018-10-01 09:09:40 -0400,4, merge pull request yosyshq master merge official repo,,
6836,4d2917447cc14c590b4fee5ba36948fb4ee6884b,lifford Wolf <clifford@clifford.at>, 2018-09-30 18:44:07 +0200, , merge branch yosys 0.8 github.com yosyshq yosys,,
6837,9f9fe94b3522d465d98fa491c5992b14d268f09d,lifford Wolf <clifford@clifford.at>, 2018-09-30 18:43:35 +0200, , fix handling past 2nd argument read_verilog signed clifford wolf clifford clifford.at,,
6838,ac4000d8554c2814f07b6c244d72e807d6356c56,lifford Wolf <clifford@clifford.at>, 2018-09-28 17:20:43 +0200, , merge branch yosys 0.8 github.com yosyshq yosys,,
6839,031824e38c737db1e47e1cde3865fd9cfd4f2a07,lifford Wolf <clifford@clifford.at>, 2018-09-28 17:20:16 +0200, , update yosysvs template signed clifford wolf clifford clifford.at,,
6840,b86eb3deef7d80fc5450379c80047636832ef458,klam <tklam@easylogic.hk>, 2018-09-26 17:57:39 +0800, , fix bug pas reference,,
6841,2b89074240b42648c6fad377156b19f21fb23fb8,K Lam <tklam@easylogic.hk>, 2018-09-26 16:11:45 +0800,639, fix issue 639,,
6842,80a07652f2eb5e13190f46dcc116207a0427dc65,di Finkelstein <github@udifink.com>, 2018-09-25 00:32:57 +0300,630, fixed issue 630 fixing minor typo previous commit well non critical minor code optimization,,
6843,8fde05dfa58d87ff2e71495c77f698af19a0d80b,lifford Wolf <clifford@clifford.at>, 2018-09-24 20:51:16 +0200, , add read_verilog noassert noassume assert assumes signed clifford wolf clifford clifford.at,,
6844,eb452ffb2861ceac572a4bef6dddb8db3b79deb7,lifford Wolf <clifford@clifford.at>, 2018-09-23 10:32:54 +0200, , added support ommited parameter verilog 2001 style parameter decl mode signed clifford wolf clifford clifford.at,,
6845,9659f7a99effda1bb699f3843d3819f248c05bd0,lifford Wolf <clifford@clifford.at>, 2018-09-23 10:04:37 +0200, , merge branch master http github.com mmicko yosys yosys 0.8,,
6846,138ba7126414a3d524e7edfbbce2bdf590ac8a21,lifford Wolf <clifford@clifford.at>, 2018-09-23 09:25:40 +0200, , update changelog signed clifford wolf clifford clifford.at,,
6847,41affeeeb9935db73bb2774e74e6038a70cf667d,iodrag Milanovic <mmicko@gmail.com>, 2018-09-21 20:43:49 +0200, , added prefix fdirection constant fixing window build,,
6848,2867bf46a9265836bcdda3429f74281530c8c26d,lifford Wolf <clifford@clifford.at>, 2018-09-21 16:27:07 +0200, , update changlelog signed clifford wolf clifford clifford.at,,
6849,bf189122a8d73f071c003a4035986cc37e2d4a31,lifford Wolf <clifford@clifford.at>, 2018-09-21 13:55:20 +0200, , update changelog signed clifford wolf clifford clifford.at,,
6850,dc77ed1e8801d9705d16d940c5b09ca2ea08c572,lifford Wolf <clifford@clifford.at>, 2018-09-19 15:08:31 +0200,633, merge pull request 633 mmicko master fix cygwin build document needed package,,
6851,f1972b6c9084d9eb5e13cd8d07702fba8a5fe7bb,lifford Wolf <clifford@clifford.at>, 2018-09-19 15:07:28 +0200,631, merge pull request 631 acw1251 master fixed typo verilog_write help message,,
6852,6f8abc11435abae7d3632a891bfa216da4c27acc,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-09-19 10:32:34 +0200, , exposed generator script make process,,
6853,c5e9034834ce0bcc6f6c611bc3ad3d244a32732f,iodrag Milanovic <mmicko@gmail.com>, 2018-09-19 10:16:53 +0200, , fix cygwin build document needed package,,
6854,efac8a45a6965bdcbb7fb810d657d2c63b6cb7fe,cw1251 <acwright@mit.edu>, 2018-09-18 13:34:30 -0400, , fixed typo verilog_write help message,,
6855,c693f595c53e2e40840ff40b5b5ba06767582d23,di Finkelstein <github@udifink.com>, 2018-09-18 01:27:01 +0300, , merge branch master,,
6856,f6fe73b31f6e6d8966ad4ddae860b4d79133cce2,di Finkelstein <github@udifink.com>, 2018-09-18 01:23:40 +0300, , fixed remaining case check wire reg wire incorrect assignment yosys generated assignment case offending code module top input output function func input arg func arg endfunction assign func endmodule,,
6857,6a809a1bb15327dfa0134b872455d47b0ebef73c,im Lawson <ucbjrl@berkeley.edu>, 2018-09-17 14:31:57 -0700, , merge remote tracking branch upstream master,,
6858,592a82c0ad8beb6de023aa2a131aab6472f949e8,lifford Wolf <clifford@clifford.at>, 2018-09-14 12:36:13 +0200,625, merge pull request 625 aman goel master minor revision expose setundef pas,,
6859,1936d4408e6a359644681ec0f1e0f62c368458b7,lifford Wolf <clifford@clifford.at>, 2018-09-14 12:34:51 +0200,627, merge pull request 627 acw1251 master fixed minor typo sim help message,,
6860,5fe16c25b81d507fa41381eca70c5aada59db25f,cw1251 <acwright@mit.edu>, 2018-09-12 18:33:27 -0400, , fixed minor typo sim help message,,
6861,75c1f8d241d67ebb6db56516b4f9fdb0a312aa0b,man Goel <amangoel@umich.edu>, 2018-09-10 21:44:36 -0400, , minor revision expose setundef pas add default value option undef expose used set value mode set cause setundef pas abort,,
6862,51f1bbeeb08020a9b739d2bd0cf4d79ca6e62015,lifford Wolf <clifford@clifford.at>, 2018-09-10 11:57:24 +0200, , add ice40 sb_spram256ka simulation model signed clifford wolf clifford clifford.at,,
6863,12440fcc8f705c117b5f91fae24b7e5c4fbf8560,lifford Wolf <clifford@clifford.at>, 2018-09-06 00:18:01 +0200, , add lut support verilog back end signed clifford wolf clifford clifford.at,,
6864,5d9d22f66d512d33b2c1a13c4f1a20f944e6acc3,lifford Wolf <clifford@clifford.at>, 2018-09-04 20:06:10 +0200, , add verific int option signed clifford wolf clifford clifford.at,,
6865,0b7a18470bbd35214fdeff204f9c20964e69b5c5,lifford Wolf <clifford@clifford.at>, 2018-08-30 12:26:26 +0200, , add make ystests signed clifford wolf clifford clifford.at,,
6866,d36d11936f6725b9fc0702e9406bc55533d8e273,iodrag MilanoviÄ <mmicko@gmail.com>, 2018-08-28 08:17:33 -0700, , add gcc osx deps 620 add gcc osx deps force gcc install,,
6867,036e3f9c1b62f42812cd3bdd933af7d6a8e2209c,im Lawson <ucbjrl@berkeley.edu>, 2018-08-28 08:03:40 -0700,4, merge pull request yosyshq master merge yosyshq master,,
6868,cf2ea218998ed3bbe6ca079d38cfe415324a6ddd,lifford Wolf <clifford@clifford.at>, 2018-08-28 13:37:11 +0200,619, merge pull request 619 mmicko master remove mercurial since needed anymore,,
6869,92896a58beb66d633f787c30ec291f6be8d9e0e0,iodrag Milanovic <mmicko@gmail.com>, 2018-08-28 13:11:41 +0200, , remove mercurial since needed anymore,,
6870,373244c5abfb99abd5ec59f73a3ba9db90dddbb6,lifford Wolf <clifford@clifford.at>, 2018-08-28 12:04:49 +0200,618, merge pull request 618 ucb bar firrtl module shiftfixes add support module,,
6871,e217c6c52fd26793c3ca8ae0a57e82344fe3f795,im Lawson <ucbjrl@berkeley.edu>, 2018-08-27 12:13:04 -0700, , merge branch master firrtl module shiftfixes,,
6872,380c6f0e978869099d5b2c5dd81d8065a1f5c3cc,im Lawson <ucbjrl@berkeley.edu>, 2018-08-27 10:18:33 -0700, , remove unused function,,
6873,604b5d4e2026ffcb726ed65e4edbc6dbcec5f64f,im Lawson <ucbjrl@berkeley.edu>, 2018-08-27 10:09:39 -0700,3, merge pull request yosyshq master merge yosyshq,,
6874,ddc1761f1a443ea9560c67cfc126160ba7254a39,lifford Wolf <clifford@clifford.at>, 2018-08-27 14:22:21 +0200, , add make coverage signed clifford wolf clifford clifford.at,,
6875,9e845bd25460d7b8287cf3ea5147040689940f49,lifford Wolf <clifford@clifford.at>, 2018-08-27 13:27:05 +0200, , add enable_gcov build option signed clifford wolf clifford clifford.at,,
6876,96d79878b98ac5831c816040b9f82843ffded783,lifford Wolf <clifford@clifford.at>, 2018-08-25 16:40:55 +0200,617, merge pull request 617 mmicko master static link flag main executable,,
6877,306a010e199d9318472c9c08eb16117bd83c7257,iodrag Milanovic <mmicko@gmail.com>, 2018-08-25 16:20:44 +0200, , static link flag main executable,,
6878,93d19dc2fb35335607e67cab8ecf5ebe28268a1f,im Lawson <ucbjrl@berkeley.edu>, 2018-08-23 14:35:11 -0700, , add support module instance pad logical operand one bit use operand width signedness reduce_bool shift amount unsigned padded group invalid wire declaration use otherwise incorrectly wired,,
6879,604734b484f17b87f434506acc0d627cee39c0c2,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-08-23 14:48:20 +0200, , added function whose definition split multiple line,,
6880,4d269f9b25d2918065ae571f059c4dee0d034238,lifford Wolf <clifford@clifford.at>, 2018-08-23 14:43:25 +0200,610, merge pull request 610 udif specify endspecify fix,,
6881,92c2a04e19e1fc27732208f02ced93ebca447612,lifford Wolf <clifford@clifford.at>, 2018-08-23 14:41:41 +0200,614, merge pull request 614 udif added no_dump_ptr flag ast dump option read_verilog,,
6882,586d7df7e266b439c81f01266f8daf24be532b55,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-08-23 14:39:44 +0200, , added default yosys license text,,
6883,042b3074f8096212b3f2114d353b2ec75818810b,di Finkelstein <github@udifink.com>, 2018-08-23 15:19:46 +0300, , added no_dump_ptr flag ast dump option read_verilog option disables memory pointer display useful diff ing different dump otherwise node pointer make every diff line different ast content,,
6884,ba18e0f81aa8beeb3f6c82b5584d4c3e227c612b,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-08-23 13:57:37 +0200, , fixed segfault multiple free issue list,,
6885,2c0601eb6f2c5ed0d376ed880efda48a2aeeb9ef,im Lawson <ucbjrl@berkeley.edu>, 2018-08-22 08:42:34 -0700,1, merge pull request yosyshq master merge yosyshq master,,
6886,408077769ff022f78f10ec1ffb60926361f8dc9f,lifford Wolf <clifford@clifford.at>, 2018-08-22 17:22:24 +0200, , add verific work help message signed clifford wolf clifford clifford.at,,
6887,0ecfffa69c753b3d86d4d0e63311ed5b5cf2ab61,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-08-22 14:42:42 +0200, , pas heap object python way completely managed python destroyed scope also file function struct found added comment function,,
6888,4b02ee91627c49bd4ea0e89d6c8531283501a24b,lifford Wolf <clifford@clifford.at>, 2018-08-22 13:30:22 +0200, , add verific work parameter signed clifford wolf clifford clifford.at,,
6889,60608a86bbeddbb8e2fe736adb931d757ed92bda,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-08-22 11:59:22 +0200, , fixed identation,,
6890,038caab4e0de7e8c3b0dde8c77a716fbdb86cf1f,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-08-21 15:25:43 +0200, , wrapped function use unsigned int type_t type,,
6891,4acb29db0c5b9c8374865640772592a49f51ec5e,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-08-21 14:49:35 +0200, , added operator,,
6892,334bfce4c4df994a8a0bdbf0f50b29df996e3cb0,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-08-21 13:15:08 +0200, , added previousely missed function,,
6893,29efc9d0b1b003113e1faf1e76ce32cffb0ff95a,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-08-21 11:07:59 +0200, , deleted duplicate destructor,,
6894,fbfc677df3e54798faba3ab2f27c270759b96507,di Finkelstein <github@udifink.com>, 2018-08-20 17:27:45 +0300, , fixed known specify endspecify issue without breaking make test parser fix may look strange needed avoid shift reduce conflict due explicit parenthesis mintypmax value without parenthesis,,
6895,95d65971f3f114adb8b62a9d29bc0829467e3d81,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-08-20 16:04:43 +0200, , added check python enabled make sure everything compiles python disabled makefile,,
6896,d87c7df27f8268ab849d3f9d84c4b000f83b44e2,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-08-20 15:28:09 +0200, , two pass allowed filename,,
6897,d41c68ee5ad908db1dd75552816789e493d011bf,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-08-20 15:27:50 +0200, , share directory searched used python library shell mode,,
6898,6d18837d62436b297b34c20d5a005ef0b6a75da2,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-08-20 15:11:06 +0200, , python pass looked share plugins added specifying relative absolute path,,
6899,5864db3c2bf353d4ee124d35aa2f911c4249edbc,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-08-20 14:44:03 +0200, , fixed issue using python plugin yosys shell,,
6900,95241c8f4d32c5bd644bef71509965a82582264c,di Finkelstein <github@udifink.com>, 2018-08-20 00:08:08 +0300, , yosys parse http github.com verilog routing vtr verilog routing blob master vtr_flow primitives.v specify block ignored must use read_verilog defer due parameter assigned default value,,
6901,05466790a6152f7594e3506b3360e604df6df607,lifford Wolf <clifford@clifford.at>, 2018-08-19 15:25:46 +0200,606, merge pull request 606 cr1901 show win show pas format viewer improvement window,,
6902,519fe50b94613b02b7014db3bbe9ce3f70e29565,lifford Wolf <clifford@clifford.at>, 2018-08-18 19:17:42 +0200,608, merge pull request 608 mmicko master static build cross compilation support,,
6903,75d185294362ae9ed2fbb08e5348cbdf113c3e8f,iodrag Milanovic <mmicko@gmail.com>, 2018-08-18 19:17:02 +0200, , fpic static build,,
6904,443865ab870248aed91700686160d36ed616503d,iodrag Milanovic <mmicko@gmail.com>, 2018-08-18 18:21:28 +0200, , respect used,,
6905,45740236b6b0aa8d445fb3fea8d8c1ec497be3cf,iodrag Milanovic <mmicko@gmail.com>, 2018-08-18 15:11:58 +0200, , enable propagating archflags,,
6906,539053ab68d7a124f0c710e3fbd87aba8ee8b0aa,iodrag Milanovic <mmicko@gmail.com>, 2018-08-18 14:14:17 +0200, , added option disable fpic unsupported platform,,
6907,3e20788c24d2b0472fa9e3ecee31b636c5866d8d,iodrag Milanovic <mmicko@gmail.com>, 2018-08-18 14:00:55 +0200, , added gcc static easier cross compilation,,
6908,620ebd3c6d2d1ad8746d7aaa9136f7df3762d9d1,lifford Wolf <clifford@clifford.at>, 2018-08-18 13:22:39 +0200,575, merge pull request 575 aman goel master add expose option setundef pas,,
6909,83b41260f6c8dd3ba617cc03b06435521038e7db,man Goel <amangoel@umich.edu>, 2018-08-18 09:08:07 +0530, , revision expose option setundef pas corrects indentation simplification correction,,
6910,61f002c908830d59e883d25668b731e7d12470d0,man Goel <amangoel@umich.edu>, 2018-08-18 08:18:40 +0530,3, merge pull request yosyshq master update official repo,,
6911,d79a2808cf2446fa21d91a6141f6fbe2318c03ec,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-08-16 16:00:11 +0200, , python pass added option plugin command still issue run shell mode used fine python script,,
6912,e343f3e6d475984c21611474bffe7dcd8f599497,lifford Wolf <clifford@clifford.at>, 2018-08-16 11:49:17 +0200, , add verific set severity msg_id signed clifford wolf clifford clifford.at,,
6913,0899a53bee39e209551a3122c7c820b7ed2b48c3,lifford Wolf <clifford@clifford.at>, 2018-08-16 11:31:19 +0200, , verific workaround viper ticket 13851 signed clifford wolf clifford clifford.at,,
6914,7ce7ea2eb4903058ac4560d7b192cb5ed02aed89,illiam D. Jones <thor0505@comcast.net>, 2018-08-15 17:16:07 -0400, , update show pas documentation window caveat,,
6915,9f91c62348c533d0d0d167a393bab284b2c6de8d,illiam D. Jones <thor0505@comcast.net>, 2018-08-15 17:15:44 -0400, , fix run_command using format viewer show pas,,
6916,28cfc75a902574c3ad96876d2f5e01af6c583bac,di Finkelstein <github@udifink.com>, 2018-08-15 19:56:30 +0300, , minor enhancement specify block parsing remember specify block parsed ignored,,
6917,ce3dc3e01d288a8e545fb5fd24a2a06d205c6b0d,lifford Wolf <clifford@clifford.at>, 2018-08-15 19:12:38 +0200,605, merge pull request 605 mmicko master change mxe configuration order compile,,
6918,a5136c768b87c3e7ad675888ec51dbe3fc030fc2,iodrag Milanovic <mmicko@gmail.com>, 2018-08-15 19:08:45 +0200, , change mxe configuration order compile,,
6919,ed32760d4ae8aff3f90a762e0388ef40744b9b22,lifford Wolf <clifford@clifford.at>, 2018-08-15 14:20:10 +0200,573, merge pull request 573 cr1901 msys add support bit build using msys2 environment use msys provided libpthread,,
6920,67b10262975340e0b53f8d1072ac2e1c1f087fb1,lifford Wolf <clifford@clifford.at>, 2018-08-15 14:05:38 +0200,591, merge pull request 591 hzeller virtual override consistent use override virtual method derived class,,
6921,d8e40c75eb96e7f3c995b2acd018b5cba6005cdd,lifford Wolf <clifford@clifford.at>, 2018-08-15 14:01:34 +0200,590, merge pull request 590 hzeller remaining file error fix remaining log_file_error emit dependent file reference newâ,,
6922,dfc0c8ffc84d66d99aa90d104dcc8ad6623ae1c2,lifford Wolf <clifford@clifford.at>, 2018-08-15 14:00:19 +0200,576, merge pull request 576 cr1901 resource gate posix signal resource module run posix pythâ,,
6923,d70830a1be15073215d33dc674d8e36e142f7aac,lifford Wolf <clifford@clifford.at>, 2018-08-15 13:37:25 +0200,592, merge pull request 592 japm48 master fix basys3 example,,
6924,3d27c1cc80da1c631bf5eb9c0b6b27e74ca73873,lifford Wolf <clifford@clifford.at>, 2018-08-15 13:35:41 +0200,513, merge pull request 513 udif add error checking reg wire logic misuse pass make test plus new test,,
6925,d71529baa1deb224ab520b2431b2c1a176170054,lifford Wolf <clifford@clifford.at>, 2018-08-15 13:14:23 +0200,562, merge pull request 562 udif detect illegal port declaration e.g input output inout keyword must,,
6926,1dd156f5167d9949eccb7abcbc65d9bc74f49ee8,lifford Wolf <clifford@clifford.at>, 2018-08-14 23:31:25 +0200, , fix use signed integer json back end signed clifford wolf clifford clifford.at,,
6927,2353d28ff2dc734d216f5e55f6a982cd3fe90a70,lifford Wolf <clifford@clifford.at>, 2018-08-14 12:47:41 +0200,602, merge pull request 602 litghost map .eblif extension blif,,
6928,80d7e007ff4cbe0a9669224751c68e5325fbed0a,itghost <537074+litghost@users.noreply.github.com>, 2018-08-13 14:02:53 -0700, , map .eblif extension blif signed litghost 537074 litghost,,
6929,bf7b73acfc2b5e46206e5688b8a6e8d9b0d60d8f,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-08-13 15:18:46 +0200, , added wrapper idstring const caserule switchrule syncrule process sigchunk sigbit sigspec member function well remaining member function cell wire module design static function rtlil.h,,
6930,93efbd5d158e374a0abe2afb06484ccc14aa2c88,lifford Wolf <clifford@clifford.at>, 2018-08-08 19:41:47 +0200, , fixed use char array string blifparse error handling signed clifford wolf clifford clifford.at,,
6931,b210e9d293b6ad372eea1bcbf3a6086e2a4e61e3,lifford Wolf <clifford@clifford.at>, 2018-08-08 19:39:23 +0200,565, merge pull request 596 litghost 565 add blif parsing support .conn .cname,,
6932,219f1e9fc9bda90422d1ec81db581a0f469ef192,itghost <537074+litghost@users.noreply.github.com>, 2018-08-08 10:22:55 -0700, , report error reason line syntax error signed litghost 537074 litghost,,
6933,7b48da0bfc9f5974c3ed40191ce6513e8108a7be,lifford Wolf <clifford@clifford.at>, 2018-08-06 10:44:21 +0200,600, merge pull request 600 jpathy patch use realpath,,
6934,63f4cc38eb3afe66642fea8d130fda623c6f825a,lifford Wolf <clifford@clifford.at>, 2018-08-06 10:41:53 +0200,599, merge pull request 599 kbeckmann kbeckmann readme fix formatting keyword,,
6935,7db05b2cc1befba7e9d7afbb270dd503e8ec5857,pathy <15735913+jpathy@users.noreply.github.com>, 2018-08-06 06:51:07 +0000, , use realpath use instead make sure symlinks followed also required work nix package manager,,
6936,da53206cd4b1e32d8bf29bb33cdfec81d614525e,onrad Beckmann <konrad.beckmann@gmail.com>, 2018-08-06 13:30:33 +0900, , readme fix formatting keyword single quote used instead backticks leading incorrect formatting,,
6937,475c2af8120199f0acaa02e6e0993b27a553b22f,itghost <537074+litghost@users.noreply.github.com>, 2018-08-03 08:02:49 -0700, , use log_warning doe immediately terminate,,
6938,f42d6a9c93f8bd456bf5e857dc67f19e3b10ab25,itghost <537074+litghost@users.noreply.github.com>, 2018-08-02 14:33:39 -0700, , add blif parsing support .conn .cname,,
6939,416946a16ad9ddbbf67747ba02a935f4f5d8dc40,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-08-01 10:27:35 +0200, , saving pointer object object valid pointer match pair saved corresponding map kernel rtlil.cc otherwise object destroyed accessed,,
6940,79d7e608cfcc7fe19647313521eed908f3784503,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-08-01 10:08:23 +0200, , setup called automatically module loaded shutdown python exit,,
6941,57d2197703da12750fb508736ccfaf59b847ea22,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-08-01 08:05:39 +0200, , cleaned comment,,
6942,b57dafce6819516d529cc0077b95cb3293a5dc06,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-08-01 08:04:08 +0200, , removed unused library already present compiler flag,,
6943,beedaa58561eb7cabf24e0d267beb77d5c78ef1d,apm48 <japm48@users.noreply.github.com>, 2018-07-22 22:29:31 +0200, , fix basys3 example added config_voltage cfgbvs constraint file avoid warning drc added open_hw needed programming,,
6944,e275692e84c935d0cdf42c2a4adf7ac949a88132,lifford Wolf <clifford@clifford.at>, 2018-07-22 18:44:05 +0200, , verific produce error instantiating unknown module unknown module connected constant verific actually break constant module even nothing structurally instance unknown module signed clifford wolf clifford clifford.at,,
6945,0eaab6cd1d3fca807861a9090e684ddde16b0ba2,lifford Wolf <clifford@clifford.at>, 2018-07-22 15:21:59 +0200, , add missing deque include msvc build fix signed clifford wolf clifford clifford.at,,
6946,b50fe1e3e9d2f60ebd3053d42e7f9c2f6f5a79be,lifford Wolf <clifford@clifford.at>, 2018-07-22 14:35:32 +0200, , upodate abc git rev ae6716b signed clifford wolf clifford clifford.at,,
6947,ab700ef215d7e6fd70c7b24de17f46b80de09c9f,lifford Wolf <clifford@clifford.at>, 2018-07-22 14:28:45 +0200, , add missing mxe build signed clifford wolf clifford clifford.at,,
6948,3aa4484a3cd9a2e82fddd499cde575eaf8c565cc,enner Zeller <h.zeller@acm.org>, 2018-07-20 23:41:18 -0700, , consistent use override virtual method derived class derived method marked override great feature make use touched header file got emacs provide support language use ys_override override keywords though probably use plain keyword going forward established,,
6949,3101b9b8c979f0a4239ccd823932a490b60d128c,enner Zeller <h.zeller@acm.org>, 2018-07-20 18:52:52 -0700, , fix remaining log_file_error emit dependent file reference new line place reference dependent file location function called ... separate line ease jumping editor behaves similarly compiler emit dependent message,,
6950,323f6f6f6006eadcaec180f2cc1556f1f3303be3,lifford Wolf <clifford@clifford.at>, 2018-07-20 19:22:59 +0200,586, merge pull request 586 hzeller sourcepos logging convert log_error log_file_error possible,,
6951,68b5d0c3b11588946982939c00fd6febe198e13f,enner Zeller <h.zeller@acm.org>, 2018-07-20 09:37:44 -0700, , convert log_error log_file_error possible mostly statement span multiple line caught previous conversion,,
6952,1de07eeee22499760d18e00ba32edf64564aa25e,lifford Wolf <clifford@clifford.at>, 2018-07-20 17:46:06 +0200,585, merge pull request 585 hzeller use file warning error use log_file_error function,,
6953,b5ea598ef6cec535378c8cbb53170ccd1e5855ca,enner Zeller <h.zeller@acm.org>, 2018-07-20 08:11:20 -0700, , use log_file_error function wherever report source level location,,
6954,bf68e9a94ae243e04e4c3f42999420aca34e94ee,lifford Wolf <clifford@clifford.at>, 2018-07-20 16:36:06 +0200,584, merge pull request 584 hzeller provide source location logging provide source location logging,,
6955,1a60126a3468c525ac31de930dfb139b70512a34,enner Zeller <h.zeller@acm.org>, 2018-07-19 09:40:20 -0700, , provide source location logging provide log_file_error prefix log message filename lineno easily picked ides need step error simplify duplicate logging code kernel log.cc use new log function genrtlil,,
6956,87aef8f0cc9ee63fc8fe5eb26e6ceb73aa83b5c9,lifford Wolf <clifford@clifford.at>, 2018-07-19 15:31:12 +0200, , add async2sync pas signed clifford wolf clifford clifford.at,,
6957,5dcb899e76a82c8aa84552a59f4a9f64394e7785,man Goel <amangoel@umich.edu>, 2018-07-18 11:34:18 -0400,2, merge pull request yosyshq master merging official repo,,
6958,65234d4b24edd1ec8ec5d41df2d56d76fa41dcc5,lifford Wolf <clifford@clifford.at>, 2018-07-17 12:43:30 +0200, , fix handling eventually property verific importer signed clifford wolf clifford clifford.at,,
6959,5041ed2f7df1e932eed6bc4ad38fb0f0973700af,lifford Wolf <clifford@clifford.at>, 2018-07-16 18:46:06 +0200, , fix verific vlog incdir vlog libdir handling signed clifford wolf clifford clifford.at,,
6960,3b79a2e3dc74c8eb3065f39dc2e49a794be4bd0b,lifford Wolf <clifford@clifford.at>, 2018-07-16 16:58:14 +0200,581, merge pull request 581 daveshah1 ecp5 adding ecp5 synthesis target,,
6961,f897af626dc8f84c79dc9274a5a5fa868018480f,lifford Wolf <clifford@clifford.at>, 2018-07-16 16:48:09 +0200, , fix read incdir signed clifford wolf clifford clifford.at,,
6962,3a3558acce25807d6ce75280cc3f43aeb52974df,avid Shah <davey1576@gmail.com>, 2018-07-16 15:56:12 +0200, , ecp5 fixing miscellaneous sim model issue signed david shah davey1576 gmail.com,,
6963,ee68b4d96388f31321fbe7d924b00eb9532aed6b,lifford Wolf <clifford@clifford.at>, 2018-07-16 15:32:38 +0200, , merge branch master github.com yosyshq yosys,,
6964,f39b897545c0f9b4d02c77cc7b6cd2a3bfc6082f,lifford Wolf <clifford@clifford.at>, 2018-07-16 15:32:26 +0200, , add read incdir signed clifford wolf clifford clifford.at,,
6965,e9ef077266652b4a76773287199a0b7f18b94a3d,avid Shah <davey1576@gmail.com>, 2018-07-16 15:20:34 +0200, , ecp5 fixing issue lut simulation model signed david shah davey1576 gmail.com,,
6966,b2c62ff8efb9650ac3eefab4e7756b7ba303962e,avid Shah <davey1576@gmail.com>, 2018-07-16 14:33:13 +0200, , ecp5 ecp5 synthesis fix signed david shah davey1576 gmail.com,,
6967,459d3679134d4e30d9b4bfbc7007368d229c9e9f,avid Shah <davey1576@gmail.com>, 2018-07-14 15:54:30 +0200, , ecp5 adding synchronous set reset support signed david shah davey1576 gmail.com,,
6968,241429abac67de34b073db46550b1c2b4a42d425,avid Shah <davey1576@gmail.com>, 2018-07-13 16:25:52 +0200, , ecp5 add dram match rule signed david shah davey1576 gmail.com,,
6969,4a60bc83ab47b76632b38fcaec4cefffa152f507,avid Shah <davey1576@gmail.com>, 2018-07-13 16:14:08 +0200, , ecp5 cell mapping fix signed david shah davey1576 gmail.com,,
6970,b0fea67cc66ceac64e2cb71874c36cde21aa34df,avid Shah <davey1576@gmail.com>, 2018-07-13 15:49:59 +0200, , ecp5 fixing arith_map signed david shah davey1576 gmail.com,,
6971,11c916840d127d7e32fd9689f1c86cdc847352e0,avid Shah <davey1576@gmail.com>, 2018-07-13 15:46:12 +0200, , ecp5 initial arith_map implementation signed david shah davey1576 gmail.com,,
6972,c2d7be140a2b40ecb553f87437c6f958786030ad,avid Shah <davey1576@gmail.com>, 2018-07-13 14:52:25 +0200, , ecp5 adding basic synth_ecp5 based synth_ice40 signed david shah davey1576 gmail.com,,
6973,eb8f3f7dc467156ffaec0ed1a471fe5e610709c7,avid Shah <davey1576@gmail.com>, 2018-07-13 14:32:23 +0200, , ecp5 adding dff map signed david shah davey1576 gmail.com,,
6974,db4514944d2a2f0281e833677f708148497b9792,lifford Wolf <clifford@clifford.at>, 2018-07-13 14:31:38 +0200,580, merge pull request 580 daveshah1 ice40_nx ice40 add cin_const cin_set parameter icestorm_lc,,
6975,1def34f2a64603a3186dc50460fe964f1f197a43,avid Shah <davey1576@gmail.com>, 2018-07-13 14:08:42 +0200, , ecp5 adding dram map signed david shah davey1576 gmail.com,,
6976,b1b9e23f949410fe7c337491a5813f2741a5d9a1,avid Shah <davey1576@gmail.com>, 2018-07-13 13:27:24 +0200, , ecp5 adding basic cells_sim mapper luts lut7 signed david shah davey1576 gmail.com,,
6977,cd65eeb3b3a2410e6e42f35e8ab58be4276fd104,avid Shah <davey1576@gmail.com>, 2018-07-13 13:09:18 +0200, , ice40 add cin_const cin_set parameter icestorm_lc signed david shah davey1576 gmail.com,,
6978,0371519c3977fcf4ffc71315cb9e0aae3ee967a2,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-07-10 12:51:02 +0200, , added monitor class monitor change design module,,
6979,e7d3f3cd464fe323872285bed40e6f347683147b,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-07-10 08:52:36 +0200, , added destructors wire cell,,
6980,55df7fff19cfaa42197effc31ac8de07f9090924,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-07-09 16:02:10 +0200, , removed debug output,,
6981,da8083dbd07404fb765e0ffebed6f5477b6d99ad,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-07-09 16:01:56 +0200, , command run arbitrary design active one,,
6982,8ebaeecd83b22db5c196356844f01ce69d0b4bea,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-07-09 15:48:06 +0200, , multiple design exist independent cell wire module move different parent without referencing issue,,
6983,0caa62802ccb3ee67e05c948a9e334504cae9cc4,illiam D. Jones <thor0505@comcast.net>, 2018-07-06 01:36:41 -0400, , gate posix signal resource module run posix python implementation,,
6984,f0b1ec3e9758582bc0215e646c331e45a4e2a824,man Goel <amangoel@umich.edu>, 2018-07-04 15:14:58 -0400, , merge branch yosyshq master,,
6985,4d343fc1cdafe469484846051680ca0b1f948549,man Goel <amangoel@umich.edu>, 2018-07-04 15:14:28 -0400, , merging official repo,,
6986,8b92ddb9d2635c30636b17ff3d24bc09a44b8551,lifford Wolf <clifford@clifford.at>, 2018-06-29 19:24:58 +0200, , fix verific eventually handling signed clifford wolf clifford clifford.at,,
6987,0404cf61d5f230de70bc6e6e6bf907bf7b112e0d,lifford Wolf <clifford@clifford.at>, 2018-06-29 19:21:04 +0200, , add verific support eventually property signed clifford wolf clifford clifford.at,,
6988,ebf0f003d3e8d219b396d4c6a3943e1ce54d2879,lifford Wolf <clifford@clifford.at>, 2018-06-29 10:02:27 +0200, , add verific formal read formal signed clifford wolf clifford clifford.at,,
6989,afedb2d03ee07738025ae77d73d280044c29ec2f,lifford Wolf <clifford@clifford.at>, 2018-06-28 23:58:15 +0200, , add read support signed clifford wolf clifford clifford.at,,
6990,07e616900c2d6ddf021644f9687954d92ac8109a,lifford Wolf <clifford@clifford.at>, 2018-06-28 23:43:38 +0200, , add read undef signed clifford wolf clifford clifford.at,,
6991,fe2ee833e154691ef61cc72833b86e02266039a2,lifford Wolf <clifford@clifford.at>, 2018-06-28 16:57:03 +0200, , fix handling signed memory signed clifford wolf clifford clifford.at,,
6992,7911379d4a3806af8141e5737e217a2b05368d6c,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-06-28 15:07:21 +0200, , introduced namespace removed class prefix increase readability,,
6993,ccb4dcd013c1fbe005b8e8212efd22a4f0f63ff0,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-06-28 14:44:28 +0200, , changed reference hash idstring name,,
6994,7e5801beedf63a713386433672429dbc607819c7,illiam D. Jones <thor0505@comcast.net>, 2018-06-27 16:33:34 -0400, , add support bit build using msys2 environment,,
6995,ee7164b87902313fe7a4af616891340b449db900,illiam D. Jones <thor0505@comcast.net>, 2018-06-27 16:26:36 -0400, , use msys2 provided pthreads instead abc,,
6996,a27fa1833e6dadf02645a12febb78853b5786151,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-06-25 17:08:29 +0200, , added wrapper design module cell wire,,
6997,848c3c5c889945f64ddefc8fe45342a4338dc769,lifford Wolf <clifford@clifford.at>, 2018-06-22 20:40:22 +0200, , add yosys_noverific env variable temporarily disabling verific signed clifford wolf clifford clifford.at,,
6998,4d4117c998db8f58a436ec9ea9c930bce85febef,enedikt Tutzer <e1225461@student.tuwien.ac.at>, 2018-06-22 11:15:03 +0200, , added enable_python option build environment,,
6999,d412b17259ad7c2003dc14ec452a2a0a6fc3ba91,lifford Wolf <clifford@clifford.at>, 2018-06-21 16:56:55 +0200, , add simplified read command enable extnets implicit verific import signed clifford wolf clifford clifford.at,,
7000,9e096b151215e7b99236050bc668d01b2699dea7,lifford Wolf <clifford@clifford.at>, 2018-06-20 23:45:26 +0200, , merge branch master github.com yosyshq yosys,,
7001,5f2bc1ce7672324370ce5570f41ebd74f670b26e,lifford Wolf <clifford@clifford.at>, 2018-06-20 23:45:01 +0200, , add automatic verific import hierarchy command signed clifford wolf clifford clifford.at,,
7002,c1d69346636fcdbc1e022b00ef6001c0023462e5,lifford Wolf <clifford@clifford.at>, 2018-06-20 20:40:59 +0200,572, merge pull request 572 q3k q3k fix protobuf build fix protobuf build,,
7003,1690dafde135c1077d84cb14c1275d74a2f7424d,ergiusz Bazanski <q3k@q3k.org>, 2018-06-20 19:28:43 +0100, , fix protobuf build,,
7004,626b555244f2156e5bc277195938ef5e24a525cf,lifford Wolf <clifford@clifford.at>, 2018-06-19 15:02:04 +0200,571, merge pull request 571 q3k q3k protobuf backend add protobuf backend,,
7005,53e9a1549c503492820b3672331950fd0a580ef0,erge Bazanski <q3k@symbioticeda.com>, 2018-06-19 13:34:56 +0100, , add protobuf backend signed serge bazanski q3k,,
7006,675a44b41a2df2c02ceccda2434bc3efac3e5e2f,lifford Wolf <clifford@clifford.at>, 2018-06-19 14:29:38 +0200, , slightly aggressive deminout pas signed clifford wolf clifford clifford.at,,
7007,25c5002f8367043ca3ec7e8f5ad9c1dd53a381c2,lifford Wolf <clifford@clifford.at>, 2018-06-19 13:47:39 +0200,570, merge pull request 570 edcote patch include module name area summary stats,,
7008,d89560a0ba6402a8d13177909cc2c1f3b8b7c3e2,dmond Cote <edmond.cote@gmail.com>, 2018-06-18 17:29:01 -0700, , include module name area summary stats print name module displaying final area count pro easier user grep area information specific module con arguably verbose pretty author desire verification  30c30 chip area module 20616.349000  chip area module paramod picorv32 20616.349000 70c70 chip area module 88.697700  chip area module 88.697700 102c102 chip area module 20705.046700  chip area top module picorv32_axi 20705.046700 ,,
7009,0ff0ce4973db6f91b717b3771d8a9ca4cdb3a191,lifford Wolf <clifford@clifford.at>, 2018-06-15 18:56:44 +0200, , bugfix liberty parser suggested aiju 569 signed clifford wolf clifford clifford.at,,
7010,57fc8dd58229d309ba56b374223802936444ecd4,lifford Wolf <clifford@clifford.at>, 2018-06-13 13:35:10 +0200, , add synth_ice40 json signed clifford wolf clifford clifford.at,,
7011,83631555dd5d57e2a3d3b7175f77baf0ad67ccd9,lifford Wolf <clifford@clifford.at>, 2018-06-11 18:10:12 +0200, , fix ice40_opt case port connected signal width signed clifford wolf clifford clifford.at,,
7012,8b7580b0a152ec937abb1510abf5f2d7cd3b7acb,di Finkelstein <github@udifink.com>, 2018-06-06 22:27:25 +0300, , detect illegal port declaration e.g input output inout keyword must first,,
7013,270c1814b5bcab0f0b54f05b4856380b57617a69,lifford Wolf <clifford@clifford.at>, 2018-06-06 11:57:41 +0200,561, merge pull request 561 udif pr_skip_typo fixed typo sikp skip,,
7014,106af19b69c1a62531655d35f5a8f3f7eda838e7,di Finkelstein <github@udifink.com>, 2018-06-05 17:52:36 +0300, , fixed typo sikp skip,,
7015,73d426bc879087ca522ca595a8ba921b647fae27,di Finkelstein <github@udifink.com>, 2018-06-05 17:44:24 +0300, , modified error warning longer false warning memory assertion,,
7016,80d9d15f1c4b73ee73172b06fd2c8c55703aea54,di Finkelstein <github@udifink.com>, 2018-06-05 12:15:59 +0300, , reg_wire_error test need flag run via script moved test simple dir run verilog file,,
7017,4372cf690d829755279a6a5778023e5e0a4493b2,lifford Wolf <clifford@clifford.at>, 2018-06-01 13:25:42 +0200, , add gclk attribute support signed clifford wolf clifford clifford.at,,
7018,f273291dfe5de460192ef2a63a121b3c2e8b9a62,lifford Wolf <clifford@clifford.at>, 2018-06-01 11:57:28 +0200, , add setundef anyseq anyconst support undriven mode signed clifford wolf clifford clifford.at,,
7019,4cd6d5556ade3a6da64d3639e6b6e547222820e8,lifford Wolf <clifford@clifford.at>, 2018-06-01 11:49:58 +0200, , add setundef anyconst signed clifford wolf clifford clifford.at,,
7020,3ab79a231b1b31f1177df2c1351643eda4e9553b,lifford Wolf <clifford@clifford.at>, 2018-05-31 18:09:31 +0200, , bugfix handling array instance empty port signed clifford wolf clifford clifford.at,,
7021,7f0548c16f64bd0c4e3bd85744cfdcf9494b4829,lifford Wolf <clifford@clifford.at>, 2018-05-30 14:17:36 +0200, , update example cmos counter.ys use synth command signed clifford wolf clifford clifford.at,,
7022,7fecc3c199e6cfe4b474431d54027d699bc8d343,lifford Wolf <clifford@clifford.at>, 2018-05-30 13:17:09 +0200, , make nordff default prep signed clifford wolf clifford clifford.at,,
7023,a77e27ab1579ed0f89bff898d0a0ea7ae0c13701,lifford Wolf <clifford@clifford.at>, 2018-05-30 13:04:40 +0200, , update abc git rev 6df1396 signed clifford wolf clifford clifford.at,,
7024,cee4b1e6bc11fff1d2d97985a96e6990afc57950,lifford Wolf <clifford@clifford.at>, 2018-05-28 17:16:15 +0200, , disable memory_dff initialized ffs signed clifford wolf clifford clifford.at,,
7025,74efafc1cfd94949cc368b3ac5fa1476ce950f03,lifford Wolf <clifford@clifford.at>, 2018-05-28 16:42:06 +0200, , add cleanup code memory_nordff signed clifford wolf clifford clifford.at,,
7026,9a946c207fd4f5e18ce464e39d7d180c29ce5c23,lifford Wolf <clifford@clifford.at>, 2018-05-28 13:36:35 +0200,13453, add comment viper 13453 work around signed clifford wolf clifford clifford.at,,
7027,001c9f1d45749535452d082a7c92a17954b603b8,lifford Wolf <clifford@clifford.at>, 2018-05-25 15:41:45 +0200, , fix verific handling single bit anyseq anyconst wire signed clifford wolf clifford clifford.at,,
7028,251562a4918576bd485bcdcc908c0ac780689a77,lifford Wolf <clifford@clifford.at>, 2018-05-24 18:13:38 +0200, , fix verificclocking case verific generates chain signed clifford wolf clifford clifford.at,,
7029,4d645f0fce9e3af857cb292eca719c22141d379b,lifford Wolf <clifford@clifford.at>, 2018-05-24 17:07:06 +0200, , fix verific handling anyconst anyseq attribute signed clifford wolf clifford clifford.at,,
7030,a5f4b44745f023dffd096258d965d3c5d685021e,lifford Wolf <clifford@clifford.at>, 2018-05-19 08:42:45 +0200,454, merge pull request 454 rqou emscripten abc add option statically link abc emscripten fix,,
7031,bea71e71ca4f2b756519cd67ec99d24f1e70b53b,obert Ou <rqou@robertou.com>, 2018-05-18 22:45:43 -0700, , force abc align memory byte apparently abc memory pool implementation default return memory unaligned workaround abc makefile uname look arm specifically set alignment however arm platform requires proper alignment e.g emscripten doe pessimistically force alignment byte time somehow enough fixing emscripten despite approximately bit platform,,
7032,0abe7c6c77cdb4017cf5d8c34766e43806ce4876,obert Ou <rqou@robertou.com>, 2017-11-14 04:09:32 -0800, , modify emscripten main mount nodefs run arg script,,
7033,d9ef793430cf6bec2daeed20fbe44c3b060c435a,obert Ou <rqou@robertou.com>, 2018-03-31 14:50:21 -0700, , force abc linked statically without thread emscripten,,
7034,9763e4d830fa85aeb1577cab4dec9f4becc28f03,obert Ou <rqou@robertou.com>, 2017-11-14 04:08:36 -0800, , fix infinite loop abc command emscripten,,
7035,bd87462b47fdd8d7885269246ec1f7b685c6f86f,obert Ou <rqou@robertou.com>, 2017-11-14 04:08:07 -0800, , fix reading techlibs emscripten,,
7036,93f79299a5138c966512f9ed2d140f16b1735b70,obert Ou <rqou@robertou.com>, 2018-05-18 22:42:24 -0700, , add option disable abc usage pthreads readline,,
7037,bfce3a74791e68a194e5c5908429334dfea3738b,obert Ou <rqou@robertou.com>, 2017-11-14 02:19:21 -0800, , add option statically link abc yosys currently incomplete output filter longer work,,
7038,1b210dbfb78469b477ad8e6da795d2c5ea3f8507,obert Ou <rqou@robertou.com>, 2018-05-18 22:01:25 -0700, , makefile make abc always use stdint.h,,
7039,177a989e48d13b1b983b28a9c322967548a138ee,lifford Wolf <clifford@clifford.at>, 2018-05-17 14:10:24 +0200,550, merge pull request 550 jimparis yosys upstream support systemverilog extension macro,,
7040,c3be94e967c904d4b7a0591fdaa2d86bc926ec41,lifford Wolf <clifford@clifford.at>, 2018-05-17 14:03:58 +0200,551, merge pull request 551 olofk avoid mixing module port declaration style ice40 cells_sim.v,,
7041,faac2c559565a25e58ce95a7ea873df0c30375dc,lof Kindgren <olof.kindgren@gmail.com>, 2018-05-17 13:54:40 +0200, , avoid mixing module port declaration style ice40 cells_sim.v current code requires workarounds several simulator modelsim file must compiled mixedansiports xsim need relax,,
7042,4a229e5b953c15ecb31945258e0ca2f7bffe8a3e,im Paris <jim@jtan.com>, 2018-05-17 00:09:56 -0400, , support systemverilog extension macro,,
7043,872d8d49e98fc5a4090ce20d902afbd0090c8c84,im Paris <jim@jtan.com>, 2018-05-17 00:06:49 -0400, , skip space around macro argument,,
7044,a7281930c5877b34e072d90d5ca013f8fda7e2cc,lifford Wolf <clifford@clifford.at>, 2018-05-15 19:27:00 +0200, , fix handling anyconst anyseq attrs vhdl code via verific signed clifford wolf clifford clifford.at,,
7045,6e63df6dd08fe424f46039d26f9f238ac1cb4494,man Goel <amangoel@umich.edu>, 2018-05-15 13:06:23 -0400, , correction expose setundef,,
7046,4b6c0e331d0ef4188f8fa2443f8f7999231af052,lifford Wolf <clifford@clifford.at>, 2018-05-15 14:19:05 +0200, , remove mercurial build instruction signed clifford wolf clifford clifford.at,,
7047,fe80b39f56fb650cc67bed09f29ea42e0e5f6e52,lifford Wolf <clifford@clifford.at>, 2018-05-15 14:02:27 +0200, , fix iopadmap loop tristate buffer signed clifford wolf clifford clifford.at,,
7048,edd297fb1cb2d02a01b433327cb513399a171062,lifford Wolf <clifford@clifford.at>, 2018-05-15 13:13:43 +0200, , fix iopadmap case pin already buffer signed clifford wolf clifford clifford.at,,
7049,8b9a8c7f9115e691dc832b3be3d82b55be507e99,man Goel <amangoel@umich.edu>, 2018-05-14 18:58:49 -0400, , minor correction minor typo error correction expose setundef,,
7050,b4a303a1b7a9986881efa1040bf54c5f583d87a0,man Goel <amangoel@umich.edu>, 2018-05-13 20:13:54 -0400, , correction option expose setundef pas,,
7051,9286acb6870876f27771c039704ded7d9ffef3a9,man Goel <amangoel@umich.edu>, 2018-05-13 16:53:35 -0400, , add option expose setundef pas option expose convert undriven wire input example usage setundef undriven expose selection,,
7052,0fad1570b5ab07aabf212242039921c63d1db32a,lifford Wolf <clifford@clifford.at>, 2018-05-13 16:36:12 +0200, , cleanup setundef.cc signed clifford wolf clifford clifford.at,,
7053,ae33026799e0f6e05d00557e8f98f5805e3d6f13,lifford Wolf <clifford@clifford.at>, 2018-05-13 13:29:18 +0200, , use makefile check darwin signed clifford wolf clifford clifford.at,,
7054,bab39eacce5c17c42d50a3a60a67cc8a9ee52d98,lifford Wolf <clifford@clifford.at>, 2018-05-13 13:27:14 +0200,505, merge pull request 505 freebsd_build freebsd build,,
7055,c1ecb1b2f1427e5d8616c9177c6962ebf1449a47,hristian KrÃ¤mer <uddka@student.kit.edu>, 2018-05-05 13:02:44 +0200, , add ifdef __freebsd__ commit e3575a8 corrected author field,,
7056,1167538d265b634d6d4d825e9d92d2211f7beee9,lifford Wolf <clifford@clifford.at>, 2018-05-13 13:06:36 +0200, , revert add ifdef __freebsd__ reverts commit,,
7057,7d076f071e83f1533623f2508794e28c79e02294,ergiusz Bazanski <q3k@q3k.org>, 2018-05-12 19:53:24 +0100, , also interpret liberty function,,
7058,587056447e20a3240d72392232b370790426613c,lifford Wolf <clifford@clifford.at>, 2018-05-12 15:18:27 +0200, , add optimization tristate buffer constant control input signed clifford wolf clifford clifford.at,,
7059,11406a80821cef25774921338a84849a96e61631,lifford Wolf <clifford@clifford.at>, 2018-05-12 13:59:13 +0200, , add hierarchy simcheck signed clifford wolf clifford clifford.at,,
7060,5b9f73cd91a899a209b79e72a1030864b2f53317,ohnny Sorocil <propaliidealist@gmail.com>, 2018-05-06 18:22:18 +0200, , update readme,,
7061,0295213bec84683a72814bd53179fa57ee48fbbe,ohnny Sorocil <propaliidealist@gmail.com>, 2018-05-06 15:26:23 +0200, , autotest.sh change bin bash usr bin env bash enables running test unix system shipped bash installed bin bash bsds solaris,,
7062,74f2787b10bbfdc5fc485715e8d9d8b04bbae094,ohnny Sorocil <propaliidealist@gmail.com>, 2018-05-06 15:19:44 +0200, , enable building freebsd,,
7063,24e64016173f586233e77f4e0d70c7883f98d8f7,lifford Wolf <clifford@clifford.at>, 2018-05-05 14:32:04 +0200, , improve handling zero length sva consecutive repetition signed clifford wolf clifford clifford.at,,
7064,3e67497ec2577d4b46cc5a728420d06e66ec434c,lifford Wolf <clifford@clifford.at>, 2018-05-05 13:58:01 +0200, , fix handling zero length sva consecutive repetition signed clifford wolf clifford clifford.at,,
7065,e3575a86c525f2511902e7022893c3923ba8093e,ohnny Sorocil <propaliidealist@gmail.com>, 2018-05-05 13:02:44 +0200, , add ifdef __freebsd__,,
7066,145c685de03a0b5f70a3aa821ea1bd221c31d993,lifford Wolf <clifford@clifford.at>, 2018-05-04 21:59:31 +0200, , add abc faq help abc signed clifford wolf clifford clifford.at,,
7067,5c03aeac60b8f8e88367d3bbf3b13b84a54ef11b,lifford Wolf <clifford@clifford.at>, 2018-05-04 15:27:28 +0200, , add yosys regex turning warning error signed clifford wolf clifford clifford.at,,
7068,47eb150eec1530384c586971bcf8ec270e1d6acc,lifford Wolf <clifford@clifford.at>, 2018-05-04 12:32:30 +0200,537, merge pull request 537 mithro yosys vpr improving yosys used vpr,,
7069,a572b495387743a58111e7264917a497faa17ebf,lifford Wolf <clifford@clifford.at>, 2018-05-03 15:25:59 +0200, , replace ignore_redef overwrite signed clifford wolf clifford clifford.at,,
7070,e060375f23d56b4e330a946d5a626f0163499618,an Gisselquist <zipcpu@gmail.com>, 2018-05-03 12:35:01 +0200, , support character literal,,
7071,ea3ff6f59c9d406d67bc97cb7a8a884c60028275,lifford Wolf <clifford@clifford.at>, 2018-04-30 19:50:34 +0200, , update abc git rev f23ea8e signed clifford wolf clifford clifford.at,,
7072,b4c1d3084ffb2b0a5ec2207cb46004fd89cdae80,lifford Wolf <clifford@clifford.at>, 2018-04-30 13:02:56 +0200, , add synth_intel noiopads signed clifford wolf clifford clifford.at,,
7073,d9a2b43014696fe07c96c822b1009503d052ffc4,lifford Wolf <clifford@clifford.at>, 2018-04-22 16:03:26 +0200, , add dlatch support write_verilog signed clifford wolf clifford clifford.at,,
7074,d6bdefd2e93ad25fd63103d4b76a5573debc6d03,im 'mithro' Ansell <me@mith.ro>, 2018-04-18 16:48:05 -0700, , improving vpr output support support output blif xilinx architecture support using .names blif xilinx architecture use no_lut define synth_ice40 synth_xilinx,,
7075,ca39e493ba78e7a4eaf3f0876321f892cce20f65,im 'mithro' Ansell <me@mith.ro>, 2018-04-15 16:05:52 -0700, , synth_ice40 rework vpr blif output slightly,,
7076,81a457c4a68937f8edb4c48ca5a5de86b5c05769,lifford Wolf <clifford@clifford.at>, 2018-04-16 20:44:26 +0200, , add synth_ice40 nodffe signed clifford wolf clifford clifford.at,,
7077,5ca91ca019d5df43fbe81197c26c5c39bda63b82,lifford Wolf <clifford@clifford.at>, 2018-04-15 14:07:21 +0200, , add write_blif inames iattr signed clifford wolf clifford clifford.at,,
7078,2d7f3123f0c74cafcacc18f25e14cd8bba703b4e,lifford Wolf <clifford@clifford.at>, 2018-04-13 11:52:28 +0200, , add statement label immediate assertion signed clifford wolf clifford clifford.at,,
7079,66ffc99695107808bd5fe0c8d09cf386dcb269fd,lifford Wolf <clifford@clifford.at>, 2018-04-12 14:28:28 +0200, , allow property immediate assertion signed clifford wolf clifford clifford.at,,
7080,2f0ecff71cd0ddb6e4ac3cc85950f4d504645b64,lifford Wolf <clifford@clifford.at>, 2018-04-12 14:02:57 +0200, , improve makefile error handling abc working copy signed clifford wolf clifford clifford.at,,
7081,617c60cea67f51c6208be47377978a58e010e8c8,lifford Wolf <clifford@clifford.at>, 2018-04-07 18:38:42 +0200, , add support verific importer signed clifford wolf clifford clifford.at,,
7082,0ac768f9df66d010bfc9ac264b1a3228f985a994,lifford Wolf <clifford@clifford.at>, 2018-04-06 21:23:47 +0200, , fix handling global_clocking verific signed clifford wolf clifford clifford.at,,
7083,035f778121c179e0712e6c81f19195d0ab2c2f35,lifford Wolf <clifford@clifford.at>, 2018-04-06 14:37:43 +0200, , add documentation anyconst anyseq allconst allseq attribute signed clifford wolf clifford clifford.at,,
7084,5ea2c53604aefeeaf43a638fe3c86813e947dc37,lifford Wolf <clifford@clifford.at>, 2018-04-06 14:35:11 +0200, , add read_verilog anyseq anyconst allseq allconst attribute support signed clifford wolf clifford clifford.at,,
7085,278685b08469a94c133acff92ddf8fb32c4368f9,lifford Wolf <clifford@clifford.at>, 2018-04-06 14:19:55 +0200, , add verific anyseq anyconst allseq allconst attribute support signed clifford wolf clifford clifford.at,,
7086,ab8db2c168ed2177146ec744f6397a3a9951d7cc,lifford Wolf <clifford@clifford.at>, 2018-04-06 14:10:57 +0200, , add verific autocover signed clifford wolf clifford clifford.at,,
7087,f10e0e15c5c2c01c1b5ff3c244679e4842415b79,lifford Wolf <clifford@clifford.at>, 2018-04-06 13:50:23 +0200,530, merge pull request 530 makaimann set ram flag set ram runtime flag verific frontend,,
7088,0c404b1f6345088c97d54c851d77969a2f33b25d,akaimann <makaim@stanford.edu>, 2018-04-05 17:38:08 -0700, , set ram runtime flag verific frontend,,
7089,705c366a91aab577858d9f45f1ebad28b8db1523,lifford Wolf <clifford@clifford.at>, 2018-04-05 11:01:32 +0200, , added missing dont_use handling ffs dfflibmap signed clifford wolf clifford clifford.at,,
7090,4a65b823db319920b236e4a5b35b3eef6b889c70,lifford Wolf <clifford@clifford.at>, 2018-04-04 19:27:33 +0200, , create,,
7091,4d6af2969ccaf5f235fffdc8f89bc5e91fff5962,lifford Wolf <clifford@clifford.at>, 2018-04-04 18:12:27 +0200, , add smtio.py support parsing smt2 bvx syntax bitvec constant signed clifford wolf clifford clifford.at,,
7092,25a864fc7344756e1b2de7bcc3f446ab84e410a3,lifford Wolf <clifford@clifford.at>, 2018-04-04 17:28:07 +0200, , fixed stbv handling smt2 back end,,
7093,2b00c1dbd6b916aae6f97191d34b786a316c706e,lifford Wolf <clifford@clifford.at>, 2018-04-01 15:32:47 +0200,522, merge pull request 522 c60k28 master fixed broken quartus backend dffeas init value update,,
7094,efed2420d686c35f79c4f68e56b460f8e534a6ea,60k28 <c60k28@yandex.com>, 2018-03-31 22:48:47 -0600, , fixed broken quartus backend dffeas init value error 12170 illegal value power_up parameter fixed tested cyclone device,,
7095,93985d91b1d3e4dacf6de5563fc56f82d9123d38,lifford Wolf <clifford@clifford.at>, 2018-03-31 14:23:57 +0200, , remove left log_ping debug command oops signed clifford wolf clifford clifford.at,,
7096,7ea8833676d8b388a57be2d0c1c7a6b1e450226a,lifford Wolf <clifford@clifford.at>, 2018-03-31 13:31:01 +0200,521, merge pull request 521 azonenberg for_clifford coolrunner2 improve optimization tff counter,,
7097,14e49fb05737cfb02217b2aaf14d9f5d9e1859da,obert Ou <rqou@robertou.com>, 2018-03-31 03:54:48 -0700, , coolrunner2 add andterm xor chained ffs case e.g low bit counter design might end flip flop whose input directly driven another flip flop possible coolrunner architecture add single term xor case,,
7098,cfa3753b89c684b66e2cb164226a3358493e5232,obert Ou <rqou@robertou.com>, 2018-03-31 02:56:11 -0700, , coolrunner2 split multi bit net par tool expect dangling net driver sink splitting net clean remove,,
7099,8fe9cdf36428b07ab22e9f831470e7e4c37978e2,obert Ou <rqou@robertou.com>, 2018-03-31 02:54:26 -0700, , coolrunner2 add extraction tffs,,
7100,dd5fab69c135135fa46b6325a39c184a2ddc6156,lifford Wolf <clifford@clifford.at>, 2018-03-29 21:59:30 +0200, , add smtio status msg progress inactive signed clifford wolf clifford clifford.at,,
7101,a48c7e5abfc1dd406039991ebac73db59c8a432f,lifford Wolf <clifford@clifford.at>, 2018-03-29 12:45:31 +0200, , bugfix smtio.py vcd file generator signed clifford wolf clifford clifford.at,,
7102,665eec3d531e0da3a2d599fd9869d81dfa8c3966,lifford Wolf <clifford@clifford.at>, 2018-03-29 12:38:41 +0200, , removed timescale sat command vcd writer signed clifford wolf clifford clifford.at,,
7103,0acea3548b54a2acf6f3b554e6878f884a4414fe,lifford Wolf <clifford@clifford.at>, 2018-03-27 15:04:10 +0200, , set stack size least 128 large stack needed parsing huge expression signed clifford wolf clifford clifford.at,,
7104,5e49ee5c2d52d504334a6cbbf7d9e0250e00a515,lifford Wolf <clifford@clifford.at>, 2018-03-27 14:31:19 +0200, , fix test simple specify.v signed clifford wolf clifford clifford.at,,
7105,6378e2cd46711fed551ecf3201cee1f174d7053d,di Finkelstein <github@udifink.com>, 2018-03-04 23:35:08 +0200, , first draft verilog parser support specify block parameter functionality code moment accept correct specify syntax ignore part specify block added ast,,
7106,f3eaa0ffa54ddaea4bf4e04acc1b2e019e22484a,lifford Wolf <clifford@clifford.at>, 2018-03-27 14:14:51 +0200,515, merge pull request 515 edcote patch rename rename renames,,
7107,ee3c12d6d9cbdb213c3c203d563c040867c70770,lifford Wolf <clifford@clifford.at>, 2018-03-27 14:12:57 +0200, , chenged extensions_map extensions_list hierarchy.cc signed clifford wolf clifford clifford.at,,
7108,c652774ca26416c4afeb4894b315814e20c42551,lifford Wolf <clifford@clifford.at>, 2018-03-27 14:10:39 +0200,518, merge pull request 518 xerpi master pass hierarchy reduce code duplication expand_module,,
7109,f93f8aaa114b06e046a107c9e1f77046a4b5b1fc,ergi Granell <xerpi.g.12@gmail.com>, 2018-03-27 09:35:20 +0200, , pass hierarchy reduce code duplication expand_module also make easier add new file extension support signed sergi granell xerpi.g.12 gmail.com,,
7110,77bd645c35225d4fa1a1c632457acfb47b7388eb,lifford Wolf <clifford@clifford.at>, 2018-03-27 02:11:20 +0200, , add mem support smt2 clock tagging signed clifford wolf clifford clifford.at,,
7111,6f681c4f8296d5776d7773c2f7eb62398bf11507,lifford Wolf <clifford@clifford.at>, 2018-03-27 00:39:01 +0200, , fix build new abc location github also update abc a2d59be,,
7112,491c352da7b656aa3979754e0a03182dfaabdd13,lifford Wolf <clifford@clifford.at>, 2018-03-26 21:19:00 +0200, , add .sv support hierarchy libdir,,
7113,315d5e32bfb63a2b4be2dc5e729125c420b164a4,lifford Wolf <clifford@clifford.at>, 2018-03-26 13:04:10 +0200, , fix handling unclocked immediate assertion verific front end signed clifford wolf clifford clifford.at,,
7114,64ea55056a4fca35fa4e956d40da98c20bb8d730,dmond Cote <edmond.cote@gmail.com>, 2018-03-20 15:50:50 -0700, , rename rename renames create tcl alias rename command using renames following convention proc procs,,
7115,3f0070247590458c5ed28c5a7abfc3b9d1ec138b,lifford Wolf <clifford@clifford.at>, 2018-03-17 18:06:17 +0100, , improve yosys smtbmc log output error handling signed clifford wolf clifford clifford.at,,
7116,4d4e3a8ca62dd9484942d3adf107354468f9897d,lifford Wolf <clifford@clifford.at>, 2018-03-17 12:17:53 +0100, , improve handling invalid check sat result smtio.py signed clifford wolf clifford clifford.at,,
7117,e7862d4f644d4fc6a97e9c66da431f7a22a0ceef,lifford Wolf <clifford@clifford.at>, 2018-03-16 15:48:48 +0100, , update todo feature verificsva.cc signed clifford wolf clifford clifford.at,,
7118,38596ce68f51b57ee0f1a51f2abc2b9d9011cf75,lifford Wolf <clifford@clifford.at>, 2018-03-16 12:16:52 +0100, , update todo feature verificsva.cc signed clifford wolf clifford clifford.at,,
7119,462e9f7bd4e072bee5ac7a9552086db5dc09ae67,lifford Wolf <clifford@clifford.at>, 2018-03-16 12:15:36 +0100, , add todo feature verificsva.cc signed clifford wolf clifford clifford.at,,
7120,7cf9d8802832a12b46a32cebb039d161586f414f,lifford Wolf <clifford@clifford.at>, 2018-03-15 18:20:37 +0100, , improve import memory via verific signed clifford wolf clifford clifford.at,,
7121,bf402a806a4312cf29056d86872245be3a254fce,lifford Wolf <clifford@clifford.at>, 2018-03-14 20:22:11 +0100, , fix handling compilation unit verific front end signed clifford wolf clifford clifford.at,,
7122,08225f49a410c7df6d7d6fe098a4dabc68789ac5,lifford Wolf <clifford@clifford.at>, 2018-03-12 13:52:52 +0100, , add expose input signed clifford wolf clifford clifford.at,,
7123,83ffb23739ff09591fb81e0c7b3b289d9fc73fb7,lifford Wolf <clifford@clifford.at>, 2018-03-12 13:52:35 +0100, , add setundef undef signed clifford wolf clifford clifford.at,,
7124,2b9c75f8e372f6886e073743d1df11bcd1c58281,di Finkelstein <github@udifink.com>, 2018-03-09 10:35:33 +0200, , base discussion merge yet correctly detects reg wire mix incorrect use blocking nonblocking assignment within block assign statement doe detect register connected output port instance fails memorty nonblocking assignment cause spurious assume error yosys generated _addr _data signal test test simple look inside comment enable disable specific line,,
7125,efaef82f75d8e477baf958eac39f538e6eed5b03,arry Doolittle <ldoolitt@recycle.lbl.gov>, 2018-03-10 09:59:06 -0800, , squelch trailing whitespace including meta whitespace,,
7126,82fecc98c01dd3883b7d8268d3f1c7c35512f00d,arry Doolittle <ldoolitt@recycle.lbl.gov>, 2018-03-06 09:43:42 -0800, , harmonize _win32 macro,,
7127,307c16a309e0110800d72a46e90470ce30b329aa,lifford Wolf <clifford@clifford.at>, 2018-03-10 16:24:01 +0100, , fix sva handling goto_repeat signed clifford wolf clifford clifford.at,,
7128,ce37b6d730a7c37803afc294d111cb8a45012c0d,lifford Wolf <clifford@clifford.at>, 2018-03-10 14:33:42 +0100, , fix variable name typo verificsva.cc signed clifford wolf clifford clifford.at,,
7129,da216937b1226d8dafc1aa33a19686eb694a15df,lifford Wolf <clifford@clifford.at>, 2018-03-10 14:32:01 +0100, , add support trivial sva sequence property signed clifford wolf clifford clifford.at,,
7130,a74f805ba0e3d1611d0a9904ab3a66c5d7bd38f3,lifford Wolf <clifford@clifford.at>, 2018-03-10 13:55:30 +0100, , fix handling src attribute flatten signed clifford wolf clifford clifford.at,,
7131,3545c0fffb6c95b6db8d5beed4a6355e1d665b5f,lifford Wolf <clifford@clifford.at>, 2018-03-08 16:24:35 +0100, , remove debug print yosys smtbmc vcd writer signed clifford wolf clifford clifford.at,,
7132,a15208f3012a20ad493850a7072fa501b917a67f,lifford Wolf <clifford@clifford.at>, 2018-03-08 13:26:33 +0100, , use verific hier_tree component elaboration signed clifford wolf clifford clifford.at,,
7133,8b604004dae31f7f3120685dd05d16a4bace904a,lifford Wolf <clifford@clifford.at>, 2018-03-07 22:54:19 +0100, , check result check sat yosys smtbmc signed clifford wolf clifford clifford.at,,
7134,a4bbfd2d15db25ba9b2599afa0badd8abe1273ba,lifford Wolf <clifford@clifford.at>, 2018-03-07 20:06:02 +0100, , fix verific handling assert property always block signed clifford wolf clifford clifford.at,,
7135,92d5f4db6f1718ad13c45c5efb7f2a617bd10a47,lifford Wolf <clifford@clifford.at>, 2018-03-07 19:40:34 +0100, , add verific import signed clifford wolf clifford clifford.at,,
7136,252627fc548526d1d65c1909f31cd5e3fcf9898b,lifford Wolf <clifford@clifford.at>, 2018-03-07 18:08:03 +0100, , set verific flag signed clifford wolf clifford clifford.at,,
7137,6991c132b501ebb48fa5dd1b0f995bb544261556,lifford Wolf <clifford@clifford.at>, 2018-03-07 17:31:07 +0100, , add xilinx ram64x1d ram128x1d simulation model,,
7138,73c01dca6540e389393c0ec606fd3c9c4b6d95c4,lifford Wolf <clifford@clifford.at>, 2018-03-06 23:31:51 +0100, , add memory_nordff pas signed clifford wolf clifford clifford.at,,
7139,dcc4a18d5a4a4827704b81400c8f479da5ecc349,lifford Wolf <clifford@clifford.at>, 2018-03-06 15:47:33 +0100, , update comment supported sva verificsva.cc signed clifford wolf clifford clifford.at,,
7140,03b49654b1573dfea94f589d24415bf256150165,lifford Wolf <clifford@clifford.at>, 2018-03-06 15:39:46 +0100, , add sva goto_repeat support signed clifford wolf clifford clifford.at,,
7141,7bb83ae9f29f585428a4a43e58fe19bea10f0711,lifford Wolf <clifford@clifford.at>, 2018-03-06 15:06:35 +0100, , add sva first_match support signed clifford wolf clifford clifford.at,,
7142,78f2cca2d92e4a88ea8192af86e89bf4fdfa9a49,lifford Wolf <clifford@clifford.at>, 2018-03-06 14:41:27 +0100, , add sva within support signed clifford wolf clifford clifford.at,,
7143,5555292ce2bbea8d203005113c0ad3fb34415979,lifford Wolf <clifford@clifford.at>, 2018-03-06 14:26:57 +0100, , add support sva sequence intersect signed clifford wolf clifford clifford.at,,
7144,d86e875f0f1b549cdc61c9ab30472720e641a4b9,lifford Wolf <clifford@clifford.at>, 2018-03-06 11:50:38 +0100, , add parsing sva property signed clifford wolf clifford clifford.at,,
7145,588ce0e34a771552ebb3e0c2d10320a990fdad3b,lifford Wolf <clifford@clifford.at>, 2018-03-06 01:51:42 +0100, , simplified sva handling signed clifford wolf clifford clifford.at,,
7146,cedbc35f4b4a0244d6499a8a682b42086fb28dfd,lifford Wolf <clifford@clifford.at>, 2018-03-05 12:08:41 +0100, , imporove yosys smtbmc error handling improve vcd output signed clifford wolf clifford clifford.at,,
7147,61a9e2eeb3c67ffb8705e8314d83e3ddacc57645,lifford Wolf <clifford@clifford.at>, 2018-03-04 22:54:34 +0100, , fix connwrappers help message signed clifford wolf clifford clifford.at,,
7148,e5534a080e953b7935defa92bed9452ed1616047,lifford Wolf <clifford@clifford.at>, 2018-03-04 22:35:59 +0100, , improve handling warning message signed clifford wolf clifford clifford.at,,
7149,2935e8ea4152b0678314f79bae91258565592032,lifford Wolf <clifford@clifford.at>, 2018-03-04 21:31:10 +0100, , update copyright header signed clifford wolf clifford clifford.at,,
7150,8b7602e660b15a6a9dd7f773c3f7d7021f36659b,lifford Wolf <clifford@clifford.at>, 2018-03-04 21:22:20 +0100, , improve smt2 encoding reduce_ bool signed clifford wolf clifford clifford.at,,
7151,45a6fce92c595bf406f771c97d5a1de359f465f9,lifford Wolf <clifford@clifford.at>, 2018-03-04 21:13:30 +0100, , fix hangup yosys smtbmc error handling signed clifford wolf clifford clifford.at,,
7152,480e8e676a41559138a690759e90cec2ae60bc28,lifford Wolf <clifford@clifford.at>, 2018-03-04 19:29:26 +0100, , add proper sva seq.triggered support signed clifford wolf clifford clifford.at,,
7153,27dd500d31c07991d5a6f01c95f5519d7225c427,lifford Wolf <clifford@clifford.at>, 2018-03-04 17:13:45 +0100, , add synth noshare signed clifford wolf clifford clifford.at,,
7154,8dcf3d0c7698c9556f5049dd6d912396724bf17a,lifford Wolf <clifford@clifford.at>, 2018-03-04 15:08:21 +0100, , add verific sva support seq seq expression signed clifford wolf clifford clifford.at,,
7155,9ab2498c558560f664d2189a17182cb9f879d4ed,lifford Wolf <clifford@clifford.at>, 2018-03-04 14:29:48 +0100, , refactor verific sva importer property parser signed clifford wolf clifford clifford.at,,
7156,261cf706f4d8eb1bcb3d9e6915930667073fdbe6,lifford Wolf <clifford@clifford.at>, 2018-03-04 13:48:53 +0100, , add verificclocking class refactor verific dff handling signed clifford wolf clifford clifford.at,,
7157,ae4e204c760249afef34aaef6854d89076db2c47,lifford Wolf <clifford@clifford.at>, 2018-03-03 20:00:07 +0100, , improved error handling yosys smtbmc signed clifford wolf clifford clifford.at,,
7158,707ddb77bcb416399f7c61a2670731adbb97fc83,lifford Wolf <clifford@clifford.at>, 2018-03-03 16:34:28 +0100, , add sva support sequence signed clifford wolf clifford clifford.at,,
7159,a44e1edaa302539fc1a53bf099c77b8085ed4d79,lifford Wolf <clifford@clifford.at>, 2018-03-03 14:50:40 +0100, , terminate running smt solver smtbmc terminated signed clifford wolf clifford clifford.at,,
7160,3ced2cca6e924bf748851580563b42d835aa099b,lifford Wolf <clifford@clifford.at>, 2018-03-03 14:15:49 +0100, , fix smtbmc smtc aiw parser wire name containing signed clifford wolf clifford clifford.at,,
7161,cabc3c59e043e55a35187914281b9a1fcc10b072,lifford Wolf <clifford@clifford.at>, 2018-03-02 18:17:10 +0100, , fix handling sva seq.triggered property signed clifford wolf clifford clifford.at,,
7162,ab791e61b300e15513f65a4a114deeb2e8f12669,lifford Wolf <clifford@clifford.at>, 2018-03-02 16:05:56 +0100, , update sva cheat sheet verificsva.cc signed clifford wolf clifford clifford.at,,
7163,4e5f1f59d66b96c5e0592e4f9810cca5d55c6894,lifford Wolf <clifford@clifford.at>, 2018-03-01 19:37:36 +0100, , fix verific sva importer handling until_with signed clifford wolf clifford clifford.at,,
7164,90ae42607850a51da55fd5c6fba20ebb02ef6226,lifford Wolf <clifford@clifford.at>, 2018-03-01 14:15:27 +0100, , mangle name square bracket vcd file work around issue gtkwave signed clifford wolf clifford clifford.at,,
7165,9a2a8cd97b8ff155c137045ee3654dcdc046c401,lifford Wolf <clifford@clifford.at>, 2018-03-01 11:40:43 +0100, , fix improvement verific sva importer signed clifford wolf clifford clifford.at,,
7166,3c49e3c5b3be3cefd406ad6a541e2d5c6d116c5b,lifford Wolf <clifford@clifford.at>, 2018-03-01 10:12:15 +0100, , add rose fell support verific binding signed clifford wolf clifford clifford.at,,
7167,3df0d04a7b7ac01e94d3e2fcf376b8ab4f7de90e,lifford Wolf <clifford@clifford.at>, 2018-02-28 15:32:53 +0100, , merge branch verificsva,,
7168,5ac3ee858a35bf4dd20c02a3cfcd9c0e23db9ecc,lifford Wolf <clifford@clifford.at>, 2018-02-28 15:32:17 +0100, , add support prim_sva_until new sva importer signed clifford wolf clifford clifford.at,,
7169,8a1d6ccf0c1b0c7e84cd160dd2572eabebcd67cc,lifford Wolf <clifford@clifford.at>, 2018-02-28 15:05:33 +0100, , add dfsm generator verific sva importer signed clifford wolf clifford clifford.at,,
7170,15902d495f8767fe86bbac1826cbedd1202264ef,lifford Wolf <clifford@clifford.at>, 2018-02-28 11:45:04 +0100, , continue refactoring verific sva importer code signed clifford wolf clifford clifford.at,,
7171,25e33d7ab8ebeb96d6a7fb842e33f35770367587,lifford Wolf <clifford@clifford.at>, 2018-02-27 20:33:15 +0100, , major redesign verific sva importer signed clifford wolf clifford clifford.at,,
7172,6f26695d9b596fe3b221334a93c5d94678582aea,lifford Wolf <clifford@clifford.at>, 2018-02-27 12:15:42 +0100, , add verific build signed clifford wolf clifford clifford.at,,
7173,b6fbeb0969773770af79fe4bd8f5b15c863ef90b,lifford Wolf <clifford@clifford.at>, 2018-02-26 15:26:01 +0100, , add handling verific oper_reduce_nor signed clifford wolf clifford clifford.at,,
7174,2aeb4d4e1231807144e62930ce9c95795265f6b3,lifford Wolf <clifford@clifford.at>, 2018-02-26 15:20:27 +0100, , add handling verific oper_selector signed clifford wolf clifford clifford.at,,
7175,9cd9f5fc7895ec1e7d16026772e068c19fbc73bd,lifford Wolf <clifford@clifford.at>, 2018-02-26 15:02:03 +0100, , add handling verific oper_nto1mux signed clifford wolf clifford clifford.at,,
7176,d1cb5150aaf1f08194385ebc88eea1168366f7d3,lifford Wolf <clifford@clifford.at>, 2018-02-26 14:31:58 +0100, , add sva syntax cheat sheet comment verificsva.cc signed clifford wolf clifford clifford.at,,
7177,d31584c649c54641f497244b3bee5067801251e7,lifford Wolf <clifford@clifford.at>, 2018-02-26 12:20:28 +0100, , add dlatchsr support clk2fflogic,,
7178,675dd5347ad7bafdfa95f97b60996595a32f2c7d,lifford Wolf <clifford@clifford.at>, 2018-02-26 11:58:44 +0100, , small fix improvement allconst allseq handling signed clifford wolf clifford clifford.at,,
7179,fba499b8666ef33bc5b11ce2df7b8b18a5aeaa75,lifford Wolf <clifford@clifford.at>, 2018-02-26 11:46:05 +0100, , fix opt_rmdff handling dlatchsr signed clifford wolf clifford clifford.at,,
7180,0d636964b81ed5db4a7031a24c4b04e3bc879ad5,lifford Wolf <clifford@clifford.at>, 2018-02-23 19:37:00 +0100, , merge branch forall,,
7181,b13e6bd375dc19fc2d6a3e67cdc6c045da732200,lifford Wolf <clifford@clifford.at>, 2018-02-23 19:33:30 +0100, , add smtbmc support exist forall problem signed clifford wolf clifford clifford.at,,
7182,eb67a7532bf1d8195216257a2d6d301c03980591,lifford Wolf <clifford@clifford.at>, 2018-02-23 13:14:47 +0100, , add allconst allseq cell type signed clifford wolf clifford clifford.at,,
7183,2521ed305e9d48929c9ede93b8cb0069739408f5,lifford Wolf <clifford@clifford.at>, 2018-02-22 12:37:30 +0100, , add verific sva support range repetition operator,,
7184,6d12c83d362c709f72e64eea2121b2cffc12ee8d,lifford Wolf <clifford@clifford.at>, 2018-02-21 13:09:47 +0100, , add support sva throughout via verific,,
7185,17583b6a2175bf509d6a233e5684a183af54f48c,lifford Wolf <clifford@clifford.at>, 2018-02-20 17:45:22 +0100, , add support mockup clock signal yosys smtbmc vcd output signed clifford wolf clifford clifford.at,,
7186,f2cfe73d74a5be195ee704c99f472dc454015a66,lifford Wolf <clifford@clifford.at>, 2018-02-19 19:32:11 +0100,507, merge pull request 507 cr1901 msys2 improve msys2 flag building abc,,
7187,b0b08da5cbd55f0df4961e340f530118c5a3f041,illiam D. Jones <thor0505@comcast.net>, 2018-02-19 12:43:44 -0500, , improve msys2 flag building abc,,
7188,5c6247dfa6a5a0b8f1dfbec2810db54deb42deb3,lifford Wolf <clifford@clifford.at>, 2018-02-18 16:35:06 +0100, , add support sva sequence concatenation range via verific signed clifford wolf clifford clifford.at,,
7189,9d963cd29c499530bc4bcc66f298a6e56142c509,lifford Wolf <clifford@clifford.at>, 2018-02-18 14:57:52 +0100, , add support sva statement via verific signed clifford wolf clifford clifford.at,,
7190,5fa2aa27417447e62cee6edfbf6c1fb07d7b17b0,lifford Wolf <clifford@clifford.at>, 2018-02-18 13:52:49 +0100, , move verific sva importer extra source file signed clifford wolf clifford clifford.at,,
7191,c4bf34f6ce7d6b8f80b4d1a4b88f8f0e0dc17813,lifford Wolf <clifford@clifford.at>, 2018-02-18 13:28:08 +0100, , merge verific sva preprocessor sva importer,,
7192,68a829dbcd6ab0d4f74936fb5b9b6ff916db036b,lifford Wolf <clifford@clifford.at>, 2018-02-16 14:22:11 +0100, , merge branch master github.com cliffordwolf yosys,,
7193,2c95dfcb5bbce7f5b19d36d8d5d1258f48aaedcf,lifford Wolf <clifford@clifford.at>, 2018-02-15 17:36:08 +0100, , improve handling bus pin liberty front end file use signed clifford wolf clifford clifford.at,,
7194,bc8ab3ab44f58fc126b103f4a28dd9f6ec3fd90b,lifford Wolf <clifford@clifford.at>, 2018-02-15 15:26:37 +0100, , fix verific prim_sva_at handling property,,
7195,c1abd3b02cab235334342f3520e2535eb74c5792,lifford Wolf <clifford@clifford.at>, 2018-02-13 15:22:50 +0100, , fixed yosys config binary distribution verific signed clifford wolf clifford clifford.at,,
7196,717abc93a8f6be8ddf36df735a4ce0a1821e5e0e,lifford Wolf <clifford@clifford.at>, 2018-02-13 14:55:24 +0100, , recognize stand alone obj pattern even contains slash,,
7197,c9672e2e2eaf410c55145262880d1b0eba372193,lifford Wolf <clifford@clifford.at>, 2018-02-08 19:12:12 +0100, , fix handling zero length cell connection smt2 back end signed clifford wolf clifford clifford.at,,
7198,0659d9eac7b546ee6f5acab46dbc83c91d556a34,lifford Wolf <clifford@clifford.at>, 2018-02-03 15:05:08 +0100, , merge branch master github.com cliffordwolf yosys,,
7199,82c436587c31cd760aef4db3661d54553ab88b87,lifford Wolf <clifford@clifford.at>, 2018-02-03 15:04:39 +0100, , create deep backtraces unless enable_debug mode signed clifford wolf clifford clifford.at,,
7200,6fedcbce86683d73f1eb4b1b73ca8d739379e81e,lifford Wolf <clifford@clifford.at>, 2018-02-03 14:45:23 +0100,488, merge pull request 488 azonenberg for_clifford coolrunner2 move loc attribute onto cell,,
7201,e4f021890718d88973ea22764da23aa935e440fb,lifford Wolf <clifford@clifford.at>, 2018-02-03 14:31:47 +0100, , fixed gcc 7.2 statement never executed warning,,
7202,6c00e064e2024b7b41d3c32ed4cf7f0f6857506b,lifford Wolf <clifford@clifford.at>, 2018-02-01 12:51:49 +0100, , fix single bit stable handling verific front end signed clifford wolf clifford clifford.at,,
7203,9af40faa0b60e2c0717f36888c1e19183e40a88c,lifford Wolf <clifford@clifford.at>, 2018-01-31 19:06:51 +0100, , add verific attribute handling assert assume cover live fair cell signed clifford wolf clifford clifford.at,,
7204,e97f10b14249a412d3a97d899f6e2a8685fbcdcf,lifford Wolf <clifford@clifford.at>, 2018-01-29 12:34:28 +0100, , fix smtio.py large smt2 expression,,
7205,675f53abbb7ab4204dc9d9f54fc698a2dc2f15cb,lifford Wolf <clifford@clifford.at>, 2018-01-28 18:52:01 +0100, , fix permission verific vdb file,,
7206,1d8161b432fd5bc7fc03c21033f90d2a80cf741f,lifford Wolf <clifford@clifford.at>, 2018-01-23 17:42:40 +0100, , fixed handling synchronous asynchronous assertion assumption cover verific binding signed clifford wolf clifford clifford.at,,
7207,318be8651c62f924176ed30043a35a89fb468df0,lifford Wolf <clifford@clifford.at>, 2018-01-19 23:56:23 +0100, , use strip instead strip mac compatibility signed clifford wolf clifford clifford.at,,
7208,9337e4999dcd32530c15cb618cd106698680e431,lifford Wolf <clifford@clifford.at>, 2018-01-19 16:20:40 +0100, , improve log message equiv_make signed clifford wolf clifford clifford.at,,
7209,54aeca0983484644249dafa98416df15ec4ab74b,lifford Wolf <clifford@clifford.at>, 2018-01-18 14:25:22 +0100, , move user provided smt2 info stmts top yosys smtbmc smt2 output,,
7210,2abcd98527076bfe9a82a16205be74ca3e61c63f,obert Ou <rqou@robertou.com>, 2017-11-19 01:15:54 -0800, , coolrunner2 move loc attribute onto cell,,
7211,57e02b662906f80ae43445a328c5476d1b92bd60,lifford Wolf <clifford@clifford.at>, 2018-01-17 14:14:10 +0100, , strip debug symbol binary install,,
7212,9ac560f5d3e5847b7e475195f66b7034e91fd938,lifford Wolf <clifford@clifford.at>, 2018-01-09 18:42:19 +0100, , add dffinit highlow fix synth_intel signed clifford wolf clifford clifford.at,,
7213,a96c775a7301645b27486a5e663c75fca460f577,lifford Wolf <clifford@clifford.at>, 2018-01-07 16:36:13 +0100, , add support yosys signed clifford wolf clifford clifford.at,,
7214,446ccf1f05b2b36db9161bf4ab050778a1cbaee6,lifford Wolf <clifford@clifford.at>, 2018-01-07 16:35:22 +0100, , bugfix hierarchy blackbox module port width handling,,
7215,b55798957695d965384019d5a220438c930e73ec,lifford Wolf <clifford@clifford.at>, 2018-01-07 13:47:59 +0100, , update abc rev 6e3c24b3308a signed clifford wolf clifford clifford.at,,
7216,26c4323d4860c936f6699375167a02b66b38118d,lifford Wolf <clifford@clifford.at>, 2018-01-05 23:00:28 +0100,479, merge pull request 479 fatsie standard cell library include latch set reset,,
7217,c80315cea42414216bcc7b62acb2ef9a41b54eab,lifford Wolf <clifford@clifford.at>, 2018-01-05 13:28:45 +0100, , bugfix hierarchy handling blackbox module port signed clifford wolf clifford clifford.at,,
7218,fefb652d568749731b581185e6cb201f0fff479e,lifford Wolf <clifford@clifford.at>, 2018-01-04 13:30:00 +0100,480, merge pull request 480 fatsie value property expression,,
7219,2d140a44ebfff31876778a4e70102763aa1cb595,lifford Wolf <clifford@clifford.at>, 2018-01-04 13:23:29 +0100, , temporarily derive blackbox module hierarchy evaluate port width signed clifford wolf clifford clifford.at,,
7220,92eb841f0a506ce776d511ec443769f5bcc2961f,taf Verhaegen <staf@stafverhaegen.be>, 2018-01-03 20:36:22 +0000, , value property expression example found 2007.03 liberty reference manual also found wild input_voltage cmos vil 0.3 vdd vih 0.7 vdd vimin 0.5 vimax vdd 0.5  current implementation par expression interpretation done,,
7221,5126c6f22b12dc79cb87dc78f2ca1e50652a4522,taf Verhaegen <staf@stafverhaegen.be>, 2018-01-03 20:29:55 +0000, , standard cell library include latch set reset,,
7222,9804ebedbfd7db66849874bd11b167deb1bfed18,lifford Wolf <clifford@clifford.at>, 2017-12-24 17:29:54 +0100, , add driver signal bit error msg btor back end,,
7223,34005348b65f69a2905357ee5877b5fbdd14da8c,lifford Wolf <clifford@clifford.at>, 2017-12-24 17:21:37 +0100, , bugfix argument parser,,
7224,b66d50e62d0dcd2b495c360fa64f3c7b4017b842,lifford Wolf <clifford@clifford.at>, 2017-12-19 21:44:05 +0100, , fix minor typo prep help message,,
7225,292984896b417a50b1597a1e3a66de53bab0f13e,lifford Wolf <clifford@clifford.at>, 2017-12-17 18:57:54 +0100, , simple fix btor memory encoding,,
7226,bbdcc1f9d42618a4a7770868a96e3214dd20f07c,lifford Wolf <clifford@clifford.at>, 2017-12-17 18:55:17 +0100, , improve btor memory encoding,,
7227,8e22e8118a2a8b13bb24270862af37d93f53dbe8,lifford Wolf <clifford@clifford.at>, 2017-12-15 02:21:56 +0100, , merge branch btor,,
7228,30f23281edc19c3191fadd9d4de668a15f5e46d7,lifford Wolf <clifford@clifford.at>, 2017-12-15 02:19:06 +0100, , add array support btor back end,,
7229,ad901671c54e5dfa9292a9bdf97cedab64a7c229,lifford Wolf <clifford@clifford.at>, 2017-12-15 00:40:24 +0100, , add anyconst anyseq support btor back end,,
7230,162c29bd6b2ceebb0e9ce32dc45ab7ed18abd42e,lifford Wolf <clifford@clifford.at>, 2017-12-14 03:13:47 +0100, , merge branch master btor,,
7231,9419de3e371451f7f0eb51e89cab3fa8bebba26c,lifford Wolf <clifford@clifford.at>, 2017-12-14 03:05:20 +0100, , add yosys smtbmc vcd writer support memory async writes,,
7232,6132e6e72a95a6f57e209bfa801c4ac5c1faa974,lifford Wolf <clifford@clifford.at>, 2017-12-14 02:29:19 +0100, , fix bug clk2fflogic memory handling,,
7233,a48ec49017a8a792841cf486167c643db23eeb22,lifford Wolf <clifford@clifford.at>, 2017-12-14 02:17:01 +0100, , merge branch master btor,,
7234,590e6961cb2ff352c2c01d5fcf6307db95d37129,lifford Wolf <clifford@clifford.at>, 2017-12-14 02:07:31 +0100, , add clk2fflogic memory support,,
7235,2625da6440362246205f0c36649d240c4ca0ee0f,lifford Wolf <clifford@clifford.at>, 2017-12-14 02:07:10 +0100, , add smt2 back end support async write memory,,
7236,76afff7ef67265b296455649c9bc6f0196aa5390,lifford Wolf <clifford@clifford.at>, 2017-12-14 02:06:39 +0100, , add rtlil const is_fully_ones,,
7237,96ad6888496f4cd34bbf461ce26f97f598bf898c,lifford Wolf <clifford@clifford.at>, 2017-12-12 21:48:31 +0100, , add sigspec is_fully_ones,,
7238,1dad2ff6828696536aa1bfade099996b350ffeb6,lifford Wolf <clifford@clifford.at>, 2017-12-14 00:03:26 +0100,469, merge pull request 469 kkiningh master use quote includes yosys.h,,
7239,7350f7692a559fbde534c61e8bcd6ece93d0a3d7,evin Kiningham <kkiningh@stanford.edu>, 2017-12-13 13:27:52 -0800, , use quote includes yosys.h,,
7240,88182e46d7897625f2889bf1e681b7e0e4f7b966,lifford Wolf <clifford@clifford.at>, 2017-12-13 19:14:34 +0100, , check memory clk2fflogic,,
7241,07bfe8ba4099d0d9e040923447583446449d73b1,lifford Wolf <clifford@clifford.at>, 2017-12-13 16:55:39 +0100,468, merge pull request 468 grahamedgecombe fix fix sb_io_od module,,
7242,546de7fa4fbd1b54e125fac06b588dbecfb033e0,lifford Wolf <clifford@clifford.at>, 2017-12-13 00:15:44 +0100, , add write_btor mode,,
7243,0881bbf2e711a23137e860bf1dfc2c6130d3d07b,lifford Wolf <clifford@clifford.at>, 2017-12-12 23:43:55 +0100, , add state initval handling btor back end,,
7244,f697282246862d99ae5c1798456c9082c615cea2,lifford Wolf <clifford@clifford.at>, 2017-12-12 21:48:55 +0100, , add btor back end support constant,,
7245,2b6307547f37c219a67fea6345249615aaa5fc9a,lifford Wolf <clifford@clifford.at>, 2017-12-12 21:48:31 +0100, , add sigspec is_fully_ones,,
7246,ca2adc30c9f3736ccd9e381bbca43326e1f54a69,lifford Wolf <clifford@clifford.at>, 2017-12-12 17:13:27 +0100, , add warning driver driver conflict ffs cell constant,,
7247,82d1fd77de31aece7b8a4f31fa53cb9dda2ec5f6,lifford Wolf <clifford@clifford.at>, 2017-12-11 14:24:19 +0100, , add btor shift shiftx support,,
7248,f93e6637aab442e46786af23274b5ac94b63b74f,raham Edgecombe <gpe@grahamedgecombe.com>, 2017-12-09 21:49:07 +0000, , fix port name sb_io_od,,
7249,52ace35a73839d661163206f123074368f751a09,raham Edgecombe <gpe@grahamedgecombe.com>, 2017-12-09 21:39:20 +0000, , remove trailing comma sb_io_od port list compatible icarus verilog,,
7250,cc119b5232a7f9aa201595d32b08e4e6f519dd3c,lifford Wolf <clifford@clifford.at>, 2017-12-10 08:40:11 +0100, , fix btor back end shift handling,,
7251,133a0f497865c76e3e9c42ced93eb7f5d349ade6,lifford Wolf <clifford@clifford.at>, 2017-12-10 08:11:08 +0100, , add support pmux btor back end,,
7252,83cf7363096ba1454c2f7cc810df808a96794d82,lifford Wolf <clifford@clifford.at>, 2017-12-10 07:16:47 +0100, , add support cell type btor back end,,
7253,8069118e6e0277fd9f020754d02046d7a7d761f3,lifford Wolf <clifford@clifford.at>, 2017-12-10 01:27:41 +0100, , merge branch master btor,,
7254,ba90e08398e3068a525c3704a069182a365474e8,lifford Wolf <clifford@clifford.at>, 2017-12-10 01:10:03 +0100, , add support verific prim_sva_not property,,
7255,e4a4c0e10c39edeffcae19f2635feea4ea0300df,lifford Wolf <clifford@clifford.at>, 2017-12-10 00:59:44 +0100, , add verific oper_sva_stable support,,
7256,27916105a9f0d9fd27758257af3bf5d6300b26ca,lifford Wolf <clifford@clifford.at>, 2017-12-10 00:26:26 +0100, , refactoring verific sva rewriter,,
7257,63343aeaaa96d947695ac624f7942cc60b0e9e0f,lifford Wolf <clifford@clifford.at>, 2017-12-09 05:58:14 +0100, , fix btor concat,,
7258,fd83e3442dfe300a865a7566e012eca5df93c339,lifford Wolf <clifford@clifford.at>, 2017-12-09 05:26:02 +0100, , merge branch master btor,,
7259,50da3bdbccb8a51c75878787550fc3c72534ce7d,lifford Wolf <clifford@clifford.at>, 2017-12-09 03:46:32 +0100,467, merge pull request 467 mithro patch fix spelling vpr help synth_ice40,,
7260,3cc31f197cf69b6644928a58bf58028d65e38e60,im Ansell <mithro@mithis.com>, 2017-12-08 18:44:45 -0800, , fix spelling vpr help synth_ice40,,
7261,8f2638ae2f12a48dcad14f24b0211c16ac724762,lifford Wolf <clifford@clifford.at>, 2017-12-03 06:11:11 +0100, , use ... insecure cloning pulling abc,,
7262,d5e6a73c8afb8c2e36073f9084b968e838506cc9,lifford Wolf <clifford@clifford.at>, 2017-12-02 21:24:12 +0100, , update abc rev 31fc97b0aeed,,
7263,8364f509e31c187351bbc193a351aad90480c725,lifford Wolf <clifford@clifford.at>, 2017-12-02 18:52:05 +0100, , fix error handling nested always initial,,
7264,68c6675130e381c67977e21f28e2057dbd71a6a5,lifford Wolf <clifford@clifford.at>, 2017-12-01 23:51:58 +0100, , merge branch master btor,,
7265,1f6e8f86c516f37f1d93e91c46fe427f7a646b15,lifford Wolf <clifford@clifford.at>, 2017-11-28 15:53:53 +0100,462, merge pull request 462 daveshah1 up5k add remaining ultraplus cell ice40 techlib,,
7266,5e8d1922a47971c75c7e51fe8b1294f16aed0bda,avid Shah <davey1576@gmail.com>, 2017-11-28 11:07:49 +0000, , add remaining ultraplus cell ice40 techlib,,
7267,10cb5172a351fefa875c1ec459aa49ba21325c1d,lifford Wolf <clifford@clifford.at>, 2017-11-27 19:45:15 +0100, , merge branch master btor,,
7268,da91b31bb242bb947533702ac7484773fa3f3d57,lifford Wolf <clifford@clifford.at>, 2017-11-27 17:42:32 +0100, , fixed yosys smtbmc handling solution,,
7269,b981e5aa6904954dbb89a0d1321f65719601c029,lifford Wolf <clifford@clifford.at>, 2017-11-27 17:42:32 +0100, , fixed yosys smtbmc handling solution,,
7270,c22d0e1f53f0b1f3127f30a2fcb638a32cf9c58b,lifford Wolf <clifford@clifford.at>, 2017-11-26 07:16:06 +0100,460, merge pull request 460 mithro fix bunch small fix,,
7271,8dd59bd72e47fffc9b7ab6cc91c76903ada363ff,lifford Wolf <clifford@clifford.at>, 2017-11-26 07:14:58 +0100,461, merge pull request 461 mithro travis rework travis print branch fetching try location,,
7272,b24b600287dd64cd170eff53837b34cd17a0cfa5,im 'mithro' Ansell <mithro@mithis.com>, 2017-11-25 19:44:41 -0800, , travis print branch fetching try location,,
7273,1b231b442c576bacc5d25a35a5846f896394e2f1,im 'mithro' Ansell <mithro@mithis.com>, 2017-11-24 15:37:35 +1100, , minisat make update script executable,,
7274,34c9fbab5367133fe6e0365068f78762ded70623,im 'mithro' Ansell <mithro@mithis.com>, 2017-11-24 15:34:46 +1100, , minisat define already defined replace define define  ifndef define endif ifndef define endif fix compile warning defining macro cxxflags distros,,
7275,8d48b47450f5e62a7db1766da57d5736872077a9,im 'mithro' Ansell <mithro@mithis.com>, 2017-11-24 15:30:55 +1100, , minisat remove template gzfile specialization gzfile function removed template still left around,,
7276,04802e93e857a227b48479abd7970cb4152f496b,im 'mithro' Ansell <mithro@mithis.com>, 2017-11-24 15:26:56 +1100, , subcircuit class virtual method virtual destructor fix compile warning http question 1123044 destructor virtual,,
7277,66f2d10822a37dd4c7d9af36de9faf90cb412b6e,lifford Wolf <clifford@clifford.at>, 2017-11-24 18:14:53 +0100, , merge branch master btor,,
7278,e3a51b3e876e1bf41cf2e66d66a0e793b8e658d6,lifford Wolf <clifford@clifford.at>, 2017-11-24 18:13:41 +0100, , bugfixes new btor back end,,
7279,203c2dae3cdd255956d5db23d28f241eeca21612,lifford Wolf <clifford@clifford.at>, 2017-11-24 06:49:15 +0100,446, merge pull request 446 mithro travis rework reworking travis yosys,,
7280,bc8d40aa88bd784bb19261530ddd29aeeafba815,im 'mithro' Ansell <mithro@mithis.com>, 2017-10-26 14:37:38 -0700, , travis use cache,,
7281,48fdabdcda59c7ddf87083fa3c6ea3fcf02d7997,im 'mithro' Ansell <mithro@mithis.com>, 2017-10-26 12:07:26 -0700, , travis adding gcc 4.8 gcc linux,,
7282,d2850b5b809759bafa7aead995d069acc023af15,im 'mithro' Ansell <mithro@mithis.com>, 2017-10-25 20:01:54 -0700,440, travis reworking travis setup move code script inside .travis directory build multiple compiler version fix 442 make travis build pas fix 441 fix git version information travis build fix 440 make travis cache iverilog build,,
7283,60d11295061956c56af5517272d0b58035c30ee6,lifford Wolf <clifford@clifford.at>, 2017-11-23 23:44:39 +0100, , progress new btor back end,,
7284,b3d6b277ea63fc9da4a728f5e0a34a2e38ebdf5f,lifford Wolf <clifford@clifford.at>, 2017-11-23 18:50:10 +0100, , progress new btor back end,,
7285,cc2495d48d1b5d89b095174f55af0b6e848bdd10,lifford Wolf <clifford@clifford.at>, 2017-11-23 18:14:53 +0100, , progress new btor back end,,
7286,388e7a774001383cb92ed303f45f1325f5dc632f,lifford Wolf <clifford@clifford.at>, 2017-11-23 09:00:22 +0100, , merge branch master btor,,
7287,494a6f79492d871adae7af10d3d173454b3ecb21,lifford Wolf <clifford@clifford.at>, 2017-11-23 08:57:55 +0100, , merge branch master github.com cliffordwolf yosys,,
7288,777f2881d880c7690c33821a90c990a8cebd275d,lifford Wolf <clifford@clifford.at>, 2017-11-23 08:48:17 +0100, , add verilog automatic keyword ignored synthesis,,
7289,e41dcaa7594e501d24852ca29e3c699d85c394bf,lifford Wolf <clifford@clifford.at>, 2017-11-23 08:28:29 +0100, , progress new btor backend,,
7290,6ee305553ae2b8f77896b19bfb7ea16229960ee7,lifford Wolf <clifford@clifford.at>, 2017-11-23 06:38:57 +0100, , add skeleton new btor back end,,
7291,eceacdb9a3b2430b684edf6bbf64ebd7f131e854,lifford Wolf <clifford@clifford.at>, 2017-11-23 04:28:51 +0100, , remove old btor back end,,
7292,4782d59a3f15eeac5251f5f99ceadd89c9a30c93,lifford Wolf <clifford@clifford.at>, 2017-11-18 19:12:48 +0100,455, merge pull request 455 daveshah1 up5k add ultraplus specific cell ice40 techlib,,
7293,0505f1043cb4791a7a6283760c97c9d5b0efd244,avid Shah <davey1576@gmail.com>, 2017-11-18 17:53:21 +0000, , remove unnecessary keep attribute,,
7294,5b6e52118c09bb5967efc2bc2ebe53b9608bad89,lifford Wolf <clifford@clifford.at>, 2017-11-18 10:01:30 +0100, , accept real valued delay value,,
7295,a4195e83c74bb4d69be181077923d2cb94bfcfc6,lifford Wolf <clifford@clifford.at>, 2017-11-18 09:58:40 +0100,452, merge pull request 452 cr1901 master accommodate window style path include file processing,,
7296,c01df04e32f7913622f40ced56fcb523ac96d35f,lifford Wolf <clifford@clifford.at>, 2017-11-18 09:56:36 +0100,453, merge pull request 453 dh73 master updating intel fpga subsystem cyclone minor change example intel directory speedster cell,,
7297,8ae73e60e2b46ed164373002127a509fe5a38a6b,avid Shah <davey1576@gmail.com>, 2017-11-17 15:15:39 +0000, , merge branch master up5k,,
7298,234726c65537cf665681bf9af5bda6d57a90df23,lifford Wolf <clifford@clifford.at>, 2017-11-16 21:37:02 +0100, , add synth_ice40 vpr,,
7299,f9f3ca5da0cd1864419f83c8f125756e5afeefbc,avid Shah <davey1576@gmail.com>, 2017-11-16 12:24:35 +0000, , add ultraplus cell ice40 techlib,,
7300,acee813a5c0d5517ea4123945e4971ddd2e5f3a4,h73 <dh73_fpga@qq.com>, 2017-11-14 22:55:48 -0600, , fixed vout flag vqm example intel directory,,
7301,abc5b4b8cebff1bd27b2a1766a251319b70115c6,illiam D. Jones <thor0505@comcast.net>, 2017-11-14 16:16:24 -0500, , accommodate window style path include file processing,,
7302,3fd1d61e2aa65bfc88de691071a3295888ed2aa3,h73 <dh73_fpga@qq.com>, 2017-11-08 22:45:21 -0600, , initial cyclone support,,
7303,cf8cc50bf51c2fa36a3189e131a7e7fe0807ae8f,h73 <dh73_fpga@qq.com>, 2017-11-08 20:24:01 -0600, , merge http github.com cliffordwolf yosys,,
7304,1fc061d90c45166f87d92f76b6fae1ec517be72f,h73 <dh73_fpga@qq.com>, 2017-11-08 20:23:55 -0600, , organizing speedster file name,,
7305,9ae25039fb6e28db639372d67c1b72c4170feaa3,lifford Wolf <clifford@clifford.at>, 2017-11-08 02:54:24 +0100, , add support editline replacement readline,,
7306,4f31cb6daddedcee467d85797d81b79360ce1826,lifford Wolf <clifford@clifford.at>, 2017-10-31 12:40:25 +0100, , add ltp command,,
7307,455c1c9d97330b9d20cafe62cd72c3c3f71d3573,lifford Wolf <clifford@clifford.at>, 2017-10-29 13:21:20 +0100, , fix smt2 handling initstate sub module,,
7308,c238f45ecfd4fa3d556ea885a53d8e864e3c7566,lifford Wolf <clifford@clifford.at>, 2017-10-26 18:02:15 +0200, , fix memory corruption bug opt_rmdff,,
7309,1e502ef5a005525840629e99c5a3f9cf938da52b,lifford Wolf <clifford@clifford.at>, 2017-10-26 18:01:48 +0200, , fix typo opt_clean log message,,
7310,11705082648143c8be1a8b8fd4ef60ee81451c01,lifford Wolf <clifford@clifford.at>, 2017-10-26 01:01:55 +0200, , improve smtio performance using reader thread writer thread,,
7311,f513494f5fabd2596b1748cf67dcaf70723b28f7,lifford Wolf <clifford@clifford.at>, 2017-10-25 19:59:56 +0200, , use separate writer thread talking smt solver avoid read write deadlock,,
7312,76326c163a6698ab33059ca5fcf34b5e46bb8538,lifford Wolf <clifford@clifford.at>, 2017-10-25 15:45:32 +0200, , improve function smtio.py,,
7313,104b9dc96bc0e8fa8a62177e1fd4b276f0a021d1,lifford Wolf <clifford@clifford.at>, 2017-10-25 15:17:29 +0200, , disable osx .travis.yml,,
7314,9a038861c882d628cf9bb1d9c3e8ce0525f6c49a,lifford Wolf <clifford@clifford.at>, 2017-10-25 14:57:16 +0200, , add enable_debug config flag,,
7315,af36755e0a48cb02a14825125b78da66d50861a4,lifford Wolf <clifford@clifford.at>, 2017-10-25 14:51:59 +0200, , update abc rev f6838749f234,,
7316,a8cf431d9c1bd1c25a98e10ff45fad94f3e3a333,lifford Wolf <clifford@clifford.at>, 2017-10-25 14:50:22 +0200, , remove vhdl2verilog,,
7317,c672c321e3cca1803e5f1108d3438e9e18800635,lifford Wolf <clifford@clifford.at>, 2017-10-25 13:37:11 +0200, , capsulate smt solver read write separate function,,
7318,dd46d76394eb3f345d8af63ade4fd2b4f2e443e1,lifford Wolf <clifford@clifford.at>, 2017-10-25 13:05:14 +0200, , fix bug yosys smtbmc rom handling,,
7319,baddb017fe5eb72fbb65d6f89553dc2341663613,lifford Wolf <clifford@clifford.at>, 2017-10-20 13:16:24 +0200, , remove psl example test sva,,
7320,0a31a0b3ae570007196c4b4dd6c16ba7de7f3ba9,lifford Wolf <clifford@clifford.at>, 2017-10-20 13:14:04 +0200, , remove psl support code verific.cc,,
7321,309f8fe74f2f5dc33d5e7d034f0b2c12e2b77b14,lifford Wolf <clifford@clifford.at>, 2017-10-20 11:44:54 +0200,437, merge pull request 437 mithro master adding copying file license information,,
7322,19aa26152766df6c8d1c608554c40f88ed923d5f,im 'mithro' Ansell <mithro@mithis.com>, 2017-10-19 18:45:09 -0400, , adding copying file license information allows github tool detect license info providing copying license file also pretty standard,,
7323,e558b3284b346b76ac2c06a0f6d61c9d53cba70c,aj Tuomi <kaj.tuomi@siru.fi>, 2017-10-17 09:58:01 +0300, , fix input vector reduce cell infinite loop fixed,,
7324,778df553eda678c31eed91f16728fab84a8c8c1d,aj Tuomi <kaj.tuomi@siru.fi>, 2017-10-17 09:53:11 +0300, , merge branch master http github.com cliffordwolf yosys vector_fix,,
7325,716dbc92745aa8b41d85a60d50263433d5a79393,lifford Wolf <clifford@clifford.at>, 2017-10-14 11:57:04 +0200, , revert 90be0d8 cause endless loop design,,
7326,1954c78ea7b6ddc732ac4dc9f02a0d0cbc104a64,lifford Wolf <clifford@clifford.at>, 2017-10-13 20:23:19 +0200, , add verific vlog libdir,,
7327,e7a3c47cc793eaacff3b3bf0e996944f6963a7a8,lifford Wolf <clifford@clifford.at>, 2017-10-13 20:12:51 +0200, , add verific vlog incdir verific vlog define,,
7328,05068af88041d8fffbece6ec94f240c7ae3e4f54,lifford Wolf <clifford@clifford.at>, 2017-10-13 17:11:46 +0200, , update verific readme,,
7329,3efce9dea99d8b18e6e4694160b5348373afc175,lifford Wolf <clifford@clifford.at>, 2017-10-12 11:59:11 +0200, , add verific fairness liveness support,,
7330,d565bc4a826b45a542699c5d7b085170ef4981b4,lifford Wolf <clifford@clifford.at>, 2017-10-12 12:16:47 +0200,434, merge pull request 434 kmanfi vector_fix fix input vector reduce cell,,
7331,90be0d800b350da12689c7943800e18420149eaa,aj Tuomi <kaj.tuomi@siru.fi>, 2017-10-12 13:05:10 +0300, , fix input vector reduce cell,,
7332,bc5cc4e103bf59711c339719d6aabbc3d4b655a4,lifford Wolf <clifford@clifford.at>, 2017-10-12 11:59:11 +0200, , add verific fairness liveness support,,
7333,2b03a73a460a2033f8944c7c85623cef11600024,lifford Wolf <clifford@clifford.at>, 2017-10-11 13:58:51 +0200, , update abc rev 6283c5d99b06,,
7334,12c10892e6783e0a1ef52776c232dd342745543f,lifford Wolf <clifford@clifford.at>, 2017-10-10 15:16:45 +0200, , merge branch master github.com cliffordwolf yosys,,
7335,c10e96c9ec8c4e56935ba796af0fa3d1f22b2a71,lifford Wolf <clifford@clifford.at>, 2017-10-10 15:16:39 +0200, , start work pre processor verific sva property,,
7336,7c57d8fbb44cdc466f4e384528109ada7e52b4c1,lifford Wolf <clifford@clifford.at>, 2017-10-10 13:32:58 +0200, , rewrite abc output include proper net name timing report,,
7337,142f4ca03a65bd590e6d17be8fbcf3e6a793febe,lifford Wolf <clifford@clifford.at>, 2017-10-10 13:32:04 +0200, , add timing constraint osu035 example,,
7338,bc80426d4579d4973feed80e804c59cc46a5368c,lifford Wolf <clifford@clifford.at>, 2017-10-10 12:00:48 +0200, , remove dead code,,
7339,caa78388cd72d3473903357d52908cd5c84a37d8,lifford Wolf <clifford@clifford.at>, 2017-10-10 11:59:32 +0200, , allow past stable rose fell global_clock block,,
7340,adf17547290b403e863ed7c71960a5678c6bbfaf,lifford Wolf <clifford@clifford.at>, 2017-10-07 13:40:54 +0200, , add shiftx support verilog front end,,
7341,2b04e8caa6043c309cf596ee21e55541b2e2b24c,lifford Wolf <clifford@clifford.at>, 2017-10-06 10:07:33 +0200, , update abc rev 0fc1803a77c0,,
7342,50bcd9a728ff89f220873b3345c4e18a65c4a37f,arry Doolittle <ldoolitt@recycle.lbl.gov>, 2017-10-04 17:01:30 -0700, , clean whitespace permission techlibs intel,,
7343,fc3378916dbaf46018a99571ef190189088c225c,lifford Wolf <clifford@clifford.at>, 2017-10-05 14:38:32 +0200, , improve handling verific error,,
7344,ee56a887b65e74e44aa6601113f0b477211ccdbc,lifford Wolf <clifford@clifford.at>, 2017-10-04 18:56:28 +0200, , improve verific error handling check vhdl static asserts,,
7345,3f22f48eeb98eb3407f735a3fd254c49043902e9,lifford Wolf <clifford@clifford.at>, 2017-10-04 18:30:42 +0200, , add blackbox command,,
7346,b92ff2706e0ad3b57d7cab06528f9c1287ef81fc,lifford Wolf <clifford@clifford.at>, 2017-10-04 17:23:42 +0200, , fix nasty bug verific binding,,
7347,a381188b92f08f6793392bc23a7019be1d7c1836,lifford Wolf <clifford@clifford.at>, 2017-10-03 18:23:45 +0200, , merge branch http github.com udif yosys,,
7348,983479f395ca2edade4d538a225a3426a1fcff38,lifford Wolf <clifford@clifford.at>, 2017-10-03 18:20:08 +0200, , merge branch http github.com udif yosys,,
7349,b4fd7ecd839af207e8c332d8f37a59b6c0196b9d,lifford Wolf <clifford@clifford.at>, 2017-10-03 17:33:43 +0200, , merge branch dh73 master,,
7350,65f91e51205fdd436c569c4795517160960ac700,lifford Wolf <clifford@clifford.at>, 2017-10-03 17:31:21 +0200, , rename write_verilog nobasenradix write_verilog decimal,,
7351,4718e65763854d9870bf9b88a7c1b1e78e10f05f,h73 <dh73_fpga@qq.com>, 2017-10-01 19:59:45 -0500, , tested working altsyncarm without init file,,
7352,e4808477531d31284244188637af3ccf89a21269,h73 <dh73_fpga@qq.com>, 2017-10-01 11:11:32 -0500, , fixed wrong declaration verilog backend,,
7353,cbaba62401ca975bc9aee91b53e0b48fa59bd6c3,h73 <dh73_fpga@qq.com>, 2017-10-01 11:04:17 -0500, , adding cyclone arria cyclone lpm function altpll m9k m9k finished yet achronix speedster also commit arria10 speedster still experimental due complexity experiment around device right,,
7354,eb40278a16a47ba09b915a16055ae0ef19128cce,di Finkelstein <github@udifink.com>, 2017-09-30 07:37:38 +0300, , turned member function const esp dumpast dumpvlog,,
7355,72a08eca3dd6e7df1094c83afb97a0a293a1117e,di Finkelstein <github@udifink.com>, 2017-09-30 06:39:07 +0300, , resolved classical bison else shift reduce conflict using textbook solution oreilly flex bison page 189,,
7356,c5b204d8d283d16e6eae8658034da6d378b6810e,lifford Wolf <clifford@clifford.at>, 2017-09-29 17:53:43 +0200, , add first draft easic back end,,
7357,e64b9d5a4d40ff5a86f35a17ac81786a647726d3,lifford Wolf <clifford@clifford.at>, 2017-09-29 17:52:57 +0200, , fix synth_ice40 doc regarding top default,,
7358,dbfd8460a9f1d24d1c8893dfae7dd272d17a7b6f,lifford Wolf <clifford@clifford.at>, 2017-09-29 11:56:43 +0200, , allow size bit verilog mode actually check test case,,
7359,637a02eb5cf8ef09a7fb02af31d6149a31460d0f,lifford Wolf <clifford@clifford.at>, 2017-09-29 11:39:36 +0200,425, merge pull request 425 udif add bit size,,
7360,29f8acf09586c34222923139511ef64c00eccc8b,lifford Wolf <clifford@clifford.at>, 2017-09-28 14:45:47 +0200,421, merge pull request 421 stephengroat osx travis add osx test using brew bundle,,
7361,57b3c34e69845414f6425069176955ecded3f27b,tephen <stephengroat@users.noreply.github.com>, 2017-09-27 16:52:20 -0700, , delete bad backslash,,
7362,1ba06cefcc95164e8a60812c162d4a5c306efca7,tephen <stephengroat@users.noreply.github.com>, 2017-09-27 16:51:50 -0700, , forgot install bundle,,
7363,de0797f0732fa4bf05a3d513fbdf6e2f8120db51,tephen Groat <stephengroat@Stephens-MacBook-Pro.local>, 2017-09-27 16:49:03 -0700, , add osx test using brew bundle,,
7364,30396270a28471dc8832a93732541a79b61042bd,lifford Wolf <clifford@clifford.at>, 2017-09-27 15:27:42 +0200, , increase maximum lut size blifparse bit,,
7365,e951ac0dfba554a86331b0863f7bda81effef10d,di Finkelstein <github@udifink.com>, 2017-09-26 20:34:24 +0300, , size work correctly case seems issue ast_multirange converted array ast_memory node directly,,
7366,6ddc6a7af42d371aa7c08505d82b30628372a16c,di Finkelstein <github@udifink.com>, 2017-09-26 19:18:25 +0300, , size seems work without optional parameter array still work suspect problem array flattened array size evaluated,,
7367,91d9c50bb30583cbaad09620a42c0d8fe2421273,lifford Wolf <clifford@clifford.at>, 2017-09-26 14:37:03 +0200, , parse real string json front end,,
7368,660473a485019ab07f0af19d3c84aff11be41d1c,lifford Wolf <clifford@clifford.at>, 2017-09-26 14:02:57 +0200, , merge branch vlogpp inc fix,,
7369,2c04d883b16ade4acfaa9e50b5c29ca206fdfcbb,lifford Wolf <clifford@clifford.at>, 2017-09-26 13:50:14 +0200, , minor coding style fix,,
7370,cb1d439d1069e20b8f28d9f3e08c69c1dbcae1c1,lifford Wolf <clifford@clifford.at>, 2017-09-26 13:48:13 +0200, , merge branch master http github.com yosys master,,
7371,7e391ba90438ba1c20c29863d1556cb6bfd1ea29,di Finkelstein <github@udifink.com>, 2017-09-26 09:19:56 +0300, , enable bit size function systemverilog flag enabled read_verilog,,
7372,2dea42e9039cdf47ca4927f62c69c6ae7ac2e399,di Finkelstein <github@udifink.com>, 2017-09-26 09:11:25 +0300, , added bit memory well,,
7373,17f8b4160574d34c446782952f09f940cd66c290,di Finkelstein <github@udifink.com>, 2017-09-26 08:36:45 +0300, , size work memory well,,
7374,64eb8f29adcc3e6ee92e083ae0fee3aaf85dbbc4,di Finkelstein <github@udifink.com>, 2017-09-26 06:25:42 +0300, , add size function moment work expression memory,,
7375,2cc09161ffd774430293dfd18e307e75bea73c5e,lifford Wolf <clifford@clifford.at>, 2017-09-26 01:52:59 +0200, , fix ignoring simulation timing invalid module parameter cause syntax error,,
7376,64ca0be9716e956879f3fc863177f28eb3faa172,ombinatorylogic <combinatorylogic@users.noreply.github.com>, 2017-09-21 18:25:02 +0100, , adding support string macro macro argument include,,
7377,143c0abd33ed76b2a7e38dbbac1767e6f7edd68f,lifford Wolf <clifford@clifford.at>, 2017-09-16 11:31:37 +0200,413, merge pull request 413 azonenberg extract reduce tweak added support chain load extract_reduce,,
7378,2b65b65d70c17eaf72e16a2d8f6ab6f436cde995,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-09-15 17:54:07 -0700, , added missing break,,
7379,7b3966714cf4a961c8663c3bf31068da9ad09362,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-09-15 13:56:00 -0700, , implemented chain support extract_reduce,,
7380,3404934c9cf1be141542e4d23f2b0c5a80ad5ea7,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-09-15 10:52:09 -0700, , extract_reduce remove head chain relying clean delete upstream cell added allow chain flag currently ignored,,
7381,5c4ea1366f8fe784f0a51b98a9d812a2e2d1b163,lifford Wolf <clifford@clifford.at>, 2017-09-15 21:28:16 +0200, , merge branch master github.com cliffordwolf yosys,,
7382,76c11d74546cc5521ffd10100db9141f22bb65db,lifford Wolf <clifford@clifford.at>, 2017-09-15 21:25:59 +0200, , update abc rev cd6984ee82d4,,
7383,ce78717e3601012e95cf786b87b281e55a3a8391,lifford Wolf <clifford@clifford.at>, 2017-09-14 22:36:25 +0200,412, merge pull request 412 azonenberg reduce fix extract_reduce fix segfault undriven input,,
7384,ab1bf8d661d3edd865c1b425535b81e8fba9d58d,obert Ou <rqou@robertou.com>, 2017-09-12 14:21:04 -0700, , extract_reduce fix segfault undriven input easily triggered techmapping technology specific cell library loaded output technology specific cell seen input net using output seen undriven ignore cell part reduce chain anyways,,
7385,498526cc0beef5f3d5da88f91806eb043551a549,lifford Wolf <clifford@clifford.at>, 2017-09-14 21:44:26 +0200,411, merge pull request 411 azonenberg counter extraction fix various improvement bug fix extract_counter,,
7386,b0b2f3fe29e5937cd1948640e0bb5fc1338bcc6a,lifford Wolf <clifford@clifford.at>, 2017-09-14 21:42:34 +0200,410, merge pull request 410 azonenberg opt_demorgan added opt_demorgan pas fix 408,,
7387,66e8986ae7655f56881eb664a5919eac4dfd06a3,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-09-14 10:34:45 -0700, , minor change opt_demorgan requested code review,,
7388,367d6b2194c6ba2b09b81b6cd2946702cb5ce895,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-09-14 10:18:49 -0700, , fixed bug counter extraction non greenpak device incorrectly handled parallel counter output,,
7389,c8f2f082c6e20a50ca7efe8c5a67d26f2e24a4ab,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-09-13 15:57:17 -0700, , added support inferring counter reset full scale instead zero,,
7390,122532b7e137a53a91be155668687246a25d27e7,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-09-13 15:47:06 -0700, , added reset_to_max parameter __count_ cell yet extracted,,
7391,0484ad666d765c84d7a06a97ee9c7f6280733ed8,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-09-13 15:32:20 -0700, , added support inferring counter active low reset,,
7392,a84172b23bce1429dedef1eb08fdb25393ba72b6,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-09-13 10:58:41 -0700, , initial support extraction counter clock enable,,
7393,c4a70a8cc32e3eefca678d2d0ed569078423f994,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-09-04 21:49:56 -0700, , fixed typo comment fixed bug extract_counter would create counter meant create counter,,
7394,6da5d36968b2792e27291adb1c89f0b1db5c5cd0,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-09-11 17:18:26 -0700, , initial version opt_demorgan functioning gate prettiest result bus input improved,,
7395,f9d023c53fedd96ec1b9d3a93d0448291a1f2527,lifford Wolf <clifford@clifford.at>, 2017-09-09 10:18:08 +0200, , add src attribute extra cell generated proc_dlatch,,
7396,13eb47c6927766a34256b98538d148e04cc87c18,lifford Wolf <clifford@clifford.at>, 2017-09-09 10:16:48 +0200, , add src argument cell creator helper function,,
7397,7d41c5e1770419369617011167f01112d9b9b436,lifford Wolf <clifford@clifford.at>, 2017-09-02 16:37:42 +0200, , improve extract_fa still buggy,,
7398,2f75240e364587b1d7f259e8cf15e9593536cc8d,lifford Wolf <clifford@clifford.at>, 2017-09-02 13:43:51 +0200,406, merge pull request 406 azonenberg coolrunner techmap coolrunner techmapping improvement,,
7399,3331c281db81a34938d716c7bc0d5fe7ce1a066f,lifford Wolf <clifford@clifford.at>, 2017-09-02 13:43:36 +0200,405, merge pull request 405 azonenberg gpak refactoring gpak refactoring,,
7400,5f65e24ccb7026fc7afa96c057766ae24f21d5f5,obert Ou <rqou@robertou.com>, 2017-08-30 17:02:28 -0700, , coolrunner2 finish fixing special use term,,
7401,fa04366f38797f882d90c40dbcc3854a2f9140c9,obert Ou <rqou@robertou.com>, 2017-08-30 16:46:32 -0700, , coolrunner2 generate feed term necessary,,
7402,6775177171e70c64292a78a5d860d7b82d5c64b9,obert Ou <rqou@robertou.com>, 2017-08-30 16:38:04 -0700, , coolrunner2 initial fix special term certain signal controlled product term sum product initial work fixing,,
7403,7f08be430422c5fffc93cf0315e1894880b32b5b,obert Ou <rqou@robertou.com>, 2017-08-29 14:56:02 -0700, , coolrunner2 fix mapping flip flop,,
7404,ac84f4782964e36d064e0a517ed041cdaf8cd1a4,obert Ou <rqou@robertou.com>, 2017-08-29 14:55:45 -0700, , coolrunner2 combine loop together,,
7405,40021d2fd89281277da1dfa31896911cc18748d7,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-09-01 06:41:39 -0700, , fixed typo error message,,
7406,fc0c7f74dc9133bbf19aa9eafff26738a05135ef,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-29 14:17:29 -0700, , added blackbox __count_ cell model,,
7407,80aaf503025e1cabf12f0bd273c95f369de36969,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-29 13:23:23 -0700, , refactoring moved module still cells_sim cells_sim_wip,,
7408,18609f3df82a3403c41d552908183f7e49ff5678,lifford Wolf <clifford@clifford.at>, 2017-09-01 12:35:09 +0200, , merge branch master github.com cliffordwolf yosys,,
7409,307dc55d65f9b9c07c10f6043ce0f165aac3852e,lifford Wolf <clifford@clifford.at>, 2017-09-01 12:33:47 +0200, , merge branch chipscan master,,
7410,8a66bd30c67c753149a195b951a3191d8e5e3304,lifford Wolf <clifford@clifford.at>, 2017-09-01 12:26:55 +0200, , update stuff use,,
7411,8dc6083de7c0328a8cd1d6e7b76dfd528b7baa3a,ason Lowdermilk <jlowder@chipscan.us>, 2017-08-31 14:51:56 -0600, , updated use,,
7412,c9a4feba6ab389c3dedd5dd41348ad26f352b29e,lifford Wolf <clifford@clifford.at>, 2017-08-31 17:54:28 +0200,399, merge pull request 399 azonenberg counter extraction refactored counter extraction greenpak specific fix 396,,
7413,16043b79b6c42b1d25604ed40221a5479e8811c0,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-30 18:16:15 -0700, , merge branch counter extraction github.com azonenberg yosys counter extraction,,
7414,ed1e3ed39bf15ff9276587325920a329321bdac2,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-30 18:14:22 -0700, , extract_counter added optimization remove unused high order bit,,
7415,06754108fc3cc3d78e7b86d7093da110cc716224,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-30 16:40:41 -0700, , merge branch master http github.com cliffordwolf yosys counter extraction,,
7416,634f18be961683917ca589bed1a44b8031f06764,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-30 16:27:18 -0700, , extract_counter minor change requested comply upstream policy fixed typo,,
7417,71d43cfc08b1949d5d07d6715107cd87c40e4465,ason Lowdermilk <jlowder@chipscan.us>, 2017-08-30 11:47:06 -0600, , merge remote tracking branch upstream master,,
7418,271e8ba7cdc223ba8ee745ac1a5c837235398c54,ason Lowdermilk <jlowder@chipscan.us>, 2017-08-30 11:46:41 -0600, , fix indent level,,
7419,c0034f51e6540ab945e88843bb20035bfa7b333b,lifford Wolf <clifford@clifford.at>, 2017-08-30 11:53:44 +0200,397, merge pull request 397 azonenberg gpak libfixes reformatted gp_countx_adv reset avoid yosys thinking reâ,,
7420,85303334396904edfa0d77852b77c64870468f79,lifford Wolf <clifford@clifford.at>, 2017-08-30 11:39:11 +0200, , add get set _src_attribute method rtlil attrobject,,
7421,32c0f1193e3fffdfed2fc99d48f05772661a4051,ason Lowdermilk <jlowder@chipscan.us>, 2017-08-29 14:46:35 -0600, , add support source line tracking synthesis phase,,
7422,3fc1b9f3fdd7f5e8aca25b266cbfea90b519cc42,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-28 22:13:36 -0700, , finished refactoring counter extraction nice generic implemented techmapping __count_ gp_countx cell,,
7423,46b01f05bba64a8dc42f0e34f767e7aa44b43a06,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-28 21:48:20 -0700, , refactored extract_counter generic greenpak specific,,
7424,b5c15636c5594c2ea2f5b73919edf66d3e2478e7,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-28 20:52:08 -0700, , refactoring renamed pas extract_counter moved techmap since going become generic pas,,
7425,c3145863e7a815f60b62b8d015506672ccdbcd89,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-28 09:06:37 -0700, , reformatted gp_countx_adv reset avoid yosys thinking multi edge sensitive getting confused,,
7426,393b18e8e17432349797a1f228a7ddc7e2f7a16c,lifford Wolf <clifford@clifford.at>, 2017-08-28 19:52:51 +0200, , merge branch azonenberg recover reduce,,
7427,908f34aafc3135c91b257f8cc2e66d49860138d2,lifford Wolf <clifford@clifford.at>, 2017-08-28 19:52:06 +0200, , rename recover_reduce extract_reduce fix args handling,,
7428,3aad3ed3da2d838e774b68644ff9e51c475d9916,lifford Wolf <clifford@clifford.at>, 2017-08-28 19:46:17 +0200, , merge branch recover reduce http github.com azonenberg yosys azonenberg recover reduce,,
7429,ebbb0e94797896579c618c1de62cf13b3776c48e,lifford Wolf <clifford@clifford.at>, 2017-08-28 19:43:26 +0200, , improve extract_fa pas,,
7430,a682800187612d8d2ba477be8e2f2021b0b55e9b,lifford Wolf <clifford@clifford.at>, 2017-08-28 15:29:58 +0200,392, merge pull request 392 azonenberg greenpak portfixes fixed bug causing gp_spi model synthesize,,
7431,e62362225c8a53de1007f6ecc69b58b9bf1fdad9,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-14 15:32:07 -0700, , fixed bug causing gp_spi model synthesize,,
7432,849b8857752170812261261934d8571ecff09295,obert Ou <rqou@robertou.com>, 2017-08-27 02:19:19 -0700, , recover_reduce update documentation documentation describes command performed deleted recover_reduce script,,
7433,74d0f17fd4b26eeece7133cf2425d3c4e0e35976,obert Ou <rqou@robertou.com>, 2017-08-27 02:12:41 -0700, , recover_reduce reindent using tab,,
7434,8a5887464c4c8dc9b1f3ecd987d7be9bca51b8f8,obert Ou <rqou@robertou.com>, 2017-08-27 02:01:32 -0700,387, recover_reduce rename recover_reduce clifford commented 387 stating doe like driver script would prefer core script appropriate note documentation also rename .cc rather .cpp consistency,,
7435,99dad40ed056e33173be4cb24b476ae0ab28edc7,obert Ou <rqou@robertou.com>, 2017-08-11 02:00:33 -0700, , recover_reduce add driver script reduce_ recover feature conflict pass techmap makefile.inc,,
7436,8b7dc792ee8301af10dcd83798128c1f0f5c43c3,obert Ou <rqou@robertou.com>, 2017-08-11 01:48:22 -0700, , finish implementing core function,,
7437,fa310c98f82ce9637034ca2b1de7b04b5d5772d0,obert Ou <rqou@robertou.com>, 2017-08-11 00:40:31 -0700, , initial commit conflict pass techmap makefile.inc,,
7438,68c42f3a19a300583fa282f3b88c440bf6afd484,lifford Wolf <clifford@clifford.at>, 2017-08-25 16:18:17 +0200, , track ... contradiction bit,,
7439,db6d78a1865456076fccfb44d40fa9a4adecd23b,lifford Wolf <clifford@clifford.at>, 2017-08-25 16:02:15 +0200, , add removing redundant pair bit opt_expr,,
7440,86df0fb381682a96dce35978f53a51ad62d036a3,lifford Wolf <clifford@clifford.at>, 2017-08-25 13:42:13 +0200, , merge branch extract_fa,,
7441,382cc90c650939e53f53c2389155020fcb0ef1ac,lifford Wolf <clifford@clifford.at>, 2017-08-25 13:41:54 +0200, , improve extract_fa seems fully functional,,
7442,0bf612506c8ab67252415778db34e28f5e9d5a6d,lifford Wolf <clifford@clifford.at>, 2017-08-25 12:04:40 +0200, , rename adder extract_fa,,
7443,c2d737457a889cf48fcbf5444d5c450a24f7163c,lifford Wolf <clifford@clifford.at>, 2017-08-25 11:44:48 +0200, , fix bug write_smt2 export logic driving hierarchical cell exporting regs,,
7444,15cdda7c4b1f5d3dff636220bce34bde407521af,lifford Wolf <clifford@clifford.at>, 2017-08-23 14:20:10 +0200, , towards generic adder function extractor,,
7445,51cbec7f75d0f78e9a1fcc6b5d10d564c3035c13,lifford Wolf <clifford@clifford.at>, 2017-08-22 13:48:55 +0200, , add experimental adder pas,,
7446,d3b3dd8e88383054f74a8301616770c76166a113,lifford Wolf <clifford@clifford.at>, 2017-08-22 13:04:33 +0200, , add hashlib support hashing pool,,
7447,bce0bb6e43dbf36d451759f279b6968aada5bec8,lifford Wolf <clifford@clifford.at>, 2017-08-22 13:04:05 +0200, , add consteval support _andnot_ _ornot_,,
7448,df3e6e1ec99a409c7e3d4e381b55cee7031c009a,lifford Wolf <clifford@clifford.at>, 2017-08-21 15:02:16 +0200, , remove dead code fsm_map,,
7449,ca53fba44a8f49fc96e8f2913eb55b622ec0638a,lifford Wolf <clifford@clifford.at>, 2017-08-20 12:31:50 +0200, , rename singleton pas uniquify,,
7450,d38a64b1cf361073a20a1e90c2fc6e56792c1237,lifford Wolf <clifford@clifford.at>, 2017-08-19 00:15:12 +0200, , intuitive handling singleton module,,
7451,bbdf7d9c66359fa4210477fd998a534fc9900392,lifford Wolf <clifford@clifford.at>, 2017-08-18 12:54:17 +0200, , add sim zinit rstlen,,
7452,35760dd784f4b2e360a4137ce115104d1204d7a6,lifford Wolf <clifford@clifford.at>, 2017-08-18 11:45:15 +0200, , merge branch sim,,
7453,d30cc60ba9148346173a1ed26f0ce833de522003,lifford Wolf <clifford@clifford.at>, 2017-08-18 11:44:50 +0200, , add sim support memory,,
7454,4ba5bd12c612cbe27422cf86fe317d0723b11f30,lifford Wolf <clifford@clifford.at>, 2017-08-18 11:40:08 +0200, , add const method is_fully_zero is_fully_def is_fully_undef,,
7455,0be738eaac7808f4362ef265c7a3e1f2e6a15deb,lifford Wolf <clifford@clifford.at>, 2017-08-18 10:24:14 +0200, , add support assert assume cover sim command,,
7456,92e4b5aa77363faf71f60c93d1ce9ed57d4cb593,lifford Wolf <clifford@clifford.at>, 2017-08-17 15:54:51 +0200, , add writeback mode sim command,,
7457,7b4f3f86c30ac581e81f4b5df897694595a4ff88,lifford Wolf <clifford@clifford.at>, 2017-08-17 12:27:08 +0200, , improve sim command,,
7458,864498527a39716a59e7531cf55bc6b8b7a1f1ed,lifford Wolf <clifford@clifford.at>, 2017-08-16 15:58:29 +0200,386, merge pull request 386 azonenberg gpak counter bug fix gp_countx gp_pgen cell greenpak technology library,,
7459,75046aa531066504c0cf822420535e8ff49f5ed1,lifford Wolf <clifford@clifford.at>, 2017-08-16 13:05:21 +0200, , add sim command skeleton,,
7460,e6eaf487b6d46804641c67325082210e6f3d6d64,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-15 00:50:31 -0700, , fixed issue greenpak counter sim model,,
7461,3a404be62a7b7fcc435857e20aa6c528f373b81c,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-14 17:15:56 -0700, , updated pgen model level triggered reset match actual hardware behavior,,
7462,e5109847c9a6c4b34a2d78442758773adfea2f4f,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-14 16:28:59 -0700, , fixed bug gp_countx model,,
7463,66b256d40e8762abd1c43e1c5d37d93fb57fc84e,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-14 16:08:54 -0700, , fixed bug gp_countx_adv would wrap even keep high,,
7464,e9918365fd95efd95ce5c6165ca47eed9d29103c,lifford Wolf <clifford@clifford.at>, 2017-08-15 11:32:55 +0200, , merge branch azonenberg rmports,,
7465,88983f5012ef394b3f3492baef6a6ee40308f05a,lifford Wolf <clifford@clifford.at>, 2017-08-15 11:32:35 +0200, , mostly coding style related fix rmports pas,,
7466,9fe6bc48a9cac11604af1534cc3333576cc3ae73,lifford Wolf <clifford@clifford.at>, 2017-08-15 11:19:55 +0200, , merge branch rmports http github.com azonenberg yosys azonenberg rmports,,
7467,2cf0b5c1575b2ea4f8d949854eab7ab2bfdcd10e,lifford Wolf <clifford@clifford.at>, 2017-08-14 21:47:26 +0200,381, merge pull request 381 azonenberg countfix added better behavioral model greenpak counter refactored cells_sim two file analog mixed signal stuff separate,,
7468,6d371f06ab3f883296730edbcffc24130ff2adc5,lifford Wolf <clifford@clifford.at>, 2017-08-14 21:46:17 +0200,383, merge pull request 383 azonenberg abcfnames abc allow filename abc command,,
7469,76efbcc15f06b1b6decbbab1036d52abe9fb64e8,lifford Wolf <clifford@clifford.at>, 2017-08-14 21:45:54 +0200,382, merge pull request 382 azonenberg jsoniofix json parse inout correctly rather output,,
7470,237b482b92a261481bb25b0dd4d6ebdf0420d774,lifford Wolf <clifford@clifford.at>, 2017-08-14 21:45:29 +0200,384, merge pull request 384 azonenberg crtechlib coolrunner technology library improvement,,
7471,78fd24f40f1e2be64e8ea8116a8a2277cb3a9baf,obert Ou <rqou@robertou.com>, 2017-08-07 04:01:18 -0700, , coolrunner2 add invert parameter bufgs,,
7472,1e3ffd57cbfce0ec6f1bdd4f2dd20d18e0855c57,obert Ou <rqou@robertou.com>, 2017-08-01 11:58:01 -0700, , coolrunner2 add ffs clock enable cells_sim.v,,
7473,9a64ba3338280037215388ca3b195ce1a6afb5b3,obert Ou <rqou@robertou.com>, 2017-08-10 21:10:07 -0700, , abc allow filename abc command,,
7474,366ce87cffbbd8e72be4c804223b3350c3f44c60,obert Ou <rqou@robertou.com>, 2017-08-07 13:37:01 -0700, , json parse inout correctly rather output,,
7475,15e41d6363b9f3a71a2fe564c793296f8c1fba6d,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-14 11:44:05 -0700, , rmports remove port cell instance optimized cell,,
7476,0ee27d0226dcafad798eefdd26480dde1c186e98,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-14 11:18:09 -0700, , processmodule longer virtual first place,,
7477,bd2ac68769ebddf8c239eeaf26d43d30453db583,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-14 11:16:44 -0700, , rmports work module design top,,
7478,d5e5bbad861975761c87a77388ce7add7bd1bdea,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-14 11:04:56 -0700, , updated makefile reflect opt_rmports renamed rmports,,
7479,1a6a23f91a93414e0e43f0666d3b2af6295345a8,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-14 11:00:18 -0700, , renamed opt_rmports pas rmports,,
7480,348acbd968193d6daaf53a16147b9bea932c92fb,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-11 16:55:31 -0700, , fixed typo gp_count8 sim model,,
7481,c205d571df90b7bdca5207e441dec5e1dabdc2ed,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-07 20:46:00 -0700, , fixed typo error message,,
7482,0a6c702c41154e15046ea9bcc1568e5250da7299,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-07 20:42:19 -0700, , changed level reset gp_countx properly synthesizeable,,
7483,9f3dc59ffe5f585a55ee5a9e4ab7781c3e600513,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-07 20:33:08 -0700, , changed level reset edge triggered anyway,,
7484,b049ead042f7453b806cf86c1103d3ec6bb8b616,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-07 20:29:05 -0700, , added level triggered reset support gp_countx simulation model,,
7485,ac75524f69f193f8d1b49f8a891a29f90ca96799,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-07 20:21:55 -0700, , fixed undeclared count gp_count8_adv,,
7486,db20e3f1c2926d18df5db759341b46a76299607b,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-07 20:21:18 -0700, , fixed undeclared count gp_count14_adv,,
7487,3618ca22181715cd24f6dca5911019d406f562e7,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-07 20:20:17 -0700, , fixed typo last commit,,
7488,4da1a327c056efc9bc5044804ab303422f495768,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-07 20:19:17 -0700, , finished initial gp_count8 8_adv 14_adv sim model support clock divide everything else,,
7489,4504dd78e9bba5b768fbc3a91e006c5679366e15,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-07 15:49:30 -0700, , fixed typo count8 model,,
7490,60dd5dba7ba07b1992123681b37d6ffa6dd2dae4,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-06 08:40:23 -0700, , moved gp_por digital cell delay,,
7491,f55d4cc2fd0176021257cbc120bc68c5eaf6106f,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-05 17:33:44 -0700, , improved model gp_count8,,
7492,fe3a932cfa17c835f5e400c8fc8411635ba0c997,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-05 16:33:24 -0700, , refactored greenpak4 cells_sim cells_sim_ams,,
7493,1bb150c2318a16e8007b4cf76aa2a199f49f0f7e,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-11 16:47:07 -0700, , improved handling constant connection opt_rmports,,
7494,2877d5e50449dd08ebcb183218d015008c9fffcb,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-11 16:16:25 -0700, , fixed handling cell port wire,,
7495,3dd7f42e2b07c84178c648a0c3979c61fe25f68f,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-11 15:07:27 -0700, , opt_rmports fixed incorrect handling multi bit net,,
7496,66aac06eeef177318f3a4ade150e20a21be7e7c7,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-11 13:46:01 -0700, , removed commented debug code,,
7497,cca3cb5fbbe5ba127b620be5435697fb0ee66736,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-08-11 13:40:37 -0700, , added opt_rmports pas remove unconnected port top level module,,
7498,007f29b9c221ab1a8931de863517d6990218970d,lifford Wolf <clifford@clifford.at>, 2017-08-09 13:29:52 +0200, , add support set reset cell variant opt_rmdff,,
7499,159701962a3136697bafcf9d313c02ca0737fb52,lifford Wolf <clifford@clifford.at>, 2017-08-09 13:28:52 +0200, , auto detect json front end,,
7500,c4a7958f70be956130119bbb3c682df8e0953b9c,lifford Wolf <clifford@clifford.at>, 2017-08-06 13:27:18 +0200, , add handling constant reset signal opt_rmdff,,
7501,48b2b376d0c2bf1f8e32b2f201923783c65108f0,lifford Wolf <clifford@clifford.at>, 2017-08-04 17:09:08 +0200, , add yosys smtbmc smtc init smtc top noinit,,
7502,1dc921d9a13934f92ff48a382e9217d6cd92d748,lifford Wolf <clifford@clifford.at>, 2017-08-04 11:24:58 +0200, , add undefined dynamic_lookup osx yosys config ldflags,,
7503,5c09f24e48db032d36448125508aa3c28c5b2ef4,lifford Wolf <clifford@clifford.at>, 2017-07-29 16:21:58 +0200, , fix typo abc pas help message,,
7504,15073790bf7486b2fd187aa5adfdb0f04f9b4cf8,lifford Wolf <clifford@clifford.at>, 2017-07-29 00:07:02 +0200, , add merging past ffs verific importer,,
7505,e7d1277a2c953febd13644fc6c8632dc78edbde4,lifford Wolf <clifford@clifford.at>, 2017-07-28 23:11:52 +0200, , add consolidation init attribute opt_clean opt_clean log fix,,
7506,d4b9602cbdf8ee952b396381dfc8c7ddd8f735db,lifford Wolf <clifford@clifford.at>, 2017-07-28 17:37:09 +0200, , add minimal support psl vhdl via verific,,
7507,4cf890dac121dc977fc4507168b48e47aecf5c46,lifford Wolf <clifford@clifford.at>, 2017-07-28 15:33:30 +0200, , add simple vhdl psl example,,
7508,5a828fff34ae8e0da7d887232daa516db1e37a21,lifford Wolf <clifford@clifford.at>, 2017-07-28 15:32:54 +0200, , improve verific hdl language option,,
7509,acd6cfaf67ac5d8f26bb6cbeead2393ad29b4550,lifford Wolf <clifford@clifford.at>, 2017-07-28 11:31:27 +0200, , fix handling non user declared verific netbus,,
7510,c1cfca8f54ba75c455580467223b609b72f0f58c,lifford Wolf <clifford@clifford.at>, 2017-07-27 14:05:09 +0200, , improve verific sva importer,,
7511,877ff1f75ecca4a1d9eece8243f1cde658c14c40,lifford Wolf <clifford@clifford.at>, 2017-07-27 12:37:16 +0200, , add counter.sv sva test,,
7512,2336d5508b29b607044f86676db98584b2b04f71,lifford Wolf <clifford@clifford.at>, 2017-07-27 12:17:04 +0200, , add api use verific warning error,,
7513,d9641621d95078fe9f6534154f21f50827de60a6,lifford Wolf <clifford@clifford.at>, 2017-07-27 11:54:45 +0200, , add verific import verific import nosva,,
7514,b24f73775983eb7a30d50f608ccc8702e54c57c3,lifford Wolf <clifford@clifford.at>, 2017-07-27 11:42:05 +0200, , improve sva test add makefile script,,
7515,90d8329f642e710e8d4ce358cfb9543b85bcd822,lifford Wolf <clifford@clifford.at>, 2017-07-27 11:40:07 +0200, , improve verific sva import negedge past,,
7516,147ff96ba372c9dda7e4e662d02760c797ca5b68,lifford Wolf <clifford@clifford.at>, 2017-07-27 10:39:39 +0200, , improve verific sva importer,,
7517,649bb9374f84d653bc724a53fa631ff334861cd0,lifford Wolf <clifford@clifford.at>, 2017-07-26 18:28:55 +0200, , add opt_expr fine feature remove neutral bit reduce logic operator,,
7518,530040ba6f0877fe91814b582749fda28d31c928,lifford Wolf <clifford@clifford.at>, 2017-07-26 18:00:01 +0200, , improve verific binding mostly related sva,,
7519,abd3b4e8e78ef1b1ac71d47db9f82bc5358a4d62,lifford Wolf <clifford@clifford.at>, 2017-07-25 15:13:22 +0200, , improve help verific message,,
7520,6dbe1d4c92ffecaa0c6be57c3eb34fbb2c5266c2,lifford Wolf <clifford@clifford.at>, 2017-07-25 14:53:11 +0200, , add verific extnets,,
7521,493fedbaf92e04582d09a5eb6bc32d7c36f43a24,lifford Wolf <clifford@clifford.at>, 2017-07-25 14:52:34 +0200, , add using std get yosys.h,,
7522,c97c92e4eca6c78124a95c9ecc37316e7a217764,lifford Wolf <clifford@clifford.at>, 2017-07-25 13:33:25 +0200, , improve verific handling,,
7523,41be530c4e0388c36b012c38b407ec5731e137c1,lifford Wolf <clifford@clifford.at>, 2017-07-24 13:57:16 +0200, , add verific import dump_file,,
7524,92d3aad67059064503b31e47d3686478524fb9bc,lifford Wolf <clifford@clifford.at>, 2017-07-24 11:29:06 +0200, , add verific import flatten verific import,,
7525,84f15260b5f3d328c75ee385d2fdc2861b4e8f59,lifford Wolf <clifford@clifford.at>, 2017-07-22 16:35:46 +0200, , add sva test case future verific work,,
7526,5be535517cfe9ce4c664e95eb02684305fc268e3,lifford Wolf <clifford@clifford.at>, 2017-07-22 16:16:44 +0200, , add verific import,,
7527,b6bd12fade053b5f9d00ce4c710d29ae6fb3d3b5,lifford Wolf <clifford@clifford.at>, 2017-07-22 15:08:30 +0200, , add error cell output port connected constant,,
7528,024ba310ecffa9dde47bbe66d82eab91d1f0c609,lifford Wolf <clifford@clifford.at>, 2017-07-22 12:31:08 +0200, , add simple sva test case future verific work,,
7529,2785aaffeb66575128da1f68044dd317660e0f3b,lifford Wolf <clifford@clifford.at>, 2017-07-22 11:58:51 +0200, , improve doc verific binding add simply sby example,,
7530,b3bc7068d1683cc0ac0b21cacdfb07867a7eeadb,lifford Wolf <clifford@clifford.at>, 2017-07-21 19:32:31 +0200, , fix handling empty cell port assignment i.e ignore,,
7531,36cf18ac4c1f96cad795032c3597abf08af6a6d8,lifford Wolf <clifford@clifford.at>, 2017-07-21 16:21:04 +0200, , fix read_blif wideports handling cell wide port,,
7532,26766da34392aa4dc773c4e0ec36e7a7e59dad3e,lifford Wolf <clifford@clifford.at>, 2017-07-21 14:34:53 +0200, , add paragraph pre defined macro read_verilog help message,,
7533,3a8f6f0f51d527e13f948f18b87a678d35416409,lifford Wolf <clifford@clifford.at>, 2017-07-21 14:33:29 +0200, , add verilator support testbenches generated yosys smtbmc,,
7534,c251e3a5765abec504dd7ff66ceadf1809aaf791,lifford Wolf <clifford@clifford.at>, 2017-07-18 17:38:19 +0200, , change intptr_t uintptr_t hashlib.h,,
7535,dbb2f755c1150b45cce5870530d0d1e2be80f519,lifford Wolf <clifford@clifford.at>, 2017-07-18 15:21:12 +0200,363, merge pull request 363 rqou master miscellaneous build tweak,,
7536,85d667ca08d53c4869c8212bd79155422941aa2d,obert Ou <rqou@robertou.com>, 2017-07-17 14:21:59 -0700, , makefile add option use libtermcap,,
7537,f0741698fa45be21a137cdf297daad1ae948ca54,obert Ou <rqou@robertou.com>, 2017-07-17 12:36:43 -0700, , fix build warning win64 win64 bit long use intptr_t work data model,,
7538,c00d8a5b73306b6fd02471382b25cc3dd321a2fc,lifford Wolf <clifford@clifford.at>, 2017-07-14 11:32:49 +0200, , add alu list supported cell stat width,,
7539,10c7709e68e63e8805e92ced447517a7ce6eb4d3,lifford Wolf <clifford@clifford.at>, 2017-07-12 15:57:04 +0200, , generate fsm style testbenches smtbmc,,
7540,4a8c131fa788b0db1e2bcd155dfa9748e6fb196f,lifford Wolf <clifford@clifford.at>, 2017-07-11 17:45:29 +0200, , fix fixed handling bit edif back end,,
7541,479be3cec7a4ae5277720e75e215bc3d577261a9,lifford Wolf <clifford@clifford.at>, 2017-07-11 17:38:19 +0200, , fix handling bit edif back end,,
7542,9557fd2a3607261a612cabef47b0877dc59f506c,lifford Wolf <clifford@clifford.at>, 2017-07-10 13:17:38 +0200, , add attribute parameter support json front end,,
7543,8a69759306b7fa510a4834d7da96b7dd29a757d4,lifford Wolf <clifford@clifford.at>, 2017-07-10 12:09:05 +0200, , add techlibs xilinx lut2lut.v,,
7544,4b2d1fe6881445b1c4654abfdc872c1f78420fbb,lifford Wolf <clifford@clifford.at>, 2017-07-08 16:40:40 +0200, , add json front end,,
7545,3c693b65613392b10e33d406698a25d058acde84,lifford Wolf <clifford@clifford.at>, 2017-07-07 11:52:25 +0200, , change asserts assertion yosys smtbmc log message,,
7546,8f7404f82c324bd4c7e88fa59fb3c5e1061ae402,lifford Wolf <clifford@clifford.at>, 2017-07-07 02:47:30 +0200, , add yosys smtbmc presat,,
7547,5442554e6fe0f44f3a884fa6ef7778567349b9be,lifford Wolf <clifford@clifford.at>, 2017-07-05 14:23:54 +0200, , fix generation multiple output aig node write_aiger,,
7548,37af6294bdd6f7dbfab65b2d659ab0a247287dab,lifford Wolf <clifford@clifford.at>, 2017-07-05 12:13:53 +0200, , add write_table command,,
7549,28039c3063f462b03291957dcc9672072a59975e,lifford Wolf <clifford@clifford.at>, 2017-07-04 20:01:30 +0200, , add verific release information log,,
7550,621787a9e0ab8064d004735889430e20b6e9c274,lifford Wolf <clifford@clifford.at>, 2017-07-03 19:38:30 +0200, , fix clang compiler error,,
7551,5c1c1263749672991c0462405eb0c76ab6989bd6,lifford Wolf <clifford@clifford.at>, 2017-07-03 19:35:40 +0200, , apply minor coding style change coolrunner2 target,,
7552,6afee022ade911d211b64109ebaca63b96770943,lifford Wolf <clifford@clifford.at>, 2017-07-03 19:33:36 +0200,352, merge pull request 352 rqou master initial coolrunner support,,
7553,3f863c607a94d878ebe36642a645207ba46522de,lifford Wolf <clifford@clifford.at>, 2017-07-03 19:33:25 +0200,356, merge pull request 356 set soft clean test added test output clean target,,
7554,d223292aa9daf5cce6790bd5ee688839a7149c85,lifford Wolf <clifford@clifford.at>, 2017-07-03 19:31:59 +0200,355, merge pull request 355 set soft excluded _tbuf_ opt_merge pas,,
7555,fb3051104478bbb06a3fd13fc8c68ed7a5b228b4,alvador E. Tropea <salvador@inti.gob.ar>, 2017-07-03 13:33:11 -0300, , added test output clean target,,
7556,ca23554528267b60026f6c2ce27b6eb1316d6881,alvador E. Tropea <salvador@inti.gob.ar>, 2017-07-03 13:21:20 -0300, , excluded _tbuf_ opt_merge pas,,
7557,3e0948e16f28668dd52580e710ae485f711b01a8,lifford Wolf <clifford@clifford.at>, 2017-07-03 15:37:17 +0200, , remove unneeded delay smtbmc vlogtb,,
7558,287831dca36b1098165abd2381b35f81b2c0e312,lifford Wolf <clifford@clifford.at>, 2017-07-03 14:53:17 +0200, , include output port constant driver aiger output,,
7559,ea805af6f53214a04d3fbae4b4906460cf16d87d,lifford Wolf <clifford@clifford.at>, 2017-07-01 18:19:23 +0200, , add yosys smtbmc vlogtb top,,
7560,0a02cdb93bfff64eb434e4cabbc9f007c4755647,lifford Wolf <clifford@clifford.at>, 2017-07-01 16:05:26 +0200, , fix and_or_buffer optimization opt_expr signed operator,,
7561,7d2fb6e2fc8e2cdd9eebe40cd04256be8f590012,lifford Wolf <clifford@clifford.at>, 2017-07-01 02:13:32 +0200, , fix smtbmc vlogtb bug anyseq handling,,
7562,0f217080cfb9c0171415829ba5bada6d75356ac6,lifford Wolf <clifford@clifford.at>, 2017-06-30 18:52:52 +0200, , add design import,,
7563,8952bd6f4530d5c569d08e04cb67f528284584bc,lifford Wolf <clifford@clifford.at>, 2017-06-30 17:57:34 +0200, , add chtype command,,
7564,18c030a8c9a1707c85bc663cd25732a0ceca7825,lifford Wolf <clifford@clifford.at>, 2017-06-30 17:44:44 +0200, , add tribuf opt_merge blacklist,,
7565,5b95901a1ed1a0daf9c19aba6224c154790814fe,lifford Wolf <clifford@clifford.at>, 2017-06-27 19:18:32 +0200,353, merge pull request 353 azonenberg master use human readable name inferred counter,,
7566,b102c0e2544d3bba8f8982db9dfb4974a0170368,obert Ou <rqou@robertou.com>, 2017-06-25 23:56:16 -0700, , coolrunner2 add primitive inferred yet add cells_sim.v,,
7567,36b75dfcb71329e378caa88f5390ef9a8598b674,obert Ou <rqou@robertou.com>, 2017-06-25 20:58:45 -0700, , coolrunner2 initial mapping latch,,
7568,4af5baab218a78c3af18269db8501031b457ed64,obert Ou <rqou@robertou.com>, 2017-06-25 20:16:43 -0700, , coolrunner2 initial mapping dffs dffs map either fdcp match xilinx custom fdcp_n negative edge triggered,,
7569,1eb5dee79954e48210862980e368c2ce3b2762c9,obert Ou <rqou@robertou.com>, 2017-06-25 02:56:45 -0700, , coolrunner2 remove redundant invert_ptc,,
7570,ffff00100858c5839fbf02e29b14bd7590493608,obert Ou <rqou@robertou.com>, 2017-06-25 02:44:03 -0700, , coolrunner2 remove debug print,,
7571,5798105d47cdcdaf4e305ef9dbd5b6c93fef35b1,obert Ou <rqou@robertou.com>, 2017-06-25 02:42:36 -0700, , coolrunner2 correctly handle _not_ sop,,
7572,908ce3fdcefd095a3cb9928feb9d7dcf314d96bb,obert Ou <rqou@robertou.com>, 2017-06-25 02:20:42 -0700, , coolrunner2 also construct xor cell macrocell,,
7573,a64b56648d6421dec9cb29f7103a3b3ae598fa11,obert Ou <rqou@robertou.com>, 2017-06-24 08:51:24 -0700, , coolrunner2 initial techmapping sop,,
7574,cbdddc3af93e366f5c01f3fdac8d909456447a37,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-06-24 14:54:07 -0700, , changed generation primitive name absorbed register name included,,
7575,6e0fb889fafc58d40ef83e61520f68f6767f0c91,obert Ou <rqou@robertou.com>, 2017-06-24 06:59:20 -0700, , coolrunner2 initial commit,,
7576,155a80dfb78d41038e2e38036bcb2df90db452c9,lifford Wolf <clifford@clifford.at>, 2017-06-20 15:32:23 +0200, , fix handling init value abc dff abc clk,,
7577,1f517d2b96eb114f156317fb104ec7fc4d3abccc,lifford Wolf <clifford@clifford.at>, 2017-06-20 05:26:12 +0200, , fix history namespace collision,,
7578,c0ca99483c1c0966305ced16a9a7e00e4c5ecce0,lifford Wolf <clifford@clifford.at>, 2017-06-20 04:41:58 +0200, , store command history terminating error,,
7579,f6421c83a28f0db29fd80ad2b2fbc59f6b1ccace,lifford Wolf <clifford@clifford.at>, 2017-06-20 04:22:34 +0200, , switched abc clock domain found error log_cmd_error,,
7580,8f8baccfde62d238025024eb1060ae0aba4c77e3,lifford Wolf <clifford@clifford.at>, 2017-06-07 12:30:24 +0200, , fix generation vlogtb output yosys smtbmc rand reg rand const reg,,
7581,129984e115d318e00ec065ea76cb8c5926393bc4,lifford Wolf <clifford@clifford.at>, 2017-06-01 12:43:21 +0200, , fix handling verilog operator,,
7582,0290b68a44b815cb852393ebcb16b1e15948a90e,lifford Wolf <clifford@clifford.at>, 2017-05-31 11:55:37 +0200, , update abc rev efbf7f13ea9e,,
7583,e7a984a4dfc3248a23a752c8e92a7370c70af87a,lifford Wolf <clifford@clifford.at>, 2017-05-31 11:45:58 +0200, , add dff2ff.v techmap file,,
7584,c365e33fd724ce22d3578f8526912a932253457d,lifford Wolf <clifford@clifford.at>, 2017-05-30 19:09:11 +0200, , fix aiger back end multiple symbol per input latch output property,,
7585,05df3dbee434dc206c02314d4ff7d2a6faee1c4b,lifford Wolf <clifford@clifford.at>, 2017-05-28 11:59:05 +0200, , add setundef anyseq,,
7586,9ed4c9d710e8ffc9bc33ecfe8f5650fc45cf5bc2,lifford Wolf <clifford@clifford.at>, 2017-05-28 11:31:35 +0200, , improve write_aiger handling unconnected net constant,,
7587,d9201b85f3eb955af9168a8c6525415f44f64f05,lifford Wolf <clifford@clifford.at>, 2017-05-27 11:56:01 +0200, , change default smt2 solver yices yices switched license gpl,,
7588,fad52abf70a056007ef82f91a496c84de149d54a,lifford Wolf <clifford@clifford.at>, 2017-05-24 11:39:05 +0200, , add alias common set gate type abc,,
7589,dca3b3cd5f812273521928c1a1ac924d798d2920,lifford Wolf <clifford@clifford.at>, 2017-05-23 18:38:20 +0200, , add example osu035,,
7590,664ba4d80e89a97d7a6aed8bdd5b9c7570f793d2,lifford Wolf <clifford@clifford.at>, 2017-05-23 18:24:27 +0200, , merge branch master github.com cliffordwolf yosys,,
7591,e0386d04f533b3da070faac22c3afe1a01f92b9b,lifford Wolf <clifford@clifford.at>, 2017-05-23 14:07:30 +0200,346, merge pull request 346 azonenberg master added support parallel output gp_countx cell,,
7592,184bd148c9d88d0cbc7f612d4b972d27efb754cc,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-05-22 19:39:55 -0700, , added support parallel output gp_countx cell,,
7593,2122ae69b3c12057d3d4a4f5060bbdba70462d6a,lifford Wolf <clifford@clifford.at>, 2017-05-17 21:07:54 +0200, , add workaround cbmc bug simplec back end,,
7594,662a04781504c95f77e76e0026247806ac410cfc,lifford Wolf <clifford@clifford.at>, 2017-05-17 20:46:22 +0200, , enable readline tcl mxe build,,
7595,6934b862d31db68b4eb3adf2033f26643012daab,lifford Wolf <clifford@clifford.at>, 2017-05-17 19:10:57 +0200, , add missing andnotgate ornotgate declaration rtlil.h,,
7596,05cdd58c8dc73968992681d0ee1cbfa89880b94f,lifford Wolf <clifford@clifford.at>, 2017-05-17 09:08:29 +0200, , add _andnot_ _ornot_ gate,,
7597,9f4fbc5e74747c8973da3a2fd42d2ef40dbe1fa5,lifford Wolf <clifford@clifford.at>, 2017-05-16 19:34:07 +0200, , add modname _init function generator simplec back end,,
7598,35be567605a8b032bb42f5911f3d658d8ba83b6a,lifford Wolf <clifford@clifford.at>, 2017-05-16 08:50:23 +0200, , improve simplec back end,,
7599,8d3c7064598fe68d68b79edd30a13d3022ea6e65,lifford Wolf <clifford@clifford.at>, 2017-05-15 13:21:59 +0200, , improve simplec back end,,
7600,9c397ea78b759e60928a1595c4df10aaf6107788,lifford Wolf <clifford@clifford.at>, 2017-05-14 13:14:49 +0200, , improve simplec back end,,
7601,628daab277b3ac1db06902bd0d5105955bdd1e88,lifford Wolf <clifford@clifford.at>, 2017-05-13 18:47:31 +0200, , improve simplec back end,,
7602,ef7594ce3d3b0fbf08941fb8d4010e73652afd97,lifford Wolf <clifford@clifford.at>, 2017-05-12 22:36:53 +0200, , improve simplec back end,,
7603,7931e1ebb4c8bdb218dc9df59a7b0a09f107fd63,lifford Wolf <clifford@clifford.at>, 2017-05-12 17:42:31 +0200, , added support gate type simplec back end,,
7604,bd4ed19887dbf373ccb03815457b883a7289418a,lifford Wolf <clifford@clifford.at>, 2017-05-12 14:13:33 +0200, , add first draft simple back end,,
7605,241dc7dfb4084134ed1e8d5d995cce60764b3dfc,lifford Wolf <clifford@clifford.at>, 2017-05-11 10:32:32 +0200, , update abc rev e79576e10d72,,
7606,1a4b7c6bfa715cfa6fbd92a91b3cc017931c0495,lifford Wolf <clifford@clifford.at>, 2017-05-08 14:33:22 +0200, , fix boolector support yosys smtbmc,,
7607,e91548b33e62169f73ee132dd174ea99a22135db,lifford Wolf <clifford@clifford.at>, 2017-04-30 17:20:30 +0200, , add support localparam module header,,
7608,3bbac5c1414e3b59b8d965711f2f424aff3c762a,lifford Wolf <clifford@clifford.at>, 2017-04-28 18:54:53 +0200, , fix equiv_simple old behavior available equiv_simple short,,
7609,f0db8ffdbcd64560739639dfde078c14f9939604,lifford Wolf <clifford@clifford.at>, 2017-04-26 16:09:32 +0200, , add support resetall compiler directive,,
7610,b72a7e1104554dc8a8ca5e1557be36828f0a959b,lifford Wolf <clifford@clifford.at>, 2017-04-12 16:51:46 +0200, , replace crlf line ending de2i.qsf quartus example,,
7611,2021ddecb39d3848e180cd7e078facf82132440f,arry Doolittle <ldoolitt@recycle.lbl.gov>, 2017-04-08 20:54:31 -0700, , squelch trailing whitespace,,
7612,41d4e91f388f41c97f71567cd5a0f5652a5968fd,lifford Wolf <clifford@clifford.at>, 2017-04-07 10:01:28 +0200, , add max10 cyclone item changelog,,
7613,7791888703a72880679ebe8ae3bbdc63db8f00e2,lifford Wolf <clifford@clifford.at>, 2017-04-07 09:58:54 +0200,337, merge pull request 337 dh73 master add initial support max10 cyclone fpgas,,
7614,c27dcc1e47fa00cd415893c9d3f637a5d5865988,h73 <dh73_fpga@qq.com>, 2017-04-05 23:01:29 -0500, , add initial support max10 cyclone fpgas,,
7615,fcb274a5644016c4090cdfbfbd795f311a7e58f5,lifford Wolf <clifford@clifford.at>, 2017-04-05 11:25:22 +0200, , add consteval defaultval feature,,
7616,dee4ec1661a2c2d7d6a4a47f7da922b870bbace8,lifford Wolf <clifford@clifford.at>, 2017-04-05 11:21:06 +0200, , fix gcc compiler warning,,
7617,b8d7f57f61fb45b4b227e399561bf8bcce3db550,lifford Wolf <clifford@clifford.at>, 2017-03-28 12:13:58 +0200, , add front end detection .tcl file,,
7618,58ee8e3b8a8157164f89045ef62b7fcefc963144,lifford Wolf <clifford@clifford.at>, 2017-03-27 14:36:24 +0200, , add minisat,,
7619,71cbe98a091ab05ef7bc678d8874db5ac9fb87ec,lifford Wolf <clifford@clifford.at>, 2017-03-27 14:32:43 +0200, , remove use fpu_control.h minisat,,
7620,106e44f406406766c0c99e46ffa5b582e54abeb1,lifford Wolf <clifford@clifford.at>, 2017-03-20 12:00:35 +0100, , add write_smt2 stdt mode,,
7621,0ac72e759d986149541ee6a90d185811e697c27b,lifford Wolf <clifford@clifford.at>, 2017-03-19 14:57:40 +0100, , add generation logic cell edif back end runtest.py,,
7622,850f8299a9374ae4b9caeca8b6cd888be7c0a406,lifford Wolf <clifford@clifford.at>, 2017-03-19 14:53:28 +0100, , fix edif portref member always msb bit,,
7623,1390e9a0a7d4872e24a9fe53e258b8097932392a,lifford Wolf <clifford@clifford.at>, 2017-03-18 15:00:03 +0100, , add simple edif test case generator checker,,
7624,088f9c9cab8db27076385e6f3242369499247b9f,lifford Wolf <clifford@clifford.at>, 2017-03-14 17:27:28 +0100, , fix verilog pre processor multi level relative includes,,
7625,c8553539866128279897336795f00248eb527ffa,lifford Wolf <clifford@clifford.at>, 2017-03-04 23:41:54 +0100, , improve smt2 encoding assert assume cover better wire_smt2 help msg,,
7626,a6ca28276e3786ba3d756f46d7804a6dcf1e5b11,lifford Wolf <clifford@clifford.at>, 2017-03-02 16:39:48 +0100, , add write_aiger anyseq support,,
7627,5b3b5ffc8cb1a3dcc846c5f62ffb5e0cffb9e055,lifford Wolf <clifford@clifford.at>, 2017-03-01 10:47:05 +0100, , allow anyconst etc non formal mode,,
7628,180d70456859305357f07803d14399e986840109,lifford Wolf <clifford@clifford.at>, 2017-02-28 22:17:00 +0100, , disable opt_merge anyseq anyconst,,
7629,fbd52ec6dd610966111ebf2ed0e31548aead3dc6,lifford Wolf <clifford@clifford.at>, 2017-02-28 13:54:50 +0100, , use hex address smtbmc vcd mem trace,,
7630,1a6c02a5328b3267fef69d12146f1a66eb1c5062,lifford Wolf <clifford@clifford.at>, 2017-02-27 23:59:59 +0100, , add chformal assert2assume friend,,
7631,db7fc0e32d905e7447b7f9f93d611d3d09ad7b24,lifford Wolf <clifford@clifford.at>, 2017-02-27 13:25:28 +0100, , add chformal pas,,
7632,22035622689ce6fee2236c0e41b66e94c75d21bc,lifford Wolf <clifford@clifford.at>, 2017-02-26 21:26:32 +0100, , add smtbmc support memory vcd dumping,,
7633,80ecd7a26f0a7fbf742d176d5aacfed6a7d49d17,lifford Wolf <clifford@clifford.at>, 2017-02-26 14:41:27 +0100, , fix extra newline bug write_smt2,,
7634,6e152f7aa1a5752eae6e7bd8a67dfce2bd0d64f6,lifford Wolf <clifford@clifford.at>, 2017-02-26 14:39:07 +0100, , fix bug smtio unroll code,,
7635,66a1617b6973a98f62975e6bf01ab8cdda19b782,lifford Wolf <clifford@clifford.at>, 2017-02-26 11:06:26 +0100, , fix assert checking yosys smtbmc append,,
7636,fd1cc0c73d402f0db2c964537b38321f59c116b3,lifford Wolf <clifford@clifford.at>, 2017-02-26 10:58:34 +0100, , improve fix stbv mode smt2 memory api,,
7637,38bf458037a61d127422ef405230871f50dcd4e6,lifford Wolf <clifford@clifford.at>, 2017-02-25 23:41:40 +0100, , add support yosys smtbmc append,,
7638,d6858ad15b7be4c7f324a57b0d54cffd50826b3b,lifford Wolf <clifford@clifford.at>, 2017-02-25 22:59:34 +0100, , update abc rev 3a95bfa55df7,,
7639,eec2df6ad1e237ec19f871753b72d9c485930456,lifford Wolf <clifford@clifford.at>, 2017-02-25 16:36:23 +0100, , merge branch klammerj master,,
7640,c7d128672846bfbbbb2cdf34ddcb65bd7f296a32,lifford Wolf <clifford@clifford.at>, 2017-02-25 16:35:53 +0100, , improve write_edif help message,,
7641,dfddf391f93a159c3283a2f3bca9da1316533956,lifford Wolf <clifford@clifford.at>, 2017-02-25 16:29:27 +0100, , move edifnames double private namespace,,
7642,8c61ecdd6e8ea5d2977ff32f118e58a9395616b8,lifford Wolf <clifford@clifford.at>, 2017-02-25 16:28:34 +0100, , clean edif code swap bit indexing upto port,,
7643,b76c89a5dd36afc19222df2ef7db47885861faf7,lifford Wolf <clifford@clifford.at>, 2017-02-25 15:59:02 +0100, , merge branch master http github.com klammerj yosys klammerj master,,
7644,f3324ed0cc35590e4d0042f6265b83bab0af37bf,lifford Wolf <clifford@clifford.at>, 2017-02-25 13:08:27 +0100, , merge branch master github.com cliffordwolf yosys,,
7645,dac0842d61b5e3ee63d6f8b87225cde82a763768,lifford Wolf <clifford@clifford.at>, 2017-02-25 13:07:15 +0100, , add live fair support aiger back end,,
7646,5f1d0b1024981b6ede2988bf8c5812b37c87d0e9,lifford Wolf <clifford@clifford.at>, 2017-02-25 10:36:39 +0100, , add live fair cell type add support s_eventually keyword,,
7647,931d775b0b980a073ec29a122fde87138ba0d844,lifford Wolf <clifford@clifford.at>, 2017-02-24 19:23:29 +0100,322, merge pull request 322 azonenberg master add pout gp_countx cell,,
7648,7af9727f78263d2fc41178396791f51a680acdfa,lifford Wolf <clifford@clifford.at>, 2017-02-24 18:24:53 +0100, , add write_smt2 stbv,,
7649,1f824fa6434fc15e17c2e28bb61c2405d983ec13,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-02-24 08:12:45 -0800, , merge http github.com cliffordwolf yosys,,
7650,a9c3acf5a294537b5dbcfa790ac04d3f50bad522,lifford Wolf <clifford@clifford.at>, 2017-02-24 14:04:52 +0100, , add smt2 statebv mode inactive,,
7651,6d7a77dbf6fca96efec4e87a5755d7c3a2f6af2a,ohann Klammer <klammerj@a1.net>, 2017-02-24 13:18:49 +0100, , requested ... net wired reverse netlister still zero based index,,
7652,f648b7cf79a55f4de59580ec75bfe5dd001b2332,lifford Wolf <clifford@clifford.at>, 2017-02-24 12:48:12 +0100,320, merge pull request 320 joshhead uninstall binpath fix add missing slash path make uninstall,,
7653,fde9fdfbe847afa6b795720689074b0a9d3e43b7,osh Headapohl <joshhead@gmail.com>, 2017-02-23 20:21:03 -0500, , add missing slash path make uninstall running make uninstall used fail remove binary usr local binyosys usr local binyosys config ... etc fix makefile run command like usr local bin yosys usr local bin yosys config ... etc,,
7654,06df86aae3618cd957a0538693bfabb01487b23d,ohann Klammer <klammerj@a1.net>, 2017-02-23 19:42:37 +0100, , add option edif flavor force renames wide port choose array delimiters choose downwards index,,
7655,00dba4c197b7e3b6c1d1f7b90ae7b1e6172b1e5f,lifford Wolf <clifford@clifford.at>, 2017-02-23 16:33:19 +0100, , add support systemverilog unique unique0 priority case,,
7656,1e927a51d575c19b85db2c73ff70d8a244eb1fb5,lifford Wolf <clifford@clifford.at>, 2017-02-23 15:39:13 +0100, , preserve string parameter,,
7657,c6d8d70109a2757a21ad9783e5daaae08260ac07,lifford Wolf <clifford@clifford.at>, 2017-02-23 14:21:02 +0100, , fix mingw compile issue 2nd attempt,,
7658,0822b21844dfe6d05ce563407385aa59fd0d560e,lifford Wolf <clifford@clifford.at>, 2017-02-23 13:59:02 +0100, , fix mingw compile issue maybe test,,
7659,34d4e72132863279187950de259fb112ca749787,lifford Wolf <clifford@clifford.at>, 2017-02-23 11:21:33 +0100, , added systemverilog support,,
7660,d25b6a72ee2ffb68bb0cc1244e5b67dc4649f982,lifford Wolf <clifford@clifford.at>, 2017-02-22 19:20:47 +0100, , update abc rev 8da4dc435b9f,,
7661,242c5f01def939f9b4436135ed76b341d95670ec,lifford Wolf <clifford@clifford.at>, 2017-02-19 22:51:29 +0100, , add yosys smtbmc opt,,
7662,2eabe43efa59f7264fec9252a79f937c6bd58a31,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-02-16 07:48:44 -0800, , merge http github.com cliffordwolf yosys,,
7663,cf25dc9ce7216f740611d802eba6f978d18899e3,lifford Wolf <clifford@clifford.at>, 2017-02-16 12:28:42 +0100, , copy attribute cell,,
7664,e6d56d23b5a283dbb1d220e28168abf4c59c58c2,lifford Wolf <clifford@clifford.at>, 2017-02-16 12:17:03 +0100, , fix eval implementation _nor_,,
7665,6fed2dc996a57b0f7c4205e1d76da865dd410982,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-02-14 08:29:37 -0800, , merge http github.com cliffordwolf yosys,,
7666,4fb800717101c65344fe78a365b8ae6ca0a90d9e,lifford Wolf <clifford@clifford.at>, 2017-02-14 15:10:59 +0100, , fix incorrect incompatible declaration wire error task function,,
7667,4e80ce97a8de55360a9aa5cb05c734fd4b0ba5c5,lifford Wolf <clifford@clifford.at>, 2017-02-14 12:49:35 +0100, , add warning bit left unconnected edif output,,
7668,2a311c2c386ce173dca8c5e6e883a8f4f2d9ef00,lifford Wolf <clifford@clifford.at>, 2017-02-14 11:57:54 +0100, , fix double call log_pop synth_greenpak4,,
7669,f3a25d9d34e628e00f3f80f596efba4980b3044e,lifford Wolf <clifford@clifford.at>, 2017-02-14 11:49:14 +0100,313, merge pull request 313 azidar bugfix assign wmask progress firrtl backend,,
7670,794cec00166f46a3ea8480377ee7f773884a8f5d,dam Izraelevitz <azidar@gmail.com>, 2016-11-21 17:28:17 -0800, , progress firrtl backend chisel firrtl verilog firrtl verilog successful simple rocket chip design,,
7671,69468d5a16f87616af9c7f084f6ff247f3513050,lifford Wolf <clifford@clifford.at>, 2017-02-13 17:07:38 +0100, , fix port width blackbox instance,,
7672,db7314bc02b4e8b1827993cd844eac9c7070579f,lifford Wolf <clifford@clifford.at>, 2017-02-13 16:55:25 +0100, , fix techmap inout port connected inout port,,
7673,76c4ee096bba99f787dd042bd9a6e988cf72f2dc,lifford Wolf <clifford@clifford.at>, 2017-02-12 17:42:57 +0100, , eagerly fix port width parameterized cell,,
7674,828303791b5f4a50a52d4749be42caac9819bf2a,lifford Wolf <clifford@clifford.at>, 2017-02-12 11:11:00 +0100, , add yosys suppressing warning,,
7675,203b521a781ccc4c8dba05d2cc73e4625bcf2a8e,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-02-11 11:25:16 -0800, , merge http github.com cliffordwolf yosys,,
7676,cdb6ceb8c63f2c38bdba3f66be7c444def43897e,lifford Wolf <clifford@clifford.at>, 2017-02-11 15:57:36 +0100, , add support verific mem initialization,,
7677,c449f4b86f66ca4ef2396454f09a73d56ff06512,lifford Wolf <clifford@clifford.at>, 2017-02-11 11:47:51 +0100, , fix another stupid bug line,,
7678,fa4a7efe15ccfca6c8200107284d02ee4ddabb9c,lifford Wolf <clifford@clifford.at>, 2017-02-11 11:40:18 +0100, , add verific support initialized variable,,
7679,0b7aac645c482e9f8e80fb74b61b5c9c6c378857,lifford Wolf <clifford@clifford.at>, 2017-02-11 11:39:50 +0100, , improve handling verific warning error message,,
7680,eb7b18e897ac908e960bee6c976f744043590881,lifford Wolf <clifford@clifford.at>, 2017-02-11 11:09:07 +0100, , fix extremely stupid typo,,
7681,63dfdb5d7fcfb9c0ec2a5352a34cf9119e28766a,lifford Wolf <clifford@clifford.at>, 2017-02-11 11:08:12 +0100, , add log_wire api,,
7682,95dae6d416bd9e9ca08fea9ab354b6de7e433fdb,lifford Wolf <clifford@clifford.at>, 2017-02-11 10:50:48 +0100, , fixed used uninitialized warning opt_expr,,
7683,6d4e8673cc1c73df7509b016bd7cc9e67f6384d7,lifford Wolf <clifford@clifford.at>, 2017-02-11 10:28:13 +0100, , evaluate shell ... stuff cxxflags,,
7684,a431f4ee311b9563f546201d255e429e9ce58cfa,lifford Wolf <clifford@clifford.at>, 2017-02-11 10:20:10 +0100, , merge branch stv0g master,,
7685,a1a82d68f500604d6cb477456b89925e99171e76,lifford Wolf <clifford@clifford.at>, 2017-02-11 10:19:21 +0100, , make macos makefile stuff compact,,
7686,a88e019b0cd243f149528ce0b752bb6755c393c9,lifford Wolf <clifford@clifford.at>, 2017-02-11 10:12:17 +0100, , merge branch master http github.com stv0g yosys stv0g master,,
7687,a5bfeb9e07e7d160c55c6223c203d6ec124911f0,lifford Wolf <clifford@clifford.at>, 2017-02-11 10:01:17 +0100, , add optimization,,
7688,9c1a7be636b9e0eca2a62173b8ed069d2db8535c,lifford Wolf <clifford@clifford.at>, 2017-02-11 10:04:48 +0100,308, merge pull request 308 elegans fix issue 306 bug opt full,,
7689,94b272077d33b3da3df32bf680f69e1af8130cef,-Elegans <mtnolan2640@gmail.com>, 2017-02-10 10:28:19 -0500, , fix issue 306 bug opt full add check whether high bit constant expression greater width variable optimizes constant ,,
7690,422ffd5c0699613f98cff3c45267b0af7d944a80,teffen Vogel <post@steffenvogel.de>, 2017-02-10 10:06:54 -0300, , use pkg config linking tcl macports homebrew pkg config file tcl let use,,
7691,9eca3671abe054e973b6c38c6670b0053954b4c2,teffen Vogel <post@steffenvogel.de>, 2017-02-10 10:04:42 -0300, , dont mix homebrew macports build option,,
7692,a3f19f047c4f6fa659bfbb04524ffa42804a5d26,teffen Vogel <post@steffenvogel.de>, 2017-02-09 19:08:21 -0300, , remove space backslash,,
7693,94c76f85da755e1d6bcba7d746deba2223016dcf,teffen Vogel <post@steffenvogel.de>, 2017-02-09 18:53:37 -0300, , applied fix joshhead thanks effors,,
7694,e6cc67b46f637e5fc971c79e8f115c225b807120,lifford Wolf <clifford@clifford.at>, 2017-02-09 16:06:58 +0100, , fix handling init attribute strange width,,
7695,848062088cfc702ba2f4616e1091f63c636bbe5b,lifford Wolf <clifford@clifford.at>, 2017-02-09 13:51:44 +0100, , add checker support verilog front end,,
7696,2ca8d483dde46e72f17f862ca117e2dd944e9709,lifford Wolf <clifford@clifford.at>, 2017-02-09 12:53:46 +0100, , add rand rand const verific support,,
7697,0d7e71f7abd49d1c95f0657993b55bb5f66317a1,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-02-08 22:12:29 -0800, , merge http github.com cliffordwolf yosys,,
7698,ef4a28e112be10d3d62395f68e53e8b7e42dbf68,lifford Wolf <clifford@clifford.at>, 2017-02-08 14:38:15 +0100, , add rand const rand support,,
7699,1d1f56a3617dcee6d856a29d1d8576969bf8dce5,lifford Wolf <clifford@clifford.at>, 2017-02-08 10:40:33 +0100, , add psl parser mode verific front end,,
7700,b8d531957d4ff77afa10f12a7909f763aa367230,teffen Vogel <post@steffenvogel.de>, 2017-02-07 11:12:31 -0300, , added note compilation,,
7701,7e08e37961a061807cec7aa335edbbab47891ce9,teffen Vogel <post@steffenvogel.de>, 2017-02-07 11:12:12 -0300, , fix compilation order support macports homebrew,,
7702,19f36271c2634f6829b4f7fe75b848aa74fd168d,teffen Vogel <post@steffenvogel.de>, 2017-02-07 11:09:15 -0300, , allow standard tool overwritten make invocation,,
7703,7e0b776a793f648bed3338dfbc6b25bc1c24e873,lifford Wolf <clifford@clifford.at>, 2017-02-06 14:48:03 +0100, , add read_blif wideports,,
7704,aab58045a867a6a7d2998d329a9f20924ab7b8a1,lifford Wolf <clifford@clifford.at>, 2017-02-05 22:43:33 +0100, , fix undef propagation bug pmux sat model,,
7705,19303f63925eef95138c76cddc4e5ef0673b3a47,lifford Wolf <clifford@clifford.at>, 2017-02-05 20:04:17 +0100, , update abc rev a2fcd1cc61a6,,
7706,1064c8f61ffe81db10ddae365f2478db513a19a4,lifford Wolf <clifford@clifford.at>, 2017-02-05 12:00:21 +0100,304, merge pull request 304 esden gsed darwin use gsed sed darwin,,
7707,e3a12b57f571423979869b28c4b49f78abe6e2c4,iotr Esden-Tempski <piotr@esden.net>, 2017-01-31 16:00:17 -0800, , use sed parameter instead bsd sed equivalent parameter also supported gnu sed thus using result support platform,,
7708,5541b421590e9ab16eef899508bad53494258819,lifford Wolf <clifford@clifford.at>, 2017-02-04 21:22:17 +0100, , add assert check yosys smtbmc,,
7709,adbecfee66e296916074f32d2c812450a15f2ba5,lifford Wolf <clifford@clifford.at>, 2017-02-04 21:10:24 +0100, , improve yosys smtbmc cover support,,
7710,0c0784b6bfa41274d6b9fcd64c4fb061489dd798,lifford Wolf <clifford@clifford.at>, 2017-02-04 18:17:08 +0100, , partially implement cover support yosys smtbmc,,
7711,6abf79eb280a645f5896f307dca7afb92d75d25e,lifford Wolf <clifford@clifford.at>, 2017-02-04 17:02:13 +0100, , improve cover support,,
7712,3928482a3c4fb71b8e6ccdcb362c030eef34a479,lifford Wolf <clifford@clifford.at>, 2017-02-04 14:14:26 +0100, , add cover cell type sva cover support,,
7713,911c44d164e04026bd3a3a2eb1bf0c5d9cca5c19,lifford Wolf <clifford@clifford.at>, 2017-02-04 13:36:00 +0100, , add assert assume support verific front end,,
7714,249ddbc16cca88f0ac7942526f0189c56ace93f9,lifford Wolf <clifford@clifford.at>, 2017-02-01 11:15:37 +0100, , update abc rev fe96921e5d50,,
7715,8927e19b138f41786cf37a10c95956440971c8e6,lifford Wolf <clifford@clifford.at>, 2017-02-01 11:14:20 +0100, , update abc script use instead map,,
7716,c17aab2957ca33db5a3f6a1d48a445854d78ff23,lifford Wolf <clifford@clifford.at>, 2017-01-31 16:21:23 +0100, , merge branch elegans opt_compare_pr,,
7717,ffbe8d41f35f36cb08defdc4260f465e0a19de65,lifford Wolf <clifford@clifford.at>, 2017-01-31 16:20:56 +0100, , fix indenting log message code merged opt_compare_pr,,
7718,19a980277f33d86cc5692da5ba2e3da2928e0092,lifford Wolf <clifford@clifford.at>, 2017-01-31 15:54:41 +0100, , merge branch opt_compare_pr http github.com elegans yosys elegans opt_compare_pr,,
7719,44b47b57e3825821438460bb7cccd3ff661e4948,teffen Vogel <post@steffenvogel.de>, 2017-01-31 10:06:06 -0300, , use homebrew installed,,
7720,7481ba4750b5c65c9dc2c64ae29027f328f25bfe,lifford Wolf <clifford@clifford.at>, 2017-01-31 10:15:04 +0100, , improve opt_rmdff support dlatch cell,,
7721,a94c3694d7b8a6c1a1c18aa598e63ab97d525529,-Elegans <mtnolan2640@gmail.com>, 2017-01-30 17:52:16 -0500, , refactor generalize comparision optimization generalizes optimization    ,,
7722,18ea65ef04889e5016f007d3a034c8c49709cdb6,lifford Wolf <clifford@clifford.at>, 2017-01-30 11:38:43 +0100, , add yosys smtbmc aig aim_filename aiw_filename support,,
7723,fe29869ec5104376d7d061e82a7f7be77673e8f1,lifford Wolf <clifford@clifford.at>, 2017-01-30 10:50:38 +0100, , add _ff_ support equiv_simple,,
7724,e54c355b417eb7fa19421176792d01cb7a62d4cb,lifford Wolf <clifford@clifford.at>, 2017-01-28 15:14:56 +0100, , add yosys smtbmc aig noheader aiger mem init support,,
7725,45e10c1c892a7f3082beb9a15aeaaada52267742,lifford Wolf <clifford@clifford.at>, 2017-01-26 09:19:28 +0100, , conservative merging large cell fsms,,
7726,49b816048833d25921e45bfb248643acbf23b8de,lifford Wolf <clifford@clifford.at>, 2017-01-26 09:01:26 +0100, , add warning quickly growing fsm table size fsm_expand,,
7727,b0a430f601647894886360d446bf136aac0a72ca,lifford Wolf <clifford@clifford.at>, 2017-01-26 08:59:26 +0100, , merge branch master github.com cliffordwolf yosys,,
7728,b54972c1120fa6c5f4dc85d58178fb1211547691,lifford Wolf <clifford@clifford.at>, 2017-01-25 17:00:59 +0100, , fix rtlil memory start_offset initialization,,
7729,2fa0fd4a370cddab6bcbd645af5300e14b60a697,-Elegans <mtnolan2640@gmail.com>, 2017-01-21 12:58:26 -0500, , use b.as_int calculation bit set,,
7730,fea528280b9e598ae13178c9ce4ac16e569c46a8,lifford Wolf <clifford@clifford.at>, 2017-01-17 17:33:52 +0100, , add enum typedef lexer support,,
7731,84f9cd0025b080c7b1fc2dc86aaacc08a8f88805,-Elegans <mtnolan2640@gmail.com>, 2017-01-16 10:16:03 -0500, , optimize compare power remove opt_compare put comparison pas opt_expr assuming unsigned becomes becomes additionally becomes constant true becomes constant false delete opt_compare.cc revert opt.cc commit b7cfb7dbd remove opt_compare step,,
7732,87fe8ab3f29c4510831a69b50a7718c791626cfb,lifford Wolf <clifford@clifford.at>, 2017-01-16 10:25:25 +0100,293, merge pull request 293 thoughtpolice minor cleanup delete dead code hierarchy pas,,
7733,6781543244105c880eb847dc59d1d801b10bdc4f,ustin Seipp <aseipp@pobox.com>, 2017-01-15 16:39:12 -0600, , pass hierarchy delete dead code signed austin seipp aseipp pobox.com,,
7734,943389cdd50e8c77d76f64ba9abffa5190e5106a,-Elegans <mtnolan2640@gmail.com>, 2017-01-15 09:23:04 -0500, , fix issue 269 optimize signed compare add opt_compare pas add opt  signed replace max_bit  signed replace max_bit,,
7735,0c83a30f950d766ddd09bb744ee93e2433095b5c,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-01-15 09:43:15 -0800, , merge http github.com cliffordwolf yosys,,
7736,78f65f89ffc1d5c5237009c19e84e625ce3085aa,lifford Wolf <clifford@clifford.at>, 2017-01-15 13:52:50 +0100, , fix bug astnode,,
7737,b7cfb7dbd250a8595589f86e1b38b67015c7b9c5,lifford Wolf <clifford@clifford.at>, 2017-01-11 14:14:12 +0100, , fix initstate handling bug yosys smtbmc,,
7738,8953a55cd806d2f14687d98d1b4279cbe949c16a,lifford Wolf <clifford@clifford.at>, 2017-01-11 10:56:27 +0100, , update abc f8cadfe3861f,,
7739,8012de40b9444780089b71a0edda9a11737999c7,lifford Wolf <clifford@clifford.at>, 2017-01-08 11:57:52 +0100, , updated abc 38b26a543f1d,,
7740,ac90de73becaeac034b226def9c387645698c363,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-01-05 06:05:58 -0800, , merge http github.com cliffordwolf yosys,,
7741,2d32c6c4f61052254df32bc7942e4339dd59acaa,lifford Wolf <clifford@clifford.at>, 2017-01-05 13:18:58 +0100, , fixed handling local memory function,,
7742,0cac95ea9403befe3dca49621ff577ce13faebf0,lifford Wolf <clifford@clifford.at>, 2017-01-04 18:12:41 +0100, , added check initdrv,,
7743,81a9ee2360740dd05e6fc8215abd0e30837f2cda,lifford Wolf <clifford@clifford.at>, 2017-01-04 16:03:04 +0100, , added handling local memory error local decls unnamed block,,
7744,b9ad91b93eb2863fb6b95c1ea3329156ae628837,lifford Wolf <clifford@clifford.at>, 2017-01-04 15:23:48 +0100, , implicitly set yosys smtbmc noprogress window,,
7745,080004b19a035d2398d8defa3f3e207137801827,lifford Wolf <clifford@clifford.at>, 2017-01-04 12:39:01 +0100, , fixed typo test simple arraycells.v,,
7746,ed812ea39c85139bc18caee9c0d2f6b8e95bc91b,lifford Wolf <clifford@clifford.at>, 2017-01-04 12:03:04 +0100, , fixed yosys smtbmc noprogress,,
7747,dfb461fe5213ec649f384f1e1dbd6d58d5763910,lifford Wolf <clifford@clifford.at>, 2017-01-03 17:40:58 +0100, , added verilog rtoi itor support,,
7748,81bb952e5d2125f3e0700a8a61d2d33297e8b710,lifford Wolf <clifford@clifford.at>, 2017-01-02 20:02:52 +0100, , handle always like always .smtc file,,
7749,babd8dc5b1790533f4f6674724524223c7ae48f4,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-01-01 14:08:16 -0800, , merge http github.com cliffordwolf yosys,,
7750,f0df7dd7961128824baa785a6f76462f36877e4d,lifford Wolf <clifford@clifford.at>, 2017-01-01 22:52:52 +0100, , added cell port resizing hierarchy pas,,
7751,27a626ce9851f4f5832892d5bd6d60258af03ada,ndrew Zonenberg <azonenberg@drawersteak.com>, 2017-01-01 00:56:20 -0800, , greenpak4 added pout gp_countx cell,,
7752,a7fb64efe6013e41c2892bea649d96c98e434c8a,lifford Wolf <clifford@clifford.at>, 2016-12-31 21:52:27 +0100, , updated abc 55cd83f432c0,,
7753,6b2c23c7216468693fce3ba32dc528126010db5c,lifford Wolf <clifford@clifford.at>, 2016-12-31 16:14:42 +0100, , bugfix rtlil sigspec remove2,,
7754,7da7a6d1df5bc1461ed3c15557463d221e90f434,lifford Wolf <clifford@clifford.at>, 2016-12-29 12:20:35 +0100, , updated abc 8c6a635f7a20,,
7755,219894839816eeeb2c62de313fbb10d2c9d85179,lifford Wolf <clifford@clifford.at>, 2016-12-29 12:13:29 +0100, , improved write_json help message,,
7756,4f5efc3416b40adc89e3260a24551c763891b150,lifford Wolf <clifford@clifford.at>, 2016-12-26 17:52:38 +0100, , updated abc f591c081d5e7,,
7757,4cf3170194dd598d6d205e053b5c0467024b37e9,lifford Wolf <clifford@clifford.at>, 2016-12-24 14:28:39 +0100,284, merge pull request 284 azonenberg master greenpak4 support many new cell type,,
7758,5ffede5c0e81b682268129b79f305733e11242be,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-12-23 12:32:55 -0800,1, merge pull request azonenberg master pull change trip,,
7759,9f69a70d746e7907eed494941bc89a18159caa1b,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-12-23 05:10:37 -0800, , merge http github.com cliffordwolf yosys,,
7760,33a22f8768ee05325f87258fe09c21c648553747,lifford Wolf <clifford@clifford.at>, 2016-12-23 02:06:46 +0100, , simplified log_spacer code,,
7761,a0dff87a5783daa5e47b8089b5e55443dfe11583,lifford Wolf <clifford@clifford.at>, 2016-12-22 23:41:44 +0100, , added yosys regex,,
7762,f144adec587e2d0e993098abc5b576721ba969dd,lifford Wolf <clifford@clifford.at>, 2016-12-21 10:16:47 +0100, , added aiger back end automatic back end detection,,
7763,f31e6a7174243f463db10afb29f7e2d2b140f56c,lifford Wolf <clifford@clifford.at>, 2016-12-21 10:16:10 +0100, , updated abc rev a4872e22c646,,
7764,3d0e51f8139f08c43bf310a6102918b72cde2a8a,lifford Wolf <clifford@clifford.at>, 2016-12-21 09:13:20 +0100, , updated abc rev 8bab2eedbba4,,
7765,ada98844b93e29fcbcfada02f89b2882d73182f1,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-12-21 11:35:29 +0800, , greenpak4 added int pin gp_spi,,
7766,6b526e93823a72e1b3b2c20a084073477aba399f,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-12-21 11:33:32 +0800, , greenpak4 removed unused miso pin gp_spi,,
7767,638f3e3b1205b16e6e5fe2e9c611bfd0853d2550,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-12-20 13:07:49 +0800, , greenpak4 removed spi_buffer parameter,,
7768,073e8df9f1ca88ae30f5c61f7a620b02210e1747,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-12-20 12:34:56 +0800, , greenpak4 replaced mosi miso single one way sdat pin,,
7769,d4a05b499e58db500c376e3c44e4a1e4c46542c3,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-12-20 10:30:38 +0800, , greenpak4 changed port name gp_spi clarity,,
7770,eb80ec84aaa8789d554a1246e8d07c33d2882974,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-12-20 09:58:02 +0800, , greenpak4 initial implementation gp_spi cell,,
7771,fcd40fd41e9e45c8a1e0c48ca3ee6e874ce61d5b,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-12-17 12:02:46 +0800, , merge http github.com cliffordwolf yosys,,
7772,de1d81511af7a5ca362c334635190609c45e998b,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-12-17 12:01:22 +0800, , greenpak4 updated gp_dcmp cell model,,
7773,7cdba8432cae3ebd076b13d3b2b17d40683ef97a,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-12-16 15:14:20 +0800, , greenpak fix gp_dcmp block added gp_clkbuf,,
7774,3886669ab6dc25926fcac1802d0a2176599a7fbf,lifford Wolf <clifford@clifford.at>, 2016-12-15 17:49:11 +0100, , added verilog_defines command,,
7775,bea6e2f11fefc9e93fef6e1cf41bcc3361cc5412,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-12-15 15:19:35 +0800, , greenpak4 initial version gp_dcmp skeleton yet usable changed interface gp_dcmpmux,,
7776,3690aa556c5f1e51634fe2fc51cbffd174e76480,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-12-15 07:19:08 +0800, , greenpak4 fixups gp_dcmpx cell,,
7777,3491d338634b76639d46770c04f907ac60f19a96,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-12-15 07:17:07 +0800, , greenpak4 another typo,,
7778,ea787e6be3d8559dbf9994d73283d9a234273fe9,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-12-15 07:16:26 +0800, , greenpak4 fixed another typo,,
7779,58da621ac3892bda42e31faa6ac4f02bc9cf3f87,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-12-15 07:15:38 +0800, , greenpak4 fixed typo,,
7780,262f8f913cd7b72fa86b0465590c8f6ad9e2d036,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-12-14 14:14:45 +0800, , greenpak4 cleaned trailing space cells_sim,,
7781,c77e6e6114f4489ce4801c9593e0eea42e485ae5,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-12-14 14:14:26 +0800, , greenpak4 added gp_dcmpref gp_dcmpmux,,
7782,00761de1b7c59868c875312cc4ef330e97a2a4de,lifford Wolf <clifford@clifford.at>, 2016-12-13 13:48:09 +0100, , bugfix comment handling,,
7783,01d8278e539933124de1336aa8ab70f49c6ac216,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-12-12 17:05:06 +0800, , merge http github.com cliffordwolf yosys,,
7784,a61c88f12215eb8bfa1db62aec7c2c95bb3cc702,lifford Wolf <clifford@clifford.at>, 2016-12-11 13:48:18 +0100, , added anyconst support aiger back end,,
7785,8a717ae1dc58b7c979be57db5e7fa66804828aa6,lifford Wolf <clifford@clifford.at>, 2016-12-11 11:03:25 +0100, , merge branch usp unit test structure,,
7786,71c47f13ed15d4635a408832d69f0cfb6b35443e,lifford Wolf <clifford@clifford.at>, 2016-12-11 11:02:56 +0100, , minor codingreadme change unit test section,,
7787,5c96982522779fef5b63bcc16297e6633dafff03,lifford Wolf <clifford@clifford.at>, 2016-12-11 10:58:49 +0100, , build hotfix test unit makefile,,
7788,c3c2983d12ce3b1ed6d7e025eb6b5141f3ed9b40,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-12-11 10:04:00 +0800, , added gp_pwrdet block bandwidth_khz parameter gp_abuf,,
7789,b932e2355de3d2d3b7a61fe86d11265ba02aba2a,odrigosiqueira <rodrigosiqueiramelo@gmail.com>, 2016-12-10 18:21:56 -0200, , improved unit test structure signed rodrigosiqueira gmail.com signed chaw gmail.com merged run unitest inside unit test target fixed makefile dependency updated documentation unit test,,
7790,8f3d1f8fcfb5f853b1dfddc1073b4e79a81d6bd8,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-12-10 19:58:32 +0800, , greenpak4 added support inferred input output inverter latch,,
7791,c53a33143efc0ba2ee38fdb9f2ab8a4f16bde4b8,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-12-10 18:46:36 +0800, , greenpak4 techmap inferred latch without set reset output inverter,,
7792,797c03997e2e87416d7486197b079b6c273e2fa6,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-12-10 13:57:37 +0800, , greenpak4 inverted latch cell instead output port name consistency,,
7793,8767cdcac95d30a454ba2bdd7c0d81083d3215ec,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-12-05 23:49:06 -0800, , added gp_dlatch gp_dlatchi,,
7794,981f01430190aeba2c27dd516cefb5730063fcc7,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-12-05 21:22:41 -0800, , initial implementation techlib support greenpak latch instantiation behavioral inference yet,,
7795,e6ab00d419ae12d7d985e2bd671bdfc74167b863,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-12-05 20:10:03 -0800, , updated help text synth_greenpak4,,
7796,3f2f64f41475550527a5621f57d0b0d2b30ee179,odrigosiqueira <rodrigosiqueiramelo@gmail.com>, 2016-12-04 11:35:13 -0200, , added explanation configure create test added explanation configure unit test environment add new unit test,,
7797,e0152319f5ed6d99eb38bf6da40157a60fd48e04,odrigosiqueira <rodrigosiqueiramelo@gmail.com>, 2016-12-04 11:28:25 -0200, , added required structure implement unit test added modification inside main makefile refers unit test makefile added separated makefile compiling unit test added simple example unit test signed charles oliveira gmail.com signed pablo alejandro pabloabur usp.br signed rodrigo siqueira siqueira ime.usp.br,,
7798,a44cc7a3d1c21c37c7dfb88b92bb479389dfce16,lifford Wolf <clifford@clifford.at>, 2016-12-03 13:20:29 +0100, , added assert assume support aiger back end,,
7799,37760541bd4298677f208f2740e721c1be95bbd7,lifford Wolf <clifford@clifford.at>, 2016-12-03 12:37:20 +0100, , improved yosys smtbmc default assume skipped cex aig,,
7800,8a90e61c1aa2290c2424044bd446ba3bf74bcfba,lifford Wolf <clifford@clifford.at>, 2016-12-01 17:45:40 +0100, , updated abv rev 8b555d9e67cf,,
7801,105b6374ae8d8f3892f907ca61bb62d35b8d7d4d,lifford Wolf <clifford@clifford.at>, 2016-12-01 13:42:17 +0100, , added example aiger,,
7802,88b9733253c587eba45d488355e73f1879091fff,lifford Wolf <clifford@clifford.at>, 2016-12-01 12:57:26 +0100, , added yosys smtbmc aig,,
7803,52c243cf05c331ef2c1ce01416e85f2fb8a70a33,lifford Wolf <clifford@clifford.at>, 2016-12-01 12:00:00 +0100, , added support partially initialized regs smt2 back end,,
7804,5fa1fa1e6f0dd731267f5e93d05f0223949d5c5c,lifford Wolf <clifford@clifford.at>, 2016-12-01 11:04:36 +0100, , added write_aiger zinit symbol vmap,,
7805,c1f762ca56440b7d7fb00e760f0e4901564e320a,lifford Wolf <clifford@clifford.at>, 2016-11-30 21:30:24 +0100, , added write_aiger command,,
7806,b1cdf772eb31c792e904fe8fdba3e123b615c547,lifford Wolf <clifford@clifford.at>, 2016-11-30 11:25:55 +0100, , added design reset vlog,,
7807,ac7a175a3c55e83fbf4d85823a3f9220c86e3ed2,lifford Wolf <clifford@clifford.at>, 2016-11-29 13:30:35 +0100, , improved equiv_purge log output,,
7808,df2e5aad6f79556044aa80612f3f7ffb664ec617,lifford Wolf <clifford@clifford.at>, 2016-11-28 15:15:09 +0100, , bugfix smt2 back end pure checker module,,
7809,ecdc22b06c70debf16d2a1eaae2b280015730e10,lifford Wolf <clifford@clifford.at>, 2016-11-28 14:50:17 +0100, , added support macro include file name,,
7810,c7f6fb6e17dca8171c4ef08b30ae96e2404de78a,lifford Wolf <clifford@clifford.at>, 2016-11-28 14:45:05 +0100, , bugfix read_verilog name val handling,,
7811,c17d98f55c51582943b5865008c9477fe1f3e10a,lifford Wolf <clifford@clifford.at>, 2016-11-27 12:11:04 +0100,279, removed shebang line smtio.py fix 279,,
7812,5c2c78e2dd12a860f830dafd73fbed8edf1a3823,lifford Wolf <clifford@clifford.at>, 2016-11-23 13:49:25 +0100, , added wire start_offset upto handling blif back end,,
7813,e444e59963bae07df59f13af5cb52b3a3cae2720,lifford Wolf <clifford@clifford.at>, 2016-11-23 13:46:03 +0100, , added wire start_offset upto handling splitnets cmd,,
7814,73653de5ff7e257e396da6970e68f254808381be,lifford Wolf <clifford@clifford.at>, 2016-11-22 21:24:45 +0100,274, merge pull request 274 oldtopman lcurses added optional flag linking curse readline,,
7815,f257ccf22eadc68ab34ccb8639fdc4eda11af0c1,lifford Wolf <clifford@clifford.at>, 2016-11-22 21:21:13 +0100, , added yosys smtbmc append,,
7816,277f47857282fbf0740eaeeaaa0325631d4bb7dd,ldtopman <oldtopman@gmail.com>, 2016-11-21 23:11:58 -0700, , added optional flag linking curse readline,,
7817,3b73d3f140b1ebf211847fe5ece9d8b01b971bc2,lifford Wolf <clifford@clifford.at>, 2016-11-19 23:25:58 +0100,272, merge pull request 272 alexdaniel master markdownify readme,,
7818,3c86da8000e0064a36b24d7829d83bca1d09c5fc,leks-Daniel Jakimenko-Aleksejev <alex.jakimenko@gmail.com>, 2016-11-19 20:51:50 +0200, , keep line character recent readme change added character existing line made longer character commit fix,,
7819,55785a96eb89f1a4c6b14c67e947b0633775fc44,lifford Wolf <clifford@clifford.at>, 2016-11-19 18:20:54 +0100, , improved abc default script,,
7820,751ad3c6180ad5180a163e263dfcdebc38683a1b,leks-Daniel Jakimenko-Aleksejev <alex.jakimenko@gmail.com>, 2016-11-19 18:34:13 +0200, , markdownify readme even,,
7821,487b19b4fa28e564da02e7ff7d0b3c0897ec3e58,lifford Wolf <clifford@clifford.at>, 2016-11-19 17:36:07 +0100,271, merge pull request 271 azidar bugfix assign wmask bugfix include assign write mask,,
7822,f77dc3baccf63aa6ef3ab795524661c2e1805671,dam Izraelevitz <azidar@gmail.com>, 2016-11-18 11:49:26 -0800, , bugfix include assign write mask,,
7823,e01382739db10b4ee01d02ba9991aace8dd666a5,lifford Wolf <clifford@clifford.at>, 2016-11-18 02:41:29 +0100, , progress firrtl back end,,
7824,c051115e03208faceca1b53da94bd430da2158e8,lifford Wolf <clifford@clifford.at>, 2016-11-18 00:32:35 +0100, , progress firrtl back end,,
7825,57966a619f587cd5307c406c7b3326cdd655ef37,lifford Wolf <clifford@clifford.at>, 2016-11-17 23:36:47 +0100, , added first draft firrtl back end,,
7826,ce132cf6525b55419edd67f1e1fc64ca19a0def8,lifford Wolf <clifford@clifford.at>, 2016-11-16 12:00:39 +0100, , cleanup fixed write_verilog regarding reg init,,
7827,70d7a02cae7ef38eb4f3afcf325979b80e87518e,lifford Wolf <clifford@clifford.at>, 2016-11-15 13:35:19 +0100, , added support hierarchical defparams,,
7828,a926a6afc2cf6ab7aed2c18950c6cd38d21f2a51,lifford Wolf <clifford@clifford.at>, 2016-11-15 12:42:43 +0100, , remember global declaration defines accross read_verilog call,,
7829,a2206180d60c857578209300c3a693e9c4723459,lifford Wolf <clifford@clifford.at>, 2016-11-13 21:47:51 +0100,268, merge pull request 268 alexdaniel master markdownify readme,,
7830,d4e15926099244eabdeee2515a11da6e840ef495,leks-Daniel Jakimenko-Aleksejev <alex.jakimenko@gmail.com>, 2016-11-12 23:33:28 +0200, , markdownify readme first commit series many thing could improved first renderable version,,
7831,1827a4896475efae6a88b18bad8787bcea7c6a92,lifford Wolf <clifford@clifford.at>, 2016-11-09 13:13:26 +0100, , minor bugfix submod,,
7832,617693e69128982ce1be91b76c541d6ae1950ad8,lifford Wolf <clifford@clifford.at>, 2016-11-08 19:07:22 +0100, , progress example gowin,,
7833,e9d73d2ee0b199f4aec4939a54b9ae5d9077323c,lifford Wolf <clifford@clifford.at>, 2016-11-08 18:54:00 +0100, , indenting fix gowin sim cell lib,,
7834,97ac77513fa29d0c23ee3453247d214f986d5e19,lifford Wolf <clifford@clifford.at>, 2016-11-08 18:53:36 +0100, , bugfix setundef pas,,
7835,84badc97b374bb5458930217569310b45b188f44,lifford Wolf <clifford@clifford.at>, 2016-11-07 12:55:56 +0100, , added example gowin,,
7836,ef603c6fe13f521d774bdc2f0222eb1ee53071f9,lifford Wolf <clifford@clifford.at>, 2016-11-06 00:04:10 +0100, , implemented scc set_attr,,
7837,914aa8a5d3c884df0eafbef87fdeb9c3594ebd5f,lifford Wolf <clifford@clifford.at>, 2016-11-06 00:03:35 +0100, , bugfix scc command,,
7838,2874914bcb45747b758508acd6a5884bfb206e8b,lifford Wolf <clifford@clifford.at>, 2016-11-04 07:46:30 +0100, , fixed anonymous genblock object name,,
7839,3db2ac4e0036d5ebdc0d81eb61ae0241a18f7c6f,lifford Wolf <clifford@clifford.at>, 2016-11-03 12:13:23 +0100, , added hex constant support write_verilog,,
7840,e3330fb98f80c7cbd233bc1bb8e49bc8b4d27bab,lifford Wolf <clifford@clifford.at>, 2016-11-03 10:31:51 +0100, , 0.7 development,,
7841,61f681162754fa170494e567f1a1a9ae2d17eb69,lifford Wolf <clifford@clifford.at>, 2016-11-03 09:08:43 +0100, , yosys 0.7,,
7842,308a4b4a1bf39576fa87ddd8b534bf24769bb7b8,lifford Wolf <clifford@clifford.at>, 2016-11-02 20:09:57 +0100, , bugfix hierarchy check,,
7843,4832faf5e9c1b94a76dcb551eb2832774b8787cb,lifford Wolf <clifford@clifford.at>, 2016-11-02 19:25:28 +0100, , updated command reference manual,,
7844,8e48685706dadb8fc037d051e15a4c6c6a1e0750,lifford Wolf <clifford@clifford.at>, 2016-11-02 18:53:30 +0100, , changelog yosys 0.7,,
7845,b63cace90fc171270f45a4f94cbdd98043610029,lifford Wolf <clifford@clifford.at>, 2016-11-02 13:15:49 +0100, , added support fsm_encoding user,,
7846,0c8e973d32748aa1808361d3560a928ed958475b,lifford Wolf <clifford@clifford.at>, 2016-11-02 09:31:39 +0100, , added fsm_expand full,,
7847,56e2bb88ae05cc67b6969813e79f7ebf7542c36d,lifford Wolf <clifford@clifford.at>, 2016-11-01 23:17:43 +0100, , fix handling signed array,,
7848,81bdf0ad0f36573945bc27d1a9cdd2e4925bf085,lifford Wolf <clifford@clifford.at>, 2016-11-01 11:32:02 +0100, , ice40 flow experimental anymore,,
7849,cae5131bace469ca9c6ecde9fb51f2d8ec6643bc,lifford Wolf <clifford@clifford.at>, 2016-11-01 11:31:13 +0100, , added initial version synth_gowin,,
7850,caa2fc62ef30739291dd69b796bf050374296fd1,lifford Wolf <clifford@clifford.at>, 2016-11-01 11:30:27 +0100, , adde write_verilog renameprefix,,
7851,1e3c2bff72fdba41af5ea3efe083a6c1236c5a56,lifford Wolf <clifford@clifford.at>, 2016-11-01 10:03:13 +0100, , added support single clock transparent memory bram test,,
7852,d9d38eeedba7d650ff80e2b364f2f40e9ff1673b,lifford Wolf <clifford@clifford.at>, 2016-10-25 23:21:37 +0200, , bugfix fsm_map fsms without reset state,,
7853,aa7226233023dcd53a28de837de74fb60fa9d691,lifford Wolf <clifford@clifford.at>, 2016-10-22 11:05:49 +0200, , added avail params ilang format check module params hierarchy check,,
7854,3655d7fea7ce7f41716bd383d962119b7bf84038,lifford Wolf <clifford@clifford.at>, 2016-10-19 13:54:04 +0200, , added setparam type,,
7855,042b67f02472754a6a9d50a2cb5fe71a85ffb3b4,lifford Wolf <clifford@clifford.at>, 2016-10-19 12:44:58 +0200, , limit length line blif front end,,
7856,0b3885bbfd52186d220fba33ffd12446cdd7abd1,lifford Wolf <clifford@clifford.at>, 2016-10-19 11:37:04 +0200,250, merge pull request 250 azonenberg master add support greenpak cell edge detector delay pattern generator,,
7857,1cca1563c64cd521a384a5df404dbccb3e06cb5c,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-10-18 20:46:49 -0700, , fixed typo last commit,,
7858,e78fa157a3decfc6e595089c7d73b9cca785b252,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-10-18 20:42:44 -0700, , greenpak4 added gp_pgen cell definition,,
7859,091d32b563ecdd9e5a3377811fdd2411dc9fd1bc,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-10-18 19:53:19 -0700, , added glitch_filter parameter gp_delay,,
7860,a818472f0c1a5baa8fb6ba6f4b9a4340058e3616,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-10-18 19:33:26 -0700, , greenpak4 added model gp_edgedet block,,
7861,2effa497a3328c75e88f4f70e9889428d2ee5524,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-10-18 19:29:25 -0700, , merge http github.com cliffordwolf yosys,,
7862,281a977b39ec832b5ad4d84027dc98a6e8f99d7c,lifford Wolf <clifford@clifford.at>, 2016-10-18 10:54:53 +0200, , ignore l_pi net yosys smtbmc cex,,
7863,9e980a2bb0c0595a4310c4c450b9a2c28c6ad9ed,lifford Wolf <clifford@clifford.at>, 2016-10-18 10:54:04 +0200, , use init value uninitialized ffs blif back end,,
7864,0bcc617a4f01d5810965e65b7a8d5013913175e7,lifford Wolf <clifford@clifford.at>, 2016-10-17 14:57:28 +0200, , added yosys smtbmc cex filename,,
7865,15fb56697a7ecf5378ffbb0e6ea8716ceddb1809,lifford Wolf <clifford@clifford.at>, 2016-10-17 14:56:58 +0200, , bugfix miter assert handling assumption,,
7866,6425d34e73914f98bcd355a41700651edab1eb93,lifford Wolf <clifford@clifford.at>, 2016-10-17 13:28:55 +0200, , added clk2fflogic support dffsr dlatch,,
7867,d6feb4b43e6082d3b3a240160086c02295b0af04,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-10-16 22:53:43 -0700, , greenpak4 changed parameter gp_sysreset,,
7868,3a09d6bb65d833ffe7c6f9b10e97a1adbefdb6c4,lifford Wolf <clifford@clifford.at>, 2016-10-16 23:03:29 +0200, , improvement bugfixes clk2fflogic,,
7869,189fbd4cf8a22f26d5fd8bcdf16e587379343993,lifford Wolf <clifford@clifford.at>, 2016-10-16 23:02:51 +0200, , cleanup write_smt2 log message mem default,,
7870,74702b04c2775b062aa89b8a4704cd9135d2b048,lifford Wolf <clifford@clifford.at>, 2016-10-16 20:37:02 +0200, , build fix 2015,,
7871,fa535c0b0041621d0128087cd0236cfd5eb36e48,lifford Wolf <clifford@clifford.at>, 2016-10-14 18:34:44 +0200, , minor build fix visual,,
7872,e4c5ee9b893bf7dd2b9102934ebb1f1a6f0671a9,lifford Wolf <clifford@clifford.at>, 2016-10-14 18:20:36 +0200, , avoid using strcasecmp,,
7873,7fc69b309599e91ed7e772722546b2e03e9fc4db,lifford Wolf <clifford@clifford.at>, 2016-10-14 17:18:18 +0200, , fixed version string tree build,,
7874,512f93f8663dc438c2afa35872fa3b39b87e5323,lifford Wolf <clifford@clifford.at>, 2016-10-14 15:39:33 +0200, , added note formal feature readme,,
7875,bdc316db50cd8b68ef096386a89c1b38793784e1,lifford Wolf <clifford@clifford.at>, 2016-10-14 15:24:03 +0200, , added anyseq cell type,,
7876,2733994aeba0879533cc1a871aae84497b32ff9e,lifford Wolf <clifford@clifford.at>, 2016-10-14 14:55:07 +0200, , added clk2fflogic,,
7877,2ef454c3f579a4b64abcddadf90d3746611d251d,lifford Wolf <clifford@clifford.at>, 2016-10-14 13:02:36 +0200, , added opt_rmdff support cell,,
7878,53655d173b2928328061c8440cc993508e951e1f,lifford Wolf <clifford@clifford.at>, 2016-10-14 12:33:56 +0200, , added global_clock verilog syntax support creating cell,,
7879,ffbb4e992e5312d8feafcc1c6c850ea06c3e09b2,lifford Wolf <clifford@clifford.at>, 2016-10-14 10:36:37 +0200, , added memid handling flatten pas,,
7880,09aeb9a2aa2ce99c12c198ab4280166f8f573284,lifford Wolf <clifford@clifford.at>, 2016-10-14 09:36:40 +0200, , merge branch master github.com cliffordwolf yosys,,
7881,3c42462aa1003ac1340648cdc467e7e9f11686ff,lifford Wolf <clifford@clifford.at>, 2016-10-14 09:36:31 +0200,246, merge pull request 246 set soft allow overwrite abcexternal environment,,
7882,788e51164e54f2f76f61896351478ce8537af942,lifford Wolf <clifford@clifford.at>, 2016-10-14 09:35:18 +0200, , added yosys_ver_str make variable,,
7883,80749f174c83a3c52c6035a11ed8ed2bf1db0f91,alvador E. Tropea <salvador@inti.gob.ar>, 2016-10-13 17:57:09 -0300, , ugh extra patch got reverting,,
7884,cc8f29a1e60030dc81099c40a99a1f8731bbf114,alvador E. Tropea <salvador@inti.gob.ar>, 2016-10-13 17:51:14 -0300, , allow overwrite abcexternal environment way debian script define berkeley abc shell,,
7885,f263b175b5d6dc464dd46119a16e9413c5907134,alvador E. Tropea <salvador@inti.gob.ar>, 2016-10-13 17:38:42 -0300, , modified test target name test target depends external tool packagers run make test think name generic,,
7886,77ce8139a5428961f95a4eee4983fb932dae002b,alvador E. Tropea <salvador@inti.gob.ar>, 2016-10-13 17:34:15 -0300, , added new configuration variable git_rev_where determines get git sha1 value default head suitable clifford debian define upstream master,,
7887,ee91350adda329be735c437d7319acd68e503cd8,lifford Wolf <clifford@clifford.at>, 2016-10-12 12:05:19 +0200, , added zinit pas,,
7888,8ebba8a35f0a5dbf3a044ab84575edfc46c99d77,lifford Wolf <clifford@clifford.at>, 2016-10-12 01:18:39 +0200, , added _ff_ cell type,,
7889,4a981a3bd81836cd15059db56f01b60b11068742,lifford Wolf <clifford@clifford.at>, 2016-10-11 12:12:32 +0200, , fixed make test git head iverilog,,
7890,59508c99b438baff1cbd57ee86ed7b304b349220,lifford Wolf <clifford@clifford.at>, 2016-10-11 12:12:09 +0200, , define path_max defined limits.h,,
7891,11130d581dddaa78e5b5563416fe5d3d2b649cdd,lifford Wolf <clifford@clifford.at>, 2016-10-11 03:58:27 +0200, , merge branch master github.com cliffordwolf yosys,,
7892,5f6a838823d0468cd055ca4aeaa96d5a7b79eca1,lifford Wolf <clifford@clifford.at>, 2016-10-08 12:25:34 +0200, , added smtc support top level state syntax,,
7893,5f7c5e685bb2ea23ced2676e3bbb644769f2d955,lifford Wolf <clifford@clifford.at>, 2016-10-04 00:54:44 +0200, , bugfix yosys smtbmc noincr,,
7894,1114ce9210dfb9a0db981029377dc859abc3aa34,lifford Wolf <clifford@clifford.at>, 2016-10-03 20:43:38 +0200, , yosys smtbmc abc qf_bv solver,,
7895,99b2093bc4395d2a9509c70abc11bd95b00a3584,lifford Wolf <clifford@clifford.at>, 2016-10-03 20:30:38 +0200, , added yosys smtbmc noincr,,
7896,e586e5e15a09556141da0ee5efe038a830580a01,lifford Wolf <clifford@clifford.at>, 2016-10-02 22:08:53 +0200, , update abv rev eb6eca6807cc,,
7897,9aec8a1672226e0bc74f9ec1dc66c446a59f0143,lifford Wolf <clifford@clifford.at>, 2016-10-02 22:08:30 +0200, , yosys smtbmc added smtc ... support cell,,
7898,4eb0d6fc0e0e6216fc5bd11fb978902efec6c38e,lifford Wolf <clifford@clifford.at>, 2016-10-01 13:54:21 +0200, , added yosys smtbmc abc,,
7899,23594597bc60e576d88ed46f6fa6b0ec5d29bcfa,lifford Wolf <clifford@clifford.at>, 2016-10-01 12:23:24 +0200, , updated abv rev 6b74de13c57f,,
7900,76352c99c9f74226d2ea80e030639a4bbd76acf4,lifford Wolf <clifford@clifford.at>, 2016-09-30 17:02:52 +0200, , added prep nokeepdc,,
7901,ed519f578eb965f9976931c817aa54e3cd89710d,lifford Wolf <clifford@clifford.at>, 2016-09-30 17:02:38 +0200, , added opt_rmdff keepdc,,
7902,ca5462523e37b5c48ca7f98d7e768af2978f82e1,lifford Wolf <clifford@clifford.at>, 2016-09-30 10:56:36 +0200, , updated abv rev 2bc57cc30593,,
7903,34e2fb594d234542c1f1c357f7968aae265566ee,lifford Wolf <clifford@clifford.at>, 2016-09-24 20:40:22 +0200, , minor improvement yosys smtbmc,,
7904,8f5bf6de32bcc478312d8f5410826b4894ebadba,lifford Wolf <clifford@clifford.at>, 2016-09-23 13:53:23 +0200, , added liberty parser support type within cell decls,,
7905,6300c0b3c294110456b0644e05d5add85d444cc0,lifford Wolf <clifford@clifford.at>, 2016-09-23 13:42:08 +0200, , merge branch master http github.com brouhaha yosys,,
7906,f4240cc8a4545e4d2e2f926a72aa911d5373ab95,ric Smith <brouhaha@fedoraproject.org>, 2016-09-15 02:00:29 -0600, , add optional seed command line option makefile command line option test script deterministic regression test,,
7907,0c697b9eacacfebd69c9603c2cb79ec70311197d,lifford Wolf <clifford@clifford.at>, 2016-09-20 09:29:56 +0200, , added autotest.sh,,
7908,e788ad48855cf02ba426abef83077b7f4ec80fa3,lifford Wolf <clifford@clifford.at>, 2016-09-19 20:43:43 +0200, , cosmetic fix test_autotb.cc,,
7909,2e244c2d8e8e57f185b4165267682536843c8616,lifford Wolf <clifford@clifford.at>, 2016-09-19 20:43:28 +0200, , added yosys smtbmc noinfo dummy,,
7910,5e155aa1214a586e0db50c27e9b487915032f08e,lifford Wolf <clifford@clifford.at>, 2016-09-19 10:20:20 +0200, , avoid creating long string test_autotb,,
7911,aaa99c35bdcde8bec9d44ca23814f323a4e09c75,lifford Wolf <clifford@clifford.at>, 2016-09-19 01:30:07 +0200, , added past stable rose fell sva function,,
7912,d009cdd6eef5a24a11584a543bab8543f3940f6c,lifford Wolf <clifford@clifford.at>, 2016-09-18 20:48:09 +0200, , improved handling smt2 logic yosys smtbmc,,
7913,13a03b84d402d4a9891e6513a44551572d3e92db,lifford Wolf <clifford@clifford.at>, 2016-09-18 18:48:59 +0200, , added support bus interface read_liberty lib,,
7914,0ead5a9e44fecf0712658efd168ebd7868039867,lifford Wolf <clifford@clifford.at>, 2016-09-18 00:50:02 +0200, , merge branch master github.com cliffordwolf yosys,,
7915,7bc88e81010d5e641a55da9fb99724a90a2a4efa,lifford Wolf <clifford@clifford.at>, 2016-09-18 00:48:36 +0200, , yosys smtbmc added support smtc file,,
7916,d8ad889594cb5746d3d0b1f7590eeaf63d13c64a,lifford Wolf <clifford@clifford.at>, 2016-09-14 20:46:54 +0200, , bugfix techmap parameter handling,,
7917,d39db41df87113792c383fc2f127a3d42ae6dd0e,lifford Wolf <clifford@clifford.at>, 2016-09-13 13:23:06 +0200, , work around boolector bug,,
7918,d01e34136ecfecc3f155d3fe7c74e07346ecae4e,lifford Wolf <clifford@clifford.at>, 2016-09-13 12:34:19 +0200,228, merge pull request 228 kmanfi test fix module big interface,,
7919,2c031cd24f536a35a32ce3c78d548fa627265557,aj Tuomi <kaj.tuomi@siru.fi>, 2016-09-13 13:13:27 +0300, , fix module big interface,,
7920,6f416c19537fcaab27b26d66c3144b468cec136a,lifford Wolf <clifford@clifford.at>, 2016-09-11 18:08:56 +0200, , added missing produce model setting smtio.py,,
7921,5199aafca0579aceb3b4a2ad1af610bcb4ccfcd1,lifford Wolf <clifford@clifford.at>, 2016-09-10 16:24:08 +0200, , minor improvement smtio.py vcd writer,,
7922,b582f11074c1877888341cf6d3fdceb490e88a3e,lifford Wolf <clifford@clifford.at>, 2016-09-10 15:14:41 +0200, , fixed write_smt2 non combinatorial loop hierarchical cell,,
7923,3ceba145d54f725c90436c7322a67320d4308ce8,lifford Wolf <clifford@clifford.at>, 2016-09-08 18:08:15 +0200, , smt2 mem init bugfix,,
7924,2c0d818296eda10f763287784b749a712bfeda98,lifford Wolf <clifford@clifford.at>, 2016-09-08 11:17:05 +0200, , merge branch master github.com cliffordwolf yosys,,
7925,14bfd3c5c159626a2b3b8dec3a446e0f7c4c7e0c,lifford Wolf <clifford@clifford.at>, 2016-09-08 11:16:12 +0200, , yosys smtbmc meminit support,,
7926,9e72046906bdb9a15054c6c54b0003bfdc3baf6e,lifford Wolf <clifford@clifford.at>, 2016-09-08 10:06:40 +0200,225, merge pull request 225 kmanfi test typo fix,,
7927,df4ab169a7ae84f9380e658e3ac5958a3d3e57d3,aj Tuomi <kaj.tuomi@siru.fi>, 2016-09-08 10:57:16 +0300, , typo fix,,
7928,209a3d9ffcb5f7efbe60b0e0d45755329532535e,lifford Wolf <clifford@clifford.at>, 2016-09-07 21:01:51 +0200, , bugfix yosys smtbmc unroll,,
7929,6770d6e0f878b4e172bb04f1d0df5fa72f05e167,lifford Wolf <clifford@clifford.at>, 2016-09-07 20:57:56 +0200, , added yosys smtbmc unroll,,
7930,ceff7ecd91e152dfac1d80188e592667cbec0392,lifford Wolf <clifford@clifford.at>, 2016-09-07 13:43:57 +0200, , install celledges.h,,
7931,cb7dbf4070a7ca3658b7e473cb54f2eafb6c9ae3,lifford Wolf <clifford@clifford.at>, 2016-09-07 12:42:16 +0200, , improvement assertpmux,,
7932,e2570ffb872382f190b98d89b2eb7995a5d46758,lifford Wolf <clifford@clifford.at>, 2016-09-07 11:08:54 +0200, , updated abc 8e08604f8ad3,,
7933,ab18e9df7c55581a9713a332af425011793106a7,lifford Wolf <clifford@clifford.at>, 2016-09-07 00:28:01 +0200, , added assertpmux,,
7934,f3f5a0204542da3b49e88bcf0b461b6476d45d63,lifford Wolf <clifford@clifford.at>, 2016-09-06 17:43:24 +0200, , added tee int int,,
7935,fc5281b3f7656dd5e245f4ab7d81f39a14693f6b,lifford Wolf <clifford@clifford.at>, 2016-09-06 17:35:25 +0200, , run log_flush solving sat command,,
7936,d55a93b39ff331aea16d627de92b1cbee2be68db,lifford Wolf <clifford@clifford.at>, 2016-09-06 17:35:06 +0200, , bugfix parsing blif latch init value,,
7937,97583ab7295499b1b78ac7035e6e0b37d7b87734,lifford Wolf <clifford@clifford.at>, 2016-09-06 17:34:42 +0200, , avoid creation bogus initial block assert assume always,,
7938,dcb5a6ea8aaf857ea02f2a6c789e2a13ce501299,arry Doolittle <ldoolitt@recycle.lbl.gov>, 2016-09-05 19:58:18 -0700, , fix spelling grammar readme,,
7939,97b449fe55384d6637db8a0850ed33a4c864bbc3,lifford Wolf <clifford@clifford.at>, 2016-09-06 01:40:31 +0200, , yosys smtbmc flush stdout log msg,,
7940,372d672c2a73314aa4a796357ae09f1570527500,lifford Wolf <clifford@clifford.at>, 2016-09-04 16:32:47 +0200, , minor bugfix write_smt2,,
7941,19a3b3732cc0ab25858b99ce29a172abcfe1fd43,lifford Wolf <clifford@clifford.at>, 2016-09-03 18:49:53 +0200, , minor readme update,,
7942,fa5565b606bf58de1e1150c937afe014fcd928b6,lifford Wolf <clifford@clifford.at>, 2016-09-03 14:26:00 +0200, , added boolector support yosys smtbmc,,
7943,d2eba7631ff8bfb897db72f787ca365003176ca1,lifford Wolf <clifford@clifford.at>, 2016-09-02 13:55:51 +0200, , merge branch smtbmc kmanfi,,
7944,068d5bc02ffea9ba627bbf7151fdb36500eae0f2,lifford Wolf <clifford@clifford.at>, 2016-09-02 13:54:24 +0200, , made example smtbmc demo1.v interesting,,
7945,948aac9e1eaed04aa8de08e62cfb078d6337e9c9,lifford Wolf <clifford@clifford.at>, 2016-09-02 13:46:56 +0200, , create hex_dict value,,
7946,d88cd0ae7f8761637722d5d2c6cc1c8bac762ce3,aj Tuomi <kaj.tuomi@siru.fi>, 2016-09-02 13:09:09 +0300, , pep fix,,
7947,c4ba1965fd4300cb7de48cde996bb068d951967d,aj Tuomi <kaj.tuomi@siru.fi>, 2016-09-02 13:01:31 +0300, , indentation pep fix camelcase white space semicolon,,
7948,2343dda946e5ff335573c6b047d299bb90c98b1e,aj Tuomi <kaj.tuomi@siru.fi>, 2016-09-02 12:50:23 +0300, , use dict lookup instead many ifs,,
7949,279298c0b85250fd0c4e3637d10f9cf24e832259,aj Tuomi <kaj.tuomi@siru.fi>, 2016-09-02 11:12:30 +0300, , fix unresolved reference,,
7950,74dd36ad5555ceae0ce153e67bf26d594e9f09da,aj Tuomi <kaj.tuomi@siru.fi>, 2016-09-02 11:02:19 +0300, , syntax fix generator comma separated list modification,,
7951,2ee9bf10d029396ba03b1d3023f15ff585e26bcb,lifford Wolf <clifford@clifford.at>, 2016-08-30 23:57:24 +0200, , added prep nomem,,
7952,aa25a4cec66bfde84f9142b21679e82ba90ee910,lifford Wolf <clifford@clifford.at>, 2016-08-30 19:27:42 +0200, , added anyconst support yosys smtbmc,,
7953,6f41e5277d1d41db7a620c73cf1b65558b55f236,lifford Wolf <clifford@clifford.at>, 2016-08-30 19:09:56 +0200, , removed aconst cell type,,
7954,a8124c137e2bfa3605dacadfe469ea22934b4cb3,lifford Wolf <clifford@clifford.at>, 2016-08-30 14:49:47 +0200, , fixed memory bug write_smt2,,
7955,b04a40d9fe6725dbe1b97a63931b0c0710e3149d,lifford Wolf <clifford@clifford.at>, 2016-08-30 12:40:09 +0200, , made write_smt2 mem default added write_smt2 nobv nomem,,
7956,39e4faa2e4c51c9588df233c795b4e85523879cf,lifford Wolf <clifford@clifford.at>, 2016-08-30 11:26:10 +0200, , added anyconst support smt2 back end,,
7957,4ea7054b56c568e15ffe9ee3560fd458fabcdf00,lifford Wolf <clifford@clifford.at>, 2016-08-30 01:34:04 +0200, , improved init spec handling opt_rmdff modernized code bit,,
7958,c417421495c3510add13859b2e33983880b4a224,lifford Wolf <clifford@clifford.at>, 2016-08-29 22:41:45 +0200, , added yosys smtbmc dump,,
7959,b226893461af46f2183be8ca9dfab62b49133c71,lifford Wolf <clifford@clifford.at>, 2016-08-29 14:53:32 +0200, , yosys smtbmc bugfixes,,
7960,a2e2fc5980e3465011d7373be34e2d018240ede4,lifford Wolf <clifford@clifford.at>, 2016-08-29 13:53:12 +0200, , various fix improvement yosys smtbmc,,
7961,eae390ae17839bf0273b32149f46a2560a23d934,lifford Wolf <clifford@clifford.at>, 2016-08-28 21:35:33 +0200, , removed predict,,
7962,66582964bc11aadf3d0783a346706d801451a13f,lifford Wolf <clifford@clifford.at>, 2016-08-28 12:34:36 +0200, , improved show help message,,
7963,f56dba8e2053d12fbd8e1e9b7dc83f3e4e340f3d,lifford Wolf <clifford@clifford.at>, 2016-08-27 22:04:15 +0200, , change yosys smtbmc cmd line option add final,,
7964,23afeadb5e01a7b816c6ae203746caa8ae2aaed7,lifford Wolf <clifford@clifford.at>, 2016-08-27 17:06:22 +0200, , fixed handling transparent bram port rom,,
7965,adcda6817e0df097bf70f8c200edcf15341f3188,lifford Wolf <clifford@clifford.at>, 2016-08-27 14:30:36 +0200, , added smtc final statement,,
7966,7500b403de9eeafcc3de2a8eba051a03d5f5f10e,lifford Wolf <clifford@clifford.at>, 2016-08-26 23:36:15 +0200, , merge branch master github.com cliffordwolf yosys,,
7967,3356d3947bc8cd343019587f5fc33b8ca27afdb3,lifford Wolf <clifford@clifford.at>, 2016-08-26 23:36:05 +0200,215, merge pull request 215 frznchckn to_upstream add useful flexibility build process,,
7968,1276c87a56f6f6d1a134877f024d2af785354570,lifford Wolf <clifford@clifford.at>, 2016-08-26 23:35:27 +0200, , added read_verilog norestrict assume asserts,,
7969,ee620c6a24a62725f6f41b43728fe7ce4112e130,ussell L Friesenhahn <russellf@arlut.utexas.edu>, 2016-08-26 11:15:36 -0500, , relax test see yosys dir git repository makefile prevents test failing case yosys submodule repository since submodule .git actually file containing location submodule .git directory,,
7970,23f217b1668415009a7a842b66012686c2f2d5b0,ussell L Friesenhahn <russellf@arlut.utexas.edu>, 2016-08-16 22:07:36 -0500, , allow redefining abc repository url person organization prefer keep mirror repository user may specify url abc mercurial repository yosys clone build url may set makefile directly command line environment,,
7971,17233b11e185d2c863ccd06830e8cd0d2be38e83,lifford Wolf <clifford@clifford.at>, 2016-08-26 17:33:02 +0200, , various fix improvement smt2 back end,,
7972,4be4969bae5d99af572ca99859dc4a550c24d4cf,lifford Wolf <clifford@clifford.at>, 2016-08-25 11:44:25 +0200, , improved verilog parser error,,
7973,ad56ad44c3bdd3d075a32879785a04e3e30491eb,lifford Wolf <clifford@clifford.at>, 2016-08-24 23:18:29 +0200, , yosys smtbmc smtc feature,,
7974,ee3e7a0e45e764c2655391b0e444e4379c97fe3c,lifford Wolf <clifford@clifford.at>, 2016-08-24 22:09:50 +0200, , yosys smtbmc smtc,,
7975,cd18235f30221ea2a5d51ab8b1d2639f51f1e99d,lifford Wolf <clifford@clifford.at>, 2016-08-24 15:30:08 +0200, , added restrict keyword,,
7976,6523023645bd2227cac68f46364dff3867d9641a,lifford Wolf <clifford@clifford.at>, 2016-08-22 17:45:01 +0200, , minor yosys smtbmc bugfix,,
7977,583ceee6eb69fb8093f7d184d737ea93e2744c5b,lifford Wolf <clifford@clifford.at>, 2016-08-22 17:27:43 +0200, , added yosys smtbmc constr,,
7978,2bd30e20261240057752f124506c8b38af95afc4,lifford Wolf <clifford@clifford.at>, 2016-08-22 16:48:46 +0200, , added yosys smtbmc dump constr,,
7979,f8a77abfac6da12e2e11c43b4e6aa6e613ac0d4b,lifford Wolf <clifford@clifford.at>, 2016-08-22 15:05:57 +0200, , added glob support front end,,
7980,450f6f59b494af14014f0cbe93df4ceca0eecd76,lifford Wolf <clifford@clifford.at>, 2016-08-22 14:27:46 +0200, , fixed bug memory zero data width,,
7981,cad40fc87449e69a086a627bfb25aa49ae400753,lifford Wolf <clifford@clifford.at>, 2016-08-22 14:26:33 +0200, , fixed bug memory_share memory port different abits,,
7982,7a33b9892a7a542ca1ac0b503c4368a1721a9afb,lifford Wolf <clifford@clifford.at>, 2016-08-21 15:56:22 +0200, , yosys smtbmc improved dump vlogtb handling memory,,
7983,cdd0b85e47d6c1718ec5c0d2d80c87af3e3bbc83,lifford Wolf <clifford@clifford.at>, 2016-08-21 13:45:46 +0200, , added another mem2reg test case,,
7984,82a4a0230feedd994546ad57a1f4ae79b8f80136,lifford Wolf <clifford@clifford.at>, 2016-08-21 13:23:58 +0200, , another bugfix mem2reg code,,
7985,dbdd8927e78622885bc85c429e783b89b2d3022d,lifford Wolf <clifford@clifford.at>, 2016-08-21 13:18:09 +0200, , minor improvement astnode dumpast astnode dumpvlog,,
7986,a93fcec93fdd5da581ece4a593369978db9dd42c,lifford Wolf <clifford@clifford.at>, 2016-08-20 18:44:27 +0200, , added example smtbmc demo2.v,,
7987,f7578b0239720562571d88d5a0406488075a2a31,lifford Wolf <clifford@clifford.at>, 2016-08-20 18:43:39 +0200, , added yosys smtbmc dump vlogtb,,
7988,ed785194def450e68f217a3ae1764b5c5a679298,lifford Wolf <clifford@clifford.at>, 2016-08-20 18:42:32 +0200, , added support memory smtio.py,,
7989,c325bae792a953037c115ad6763081c7ad15f01c,lifford Wolf <clifford@clifford.at>, 2016-08-20 18:41:57 +0200, , deprecated write_smt2 regs default smt2 back end improvement,,
7990,28271e43c9876daad3deddd0668188406e56b8ae,lifford Wolf <clifford@clifford.at>, 2016-08-20 16:32:50 +0200, , added yosys smtbmc,,
7991,a889acb897b742f8d17ebccb0fb0d0a8e622fb70,lifford Wolf <clifford@clifford.at>, 2016-08-20 16:07:59 +0200, , added smtbmc longopt support,,
7992,fe9315b7a19bcb6dcde1a1ce49dd23f999bda7eb,lifford Wolf <clifford@clifford.at>, 2016-08-20 13:47:46 +0200, , fixed finish_addr handling readmemh readmemb,,
7993,75bf7416f0dcf7b5bf3e095779f78039c75c316c,lifford Wolf <clifford@clifford.at>, 2016-08-20 13:06:06 +0200, , bugfix partial mem write handling verilog back end,,
7994,d77a914683207ab9e4be20d8a10573acd8af777a,lifford Wolf <clifford@clifford.at>, 2016-08-20 12:52:50 +0200, , added wreduce memx,,
7995,15ef6084533809894dd0b5200a65497047c2ccf8,lifford Wolf <clifford@clifford.at>, 2016-08-19 19:48:26 +0200, , added memory_memx pas memory memx prep memx,,
7996,f6629b9c29838879cec6a94d6cb47afc6fbd2db4,lifford Wolf <clifford@clifford.at>, 2016-08-19 18:38:25 +0200, , optimize memory address port width wreduce memory_collect verilog front end,,
7997,9b8e06bee177f53c34a9dd6dd907a822f21659be,lifford Wolf <clifford@clifford.at>, 2016-08-18 21:47:02 +0200, , added missing support mem read enable port verilog back end,,
7998,b3a01451a54506addf7493d4e3abaa621aa5689c,lifford Wolf <clifford@clifford.at>, 2016-08-18 13:43:12 +0200, , bugfix test_autotb,,
7999,de8ee412c30e92efe3a3e1434c0f4b495f8cdbbe,lifford Wolf <clifford@clifford.at>, 2016-08-18 11:17:45 +0200, , improved smtbmc vcd generation performance,,
8000,dfcd30ea869f43af520aef033aa1311457112904,lifford Wolf <clifford@clifford.at>, 2016-08-17 20:10:02 +0200, , added printing code loc failed asserts yosys smtbmc,,
8001,42a971226bd1972c3c21d386c02c1bc2ac850129,lifford Wolf <clifford@clifford.at>, 2016-08-16 22:44:38 +0200, , fixed default build config,,
8002,1419f3983ef28cf8c9ec8837010bef498f085b63,lifford Wolf <clifford@clifford.at>, 2016-08-16 22:41:53 +0200,203, merge pull request 203 cr1901 master add msys2 compatible build,,
8003,5299b170568bd1de71c906eeb8929a053febc039,illiam D. Jones <thor0505@comcast.net>, 2016-08-16 14:41:37 -0400, , add msys2 compatible build,,
8004,5767e4bc4db8d70bd02945769b6784618f7d003a,lifford Wolf <clifford@clifford.at>, 2016-08-16 09:36:49 +0200, , use _exit win32 always use _exit log_error,,
8005,5531bd757808499c23d082c4aa3566cfd5e5ec70,lifford Wolf <clifford@clifford.at>, 2016-08-16 09:08:26 +0200, , updated abc rev a86455b00da5,,
8006,00f29d5e5cdd08a14aa02119f46f8ee10cd1368d,lifford Wolf <clifford@clifford.at>, 2016-08-16 09:07:13 +0200, , fixed use free dict usage pattern hierarchy.cc,,
8007,b4d544f0d90d50059d95520d863924bffa3122ac,lifford Wolf <clifford@clifford.at>, 2016-08-16 00:56:42 +0200, , updated abc rev 760ba358e790,,
8008,4561586eedb32fc5525cae87fded69860f609686,lifford Wolf <clifford@clifford.at>, 2016-08-16 00:52:10 +0200, , abc mxe cross build fix,,
8009,321e15b0bfe84bf3b34b3a24d90ff55fe90de7cd,lifford Wolf <clifford@clifford.at>, 2016-08-16 00:36:24 +0200, , minor fix show command,,
8010,5d90a5b9058d0e47643026b3439644cf974566a4,lifford Wolf <clifford@clifford.at>, 2016-08-15 09:33:06 +0200, , added,,
8011,f0a8713fea9fea016e5a83fefd9e00a32f4a88d2,lifford Wolf <clifford@clifford.at>, 2016-08-15 08:26:20 +0200, , fixed upto handling verilog back end,,
8012,1058660ac882d97bd41737627c6246948edcab90,lifford Wolf <clifford@clifford.at>, 2016-08-14 15:49:08 +0200,200, merge pull request 200 azonenberg master update gp_rcosc new gp_dff cell,,
8013,0b0ba964881ce2996ee2feb1a5ca91c21669f0f7,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-08-14 00:30:45 -0700, , greenpak4 changed name inverted output port consistency,,
8014,3b9756c6a3ae1d1f5b6e530d4b50e07710b44987,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-08-14 00:11:44 -0700, , greenpak4 added gp_dffxi cell,,
8015,2b062c48cb4405f4a1bb6bd49edaf687bbc2cc4e,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-08-13 22:27:58 -0700, , greenpak4 renamed port better consistency see azonenberg openfpga,,
8016,6ac67eac10cfd3e9508ef02f6301455fc3c13451,lifford Wolf <clifford@clifford.at>, 2016-08-11 11:17:44 +0200,198, merge pull request 198 whitequark master synth_greenpak4 use attrmvcp move loc wire cell,,
8017,0515809448d11beae27a6199ea02c59b36b58299,hitequark <whitequark@whitequark.org>, 2016-08-10 20:09:35 +0000, , synth_greenpak4 use attrmvcp move loc wire cell,,
8018,e9fe57c75e225f80156ceabbc10741c3cfee1c87,lifford Wolf <clifford@clifford.at>, 2016-08-10 19:32:11 +0200, , allow posedge negedge bit wide signal,,
8019,73b7232ec89d9e3611ee5dbbc0cf663a33b09c8f,lifford Wolf <clifford@clifford.at>, 2016-08-10 13:44:08 +0200, , fixed compiler warning attrmap command,,
8020,b0aab4e3046f1a598314e2563fa84b3a8ddc7fa5,lifford Wolf <clifford@clifford.at>, 2016-08-09 19:56:55 +0200, , added attrmap command,,
8021,39da8eddaefc078c6f7aba9958c40daec69f33d4,lifford Wolf <clifford@clifford.at>, 2016-08-09 19:56:10 +0200, , added log_const api,,
8022,3c6d31fd061fb591a95b08ecfd1d2e50690dfc48,lifford Wolf <clifford@clifford.at>, 2016-08-09 11:18:48 +0200, , added attrmvcp pas,,
8023,f7730d43bb4d5b44ec76e1080f4baf2f6b26807f,ury Gribov <tetra2005@gmail.com>, 2016-08-07 21:34:33 +0100, , use proc self exe cygwin well,,
8024,9d15529214f164701ac4f53d0f3a5d4943b8f8dd,lifford Wolf <clifford@clifford.at>, 2016-08-08 11:47:35 +0200, , undo preserve wire attribute iopadmap change,,
8025,88a67afa7d044bd1abb952d7c709876e4159db1a,lifford Wolf <clifford@clifford.at>, 2016-08-06 13:32:29 +0200, , added test_autotb seed autotest.sh,,
8026,90c17aad56b0bf4b3ace5dea8c2d8555b52d4bfb,lifford Wolf <clifford@clifford.at>, 2016-08-06 13:24:59 +0200, , preserve wire attribute iopadmap,,
8027,7f755dec75824e27dd79173a76d5819bf7fdbd27,lifford Wolf <clifford@clifford.at>, 2016-08-06 13:16:23 +0200, , fixed bug parsing real constant,,
8028,5d6765a9d20ab2a88c02d06cb58fca2bfaf39c8d,lifford Wolf <clifford@clifford.at>, 2016-08-02 10:37:19 +0200, , added insbuf command,,
8029,21e1bac0846e01fb58ae1fd42215b92f245ae18d,lifford Wolf <clifford@clifford.at>, 2016-07-30 12:50:39 +0200, , merge branch master github.com cliffordwolf yosys,,
8030,5fe13a16eaaee4ac53523b5325cb9d92b5a1150d,lifford Wolf <clifford@clifford.at>, 2016-07-30 12:46:06 +0200, , added write_verilog defparam,,
8031,7fa61cba1bd9c29a6a9516a75003db576f673b4c,lifford Wolf <clifford@clifford.at>, 2016-07-30 12:38:40 +0200, , added write_verilog nodec nostr,,
8032,da56a5bbc60e58c305227105b68654264738c241,lifford Wolf <clifford@clifford.at>, 2016-07-27 16:11:37 +0200, , added initstate support smtbmc flow,,
8033,8d88fcb27011a6f8f47a8615c30ab658fafab0f2,lifford Wolf <clifford@clifford.at>, 2016-07-27 15:52:20 +0200, , added satgen support anyconst,,
8034,9540be1d45cce45d0008a4160bc4aa70ff0dfe1d,lifford Wolf <clifford@clifford.at>, 2016-07-27 15:44:11 +0200, , removed predict support satgen,,
8035,40563129872f5a2287f54cb0dbd79534b493a5d6,lifford Wolf <clifford@clifford.at>, 2016-07-27 15:41:22 +0200, , added anyconst aconst,,
8036,a7b07696238dbfd8e4fb5fd41d597200abef4909,lifford Wolf <clifford@clifford.at>, 2016-07-27 15:40:17 +0200, , added read_verilog dump_rtlil,,
8037,8537c4d2061db1ee11defc357781c6c534be5b3d,lifford Wolf <clifford@clifford.at>, 2016-07-25 16:39:25 +0200, , renamed add_cell,,
8038,5b944ef11b8964a00d833ad29c96ad46da06f7a3,lifford Wolf <clifford@clifford.at>, 2016-07-25 16:37:58 +0200, , fixed verilog parser memory leak,,
8039,7a67add95d3d2f3293f84e38b891024d6444d2a4,lifford Wolf <clifford@clifford.at>, 2016-07-25 12:48:03 +0200, , fixed parsing empty positional cell port,,
8040,b1c432af5613b0e5817ccc35bb081737dfcb6867,lifford Wolf <clifford@clifford.at>, 2016-07-24 17:21:53 +0200, , improvement,,
8041,f162b858f22e66dd553973c1275fc7994fc615f1,lifford Wolf <clifford@clifford.at>, 2016-07-24 13:59:57 +0200, , added api,,
8042,54966679df103781f0c8d72079aedd84a9dc0ec6,lifford Wolf <clifford@clifford.at>, 2016-07-24 12:18:39 +0200, , moved sathelper setup_init code sathelper setup,,
8043,34e833103b77b06972ead21a9373c5541cb5ee7d,lifford Wolf <clifford@clifford.at>, 2016-07-23 17:01:03 +0200, , added initstate support sat command,,
8044,9aae1d1e8ff1afa15459e5463397d1557ba8a361,lifford Wolf <clifford@clifford.at>, 2016-07-23 11:56:53 +0200, , tristate warning message read_verilog lib,,
8045,89deb412c68505a0c66e92a93a334e08370f0e6b,lifford Wolf <clifford@clifford.at>, 2016-07-22 10:28:45 +0200, , added satgen initstate support,,
8046,7fef5ff10436a51a91f57157f687345795f60e40,lifford Wolf <clifford@clifford.at>, 2016-07-21 14:37:28 +0200, , using initstate initial assume initial assert,,
8047,5c166e76e52cdaf6ea97952c17d3d79185a59f96,lifford Wolf <clifford@clifford.at>, 2016-07-21 14:23:22 +0200, , added initstate cell type vlog function,,
8048,d7763634b68a735443c61aa32918ee0cdd6e9250,lifford Wolf <clifford@clifford.at>, 2016-07-21 13:34:33 +0200, , reading spec using non standard predict instead expect,,
8049,721f1f5ecfb6334904f6058d6d376d21b5efc438,lifford Wolf <clifford@clifford.at>, 2016-07-13 16:56:17 +0200, , added basic support expect cell,,
8050,b3155af5f65333d272da339222e1e1962fb088b7,lifford Wolf <clifford@clifford.at>, 2016-07-13 09:49:05 +0200, , added example smtbmc,,
8051,2afc72cae31720d7eacb0423a0dc87d4eccb1aa1,lifford Wolf <clifford@clifford.at>, 2016-07-13 09:39:27 +0200,191, merge pull request 191 whitequark json module attribute write_json also write module attribute,,
8052,9e5c9471e366e1abaad62525e783eb549274d951,lifford Wolf <clifford@clifford.at>, 2016-07-13 09:24:31 +0200,193, merge pull request 193 azonenberg master removed splitnets synth_greenpak4 added gp_dac refactored gp_bandgap,,
8053,32bea97b757e11002133d8e69b23eac3df7fb800,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-07-12 16:12:37 -0700, , merge http github.com cliffordwolf yosys,,
8054,e92998a79cec635270a350117eddb52c6232f388,lifford Wolf <clifford@clifford.at>, 2016-07-12 09:46:15 +0200, , minor bugfix fsm reset state detection,,
8055,546233f0e154cca0bacb4960faf54ba8d206c1fd,hitequark <whitequark@whitequark.org>, 2016-07-12 06:32:04 +0000, , write_json also write module attribute,,
8056,52a738a54435d9e54ac7cb523551ae866cc76770,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-07-11 22:45:55 -0700, , added gp_dac cell,,
8057,baae472b83b3dac1293bb95ff0a87d9180a67479,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-07-11 22:45:42 -0700, , removed vout port gp_bandgap,,
8058,8619d33114edc58d89247ac3471d4115e1689a82,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-07-11 22:42:25 -0700, , removed splitnets prep new gp4par parser,,
8059,c71785d65e9775093b24ce684ed4fbe93bedb04d,lifford Wolf <clifford@clifford.at>, 2016-07-11 12:49:33 +0200, , yosys smtbmc support hierarchical vcd dumping,,
8060,0153ad85d906105f5b4b520f6d62dbf646b2c285,lifford Wolf <clifford@clifford.at>, 2016-07-11 11:49:05 +0200, , moved smt2 yosys info parsing smtbmc.py smtio.py,,
8061,cdb58f68ab180deea6d13caa131aa0ea62cb2a8a,lifford Wolf <clifford@clifford.at>, 2016-07-11 11:40:55 +0200, , added prep auto top synth auto top,,
8062,a72fb85dc2195a4519a8f360bd5f0846ef8d26a4,lifford Wolf <clifford@clifford.at>, 2016-07-10 18:17:09 +0200, , merge branch master github.com cliffordwolf yosys,,
8063,307e31a95e96165650798e68fd5bb22809f4127f,lifford Wolf <clifford@clifford.at>, 2016-07-10 18:12:00 +0200,189," merge pull request 189 whitequark master greenpak4 add gp_count 8,14 _adv cell",,
8064,771c5fe0009cf2195e12be40b242662380681624,lifford Wolf <clifford@clifford.at>, 2016-07-10 18:11:25 +0200, , support hierarchical design smt2 back end,,
8065,c0645839fe499fbc37199744cab5c624e5840dba,hitequark <whitequark@whitequark.org>, 2016-07-10 14:41:34 +0000, ," greenpak4 add gp_count 8,14 _adv cell",,
8066,b5a9fba0db5a8f29cffa22aa61f9d9cb7f69009a,lifford Wolf <clifford@clifford.at>, 2016-07-09 14:02:49 +0200, , improved fsm_detect output attempt detect self resetting circuit,,
8067,d63ffabacbe26aa5ade942940a44671427e2db7c,lifford Wolf <clifford@clifford.at>, 2016-07-09 13:23:06 +0200, , added printing warning message fsm_detect,,
8068,d3f0d7242732d8fb8885600c00c80c1aff8b5253,lifford Wolf <clifford@clifford.at>, 2016-07-08 18:31:31 +0200, , added warning adding fsm_encoding attribute wire manual,,
8069,21659847a7a31f80140e03a5b6351da54c062836,lifford Wolf <clifford@clifford.at>, 2016-07-08 14:41:36 +0200, , minor fix ice40_ff pass sloppy sb_dff instantiation,,
8070,9a101dc1f78acb404cc98e0acc4530c238070fd8,lifford Wolf <clifford@clifford.at>, 2016-07-08 14:31:06 +0200, , fixed mem assignment left hand side concatenation,,
8071,b782076698b76445b6b1087671687483c6d6c545,lifford Wolf <clifford@clifford.at>, 2016-07-08 11:56:53 +0200, , merge branch eddiehung vtr,,
8072,27b5347a871d209ec4cba094e1203cc896c9c4b3,lifford Wolf <clifford@clifford.at>, 2016-07-08 11:49:55 +0200, , restored blif true behavior use true eddiehung vtr behavior,,
8073,72149aba2e8fece72450a81142a44d123154fd12,lifford Wolf <clifford@clifford.at>, 2016-07-08 11:41:26 +0200, , blif .names without entry already always output,,
8074,6bda61292513cbe7ffd69b4e3462b849757d2337,lifford Wolf <clifford@clifford.at>, 2016-07-08 11:35:15 +0200, , undo eddiehung vtr makefile change,,
8075,f6b7cf23d65c8e86cbfb742f30167dcc89825cbd,lifford Wolf <clifford@clifford.at>, 2016-07-08 11:32:36 +0200, , merge branch yosys 0.5 vtr http github.com eddiehung yosys eddiehung vtr,,
8076,e420412043228cec6a15b356cc9eea82bbafe9c0,lifford Wolf <clifford@clifford.at>, 2016-07-02 13:32:20 +0200, , fixed autotest.sh handling timescale,,
8077,080f95f9332d9caae95095ab9935f78d3b60f204,lifford Wolf <clifford@clifford.at>, 2016-07-01 12:24:31 +0200, , merge branch assert limit,,
8078,6ed6b3cb6d1f1735201861d30cd70736b76e5221,lifford Wolf <clifford@clifford.at>, 2016-07-01 12:24:13 +0200, , replaced select assert limit assert max assert min,,
8079,9a742f4069d6413bcf46b84c3b3f0e5cfc47f647,shellko <kornukhin@mail.ru>, 2016-07-01 10:24:22 +0400, , added assert limit option select command resource limited design fpga useful specify limit specific resource available board user check change rtl early mapping done,,
8080,df5ebfa0a0fc6d060caaa21b74a2f1a7b4ba0f86,lifford Wolf <clifford@clifford.at>, 2016-06-30 09:58:13 +0200, , improved ice40_ffinit error reporting,,
8081,7cddab0788cadc220ffa098c4ac037362ad6948e,lifford Wolf <clifford@clifford.at>, 2016-06-21 08:44:20 +0200,181, merge pull request 181 rubund allow defining input port input logic systemverilog,,
8082,545bcb37e8fa569d88374f92aafdcc1004e9b587,uben Undheim <ruben.undheim@gmail.com>, 2016-06-20 20:16:37 +0200, , allow defining input port input logic systemverilog,,
8083,541083cf329addb57117618de41697dd010d07cf,lifford Wolf <clifford@clifford.at>, 2016-06-19 22:19:19 +0200, , bugfix abc script handling,,
8084,9bca8ccd40d70b6f6ad218cb9b1ae7dd4d3e8e68,lifford Wolf <clifford@clifford.at>, 2016-06-19 15:48:40 +0200, , merge branch sv_packages http github.com rubund yosys,,
8085,ca91bccb6b03a0b098f80bf14b55a1444eef73c0,lifford Wolf <clifford@clifford.at>, 2016-06-19 13:08:16 +0200, , added deminout,,
8086,a8200a773fb8cf2ce2d8793716b62e01c97dd731,uben Undheim <ruben.undheim@gmail.com>, 2016-06-18 14:13:36 +0200, , modification pull request comment renamed design package design need include ast.h rtlil.h,,
8087,9e28290b0f4f6006897b46fd3ab8817a1c82b0b1,lifford Wolf <clifford@clifford.at>, 2016-06-18 12:33:13 +0200, , added read_blif sop,,
8088,5ffad4e0737bfb7e86129f3c74e7ee917ef782cc,lifford Wolf <clifford@clifford.at>, 2016-06-18 12:28:49 +0200, , added sop support blif back end,,
8089,178ff3e7f6f9766f0b1a3e8dcc96e030aea59b15,uben Undheim <ruben.undheim@gmail.com>, 2016-06-18 10:24:21 +0200, , added support systemverilog package localparam definition,,
8090,3380281e15ca61cec8beda70938fb7b6f4c121d6,lifford Wolf <clifford@clifford.at>, 2016-06-17 20:15:35 +0200, , added dc2 default abc script,,
8091,7a4ee5da747382df323d41f60e974ef92bdc1e82,lifford Wolf <clifford@clifford.at>, 2016-06-17 20:15:11 +0200, , fixed init issue mem2reg_test2 test case,,
8092,f498204ae462e2307f93c3ba8e6ba3b793b94d1f,lifford Wolf <clifford@clifford.at>, 2016-06-17 19:39:35 +0200, , added abc num num,,
8093,ebece2b8d5123aeb372df3ce226927bf3e6d09d6,lifford Wolf <clifford@clifford.at>, 2016-06-17 17:47:30 +0200, , added sop sat model,,
8094,95757efb25dc51a73b384b475b0fc87d0e11d10e,lifford Wolf <clifford@clifford.at>, 2016-06-17 16:31:16 +0200, , improved support sop cell,,
8095,52bb1b968d4bfbbbd84eca88f0e80c486cc1a16e,lifford Wolf <clifford@clifford.at>, 2016-06-17 13:46:01 +0200, , added sop cell type abc sop,,
8096,c3365034e9db8b6450db578daefd860276d5071f,lifford Wolf <clifford@clifford.at>, 2016-06-17 11:16:31 +0200, , updated abc rev b5df6e2b76f0,,
8097,99edf249669158b8c8bef0c7c3b926a2bbb7a621,lifford Wolf <clifford@clifford.at>, 2016-06-09 11:47:41 +0200, , added nlutmap assert,,
8098,52b0b4e31e98816bc15b957c89bca76619231143,lifford Wolf <clifford@clifford.at>, 2016-06-08 12:14:32 +0200, , run wreduce prep ifx,,
8099,2032e6d8e46c0b715e73423cb34f4a624617df6e,lifford Wolf <clifford@clifford.at>, 2016-06-06 17:15:50 +0200, , added proc_mux ifx,,
8100,dcf576641b4a9b476d51fbe1b0cdfb57d02a76e6,lifford Wolf <clifford@clifford.at>, 2016-06-03 11:38:31 +0200, , added setundef init,,
8101,d2695e2bfa0c1bc8cbcb5cd8396b12a7f83959af,lifford Wolf <clifford@clifford.at>, 2016-06-02 14:37:07 +0200, , fix undef muxes dlatch input cone,,
8102,adfc80727c19021f911833305f5d322af6b8a0aa,lifford Wolf <clifford@clifford.at>, 2016-06-01 13:25:06 +0200, , avoid creating undef muxes inferring latch proc_dlatch,,
8103,11f7b8a2a1dd6e5c47e8081e4485127331fd80be,lifford Wolf <clifford@clifford.at>, 2016-05-29 12:17:36 +0200, , added opt_expr support div mod power two,,
8104,766032c5f85e33c8aabb69d1868c3493f254695f,lifford Wolf <clifford@clifford.at>, 2016-05-27 17:55:03 +0200, , fixed procedural assignment non unique lvalues e.g,,
8105,ee071586c55915c6535bad0a47bf80c8f2029272,lifford Wolf <clifford@clifford.at>, 2016-05-27 17:25:33 +0200, , fixed access delete bug mem2reg code,,
8106,e9ceec26ffe773d36b5316c79149913777d6581f,lifford Wolf <clifford@clifford.at>, 2016-05-27 16:37:36 +0200, , fixed typo error message,,
8107,611f121cb9fb8a451e891356a6260f4b299afc7d,lifford Wolf <clifford@clifford.at>, 2016-05-27 16:33:13 +0200, , fixed scc cell feedback singals _and_ part larger loop,,
8108,33742f4e8f5b39940a1dc6aa9582e94516cd0a5f,lifford Wolf <clifford@clifford.at>, 2016-05-22 18:15:08 +0200,172, merge pull request 172 zeldin made expansion order hierarchy deterministic,,
8109,e22e4d59b8abe9ba60d32402d0ff9b84d266743d,arcus Comstedt <marcus@mc.pp.se>, 2016-05-22 16:37:47 +0200, , made expansion order hierarchy deterministic,,
8110,8e9e793126a2772eed4b041bc60415943c71d5ee,lifford Wolf <clifford@clifford.at>, 2016-05-20 17:13:11 +0200, , fix test asicworld _tb.v,,
8111,1e227caf720bc5870ea9244e6b5657cf9c9717ab,lifford Wolf <clifford@clifford.at>, 2016-05-20 16:58:02 +0200, , improvement fix autotest.sh script test_autotb,,
8112,884ec967871dede8d5ad6fb730a405e421a18dbe,lifford Wolf <clifford@clifford.at>, 2016-05-20 16:48:50 +0200, , merge branch master http github.com kmanfi yosys,,
8113,f3983a094052e875e05823a6063c1775d1f84b39,lifford Wolf <clifford@clifford.at>, 2016-05-20 16:43:13 +0200, , also escape spice output,,
8114,060bf4819a3742ba2ad8142c9a7e665555c22ac7,lifford Wolf <clifford@clifford.at>, 2016-05-20 16:21:35 +0200, , small improvement verilog front end doc,,
8115,8c3bc2ac0da4457f90775608e9701e0a7ba1e4cf,aj Tuomi <kaj.tuomi@siru.fi>, 2016-05-19 11:53:29 +0300, , close opened dump file,,
8116,f6221ade950411ed10e6f260971cff78b30b8666,aj Tuomi <kaj.tuomi@siru.fi>, 2016-05-19 11:34:38 +0300,164, fix modelsim transcript line warp issue 164,,
8117,ffcdc53a18197e40571b9c604fff07408cc12346,lifford Wolf <clifford@clifford.at>, 2016-05-15 00:05:30 +0200, , sign extend memory bram initialization data,,
8118,864eeadcd9244505c7c026e2044799ff5bcf4782,lifford Wolf <clifford@clifford.at>, 2016-05-14 11:43:20 +0200, , added missing define hashlib_h,,
8119,d05115ceda2969badb83b3b2f0cefcd447c29451,lifford Wolf <clifford@clifford.at>, 2016-05-14 11:35:39 +0200, , minor presentation fix,,
8120,407cdea0bc3a3d2a258b30a3e19d0861c3c4ba6f,lifford Wolf <clifford@clifford.at>, 2016-05-11 09:31:53 +0200, , updated min gcc requirement gcc 4.8,,
8121,b8b39472bb1b991ab96dede1b188868d9d98246b,lifford Wolf <clifford@clifford.at>, 2016-05-09 12:43:49 +0200, , added manual download link readme,,
8122,570014800aa34d71868d04f9ef83e4a13b847773,lifford Wolf <clifford@clifford.at>, 2016-05-08 10:50:39 +0200, , include cmath yosys.h,,
8123,fa76d51941ce5e4076317195bd1b603bccb74f02,lifford Wolf <clifford@clifford.at>, 2016-05-08 10:22:01 +0200,162, merge pull request 162 azonenberg master added gp_delay cell fixed several error simulation model,,
8124,47eace0b9f2b9ddd7ae76e06e2ade85ceea88e17,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-05-07 21:29:26 -0700, , added gp_delay cell,,
8125,41bbad4e4c25bc1b0227348ec0329187c8688c4b,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-05-07 21:14:42 -0700, , fixed typo port name,,
8126,b5171541cd9da6a4e2b5aaaaf3bca76e059c7e3f,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-05-07 21:14:18 -0700, , fixed extra semicolon,,
8127,85ee88b0ee13eb49bb255d7e66a62fce823c028a,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-05-07 21:14:00 -0700, , fixed typo parameter name,,
8128,a0c19aae55d878576c7481a6a4a5d10ba98c5224,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-05-07 21:13:47 -0700, , added simulation timescale declaration,,
8129,f103bfb9baddcd5ff16e610bc314c3de9eb3d526,lifford Wolf <clifford@clifford.at>, 2016-05-07 10:53:18 +0200, , fix mxe build,,
8130,c3f6e0ea851b90b11671015f2bb472c857f0e2d9,lifford Wolf <clifford@clifford.at>, 2016-05-07 09:33:16 +0200, , added support keep attribute shregmap,,
8131,6fe3d5a1cf938081110db0470def2b2687dd665f,lifford Wolf <clifford@clifford.at>, 2016-05-06 23:02:37 +0200, , added synth_ice40 support latch via logic loop,,
8132,d10dfccabb6bf4b1ba3f334b899f57093b8a0ddc,lifford Wolf <clifford@clifford.at>, 2016-05-06 15:05:53 +0200, , added write_blif noalias,,
8133,126da0ad3dfb7b75aaaadc97c7d40b495da9d164,lifford Wolf <clifford@clifford.at>, 2016-05-06 14:32:32 +0200, , fixed ice40_opt lut unmapping added ice40_opt unlut,,
8134,aadca148da35963888e362d6eb5a3982b1903c10,lifford Wolf <clifford@clifford.at>, 2016-05-06 13:59:30 +0200, , fixed preservation important attribute techmap,,
8135,ec1938737bcfb625d4e62afaefd30d67acb588bf,lifford Wolf <clifford@clifford.at>, 2016-05-05 18:18:48 +0200,159, merge pull request 159 azonenberg master fix use new pad techmapping renamed port gp_shreg,,
8136,2096a05ec2aaecb89316c5a229b497c21c2327f9,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-05-04 17:13:54 -0700, , changed order pass better handling init attribute output reg ffs,,
8137,3486637b19030bc65af77c99c282ff5a7e610ee8,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-05-04 17:04:50 -0700, , changed port name greenpak shregmap,,
8138,dee1c27a19f91fb44df67b2ab9834ee8140772c4,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-05-04 17:03:45 -0700, , renamed module parameter,,
8139,a613f171aeb8703b6849a87b73899389fb9912d8,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-05-04 15:55:16 -0700, , refactored synth_greenpak4 use iopadmap mapping gp_iobuf gp_obuft cell instead extract,,
8140,9647dc3c07039c49b9bcf5932050467ca451ceef,lifford Wolf <clifford@clifford.at>, 2016-05-04 22:48:02 +0200, , added tristate buffer support iopadmap,,
8141,86add2907276ab7c9ec2c2861901a7a7adedf0fa,lifford Wolf <clifford@clifford.at>, 2016-05-04 19:12:59 +0200,157, merge pull request 157 azonenberg master added gp_abuf cell support tri state buffer greenpak,,
8142,deb1eccab5bad3e5a090254e0d3a069a3c474d8b,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-05-04 08:06:18 -0700, , fixed incorrect signal naming gp_iobuf,,
8143,2db8dd6d354b8d29382054668ae34e7852b413a2,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-05-04 07:23:27 -0700, , merge http github.com cliffordwolf yosys,,
8144,7a74ae4c5403ce68a8245c45359d49f80d6e863a,lifford Wolf <clifford@clifford.at>, 2016-05-04 10:48:42 +0200, , merge branch master github.com cliffordwolf yosys,,
8145,658f93663b12d3199f636cad8bf75aa1ee58108b,lifford Wolf <clifford@clifford.at>, 2016-05-04 10:48:23 +0200, , fixed iopadmap attribute handling,,
8146,dcee3256d59907c474542e0dfd24df7c047e6f50,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-05-03 22:53:29 -0700, , added tri state extraction greenpak,,
8147,66095153fd6110dbe84552175d4919f4f5fd75fc,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-05-03 22:03:04 -0700, , added greenpak buffer cell,,
8148,9fc9d5f1fb1eea47118c00ecad1352ec84fd3047,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-05-02 20:29:39 -0700, , added comment clarify gp_abuf cell,,
8149,79460208c928e62c608d71c0d6d484293835e8dc,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-05-02 20:27:41 -0700, , added gp_abuf cell,,
8150,12000b90de0bade5fca641c49f3375316220ed39,lifford Wolf <clifford@clifford.at>, 2016-05-02 09:49:07 +0200,154, merge pull request 154 azonenberg master add gp_pga cell,,
8151,3a85e40f42f4fa52934562135571cfcba35af80e,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-05-01 10:07:21 -0700, , merge http github.com cliffordwolf yosys,,
8152,06d35ea9425dbfeff8bcd0d842a31d22843b937b,lifford Wolf <clifford@clifford.at>, 2016-04-29 10:26:22 +0200, , improved tcl_version detection doe read .tclshrc,,
8153,fb87022dca2bd8366cb006951e3f59c9f0540476,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-29 00:57:37 -0700, , merge http github.com cliffordwolf yosys,,
8154,e01464e2ac2bf3bd2752e10b48d2fc3ffc4fdf9e,lifford Wolf <clifford@clifford.at>, 2016-04-28 23:17:30 +0200, , added qwp,,
8155,134e093e4e86080e1e4066f32128d268a36aeee5,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-27 23:07:21 -0700, , added gp_pga cell,,
8156,0d2923cccd00ed14537f3239b0059a76673798a4,lifford Wolf <clifford@clifford.at>, 2016-04-26 19:49:05 +0200, , connection input inouts driven input,,
8157,958fb29c76a13838a922ff8553178d2c31c1ddef,lifford Wolf <clifford@clifford.at>, 2016-04-25 16:37:11 +0200, , fixed test_autotb module many cell port,,
8158,93e107e455b506731d9114e0dc2644f78797cf0f,lifford Wolf <clifford@clifford.at>, 2016-04-25 10:43:04 +0200, , fixed proc_mux performance bug,,
8159,d086224a39fcd488062d7f75cc936cce5435069c,lifford Wolf <clifford@clifford.at>, 2016-04-25 10:33:18 +0200,150, merge pull request 150 azonenberg master greenpak analog comparator support,,
8160,d57c85111f4136e5ae098aa42cd337f82dd4b57e,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-24 22:11:56 -0700, , merge http github.com cliffordwolf yosys,,
8161,349d7172023e9ee38b8e25e3bd04e2dfd0af1e62,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-24 17:01:21 -0700, , removed vin_buf_en,,
8162,b1d6f05fa2156017f50383d01d49342c8ec5e209,lifford Wolf <clifford@clifford.at>, 2016-04-24 19:29:56 +0200, , fixed performance bug proc_dlatch,,
8163,9aa4b3309c35d842e2b1a04172745a5e34a3c445,lifford Wolf <clifford@clifford.at>, 2016-04-24 17:12:34 +0200, , added yosys,,
8164,6e215f374dcd92e2c1bff8ad6114f3d3dc9b06f5,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-23 22:53:49 -0700, , renamed vout gp_acmp cell,,
8165,512486dcf37f779e6271e299eb186ab2559eb344,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-23 22:33:36 -0700, , added gp_acmp cell,,
8166,09ffebb9959510cacdc04c926800223235f50313,lifford Wolf <clifford@clifford.at>, 2016-04-24 00:48:33 +0200, , added prep flatten synth flatten,,
8167,77aa2031e7e93b3d91b7594ad21d84e946b7cb04,lifford Wolf <clifford@clifford.at>, 2016-04-24 00:48:06 +0200, , converted prep scriptpass,,
8168,096c25d29d7e66003123dc4700ae72b0a4c10ca2,lifford Wolf <clifford@clifford.at>, 2016-04-23 23:10:13 +0200, , improvement greenpak4 shreg mapping,,
8169,c9c5192cd63dc4c08441e94c8d53428503ccc4af,lifford Wolf <clifford@clifford.at>, 2016-04-23 23:09:45 +0200, , run clean splitnets synth_greenpak4,,
8170,7f16784f3c0151c9b7f2861965d73ce7c960ebb5,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-23 12:22:08 -0700, , merge http github.com cliffordwolf yosys,,
8171,e13c66122ef4bc9cc8da77cda1d6bf594104acdb,lifford Wolf <clifford@clifford.at>, 2016-04-23 20:20:21 +0200, , added shregmap zinit greenpak4 tech,,
8172,421b0d715c43fbcbfc1465518d444c9ca97cbabb,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-23 10:18:15 -0700, , merge http github.com cliffordwolf yosys,,
8173,34195f281fc4829f58c3dfc9c7944691044186e0,lifford Wolf <clifford@clifford.at>, 2016-04-23 10:33:32 +0200, , merge http github.com azonenberg yosys,,
8174,f85cfa56667e32ff9e165f9d957d05bde25342c0,lifford Wolf <clifford@clifford.at>, 2016-04-23 10:31:19 +0200, , added shregmap synth_greenpak4,,
8175,a24021ea20bb70d0368c6b3e549a87fa5c4ab8ae,lifford Wolf <clifford@clifford.at>, 2016-04-23 10:27:33 +0200, , converted synth_greenpak4 scriptpass,,
8176,2849fd486eaa1a77316cc6ffc86ec885b8a0d9fb,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-22 23:01:39 -0700, , fixed typo help text,,
8177,0cbe70eaa40056a9d41070652282694cd7285b1a,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-22 19:08:19 -0700, , fixed typo,,
8178,ab11f2aa701f4ff7a8df98d2a4158ea1f661a205,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-22 19:07:55 -0700, , merge http github.com cliffordwolf yosys,,
8179,7311be4028a9caad5a0fac1a3433220b4233ef84,lifford Wolf <clifford@clifford.at>, 2016-04-22 19:42:08 +0200, , added shregmap tech greenpak4,,
8180,779e2cc819463fa5bc4ebfee397eb06368eb10b0,lifford Wolf <clifford@clifford.at>, 2016-04-22 18:02:55 +0200, , added support active high active low latch blif front end,,
8181,60ac1bd178eef96b5cc34091dca7552cc3cad70f,lifford Wolf <clifford@clifford.at>, 2016-04-22 18:00:46 +0200, , added support active high active low latch blif back end,,
8182,965b0d59b5da01dc34f01e01d723b75140df7c60,lifford Wolf <clifford@clifford.at>, 2016-04-22 12:13:06 +0200, , flexible handling initialization value,,
8183,0bc95f1e049afc35bb5ea30663b0a5725dfbf584,lifford Wolf <clifford@clifford.at>, 2016-04-21 23:28:37 +0200, , added yosys feature,,
8184,1565d1af69f552b790aa43fd6be194ee59ab76f3,lifford Wolf <clifford@clifford.at>, 2016-04-21 19:47:25 +0200, , fixed performance bug share pas,,
8185,5a09fa45535ffceae90359be727d2ff6e0ac2c58,lifford Wolf <clifford@clifford.at>, 2016-04-21 15:31:54 +0200, , fixed handling parameter const function casex casez pattern,,
8186,f38ca3e18fb27472595d59be8c0cea7ef50b7c4c,lifford Wolf <clifford@clifford.at>, 2016-04-21 13:02:56 +0200, , improvement opt_expr,,
8187,1761d08dd239bcf1765ebf807fc22514edac387f,lifford Wolf <clifford@clifford.at>, 2016-04-21 12:06:07 +0200, , bugfix improvement memory_share,,
8188,d90c1e952256dc00d070863835e061d73e4bc6b3,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-20 20:48:19 -0700, , added gp_vref cell,,
8189,bf64974d43600b2e8ad63a1762489a152c002a41,lifford Wolf <clifford@clifford.at>, 2016-04-19 10:37:04 +0200,149, merge pull request 149 azonenberg master gp_rcosc gp_shreg cell plus cleanup,,
8190,8c9ac5db7bd97fce3bfe5040a238d4f08d726473,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-18 19:22:52 -0700, , merge http github.com cliffordwolf yosys,,
8191,f1fa757d0e7de4fce01dd4c2b2ec8f1aed0fb1a6,lifford Wolf <clifford@clifford.at>, 2016-04-18 11:58:21 +0200, , added shregmap params,,
8192,525651c8f6fc5a4f00f3c7b5208d6882f75ac736,lifford Wolf <clifford@clifford.at>, 2016-04-18 11:44:10 +0200, , added shregmap zinit shregmap init,,
8193,b2c36f6136d0fa3a6203197d78092bc1bb31e998,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-17 08:15:34 -0700, , merge http github.com cliffordwolf yosys,,
8194,ce7c980ec755c481182de9bd078e190bd8d9ff51,lifford Wolf <clifford@clifford.at>, 2016-04-17 15:37:22 +0200, , improvement shregmap,,
8195,be570712d82eafb28850d4400f2220991c3864a4,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-16 15:14:32 -0700, , merge http github.com cliffordwolf yosys,,
8196,de647a390c654bcdb04255c89d5d970cb0c1ed24,lifford Wolf <clifford@clifford.at>, 2016-04-16 23:20:49 +0200, , added shregmap pas,,
8197,fbdb8e7b3ed94993228181f949506355989ef54b,lifford Wolf <clifford@clifford.at>, 2016-04-16 23:20:34 +0200, , fixed copy paste error log message lut2mux,,
8198,a07f893a5fd018e426e1aa6de7ad986ea8acd468,lifford Wolf <clifford@clifford.at>, 2016-04-16 23:20:11 +0200, , minor hashlib bugfix,,
8199,d0aaf8d2621fd75b968700ec4cb8dd6acf568737,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-13 23:13:51 -0700, , added gp_shreg cell,,
8200,cdefa60367cf15b2e0a7fb35e4a42fe8358755b5,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-13 23:13:39 -0700, , refactoring alphabetized cells_sim,,
8201,f1679936fe3f40d7fab3438a00dad2fed5a5f00e,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-09 01:18:02 -0700, , fixed missing semicolon,,
8202,c1b8d3b580601ad9ba61b247fa967efdfe19fcda,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-09 01:17:24 -0700, , merge http github.com cliffordwolf yosys,,
8203,58d87156815871c47c0ea356ba50b738537adfab,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-09 01:17:13 -0700, , added gp_rcosc cell,,
8204,3d9ff912c208d330fea12c0149fbe352e9ea7c0a,lifford Wolf <clifford@clifford.at>, 2016-04-08 11:58:40 +0200,147, merge pull request 147 azonenberg master added gp_bandgap gp_por gp_ringosc primitive,,
8205,01a5f711871658c9997f7352414cd4ac50ed772c,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-06 23:42:22 -0700, , fixed assertion failure non inferrable counter case,,
8206,48c10d90f4b8c813782d4c5a304b2e1e24d140d8,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-06 23:10:34 -0700, , added second divider gp_ringosc,,
8207,1df559c7062b62a8b72b70d40d65da99667a2183,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-06 22:40:25 -0700, , added gp_ringosc primitive,,
8208,f6a0f2cf73e8dde315493f113235bbfa27920391,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-06 22:31:22 -0700, , merge http github.com cliffordwolf yosys,,
8209,ace462237f1223a41f6d29d1fe29652fcf435882,lifford Wolf <clifford@clifford.at>, 2016-04-05 13:25:23 +0200, , hashlib indenting fix,,
8210,38245b6733d9ec28ae1d37fb5ffba62b0aec791c,lifford Wolf <clifford@clifford.at>, 2016-04-05 13:25:05 +0200, , added msan origin tracking,,
8211,6041f780c31525c1fc4d34b95317d7946466957b,lifford Wolf <clifford@clifford.at>, 2016-04-05 12:51:04 +0200, , prefer noninverting ffs dfflibmap,,
8212,eaac5bfbc7faa7144a85590a94d14094899d197f,lifford Wolf <clifford@clifford.at>, 2016-04-05 08:26:10 +0200, , improved formatting sat output table,,
8213,3920bf58d01ad9b34a7afba5bfa2f19ffff53240,lifford Wolf <clifford@clifford.at>, 2016-04-05 08:18:21 +0200, , fixed typo,,
8214,c2b909c051edf189d6e1f807bb367c3c543dc058,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-04 21:46:07 -0700, , added gp_por,,
8215,c01ff05fabe948acfbbb259e92b3bd0009bd068e,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-04 16:56:43 -0700, , added gp_bandgap cell,,
8216,e4e6becba9259a125bfd2788d453f5ac33272d2f,lifford Wolf <clifford@clifford.at>, 2016-04-03 17:16:26 +0200,145, merge pull request 145 laanwj master add instruction building manual ubuntu,,
8217,71f9f40fa9e44351f7a9ebabff622c2569689745,ladimir J. van der Laan <laanwj@gmail.com>, 2016-04-03 14:26:56 +0200, , fix typo manual,,
8218,f9d7091c3b04fd9aa067ed1c087a29faac55d640,ladimir J. van der Laan <laanwj@gmail.com>, 2016-04-03 14:26:46 +0200, , add instruction building manual ubuntu,,
8219,27e0d29863bcf80520993574415f79b32312c5fb,lifford Wolf <clifford@clifford.at>, 2016-04-02 10:19:36 +0200,144, merge pull request 144 azonenberg master added count_extract constraint pas added support inferring level resettable counter fixed use free,,
8220,34667ded53ca50d612dc71302544fdde744d853d,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-01 23:41:03 -0700, , removed debug print,,
8221,87e7cd9fbd6e603da262e68f7ec68eb0d7233c2c,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-01 23:39:32 -0700, , removed forgotten debug code,,
8222,2386885f228ebecccf4987ac81bde11df56dae38,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-01 21:18:29 -0700, , added greenpak inverter support,,
8223,b0a28c793cebcd1a7317b63b215151ce9ace3a42,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-01 18:09:08 -0700, , merge http github.com cliffordwolf yosys,,
8224,6dbcf50fa1ea8591d8d944234627e6918612060b,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-01 18:07:59 -0700, , added support inferring counter asynchronous reset fixed use free inference pas,,
8225,7a4dd27b1b36e4e4667f31ee7b3c6e6bc3896f60,lifford Wolf <clifford@clifford.at>, 2016-04-01 09:13:52 +0200,143, merge pull request 143 azonenberg master fixed several techmapping issue irelated greenpak flipflops,,
8226,f277267916b7b1c97fe90576abecde003cc231ab,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-04-01 00:03:00 -0700, , merge http github.com cliffordwolf yosys,,
8227,736a998a75e12ca83b45b74a79e78fae8ab12d16,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-03-31 23:16:45 -0700, , dffinit correctly called kind flipflop dff,,
8228,7498ff8041cdd464521a6802055a9893a0c6cf61,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-03-31 22:51:22 -0700, , fixed incorrect port name cells_map.v,,
8229,25533190818b0fe207be9a4626a9a273a08ae219,lifford Wolf <clifford@clifford.at>, 2016-03-31 11:16:34 +0200, , added scriptpass helper class script like pass,,
8230,6cafd08ac1090f405168187632fab4308129c599,lifford Wolf <clifford@clifford.at>, 2016-03-31 09:58:55 +0200, , improved opt_merge support pmux cell,,
8231,6f1b6dc322bf6cceeadef7c666b8ff333ec6f2bf,lifford Wolf <clifford@clifford.at>, 2016-03-31 09:57:44 +0200, , added log_dump support dict pool container,,
8232,e5dd5c0bcccd4e79921e6a28b550a5960a93ee07,lifford Wolf <clifford@clifford.at>, 2016-03-31 09:57:23 +0200, , preserve empty pmux default case,,
8233,e2f6d61c004776f2f573f3c5b70ad352ce6b4e1a,lifford Wolf <clifford@clifford.at>, 2016-03-31 09:56:56 +0200, , typo fix opt_expr opt_merge,,
8234,c04a3d276320aa9aca4e3a678df3135b35473055,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-03-30 23:58:45 -0700, , fixed typo written 2012,,
8235,ec93680bd583b670e03ed98b4b1081eab8d0f3f6,lifford Wolf <clifford@clifford.at>, 2016-03-31 08:52:49 +0200, , renamed opt_share opt_merge,,
8236,1d0f0d668ade740c928c66c400476924abf62384,lifford Wolf <clifford@clifford.at>, 2016-03-31 08:43:28 +0200, , renamed opt_const opt_expr,,
8237,d31c968d76e99d5c7288d0eb844e041bb36aa77d,lifford Wolf <clifford@clifford.at>, 2016-03-31 08:00:59 +0200, , fixed typo,,
8238,cecd0cf788a7fcefe6e88c32557fd844482a1c9c,lifford Wolf <clifford@clifford.at>, 2016-03-31 07:59:55 +0200,142, merge pull request 142 azonenberg master add initial greenpak4 counter inference misc related fix,,
8239,984561c034bac0b996d8b2201105a795c6c0e00d,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-03-30 22:52:01 -0700, , renamed counter pas,,
8240,1ae33344f4f18f4fbb899e4635659bf1cd8f0448,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-03-30 22:40:14 -0700, , added initial implementation counter pas synth_greenpak4 infer non resettable counter,,
8241,1b42e0c471ba81843e3fbd1869e84b36f8a24c2f,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-03-30 22:03:50 -0700, , reduced log verbosity,,
8242,ad19e0c64ab69ab059efc258ae616f4fb5b8847d,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-03-30 21:54:23 -0700, , continued work counter extraction recognize compatible rtl counter replace hard macro,,
8243,d16d05e41587a282a53eda59af837b7d264498fc,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-03-30 20:38:18 -0700, , merge http github.com cliffordwolf yosys,,
8244,94a6923e7dd363c5b11116e9bd85aa012fed512a,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-03-30 20:30:25 -0700, , updated tech lib greenpak4 counter clarification,,
8245,dd7204c0bdb65956fdf27925da3ccfe6f592d012,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-03-30 20:30:03 -0700, , fixed typo log message,,
8246,0db53284fd610cac1e956a87c7eec7df3d8564c5,lifford Wolf <clifford@clifford.at>, 2016-03-30 13:52:26 +0200, , 2016,,
8247,48dbc75beddd6db92f09125b49761859be33693d,lifford Wolf <clifford@clifford.at>, 2016-03-30 13:24:49 +0200, , added .vhd file extension support,,
8248,489caf32c54ee250338eca72c5f0098106d17788,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-03-30 01:07:20 -0700, , initial work greenpak4 counter extraction work decent start,,
8249,2c15a3a9d0aad62f92c37bd76b763d6c2cf079b1,lifford Wolf <clifford@clifford.at>, 2016-03-30 10:02:18 +0200, , merge branch master github.com cliffordwolf yosys,,
8250,a47f69536a1ac93657d334f57dac2a800ab34f3f,lifford Wolf <clifford@clifford.at>, 2016-03-30 10:02:03 +0200, , added support installed plugins,,
8251,3ea60266488fe7e0b040c379a11d523c11ec9460,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-03-29 20:02:59 -0700, , added splitnets synth_greenpak4,,
8252,19c20235b55648c150df294320b9f2515d2f3c5b,lifford Wolf <clifford@clifford.at>, 2016-03-29 15:12:14 +0200, , added cell help message,,
8253,8c8b2e72b1b34f6219c87e7bd5b39620947cd787,lifford Wolf <clifford@clifford.at>, 2016-03-29 13:44:14 +0200, , fixed indenting techlibs greenpak4 gp_dff.lib,,
8254,d4472ae9453c3eb713e2260b198d0236632a60b7,lifford Wolf <clifford@clifford.at>, 2016-03-29 09:53:35 +0200,141, merge pull request 141 azonenberg master add greenpak4 sysreset block support,,
8255,75f0030458a6c5e37238e2437ea469ba9dfd389b,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-03-28 23:16:43 -0700, , added keep constraint gp_sysreset cell,,
8256,ea9cc0309245c8d1af5d34b836238f197d34e332,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-03-28 22:49:46 -0700, , added gp_sysreset block,,
8257,95784437ac237be981d0cf573386ba22f28f9624,lifford Wolf <clifford@clifford.at>, 2016-03-28 16:54:23 +0200,137, merge pull request 137 ravenexp master embed datdir make variable value yosys binary,,
8258,2ec832ddced03aff3fb5cef53ae935f39d32547c,lifford Wolf <clifford@clifford.at>, 2016-03-28 16:53:47 +0200,138, merge pull request 138 sebkuzminsky help typo fix cut paste error help,,
8259,aade2c21fa4bdbeb129122d4b1832459e30aec82,lifford Wolf <clifford@clifford.at>, 2016-03-28 16:53:24 +0200,139, merge pull request 139 azonenberg master add greenpak4 oscillator support renamed internal cell consistency,,
8260,3197b6c3721b4985b5a5e4223ce7092e27f750c7,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-03-26 23:29:02 -0700, , added gp_count8 gp_count14 cell,,
8261,31a7567affb7425af1aa27d6dcda4666859ce62f,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-03-26 14:13:52 -0700, , changed gp_lfosc parameter configuration,,
8262,44fd3cd149786bc3aaf180af8ec83f790d9cebbe,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-03-26 13:42:53 -0700, , added gp_lfosc cell,,
8263,af15b92c861f11d1f4b5016fed0cb8cb45af9175,ndrew Zonenberg <azonenberg@drawersteak.com>, 2016-03-26 13:42:41 -0700, , renamed gp4_v cell gp_v consistency,,
8264,73870c1edfb72a402d69394b5dc6b0a7dd5bb596,ebastian Kuzminsky <seb@highlab.com>, 2016-03-26 11:15:35 -0600, , fix cut paste error help,,
8265,963c0d2525c9d7af9a2c7640b554923f3a4f647e,ergey Kvachonok <ravenexp@gmail.com>, 2016-03-26 11:01:53 +0300, , embed datdir make variable value yosys binary use last resort share directory location search,,
8266,a922d705d4c5e5c2f0cfc59f31fa11901ef307e1,lifford Wolf <clifford@clifford.at>, 2016-03-25 09:16:45 +0100,136, merge pull request 136 ravenexp master minor makefile adjustment,,
8267,e14055edf06f4551f220b3875a95d8c25b8b7aae,ergey Kvachonok <ravenexp@gmail.com>, 2016-03-25 08:47:45 +0300, , optionally use compiling test utils default gcc set,,
8268,d53a16e43a6db35b15584e582c64cfac0f7e5e3d,ergey Kvachonok <ravenexp@gmail.com>, 2016-03-24 16:07:05 +0300, , allow redefining pkg config makefile command example usage make cxx i686 w64 mingw32 pkg_config i686 w64 mingw32 pkg config,,
8269,972f4a9616006f6030d1627c65f5ced68aabfff4,ergey Kvachonok <ravenexp@gmail.com>, 2016-03-24 12:18:21 +0300, , allow redefining binary data install location add three makefile variable addition prefix make bindir ... bin libdir ... lib datdir ... share yosys default bindir prefix bin libdir prefix lib datdir prefix share yosys,,
8270,5328a851490588d6162ca0edaad5ed713bc75401,lifford Wolf <clifford@clifford.at>, 2016-03-24 12:16:32 +0100,134, set nosync task output fix 134,,
8271,9717495401e58a3d0a41113b541442227daa7cc3,lifford Wolf <clifford@clifford.at>, 2016-03-23 08:56:08 +0100, , fixed handling inverter aka input luts nlutmap,,
8272,b4bf787f1091c79d6fed6ac1ec91ebadbceb8023,lifford Wolf <clifford@clifford.at>, 2016-03-23 08:46:10 +0100, , added gp_dffs gp_dffr gp_dffsr,,
8273,456c10f16e5b535fc5aa95eacfabbe018fef2348,lifford Wolf <clifford@clifford.at>, 2016-03-23 08:12:54 +0100, , added gp_dff init parameter,,
8274,4f2ea221dcdc632cdbb22f91403d076b61ec69ca,lifford Wolf <clifford@clifford.at>, 2016-03-22 14:46:10 +0100, , added ast.h exported header,,
8275,043fa0fad039287ee1b6a6fec3d925b9c7304af8,lifford Wolf <clifford@clifford.at>, 2016-03-21 16:33:34 +0100, , cleanup abstract module end hierarchy top,,
8276,2c7e107d7a55a47fe6f6943e4541014649b57567,lifford Wolf <clifford@clifford.at>, 2016-03-21 16:30:55 +0100, , support abstract module chparam,,
8277,4f0d4899ce2c93f1f4eef685b03d9f06d4433429,lifford Wolf <clifford@clifford.at>, 2016-03-21 16:19:51 +0100, , added support stop system task,,
8278,ca8f8e30f20fd48127003486f1701ac17fd35aa6,lifford Wolf <clifford@clifford.at>, 2016-03-21 09:44:52 +0100, , improvement synth_greenpak4 added part option,,
8279,bb9374b67c583761f4bdc72dbd19a79940d51082,lifford Wolf <clifford@clifford.at>, 2016-03-19 20:02:40 +0100, , improvement abcexternal handling,,
8280,b471a32ec3c563bcb02b84a15217beca18b409ab,lifford Wolf <clifford@clifford.at>, 2016-03-19 19:46:27 +0100,130, merge pull request 130 ravenexp master support calling external abc,,
8281,2656b2c55a139bc158cb67b18dd201bd0f4cf0c6,ergey Kvachonok <ravenexp@gmail.com>, 2016-03-19 18:36:18 +0300, , support calling external abc make abcexternal abc make abcexternal abc install configures yosys use external abc executable instead building installing tree abc copy yosys abc,,
8282,e5d42ebb4d921aa9b9ad952b063f6ca2e3ffd9db,lifford Wolf <clifford@clifford.at>, 2016-03-19 11:51:13 +0100,128, added display support fixed mem leak display fix 128,,
8283,ff5c61b1207304e97714d40d37c1627510cc08a8,lifford Wolf <clifford@clifford.at>, 2016-03-19 11:09:10 +0100, , added black box module series design element listed ug953,,
8284,ef4207d5ade8254c9b0f63cac2ad5fee310362d4,lifford Wolf <clifford@clifford.at>, 2016-03-18 12:15:00 +0100,127, fixed localparam signdness fix 127,,
8285,b6d08f39baf508951ef36bedbd583f2b9fb48d1b,lifford Wolf <clifford@clifford.at>, 2016-03-18 10:53:29 +0100, , set nosync attribute internal task function wire,,
8286,33c10350b22a8cc943cf3c294ee86969c5ce97f4,lifford Wolf <clifford@clifford.at>, 2016-03-15 12:22:31 +0100, , fixed verilog parser fix similar improvement,,
8287,81d4e9e7c1c311f837dadb1634c83b4e70929669,ndrew Becker <andrew.becker@epfl.ch>, 2016-03-14 19:28:34 +0100, , use left recursive rule cell_port_list verilog parser,,
8288,2a8d5e64f5a994fa8f4f51c00d647ad977e42e4b,lifford Wolf <clifford@clifford.at>, 2016-03-14 13:03:28 +0100, , bugfix write_verilog rtlil process,,
8289,dac807fb33a3619dea955ce4b16342e6e0008111,lifford Wolf <clifford@clifford.at>, 2016-03-11 11:30:01 +0100, , cleanup improvement example cmos,,
8290,3265795154200786adbb399c6615915a6641f958,lifford Wolf <clifford@clifford.at>, 2016-03-11 11:10:44 +0100, , merge commit,,
8291,35a6ad4cc162d0f6aeec5bab1fd52d6ca041d868,lifford Wolf <clifford@clifford.at>, 2016-03-10 11:14:51 +0100, , fixed typo help message,,
8292,d117893007baa506b702967ac6ee9f70af3c236a,lifford Wolf <clifford@clifford.at>, 2016-03-08 21:30:45 +0100, , added write_edif nogndvcc,,
8293,dcd4fb998435b13193a9816e54d4c6b9284d119b,lifford Wolf <clifford@clifford.at>, 2016-03-08 16:54:15 +0100, , added example cxx api evaldemo.cc,,
8294,e7ed653771ab3483f988f4adfca5c635c10c3480,lifford Wolf <clifford@clifford.at>, 2016-03-07 11:17:44 +0100, , merge branch master github.com cliffordwolf yosys,,
8295,c4aaed099f948f8212898faecfc0f09027347928,lifford Wolf <clifford@clifford.at>, 2016-03-07 11:14:11 +0100, , using lutpack abc lut mapping,,
8296,b34385ec924b6067c1f82bdbae923f8062518956,ros Platise <uros@isotel.eu>, 2016-03-05 08:34:05 +0100, , completed ngspice digital example verilog,,
8297,b0ac32bc03b340b26e0d3bb778af1c915722abdf,lifford Wolf <clifford@clifford.at>, 2016-03-02 12:07:57 +0100, , added digital xspice example code example cmos,,
8298,5547fae4cf2e254d2f35f76f5c0b07abec2376dd,lifford Wolf <clifford@clifford.at>, 2016-03-02 12:02:59 +0100, , conservative net name spice output,,
8299,b36cad75f6d785559391ca7875d893f40736c305,lifford Wolf <clifford@clifford.at>, 2016-02-29 10:18:50 +0100,119, merge pull request 119 sebkuzminsky spelling fix user facing spelling fix,,
8300,7e6426a67da352e0ea41f80b9303087545cb12ac,ebastian Kuzminsky <seb@highlab.com>, 2016-02-28 15:14:01 -0700, , user facing spelling fix speciefied specified unkown unknown,,
8301,c89f61c730da973adc7cce93f0839db49683c761,lifford Wolf <clifford@clifford.at>, 2016-02-26 17:24:31 +0100, , 0.6 development,,
8302,5869d26da02147741f783a2f379fd49194c7e1ad,lifford Wolf <clifford@clifford.at>, 2016-02-26 16:55:21 +0100, , yosys 0.6,,
8303,22c549ab37233eedf783f130a3dbd91749d98222,lifford Wolf <clifford@clifford.at>, 2016-02-24 09:16:43 +0100, , fixed blif parser empty port assignment,,
8304,45af4a4acf6d3bc1f83b65f1cd103c0226f30b8b,lifford Wolf <clifford@clifford.at>, 2016-02-15 23:06:18 +0100, , use easyer read unoptimized ceil_log2 see detail optimized version http svn.clifford.at handicraft 2016 esbmc ceilog2.c,,
8305,7a9257e7b5e4ea039e4bcc7183cee81b363b8166,lifford Wolf <clifford@clifford.at>, 2016-02-15 15:30:46 +0100, , updated abc ae7d65e71adc,,
8306,85fe6d176f8ebbb4012510f987e7c207e08e3818,lifford Wolf <clifford@clifford.at>, 2016-02-14 11:02:11 +0100, , updated command reference manual,,
8307,0761ad6e1847ceb98848f7a2ce21a4450d54a05c,lifford Wolf <clifford@clifford.at>, 2016-02-14 10:50:19 +0100, , changelog upcoming 0.6 release,,
8308,0c4b311242f5ce61a6ae4374e490f5ad1524e5ad,lifford Wolf <clifford@clifford.at>, 2016-02-14 09:35:25 +0100, , fixed visual studio warning,,
8309,bcc873b805f8ec74422752da530b71d8d762bded,lifford Wolf <clifford@clifford.at>, 2016-02-13 17:31:24 +0100, , fixed visual studio warning,,
8310,6f1d694171a5fd667f05402cc4e93fe2c66428e4,lifford Wolf <clifford@clifford.at>, 2016-02-13 17:01:29 +0100, , merge branch master github.com cliffordwolf yosys,,
8311,0d7fd2585e8daec77870f19264644a204e0a8ed4,lifford Wolf <clifford@clifford.at>, 2016-02-13 16:52:16 +0100, , added int ceil_log2 int function,,
8312,0373bd98bbc85b98b0d0dca5dbb2ff59378e0ca2,lifford Wolf <clifford@clifford.at>, 2016-02-13 15:43:23 +0100, , fixed mxe abc build,,
8313,a75f94ec4ae411d98d9882e423e0ae02eda4bd37,lifford Wolf <clifford@clifford.at>, 2016-02-13 08:20:19 +0100, , run dffsr2dff synth_xilinx,,
8314,7bd329afa07ad97969afa69faba925634b03252d,lifford Wolf <clifford@clifford.at>, 2016-02-13 08:19:30 +0100, , support verific primitive patch got per email,,
8315,840a6dc893221119a9aed52b8294445e48a964a9,lifford Wolf <clifford@clifford.at>, 2016-02-08 01:13:53 +0100, , updated abc,,
8316,0ccfb88728c5bdf167b1d672034ca5cf360dedb1,lifford Wolf <clifford@clifford.at>, 2016-02-07 11:19:48 +0100, , work around ddr dout sim glitch ice40 sb_io sim model,,
8317,e7bec9bbb8ca9dd58c8a2fbf7ea0d2010fc40f5f,lifford Wolf <clifford@clifford.at>, 2016-02-07 08:56:32 +0100, , updated abc,,
8318,825b99efc1444c10b1a95726decdf703cba5bc1f,lifford Wolf <clifford@clifford.at>, 2016-02-04 12:26:13 +0100, , added stat liberty calculating chip area,,
8319,6a27cbe5b17b012aef904bc31c13d8a2b0b15f01,lifford Wolf <clifford@clifford.at>, 2016-02-03 08:59:57 +0100, , bugfix verific front end,,
8320,4a3e1ded1e2dfd3d9a836aaed793978ddff6161b,lifford Wolf <clifford@clifford.at>, 2016-02-02 19:50:17 +0100, , updated verific build instruction,,
8321,801c0224576168c776ff2b6422c1909d8cd045dc,lifford Wolf <clifford@clifford.at>, 2016-02-02 19:42:49 +0100, , improved dffsr2dff pas,,
8322,d69395ca084266eb60832d89665238c85b289479,lifford Wolf <clifford@clifford.at>, 2016-02-02 17:19:01 +0100, , added dffsr2dff,,
8323,ba407da18793981289d6fa444071a0c8628cb5f3,lifford Wolf <clifford@clifford.at>, 2016-02-02 11:26:07 +0100, , added addbufgate module method,,
8324,d6592d5b996b1b5af1af701e32cc74694cd491ef,lifford Wolf <clifford@clifford.at>, 2016-02-02 09:16:18 +0100, , use alphanumerical order instead idstring idx opt_clean compare_signals,,
8325,74657f88a18cb0c7908a34ed6630d97700a1e9d0,lifford Wolf <clifford@clifford.at>, 2016-02-01 16:36:59 +0100, , added codeofconduct,,
8326,7ef613ebdf557f0a800cf08103a54f8e96baf33f,lifford Wolf <clifford@clifford.at>, 2016-02-01 15:51:27 +0100, , updated abc rev ee212a9e94df,,
8327,bd10927f456871a4d69c40c8fff0824ee38a5c08,lifford Wolf <clifford@clifford.at>, 2016-02-01 13:58:10 +0100, , progress cell library documentation,,
8328,17372d8abde0139df4b8df3ebbeb71b222157200,lifford Wolf <clifford@clifford.at>, 2016-02-01 12:40:32 +0100, , added abc luts option improved xilinx logic mapping,,
8329,92515535924bcda6b8b9d639764ef8312467db0c,lifford Wolf <clifford@clifford.at>, 2016-02-01 11:49:11 +0100, , improvement dfflibmap ffs output dffs adffs,,
8330,01bcc5663fa7c65ddbb6c55abebcfc60af8d200b,lifford Wolf <clifford@clifford.at>, 2016-02-01 10:10:20 +0100, , sigmap performance improvement,,
8331,ea492abcf01ee588a9756f8ae1f632ff418cd30c,lifford Wolf <clifford@clifford.at>, 2016-02-01 10:03:03 +0100, , hashlib mfp performance improvement,,
8332,13e15a24a206f56d9daa15665aba4948fd5dfef5,lifford Wolf <clifford@clifford.at>, 2016-01-31 22:50:34 +0100, , added reserve method haslib class calculate hashtable size based entry capacity size,,
8333,173fc4f4203a6aefef57ee1dfb0b8e4e0b59c078,lifford Wolf <clifford@clifford.at>, 2016-01-31 21:53:18 +0100, , merge branch http github.com kc8apf yosys,,
8334,71f418c4682b8870c9f6ecb3c6f966d6072f8dfc,lifford Wolf <clifford@clifford.at>, 2016-01-31 19:55:48 +0100, , clang sanitizer stuff,,
8335,3c48de8e218ff70f4b5f8e42a6794a48354ea062,ick Altherr <kc8apf@kc8apf.net>, 2016-01-31 09:07:21 -0800, , rtlil improve performance sigspec extract sigspec sigspec converting pool sigbit fairly expensive due insert somewhat frequently causing rehashing instead walk pattern sigspec directly chunk chunk basis apply sigspec individual bit using chunk pattern minimizes number iteration outer loop,,
8336,0265d7b1006e0946eb4635d73a6d49d31b3e4235,ick Altherr <kc8apf@kc8apf.net>, 2016-01-31 08:55:49 -0800, , rtlil speed sigspec sort_and_unify std set internally often red black tree fairly expensive create fast lookup case sort_and_unify set constructed temporary object attempt speed lookup temporarily however cost creation far outweights lookup improvement net performance loss instead sort vector already exists apply std unique,,
8337,89dc40f162a7f06d15ad489066dd0cc64937fbd7,ick Altherr <kc8apf@kc8apf.net>, 2016-01-30 19:43:29 -0800, , rtlil improve performance sigspec replace sigspec sigspec sigspec,,
8338,34969d41405a1ad418b82caa394f880ea0f6243f,ick Altherr <kc8apf@kc8apf.net>, 2016-01-30 19:26:46 -0800, , genrtlil avoid converting sigspec set sigbit going,,
8339,cd3e1095b0c77e3a58feff259b7612e9701f6ce4,ick Altherr <kc8apf@kc8apf.net>, 2016-01-30 19:25:35 -0800, , rtlil improve performance sigspec remove2 sigspec sigspec,,
8340,5462399c880c4736d0382bf5ba294e97637b393d,lifford Wolf <clifford@clifford.at>, 2016-01-31 16:12:35 +0100, , meaningless coding style change,,
8341,aed8fb353cf164487962100776da0d4e2d5a97f0,lifford Wolf <clifford@clifford.at>, 2016-01-31 16:10:27 +0100, , merge branch http github.com kc8apf yosys,,
8342,fe97110be0179b522ec03f942f47c4cc4174c590,lifford Wolf <clifford@clifford.at>, 2016-01-31 16:08:21 +0100, , addedd clang sanitizers,,
8343,43756559d8b2e0c19deaa95b45832c1acb837907,ick Altherr <kc8apf@kc8apf.net>, 2016-01-29 22:40:45 -0800, , rtlil rewrite remove2 avoid copying,,
8344,12ebdef17c66bc5d1fc9acf6fdafac0795f872f3,ick Altherr <kc8apf@kc8apf.net>, 2016-01-29 22:03:12 -0800, , rtlil duplicate remove2 std set,,
8345,9e26147ccd9c1b33aa9bd3c781f9bbb945378ae7,ick Altherr <kc8apf@kc8apf.net>, 2016-01-29 22:40:17 -0800, , rtlil change idstring comparison operator take reference instead copy,,
8346,8b3f8cd22076aede76682eec0bbd57aae0c8c657,lifford Wolf <clifford@clifford.at>, 2016-01-08 10:59:16 +0100, , added equiv_struct fwonly,,
8347,f5008f4f8a3338b56ba5952b050ca4d00ad18b59,lifford Wolf <clifford@clifford.at>, 2016-01-08 09:39:27 +0100, , bugfixes equiv_struct,,
8348,d00c63c927c6b64f426640b0fb87c7bf9288ee51,lifford Wolf <clifford@clifford.at>, 2016-01-08 09:08:12 +0100, , added submod copy,,
8349,4393a8ffbf71c42bce1a21c6b8c25b8e47f9a6a7,lifford Wolf <clifford@clifford.at>, 2016-01-06 14:32:28 +0100, , added write_blif cname mode,,
8350,c3fd03d7225ddbcb8b97ffe45637afae5a9a915b,lifford Wolf <clifford@clifford.at>, 2016-01-06 13:54:54 +0100, , added equiv_struct maxiter,,
8351,1f8c47fb47e9d15808e66e423827598bb1050411,lifford Wolf <clifford@clifford.at>, 2016-01-06 13:54:00 +0100, , added equiv_add try mode,,
8352,1d62f8710f04fec405ef79b9e9a4a031afcf7d42,lifford Wolf <clifford@clifford.at>, 2015-12-22 13:25:00 +0100, , fixed splitnets port hierarchical design,,
8353,2ee608246fd3dc284ff5fd864c7690b42fa45387,lifford Wolf <clifford@clifford.at>, 2015-12-22 12:19:11 +0100, , run ice40_opt synth_ice40 abc2,,
8354,3102ffbb83574b3abaebef513bb762d5e951cda0,lifford Wolf <clifford@clifford.at>, 2015-12-22 12:18:38 +0100, , improvement ice40_opt,,
8355,8bf452c364b4b5aed128927b9d12a1373c0b7c71,lifford Wolf <clifford@clifford.at>, 2015-12-22 12:18:06 +0100, , bugfix ice40_ffinit,,
8356,ec93d258a4c1009cdbc2c67e44956b3b9dcd0841,lifford Wolf <clifford@clifford.at>, 2015-12-22 11:15:25 +0100, , improved ice40_ffinit,,
8357,f1b959dc69ce691adb0e5a57236e062a21585e64,lifford Wolf <clifford@clifford.at>, 2015-12-22 11:15:05 +0100, , run opt_const check default script,,
8358,ab0c44d3ed81f71cb0c6ff844679110cc27b38ad,lifford Wolf <clifford@clifford.at>, 2015-12-20 13:35:58 +0100, , added select expression,,
8359,5e90a78466bf072c68cae36d218974cd7d184c88,lifford Wolf <clifford@clifford.at>, 2015-12-20 13:12:24 +0100, , various improvement blif front end,,
8360,47fac573cf2e9bfba31283c863ea2bdc79414f00,lifford Wolf <clifford@clifford.at>, 2015-12-20 09:58:54 +0100, , added yosys smtbmc,,
8361,9df59f0c2cd0ecdbcc3597077c751f6b6f83d298,lifford Wolf <clifford@clifford.at>, 2015-12-15 19:54:07 +0100,110, merge pull request 110 scanlime master trivial change fix mac build,,
8362,7948156abf75904e305e9063763b7509b2139862,icah Elizabeth Scott <micah@misc.name>, 2015-12-15 10:22:35 -0800, , mac build fix gsed sed homebrew calling gnu sed sed,,
8363,93f6f68b6556da1816b0b795ff8500cd27806c11,icah Elizabeth Scott <micah@misc.name>, 2015-12-15 10:13:06 -0800, , remove nonportable option xargs linux avoids empty call nothing clean portable cause build fail mac seem harmful remove option entirely step toward fixing mac build,,
8364,494e5f24f939e3bae4230084ece432304a7ba73a,lifford Wolf <clifford@clifford.at>, 2015-12-08 11:16:26 +0100, , added synth_ice40 abc2,,
8365,4d0a6dac7b865a38b587cda3e1c13b16ee284deb,lifford Wolf <clifford@clifford.at>, 2015-12-07 03:32:20 +0100,108, merge pull request 108 cseed master added icestorm_lc lut cascade route,,
8366,9f5b6e4cbc4da0b3ae6429b03097532de3bf4c60,otton Seed <cotton@alum.mit.edu>, 2015-12-06 17:24:48 -0500, , added icestorm_lc lut cascade route,,
8367,1ea6db3db82e933099ca285f5d483cb7fdb70f02,lifford Wolf <clifford@clifford.at>, 2015-12-02 22:02:20 +0100, , improved proc_mux performance huge always block,,
8368,33a5b28e2512a17667bb1a1cab9065f723a86041,lifford Wolf <clifford@clifford.at>, 2015-12-02 20:41:57 +0100, , added default value hashlib method,,
8369,276101f032126d35770001f99135449d96b145e7,lifford Wolf <clifford@clifford.at>, 2015-11-30 19:43:52 +0100, , added sigmap allbits,,
8370,0f9490212577314f144adc8432125c81ec7bad2b,lifford Wolf <clifford@clifford.at>, 2015-11-30 11:41:12 +0100, , added test simple graphtest.v,,
8371,4a697accd4f54fe8175d02c84f100fa270ed38b7,lifford Wolf <clifford@clifford.at>, 2015-11-29 20:30:32 +0100, , fixed oom bug ilang parser,,
8372,32f5ee117cd419e35db9f7ea15b958e1d545ecea,lifford Wolf <clifford@clifford.at>, 2015-11-27 19:46:47 +0100, , fixed performance bug ilang parser,,
8373,a7ffb8569039736e041c92b272995159145430a6,lifford Wolf <clifford@clifford.at>, 2015-11-26 18:24:23 +0100, , merge branch master github.com cliffordwolf yosys,,
8374,6459e3ac3965ea56c8e6fb1b4309a1258df778a7,lifford Wolf <clifford@clifford.at>, 2015-11-26 18:11:34 +0100, , removed dangling rtlil.h,,
8375,0793f1b196df536975a044a4ce53025c81d00c7f,lifford Wolf <clifford@clifford.at>, 2015-11-26 18:11:06 +0100, , added ice40_ffinit pas,,
8376,ab2d8e5c8cc78eb60f380fbdf5b09f2401ce27f6,lifford Wolf <clifford@clifford.at>, 2015-11-24 12:16:19 +0100, , added prim_dlatchrs support verific front end,,
8377,8ff229a3ead38f89b0dddde9d952c8677d89f980,lifford Wolf <clifford@clifford.at>, 2015-11-24 10:51:34 +0100, , fixed usage ice40 bram mapping,,
8378,c86fbae3d11d4d835233996711e4ff1e92ee29d9,lifford Wolf <clifford@clifford.at>, 2015-11-23 17:09:57 +0100, , fixed handling declaration wire task function,,
8379,e61c7f887a2619c0eacc452a41279de552126b3e,lifford Wolf <clifford@clifford.at>, 2015-11-19 15:34:32 +0100, , added torder command,,
8380,415e0a1b90bf3ac54fa98cb049d3ae35a6855887,lifford Wolf <clifford@clifford.at>, 2015-11-16 12:38:56 +0100, , fixed performance bug verific importer,,
8381,b18f3a297475203420e6cf204bd4b7ea0f61e44f,lifford Wolf <clifford@clifford.at>, 2015-11-12 19:28:14 +0100, , change verific,,
8382,fd3e10c2955242e9d1c5438da84b4a2341e79173,lifford Wolf <clifford@clifford.at>, 2015-11-12 13:15:19 +0100, , link liberty file,,
8383,7ae3d1b5a99edf84fd543fe78ed68b0470005959,lifford Wolf <clifford@clifford.at>, 2015-11-12 13:02:36 +0100, , bugfixes handling parameter task function,,
8384,34f2b84fb60445210ff9ffdf33b90ef6f50b91ed,lifford Wolf <clifford@clifford.at>, 2015-11-11 10:54:35 +0100, , fixed handling parameter localparams function,,
8385,d98d99aec6049d981abb2480cf942947f3f23989,lifford Wolf <clifford@clifford.at>, 2015-11-10 11:10:11 +0100, , added abc,,
8386,faa3da5a1bdbcf02ba77b6c54a42cca14e3c0cec,lifford Wolf <clifford@clifford.at>, 2015-11-08 22:16:49 +0100,97, merge pull request zeldin master fix segfault dffinit value bit,,
8387,8c2bdef36dbdb5b830757a4f74a7600b45828698,arcus Comstedt <marcus@mc.pp.se>, 2015-11-08 19:16:56 +0100, , fix segfault dffinit value bit code already trying add required number bit fell one short mark,,
8388,1ec6429bad4d793b389ee594b1cb2575bf73ddaf,lifford Wolf <clifford@clifford.at>, 2015-11-07 19:10:43 +0100, , added singleton pas,,
8389,3ad742056ba46e5c0edeca827cdf0b4011090d61,lifford Wolf <clifford@clifford.at>, 2015-11-06 17:02:16 +0100, , fixed ice40 sb_io output_enable vs. outena_q handling,,
8390,f401eeb0cf43f8b0e9431a02b3dd0780dcbceb32,lifford Wolf <clifford@clifford.at>, 2015-11-05 12:37:43 +0100, , bugfix mapping tribuf _tbuf_,,
8391,ddf3e2dc657da5e441bd9315bf1a86959a07cab9,lifford Wolf <clifford@clifford.at>, 2015-10-31 22:01:41 +0100, , bugfix memory_dff,,
8392,ccdbf41be60f78df9f8f2347026aaaf03693bd35,lifford Wolf <clifford@clifford.at>, 2015-10-31 13:39:30 +0100, , improvement wreduce,,
8393,864808992be407a9b33f222fa5846f5cd5f149ea,lifford Wolf <clifford@clifford.at>, 2015-10-30 13:58:03 +0100, , bugfix xilinx lut mapping,,
8394,1e32e4bdae2e3fb3d1bf68314e146052a3c65561,lifford Wolf <clifford@clifford.at>, 2015-10-28 11:21:55 +0100, , improved sigmap performance,,
8395,e69efec588ddfa65b7a2d6970bab7a3bcfa77b04,lifford Wolf <clifford@clifford.at>, 2015-10-28 00:39:53 +0100, , improvement new sigmap,,
8396,0c202a254963846626eef492059723bc2aa70dd0,lifford Wolf <clifford@clifford.at>, 2015-10-27 19:15:35 +0100, , use mfp equiv_mark,,
8397,f3db70d2f3d9e9c313df8d1e1880c170d3343ca8,lifford Wolf <clifford@clifford.at>, 2015-10-27 15:09:44 +0100, , removed old sigmap implementation,,
8398,09b4050f2e6e02fd6252f8650bc206b401b7a683,lifford Wolf <clifford@clifford.at>, 2015-10-27 15:04:47 +0100, , added hashlib mfp new sigmap,,
8399,27714acd8a03e774163f37caca479f4cb5085975,lifford Wolf <clifford@clifford.at>, 2015-10-25 22:04:20 +0100, , improvement equiv_struct,,
8400,d014ba2d0e4cf0fadbb7a5712b69569a428acf8a,lifford Wolf <clifford@clifford.at>, 2015-10-25 19:31:29 +0100, , major refactoring equiv_struct,,
8401,207736b4ee0363ff6714071e64024965916eafc2,lifford Wolf <clifford@clifford.at>, 2015-10-25 19:30:49 +0100, , import std stuff yosys namespace,,
8402,da923c198e770806a4abb749acc75fa337247920,lifford Wolf <clifford@clifford.at>, 2015-10-25 14:35:40 +0100, , added equiv_add cell,,
8403,83bd27bf6e7b632c78bd9d6741c42297c2819fdf,lifford Wolf <clifford@clifford.at>, 2015-10-25 02:15:20 +0200, , equiv_struct creates equiv_merged attribute,,
8404,453736d91878de840714024b0fde416bc6af8215,lifford Wolf <clifford@clifford.at>, 2015-10-24 23:04:17 +0200, , improvement equiv_struct,,
8405,7f110e7018d35f29cf6a5d3031400a8044c8d32d,lifford Wolf <clifford@clifford.at>, 2015-10-24 22:56:40 +0200, , renamed sigspec sigspec as_bit added is_bit,,
8406,6af80769678f260aa4aeaf3b12b54dfdc15fa5dd,lifford Wolf <clifford@clifford.at>, 2015-10-24 21:56:53 +0200, , improvement stat,,
8407,a1c3df7fe405a9e560d9aad9d10324af3ce6a4e5,lifford Wolf <clifford@clifford.at>, 2015-10-24 19:23:30 +0200, , fixed driver conflict handling various cmds,,
8408,6fe48cf41ef0b0158879add600c7a426a5c4a762,lifford Wolf <clifford@clifford.at>, 2015-10-24 19:09:45 +0200, , equiv_purge bugfix using sigchunk yosys namespace,,
8409,2a0f577f839bc43a5045ddf5a2b580bba8cabeab,lifford Wolf <clifford@clifford.at>, 2015-10-24 13:44:35 +0200, , fixed handling driver driver conflict wreduce,,
8410,4cec1c058d5cef6960e12bc4d5371aa853cb72d9,lifford Wolf <clifford@clifford.at>, 2015-10-23 23:56:58 +0200, , added equiv_mark command,,
8411,c35db8c19e2d0c84e5947bc23345a87f3d4afd00,lifford Wolf <clifford@clifford.at>, 2015-10-23 20:11:05 +0200, , disabled skipping blackbox module msg show command,,
8412,281a033e92306ba227e647fad80dcc89f47d6854,lifford Wolf <clifford@clifford.at>, 2015-10-23 20:08:33 +0200, , added support comment symbol parsing,,
8413,15a67392f10263b59d34021b08fbb48685d7ec16,lifford Wolf <clifford@clifford.at>, 2015-10-23 15:26:58 +0200, , also merge equiv cell equiv_struct,,
8414,d19069b0fbe5aa2be75c6a9d27bffd3a502f416b,lifford Wolf <clifford@clifford.at>, 2015-10-23 15:11:57 +0200, , improvement equiv_struct,,
8415,84a07ffb8a9eef2137d858802c5e7cce343fb53e,lifford Wolf <clifford@clifford.at>, 2015-10-22 15:40:27 +0200, , added equiv_purge,,
8416,00e05b131092c3e8343ee4e4a2e6b863fc15f416,lifford Wolf <clifford@clifford.at>, 2015-10-21 17:12:35 +0200, , added equiv_struct command,,
8417,6416dfee9380c03f9391784d885caebfed0072b4,lifford Wolf <clifford@clifford.at>, 2015-10-21 15:42:50 +0200, , improved inout handling equiv_make,,
8418,bbcbf739e68f075d81d34603b4d06d9bd3deaf0a,lifford Wolf <clifford@clifford.at>, 2015-10-20 16:49:11 +0200, , progress cell help message,,
8419,5d1c0ce7c0be94b5809ea45a62aeb9dd76a3e060,lifford Wolf <clifford@clifford.at>, 2015-10-17 02:22:42 +0200, , progress cell help message,,
8420,255bb914bada727806df4bdc22ab8472f03a6317,lifford Wolf <clifford@clifford.at>, 2015-10-15 15:54:59 +0200, , progress yosys smtbmc,,
8421,5308c1e02a4867b184efd8cbb419c058032d06b4,lifford Wolf <clifford@clifford.at>, 2015-10-15 15:19:23 +0200, , fixed bug verilog parser,,
8422,302166dd59d8f04aacec30223868fce13a3094dd,lifford Wolf <clifford@clifford.at>, 2015-10-15 15:08:41 +0200, , improvement yosys smtbmc,,
8423,1d83854d84b7a0a23ee14b72c1a289b50becdeca,lifford Wolf <clifford@clifford.at>, 2015-10-15 14:57:28 +0200, , bugfixes handling keep attribute wire,,
8424,5dd3e93e8f23015d23915ee88f6ffec56166494a,lifford Wolf <clifford@clifford.at>, 2015-10-14 23:23:25 +0200, , yosys smtbmc fix,,
8425,9fd0f870594914d4070d4499b2f5ab00576d8367,lifford Wolf <clifford@clifford.at>, 2015-10-14 23:00:46 +0200, , fixed yosys smtbmc,,
8426,25c1f6e60524e04f412e95d1dd633aa37169c489,lifford Wolf <clifford@clifford.at>, 2015-10-14 22:46:41 +0200, , added prep command,,
8427,87adb523aa92803b94d823d970cf265d5cd0e31b,lifford Wolf <clifford@clifford.at>, 2015-10-14 20:29:47 +0200, , added cell description,,
8428,7d3a3a317351d0f63f01a134f450bb81ba67fff7,lifford Wolf <clifford@clifford.at>, 2015-10-14 16:27:42 +0200, , added first help message cell type,,
8429,3c315721525d40c14b4a29daf9983be474374908,lifford Wolf <clifford@clifford.at>, 2015-10-14 01:31:54 +0200, , added yosys smtbmc copyright,,
8430,d7de0f4bd1d24842eec895af22396376bce128fc,lifford Wolf <clifford@clifford.at>, 2015-10-14 01:27:55 +0200, , improvement yosys smtbmc,,
8431,821f1b85343dab5105c55ce688ed2180c69bec54,lifford Wolf <clifford@clifford.at>, 2015-10-14 00:37:41 +0200, , added yosys smtbmc,,
8432,7bcd2a4bb3592e8a472fb63e4cd1cc47cdc50de4,lifford Wolf <clifford@clifford.at>, 2015-10-14 00:18:38 +0200, , implemented smtbmc.py,,
8433,29160525aaf99af331412d3810e3a6931aa20ac7,lifford Wolf <clifford@clifford.at>, 2015-10-13 17:17:23 +0200, , added smtbmc.py,,
8434,3a22b31bdad32c7cecdbbe3f13fc282c794dfdbd,lifford Wolf <clifford@clifford.at>, 2015-10-13 17:17:12 +0200, , added write_smt2 wire,,
8435,f42218682d2c7caa6caa81cb2ca48f0c3f62bb5b,lifford Wolf <clifford@clifford.at>, 2015-10-13 15:40:21 +0200, , added example top level directory,,
8436,f13e3873212fb4338ee3dd180cb9b0cd3d134935,lifford Wolf <clifford@clifford.at>, 2015-10-13 14:21:20 +0200, , systemverilog also assume added implicit formal,,
8437,34f34be17c891ffb99ca76700634aeff9da76bde,lifford Wolf <clifford@clifford.at>, 2015-10-13 11:01:19 +0200, , merge branch master http github.com rubund yosys,,
8438,eb1e3caae7e0eeff9d5010748ff77250bab9ae51,lifford Wolf <clifford@clifford.at>, 2015-10-13 10:30:23 +0200, , fixed flatten unconnected inout port,,
8439,978933704b496e36699067ce4893946c6030e52c,uben Undheim <ruben.undheim@gmail.com>, 2015-10-11 00:56:20 +0200, , use destdir defined http www.gnu.org prep standard html_node destdir.html needed painless packaging yosys,,
8440,2792b00792e4f78ee2e0e23627bb20f0e2669593,uben Undheim <ruben.undheim@gmail.com>, 2015-10-11 00:47:37 +0200, , use ldflags cxxflags cppflags environment building,,
8441,ba4cce9f19cf7a8eab78b52ca1aaa4d040eb8e7c,lifford Wolf <clifford@clifford.at>, 2015-10-07 14:59:08 +0200, , added support parameter localparam global context,,
8442,e51dcc83d087d2fc91c39460b3e8c5dcc683a4da,lifford Wolf <clifford@clifford.at>, 2015-10-01 12:15:35 +0200, , fixed complexity assigning vector constant function,,
8443,9caeadf79713534a1fd5f51fb458af245c34dad9,lifford Wolf <clifford@clifford.at>, 2015-09-30 15:46:51 +0200, , fixed detection unconditional readmem,,
8444,c58bd5dc30f75880d83b8dde0f0805edff11d770,lifford Wolf <clifford@clifford.at>, 2015-09-27 11:53:20 +0200, , added edgetypes command,,
8445,281c1f4029eaff4215a81dbb9f0c2ce17da40706,lifford Wolf <clifford@clifford.at>, 2015-09-26 10:42:27 +0200, , cleanup qwp,,
8446,ddcfc99f8c23a2a7e9f41eeed5504e10215bee14,lifford Wolf <clifford@clifford.at>, 2015-09-25 17:27:18 +0200, , added test_cell noeval,,
8447,82028c42e0b89c9e5b26de0c9d0cfc33751478b3,lifford Wolf <clifford@clifford.at>, 2015-09-25 17:27:06 +0200, , added wreduce mul support fixed signed mul opt_const bug,,
8448,4864736167ba7538bc5f526ed251a74e184f6539,lifford Wolf <clifford@clifford.at>, 2015-09-25 14:22:33 +0200, , bugfix bram read enable code,,
8449,f9d7df086972217769f86392b30cadaa0a865c2d,lifford Wolf <clifford@clifford.at>, 2015-09-25 13:49:48 +0200, , bugfixes readmem,,
8450,4ac202e2a5b07a610deb43a667ea3a66d95241d4,lifford Wolf <clifford@clifford.at>, 2015-09-25 13:49:26 +0200, , bugfixes writing memory verilog,,
8451,b2544cfcf77c3a7e923d05151a8e37b079559119,lifford Wolf <clifford@clifford.at>, 2015-09-25 12:38:01 +0200, , fixed segfault astnode asreal,,
8452,924d9d6e86a5e9a2294479345daac1c03d78008a,lifford Wolf <clifford@clifford.at>, 2015-09-25 12:23:11 +0200, , added read enable memory model,,
8453,ec92c8965960fa814c3663e987bc2a7eb80965e5,lifford Wolf <clifford@clifford.at>, 2015-09-24 22:16:37 +0200, , added pivoting qwp solver,,
8454,69071bbc5f67057fc5902a43b13c39acf63c8bd6,lifford Wolf <clifford@clifford.at>, 2015-09-24 21:50:37 +0200, , improved qwp performance,,
8455,b1e9cb332dd43e43cd957d9cae937ba862d6b7f5,lifford Wolf <clifford@clifford.at>, 2015-09-24 21:22:24 +0200, , added statistic summary qwp,,
8456,3501f8e3643bfb6cd13f8d6e1acb03fa6672fd27,lifford Wolf <clifford@clifford.at>, 2015-09-24 11:37:15 +0200, , fixed memory_bram rom brams write enable input,,
8457,1b8cb9940e7c586b387cb212b4d9b9dbb881d62a,lifford Wolf <clifford@clifford.at>, 2015-09-24 11:21:20 +0200, , fixed astnode mkconst_bits segfault zero sized constant,,
8458,e2e092b14406fdf0ad71bc2821fe2c880d927484,lifford Wolf <clifford@clifford.at>, 2015-09-23 08:23:38 +0200, , added read_verilog nodpi,,
8459,089c1e176f8f0e6a38cecaadf2381bdd34e74518,lifford Wolf <clifford@clifford.at>, 2015-09-23 07:56:17 +0200, , bugfix handling multi dimensional memory,,
8460,559929e341a9416ab68ce1d0ef94068cd57512f9,lifford Wolf <clifford@clifford.at>, 2015-09-23 07:16:03 +0200, , warning display write outside initial block,,
8461,b845b77f862b0f4881315394d6a6fe790f273ddc,lifford Wolf <clifford@clifford.at>, 2015-09-23 07:10:56 +0200, , fixed support write system task,,
8462,a3a13cce32e8d1c002e95d1a4ec1feca30f221bb,lifford Wolf <clifford@clifford.at>, 2015-09-22 21:34:21 +0200, , fixed detection task foo bar syntax error,,
8463,6176f4d08108fad0f4ac6fa81d2d56d48d951bef,lifford Wolf <clifford@clifford.at>, 2015-09-22 20:52:02 +0200, , fixed multi level prefix resolving,,
8464,4b8200eb4943dcbdb2bede8695ca77cd7d6fde3a,lifford Wolf <clifford@clifford.at>, 2015-09-22 08:13:09 +0200, , fixed segfault invalid verilog constant,,
8465,405cf67b6479f0a18d4405a98493e5b801d3b926,lifford Wolf <clifford@clifford.at>, 2015-09-21 12:33:36 +0200, , fixed emcc build,,
8466,b66bf8bed17473b0b972671fe3c4f4c5d147e68a,lifford Wolf <clifford@clifford.at>, 2015-09-21 11:52:40 +0200, , detect fsm state register init attribute,,
8467,11c27b5e69fc74ff147309e550b67fd9cddb5f80,lifford Wolf <clifford@clifford.at>, 2015-09-21 10:27:18 +0200, , bugfix qwp pas,,
8468,80898dcbc86b3c4f50556c58115ac3be1d94dfe0,lifford Wolf <clifford@clifford.at>, 2015-09-21 01:05:13 +0200, , improvement fix qwp pas,,
8469,6329bea8732a777e7e9d1df878e4b96c08517c69,lifford Wolf <clifford@clifford.at>, 2015-09-20 22:36:35 +0200, , added qwp dump,,
8470,539c5eeb0f472ee6c92f4204552a08ea4f2ec197,lifford Wolf <clifford@clifford.at>, 2015-09-20 18:28:46 +0200, , added qwp command,,
8471,c469f221447bb01b5e35c16819eee81ece7d356a,ndrew Zonenberg <azonenberg@drawersteak.com>, 2015-09-19 00:00:00 +0000, , improvement display system task,,
8472,598a475724b51954cb40c991dc3ed26cc11f81ec,lifford Wolf <clifford@clifford.at>, 2015-09-18 21:57:34 +0200, , added nlutmap,,
8473,c851f51656a80edd47eabc7fafbe69d56dea9fae,lifford Wolf <clifford@clifford.at>, 2015-09-18 21:55:48 +0200, , added lut2mux pas,,
8474,d212d4d0c1b5fe4aef1e483c23466e439c8c4790,lifford Wolf <clifford@clifford.at>, 2015-09-18 21:55:12 +0200, , cosmetic fix module addlut,,
8475,db548800b6fe7ddfdbc18abd8943b4e7b89b385c,lifford Wolf <clifford@clifford.at>, 2015-09-18 20:12:56 +0200, , added buffer detection abc lut,,
8476,745d56149d276f52146e302d59f74ede8d1875ba,lifford Wolf <clifford@clifford.at>, 2015-09-18 12:00:37 +0200, , renamed greenpak4 cell improved gp4 dff mapping,,
8477,452d4bf741cd46176c1dfbd232dd560e436b9f15,lifford Wolf <clifford@clifford.at>, 2015-09-18 11:55:57 +0200, , added support dfflibmap liberty ...,,
8478,51e1295d79f373133bd48ace30a76add0d294f02,lifford Wolf <clifford@clifford.at>, 2015-09-18 11:55:31 +0200, , added detection mux inverter chain opt_const,,
8479,b7535a6c750108697161a72b5f2fe0001d0dd375,lifford Wolf <clifford@clifford.at>, 2015-09-18 10:46:50 +0200, , added logic_not handling fsm_detect,,
8480,c89ceee219b5a6412a64f585caeceb5db9528fe4,lifford Wolf <clifford@clifford.at>, 2015-09-18 10:01:08 +0200, , added finish display readme,,
8481,7a230d3a8dd6f19ab403cc831bf57ca31fc7f3da,lifford Wolf <clifford@clifford.at>, 2015-09-18 09:54:49 +0200, , merge branch feat finish disp,,
8482,9db05d17feddf7615bb8944390fa7b535cd48b12,lifford Wolf <clifford@clifford.at>, 2015-09-18 09:50:53 +0200, , added ast_initial check finish display,,
8483,7141f655337fe2bcedba6029cc30f0a213c79810,ndrew Zonenberg <azonenberg@drawersteak.com>, 2015-09-17 20:34:56 -0700, , initial implementation display,,
8484,e446e651cbd3373f1dc1fc79684c403707359d14,ndrew Zonenberg <azonenberg@drawersteak.com>, 2015-09-17 20:34:56 -0700, , initial implementation finish,,
8485,d9cecabb877b1d58efc1bfcd962201eace67640d,lifford Wolf <clifford@clifford.at>, 2015-09-16 09:39:31 +0200, , fixed copy paste typo synth_greenpak4,,
8486,c5352f45c3604b60e0bec7a9219d2c139d276573,lifford Wolf <clifford@clifford.at>, 2015-09-16 09:28:37 +0200, , added greenpak4 skeleton,,
8487,e7c018e5d14c3c609669ab514a7e9111ff006022,lifford Wolf <clifford@clifford.at>, 2015-09-12 16:01:20 +0200, , fixed sharing memrd cell,,
8488,99ccb3180db7c391e902486d608040add5f3c31b,lifford Wolf <clifford@clifford.at>, 2015-09-10 17:35:19 +0200, , fixed ice40 handling negclk ram40,,
8489,6f9a6fd783dcca871ab89890aa9cde7add648f1e,lifford Wolf <clifford@clifford.at>, 2015-09-01 13:10:36 +0200, , fixed port ordering splitnets cmd,,
8490,b10ea0550dadfdc352447115c214e02c6e5663da,lifford Wolf <clifford@clifford.at>, 2015-09-01 12:51:23 +0200, , gcc 4.6 build fix,,
8491,522176c946b25557e754a3067fe2465e0d6df26c,ndrei Errapart <andrei@errapartengineering.com>, 2015-08-24 22:44:56 +0200, , removed unnecessary cast,,
8492,09176bcf3f48f3b7d56ba6a176b273c086fea791,ndrei Errapart <andrei@errapartengineering.com>, 2015-08-24 22:49:23 +0200, , microsoft visual fix hashlib template specialization int32_t int64_t,,
8493,744a5333f5ee5105d539d152feff4c339f06804b,ndrei Errapart <andrei@errapartengineering.com>, 2015-08-24 22:52:27 +0200, , microsoft visual fix log.h,,
8494,24e7cf89bc4ecc713c356e7a4c7af3229fff0f5d,lifford Wolf <clifford@clifford.at>, 2015-08-31 16:49:42 +0200, , fixed iopadmap help message,,
8495,ee8f6f31f4b3d66b7ea07584d35d9beff96f893f,lifford Wolf <clifford@clifford.at>, 2015-08-31 16:42:19 +0200, , added sigmap allbits,,
8496,92dce21f6e5af4ffec7cbd4ea5e6607ca452a9c8,lifford Wolf <clifford@clifford.at>, 2015-08-31 16:26:01 +0200, , using dict pool alumacc pas,,
8497,09b51cb37555d72ffbb0c4afe9a859c6492ffb4f,lifford Wolf <clifford@clifford.at>, 2015-08-31 02:05:58 +0200, , added yosys smt2 wire tag support smt2 back end,,
8498,eb38722e98c0abfe01e4be81547d0d8c8a34801a,lifford Wolf <clifford@clifford.at>, 2015-08-22 14:46:42 +0200, , fixed handling memory read without address,,
8499,c475deec6c69d509ac828cca437e2b9502f7b0c3,lifford Wolf <clifford@clifford.at>, 2015-08-22 09:59:25 +0200, , switched python,,
8500,f40d1b78b629dfebff7598e04b8470e6942f8f58,lifford Wolf <clifford@clifford.at>, 2015-08-18 17:14:30 +0200, , added sat show regs show public show,,
8501,246e362717f23bb8cfbd22c33728d6517b7d3d8f,lifford Wolf <clifford@clifford.at>, 2015-08-18 14:17:50 +0200, , bugfix fsm_detect complex muxtrees,,
8502,f43815054e9784d9e1a1b28b5ea2db8404c91d58,lifford Wolf <clifford@clifford.at>, 2015-08-18 13:50:15 +0200, , properly clean unused init attribute,,
8503,a7ab9172f9f003a0552c9f6e7d8df7729bc1dbbb,lifford Wolf <clifford@clifford.at>, 2015-08-17 16:22:53 +0200, , small correction const2ast warning message,,
8504,04910428491f249b79f7974f118b8e01579b2a51,lorian Zeitz <florob@babelmonkeys.de>, 2015-08-17 15:37:33 +0200, , check base literal contain valid digit,,
8505,64ccbf8510d33f08af7743974d061db166da1832,lorian Zeitz <florob@babelmonkeys.de>, 2015-08-17 15:27:35 +0200, , warn literal exceeding specified bit width,,
8506,b7cb5e281f77a6dc4fe7c307ee3b4d1a582d2f37,lifford Wolf <clifford@clifford.at>, 2015-08-17 08:33:46 +0200,72, merge pull request cseed master added .travis.yml,,
8507,8eebb67049e4cf5670bb98a5cb84e543cc9948e3,otton Seed <cotton@alum.mit.edu>, 2015-08-16 17:15:07 -0400, , added .travis.yml,,
8508,9596fe74de69021e953aec06702e8b0c18da421a,lifford Wolf <clifford@clifford.at>, 2015-08-16 21:39:34 +0200, , another bugfix ice40 xilinx brams_init make rule,,
8509,aedcfd6fd3ea99d9d418b81d376590bdb00c2c5c,lifford Wolf <clifford@clifford.at>, 2015-08-16 21:15:07 +0200, , fixed makefile rule generated share file,,
8510,d5b1a90b33458616c9c002062330c5420335ed31,lifford Wolf <clifford@clifford.at>, 2015-08-16 13:05:32 +0200, , added tribuf _tbuf_ sim model,,
8511,9c33172ece6969dbca8656789fda8135619ce615,lifford Wolf <clifford@clifford.at>, 2015-08-16 12:55:25 +0200, , added tribuf command,,
8512,ff50bc2ac304fcec5746939e155dcac2b01665df,lifford Wolf <clifford@clifford.at>, 2015-08-16 12:54:52 +0200, , added tribuf _tbuf_ cell type,,
8513,ae09c89f626d48bb2fa274903a220d32170b033e,lifford Wolf <clifford@clifford.at>, 2015-08-16 09:50:17 +0200, , fixed opt_clean handling inout port,,
8514,b659ffb4571a07db7df7c102790f850f003c9066,lifford Wolf <clifford@clifford.at>, 2015-08-15 11:45:44 +0200, , fixed generation smt2 concat statement,,
8515,1e67b2991916077260fbaf8679608c07375a19ac,arry Doolittle <ldoolitt@recycle.lbl.gov>, 2015-08-14 13:46:22 -0700, , fix version string tree build still assumes source tree git repository,,
8516,6c00704a5ef09be46b1f05e2be477e493f37dd38,arry Doolittle <ldoolitt@recycle.lbl.gov>, 2015-08-14 13:23:01 -0700, , another block spelling fix smaller time,,
8517,022f570563d8b067e9638bc91bbd168f4c5cb817,arry Doolittle <ldoolitt@recycle.lbl.gov>, 2015-08-14 13:22:17 -0700, , keep gcc complaining uninitialized variable,,
8518,03500748192dc93583c0e0f95640865603650714,lifford Wolf <clifford@clifford.at>, 2015-08-14 11:27:19 +0200, , created command reference manual.tex copied doc fix online help,,
8519,84bf862f7c58c2b69babf043ff5032f924a3ee4d,lifford Wolf <clifford@clifford.at>, 2015-08-14 10:56:05 +0200, , spell check larry doolittle,,
8520,80910d13a610886f4430fbd991ada78b2e586ada,lifford Wolf <clifford@clifford.at>, 2015-08-13 09:52:06 +0200, , merge branch master github.com cliffordwolf yosys,,
8521,c699d7c6145f978b1864c2be25d9f0607099a3e5,lifford Wolf <clifford@clifford.at>, 2015-08-13 09:42:24 +0200, , ascii encoding fix,,
8522,ad8efeb13f0786d7dc372e75cb9d493c729ad23d,lifford Wolf <clifford@clifford.at>, 2015-08-13 09:35:00 +0200, , fixed crlf line ending,,
8523,08ad5409a2e5b6dda9f9b2c361e6d82bf0551e51,lifford Wolf <clifford@clifford.at>, 2015-08-13 09:30:20 +0200, , ascii encoding fix comment doc larry doolittle,,
8524,698357dd9a17365566f4db2662e9ce9fea7594c4,lifford Wolf <clifford@clifford.at>, 2015-08-12 17:13:54 +0200, , added write_smt2 regs,,
8525,fc20b1c3d210ff1821d6c56fb0b8c9c6ba625aa5,lifford Wolf <clifford@clifford.at>, 2015-08-12 16:54:30 +0200, , fixed make clean tree build,,
8526,e4ef000b703080131f4608f8bdcbe108a9b30b51,lifford Wolf <clifford@clifford.at>, 2015-08-12 15:04:44 +0200, , adjust makefiles work tree build based work done larry doolittle,,
8527,c43f38c81be830469eb1536c073c519b25e18f4e,lifford Wolf <clifford@clifford.at>, 2015-08-12 14:10:14 +0200, , improved handling keep attribute hierarchical design opt_clean,,
8528,bc468cb6f2846919d84e7586c5551c94d3234f6d,lifford Wolf <clifford@clifford.at>, 2015-08-12 13:37:09 +0200, , fixed hashlib bit int key,,
8529,f81bf9bdea7f99602bc2c7f0d43f1058a716508e,lifford Wolf <clifford@clifford.at>, 2015-08-12 12:56:20 +0200, , added smv back end test_cells.sh script,,
8530,667b0150185d53578b002a00df9c4f347a35fed2,lifford Wolf <clifford@clifford.at>, 2015-08-12 08:45:04 +0200,70, merge pull request gaomy3832 bugfix remove unused blackbox module opt_clean,,
8531,cbda56d178f17ae963bb0ea2f295e222a25c25b4,ingyu Gao <mgao12@stanford.edu>, 2015-08-10 13:14:21 -0700, , remove unused blackbox module opt_clean,,
8532,8c4c62f3e1f6d0e6128c4b88f764cc58a744aee8,ingyu Gao <mgao12@stanford.edu>, 2015-08-10 13:01:44 -0700, , bugfix cell hash cache option opt_share,,
8533,45ee2ba3b853ca2dd74931c193f12eb46c0e766f,lifford Wolf <clifford@clifford.at>, 2015-08-11 11:32:37 +0200, , fixed handling fxz decimal constant,,
8534,21851257608a502e4ab7e54d65100c4f2aa6fa33,lifford Wolf <clifford@clifford.at>, 2015-08-11 07:54:32 +0200, , added missing ct_all setup opt_clean,,
8535,021b4a24364607de81e5b2dfdd4764d367c5bfb5,ingyu Gao <mgao12@stanford.edu>, 2015-08-10 13:01:44 -0700, , bugfix cell hash cache option opt_share,,
8536,883e09d8edcdd5152294cde530faf4c9e4ff19e0,lifford Wolf <clifford@clifford.at>, 2015-08-09 13:35:44 +0200, , use memid name mem cell,,
8537,3565e89a8b05a01b3035fc2081bad27c946f13e5,lifford Wolf <clifford@clifford.at>, 2015-08-07 00:03:39 +0200,69, merge pull request zeldin master added ice40 warmboot cell,,
8538,c9e56bc4281aae0197a6cba26cfe6895dedb323e,arcus Comstedt <marcus@mc.pp.se>, 2015-08-06 22:58:17 +0200, , added ice40 warmboot cell,,
8539,6834461f6513adfafedd24127860b4fde4600cef,lifford Wolf <clifford@clifford.at>, 2015-08-05 22:11:10 +0200, , remove strange whitespace btor.cc larry doolittle,,
8540,5dc23975ebf0fc77726f7113171a3172bd4f75e6,lifford Wolf <clifford@clifford.at>, 2015-08-05 11:36:26 +0200, , bugfix smv back end partially unassigned wire,,
8541,4e4b156e134c98341de5ecfbdc4f23cfb10692ea,lifford Wolf <clifford@clifford.at>, 2015-08-04 20:25:26 +0200, , added enable_libyosys makefile option,,
8542,c7fd3fbb68351a09575eb66e5db8de06d6ab1984,lifford Wolf <clifford@clifford.at>, 2015-08-04 20:05:37 +0200, , added assert support smv back end,,
8543,31b555ae72c37c72a27f4ffb66d38bc89420a25b,lifford Wolf <clifford@clifford.at>, 2015-08-04 13:22:49 +0200, , added libyosys.so build,,
8544,c63e5ed7ec2fbee1c3543fe91798a425e6bb03be,lifford Wolf <clifford@clifford.at>, 2015-08-01 12:52:10 +0200,68, merge pull request zeldin master add noautowire option verilog frontend,,
8545,c836faae3e6b95d399f59159be5789b1bdde20dc,arcus Comstedt <marcus@mc.pp.se>, 2015-08-01 12:16:54 +0200, , add noautowire option verilog frontend,,
8546,8d6d5c30d9f39ce5b15d1bd3f3a528b38f2f9f9c,lifford Wolf <clifford@clifford.at>, 2015-07-31 10:40:09 +0200, , added word parameter meminit,,
8547,3860c9a9f23104bd54e0000b74624e45c77a8ab3,lifford Wolf <clifford@clifford.at>, 2015-07-30 21:43:41 +0200, , fixed flatten meminit handling,,
8548,eac0bcd7d34840ae29386d766659f6e70f1cf44d,lifford Wolf <clifford@clifford.at>, 2015-07-29 17:06:19 +0200, , improvement blif back end,,
8549,4513ff1b85ee5cdb7fc5fb0cc49d2338de686eea,lifford Wolf <clifford@clifford.at>, 2015-07-29 16:37:08 +0200, , fixed nested mem2reg,,
8550,516e8828f2e1175b449e45879d19d20e080e2398,lifford Wolf <clifford@clifford.at>, 2015-07-27 22:44:01 +0200, , write 17th memory bit ice40 cells_sim larry doolittle,,
8551,4d0ba9b3b27d507ba032bdc1a4bcbf63e2581336,lifford Wolf <clifford@clifford.at>, 2015-07-27 09:54:58 +0200, , fixed check command inout port,,
8552,2a613b1b662956e681cab4259ff495c33b39a393,lifford Wolf <clifford@clifford.at>, 2015-07-25 12:01:25 +0200, , cleanup opt_rmdff,,
8553,badc5f7eb9f438e66797c12352b6798c27384960,lifford Wolf <clifford@clifford.at>, 2015-07-25 11:23:45 +0200, , added miter assert,,
8554,2397078485aca763453e019fd980ced992b0abed,lifford Wolf <clifford@clifford.at>, 2015-07-25 10:31:52 +0200, , keep module assume like assert,,
8555,914ae3401eb9c05564391b5f0d3b6fc069f7cbc0,lifford Wolf <clifford@clifford.at>, 2015-07-24 14:12:50 +0200, , improved adff simplification,,
8556,c6ca4780e2c5cf22863a943e1dfa88bd7b690784,lifford Wolf <clifford@clifford.at>, 2015-07-20 13:05:18 +0200, , ice40 dff sim model init regs,,
8557,ad919ae4e3a86e6726adf8dd66ae5468397c9d27,lifford Wolf <clifford@clifford.at>, 2015-07-18 12:16:27 +0200, , fixed techmap process error msg,,
8558,54588a276a0c18c06ed6a4eb98a29b373d4719b5,lifford Wolf <clifford@clifford.at>, 2015-07-18 11:59:04 +0200, , avoid tristate warning blackbox ice40 cells_sim.v,,
8559,8393f705381b00f1e4a3c74df87eb638c15745d9,lifford Wolf <clifford@clifford.at>, 2015-07-16 22:10:26 +0200, , fix select command,,
8560,55acc51ad46f381614daf0dc399b9258ab332206,lifford Wolf <clifford@clifford.at>, 2015-07-10 13:20:57 +0200, , fixed usage this.url_prefix,,
8561,85aaf08e53763a665d358d2c81d80a1de02e793f,lifford Wolf <clifford@clifford.at>, 2015-07-06 17:45:56 +0200, , improved liberty file test case,,
8562,3049a08912b4da0ac952a111fc4ed0484938ab2b,lifford Wolf <clifford@clifford.at>, 2015-07-06 17:45:40 +0200, , updated abc,,
8563,d2ff5d9994f83125578902587bdebd5b749c1beb,lifford Wolf <clifford@clifford.at>, 2015-07-06 13:28:00 +0200, , collect disabled memwr cell,,
8564,c4dde71dcaffa2b1414817cd4ff4885c12d1defd,lifford Wolf <clifford@clifford.at>, 2015-07-04 17:08:44 +0200, , improved yosysjs webworker api,,
8565,766dd514472e189dde04363c1ee715be7b8a917e,lifford Wolf <clifford@clifford.at>, 2015-07-03 18:42:36 +0200, , bugfix fsm_extract,,
8566,f0c9a099d20bc3ddee55155fe3d37b8d8d189a01,lifford Wolf <clifford@clifford.at>, 2015-07-02 15:25:38 +0200, , added synth nofsm,,
8567,6c84341f22b2758181164e8d5cddd23e3589c90b,lifford Wolf <clifford@clifford.at>, 2015-07-02 11:14:30 +0200, , fixed trailing whitespaces,,
8568,053058d78167f7f1ec377fddcee8b648a5ae4138,lifford Wolf <clifford@clifford.at>, 2015-07-01 10:49:21 +0200, , added opt_const clkinv,,
8569,ee9188a5b4013f22d2694d4c3e5bb7d08438bfb3,lifford Wolf <clifford@clifford.at>, 2015-06-30 17:11:46 +0200, , added logic loop error handling freduce,,
8570,7987f232003ea30ac9200e4ba0f5d14eae69505c,lifford Wolf <clifford@clifford.at>, 2015-06-30 01:49:55 +0200, , merge branch master github.com cliffordwolf yosys,,
8571,77e89399a659e5c16e5cd6a8040e38e811e7192d,lifford Wolf <clifford@clifford.at>, 2015-06-30 01:38:34 +0200, , bugfix chparam,,
8572,caa274ada6f2f35119cff943d0e9ed05dfaaeec7,lifford Wolf <clifford@clifford.at>, 2015-06-30 01:37:59 +0200, , added design rename module new_name,,
8573,358e41591891fc74045860b0c3364cb155726b30,lifford Wolf <clifford@clifford.at>, 2015-06-28 17:47:58 +0200, , added,,
8574,df0163cd2b0dfd7c825f13ecb1c22f4f4d494a3b,lifford Wolf <clifford@clifford.at>, 2015-06-20 09:31:19 +0200, , ice40 set min bram efficiency,,
8575,94fbaff58ff4e99f81c4876a0f820ca74a0ad08a,lifford Wolf <clifford@clifford.at>, 2015-06-20 08:58:02 +0200, , using static mem size 128 emcc build,,
8576,3123c454153f1d40a3839ffe1791de5c2d048693,lifford Wolf <clifford@clifford.at>, 2015-06-19 16:43:02 +0200, , added init support smv back end,,
8577,6c6bf4999e9d8c2c61a04552deaec8b2569fc18c,lifford Wolf <clifford@clifford.at>, 2015-06-19 16:26:53 +0200, , progress smv back end,,
8578,8c79765de59902ae935db436d2a4d7bbc8bb7e47,lifford Wolf <clifford@clifford.at>, 2015-06-19 14:08:46 +0200, , progress smv back end,,
8579,8a86162ae9a4e2939af162edfc6fa281931f786e,lifford Wolf <clifford@clifford.at>, 2015-06-18 16:29:11 +0200, , progress smv back end,,
8580,8e84418225b9e9a22f4a7c4493aa551e596f5e9d,lifford Wolf <clifford@clifford.at>, 2015-06-17 09:56:42 +0200, , progress smv back end,,
8581,99100f367d9239b4607a7fee05855a5f34be4467,lifford Wolf <clifford@clifford.at>, 2015-06-17 09:38:56 +0200, , added rename top new_name,,
8582,9f7a5b4ef92357761a3526fdc1c8171d8be9888c,lifford Wolf <clifford@clifford.at>, 2015-06-17 07:24:27 +0200, , progress smv back end,,
8583,b8c5e27006638ea6a494334acd59b57ab3d13326,lifford Wolf <clifford@clifford.at>, 2015-06-16 19:05:26 +0200, , progress smv back end,,
8584,ed128b82d72862a422134354589f87b45c005d93,lifford Wolf <clifford@clifford.at>, 2015-06-15 17:07:40 +0200, , added synth nordff noalumacc,,
8585,52315039c5facc989d997eb1059466f1f29dd61d,lifford Wolf <clifford@clifford.at>, 2015-06-15 17:01:01 +0200, , progress smv back end,,
8586,0f01ef61efd9dc791a83974e79937271684d8d5e,lifford Wolf <clifford@clifford.at>, 2015-06-15 13:24:17 +0200, , progress smv back end,,
8587,ea23bb8aa4a5b66205a536e607fe8a7c983826ec,lifford Wolf <clifford@clifford.at>, 2015-06-15 00:46:27 +0200, , added write_smv skeleton,,
8588,93685a77c6846be3e8e28c041688f668d132c30c,lifford Wolf <clifford@clifford.at>, 2015-06-14 16:22:06 +0200, , removed debug code write_smt2,,
8589,66910e15b23856a132e9fce5b97ef660327086eb,lifford Wolf <clifford@clifford.at>, 2015-06-14 16:15:51 +0200, , modernized memory_dff fixed bug,,
8590,f6eca509bbf69d6b98f12c65bbb9c842026d9df7,lifford Wolf <clifford@clifford.at>, 2015-06-14 15:47:11 +0200, , added memory nordff,,
8591,255dcb27a0c68c96eda07a0114cd5f4c777d3d46,lifford Wolf <clifford@clifford.at>, 2015-06-14 15:46:47 +0200, , added write_smt2 mem,,
8592,285f140f60e9036d8a6bc7d5d2c6983b7c873441,lifford Wolf <clifford@clifford.at>, 2015-06-11 15:48:40 +0200, , makefile fix yosysjs build,,
8593,4c733301e6d13b6b13aef4549f262d05007ffc9f,lifford Wolf <clifford@clifford.at>, 2015-06-11 13:39:49 +0200, , fixed cstr_buf std string small string optimization,,
8594,3a6abc9bf6a37f1f098522d80483c836c78ff85b,lifford Wolf <clifford@clifford.at>, 2015-06-11 10:48:16 +0200, , improvement cellaigs.cc json aig,,
8595,1ae360cf725db65c54c69042bcef66f1728b4df6,lifford Wolf <clifford@clifford.at>, 2015-06-10 23:00:12 +0200, , aigmaker refactoring,,
8596,e5348817947be85cb69f42c7e0ec0706d0511f0f,lifford Wolf <clifford@clifford.at>, 2015-06-10 08:13:56 +0200, , added json aig,,
8597,56d48227195139f9b85c9f868a192c116266dac4,lifford Wolf <clifford@clifford.at>, 2015-06-10 07:24:26 +0200, , renamed aig aigmap,,
8598,85287295b27dc3d51d2958dccb4f9098984b794a,lifford Wolf <clifford@clifford.at>, 2015-06-10 07:16:30 +0200, , fixed cellaigs port extending,,
8599,66f9ee412ae94fa305660bdc33fa0c00fedd5500,lifford Wolf <clifford@clifford.at>, 2015-06-09 22:33:26 +0200, , added aig pas,,
8600,9500b564aca78aa826d4bbf034001693bad9edff,lifford Wolf <clifford@clifford.at>, 2015-06-09 20:28:17 +0200, , synth_ice40 flattens default,,
8601,e49e2662aae12a1ff980a89b06e5b46403f6068d,lifford Wolf <clifford@clifford.at>, 2015-06-09 09:54:22 +0200, , added cellaigs api,,
8602,b57cb4a7fea01b1e5b3242d3ee4bd90077bac960,lifford Wolf <clifford@clifford.at>, 2015-06-09 07:19:04 +0200, , merge clock inverter memory_dff,,
8603,c88be7bae5e06a605aea0cebc483bf5d02737bf1,lifford Wolf <clifford@clifford.at>, 2015-06-09 06:42:07 +0200, , merge branch verilog backend memv2 github.com wluker yosys,,
8604,2f90499e3db061e07fbe6cc544d7f888db34eb6d,uke whittlesey <luke.whittlesey@gmail.com>, 2015-06-08 17:35:40 -0400, , mem cell verilog backend grouped writes clock,,
8605,de4f4dad3c69561711e878dbcbf3019e1a44e907,lifford Wolf <clifford@clifford.at>, 2015-06-08 14:49:34 +0200, , fixed handling module clone copy,,
8606,98650a06099e3b1dbea98f9c5e02af263a4f76ee,lifford Wolf <clifford@clifford.at>, 2015-06-08 14:49:02 +0200, , added log_dump support idstrings,,
8607,13983e8318c8aa92a0549fea1803526f7920f331,lifford Wolf <clifford@clifford.at>, 2015-06-08 14:03:06 +0200, , fixed handling parameter reversed range,,
8608,a8fe0409062cb214d61d527ad2060c1f3d585026,uke whittlesey <luke.whittlesey@gmail.com>, 2015-06-04 14:56:13 -0400, , bug fix mem verilog backend changed test bram flow make test,,
8609,08f9b38a9c974318efa071cd78616b1bc8de73b3,lifford Wolf <clifford@clifford.at>, 2015-05-31 14:24:34 +0200, , added opt_share share_all,,
8610,09ef279b603fba4377752ef712ab106b547d1fb2,lifford Wolf <clifford@clifford.at>, 2015-05-31 13:10:43 +0200, , added ice40 pll cell,,
8611,522705cc280367f6d58a01010894701a4003c8a8,lifford Wolf <clifford@clifford.at>, 2015-05-31 07:51:12 +0200, , added liberty dont_use support dfflibmap,,
8612,99b8746d277522cba2516747666645adb8f81a68,lifford Wolf <clifford@clifford.at>, 2015-05-29 20:08:00 +0200, , fixed signedness genvar expression,,
8613,c329233f0de691d818cc8b1aff3dd23cebf38949,lifford Wolf <clifford@clifford.at>, 2015-05-26 17:04:37 +0200, , added output args synth_ice40,,
8614,08a4af3cde27acb57085d2eac5f897310d98a06e,lifford Wolf <clifford@clifford.at>, 2015-05-24 08:03:21 +0200, , improvement blif front end,,
8615,313f570fcc00c0e52fe889ff5f26899f3ddf2577,lifford Wolf <clifford@clifford.at>, 2015-05-23 10:17:03 +0200, , improved ice40 sb_io sim model,,
8616,9f772eb970924f39df8c334acb319c34ef2b3db9,lifford Wolf <clifford@clifford.at>, 2015-05-23 10:14:53 +0200, , improved flatten handling inout port,,
8617,4b6221478ecc2dbb998dcf7753b0e1ebe685860f,lifford Wolf <clifford@clifford.at>, 2015-05-23 09:45:48 +0200, , added simple dlatch support opt_rmdff,,
8618,264eb8eb6e846f01bf008feadc564ce88798041b,lifford Wolf <clifford@clifford.at>, 2015-05-23 09:30:24 +0200, , added ice40 sb_io sim model,,
8619,98bceed0da2daef31ce6952a4f153c60b1ad8628,lifford Wolf <clifford@clifford.at>, 2015-05-22 08:23:03 +0200, , merge branch master github.com cliffordwolf yosys,,
8620,e122c2644e4bbcb9384c7f0b65c69cc9671698dd,lifford Wolf <clifford@clifford.at>, 2015-05-22 08:20:29 +0200, , preserve used wire init attribute opt_clean,,
8621,4744bb95fb9b9ff982b26e68c9f495dab4ad0a38,lifford Wolf <clifford@clifford.at>, 2015-05-20 13:55:50 +0200, , fix mem verilog back end,,
8622,6061b7bd58c2f528f33d1f3859f99a5d0babca21,lifford Wolf <clifford@clifford.at>, 2015-05-18 11:15:49 +0200, , bugfix blif front end,,
8623,83499dc1ba14bc164991be0ee9bdf0ae0a7beff9,lifford Wolf <clifford@clifford.at>, 2015-05-17 19:54:00 +0200, , added vloghtb test_febe.sh,,
8624,3ecb2bf0674a97ccfc66c6d8432a3b43355b3c0c,lifford Wolf <clifford@clifford.at>, 2015-05-17 18:58:24 +0200, , improved .latch support blif front end,,
8625,2cc4e75914eddcf8a850bb5b7ce7bcdb093fa75e,lifford Wolf <clifford@clifford.at>, 2015-05-17 15:25:03 +0200, , added read_blif command,,
8626,e5116eeb77c5b7d77f726da4d512f14b7f31eada,lifford Wolf <clifford@clifford.at>, 2015-05-17 15:10:37 +0200, , generalized blifparse api,,
8627,7dad017c9ce7b00a1aa3cc0b323297d8fe2cccf5,lifford Wolf <clifford@clifford.at>, 2015-05-17 14:44:28 +0200, , abc blifparse file reorganization,,
8628,61512b6f4115fce5326b78914b675be278c6845f,lifford Wolf <clifford@clifford.at>, 2015-05-17 08:19:52 +0200, , verific build fix,,
8629,c2f30e0de41d93ef7e6468ba7041c51c971c6a0c,lifford Wolf <clifford@clifford.at>, 2015-05-13 06:45:12 +0200, , added .barbuf support abc blif parser,,
8630,dae00e1d8301aae25f3432ca12995c9a3b380679,lifford Wolf <clifford@clifford.at>, 2015-05-11 21:46:35 +0200, , changed file open python script,,
8631,42348cddd9218f198e93bc11909e7b118a71c9ba,lifford Wolf <clifford@clifford.at>, 2015-05-11 21:38:06 +0200,63, merge pull request wluker verilog backend mem fixed bug mem cell verilog code generation,,
8632,3bb5f064b872e6e313d66e2d34e431da032f6938,uke whittlesey <luke.whittlesey@gmail.com>, 2015-05-11 14:05:18 -0400, , fixed bug mem cell verilog code generation,,
8633,9e56739634bc8aef9b0b342a47d4b01eeb116e36,lifford Wolf <clifford@clifford.at>, 2015-05-10 21:38:41 +0200, , disabled broken mem support verilog backend,,
8634,e47218e9ea678b705cb79e687fa88d8afb2ced4e,lifford Wolf <clifford@clifford.at>, 2015-05-10 21:23:59 +0200,62, merge pull request wluker verilog backend mem added support mem cell verilog backend,,
8635,6de8fea2c77abb936ba2356bf5c1425a15f5edd7,uke whittlesey <luke.whittlesey@gmail.com>, 2015-05-10 11:33:24 -0400, , made change recommended clifford wolf ... removed bit_check_equal used rtlil sigbit individual bit used dict instead std map used rtlil sigspec instead std vector,,
8636,2c1e15029786fe8a118343b7a81f681450a8ce93,uke whittlesey <luke.whittlesey@gmail.com>, 2015-05-08 15:29:51 -0400, , verilog backend mem cell able handle different write enable bit rd_transparent parameter setting,,
8637,c0b68f4848f709034d68dbfa8697abe76b67a69e,uke whittlesey <luke.whittlesey@gmail.com>, 2015-05-07 13:03:09 -0400, , added support mem cell verilog backend,,
8638,7c623182393aa2e8445336a99f0cfd4bc7c7e88f,ddiehung <e.hung@imperial.ac.uk>, 2015-05-03 12:53:09 +0100, , fix zero mask,,
8639,079c1205fec6d194114b3d031d78a23cb8e0e7f9,ddiehung <e.hung@imperial.ac.uk>, 2015-05-03 10:37:20 +0100, , escape,,
8640,74626185910fb5da623645539b44d7173382dcc2,lifford Wolf <clifford@clifford.at>, 2015-04-29 19:55:32 +0200, , fixed memory_unpack initialized memory,,
8641,96be31de89bfcfb64d195dbdc0891bd507aec399,lifford Wolf <clifford@clifford.at>, 2015-04-29 07:44:57 +0200, , preserve important attribute splitnets,,
8642,f483dce7c231f83937b5944ed0166a70594a0e8b,lifford Wolf <clifford@clifford.at>, 2015-04-29 07:28:15 +0200, , added neq logic_not reduce_bool optimization,,
8643,872e13321c4c39997d3b14408224ef1c2fcc0821,ddiehung <e.hung@imperial.ac.uk>, 2015-04-28 08:56:00 +0100, , vtr escape angle bracket well,,
8644,058deb777e72458fa018e21eaf0322ca75b86fd7,ddiehung <e.hung@imperial.ac.uk>, 2015-04-28 08:55:26 +0100, , blifwriter write .names true false undef type,,
8645,9d067fecea8d17dc3e800d09973f5ddaae41774b,lifford Wolf <clifford@clifford.at>, 2015-04-27 11:36:13 +0200, , ice40_opt bugfix,,
8646,310fde197e14963cf591ccbefeef8b0ced1e1deb,lifford Wolf <clifford@clifford.at>, 2015-04-27 10:27:50 +0200, , ice40 sb_carry const fold unmap sb_lut,,
8647,794d22969dae1a31af36719574351cf75e4fe033,lifford Wolf <clifford@clifford.at>, 2015-04-27 10:16:07 +0200, , added simplemap lut support,,
8648,8d4a675f91b67d6ce87cb2af19526410cf4c6d36,lifford Wolf <clifford@clifford.at>, 2015-04-27 08:38:14 +0200, , added ice40 const folding support sb_carry,,
8649,752851954b8330b3f4f443f799b3b121f416b51e,lifford Wolf <clifford@clifford.at>, 2015-04-26 08:39:31 +0200, , initialization support ice40 bram mode,,
8650,b4d7a590e8d6ab5034adf9a34c1ef4a3b3c2a708,lifford Wolf <clifford@clifford.at>, 2015-04-25 20:44:51 +0200, , initialized ice40 brams mode,,
8651,4cc44005145310e544d0eb7bfd6b1a2ecdf7f1a7,lifford Wolf <clifford@clifford.at>, 2015-04-25 20:01:37 +0200, , improved ice40 sb_ram40_4k simulation model,,
8652,bd0597137dd74ed2d5342d43b51b37adab68e401,lifford Wolf <clifford@clifford.at>, 2015-04-25 18:07:13 +0200, , updated abc rev 779de2de1481,,
8653,82a4722f460a05bfa1d70df34b201fc72cae02ce,lifford Wolf <clifford@clifford.at>, 2015-04-25 18:04:57 +0200, , ice40 bram improvement,,
8654,49859393bbddfe9445757f3df0ff573c9072a594,lifford Wolf <clifford@clifford.at>, 2015-04-24 22:04:05 +0200, , improved attribute api handling src attribute,,
8655,687f5a5b12b41c4e26c9e5b8d3815c268a7ff7be,lifford Wolf <clifford@clifford.at>, 2015-04-24 15:38:11 +0200, , ice40 bram progress,,
8656,308a59aa181103ea11aef26e43c9ae6993ad0040,lifford Wolf <clifford@clifford.at>, 2015-04-24 08:32:07 +0200, , ice40 bram test fix,,
8657,d6f7698f591aa1957e263e13b66d0d808cf5a478,lifford Wolf <clifford@clifford.at>, 2015-04-24 00:06:50 +0200, , added ice40 bram support,,
8658,11f77205f571cf4afb2ef3ba298444c2596cd81d,lifford Wolf <clifford@clifford.at>, 2015-04-22 06:40:23 +0200, , fixed memory_share unconditional write part select memory,,
8659,1277d1bcb8c325d1c7addafee9da90b521bc0da6,lifford Wolf <clifford@clifford.at>, 2015-04-19 21:37:40 +0200, , ice40 added sb_ram40_4k nrnw model,,
8660,7ff802e199d231029f735a3e37bec508e0d840c5,lifford Wolf <clifford@clifford.at>, 2015-04-19 21:30:46 +0200, , verilog front end define blackbox lib mode,,
8661,49ef830464ec03789d46595e240ff95369f21607,lifford Wolf <clifford@clifford.at>, 2015-04-18 09:41:31 +0200, , added sync reset ice40 test_ffs.sh,,
8662,f564a658517f510dce12c5ef8bcc2a9ec9dd055b,lifford Wolf <clifford@clifford.at>, 2015-04-18 09:33:34 +0200, , added ice40 test_arith,,
8663,f78fa718be5ff611547dbadce5f2dc3e9fb59384,lifford Wolf <clifford@clifford.at>, 2015-04-18 09:33:08 +0200, , added ice40 sb_carry support,,
8664,faa95dd8455a87726f1612c32383675c24fcfcb7,lifford Wolf <clifford@clifford.at>, 2015-04-18 09:29:03 +0200, , consider blackbox module sat command,,
8665,9041f34233a0bfeb10f98bbbed297614487c2d11,lifford Wolf <clifford@clifford.at>, 2015-04-18 08:04:31 +0200, , improved handling init value opt_rmdff based patch mingyu gao user gaomy3832 github,,
8666,8cdbcf6859e29fa4cda9b40a7cf51b9bef0ba779,lifford Wolf <clifford@clifford.at>, 2015-04-17 21:35:59 +0200, , bugfix _dff_ dff2dffe direct match,,
8667,661b64755915c6393fc56a8a543171e3722c91e1,lifford Wolf <clifford@clifford.at>, 2015-04-17 11:54:25 +0200, , added mapping synchronous set reset ice40 flow,,
8668,e050467b89ea5594089aeb4b5f44b7b20159062b,lifford Wolf <clifford@clifford.at>, 2015-04-16 18:23:43 +0200, , improved maccmap help message,,
8669,cfdc9fc50ed3280fb1e048bbf6125f009ab44403,lifford Wolf <clifford@clifford.at>, 2015-04-16 18:13:41 +0200, , doe start comment label,,
8670,31755ed1cfe4516ddcad30847ed1b2b066bfdf8b,lifford Wolf <clifford@clifford.at>, 2015-04-16 12:09:14 +0200, , changed ice40 port name,,
8671,dc30b034f74065f5a45badad7b22f4a721ecc16e,lifford Wolf <clifford@clifford.at>, 2015-04-16 11:47:59 +0200, , fixed dff2dffe direct match,,
8672,3e9e6e1c226eade37f6ee3afc6aabecf3abc8d2e,lifford Wolf <clifford@clifford.at>, 2015-04-16 11:31:15 +0200, , added simple ice40 dff test,,
8673,0d344a23d36fba06cc1032e8754c70ad5c1f4b15,lifford Wolf <clifford@clifford.at>, 2015-04-16 11:30:56 +0200, , improved ice40 dff cell mapping,,
8674,f80d020f17c68f6176dbf38a322325c9ccb74f74,lifford Wolf <clifford@clifford.at>, 2015-04-16 11:30:17 +0200, , added dff2dffe direct match,,
8675,4529c56cc67042235c80e337c92ead2d154da1c4,lifford Wolf <clifford@clifford.at>, 2015-04-14 13:45:15 +0200, , use hierarchy auto top synth_ice40,,
8676,06ce496f8da61d81f2c1abd4f6c4977c55a0d4b6,lifford Wolf <clifford@clifford.at>, 2015-04-14 13:44:43 +0200, , cell ice40 cell library,,
8677,2fc2f8f5b368c520e982a6ab21cb115844dba7f3,lifford Wolf <clifford@clifford.at>, 2015-04-13 19:28:12 +0200, , added splice wire,,
8678,e305d858075902cdfe277f36ce52f8e01de65f7e,lifford Wolf <clifford@clifford.at>, 2015-04-13 19:27:49 +0200, , added handling bool output cell wreduce,,
8679,3481f46d1ef66c3dea323bc5a23544f0546dcf44,lifford Wolf <clifford@clifford.at>, 2015-04-09 17:12:12 +0200, , improved xilinx bram1 test,,
8680,7319951145e935d3a11f063ec73e829728b91efe,lifford Wolf <clifford@clifford.at>, 2015-04-09 16:08:54 +0200, , added memory_bram make_outreg feature,,
8681,44519d439969ec7b7d42a8891f04689b6291ab36,lifford Wolf <clifford@clifford.at>, 2015-04-09 15:37:54 +0200, , added back end auto detect .edif .json,,
8682,d176e613c2fea8d5ac5d9bf505b188ca13da95ef,lifford Wolf <clifford@clifford.at>, 2015-04-09 15:12:26 +0200, , minor fix handling init attribute,,
8683,229825e1b8936bd346829cf0ec9cf1fb3a67fc19,lifford Wolf <clifford@clifford.at>, 2015-04-09 13:37:07 +0200, , xilinx dram ram64x1d ram128x1d,,
8684,25781e329b51ca84e5fd697705cb0377af64f90b,lifford Wolf <clifford@clifford.at>, 2015-04-09 13:20:19 +0200, , fixed const2big performance bug,,
8685,be7b9b34ca3f62f38e707becc44451c820f220c0,lifford Wolf <clifford@clifford.at>, 2015-04-09 12:02:26 +0200, , techmap code cleanup,,
8686,b00cad81d76bd83fe3210f8b84dec8c34acb7fd9,lifford Wolf <clifford@clifford.at>, 2015-04-09 08:17:14 +0200, , towards dram support xilinx flow,,
8687,21a1cc1b60f0c646dcc46c89440fc1a2cf606743,lifford Wolf <clifford@clifford.at>, 2015-04-08 12:14:34 +0200, , added support file name blank,,
8688,aa0ab975b956e3b37c4d861fcf067475a28fd491,lifford Wolf <clifford@clifford.at>, 2015-04-08 12:13:53 +0200, , removed techmap share_map use map filename instead,,
8689,8eadd8fb18eb0a0707dd5f3262adf2e811a5bc69,lifford Wolf <clifford@clifford.at>, 2015-04-07 22:22:09 +0200, , added select operator,,
8690,724cead61d07906bf652c2d4b0f18360b6a13a29,lifford Wolf <clifford@clifford.at>, 2015-04-07 20:27:10 +0200, , added pmuxtree command,,
8691,1f33b2a490cf44ec24de5e085ff2957a680519fb,lifford Wolf <clifford@clifford.at>, 2015-04-07 19:21:30 +0200, , added chparam list,,
8692,590f74d8f0978c58e7383e5ca3d16a759a006638,lifford Wolf <clifford@clifford.at>, 2015-04-07 18:03:27 +0200, , added decoder generation muxcover,,
8693,aae5f2ca0873d3a2a96f51d70b3b5bc2f2d0bcf9,lifford Wolf <clifford@clifford.at>, 2015-04-07 17:23:30 +0200, , added hashlib support std tuple,,
8694,f7fb21f1853ec6a0a711624e4f53a75321639b18,lifford Wolf <clifford@clifford.at>, 2015-04-07 15:42:25 +0200, , added muxcover command,,
8695,b31e77fd06af44336d572919c45a0089e6ac9c82,lifford Wolf <clifford@clifford.at>, 2015-04-07 15:07:01 +0200, , added pool pop,,
8696,c1af590f4e19852f958f76ab6afd8382957f80c1,lifford Wolf <clifford@clifford.at>, 2015-04-07 07:43:01 +0200, , typo fix,,
8697,329b841aac58028de51ecd65262f0dda546abf5c,lifford Wolf <clifford@clifford.at>, 2015-04-07 07:30:14 +0200, , added chparam command,,
8698,8520b7fbe0b24dda47749aa870881b6b03480d4a,lifford Wolf <clifford@clifford.at>, 2015-04-06 17:07:10 +0200, , added support initialized xilinx brams,,
8699,169d1c471165f77612d049478ca25720071272c4,lifford Wolf <clifford@clifford.at>, 2015-04-06 17:06:15 +0200, , added support initialized brams,,
8700,d19866615b5cb1ad24d28df544071dd65f6df78a,lifford Wolf <clifford@clifford.at>, 2015-04-06 13:03:37 +0200, , added xilinx test case initialized brams,,
8701,4389d9306ecb64df29115027ad9a948d852448bd,lifford Wolf <clifford@clifford.at>, 2015-04-06 08:44:30 +0200, , added xilinx bram black box module,,
8702,c0e2b3eb11657fc9a4eb9f04073a4f5f8affaa55,lifford Wolf <clifford@clifford.at>, 2015-04-06 01:49:58 +0200, , added port_directions write_json output,,
8703,a1c62b79d5d554be86b4b9bd53d72704b045acde,lifford Wolf <clifford@clifford.at>, 2015-04-05 18:04:19 +0200, , avoid parameter value size mem cell,,
8704,95944eb69e45837516ff9c0cba54f77ab89af754,lifford Wolf <clifford@clifford.at>, 2015-04-05 17:26:53 +0200, , make vector size related integer params mem sim model signed fix iverilog crash following warning verinum as_long truncated bit return 2147483647 711 error malloc ran memory,,
8705,706631225e9ef0d2954c4bef51aaa2817e0f5e86,lifford Wolf <clifford@clifford.at>, 2015-04-05 09:45:14 +0200, , added _mux4_ _mux8_ _mux16_ cell type,,
8706,c52a4cdeede6904f9b0d91a61a3fbeaade71a46a,lifford Wolf <clifford@clifford.at>, 2015-04-04 19:00:15 +0200, , added dffinit support initialized xilinx dff,,
8707,b0c0ede879341c0beeae4a9a5e8578da12f3b3f1,lifford Wolf <clifford@clifford.at>, 2015-04-04 18:06:52 +0200, , added init attribute support verilog backend,,
8708,0737bf5fb8d82427bc463582ce9e84c4109a7829,lifford Wolf <clifford@clifford.at>, 2015-04-04 15:13:35 +0200, , appnote 012 fix,,
8709,1d5d1f79f9dc21906f057dc4601904ba01559359,lifford Wolf <clifford@clifford.at>, 2015-04-04 13:48:13 +0200, , appnote 012,,
8710,082550f1f3aad3785ea5a712362a32e599e41f88,lifford Wolf <clifford@clifford.at>, 2015-04-04 11:47:59 +0200, , updated abc 51705b168d7a,,
8711,3b6ebb62fc49ad5b691019d2fd441d7e72bddb50,lifford Wolf <clifford@clifford.at>, 2015-04-04 09:35:21 +0200,55, merge pull request ahmedirfan1983 master added appnote impr btor,,
8712,13e2e71ebefa584ab4800eac9eecc81f323ca6c1,hmed Irfan <ahmedirfan1983@gmail.com>, 2015-04-03 17:11:45 +0200, , update readme corrected url,,
8713,ed750f0a55a5daf52ba557dd28689e5719700c25,hmed Irfan <ahmedirfan1983@gmail.com>, 2015-04-03 16:45:54 +0200, , delete btor.ys .ys script needed,,
8714,e82e4f7df4614a97a0ce60affe95f91237acc446,hmed Irfan <ahmedirfan1983@gmail.com>, 2015-04-03 16:45:14 +0200, , update readme pmux cell implemented,,
8715,ea2e0297d5b82c5084c3413b9838dfbfa51640b1,hmed Irfan <irfan@levert.(none)>, 2015-04-03 16:41:50 +0200, , separated memory next write cell,,
8716,bdf6b2b19ab2206f5957ad5b2ec582c2730d45ee,hmed Irfan <irfan@levert.(none)>, 2015-04-03 16:38:07 +0200, , merge branch master http github.com cliffordwolf yosys,,
8717,8acdd90bc918b780ad45cdac42b3baf84d2cc476,hmed Irfan <irfan@levert.(none)>, 2015-04-03 16:34:05 +0200, , merge branch btor http github.com ahmedirfan1983 yosys btor,,
8718,7ad179151bc444eb7ee664b2145b41de199c4920,hmed Irfan <irfan@levert.(none)>, 2015-04-03 16:20:29 +0200, , appnote verilog btor,,
8719,4b4490761949e738dee54bdfc52e080e0a5c9067,lifford Wolf <clifford@clifford.at>, 2015-03-29 20:22:08 +0200, , documentation improvement,,
8720,a923a63a892b8f0c39aa740c8fe207462fe2d8c8,lifford Wolf <clifford@clifford.at>, 2015-03-25 19:46:12 +0100, , ignore celldefine directive verilog front end,,
8721,e468d4cc6001b65b9c7e72d3f9c0e9b939ad31b9,lifford Wolf <clifford@clifford.at>, 2015-03-25 09:00:41 +0100, , fix cmos_cells.v,,
8722,68bbb15214e0048e4f32e0c38e192eab62dea7bd,lifford Wolf <clifford@clifford.at>, 2015-03-22 11:03:56 +0100, , fixed detection absolute path abc win32,,
8723,611cd010ae96b2b8eb394e051584861044977421,lifford Wolf <clifford@clifford.at>, 2015-03-22 09:49:46 +0100, , added blif reference appnote 010,,
8724,6f8547bfc6f744b1d683f1124dc3bfb88bf9c630,lifford Wolf <clifford@clifford.at>, 2015-03-20 09:10:16 +0100, , merge branch master github.com cliffordwolf yosys,,
8725,604c097f9818a5b29fa06223b88930630fafca5e,lifford Wolf <clifford@clifford.at>, 2015-03-20 09:10:02 +0100, , fix python 2.6.6,,
8726,8b1e0bdd9e029d1ddbc38ec8f26dc23608636e58,lifford Wolf <clifford@clifford.at>, 2015-03-18 16:03:19 +0100, , fixed handling quote liberty parser,,
8727,aed4d763cf40c6341f5a53eb856a940ace4b15e7,lifford Wolf <clifford@clifford.at>, 2015-03-18 08:33:40 +0100, , added hierarchy auto top,,
8728,67e6dcd34a3cb1373a9c64d30a29ec807158af38,lifford Wolf <clifford@clifford.at>, 2015-03-18 08:01:37 +0100, , added verilog backend dffsr support,,
8729,6c8fdb18295fa173395a8bc13540917ffb42d897,lifford Wolf <clifford@clifford.at>, 2015-03-06 10:21:21 +0100, , documentation json format added attribute,,
8730,42d5d94a5d28c251dbee62316ba6c1cb7cd71f24,lifford Wolf <clifford@clifford.at>, 2015-03-05 20:37:55 +0100, , added first version synth_ice40,,
8731,ed15400fc6dc2ac29698d155469711b7be8c4ab2,lifford Wolf <clifford@clifford.at>, 2015-03-04 15:52:34 +0100, , fixed bug hierarchy parametric design,,
8732,adc12ce46e488be2080e7575dac958cb7fc128c1,lifford Wolf <clifford@clifford.at>, 2015-03-03 09:41:41 +0100, , json bugfix,,
8733,4fc63f27a1a879e4b724b7e478dbd3047961ae71,lifford Wolf <clifford@clifford.at>, 2015-03-03 09:28:44 +0100, , json backend improvement,,
8734,795a6e1d04c666dbdef9a91ea55595fb168087d6,lifford Wolf <clifford@clifford.at>, 2015-03-02 23:47:45 +0100, , added write_blif attr,,
8735,8b488983d0aa04a66f43d04ba77bb1a72fbbbf9b,lifford Wolf <clifford@clifford.at>, 2015-03-02 23:30:58 +0100, , added json backend,,
8736,422794c5840784cab11930cfa305ed9351bb1a98,lifford Wolf <clifford@clifford.at>, 2015-03-01 11:20:22 +0100, , const fold parameter defs demand astnode,,
8737,5d4f513c3bfa3848765daeb3e1cd9c937650231e,lifford Wolf <clifford@clifford.at>, 2015-02-26 19:02:55 +0100, , added assume support write_smt2,,
8738,1f1deda888ea32ade2478fca9fcb510ada477606,lifford Wolf <clifford@clifford.at>, 2015-02-26 18:47:39 +0100, , added non std verilog assume statement,,
8739,b005eedf369bc60ce5f7cba9a0db4694f22a360f,lifford Wolf <clifford@clifford.at>, 2015-02-26 18:04:10 +0100, , added assume cell type,,
8740,27a918eadf11cfe6cfe0eead022c8ff3336a855e,lifford Wolf <clifford@clifford.at>, 2015-02-25 23:01:54 +0100, , merge branch master github.com cliffordwolf yosys,,
8741,331f8b8d0ba2c11aac89f15622b23a0284c538d7,lifford Wolf <clifford@clifford.at>, 2015-02-25 23:01:42 +0100, , bugfix iopadmap,,
8742,3fe18c26cd020b31012e465c5a8b1db0abe64182,lifford Wolf <clifford@clifford.at>, 2015-02-25 12:46:00 +0100, , added keep_hierarchy attribute,,
8743,9ae21263f0de0c0011c7de290af3600ddeb51a34,lifford Wolf <clifford@clifford.at>, 2015-02-24 22:31:30 +0100, , cleanup clean,,
8744,81fa4e81a60ffee742c676ab68deefa15495aab9,lifford Wolf <clifford@clifford.at>, 2015-02-24 11:01:00 +0100, , fixed compilation problem gcc 4.6.3 use enum instead const ints original patch andrew becker andrew.becker epfl.ch,,
8745,ff3f2448b18ce01a7af876816df8f03cf32f3145,lifford Wolf <clifford@clifford.at>, 2015-02-22 16:30:02 +0100, , minor write_smt2 help msg change,,
8746,c4f383e45263add92d0032be11a1b7397e4fcc25,lifford Wolf <clifford@clifford.at>, 2015-02-22 16:29:44 +0100, , fixed check assert,,
8747,4b89dd983c7edf23db77f0ca54f1133bc646b954,lifford Wolf <clifford@clifford.at>, 2015-02-22 16:19:10 +0100, , added mod mod write_smt2 output,,
8748,d361d313e1e190f5d55508b2155ddd23230befc3,lifford Wolf <clifford@clifford.at>, 2015-02-22 13:02:48 +0100, , added check assert doc,,
8749,e8307cefd9c67420bf176655096a72978720e9ad,lifford Wolf <clifford@clifford.at>, 2015-02-22 13:00:41 +0100, , added check assert,,
8750,39d25b212cb0b7ef11aeabea3c19877a31820d98,lifford Wolf <clifford@clifford.at>, 2015-02-22 12:42:05 +0100, , fixed sat initsteps one bug,,
8751,fae0e75ace66d77eaf434305bdb06ca29931ec7b,lifford Wolf <clifford@clifford.at>, 2015-02-21 22:52:49 +0100, , added sat stepsize sat tempinduct step,,
8752,b19c926af8badd5d5ff84b4cd54e7f40de68c504,lifford Wolf <clifford@clifford.at>, 2015-02-21 22:03:54 +0100, , sat docu change,,
8753,9237fb924e74a0ed687992df6988b4aa2105614e,lifford Wolf <clifford@clifford.at>, 2015-02-21 20:05:16 +0100, , sat tempinduct baseonly maxsteps reach maxsteps good thing,,
8754,1688b9b464fd5f594e5bf506dc0e859eaee305de,lifford Wolf <clifford@clifford.at>, 2015-02-21 17:53:22 +0100, , added sat tempinduct baseonly tempinduct inductonly,,
8755,dcbd00c101465323d173fac9bc5efb4f0d19f377,lifford Wolf <clifford@clifford.at>, 2015-02-21 17:43:49 +0100, , fixed basecase init sat tempinduct,,
8756,49dd9c713f008173100e159782223aede631b510,lifford Wolf <clifford@clifford.at>, 2015-02-21 15:01:13 +0100, , fixed flatten non pre derived module,,
8757,1f6737f08f812f01e3917389e1fee5a37bd446b6,lifford Wolf <clifford@clifford.at>, 2015-02-21 14:31:02 +0100, , hotfix yosysjs demo03.html,,
8758,1fe15a5973bcd7b5d07ea82fd85545a6e73a20f0,lifford Wolf <clifford@clifford.at>, 2015-02-21 14:25:34 +0100, , yosysjs wait viz load,,
8759,4e6ca7760f801ce5ea16c6ea9be3ad4a86aa3b1d,lifford Wolf <clifford@clifford.at>, 2015-02-21 12:15:41 +0100, , replaced ezdefaultsat ezsatptr,,
8760,f778a4081c9b509c0a1d886f8668b1931bfc93d6,lifford Wolf <clifford@clifford.at>, 2015-02-21 11:21:28 +0100, , catch constant assigned cell output flatten,,
8761,d5ce9a32ef51cd56810b3a1842dff846c1c8eab6,lifford Wolf <clifford@clifford.at>, 2015-02-20 10:33:20 +0100, , added deep recursion warning ast simplify,,
8762,dc1a0f06fcfe545825f0a432cd42297785c98c1a,lifford Wolf <clifford@clifford.at>, 2015-02-20 10:21:36 +0100, , parser support complex delay expression,,
8763,78b991d760d52311c09287a2e20270c83c069b6c,lifford Wolf <clifford@clifford.at>, 2015-02-19 13:55:36 +0100, , yosysjs firefox fix,,
8764,e0e6d130cd083a8285ea2991629e0049023da234,lifford Wolf <clifford@clifford.at>, 2015-02-19 13:36:54 +0100, , yosysjs stuff,,
8765,08c0fe164fefb28dc209d35e7bd757538311d2e6,lifford Wolf <clifford@clifford.at>, 2015-02-19 13:19:04 +0100, , format fix sat dump_json,,
8766,1ecee6c49cf18f4acec7ae942d36db7370c92071,lifford Wolf <clifford@clifford.at>, 2015-02-19 10:53:40 +0100, , added sat dump_json wavejson format,,
8767,20eb5cad4b41cbf2278f3213fb8f24a944fb2f7d,lifford Wolf <clifford@clifford.at>, 2015-02-19 09:11:38 +0100, , changed show default win32,,
8768,c2ba4fb2fdfde25c10930d7399bacee390a3cc65,lifford Wolf <clifford@clifford.at>, 2015-02-18 23:35:23 +0100, , convert floating point cell parameter string,,
8769,f41378af8c463f2f49f3a04bcbc39419b83c9553,lifford Wolf <clifford@clifford.at>, 2015-02-18 14:54:22 +0100, , fixed clang svn trunk warning,,
8770,e4cf604ffda0033c0c0509421eeb6fb39bb975b5,lifford Wolf <clifford@clifford.at>, 2015-02-18 07:19:03 +0100, , merge branch master github.com cliffordwolf yosys,,
8771,5f54be54b85c70beea5921a5042824d18a0f4c20,lifford Wolf <clifford@clifford.at>, 2015-02-18 07:18:34 +0100, , added select cie coe,,
8772,024aa559e282347a08d5fe8e3f3cdccdd024a899,lifford Wolf <clifford@clifford.at>, 2015-02-17 13:02:16 +0100, , wreduce help typo fix,,
8773,138547f41b5851abd7631074b1dbc3d6ef3fb4b3,lifford Wolf <clifford@clifford.at>, 2015-02-17 13:01:01 +0100, , codingreadme,,
8774,4c22195c38753265c91d2406ba5d8c39e84a0749,lifford Wolf <clifford@clifford.at>, 2015-02-16 14:10:00 +0100, , yosysjs fix firefox,,
8775,3e5e9a38895b0ce45c185916fa946dec38ffbab3,lifford Wolf <clifford@clifford.at>, 2015-02-16 13:23:54 +0100, , yosysjs stuff,,
8776,33e80b96c7aac6b93e6bee18572abf529f8cc1fa,lifford Wolf <clifford@clifford.at>, 2015-02-16 12:41:48 +0100, , added yosysjs wrapper,,
8777,0748ef638d34bb5dd125271abc4fe051f95a790d,lifford Wolf <clifford@clifford.at>, 2015-02-16 09:08:00 +0100, , bugfix wreduce,,
8778,162432a722039734743895b28fae5670ecdd0440,lifford Wolf <clifford@clifford.at>, 2015-02-16 00:11:22 +0100, , yosys.js improvement,,
8779,0283703f9e6855226bece8d36567d292bd69b188,lifford Wolf <clifford@clifford.at>, 2015-02-15 22:53:41 +0100, , added viz yosys.js,,
8780,549d56bd213b95774cd625abfadf411c6561eea8,lifford Wolf <clifford@clifford.at>, 2015-02-15 18:10:54 +0100, , added yosys.js support,,
8781,8d45f81046a159df38e20b00cf0d74b1bb02a073,lifford Wolf <clifford@clifford.at>, 2015-02-15 17:14:09 +0100, , emcc stuff,,
8782,c2cc342e1a3d223caf1059fd2f255b0985ded61c,lifford Wolf <clifford@clifford.at>, 2015-02-15 16:16:08 +0100, , improved yosys.js example,,
8783,4d34d031f9c0b62cc4f669114c60ecdfdc555274,lifford Wolf <clifford@clifford.at>, 2015-02-15 13:25:15 +0100, , added stat synth synth_xilinx,,
8784,881dcd8af988664b92a85daa5d82e90b1df29b51,lifford Wolf <clifford@clifford.at>, 2015-02-15 13:00:00 +0100, , added final check synth synth_xilinx,,
8785,40f021e1367af8cc8cd2ea133ba4cb0d2f342cbd,lifford Wolf <clifford@clifford.at>, 2015-02-15 12:58:12 +0100, , added check noinit,,
8786,a54c994e2be340d3d036c160e5cd065a72fe5603,lifford Wolf <clifford@clifford.at>, 2015-02-15 12:57:41 +0100, , cosmetic fix hierarchy blackbox module,,
8787,3216f9420e2f5aed0aa3e38ff89ab616db9b0849,lifford Wolf <clifford@clifford.at>, 2015-02-15 12:09:30 +0100, , emscripten stuff added example app,,
8788,86819cc9f827b02da8cc44cc14bce7bc81ab5e9b,lifford Wolf <clifford@clifford.at>, 2015-02-15 10:30:29 +0100, , fixed default emccflags,,
8789,ec05242c27754224c8dd5d8c60828a0b43ef8f4c,lifford Wolf <clifford@clifford.at>, 2015-02-15 00:20:05 +0100, , smaller default parameter mem simlib model,,
8790,c6ae9ebb7997548fdf7445f9fda64dc97f8e92f8,lifford Wolf <clifford@clifford.at>, 2015-02-14 22:36:34 +0100, , fixed stat handling blackbox module,,
8791,e9368a1d7e13bc691f86f25cd80981110b937cab,lifford Wolf <clifford@clifford.at>, 2015-02-14 14:21:15 +0100, , various fix memory offset,,
8792,dcf2e242406d563254013ea7db4b29b55be96eff,lifford Wolf <clifford@clifford.at>, 2015-02-14 12:55:03 +0100, , added meminit support memory command,,
8793,913c304fe62cb962e32fa0eb024fa4fc3110639c,lifford Wolf <clifford@clifford.at>, 2015-02-14 11:26:20 +0100, , added meminit test case,,
8794,7f1a1759d7cdbbb528c451bf8fc8baf3b7e72893,lifford Wolf <clifford@clifford.at>, 2015-02-14 11:21:12 +0100, , added read_verilog nomeminit nomeminit attribute,,
8795,a8e9d37c14427527c9a810d83e183309cc5ca503,lifford Wolf <clifford@clifford.at>, 2015-02-14 10:49:30 +0100, , creating meminit cell verilog front end,,
8796,910556560fbf26df4f2960b7d94039a1f399f1a1,lifford Wolf <clifford@clifford.at>, 2015-02-14 10:23:03 +0100, , added meminit cell type,,
8797,ef151b0b30c7b7253aceba6d184e7721a4eff0c0,lifford Wolf <clifford@clifford.at>, 2015-02-14 08:41:03 +0100, , fixed handling filename verilog pre processor,,
8798,756b4064b29cf07bf0870f06dd538b34763f3cdd,lifford Wolf <clifford@clifford.at>, 2015-02-13 22:48:10 +0100, , fixed write_verilog attr2comment handling string,,
8799,a0a0594d1e9d0699a6875a9899752de9dd5d261d,lifford Wolf <clifford@clifford.at>, 2015-02-13 14:40:49 +0100, , hotfix check command,,
8800,04cb947d6a35b3773e694651971f28cbf83952e9,lifford Wolf <clifford@clifford.at>, 2015-02-13 14:34:51 +0100, , added check command,,
8801,cd919abdf1177ddd5148fbf236201ce5e649ead0,lifford Wolf <clifford@clifford.at>, 2015-02-13 12:33:12 +0100, , added astnode simplify recursion counter,,
8802,2f0edff01936a74e44f668f46577e077d69312a7,lifford Wolf <clifford@clifford.at>, 2015-02-13 12:32:04 +0100, , added emccflags,,
8803,d58c3eca3a6d4ab00021769fb31ee0279c2fcbab,lifford Wolf <clifford@clifford.at>, 2015-02-12 17:45:44 +0100, , test related fix incl removal three bad test case,,
8804,554a8df5e2e7c750b76021821bdf2e07970b9dbf,lifford Wolf <clifford@clifford.at>, 2015-02-12 16:56:01 +0100, , added proc_dlatch,,
8805,87819c62fae8846339077da2cf7080a765cd14f9,lifford Wolf <clifford@clifford.at>, 2015-02-10 20:51:37 +0100, , aggressive share default,,
8806,4f68a77e3f03aac0dc18caeb02b19b100f04879d,lifford Wolf <clifford@clifford.at>, 2015-02-10 12:17:29 +0100, , improved read_verilog support empty behavioral statement,,
8807,510deb3577d97cae5d22cfd52b28bb1330e8025a,lifford Wolf <clifford@clifford.at>, 2015-02-10 08:48:55 +0100, , added scc expect nofeedback,,
8808,adf4ecbc1f571d26bed2b1c264c38a5f3c25e9b4,lifford Wolf <clifford@clifford.at>, 2015-02-09 20:11:51 +0100, , hashlib improvement,,
8809,68979d13957825b2d9ec7638f5af057a3c832f89,lifford Wolf <clifford@clifford.at>, 2015-02-09 16:36:37 +0100, , various change release checklist,,
8810,a779a09771f7373b8d1e77d7a9182fd3ed9008e5,lifford Wolf <clifford@clifford.at>, 2015-02-09 13:24:29 +0100, , fixed creation command reference manual,,
8811,e0ff4d1152bf517f51b7b2a5042a150a17ad0f21,lifford Wolf <clifford@clifford.at>, 2015-02-09 13:12:48 +0100, , 0.5 development,,
8812,c3c9fbfb8c6782bcf39ed307325d3c83a3e69e7e,lifford Wolf <clifford@clifford.at>, 2015-02-09 12:49:52 +0100, , yosys 0.5,,
8813,8901f405ca0db4153c327d00d6ae23e6c2d6a5d5,lifford Wolf <clifford@clifford.at>, 2015-02-09 12:48:15 +0100, , bugfix make vcxsrc,,
8814,b944fef925850ff53e6c02c3451d998790d56301,lifford Wolf <clifford@clifford.at>, 2015-02-09 12:05:02 +0100, , updated command reference manual,,
8815,85887de547fa557f00ebaa5b29091bc420794c22,lifford Wolf <clifford@clifford.at>, 2015-02-09 12:02:21 +0100, , various presentation fix,,
8816,f889e3d38524bb3cb6a10ccd33f788e987c6e14e,lifford Wolf <clifford@clifford.at>, 2015-02-09 00:18:36 +0100, , fixed iterator invalidation bug rename command,,
8817,139648554dbdfbd9cdeab6736f88914a122fb70a,lifford Wolf <clifford@clifford.at>, 2015-02-08 23:30:15 +0100, , codingreadme update,,
8818,07afb143187aa6e74bee79c4d561e0435ff7605f,lifford Wolf <clifford@clifford.at>, 2015-02-08 23:29:54 +0100, , fixed bug show format,,
8819,183d4f8e711e0de91187b33b828144e482b6c94f,lifford Wolf <clifford@clifford.at>, 2015-02-08 21:14:52 +0100, , added new apis changelog,,
8820,bcd8a2fc567e0bbc1b04467ac7a3b32ed332f7f3,lifford Wolf <clifford@clifford.at>, 2015-02-08 19:06:16 +0100, , fixed eval_select_op api,,
8821,09ee65a050ffc8fe1a208140cce32a6a5f15c4ab,lifford Wolf <clifford@clifford.at>, 2015-02-08 18:56:06 +0100, , added eval_select_op,,
8822,0fcc8c14674aecf6cf327740e6081bf722d806f6,lifford Wolf <clifford@clifford.at>, 2015-02-08 15:13:51 +0100, , minor make vgtest change,,
8823,6d2f31c04afaaa0f8d0768dfc73232620a6a2445,lifford Wolf <clifford@clifford.at>, 2015-02-08 14:23:12 +0100, , various modindex improvement,,
8824,b10f0088d1f598294bba7e86e6be2855dc529182,lifford Wolf <clifford@clifford.at>, 2015-02-08 12:01:22 +0100, , added yosys 0.5 changelog,,
8825,c3ce824af00beaaaa0065cb1056f61b567f979b1,lifford Wolf <clifford@clifford.at>, 2015-02-08 12:01:00 +0100, , various update codingreadme,,
8826,5170b861084823581382969220c7f1ea85e58656,lifford Wolf <clifford@clifford.at>, 2015-02-08 11:59:38 +0100, , added equiv_add,,
8827,234a45a3d5d4b36e12d40033d58ac2ac3250fa27,lifford Wolf <clifford@clifford.at>, 2015-02-08 00:58:03 +0100, , ignore explicit assignment constant hdl code,,
8828,c8305e3a6d1e195391eb6962aac5bf7e1c548b5d,lifford Wolf <clifford@clifford.at>, 2015-02-08 00:48:23 +0100, , fixed bug autowire bit size removed leftover tried auto size wire,,
8829,fbb16712f1beeb0f25ddc5b2c56556fe70315597,lifford Wolf <clifford@clifford.at>, 2015-02-08 00:16:59 +0100, , fixed typo,,
8830,bbfc1bd7cf8dfe345a9593fe120648374811b6d3,lifford Wolf <clifford@clifford.at>, 2015-02-08 00:14:07 +0100, , added yosys config build modname.so cppsources,,
8831,05d4223fb675ee063ded20cf24eb922c4570634a,lifford Wolf <clifford@clifford.at>, 2015-02-08 00:01:51 +0100, , added sigspec has_const,,
8832,0da320f151a343fc89f1fc94689f5921ed8fe4ea,lifford Wolf <clifford@clifford.at>, 2015-02-08 00:01:31 +0100, , cleanup add_share_file make macro,,
8833,2ef812d67e842e65dd9fbb8df3091325d22dfba9,lifford Wolf <clifford@clifford.at>, 2015-02-07 19:05:06 +0100, , removed make mklibyosys,,
8834,743da01e9ec7be4d6d7db293b49ef81048570251,lifford Wolf <clifford@clifford.at>, 2015-02-07 19:04:06 +0100, , improved building plugins,,
8835,cc400b279a1580b399a64da093f7375686a8fd3f,lifford Wolf <clifford@clifford.at>, 2015-02-07 17:46:46 +0100, , added make uninstall,,
8836,dce1fae777bcc9791c2f49be4b53f1de53df7502,lifford Wolf <clifford@clifford.at>, 2015-02-07 11:40:19 +0100, , added cell known cell input portname cell output portname,,
8837,d5e30978e97f6e23eacad91766d862a7b8ea8879,lifford Wolf <clifford@clifford.at>, 2015-02-06 10:01:22 +0100, , added select read,,
8838,ac7d5e06584b31265d83d59cc2d60cf436551697,lifford Wolf <clifford@clifford.at>, 2015-02-05 23:39:26 +0100, , auto detect tcl version,,
8839,a038787c9b51e92440cac3a38801c08f66dbb3af,lifford Wolf <clifford@clifford.at>, 2015-02-04 18:52:54 +0100, , added onehot attribute,,
8840,8805c24640d881ae9b29552fc860cff08f9adaff,lifford Wolf <clifford@clifford.at>, 2015-02-04 16:34:06 +0100, , fixed opt_clean performance bug,,
8841,853e949c0efcf4607fad6d3d4d138f78e1357253,lifford Wolf <clifford@clifford.at>, 2015-02-04 16:33:59 +0100, , disabled unused xilinx tristate buffer,,
8842,a8f4a099b5f1c51ccd46d875c874bbb1e7e5766b,lifford Wolf <clifford@clifford.at>, 2015-02-03 23:45:01 +0100, , using design opt_,,
8843,5b41470e151e3b1019e87dfddf900cea51922409,lifford Wolf <clifford@clifford.at>, 2015-02-03 23:11:57 +0100, , skip blackbox module design,,
8844,8514fe79dbabb8ed95b24d29e98c16e4027dfc57,lifford Wolf <clifford@clifford.at>, 2015-02-03 23:04:58 +0100, , added yosys logfile,,
8845,30ec64656b42073e4b9ba59b5df9a29980b6a51e,lifford Wolf <clifford@clifford.at>, 2015-02-01 23:07:00 +0100, , merge branch master github.com cliffordwolf yosys,,
8846,bebbf2e5a4ca6a1378f621243dfc06b185a6884e,lifford Wolf <clifford@clifford.at>, 2015-02-01 23:06:44 +0100, , support series xilinx device,,
8847,6eb34038f4016c49fed951eae54a14baefe13962,lifford Wolf <clifford@clifford.at>, 2015-02-01 22:55:52 +0100,48, merge pull request rubund master fixed typo found lintian,,
8848,893fe87a33dc6646cabc7538d4dbe411041afb94,lifford Wolf <clifford@clifford.at>, 2015-02-01 22:41:03 +0100, , improved performance equiv_simple,,
8849,49649d6ef06f87d913d7b9ddd9e1aee0ecb3a961,uben Undheim <ruben.undheim@gmail.com>, 2015-02-01 21:49:55 +0100, , fixed typo found lintian,,
8850,3cbfa3815ee0c40fcafe80d56afec97c36368f06,lifford Wolf <clifford@clifford.at>, 2015-02-01 17:10:46 +0100, , removed old xst based xilinx example,,
8851,816fe6bbe0ad90f7a696dd208dae6db8139dfd00,lifford Wolf <clifford@clifford.at>, 2015-02-01 17:09:34 +0100, , added xilinx example basys3 board,,
8852,6978f3a77baa1220ba0f8a41ca26f5f7bc98dd0a,lifford Wolf <clifford@clifford.at>, 2015-02-01 15:43:35 +0100, , added edif backend support multi bit cell port,,
8853,1b159bc95528fd572443d6fb543b7e21bdbbf2a5,lifford Wolf <clifford@clifford.at>, 2015-02-01 15:42:59 +0100, , added missing port parameter xilinx brams,,
8854,1df81f92ce171ba63cf0e4d10e6f203ca5f7f64e,lifford Wolf <clifford@clifford.at>, 2015-02-01 13:38:46 +0100, , added make mklibyosys minor api change,,
8855,3fe2441185057a5d563fb32157f52a7b6c4205fd,lifford Wolf <clifford@clifford.at>, 2015-02-01 00:57:12 +0100, , minor readme change,,
8856,b59bb8a528bf4fcf764016e61bf6a59239f35b86,lifford Wolf <clifford@clifford.at>, 2015-02-01 00:48:22 +0100, , removed todo list readme file,,
8857,9948ff2d8a96a3c48188650601a2a75dec4a573d,lifford Wolf <clifford@clifford.at>, 2015-02-01 00:39:59 +0100, , added yosys_banner updated copyright range,,
8858,07326943e7e503a214f1c61ce442b1833e450b8d,lifford Wolf <clifford@clifford.at>, 2015-02-01 00:27:07 +0100, , added algorithm include hashlib.h,,
8859,9abbeefe6e3e722756d800b6cbd0856390255cb2,lifford Wolf <clifford@clifford.at>, 2015-02-01 00:13:19 +0100, , using selection command,,
8860,fb8c7557264e15060913b0f90f2081795f39c5ec,lifford Wolf <clifford@clifford.at>, 2015-01-31 23:52:36 +0100, , shorter dump option,,
8861,8dfa105255be4fd84a39df6c4913b5ff3cc1dc80,lifford Wolf <clifford@clifford.at>, 2015-01-31 23:25:32 +0100, , bugfix opt_const buffer code,,
8862,67218443becc134d552b16a98b87f0cb2318c23d,lifford Wolf <clifford@clifford.at>, 2015-01-31 21:26:53 +0100, , log msg change,,
8863,1d92915a5549caae42450fa5e98426e59cccb52f,lifford Wolf <clifford@clifford.at>, 2015-01-31 21:07:42 +0100, , fixed equiv_make partially undriven net e.g clean purge,,
8864,bc86b4a7e9c847180e6fd7ed81e0a15d5aee00a0,lifford Wolf <clifford@clifford.at>, 2015-01-31 13:58:04 +0100, , added equiv_induct undef,,
8865,e9cfc4a453ac0bdfaee44ab3f6d010a2cfecec5e,lifford Wolf <clifford@clifford.at>, 2015-01-31 13:06:41 +0100, , added equiv_simple undef,,
8866,f80f5b721da8188f2b00cc238075ef4e52a03d35,lifford Wolf <clifford@clifford.at>, 2015-01-31 12:08:20 +0100, , added equiv_make blacklist file encfile file,,
8867,cb9d0a414dc899c3821af0e8f6231f887540c7a2,lifford Wolf <clifford@clifford.at>, 2015-01-30 22:51:16 +0100, , synced rtlil unescape_id log_id behavior,,
8868,bedd46338fecd93c4c1c3b35017c26b080a990dc,lifford Wolf <clifford@clifford.at>, 2015-01-30 22:46:53 +0100, , added fsm encfile,,
8869,aabd5097ed84182c1bd32dc94abcc1205dc25d09,lifford Wolf <clifford@clifford.at>, 2015-01-30 22:22:52 +0100, , log_id stuff,,
8870,114a78d11a629f030e5fd0b6e5655ed70ee7ca9b,lifford Wolf <clifford@clifford.at>, 2015-01-30 22:12:26 +0100, , cleanup log.cc,,
8871,9ebf803cbe6cd3329da1908bbf0763baaabcc48f,lifford Wolf <clifford@clifford.at>, 2015-01-28 00:46:00 +0100, , improved error message,,
8872,df64542288e968af99f7d2b0ad5489e9315583f0,lifford Wolf <clifford@clifford.at>, 2015-01-27 23:14:23 +0000, , fixed bug equiv_miter,,
8873,23e54bda8138521a7a7f4fde40a6f360e8c9c19c,lifford Wolf <clifford@clifford.at>, 2015-01-27 23:04:28 +0000, , added sat show port,,
8874,e666611534174621e8089c732186e4aa07f0ce68,lifford Wolf <clifford@clifford.at>, 2015-01-27 19:30:06 +0100, , bugfix resource sharing test,,
8875,c7c99a694bf63f7cc9f01ed08b2411ae98ff8eed,lifford Wolf <clifford@clifford.at>, 2015-01-27 19:22:56 +0100, , updaed abc rev 61ad5f908c03,,
8876,13b50bacfee1ea1651cbdccd7522f3d03cab5675,lifford Wolf <clifford@clifford.at>, 2015-01-25 22:57:09 +0100, , rethrow catch ... throw,,
8877,acfaeb8d34f6be33e09f780159a6ec702357697d,lifford Wolf <clifford@clifford.at>, 2015-01-25 14:20:22 +0100, , added equiv_remove,,
8878,66a6b86daa7f54336d193fab6979205284297cf2,lifford Wolf <clifford@clifford.at>, 2015-01-25 14:00:49 +0100, , added equiv_miter,,
8879,2a9ad48eb63a5f019c528fe46ceca0065364a44d,lifford Wolf <clifford@clifford.at>, 2015-01-24 12:16:46 +0100, , added enable_ndebug makefile option,,
8880,8fe9ab50e51204e5709eaad0fbf2ffb5397a0194,lifford Wolf <clifford@clifford.at>, 2015-01-24 11:49:34 +0100, , added ifdef ndebug log_assert,,
8881,909a95182b6de03d6227f6331a6e60692d20203d,lifford Wolf <clifford@clifford.at>, 2015-01-24 11:03:22 +0100, , fixed xilinx fdse sim model,,
8882,75bbeb828ad266a7614eff2e33d0a8f9fab75ed2,lifford Wolf <clifford@clifford.at>, 2015-01-24 00:16:17 +0100, , various equiv_ improvement,,
8883,43951099cf46b5a0a25bdebb001685a89dfe6c82,lifford Wolf <clifford@clifford.at>, 2015-01-24 00:13:27 +0100, , added dict pool.sort,,
8884,1cb4c925d03de289f37a40b6eceb57ced8dce295,lifford Wolf <clifford@clifford.at>, 2015-01-22 21:23:01 +0100, , improvement equiv_make equiv_induct,,
8885,5707ba22c10048bef7d5ad81d090e3dd31d779a4,lifford Wolf <clifford@clifford.at>, 2015-01-22 20:45:53 +0100, , improved xdot calling,,
8886,f6d94e87209103a6076bcef71235ac804ad32e86,lifford Wolf <clifford@clifford.at>, 2015-01-22 14:03:18 +0100, , added equiv_induct,,
8887,a6aa32e762d29f050d0b6d49e288514964a5aac5,lifford Wolf <clifford@clifford.at>, 2015-01-22 13:40:26 +0100, , various equiv_simple improvement,,
8888,0a225f8b273bfd036efa89f660114d4ab9cb190f,lifford Wolf <clifford@clifford.at>, 2015-01-22 12:03:15 +0100, , moved equiv stuff pass equiv,,
8889,abf8398216c772bcd23925353f45a17c5d508e8a,lifford Wolf <clifford@clifford.at>, 2015-01-21 23:59:58 +0000, , progress equiv_simple,,
8890,74e1de1facc59665523903e2b2b76e54c44298eb,lifford Wolf <clifford@clifford.at>, 2015-01-21 16:44:07 +0100, , fixed opt_muxtree performance bug,,
8891,0bfec8e24c9995136653da04e80cb9068f12cef8,lifford Wolf <clifford@clifford.at>, 2015-01-20 23:17:53 +0000, , faster make clean abc,,
8892,81020269b2a020973612e2f2cd4ef4d1bf3a4b75,lifford Wolf <clifford@clifford.at>, 2015-01-20 20:59:50 +0000, , readme stuff,,
8893,5febbe3620d361b3fe2f5300a985da2a593cccfb,lifford Wolf <clifford@clifford.at>, 2015-01-19 15:08:44 +0100, , added equiv_simple,,
8894,615c2e136e94cc36ce2333ac24c6b9e58c02ca2b,lifford Wolf <clifford@clifford.at>, 2015-01-19 14:20:04 +0100, , added equiv_status,,
8895,76c5d863c52253a5709f44e0608c53a8c33ab3b5,lifford Wolf <clifford@clifford.at>, 2015-01-19 13:59:08 +0100, , added equiv_make command,,
8896,e13a45ae61e05705d9ab6890da60737bd05eb24d,lifford Wolf <clifford@clifford.at>, 2015-01-19 11:55:05 +0100, , added equiv cell type,,
8897,3a58b8d5b5160b7f31c885d904dbdb752a1c1e62,lifford Wolf <clifford@clifford.at>, 2015-01-18 19:47:06 +0100, , merge branch master github.com cliffordwolf yosys,,
8898,d29d26f8829e8a127931749bf43db8f9350fd29d,lifford Wolf <clifford@clifford.at>, 2015-01-18 19:43:54 +0100, , various cleanup xilinx techlib,,
8899,8d295730e568421d3dc5b0779bd90d826e874254,lifford Wolf <clifford@clifford.at>, 2015-01-18 19:05:29 +0100, , refactoring memory_bram xilinx brams,,
8900,f6f51cd68a32c1b3134262176d8d16fc46ff2e4c,lifford Wolf <clifford@clifford.at>, 2015-01-18 16:39:55 +0100,47, merge pull request mschmoelzer master add echo yosys ver echo git rev makefile target,,
8901,026b94a6f10525be7f3f8d354f4b9889aacef605,artin SchmÃ¶lzer <mschmoelzer@gmail.com>, 2015-01-18 16:09:42 +0100, , add echo yosys ver echo git rev makefile target makefile target simply echo corresponding makefile variable simplifying package build script signed martin schmã lzer mschmoelzer gmail.com,,
8902,694cc01f1de8e0d7db7c5e03cb93796430c6ca5b,lifford Wolf <clifford@clifford.at>, 2015-01-18 13:24:01 +0100, , improvement muxtree select_leaves test,,
8903,f630868bc992d0c26b38a7e48933545b461249f1,lifford Wolf <clifford@clifford.at>, 2015-01-18 12:57:36 +0100, , improvement opt_muxtree,,
8904,d3b35017f8acc862aeab7e7b67bfb1063e6bcd2a,lifford Wolf <clifford@clifford.at>, 2015-01-18 12:13:18 +0100, , opt_muxtree cleanup,,
8905,0217ea0fb82b9170bb6efce734f1965ff2b181e7,lifford Wolf <clifford@clifford.at>, 2015-01-18 12:12:33 +0100, , added hashlib idict,,
8906,61192514e3e22e196e1df5aaaf98bb2ed6fd57df,lifford Wolf <clifford@clifford.at>, 2015-01-18 11:17:56 +0100, , various cleanup improvement opt_muxtree,,
8907,279a18c9a39fc57bfdd295511672abf49bb563ac,lifford Wolf <clifford@clifford.at>, 2015-01-17 20:47:18 +0100, , added synth_xilinx retime flatten,,
8908,8658eed52a59d5f25b734bc08e0c0a7f1497102e,lifford Wolf <clifford@clifford.at>, 2015-01-17 20:46:52 +0100, , added support memory flatten techmap,,
8909,703123114530e6010b854b5e3a5a1c0a153fa4b6,lifford Wolf <clifford@clifford.at>, 2015-01-17 15:39:54 +0100, , added muxcy xorcy support synth_xilinx,,
8910,a95c229e12496194b513e3623ab44f9530f272ba,lifford Wolf <clifford@clifford.at>, 2015-01-17 13:56:53 +0100, , fixed bug opt_muxtree mux forest,,
8911,3628ca989cc70a6507dbe49de8f7230fa281e198,lifford Wolf <clifford@clifford.at>, 2015-01-17 12:05:19 +0100, , improved opt_muxtree,,
8912,b32ba6f56802b7cb8bb6098ee895d4ad37438ff8,lifford Wolf <clifford@clifford.at>, 2015-01-17 12:04:40 +0100, , optimizing cell setport,,
8913,8ce8a230f458d09f1847ba87a3073cf4c07579d3,lifford Wolf <clifford@clifford.at>, 2015-01-16 17:51:17 +0100, , bugfix dff2dffe,,
8914,3ed4e34380036c63d6177f41f43767b41201e4a8,lifford Wolf <clifford@clifford.at>, 2015-01-16 15:50:42 +0100, , added cells.lib,,
8915,dff8bd3b2a94f39e6bf43620a9f147ee3788211e,lifford Wolf <clifford@clifford.at>, 2015-01-16 15:49:15 +0100, , added dff2dffe synth_xilinx,,
8916,7bde74cd2a8af6b89af157b080ebe9ef1054f966,lifford Wolf <clifford@clifford.at>, 2015-01-16 15:24:54 +0100, , added type xilinx cells.v,,
8917,6b091533202791f754136577c7595edf756914dc,lifford Wolf <clifford@clifford.at>, 2015-01-16 15:11:56 +0100, , fixed xilinx bram clock inverted config,,
8918,fd8c8d4fd386c225b13ec02f47ce32905b9eb7d2,lifford Wolf <clifford@clifford.at>, 2015-01-16 14:59:40 +0100, , added cell xilinx cells_sim.v,,
8919,b197279f3c2d7b487d69cafca8dfc5edb4b2eaa8,lifford Wolf <clifford@clifford.at>, 2015-01-15 13:50:04 +0100, , added xilinx muxf7 muxf8 support,,
8920,2e36faeced76fe0a4d19a1febddd070263955034,lifford Wolf <clifford@clifford.at>, 2015-01-15 13:37:48 +0100, , added abc lut,,
8921,9065fb25cc3fd21cf77b041cbec1d8a12b33728d,lifford Wolf <clifford@clifford.at>, 2015-01-15 13:36:57 +0100, , fixed handling foo.__techmap_ ...,,
8922,df9d096a7d88955dcf44d9e30a9ba49238b478db,lifford Wolf <clifford@clifford.at>, 2015-01-15 13:08:19 +0100, , ignoring system task function,,
8923,a588a4a5c95d14e62678c98b14af139903980be3,lifford Wolf <clifford@clifford.at>, 2015-01-15 12:53:12 +0100, , fixed handling input foo reg foo,,
8924,8e8e791fb5dba3eb0a236cbed8c13bd5ac5ce96c,lifford Wolf <clifford@clifford.at>, 2015-01-15 12:41:52 +0100, , consolidate blocking assignment memory msg line,,
8925,153d3dd4e0b6e8725e2afbc973cbc1e836cb0703,lifford Wolf <clifford@clifford.at>, 2015-01-13 13:20:32 +0100, , various cleanup synth_xilinx command,,
8926,8426884b4052deeebf25b80d105adf1c2a5a5698,lifford Wolf <clifford@clifford.at>, 2015-01-13 13:20:09 +0100, , enabled mux transform fixed lm32 yosys bigsim,,
8927,dfa42e272cd13a08314299817423052488eb58ab,lifford Wolf <clifford@clifford.at>, 2015-01-13 12:59:29 +0100, , tiny fix vcdcd.pl,,
8928,dd699e03c111d11c7780863773993df34fee1726,lifford Wolf <clifford@clifford.at>, 2015-01-13 12:21:27 +0100, , small makefile typo fix,,
8929,95f1eb9b87064719c17d45f24775c3e97497b6df,lifford Wolf <clifford@clifford.at>, 2015-01-09 17:32:53 +0100, , enable code coverage counter linux,,
8930,bd3dd8052665f4f8a27a90dc745c1fca1b6da98f,lifford Wolf <clifford@clifford.at>, 2015-01-08 16:06:03 +0100,46, merge pull request utzig master fix building mac using homebrew package manager,,
8931,0a231f96d79d3eae927bf33571846c98f78eedfd,abio Utzig <utzig@utzig.org>, 2015-01-08 09:58:24 -0200, , enable use homebrew provided bison available,,
8932,fff6f00b3c8704473bbb8149c82a2805fb1c32d2,abio Utzig <utzig@utzig.org>, 2015-01-08 09:56:20 -0200, , enable bison customized,,
8933,b16ed78b4317448828ce4b3163ab8a5f94ef1891,abio Utzig <utzig@utzig.org>, 2015-01-08 09:54:28 -0200, , add homebrew libffi path,,
8934,0ca889a4331b4439444a64b4b1fde9a31472fd1a,abio Utzig <utzig@utzig.org>, 2015-01-08 09:52:30 -0200, , add homebrew readline path,,
8935,1d96277f5d4c615ca4018d9a6e867c980db3b73a,lifford Wolf <clifford@clifford.at>, 2015-01-08 00:23:18 +0100, , added add_share_file makefile macro,,
8936,38dfc5c580c8ba418783ec8cbee1a78c7cd5f788,lifford Wolf <clifford@clifford.at>, 2015-01-08 00:05:11 +0100, , added minimalistic xilinx sim model,,
8937,fd787609aad5fcd7a817c4a7da0f6d89894c551a,lifford Wolf <clifford@clifford.at>, 2015-01-07 23:25:51 +0100, , disabled problematic mux transform,,
8938,d1e38693d59b09f374f6228735932a347c3018b3,lifford Wolf <clifford@clifford.at>, 2015-01-07 01:59:36 +0100, , xilinx bram cleanup,,
8939,584c5f3937f11bcfc29eb9b206b941fbc2619b85,lifford Wolf <clifford@clifford.at>, 2015-01-07 01:28:18 +0100, , cleanup xilinx bram description,,
8940,b26590f8ab2bc77b6209a98240d465af7d3ee266,lifford Wolf <clifford@clifford.at>, 2015-01-06 23:59:53 +0100, , memory_bram hotfix memory width,,
8941,08c13f635cb59f701b51a14caf608c503b6eecb1,lifford Wolf <clifford@clifford.at>, 2015-01-06 23:54:33 +0100, , xilinx ramb36 ramb18 memory_bram support complete,,
8942,ec2eef89fab03beb655f4fe3a16b002d3bf439f7,lifford Wolf <clifford@clifford.at>, 2015-01-06 23:21:52 +0100, , towards xilinx bram support,,
8943,7cc5192125244d3fd990f3043d619262066ff962,lifford Wolf <clifford@clifford.at>, 2015-01-06 17:21:18 +0100, , small fix xilinx brams.v,,
8944,07703bdac40f5b7807b627d289e67897bf2b7396,lifford Wolf <clifford@clifford.at>, 2015-01-06 16:12:43 +0100, , fixed compiler warning non linux arch,,
8945,da7205010771f4dd0db6ffa9ff4e373a2a03588d,lifford Wolf <clifford@clifford.at>, 2015-01-06 16:08:04 +0100, , removed old debug code,,
8946,859e3e41e7c96e2442d5ff2d3fb54dc5bdffea94,lifford Wolf <clifford@clifford.at>, 2015-01-06 16:05:00 +0100, , hashlib iterator fix,,
8947,9fb715dc74b632c74aafec1652d4e66dc28cc341,lifford Wolf <clifford@clifford.at>, 2015-01-06 15:46:58 +0100, , build fix mxe,,
8948,947492867238d47c014189a0de2d49f3e5d9bbbc,lifford Wolf <clifford@clifford.at>, 2015-01-06 15:26:33 +0100, , towards xilinx bram support,,
8949,4a0b3a5423175eed7f1de9e975ee1fb20a2eb3ae,lifford Wolf <clifford@clifford.at>, 2015-01-06 14:37:50 +0100, , various small improvement synth_xilinx,,
8950,081e1a49f81c298a5c30c4b51241d50ce64f185e,lifford Wolf <clifford@clifford.at>, 2015-01-06 14:26:51 +0100, , towards xilinx bram support,,
8951,9c7f47bbd5fc190578054a6d018760c2f2b62c03,lifford Wolf <clifford@clifford.at>, 2015-01-06 13:33:51 +0100, , towards xilinx bram support,,
8952,462b22f44fae71767991bd4eb502d009149b3995,lifford Wolf <clifford@clifford.at>, 2015-01-06 00:16:44 +0100, , dict ref insert bugfix,,
8953,9ea2511fe87a9a3a4dd179101f42982ed62e78c0,lifford Wolf <clifford@clifford.at>, 2015-01-05 13:59:04 +0100, , towards xilinx bram support,,
8954,8898897f7b397a09c94e4850ef6146ee5b09677b,lifford Wolf <clifford@clifford.at>, 2015-01-04 14:23:30 +0100, , towards xilinx bram support,,
8955,daae35319be6c8f8905f25826a8f5960cdfeda20,lifford Wolf <clifford@clifford.at>, 2015-01-04 13:14:30 +0100, , added memory_bram shuffle_enable feature,,
8956,5d631f0ea74dc2507436cf315d13446e35c62cc3,lifford Wolf <clifford@clifford.at>, 2015-01-04 11:46:04 +0100, , removed left debug code memory_bram,,
8957,0648e2874c9823e8b4012877b49dfa6eef3d7034,lifford Wolf <clifford@clifford.at>, 2015-01-04 11:45:39 +0100, , fixed pattern matching hierarchy generate,,
8958,f9304e6c10713f713a17f280507f045451863246,lifford Wolf <clifford@clifford.at>, 2015-01-03 22:10:33 +0100, , print non error stdout,,
8959,45918b8315423cb91400a0127550a1d54220c447,lifford Wolf <clifford@clifford.at>, 2015-01-03 17:40:20 +0100, , added memory bram,,
8960,a7fe87f8886900b3e9056caf392978e06c5a74ae,lifford Wolf <clifford@clifford.at>, 2015-01-03 17:34:05 +0100, , added memory_bram feature,,
8961,fd2c224c04b0fff83d2255c86533686fe2dc8883,lifford Wolf <clifford@clifford.at>, 2015-01-03 12:41:46 +0100, , memory_bram transp support,,
8962,a7e43ae3d97ef14c8d624d8fdfe938ae9f47ce84,lifford Wolf <clifford@clifford.at>, 2015-01-03 10:57:01 +0100, , progress memory_bram,,
8963,146f769beef2f6affa9df8e8265e0ca6519d3554,lifford Wolf <clifford@clifford.at>, 2015-01-02 22:46:20 +0100, , cosmetic change verilog output format,,
8964,90f4017703a275c1a32cb347e4b60bd43873bbce,lifford Wolf <clifford@clifford.at>, 2015-01-02 22:45:26 +0100, , added proper clkpol support memory_bram,,
8965,1dca7ae486edd47f786b07dba6a672b45ed9a4a5,lifford Wolf <clifford@clifford.at>, 2015-01-02 18:54:22 +0100, , fix improvement bram test,,
8966,03b3c025400b2e02afcdbb3337d16d82e361d6aa,lifford Wolf <clifford@clifford.at>, 2015-01-02 17:50:15 +0100, , progress bram testbench,,
8967,1bd67d792eefeb7e72bf74f80776b0d5e41d771a,lifford Wolf <clifford@clifford.at>, 2015-01-02 17:11:54 +0100, , define yosys synthesis preproc,,
8968,474831643c9e75bd3930f566bc746bb4e330bce9,lifford Wolf <clifford@clifford.at>, 2015-01-02 17:11:31 +0100, , new mem simlib model,,
8969,bbf89c4dc68475b57709897ab0728e31963a1ddb,lifford Wolf <clifford@clifford.at>, 2015-01-02 13:59:47 +0100, , progress memory_bram,,
8970,36c20f2ede51580f7c68b96b9cde9473187a8fc6,lifford Wolf <clifford@clifford.at>, 2015-01-02 00:07:44 +0100, , progress memory_bram,,
8971,24ae156a747d5b933693878e7f2ed4c311e36570,lifford Wolf <clifford@clifford.at>, 2015-01-01 19:42:39 +0100, , progress bram testbench,,
8972,340e7696670a4a7f46b01f2414945e6c4cefb1ce,lifford Wolf <clifford@clifford.at>, 2015-01-01 17:01:17 +0100, , bram testbench incomplete,,
8973,f29f4e7c838b7c8bb965aca1c0acdcec8edfaa4a,lifford Wolf <clifford@clifford.at>, 2015-01-01 15:32:37 +0100, , progress memory_bram,,
8974,eefe78be094f8009cdb4a7a0e657e86b9624adf1,lifford Wolf <clifford@clifford.at>, 2015-01-01 12:56:01 +0100, , fixed memory start_offset handling,,
8975,17c1c5547365ae9ec58a1600a67c2b878449de1f,lifford Wolf <clifford@clifford.at>, 2015-01-01 12:17:19 +0100, , progress memory_bram,,
8976,e62d838bd424995d2fcdc9cef1f56752905c3b4d,lifford Wolf <clifford@clifford.at>, 2015-01-01 11:41:52 +0100, , removed sigspec extend_xx api,,
8977,327a5d42b6b396f1c210f1579d03a0806a261d84,lifford Wolf <clifford@clifford.at>, 2014-12-31 22:50:08 +0100, , progress memory_bram,,
8978,94e6b70736934bd8ebb09c7cc74cfd443bd1d9eb,lifford Wolf <clifford@clifford.at>, 2014-12-31 16:53:53 +0100, , added memory_bram functional yet,,
8979,1e08621e7e2c219169b3b6c5fe1d581052e4d429,lifford Wolf <clifford@clifford.at>, 2014-12-31 14:52:46 +0100, , added hashlib .count key iterator it1 it2,,
8980,539dd805f44ece3e39f4c68e4ea1bdc9b662e83f,lifford Wolf <clifford@clifford.at>, 2014-12-31 14:26:54 +0100, , improvement codingreadme,,
8981,ba48b6b1e6fb962428c0e4ce4a3f0fb3a5cd59eb,lifford Wolf <clifford@clifford.at>, 2014-12-31 13:15:35 +0100, , improved bitpattern proc_mux performance,,
8982,b9e412423a681589b35f73412c43b23fee34560f,lifford Wolf <clifford@clifford.at>, 2014-12-31 13:05:33 +0100, , hashlib cleanup fix,,
8983,12b05dfc040ccdcde193cd1ff81e97b3c5e2c974,lifford Wolf <clifford@clifford.at>, 2014-12-31 04:24:04 +0100, , gcc 4.6 compile fix,,
8984,429ccb62a1c3ea06345b9c8f1ebd3dcbddc42f4c,lifford Wolf <clifford@clifford.at>, 2014-12-31 04:19:04 +0100, , new hashlib pool derived new dict,,
8985,c4bd6cb9d38f445da8db6734411fd7b067c3f499,lifford Wolf <clifford@clifford.at>, 2014-12-31 03:58:29 +0100, , major rewrite hashlib dict,,
8986,7d6a7fe2ce8936c7af09ba7661e1159bc403483d,lifford Wolf <clifford@clifford.at>, 2014-12-31 03:56:09 +0100, , idstring optimization,,
8987,60f16e17afc81d8bbae722c13ef173329129494a,lifford Wolf <clifford@clifford.at>, 2014-12-31 03:55:13 +0100, , hotfix modinfo,,
8988,6fef4b82a2315830f99eeca3a4e80697a90a8447,lifford Wolf <clifford@clifford.at>, 2014-12-30 23:45:43 +0100, , using pool bitpattern.h,,
8989,1909edfa9c9236b2dc22d18946fd44ff266bce14,lifford Wolf <clifford@clifford.at>, 2014-12-30 22:54:42 +0100, , improved option,,
8990,11c3b81c08e7227275744fe08a1a91295ec23781,lifford Wolf <clifford@clifford.at>, 2014-12-30 22:35:38 +0100, , typo fix opt fast,,
8991,50fff2b24061208a4b7c0ff9a4839e1938c66140,lifford Wolf <clifford@clifford.at>, 2014-12-30 22:31:04 +0100, , print timing detail mode,,
8992,972faab1c88186248d81e284e5767811bf5096e9,lifford Wolf <clifford@clifford.at>, 2014-12-30 20:15:18 +0100, , fixed bug select,,
8993,eceecfeb8cf13f9afc200ab7eb7e93ff8f2acac4,lifford Wolf <clifford@clifford.at>, 2014-12-30 19:39:17 +0100, , added information codingreadme,,
8994,4606addfefc3edcc625e27cbbf9b11cc9d93594f,lifford Wolf <clifford@clifford.at>, 2014-12-30 19:38:40 +0100, , fixed typo abc command,,
8995,06750987331a3d832ea83f2205c56612d3506332,lifford Wolf <clifford@clifford.at>, 2014-12-30 18:51:24 +0100, , added hashlib mkhash_init,,
8996,ba43cf5807dadac970ff10afed4963d1ee329217,lifford Wolf <clifford@clifford.at>, 2014-12-30 13:33:29 +0100, , fixed simlib entry memrd memwr,,
8997,120a8313d915c2ebac43c8bf0b8216b240e769c1,lifford Wolf <clifford@clifford.at>, 2014-12-30 13:30:22 +0100, , small optimization hashlib,,
8998,3857e1cb66e294774745534ce6cc01b5c495b333,lifford Wolf <clifford@clifford.at>, 2014-12-30 13:22:33 +0100, , improvement hashlib,,
8999,c64b1de11da8db9e912e0a293d5c9c8a9bc31096,lifford Wolf <clifford@clifford.at>, 2014-12-30 11:41:24 +0100, , fixed build small,,
9000,d72a66644035d43f81afa78283ecf15c520909ec,lifford Wolf <clifford@clifford.at>, 2014-12-29 21:26:15 +0100, , put dummy reference empty idstring yosys_shutdown,,
9001,2f1e6aa2564bdc5d9f1a5fd8e879322739e0ffa3,lifford Wolf <clifford@clifford.at>, 2014-12-29 20:24:28 +0100, , improved free list management hashlib,,
9002,ed8f1b42fcf8db801e35da5c242d13560b458580,lifford Wolf <clifford@clifford.at>, 2014-12-29 20:23:22 +0100, , fixed memory corruption splice command,,
9003,29a555ec7eaa0e561f76c65258a50c54b6468546,lifford Wolf <clifford@clifford.at>, 2014-12-29 17:10:37 +0100, , added statehash ezsat,,
9004,7a4d5d1c0fb78d49163160bfabb8cd1f5d1a2899,lifford Wolf <clifford@clifford.at>, 2014-12-29 15:17:40 +0100, , verbose abc output,,
9005,0bb6b24c117fa685dce34abf82cb0f9ef73a7661,lifford Wolf <clifford@clifford.at>, 2014-12-29 14:30:33 +0100, , added global yosys_celltypes,,
9006,ecd64182c5a3689ef293bccf032e1d7eecada91a,lifford Wolf <clifford@clifford.at>, 2014-12-29 13:33:33 +0100, , added yosys,,
9007,3ff0d04555c4467a2d9bcd5e754d82ede5bf84dd,lifford Wolf <clifford@clifford.at>, 2014-12-29 05:10:19 +0100, , cleanup opt_clean,,
9008,33e25394b447eda249cc9cf7c114093f3069fb62,lifford Wolf <clifford@clifford.at>, 2014-12-29 04:15:48 +0100, , fixed comment parsing pas call,,
9009,7d843adef98ec051acc64f4a04c925c468b562c2,lifford Wolf <clifford@clifford.at>, 2014-12-29 04:06:52 +0100, , dict pool change opt_clean,,
9010,662cb549e4e11d15b9c1c7e4d3944a05dab2447f,lifford Wolf <clifford@clifford.at>, 2014-12-29 03:49:45 +0100, , added newline support pas call parser,,
9011,90bc71dd906935def78048e13e7c9f214af0486c,lifford Wolf <clifford@clifford.at>, 2014-12-29 03:11:50 +0100, , dict pool change ast,,
9012,397ae5b697e9923bb9d35df425370efd9357b127,lifford Wolf <clifford@clifford.at>, 2014-12-29 02:46:59 +0100, , gcc build fix,,
9013,cfe0817697c9e7a656fd3a64e3a9014fa86e78d0,lifford Wolf <clifford@clifford.at>, 2014-12-29 02:01:42 +0100, , converting share dict pool complete,,
9014,9ff3a9f30da0cade42db433f94a408f4d9349ba2,lifford Wolf <clifford@clifford.at>, 2014-12-29 00:42:48 +0100, , switched share dict pool,,
9015,a2226e530791ec9dea45cd905f812de28d2c1c06,lifford Wolf <clifford@clifford.at>, 2014-12-29 00:12:36 +0100, , added mkhash_xorshift,,
9016,dede5353b10c1d8fb887fbfd3a46cb1fc0413082,lifford Wolf <clifford@clifford.at>, 2014-12-28 22:26:09 +0100, , change hashlib make better stl compatibility,,
9017,2ad131764fc9b9b3f913650d206a540c2d57dc45,lifford Wolf <clifford@clifford.at>, 2014-12-28 21:43:14 +0100, , cleanup,,
9018,8773fd5897d1057dc8f87d4ffd13c96a708080e8,lifford Wolf <clifford@clifford.at>, 2014-12-28 21:27:51 +0100, , added memhasher yosys,,
9019,445686cba38e949e85031ff95858c21afd1e1463,lifford Wolf <clifford@clifford.at>, 2014-12-28 21:27:05 +0100, , using dict pool opt_reduce,,
9020,951c72ba52be44f9a3133c6ab3af56bdb92087ac,lifford Wolf <clifford@clifford.at>, 2014-12-28 21:26:36 +0100, , bugfix opt_share,,
9021,137f35373f4ef0d1ddf212187e537e48d077b1f4,lifford Wolf <clifford@clifford.at>, 2014-12-28 19:24:24 +0100, , changed code dict pool,,
9022,f3a97b75c78bd6f3670445129405213c0a015481,lifford Wolf <clifford@clifford.at>, 2014-12-28 19:03:18 +0100, , fixed performance bug object hashing,,
9023,89723a45cf86a508d052dd54aa058719e314cc3c,lifford Wolf <clifford@clifford.at>, 2014-12-28 18:48:48 +0100, , improved hashlib iterator implementation,,
9024,3da46d3437f076c27cef5121f26a1fa151dde1f6,lifford Wolf <clifford@clifford.at>, 2014-12-28 17:51:16 +0100, , renamed hashmap.h hashlib.h related improvement,,
9025,3e8e483233321d7efadbb78ba746a7797c102a3a,lifford Wolf <clifford@clifford.at>, 2014-12-27 13:04:44 +0100, , various improvement modindex,,
9026,6c8b0a5fd138d19b47191400f020c2472944f826,lifford Wolf <clifford@clifford.at>, 2014-12-27 12:02:57 +0100, , dict pool related change,,
9027,2c2f8e6e9f4eadbb191df8a8dbeee95443fc9f08,lifford Wolf <clifford@clifford.at>, 2014-12-27 11:25:51 +0100, , added memory statistic least linux,,
9028,d6ee6f653fa795efcea910fd4ad4bc6ee09a4784,lifford Wolf <clifford@clifford.at>, 2014-12-27 11:01:59 +0100, , better help message printing command line tool,,
9029,7751c491fb08eccb13f2b5f5609d3fd6d2a8ffef,lifford Wolf <clifford@clifford.at>, 2014-12-27 03:40:27 +0100, , improved warning message,,
9030,12ca6538a4e429ef318f47b5bb07f6a2a8dd2538,lifford Wolf <clifford@clifford.at>, 2014-12-27 03:26:30 +0100, , fixed mem2reg warning message,,
9031,66ab88d7b0636c21d5df74f753ed379a799fd783,lifford Wolf <clifford@clifford.at>, 2014-12-27 03:04:50 +0100, , hashtable finetuning,,
9032,88d08e8f24cb2d43907a9d28d65fedc9638554ca,lifford Wolf <clifford@clifford.at>, 2014-12-26 23:21:23 +0100, , cleanup dict pool hashtable implementation,,
9033,6ce6689b639785f3d526c73faad6faba811beaf8,lifford Wolf <clifford@clifford.at>, 2014-12-26 22:08:44 +0100, , using yosys dict yosys pool sigtools.h,,
9034,ec4751e55c11d7287dacd39fb61ad936995fc963,lifford Wolf <clifford@clifford.at>, 2014-12-26 21:59:41 +0100, , replaced std unordered_set nodict yosys pool,,
9035,9e6fb0b02ccf209528ead026de8eef0a8a0d7740,lifford Wolf <clifford@clifford.at>, 2014-12-26 21:35:22 +0100, , replaced std unordered_map implementation yosys dict,,
9036,e52d1f9b9a7f71634d4e8e8228060f792fa20dec,lifford Wolf <clifford@clifford.at>, 2014-12-26 19:28:52 +0100, , added new_dict hashmap.h enabled code coverage counter,,
9037,e0c0011863c891e0c168eb2fabecf88b2f0a45b7,lifford Wolf <clifford@clifford.at>, 2014-12-26 11:05:23 +0100, , temporary gcc 4.6 build hotfix yosys dict yosys nodict,,
9038,35f611e2f6b38b18fc50fadbb07df1d1bc462583,lifford Wolf <clifford@clifford.at>, 2014-12-26 10:54:23 +0100, , added yosys command line option,,
9039,a6c96b986be313368b4fa03eba5cf6987448100c,lifford Wolf <clifford@clifford.at>, 2014-12-26 10:53:21 +0100, , added yosys dict nodict vector container type,,
9040,e8c12e5f0c49cca4dd54da12003bd010a488aee3,lifford Wolf <clifford@clifford.at>, 2014-12-25 20:28:16 +0100, , various fix improvement write_smt2,,
9041,b748622a7f482cebc44c93ee065f36b159bb2a6c,lifford Wolf <clifford@clifford.at>, 2014-12-25 19:22:39 +0100, , added test_cell muxdiv,,
9042,68233baa1f3d6e3dcfec20583b0f37202035a589,lifford Wolf <clifford@clifford.at>, 2014-12-25 17:52:31 +0100, , various fix improvement write_smt2,,
9043,7dece74fae69e80349f9848ea2b9a09252de2c23,lifford Wolf <clifford@clifford.at>, 2014-12-25 17:04:13 +0100, , added test_cell feature,,
9044,170788a3decdf8b475762106df24eae910cf24c7,lifford Wolf <clifford@clifford.at>, 2014-12-25 16:41:20 +0100, , fixed simplemap cell output width,,
9045,95f17dbab0a15096c66e98af2d611b09ad26f3ea,lifford Wolf <clifford@clifford.at>, 2014-12-25 15:37:02 +0100, , added support cell type write_smt2,,
9046,1c3d51375f787a80024da12d03150ff1be4939b5,lifford Wolf <clifford@clifford.at>, 2014-12-25 13:30:20 +0100, , added write_smt2 write_smt2 improvement,,
9047,b6a7e21d2ee773b2eedf55ded913b034e916fa27,lifford Wolf <clifford@clifford.at>, 2014-12-24 16:26:18 +0100, , fixed one bug hierarchy check positional module args,,
9048,e548483c9105a0fef0a4b5c64640611b304ecb05,lifford Wolf <clifford@clifford.at>, 2014-12-24 16:17:57 +0100, , added write_smt2 gate level logic supported far,,
9049,aad195b88ce55d46fe741b217efc66b3aa259535,lifford Wolf <clifford@clifford.at>, 2014-12-24 12:56:05 +0100, , added dfflibmap prepare help,,
9050,35f5aa300f4cdfc19293f0e5722159d7f0a212de,lifford Wolf <clifford@clifford.at>, 2014-12-24 12:19:20 +0100, , added dfflibmap prepare,,
9051,032ce573a3358d1eb5cd2d2f3ec724cc18b3626b,lifford Wolf <clifford@clifford.at>, 2014-12-24 11:39:15 +0100, , added dff2dffe direct direct gate mapping,,
9052,8c1a72c2a43ad9d681deaf31af579ca6ea2266b5,lifford Wolf <clifford@clifford.at>, 2014-12-24 11:09:01 +0100, , added dff2dffe unmap,,
9053,afcacd643733521eeb08b3f139386556015bf2af,lifford Wolf <clifford@clifford.at>, 2014-12-24 10:49:54 +0100, , added support gate level cell dff2dffe,,
9054,4aa9fbbf3fe095220895dd2508ac6118b7382493,lifford Wolf <clifford@clifford.at>, 2014-12-24 10:49:24 +0100, , improvement simplemap api added nex eqx support,,
9055,edb3c9d0c4f0bc3a108ffebc01f02ff4d7354487,lifford Wolf <clifford@clifford.at>, 2014-12-24 09:51:17 +0100, , renamed extend extend_xx changed user extend_u0,,
9056,48ca1ff9ef5bba939348ceeec75ad310afd9fcf8,lifford Wolf <clifford@clifford.at>, 2014-12-23 14:08:38 +0100, , improved abc clock domain partitioning,,
9057,5fe02b79650331345462f6ae75f78ee334d70a83,lifford Wolf <clifford@clifford.at>, 2014-12-23 13:49:54 +0100, , indenting fix show.cc,,
9058,4f5b97954e15b1aa40f7b3068865f4d8fcbe9fb7,lifford Wolf <clifford@clifford.at>, 2014-12-23 12:29:29 +0100, , added show colorattr,,
9059,a216df043374f3d3a699889f0bf207491df037ea,lifford Wolf <clifford@clifford.at>, 2014-12-23 12:29:02 +0100, , added abc markgroups,,
9060,76fa5274927e8f960060938e10a042d85268a6ac,lifford Wolf <clifford@clifford.at>, 2014-12-21 16:52:05 +0100, , added support multiple clock domain abc pas,,
9061,25844b5683ab0d9a8ba5f4ee01bb5a601a1c8d24,lifford Wolf <clifford@clifford.at>, 2014-12-21 11:13:25 +0100, , fixed abc pas clk enable signal driven logic,,
9062,f7b323196fbd1c2f35ab034b33f9617f7428cf31,lifford Wolf <clifford@clifford.at>, 2014-12-20 00:44:03 +0100, , added dffe support abc pas,,
9063,5df192e71ce514d8b9bd2fa3bdee49dac8ee000d,lifford Wolf <clifford@clifford.at>, 2014-12-20 00:03:20 +0100, , added dffe support write_verilog,,
9064,bacd3699b3ce75b716f8a233ca955fe188f8cbef,lifford Wolf <clifford@clifford.at>, 2014-12-19 18:47:19 +0100, , checking existence port hierarchy check,,
9065,30de490d867e4eaf9a7eb59ca85b976179b346ba,lifford Wolf <clifford@clifford.at>, 2014-12-19 17:54:44 +0100, , fixed another bug write_blif handling lut cell,,
9066,36f0451ab405d1f7809e593926952ac2cf4a6510,lifford Wolf <clifford@clifford.at>, 2014-12-17 11:16:39 +0100, , merge branch master github.com cliffordwolf yosys,,
9067,b95051fb709d1212abf4b3dad71204b15d6ff1db,lifford Wolf <clifford@clifford.at>, 2014-12-17 11:13:57 +0100, , fixed writing lut cell blif backend,,
9068,6cec188c524f83a84e2cda88f0c121998867bc77,lifford Wolf <clifford@clifford.at>, 2014-12-16 10:38:25 +0100, , fixed build gcc 4.6,,
9069,e01254d8244d16f98d6a99a2cd8c1692fe334dce,lifford Wolf <clifford@clifford.at>, 2014-12-14 18:00:38 +0100, , added write_blif undef support special true false undef type,,
9070,59d11978fc096734163731bb523a6d240ae1a41f,lifford Wolf <clifford@clifford.at>, 2014-12-14 17:45:03 +0100, , added write_blif blackbox based code eddie hung http github.com eddiehung yosys commit 1e481661cb4a4,,
9071,32dce4a870e8f556897096a0c252b2e43f5622e5,lifford Wolf <clifford@clifford.at>, 2014-12-14 17:37:46 +0100, , added blif unbuf feature,,
9072,f7cf60b45c04bcefd60cca3f56b648ddadd242ac,lifford Wolf <clifford@clifford.at>, 2014-12-14 17:24:44 +0100, , removed psmisc deps list usually fuser already installed package name varies,,
9073,cf55371a22e33c1d476456129fdc8039ab9d0af8,lifford Wolf <clifford@clifford.at>, 2014-12-12 12:49:46 +0100, , added psmisc prerequisite,,
9074,72f500c950f002a229d0434e76b24b347d7c583c,lifford Wolf <clifford@clifford.at>, 2014-12-12 12:44:16 +0100, , removed utf char techmap.v,,
9075,6c768c686fb555683fba50a0c5e2713210346621,lifford Wolf <clifford@clifford.at>, 2014-12-12 11:34:25 +0100, , added missing prerequisite readme,,
9076,7775d2806fe082626103f5abffd95fe9e1fccc27,lifford Wolf <clifford@clifford.at>, 2014-12-11 21:46:36 +0100, , added idstring destruct_guard hack,,
9077,df52eedb3025c5250931c29c2417fbd0129500e1,lifford Wolf <clifford@clifford.at>, 2014-12-11 15:27:38 +0100, , compile fix visual studio,,
9078,1282a113da11351dbac2b9df53e3e430d12def4a,lifford Wolf <clifford@clifford.at>, 2014-12-11 13:56:20 +0100, , fixed supply0 supply1 many wire,,
9079,032511fac854cd0507dc84242bb55508c4757441,lifford Wolf <clifford@clifford.at>, 2014-12-08 15:38:58 +0100, , added functionality dff2dffe pas,,
9080,7d6e586df8128d4265499ef3f61c1a85ff3cc02a,lifford Wolf <clifford@clifford.at>, 2014-12-08 15:08:02 +0100, , added bool constructor sigbit sigspec,,
9081,bca2442c671b8ae0b8a8b933f6a27593dd13a168,lifford Wolf <clifford@clifford.at>, 2014-12-08 14:59:38 +0100, , added module adddffe module adddffegate,,
9082,97487fee320b57356c810daaf2c6cb38e8576030,lifford Wolf <clifford@clifford.at>, 2014-12-08 14:10:52 +0100, , added skeleton dff2dffe pas,,
9083,7b62bbeee824f1ff6d483247f5613e597b8c854f,lifford Wolf <clifford@clifford.at>, 2014-12-08 10:56:43 +0100, , added documentation fixmes nontrivial register cell,,
9084,f1764b4fe99807c445526774563a98224b642766,lifford Wolf <clifford@clifford.at>, 2014-12-08 10:50:19 +0100, , added dffe cell type,,
9085,fad9cec47b3aa9fc3d413abee92cc8380d0c0dc4,lifford Wolf <clifford@clifford.at>, 2014-12-08 10:43:38 +0100, , added _dffe_ cell type,,
9086,2903143ae50301dca08d1ab671a046184e8d7c46,lifford Wolf <clifford@clifford.at>, 2014-12-07 23:15:27 +0100, , merge branch master http github.com martoni yosys,,
9087,74d70bf9e9ea57d1684883c590251b82018f6f4e,abien Marteau <fabien.marteau@armadeus.com>, 2014-12-07 19:04:06 +0100, , manual option unknown beamer 3.3 beamercolorbox,,
9088,78765e6a1cd63162ba2e66d3ce7ad765ca76fe2c,lifford Wolf <clifford@clifford.at>, 2014-12-06 12:46:37 +0100,43, merge pull request martoni master suppressing semi colon end dot file,,
9089,e65033e42137d351b6d948a402e968646432da6b,abien Marteau <fabien.marteau@armadeus.com>, 2014-12-05 18:17:00 +0100, , suppressing semi colon end dot file,,
9090,abf81d76835d3ebb372ea128ee15cf6fb2c8f03a,lifford Wolf <clifford@clifford.at>, 2014-12-04 13:37:58 +0100, , added missing .gitignore manual,,
9091,51cfcd8331bb06b1fea3ec62a48fcbb092e7df70,lifford Wolf <clifford@clifford.at>, 2014-11-27 12:47:33 +0100, , fixed bug hierarchy top array instance,,
9092,76c83283c44267969b96dc53bf02775aa950b5be,lifford Wolf <clifford@clifford.at>, 2014-11-24 14:48:07 +0100, , fixed minor bug parsing delay,,
9093,56c7d1e266cf6b2f9bfcb9f76f2ddf388ddc51ea,lifford Wolf <clifford@clifford.at>, 2014-11-24 14:39:24 +0100, , fixed two minor bug constant parsing,,
9094,751fb33688b06d8dab01b7f8334055d5cd227c94,lifford Wolf <clifford@clifford.at>, 2014-11-24 12:55:30 +0100, , fix stubnets example,,
9095,263f672a3fc89ebc7e8ddf64f51c0285db056559,lifford Wolf <clifford@clifford.at>, 2014-11-20 09:26:33 +0100,42, merge pull request slowriot master sha1 library fixing incorrect buffer size allocation unsafe integer size type,,
9096,4aae465867cd1221e47eaaa7550f1eb9aa2f5863,lowRiot <rain.backnet@gmail.com>, 2014-11-20 02:03:08 +0000, , switching unreliable typedefs precisely sized uint32_t uint64_t,,
9097,76cc2bf7b43140698618e9dbb87a219c3bd7d32f,lowRiot <rain.backnet@gmail.com>, 2014-11-20 01:58:57 +0000, , fixing incorrect buffer size allocation unsafe integer size type,,
9098,87333f3ae236555ac1efb38b5e99b5f067900ddd,lifford Wolf <clifford@clifford.at>, 2014-11-14 19:59:50 +0100, , added warning use constant hdl,,
9099,4e5350b409877ecc804cb3ee9a8ab0cb1a3773d9,lifford Wolf <clifford@clifford.at>, 2014-11-12 19:10:35 +0100, , fixed parsing nested verilog concatenation replicate,,
9100,c832b188a54954830a38bf187567187ffad49c31,lifford Wolf <clifford@clifford.at>, 2014-11-12 01:17:11 +0100, , another make vcxsrc,,
9101,a8cdcb3dd2f6c0c514008ff83ccad2a4e51ec641,lifford Wolf <clifford@clifford.at>, 2014-11-12 00:45:21 +0100, , fixed make vcxsrc srcfiles.txt creation,,
9102,cb1b245a8dd99f1dd65771dc5fa9b89437a36cf1,lifford Wolf <clifford@clifford.at>, 2014-11-12 00:26:47 +0100, , split mxe make dist mxe make mxebin non mxe make vcxsrc,,
9103,1e0f6b5ddbfc3a7bc30f2537decf45654e7f1524,lifford Wolf <clifford@clifford.at>, 2014-11-09 11:02:20 +0100, , added yosys also quiet warning message,,
9104,a112b1093444429a1a55a90b73c58c8b7ffee1bc,lifford Wolf <clifford@clifford.at>, 2014-11-09 10:55:04 +0100, , introducing ys_override ys_final ys_attribute ys_noreturn,,
9105,fe829bdbdc436f425e082ab1cc8c3d276f168945,lifford Wolf <clifford@clifford.at>, 2014-11-09 10:44:23 +0100, , added log_warning api,,
9106,cb9e10b4624e6ba6fff215766790e3ff3b82e9a8,lifford Wolf <clifford@clifford.at>, 2014-11-08 22:19:22 +0100, , added automatic make clean abc pull make rule,,
9107,12ffe0c438f0a971da081189524433f9178fa002,lifford Wolf <clifford@clifford.at>, 2014-11-08 12:39:01 +0100, , fix presentation,,
9108,d92fb5b35eff8c616f1b5de355d13b642e830c8f,lifford Wolf <clifford@clifford.at>, 2014-11-08 12:38:48 +0100, , added missing fixup_ports call rename command,,
9109,003336c58dcc9bc96484d6e7a9f3033309a747df,lifford Wolf <clifford@clifford.at>, 2014-11-08 12:38:22 +0100, , use cache log_id memory management,,
9110,73f5ffcce84299193930e7f580f2cc9367633ab5,lifford Wolf <clifford@clifford.at>, 2014-11-08 12:20:58 +0100, , yoys 0.4 development,,
9111,d5aa0ee158b413b24de897a01fc98b02f609f125,lifford Wolf <clifford@clifford.at>, 2014-11-08 12:15:01 +0100, , yosys 0.4,,
9112,acf010d30d650aef500952d5de4ea5ec939d78a0,lifford Wolf <clifford@clifford.at>, 2014-11-08 11:38:44 +0100, , added enable_plugins verific amd64 build instruction,,
9113,b9f2127f5d5a78bab74f511a71b6a369065a0383,lifford Wolf <clifford@clifford.at>, 2014-11-08 10:59:48 +0100, , various documentation update,,
9114,420bc05627afe220102368fb29d717b429645869,lifford Wolf <clifford@clifford.at>, 2014-11-08 10:58:57 +0100, , added syntax show command repeating sigchunks,,
9115,89be7bf52785c9a3058a0049481388ad44459174,lifford Wolf <clifford@clifford.at>, 2014-11-07 20:58:08 +0100, , added used attribute entry http www.reddit.com yosys comment 2kw479 cltgwyc http llvm.org bug show_bug.cgi 19474,,
9116,c5dbb1aa28f5fb10ebbc0696545ede6fa76ce20b,lifford Wolf <clifford@clifford.at>, 2014-11-07 15:47:18 +0100, , minor correction codingreadme,,
9117,546e8b5fe7063caf0140d753d8c20614cbeae723,lifford Wolf <clifford@clifford.at>, 2014-11-07 15:21:03 +0100, , improved toposort determinism,,
9118,461594bb83a3fd908bb6580763cf7f7aa37ef6a7,lifford Wolf <clifford@clifford.at>, 2014-11-07 14:40:06 +0100, , fixed generation temp name verilog backend,,
9119,4f4d729e02babd32ebf56de3e87408e05c5728bc,lifford Wolf <clifford@clifford.at>, 2014-11-07 14:39:49 +0100, , updated abc 5b5af75f1dda,,
9120,c529d4fc53ddbb96dd98f5d5fef37b4b5caa1896,lifford Wolf <clifford@clifford.at>, 2014-11-07 13:34:05 +0100, , changelog yosys 0.4,,
9121,99cdfb31106cc399072f129d912fa8377d919e2e,lifford Wolf <clifford@clifford.at>, 2014-11-07 12:48:15 +0100, , fixed typo,,
9122,a346c0bf2b0ed5278e0f86d4ef23a6a9d03eef40,lifford Wolf <clifford@clifford.at>, 2014-11-06 09:39:55 +0100, , made cover compile time option disabled default,,
9123,80869531b91b0fd8da90a1bebdc8d81d35e36e23,lifford Wolf <clifford@clifford.at>, 2014-11-05 10:37:37 +0100, , removed qmake variable makefile,,
9124,d9444878cc52bc35e4ae696b5d13e82874b6b3b1,hmed Irfan <irfan@levert.(none)>, 2014-11-03 18:35:50 +0100, , corrected abstract appnote,,
9125,6460d094e51a66e2fe5efc71c99cd2f73847b6cb,hmed Irfan <irfan@levert.(none)>, 2014-11-03 16:24:26 +0100, , removed unused bib removed unused bibitems appnote verilog btor,,
9126,3dd316bdc79bb50c2b968808b4917cb8a49a362e,hmed Irfan <irfan@levert.(none)>, 2014-11-03 16:18:53 +0100, , correction appnote,,
9127,6c6cdf736a5371f715a8f7d759e9caf72db5b21e,hmed Irfan <irfan@levert.(none)>, 2014-11-03 13:23:35 +0100, , appnote added,,
9128,74ef92b9c888fd05f03b4f679ecda6b04249e498,lifford Wolf <clifford@clifford.at>, 2014-10-31 03:46:27 +0100, , added abc label synth script,,
9129,ab28491f271e3b02ba58dabb4b7033bcf17b6c25,lifford Wolf <clifford@clifford.at>, 2014-10-31 03:36:51 +0100, , added opt full alias aggressive optimization,,
9130,a21481b338933f9498fd0fb11492aa2e5b7a00cd,lifford Wolf <clifford@clifford.at>, 2014-10-30 14:01:02 +0100, , fixed parsing module mymod parameter foo bar ...,,
9131,ac8f4d298b3cc351fa0658857e11069a67adb7ba,lifford Wolf <clifford@clifford.at>, 2014-10-30 09:12:55 +0100, , improved nomem2reg documentation,,
9132,269e37e969562275f337362b5423e2801f9c5765,lifford Wolf <clifford@clifford.at>, 2014-10-29 09:05:17 +0100, , added support empty line document,,
9133,37aa2e02db2f3070a153a1de04c0ce99d1369adb,lifford Wolf <clifford@clifford.at>, 2014-10-29 08:29:51 +0100, , ast simplifier optimize constant ast_case node recursively descending,,
9134,f9c096eedabdf7cd2cdd770da73bdd17d86559e7,lifford Wolf <clifford@clifford.at>, 2014-10-27 13:21:57 +0100, , added support task function args parenthesis,,
9135,c4a2b3c1e9be01a0b7cf7d2cc8b91aea72d7830c,lifford Wolf <clifford@clifford.at>, 2014-10-26 23:29:36 +0100, , improvement readmem implementation,,
9136,70b2efdb05f24eb7a9f3e2f456e5452fff94a15e,lifford Wolf <clifford@clifford.at>, 2014-10-26 20:33:10 +0100, , added support readmemh readmemb,,
9137,26cbe4a4e56c0b95483b7568914d0402ef955b72,lifford Wolf <clifford@clifford.at>, 2014-10-25 18:23:53 +0200, , fixed constant cond string1 string2 string different size,,
9138,c5eb5e56b8911bb520a987761739bbb9d9328380,lifford Wolf <clifford@clifford.at>, 2014-10-23 10:47:21 +0200, , introduced yosys readsome helper function f.read f.gcount made problem line 16kb,,
9139,750c615e7f01d44db4a7d504024b3681a56d8a78,lifford Wolf <clifford@clifford.at>, 2014-10-19 18:42:03 +0200, , minor indenting correction,,
9140,3202ba621c3a0cd1e59d796bfb6a893dd964c77d,lifford Wolf <clifford@clifford.at>, 2014-10-19 18:40:22 +0200,40, merge pull request parvizp build mac 10.9.2 llvm 3.5,,
9141,de8adb8ec538913b93662198cf12c0f2a3b72630,arviz Palangpour <parviz@nanowattdesign.com>, 2014-10-18 14:26:49 -0500, , build mac 10.9.2 llvm 3.5,,
9142,6c1c1e9a07c66b37f65835ed03370ac062616b7a,lifford Wolf <clifford@clifford.at>, 2014-10-18 19:26:03 +0200, , improved new_id win32,,
9143,bb631c6f5c0026b0920996205329dae5836f9a1b,lifford Wolf <clifford@clifford.at>, 2014-10-18 19:01:44 +0200, , also look yosys abc parent dir win32,,
9144,0471d158d955804c011338c5c664dfa7a38aed1f,lifford Wolf <clifford@clifford.at>, 2014-10-18 19:00:52 +0200, , various improvement version reporting win32,,
9145,57cd48523694205141ac6169da7a918e5b8d9972,lifford Wolf <clifford@clifford.at>, 2014-10-18 18:21:33 +0200, , disabled readline mxe cross build,,
9146,41db98ba3113b45220ad5300c51e608f89c1d263,lifford Wolf <clifford@clifford.at>, 2014-10-18 16:52:06 +0100, , fixed typo test_cell,,
9147,6bcb4f1f45d1310718d356b7e439bd87fc7d045a,lifford Wolf <clifford@clifford.at>, 2014-10-18 16:51:50 +0100, , fixed shell prompt win32,,
9148,84ffe04075bbddfd1b288295c07d036416923c3a,lifford Wolf <clifford@clifford.at>, 2014-10-18 15:20:38 +0200, , fixed various warning,,
9149,85572b05e5359f28c1625b873dc14428f796a454,lifford Wolf <clifford@clifford.at>, 2014-10-18 15:17:33 +0200, , create vcxsrc mxe build make dist,,
9150,b5da3a60e101a26dbcbd6a8565343c281ba464f8,lifford Wolf <clifford@clifford.at>, 2014-10-18 14:15:05 +0200, , moved yosys config.in misc,,
9151,c321b419d45be8c25bac671df776a779da78b090,lifford Wolf <clifford@clifford.at>, 2014-10-17 16:39:24 +0200, , added note regarding building,,
9152,e8a609f0e52b14d39598bae81910e8c80ac5ef7c,lifford Wolf <clifford@clifford.at>, 2014-10-17 16:00:28 +0200, , added mxe make dist,,
9153,b3a6f8f53019d1984d4e319db459b11da0663aa3,lifford Wolf <clifford@clifford.at>, 2014-10-17 15:51:33 +0200, , win32 mxe build fix,,
9154,468ae923748a01b2763bafa3cf5fba883fe06479,lifford Wolf <clifford@clifford.at>, 2014-10-17 14:01:47 +0200, , various win32 build fix,,
9155,973d37673377c3ddba8020e718e4cd6174379175,lifford Wolf <clifford@clifford.at>, 2014-10-17 12:11:15 +0200, , added genfiles.zip mxe make dist,,
9156,4df902637a3b486ab4836ddc2bde7889c6dccfeb,lifford Wolf <clifford@clifford.at>, 2014-10-17 12:04:40 +0200, , various mxe build fix,,
9157,31267a1ae8d670c4b8749fc55b07c01d9285a488,illiam Speirs <bill.speirs@gmail.com>, 2014-10-16 12:06:54 -0400, , header change compile,,
9158,fda52f05f277720e12aadb4716415ec9bff616a5,illiam Speirs <bill.speirs@gmail.com>, 2014-10-14 17:16:50 -0400, , wrapped math int constructor,,
9159,34caeeb4f3e21d8da3b75682e48ab85c27021b82,lifford Wolf <clifford@clifford.at>, 2014-10-17 06:02:38 +0200, , fixed warning,,
9160,18cb8b4636933cb5a1ad3040f061d53345d1aa1d,lifford Wolf <clifford@clifford.at>, 2014-10-16 11:49:31 +0200, , smart dff cell init attribute signal,,
9161,66eb254fc2595a6dcd94b439b0b287cc59c47270,lifford Wolf <clifford@clifford.at>, 2014-10-16 11:46:57 +0200, , cleanup opt_clean,,
9162,3838856a9ee6debb05f39ad2c17d2eba95afd329,lifford Wolf <clifford@clifford.at>, 2014-10-16 10:31:54 +0200, , print systemverilog read_verilog log message,,
9163,3be5fa053f61a29039ed99876d3e89406c99cb7d,lifford Wolf <clifford@clifford.at>, 2014-10-16 00:54:14 +0200, , fixed rtlil sigspec parse range bit part selects,,
9164,6b05a9e8075af923c67ec3bb1b74573294ac8838,lifford Wolf <clifford@clifford.at>, 2014-10-16 00:44:23 +0200, , fixed handling invalid array access mem2reg code,,
9165,82ed814fa1d0e8e58392210976069daa4faa3f4a,lifford Wolf <clifford@clifford.at>, 2014-10-15 20:36:32 +0200, , replaced log_assert ... hack static inline function,,
9166,2355ddf75d094e9272184ddd9ea916be49102b1b,lifford Wolf <clifford@clifford.at>, 2014-10-15 02:48:51 +0200, , fixed gcc warning,,
9167,3445a933a5f2c23b697b96948f44fb1b2012dbdb,lifford Wolf <clifford@clifford.at>, 2014-10-15 02:43:50 +0200, , fixed mxe build,,
9168,8cea352a6aafa80d397d8a6a7d195c1378dcb324,lifford Wolf <clifford@clifford.at>, 2014-10-15 01:20:14 +0200, , merge branch win32,,
9169,1fc6208ec05af672c7c6b7973b0eba1295bca5f4,lifford Wolf <clifford@clifford.at>, 2014-10-15 01:18:31 +0200, , check _yosys_ yosys.h,,
9170,f65e1c309fbfd0eae719270bfc8b6887c9e05d9e,lifford Wolf <clifford@clifford.at>, 2014-10-15 01:14:38 +0200, , updated .gitignore file ilang verilog frontends,,
9171,c3e9922b5d871269bf4ee33da24318d3b5199ac3,lifford Wolf <clifford@clifford.at>, 2014-10-15 01:12:53 +0200, , replaced readsome read gcount,,
9172,cf85aab62f961c905e4691fde59af774053d3d58,lifford Wolf <clifford@clifford.at>, 2014-10-15 01:05:08 +0200, , indent fix,,
9173,e5b8390f44be7d300fdf32193fa58b76ba448072,illiam Speirs <bill.speirs@gmail.com>, 2014-10-14 17:15:35 -0400, , changed,,
9174,9ee3a4b94fa78ad2ccf4178d7a49bc659df29cb1,illiam Speirs <bill.speirs@gmail.com>, 2014-10-14 17:15:08 -0400, , changed explicit heap allocated memory,,
9175,6433203b39f830a5c0d80347f14ab341ef3921ce,illiam Speirs <bill.speirs@gmail.com>, 2014-10-14 17:10:53 -0400, , wrapped init std set constructor,,
9176,9cb230379901da89649676d4a2752bde59c09f59,illiam Speirs <bill.speirs@gmail.com>, 2014-10-14 17:10:08 -0400, , made iterators extend std iterator added operator,,
9177,069521e2d5d5568739c7e8d7db31859bb88965a6,lifford Wolf <clifford@clifford.at>, 2014-10-15 00:56:04 +0200, , define empty __attribute__ macro non gcc non clang compiler,,
9178,0352dbfd65072f42824852b2f5b925e7d9865a90,illiam Speirs <bill.speirs@gmail.com>, 2014-10-14 17:07:30 -0400, , fixed log compile visual studio included implementation gettimeofday,,
9179,fad0b0c506f2d7cb1158a3dac53139b8dec7a04e,illiam Speirs <bill.speirs@gmail.com>, 2014-10-14 17:06:02 -0400, , updated lexers parser include prefix,,
9180,2873a8444ee5dbd0a3d034fb4a7a877c680be45d,lifford Wolf <clifford@clifford.at>, 2014-10-15 00:41:14 +0200, , updated abc enabled abc mxe build,,
9181,c21c9dab1e791f5c71f48ec3303fbb7cedee8a1a,lifford Wolf <clifford@clifford.at>, 2014-10-13 17:22:06 +0200, , removed check macro libparse.cc using non std feature,,
9182,09d2e5cf5d2b7d391975ba4c5524f03543f05a48,lifford Wolf <clifford@clifford.at>, 2014-10-12 15:02:40 +0200, , fixed abc archflags win32 cross build,,
9183,0913e968f59aed413dcb9bc5e392a554e2711ad7,lifford Wolf <clifford@clifford.at>, 2014-10-12 14:48:19 +0200, , win32 abc fix,,
9184,2fdb3a4a91e2dc07f9aa75c478c6b8bfa1d1eb19,lifford Wolf <clifford@clifford.at>, 2014-10-12 13:48:05 +0200, , various makefile change cross compiling abc win32,,
9185,1a7684be24ba5d776c4f1f4c0889e1200c41d7b6,lifford Wolf <clifford@clifford.at>, 2014-10-12 12:18:38 +0200, , various small fix non win32 build,,
9186,0b9282a779867459fe5babfff300795c343c46ea,lifford Wolf <clifford@clifford.at>, 2014-10-12 12:11:57 +0200, , added make_temp_ file dir apis,,
9187,9b4d171e37aa23adbdbad1ca1e983e4bf35604f9,lifford Wolf <clifford@clifford.at>, 2014-10-12 11:17:53 +0200, , using stringf instead asprintf abc pas,,
9188,b1596bc0e7e5269fd610508f608f65f3aa696bd9,lifford Wolf <clifford@clifford.at>, 2014-10-12 10:57:15 +0200, , added run_command api replace system popen,,
9189,d2b8b48bf3bc6b202c31db62ef5e2b63041e775e,lifford Wolf <clifford@clifford.at>, 2014-10-11 12:13:46 +0200, , renamed log.cc logcmd.cc two log.cc source tree,,
9190,0dc249ccd78fa7e3366a89cf46f209ff5ce09e26,lifford Wolf <clifford@clifford.at>, 2014-10-11 11:59:35 +0200, , shrinked copyright banner character,,
9191,f30aee01f9db3f44cd05e1429a914a79192dd1b5,lifford Wolf <clifford@clifford.at>, 2014-10-11 11:53:36 +0200, , added make dist mxe build,,
9192,217c7c7b8d1f46ed0b4d8b8a4fbe1b10c0157a6a,lifford Wolf <clifford@clifford.at>, 2014-10-11 11:44:36 +0200, , fixed makefile pretty mxe win32 emcc build,,
9193,35fbc0b35fb2dafa1b7d1df98ed72688e2eeead6,lifford Wolf <clifford@clifford.at>, 2014-10-11 11:42:08 +0200, , modifier format string another win32 fix,,
9194,8263f6a74a822579f3c1da7d8b128ea8ab7b4d79,lifford Wolf <clifford@clifford.at>, 2014-10-11 11:36:22 +0200, , fixed win32 trouble f.readsome,,
9195,a32e067e5c96bacc1f0280f9f1bfd979af2171db,lifford Wolf <clifford@clifford.at>, 2014-10-11 11:35:54 +0200, , strip win32 executeables,,
9196,568fee5e74093838121ea61ec15d98a111306bba,lifford Wolf <clifford@clifford.at>, 2014-10-11 11:08:52 +0200, , added win32,,
9197,e8c66ee36bdbaa9652a4e838cabeff4107f50da1,lifford Wolf <clifford@clifford.at>, 2014-10-11 10:59:11 +0200, , fixed mxe readline support,,
9198,53349fb634e79641a7a728f6d030c5eda0702477,lifford Wolf <clifford@clifford.at>, 2014-10-11 10:57:46 +0200, , fixed ifdefs plugin unloading,,
9199,51b1824979ab0dc1c1cc904abe85bf39e537e136,lifford Wolf <clifford@clifford.at>, 2014-10-11 10:49:43 +0200, , disabled cover win32,,
9200,7df8cbe2a9d48dbccb4a2c665e4087ed4f1514a8,lifford Wolf <clifford@clifford.at>, 2014-10-11 10:46:50 +0200, , using std to_string ezsat problem mingw,,
9201,0a651f112fe62fdf86e4b288988a9ed9ac90068d,lifford Wolf <clifford@clifford.at>, 2014-10-11 10:46:19 +0200, , disabled vhdl2verilog command win32 build,,
9202,93e6ebe771c675280742adf6905298301575d0a7,lifford Wolf <clifford@clifford.at>, 2014-10-11 10:24:46 +0200, , disabled ezminisat timeout feature win32,,
9203,df537a216ba6a954a7b3e5631d35f58ebe3b2c0e,lifford Wolf <clifford@clifford.at>, 2014-10-10 18:53:03 +0200, , using next_token parse command,,
9204,20d85f20dbb16a1c47f7993da06f5b9abac1d09d,lifford Wolf <clifford@clifford.at>, 2014-10-10 18:38:40 +0200, , fixed next_token,,
9205,54bf3a95dd859ac1811a5265ad45f9eb596de3db,lifford Wolf <clifford@clifford.at>, 2014-10-10 18:34:19 +0200, , win32 build fix,,
9206,2c683102be85b0ee9c03c85ddcf5d7fd0f004ab7,lifford Wolf <clifford@clifford.at>, 2014-10-10 18:33:55 +0200, , added next_token function strtok replacement,,
9207,986bcc13cbe6a085aa826e87f9d56bde22c7e521,lifford Wolf <clifford@clifford.at>, 2014-10-10 18:19:18 +0200, , various win32 build fix yosys.cc,,
9208,ee5165c6e470d0f66e339ff796b074f8ac1a89aa,lifford Wolf <clifford@clifford.at>, 2014-10-10 18:19:00 +0200, , moved patmatch yosys.cc,,
9209,774933a0d88502585cf8c169280e71d0c3d182fc,lifford Wolf <clifford@clifford.at>, 2014-10-10 18:02:17 +0200, , replaced fnmatch patmatch,,
9210,bbd808072be859074a023795a15bebab87cbfba8,lifford Wolf <clifford@clifford.at>, 2014-10-10 17:22:08 +0200, , added format __attribute__ stringf,,
9211,7cb0d3aa1acf37025e82846f809d066356a98843,lifford Wolf <clifford@clifford.at>, 2014-10-10 17:06:02 +0200, , renamed true false const_true const_false name collision win32,,
9212,4569a747f8af3880e23408eb93323afc8088b78b,lifford Wolf <clifford@clifford.at>, 2014-10-10 16:59:44 +0200, , renamed size getsize name collision win32,,
9213,c7f5aab625bb90e766c1852592fdf42c951716c0,lifford Wolf <clifford@clifford.at>, 2014-10-09 17:00:54 +0200, , replaced ifdef win32 ifdef _win32,,
9214,fea11f0fa493f227af5383cbad196c4b3585ccc4,lifford Wolf <clifford@clifford.at>, 2014-10-09 13:59:26 +0200, , added api generic cell cost calculation,,
9215,1007f5423571bee79ad3356bdd82e2f2159660ae,lifford Wolf <clifford@clifford.at>, 2014-10-09 10:52:45 +0200, , added .exe .html output file .gitignore,,
9216,d3405c15bf74b9a61968aa93ccbc61155e05585f,lifford Wolf <clifford@clifford.at>, 2014-10-09 10:51:24 +0200, , rusage win32,,
9217,ccf7b2e342cd4212ca2c2c94735a3f916b7d790f,lifford Wolf <clifford@clifford.at>, 2014-10-09 10:50:44 +0200, , added mxe based cross build win32,,
9218,696d7ed40ed9de48629e31a0c1cb7f1f586306e9,lifford Wolf <clifford@clifford.at>, 2014-10-08 21:38:37 +0200, , fix hilomap help message,,
9219,9dea161321c7a3fb47b5e085f91b4ecf40c9e209,lifford Wolf <clifford@clifford.at>, 2014-10-03 19:21:04 +0200, , sort cell type stat output name,,
9220,c5c7066ea64d50a6bb24270da1579f88d26af9ec,lifford Wolf <clifford@clifford.at>, 2014-10-03 19:01:24 +0200, , sat encoding exclusive pmux ctrl input share pas,,
9221,56c1d4340842cd0029778a986cd1eed29c146192,lifford Wolf <clifford@clifford.at>, 2014-10-03 18:51:50 +0200, , satgen import sigbit api,,
9222,3e4b0cac8dc1f443bbd43030f1ce151b41555d97,lifford Wolf <clifford@clifford.at>, 2014-10-03 12:58:40 +0200, , added resource sharing macc cell,,
9223,c3e779a65f285afa123b990f3a717a7ae8e028f5,lifford Wolf <clifford@clifford.at>, 2014-10-03 10:12:28 +0200, , added _buf_ cell type,,
9224,600c6cb013b6cf872f3b3f01c7d88df2092e84d9,lifford Wolf <clifford@clifford.at>, 2014-10-03 10:04:15 +0200, , remove buffer opt_clean,,
9225,7019bc00e4ebd3c535ff6070bec4af6b7f73336b,lifford Wolf <clifford@clifford.at>, 2014-10-03 09:55:50 +0200, , resource sharing alu cell,,
9226,2ee03f5da42e03cc2e5e17b8394ed4f0d24cf21b,lifford Wolf <clifford@clifford.at>, 2014-09-30 19:16:40 +0200, , set keep module assert cell hierarchy,,
9227,0b8cfbc6fde8e7500c5df38c74e1da2d74e588bd,lifford Wolf <clifford@clifford.at>, 2014-09-29 12:51:54 +0200, , added support keep module,,
9228,f9a307a50b5ce67b67d2b53e8c1334ea23ffd997,lifford Wolf <clifford@clifford.at>, 2014-09-27 16:17:53 +0200, , namespace yosys,,
9229,bcd2625a8247ddbcf4a8a819eadcb03846537223,lifford Wolf <clifford@clifford.at>, 2014-09-22 12:37:43 +0200,39, merge pull request ahmedirfan1983 master merged current mas.ter branch feature added bug fix,,
9230,d3c67ad9b61f602de1100cd264efd227dcacb417,hmed Irfan <ahmedirfan1983@gmail.com>, 2014-09-22 11:35:04 +0200, , merge branch master http github.com cliffordwolf yosys btor added case memwr cell used muxes cell used one time corrected bug xnor logic_not added pmux cell translation conflict backends btor btor.cc,,
9231,13117bb346dd02d2345f716b4403239aebe3d0e2,lifford Wolf <clifford@clifford.at>, 2014-09-21 19:44:08 +0200, , enabled assert new logic loop share pas,,
9232,96e821dc6cf170168218fa4cddc7c9ddafd6f439,lifford Wolf <clifford@clifford.at>, 2014-09-21 19:36:56 +0200, , various improvement regarding logic loop share result,,
9233,d6e2ace95be79274f8707a897e3ac265ab85b11a,lifford Wolf <clifford@clifford.at>, 2014-09-21 15:13:44 +0200, , logic loop bugfix share pas,,
9234,b28be0759f46326d4d2a7ac74f1d1f79477435da,lifford Wolf <clifford@clifford.at>, 2014-09-21 15:13:06 +0200, , added share limit,,
9235,a6c08b40fe281a69e1e6cb369b73c55ab6192f45,lifford Wolf <clifford@clifford.at>, 2014-09-21 14:51:07 +0200, , still loop bug share changed assert warning,,
9236,8d60754aefbded7b5742ceae2b34fb6b4dcda93d,lifford Wolf <clifford@clifford.at>, 2014-09-21 13:52:39 +0200, , introduce new logic loop share,,
9237,edf11c635a40c2cfb291089be509b2f31737958b,lifford Wolf <clifford@clifford.at>, 2014-09-21 12:57:33 +0200, , assert new logic loop share pas,,
9238,a7758ef953eccff9295ec9f152ec1b6bef831f89,lifford Wolf <clifford@clifford.at>, 2014-09-19 15:51:34 +0200, , added test_abcloop command,,
9239,00964f2f618d241a2e5cd32f4e7dbbcf55de4fb4,lifford Wolf <clifford@clifford.at>, 2014-09-19 15:50:55 +0200, , initialize rtlil const std vector bool,,
9240,309623ff177f2538a4c529dbc025374008d85880,lifford Wolf <clifford@clifford.at>, 2014-09-19 15:50:34 +0200, , sorting object name ilang backend,,
9241,5827826098fd827c7ac964ed45e99f92d63d9267,lifford Wolf <clifford@clifford.at>, 2014-09-19 14:05:41 +0200, , small improvement abc command handle_loops function,,
9242,3aa003c8e9c207758797e533cb85514cdb0db2c6,lifford Wolf <clifford@clifford.at>, 2014-09-19 13:15:31 +0200, , using instead inv cell name default abc genlib file,,
9243,f7bb8f244beff135aa2ef6c771bece45ce240c5d,lifford Wolf <clifford@clifford.at>, 2014-09-19 11:13:10 +0200, , alphabetically sort port name show output,,
9244,f56b92818b05c898740df76e0a15bf94ce533e17,lifford Wolf <clifford@clifford.at>, 2014-09-18 19:00:21 +0200, , run scorr abc fast,,
9245,4888d61c651e1230c592cff7c0d8143bcc8394e1,lifford Wolf <clifford@clifford.at>, 2014-09-18 12:57:55 +0200, , improvement synth script,,
9246,815fab9d7136506aec0d38300e68bd88810195d3,lifford Wolf <clifford@clifford.at>, 2014-09-18 12:57:37 +0200, , added abc fast,,
9247,b783dbe148e6d246ebd107c0913de2989ab5af48,hmedirfan1983 <ahmedirfan1983@gmail.com>, 2014-09-18 11:15:46 +0200, , fixed memory next issue memory written different case statement fixed reduce_xnor logic_not bug translation bug,,
9248,ba61925071ec2da067226183d18964b4b215fea5,lifford Wolf <clifford@clifford.at>, 2014-09-17 07:19:34 +0200, , added commit count devel version number,,
9249,9ae559b9909a5042cb60b44b020d87b3d5b60b8b,lifford Wolf <clifford@clifford.at>, 2014-09-16 12:45:05 +0200, , fixed _nor vs. _nor_ typo abc.cc,,
9250,ae02d9cb9a990bfbe76d056fd341d88a9a5f129c,lifford Wolf <clifford@clifford.at>, 2014-09-16 12:40:58 +0200, , fixed memwr memrd order memory_dff,,
9251,fa96cf4a1694afb1ac83e9fc9b894420fc210b97,lifford Wolf <clifford@clifford.at>, 2014-09-16 11:26:44 +0200, , added new codingreadme file replaces codingstyle checklist,,
9252,6644e27cd4112070eca0958c19b71e97ba29a80d,lifford Wolf <clifford@clifford.at>, 2014-09-16 08:19:35 +0200, , fixed macc simlib model zero config,,
9253,b86410b2ab902b587cbd8f6b14c13caf684af725,lifford Wolf <clifford@clifford.at>, 2014-09-15 12:42:11 +0200, , aggressive macc merging alumacc,,
9254,b470c480e97fe112810d04a6051d1029ce1e8c29,lifford Wolf <clifford@clifford.at>, 2014-09-15 12:22:03 +0200, , added obvious optimization alumacc macc generator,,
9255,fcbda0741166bfbc3244f05f92e9cc5f925160e6,lifford Wolf <clifford@clifford.at>, 2014-09-15 12:00:19 +0200, , improved maccmap tree bit packing,,
9256,2cbdbaad1f81f76422455901f1987d886fa10d19,lifford Wolf <clifford@clifford.at>, 2014-09-15 11:29:09 +0200, , fixed wreduce shiftx handling,,
9257,2442eb38327f42e1e786f7dd9ddf1838bf2bf4b4,lifford Wolf <clifford@clifford.at>, 2014-09-14 17:04:39 +0200, , fixed monitor notification removed cell,,
9258,7815f81c320a025c5b92677e375c12951dcbd14b,lifford Wolf <clifford@clifford.at>, 2014-09-14 16:09:06 +0200, , added synth command,,
9259,7e156a541909ec857fbaa4a08940d0aaf0d27d4b,lifford Wolf <clifford@clifford.at>, 2014-09-14 15:34:36 +0200, , fixed techmap_wrap,,
9260,923bbbeaf049d2c5386765cb4fe62014a1770204,lifford Wolf <clifford@clifford.at>, 2014-09-14 14:50:15 +0200, , using alumacc techmap.v,,
9261,014bb34e0ecd058545fafbf1dbb0ba5064714c1d,lifford Wolf <clifford@clifford.at>, 2014-09-14 14:49:53 +0200, , various fix cleanup alumacc maccmap,,
9262,124e759280fecf9e8698b7e09c5d9e87d8fb3f96,lifford Wolf <clifford@clifford.at>, 2014-09-14 14:49:26 +0200, , added techmap_wrap attribute,,
9263,b34ca151853aa2b5052afd56269a53079e17429d,lifford Wolf <clifford@clifford.at>, 2014-09-14 14:00:14 +0200, , alumacc fix cell,,
9264,0df1d9ad72ad16af6c1d2d0c5f412914f322e326,lifford Wolf <clifford@clifford.at>, 2014-09-14 13:23:44 +0200, , extract alu cell alumacc,,
9265,7b16c63101d46274cb3b93907489c8403e5d9bc5,lifford Wolf <clifford@clifford.at>, 2014-09-14 11:21:37 +0200, , merge macc cell alumacc pas,,
9266,0b72f0acb13e14d329cf408d22b636d61174eb8e,lifford Wolf <clifford@clifford.at>, 2014-09-14 10:45:28 +0200, , basic macc extract alumacc,,
9267,ff157fb74fc1b46408c075a0827adbca1b8c496e,lifford Wolf <clifford@clifford.at>, 2014-09-14 10:02:00 +0200, , alumacc skeleton,,
9268,aab0e3bf702640806c6e81d42e922f938b0e0085,lifford Wolf <clifford@clifford.at>, 2014-09-14 10:01:30 +0200, , cleanup wreduce,,
9269,3ae96f85a5528414eee458e8aa992aae90ceba7d,lifford Wolf <clifford@clifford.at>, 2014-09-13 17:28:15 +0200, , using pkg config find libffi,,
9270,44b5bd4b631874e5ed083d5de75f5b87431f935f,lifford Wolf <clifford@clifford.at>, 2014-09-08 17:09:39 +0200, , fixed simlib macc model xilinx xsim,,
9271,fcb46138cebd57587d35489cef3a3a48ebe40bcf,lifford Wolf <clifford@clifford.at>, 2014-09-08 16:59:39 +0200, , simplified undef model,,
9272,6dc07eb1f23757b17b6d856c95d0901d751eeb25,lifford Wolf <clifford@clifford.at>, 2014-09-08 13:29:13 +0200, , fix cleanup blackbox.v,,
9273,af0c8873bbc13eea10b3d705061b4cf68fe27c17,lifford Wolf <clifford@clifford.at>, 2014-09-08 13:28:23 +0200, , added lcu cell type,,
9274,48b00dcceab8bb046258cd6f0912636a6e5b232c,lifford Wolf <clifford@clifford.at>, 2014-09-08 12:25:23 +0200, , another clog2 bugfix,,
9275,d46bac330520f91ee5bf8027abe98a8f9389f696,lifford Wolf <clifford@clifford.at>, 2014-09-08 12:15:39 +0200, , added cell type,,
9276,1a88e47396305bd6b5ee2a7a91a1d014ebd37c10,lifford Wolf <clifford@clifford.at>, 2014-09-08 11:21:58 +0200, , trim msb lsb zero bit full adder maccmap,,
9277,6747a7047e105b7dae79ed8b8e1111d1ff8888d2,lifford Wolf <clifford@clifford.at>, 2014-09-08 11:12:39 +0200, , added test_cell const,,
9278,dd887cc02544e76f4ff9e57547231391388c1fa1,lifford Wolf <clifford@clifford.at>, 2014-09-07 18:24:08 +0200, , using maccmap macc mul techmap,,
9279,c50b841b292f82d2da1f106b4e56c5c05ac9fede,lifford Wolf <clifford@clifford.at>, 2014-09-07 18:23:37 +0200, , added techmap_maccmap techmap attribute,,
9280,015dcdc84c5d0f9c899b520c9718ce32c9d2c8f7,lifford Wolf <clifford@clifford.at>, 2014-09-07 18:23:04 +0200, , added maccmap command,,
9281,15b3c54fea80b7ccfd02c66c28ed38c610e23254,lifford Wolf <clifford@clifford.at>, 2014-09-07 17:05:41 +0200, , added test_cell nosat,,
9282,9329a768181d3765a08c3b264c8b0031b732c0d4,lifford Wolf <clifford@clifford.at>, 2014-09-06 20:30:46 +0200, , various bug fix related macc model testing,,
9283,98e6463ca78d8c0a342c9b86d9223dbeb45c093c,lifford Wolf <clifford@clifford.at>, 2014-09-06 19:44:28 +0200, , added macc eval model,,
9284,fa64942018a39085301d7f24832ad0ad7b0d22f1,lifford Wolf <clifford@clifford.at>, 2014-09-06 19:44:11 +0200, , added macc sat model,,
9285,680eaaac41bc64000faa483955279155b0fc0a6b,lifford Wolf <clifford@clifford.at>, 2014-09-06 19:31:04 +0200, , fixed clog2 one error,,
9286,bff4706b62ca73ba0a627eda2ad903b487634cae,lifford Wolf <clifford@clifford.at>, 2014-09-06 17:59:12 +0200, , added macc simlib model also use techmap rule,,
9287,deff416ea7d60b490b0e4f8d70abdb1ad8d4d0f3,lifford Wolf <clifford@clifford.at>, 2014-09-06 17:58:27 +0200, , fixed assignment bound array element,,
9288,b847ec8a0bfb3b729278f1132ae2819676498ee7,lifford Wolf <clifford@clifford.at>, 2014-09-06 15:47:46 +0200, , added macc cell type,,
9289,76f8128123a546c06dcb4624e8c8ed4255a030c5,lifford Wolf <clifford@clifford.at>, 2014-09-06 12:10:57 +0200, , fixed autotest non basename argument,,
9290,34af6a130370671439da19ef55c2c45a35fd3ad0,lifford Wolf <clifford@clifford.at>, 2014-09-06 11:46:44 +0200, , merge branch master github.com cliffordwolf yosys,,
9291,e1743b3bac8c86f3cf857892dabf66bec5573a7a,lifford Wolf <clifford@clifford.at>, 2014-09-06 11:46:07 +0200, , added test_cell script,,
9292,652345c9cd41a6a93925477e44a6d7925b0d7584,lifford Wolf <clifford@clifford.at>, 2014-09-06 10:15:47 +0200,38, merge pull request rubund master corrected spelling mistake found lintian,,
9293,79cbf9067c07ed810b3466174278d77b9a05b46d,uben Undheim <ruben.undheim@gmail.com>, 2014-09-06 08:47:06 +0200, , corrected spelling mistake found lintian,,
9294,01ef34c147dd3e3e3d13864f9c726727a4013207,lifford Wolf <clifford@clifford.at>, 2014-09-04 15:07:30 +0200, , added test various,,
9295,f5a40e70431bc09072ca79c22c356ec0c0c9bb8b,lifford Wolf <clifford@clifford.at>, 2014-09-04 08:55:58 +0200, , fixed opt_const fine cell,,
9296,8927aa6148f5575b2da9bfb76afb4af076fe18f3,lifford Wolf <clifford@clifford.at>, 2014-09-04 02:07:52 +0200, , removed bu0 cell type,,
9297,b9cb483f3e2a498ee75a422e09164a920918362b,lifford Wolf <clifford@clifford.at>, 2014-09-03 21:20:59 +0200, , using model bu0,,
9298,5733f4a39d56388e531b6c1471f56c3efb023f31,lifford Wolf <clifford@clifford.at>, 2014-09-03 13:43:37 +0200, , fixed test_cells vlog,,
9299,50ac2848239cf5969b80c427a95b6098fd1e2f1c,lifford Wolf <clifford@clifford.at>, 2014-09-03 13:39:46 +0200, , fix alu sat eval model,,
9300,635b922afeabea8c69ac4e749881b10aeda7448b,lifford Wolf <clifford@clifford.at>, 2014-09-02 23:21:59 +0200, , undef related fix simlib alu model,,
9301,f1869667cac35e897c0531c05074f3c77bfa5db9,lifford Wolf <clifford@clifford.at>, 2014-09-02 23:21:15 +0200, , improvement test_cell vlog,,
9302,66bf2bb92eb102dbb6b942c0c09b90f3925621a7,lifford Wolf <clifford@clifford.at>, 2014-09-02 22:49:43 +0200, , added test_cell vlog,,
9303,da360771a193707b59eac9b95b3bfe1652a057aa,lifford Wolf <clifford@clifford.at>, 2014-09-02 22:49:24 +0200, , create default selection stack rtlil design design,,
9304,c38283dbd033ba95554600bbaa850de707ab2a78,lifford Wolf <clifford@clifford.at>, 2014-09-02 17:48:41 +0200, , small bug fix neg shiftx model,,
9305,acd7a99aef0f698580dc6a6d202a79f36fdf5360,lifford Wolf <clifford@clifford.at>, 2014-09-02 17:28:13 +0200, , added sat testing test_cell eval stage,,
9306,2446b6fbefc51a0f64e68c44cb44ac2d3b2d538a,hmed Irfan <ahmedirfan1983@gmail.com>, 2014-09-02 14:47:51 +0200, , added pmux cell translation,,
9307,37fe7c7bdfd65071311049ce4287ef235797096e,lifford Wolf <clifford@clifford.at>, 2014-09-02 04:03:06 +0200, , removed reference yosys svgviewer doc,,
9308,ee29ae2206b913fbb8cd41782001eed24c53b39d,lifford Wolf <clifford@clifford.at>, 2014-09-02 03:52:46 +0200, , removed yosys svgviewer,,
9309,9f00a0cd2d972a5fc4a75f8c1bdba723a5f66b7d,lifford Wolf <clifford@clifford.at>, 2014-09-02 03:28:46 +0200, , using xdot instead yosys svgviewer show command,,
9310,630befdf6d58ab5f7c4ca1ea77c86df7b88ee259,lifford Wolf <clifford@clifford.at>, 2014-09-01 16:36:04 +0200, , added alu support test_cell,,
9311,2fcf66b91d324758eb58807592702b6844bd37ab,lifford Wolf <clifford@clifford.at>, 2014-09-01 16:35:46 +0200, , added consteval model alu cell,,
9312,bae09dca2ba4d582bf7258b6419d4268f65f1476,lifford Wolf <clifford@clifford.at>, 2014-09-01 16:35:25 +0200, , added sat model alu cell,,
9313,9923762461d2bc0822daef76bf0b58e772045bc8,lifford Wolf <clifford@clifford.at>, 2014-09-01 15:37:56 +0200, , fixed test_cell simlib,,
9314,c7f81e4e49b3c2be1280cd0895170a5d89d9c444,lifford Wolf <clifford@clifford.at>, 2014-09-01 15:37:21 +0200, , added test_cell simlib,,
9315,826fdb34d8933120f022e92bfec508588b9191de,lifford Wolf <clifford@clifford.at>, 2014-09-01 15:36:29 +0200, , added techmap autoproc,,
9316,27a1bfbec62c8467cd14a8d44cf4a8a046576b91,lifford Wolf <clifford@clifford.at>, 2014-09-01 11:45:47 +0200, , fix old sat example.ys,,
9317,d5148f2e013a7c0e4cced043d0a01a7fb0d3f069,lifford Wolf <clifford@clifford.at>, 2014-09-01 11:45:26 +0200, , moved share wreduce pass opt,,
9318,e07698818dfe3c8e5f87b13090c7e70d22189e2a,lifford Wolf <clifford@clifford.at>, 2014-09-01 11:36:02 +0200, , using std vector rtlil state instead rtlil const rtlil sigchunk data,,
9319,e3664066d5684af444c5a1edb02b9e7543cba38d,lifford Wolf <clifford@clifford.at>, 2014-08-31 18:08:42 +0200, , added eval testing test_cell,,
9320,83ec3fa2045cac1f29ea4bfb2c8c052c31b083a1,lifford Wolf <clifford@clifford.at>, 2014-08-31 18:08:26 +0200, , fixed return size const_ eval function,,
9321,be44157c0f07c3bcca2363b5ce95a71fe7ad6dd9,lifford Wolf <clifford@clifford.at>, 2014-08-31 18:07:48 +0200, , added rtlil const size,,
9322,a1c7d4a8e24c14eae7f1f7e383f18b25a190875b,lifford Wolf <clifford@clifford.at>, 2014-08-31 17:42:38 +0200, , added eval model lut cell,,
9323,0b6769af3f7578dfb31c801014413174bd230208,lifford Wolf <clifford@clifford.at>, 2014-08-31 17:07:07 +0200, , typo fix cell param api,,
9324,8649b57b6f4c3a4322acaf73f5c02d5119629c1e,lifford Wolf <clifford@clifford.at>, 2014-08-31 17:06:36 +0200, , added lut support test_cell techmap satgen,,
9325,2a1b08aeb34b7d5f2df1a43c9ef1f99abacb9cae,lifford Wolf <clifford@clifford.at>, 2014-08-30 19:37:12 +0200, , added design scratchpad,,
9326,4724d94fbce587b39cd7343dc8de3b859311f55c,lifford Wolf <clifford@clifford.at>, 2014-08-30 18:59:05 +0200, , added alu cell type,,
9327,88db09255baa92facbe2736937ef113dc1503e9b,lifford Wolf <clifford@clifford.at>, 2014-08-30 18:34:07 +0200, , added autotest use noexpr write_verilog,,
9328,6ff46323a30d710a9518cffb8c2ae9a5621b7bfc,lifford Wolf <clifford@clifford.at>, 2014-08-30 18:18:15 +0200, , improved write address decoder generation memory_map,,
9329,dfbd7dd15a1520ce0c01d2722aaacbf7b7be71fa,lifford Wolf <clifford@clifford.at>, 2014-08-30 18:17:22 +0200, , fixed module addpmux,,
9330,66763fad4e3f93b11fbc72acd94174a56084ad17,lifford Wolf <clifford@clifford.at>, 2014-08-30 17:39:08 +0200, , using worker class memory_map,,
9331,eb571cba6a8a2a53b179578d07798517addac7c0,lifford Wolf <clifford@clifford.at>, 2014-08-30 15:12:39 +0200, , replaced __alu output full width output,,
9332,3a7d5d188d4b9cfeb225e0f5dea07ee7a40eceed,lifford Wolf <clifford@clifford.at>, 2014-08-30 14:43:06 +0200, , change existing binary fsm encoding already optimal,,
9333,f910481f35109d7333088ac79bb25729e516fa00,lifford Wolf <clifford@clifford.at>, 2014-08-30 14:34:49 +0200, , using pmux info fsm_extract optimize transition ctrl_in pattern,,
9334,ab019b0bd505ccd63ba1d45013fa163134f6e13b,lifford Wolf <clifford@clifford.at>, 2014-08-30 14:11:57 +0200, , improved handling pmux cell fsm_extract,,
9335,d148b0af0d5d1a039b13b9e610859a2e55da945e,lifford Wolf <clifford@clifford.at>, 2014-08-27 19:44:12 +0200, , fixed inserting inverter dfflibmap,,
9336,cfb43383198aeb59e461bc0565a9a178d2ae6f01,lifford Wolf <clifford@clifford.at>, 2014-08-27 12:13:53 +0200, , fixed printing multi line makefile.conf,,
9337,084685f4805e643c4799abcbfe114ab8c1138b72,lifford Wolf <clifford@clifford.at>, 2014-08-26 12:51:08 +0200, , implemented rename enumerate pattern,,
9338,e70480655e8d1326bc4828ccada20e7669fa719f,lifford Wolf <clifford@clifford.at>, 2014-08-26 10:11:46 +0200, , print makefile.conf make info message,,
9339,672b2c6db1feb252e3fe907f1e24ae273156638a,lifford Wolf <clifford@clifford.at>, 2014-08-25 12:48:20 +0200, , checking valid config value makefile,,
9340,7bbbe3580d249d8abab55ab4ef2703bf3dc51a3c,lifford Wolf <clifford@clifford.at>, 2014-08-24 17:08:07 +0200, , optimize shift ops constant opt_const,,
9341,641501203c534b00a0ae3ad6844f8759d6bc8549,lifford Wolf <clifford@clifford.at>, 2014-08-24 15:14:45 +0200, , added additional log message opt_const,,
9342,eda603105e2aa72441bfc07662774a20f3b978fe,lifford Wolf <clifford@clifford.at>, 2014-08-24 15:14:00 +0200, , added is_signed argument sigspec.as_int const.as_int,,
9343,9c5a63c52c24f0570557b4bf7340b41666cf44b6,lifford Wolf <clifford@clifford.at>, 2014-08-24 13:27:40 +0200, , azonenberg make dump_vcd save model temporal induction fails due step limit,,
9344,c642dd0b3eb1390b6c1acd39c1f19797da27b190,lifford Wolf <clifford@clifford.at>, 2014-08-23 15:32:00 +0200, , call techmap necessary,,
9345,58367cd87a5d2bac1de81512f60939c080b3b9ef,lifford Wolf <clifford@clifford.at>, 2014-08-23 15:14:58 +0200, , removed compatbility using open_memstream fmemopen anymore,,
9346,19cff41eb4261b20374058f16807a229af46f304,lifford Wolf <clifford@clifford.at>, 2014-08-23 15:03:55 +0200, , changed frontend api file std istream,,
9347,5dce303a2a2c27d50e99856b6f33467798e13020,lifford Wolf <clifford@clifford.at>, 2014-08-23 13:54:21 +0200, , changed backend api file std ostream,,
9348,fff12c719fc2d61e36e85f27080a4043078b0929,lifford Wolf <clifford@clifford.at>, 2014-08-22 17:20:28 +0200, , added stat width,,
9349,98442e019d745f1d61983c071decfa3ebc1ff0cf,lifford Wolf <clifford@clifford.at>, 2014-08-22 16:09:13 +0200, , added emscripten emcc support build system build fix,,
9350,ba83a7bdc641c68344b41f407323c76b8c62c674,lifford Wolf <clifford@clifford.at>, 2014-08-22 14:37:14 +0200, , added dpi documentation readme file,,
9351,e218f0eacf7cbcfa0736cb2d66bba0010e8e6799,lifford Wolf <clifford@clifford.at>, 2014-08-22 14:30:29 +0200, , added support non standard plugin c_name dpi syntax,,
9352,74af3a2b7086acad45d15b590a0d23572e8c8734,lifford Wolf <clifford@clifford.at>, 2014-08-22 14:22:09 +0200, , archibald rust clifford wolf ffi based dpi_call,,
9353,a3494fa9ed32d7ff2b826dfc921e3a0139158880,lifford Wolf <clifford@clifford.at>, 2014-08-22 13:58:36 +0200, , added plugin command,,
9354,752650a062cb262b37f1c5ea62663e5c8c9c7928,lifford Wolf <clifford@clifford.at>, 2014-08-22 12:20:23 +0200, , updated abc 4d547a5e065b,,
9355,c2df5b9175fb11e054ffb8426287b82f2bb2582b,lifford Wolf <clifford@clifford.at>, 2014-08-21 17:40:49 +0200, , cosmetic change fsm test,,
9356,ad146c25823505e8f9b3cb2b67ba00821a755375,lifford Wolf <clifford@clifford.at>, 2014-08-21 17:33:40 +0200, , fixed small memory leak ast simplify,,
9357,6c5cafcd8bf4d6b12b4d510480a0ccc1adee7212,lifford Wolf <clifford@clifford.at>, 2014-08-21 17:22:04 +0200, , added support dpi function different name verilog,,
9358,085c8e873d4d90129a952eba85836891635a7f8c,lifford Wolf <clifford@clifford.at>, 2014-08-21 17:11:51 +0200, , added astnode asint,,
9359,490d7a5bf2062481dfda656de86bfbeca83c080d,lifford Wolf <clifford@clifford.at>, 2014-08-21 13:09:47 +0200, , fixed memory leak dpi function call,,
9360,4f35a81ad92487cad54cef799759a7ad6ffbff70,lifford Wolf <clifford@clifford.at>, 2014-08-21 12:58:16 +0200, , merge branch master github.com cliffordwolf yosys,,
9361,7bfc4ae12030648cd73686d3779c6d412a3c33c0,lifford Wolf <clifford@clifford.at>, 2014-08-21 12:43:51 +0200, , added verilog ast support dpi function dpi_call still unimplemented,,
9362,38addd4c67905e3d1514ba839f07d94058e42560,lifford Wolf <clifford@clifford.at>, 2014-08-21 12:42:28 +0200, , added support global task function,,
9363,b37d70dfd7fbc7cacc2b5fc9f3915e27da5eec07,lifford Wolf <clifford@clifford.at>, 2014-08-19 13:44:56 +0200, , added mod addgate method new gate type,,
9364,a92a68ce521c1e86c0666b9add0c88d59154325e,lifford Wolf <clifford@clifford.at>, 2014-08-18 14:30:20 +0200, , using via_celltype mul carry save acc implementation,,
9365,640d9fc551c546b511f8d64c0ccfc438937164a1,lifford Wolf <clifford@clifford.at>, 2014-08-18 14:29:30 +0200, , added via_celltype attribute task func,,
9366,6f33fc3e87f5d0429f2236662eb31954e51a71ed,lifford Wolf <clifford@clifford.at>, 2014-08-18 00:27:54 +0200, , performance fix new __lcu techmap rule,,
9367,4b3834e0cc3c34b6845ab50ffd7e9fe396173e8d,lifford Wolf <clifford@clifford.at>, 2014-08-18 00:03:33 +0200, , replaced recursive lcu scheme adder,,
9368,acb435b6cf583b6c18f405a9c92566c4e9fb85e5,lifford Wolf <clifford@clifford.at>, 2014-08-18 00:02:30 +0200, , added const folding ast_case ast simplifier,,
9369,aa7a3ed83f0972bd6da3b272e7bbc9efb1409067,lifford Wolf <clifford@clifford.at>, 2014-08-17 02:25:59 +0200, , fixed proc_ self share _dirname error handling,,
9370,aa3a6663e2e9a63b88cfb1d008e3e246dc9fa677,lifford Wolf <clifford@clifford.at>, 2014-08-17 02:24:53 +0200, , makefile fix,,
9371,64713647a966e8a14dff39f9ac18aafe9c882f46,lifford Wolf <clifford@clifford.at>, 2014-08-17 02:17:49 +0200, , improved ast performance,,
9372,f3326a642178b66ba98b6371245077ff93ffe215,lifford Wolf <clifford@clifford.at>, 2014-08-17 02:16:56 +0200, , improved sig.remove2 performance,,
9373,d491fd8c19cddb49d2feed2a873a328825c7b8f4,lifford Wolf <clifford@clifford.at>, 2014-08-17 00:57:24 +0200, , use stackmap ast,,
9374,9bacc0b54c0901dfd34c2230d3295720653c0a7a,lifford Wolf <clifford@clifford.at>, 2014-08-17 00:56:47 +0200, , added stackmap container,,
9375,410d043dd86a2ca1f6c56a3e2a4d175dc0af8739,lifford Wolf <clifford@clifford.at>, 2014-08-17 00:55:35 +0200, , renamed toposort.h utils.h,,
9376,7f734ecc098a2a113ced835cefc9d4e1982f08d0,lifford Wolf <clifford@clifford.at>, 2014-08-16 23:50:36 +0200, , added module uniquify,,
9377,f82c978e08604c596b034fb6e74ac34c78b9364b,lifford Wolf <clifford@clifford.at>, 2014-08-16 22:05:09 +0200, , fixed aoi oai expr handling verilog backend,,
9378,976bda71029b9d25ffad9ec8fbf3ceed2d1287e1,lifford Wolf <clifford@clifford.at>, 2014-08-16 21:07:29 +0200, , multiply using carry save accumulator,,
9379,3b9157f9a605b5ae2f535c4da932891e504dc57e,lifford Wolf <clifford@clifford.at>, 2014-08-16 19:44:31 +0200, , added test_cell seed,,
9380,83e2698e10065a27afcc0f0db3818ed3b4a5942e,lifford Wolf <clifford@clifford.at>, 2014-08-16 19:31:59 +0200, , ast replaced subst_ subst_ _map,,
9381,47c2637a961839f1eb1a0386f7e54d94be50bc10,lifford Wolf <clifford@clifford.at>, 2014-08-16 18:18:30 +0200, , added additional gate type _nand_ _nor_ _xnor_ _aoi3_ _oai3_ _aoi4_ _oai4_,,
9382,56a30cf42c6a40f265a67df6e2c5fa74657fbf5b,lifford Wolf <clifford@clifford.at>, 2014-08-16 16:12:14 +0200, , added celltypes cell_evaluable,,
9383,1ddf150c35aa32f2f6eb35d678feb76b612d7c47,lifford Wolf <clifford@clifford.at>, 2014-08-16 16:01:58 +0200, , change techmap __alu interface,,
9384,eb17fbade5ef89983993d1e9d47da5f8a2fb32c3,lifford Wolf <clifford@clifford.at>, 2014-08-16 15:34:15 +0200, , added opt fast,,
9385,dbdf89c7054a3f249d7579cb50d10b72b1ac592d,lifford Wolf <clifford@clifford.at>, 2014-08-16 15:34:00 +0200, , added log_spacer,,
9386,674f421b476295d3376ec00644181fc9be02ccaf,lifford Wolf <clifford@clifford.at>, 2014-08-15 14:29:42 +0200, , bugfix iopadmap,,
9387,b64b38eea2e9a7de30d6045f069c86bf4446134f,lifford Wolf <clifford@clifford.at>, 2014-08-15 14:18:40 +0200, , renamed lut port follow naming scheme,,
9388,f092b5014895dc5dc62b8103fcedf94cfa9f85a8,lifford Wolf <clifford@clifford.at>, 2014-08-15 14:11:40 +0200, , renamed _inv_ cell type _not_,,
9389,bf486002d9a6d976b3d086700ccdcfb0fb70ba0b,lifford Wolf <clifford@clifford.at>, 2014-08-15 14:04:35 +0200, , removed old doc reference safe_pmux,,
9390,ca8711644975c128d45fd8e9434439c1266c00ac,lifford Wolf <clifford@clifford.at>, 2014-08-15 02:40:46 +0200, , idstring sort_by_ helper fixed tpl ordering techmap,,
9391,8ff71b5ae506306d7981eb118874cd4f407b2bf8,lifford Wolf <clifford@clifford.at>, 2014-08-15 02:08:02 +0200, , added frontend filename syntax file proc_share_dir,,
9392,d320e750877a6cf8d5993da6d2cd121fe5b4d78e,lifford Wolf <clifford@clifford.at>, 2014-08-15 02:00:53 +0200, , document techmap map design name,,
9393,c7afbd9d8efcf3045d9e4244600ce8d8e0d40b6d,lifford Wolf <clifford@clifford.at>, 2014-08-15 01:53:22 +0200, , fixed bug read_verilog ignore_redef,,
9394,978a933b6af8863200096bd3a56780e3378e4848,lifford Wolf <clifford@clifford.at>, 2014-08-14 23:14:47 +0200, , added rtlil sigspec to_sigbit_map,,
9395,c83b9904582b81e71c4c510ffdc26f9796f5da21,lifford Wolf <clifford@clifford.at>, 2014-08-14 23:02:07 +0200, , changed ast genwidthrtlil subst interface use std map,,
9396,2f44d8ccf853870a661b5e528c7e3ad3e17ca21e,lifford Wolf <clifford@clifford.at>, 2014-08-14 22:32:18 +0200, , added sig replace remove extract variant std map set pattern,,
9397,6d56172c0d16f80742c1c4588929d1805e3dd650,lifford Wolf <clifford@clifford.at>, 2014-08-14 22:26:30 +0200, , fixed line number using doc macro,,
9398,85e3cc12ac44c44178185b918aa2a7fe9ca89918,lifford Wolf <clifford@clifford.at>, 2014-08-14 22:26:10 +0200, , fixed handling task output,,
9399,5602cbde9f9f86197511036d8873c0f8fb1ca5d7,lifford Wolf <clifford@clifford.at>, 2014-08-14 20:53:21 +0200, , simplified __arraymul techmap rule,,
9400,1bf7a18fec76cf46a5b8710a75371e23b68d147d,lifford Wolf <clifford@clifford.at>, 2014-08-14 16:13:42 +0200, , added module port,,
9401,746aac540b815099c6a63077010555369d7fdd5a,lifford Wolf <clifford@clifford.at>, 2014-08-14 15:46:51 +0200, , refactoring celltype class,,
9402,13f2f36884fa3e4a8329dab2556af7000cb085df,lifford Wolf <clifford@clifford.at>, 2014-08-14 11:39:46 +0200, , rip safe_pmux,,
9403,28cf48e31f049f8343023de46cd916ac47fcfc5d,lifford Wolf <clifford@clifford.at>, 2014-08-14 11:22:45 +0200, , improvement fsm mapping recoding,,
9404,996c06f64dcb1619584c88d101c5ba258b2b26af,lifford Wolf <clifford@clifford.at>, 2014-08-14 11:05:25 +0200, , added abc setting delay target,,
9405,a878095b465d73df7b347dddb25c3627024b3d7d,lifford Wolf <clifford@clifford.at>, 2014-08-14 10:19:12 +0200, , updated abc 4935c2b946de,,
9406,7e758d5fbba4769ba268229bece7b5c486c61223,lifford Wolf <clifford@clifford.at>, 2014-08-13 18:40:57 +0200, , added techmap support actual lookahead carry unit,,
9407,9a065509acd53d4fdbfe2e98ab0aba5e6851d8e8,lifford Wolf <clifford@clifford.at>, 2014-08-13 16:36:30 +0200, , preparation lookahead alu support techmap.v,,
9408,28bc7aeb9345377d7815ad5ae9a941e55409bc4b,lifford Wolf <clifford@clifford.at>, 2014-08-13 13:40:29 +0200, , filter ansi escape sequence abc output,,
9409,c27120fcbc69f7b942788d72677f34e4a96ab48a,lifford Wolf <clifford@clifford.at>, 2014-08-13 13:04:28 +0200, , new interface __alu techmap.v,,
9410,f53984795d38946ee71684d88883cafd9f58f603,lifford Wolf <clifford@clifford.at>, 2014-08-13 13:03:38 +0200, , added support non standard macro body,,
9411,9d353fc543295db7d6f4b4ba60c2b66a509b3ee2,lifford Wolf <clifford@clifford.at>, 2014-08-12 17:35:22 +0200, , fixed handling constant true branch proc_clean,,
9412,1dd8252169654c2bc8cb96a90141a333d3ccd4f6,lifford Wolf <clifford@clifford.at>, 2014-08-12 15:43:30 +0200, , added test_verific mode test fsm generate.py,,
9413,e5ac8fdf2bf9d4bed41daf420aa8a94018c0ded4,lifford Wolf <clifford@clifford.at>, 2014-08-12 15:39:48 +0200, , fixed sigbit rtlil wire wire constructor,,
9414,593264e9edce8b1df1d5b691353fa592261d4f3b,lifford Wolf <clifford@clifford.at>, 2014-08-12 15:21:06 +0200, , fixed building verific binding,,
9415,cad98bcd89cd9747f3ea9e35eed8d9bbedd64d7a,lifford Wolf <clifford@clifford.at>, 2014-08-12 10:37:47 +0200, , added multi dim memory test requires iverilog git head,,
9416,5215723c64037ba1ee7884423aee1b9c307b5850,lifford Wolf <clifford@clifford.at>, 2014-08-11 15:55:41 +0200, , another build fix americanrouter via reddit,,
9417,788bd02f970859bb67c5dbb7b503f23904257f7b,lifford Wolf <clifford@clifford.at>, 2014-08-10 12:04:02 +0200, , fixed fsm mapping multiple reset like signal,,
9418,9d4362990f514ffd2aad3170ec7382f21b8bca67,lifford Wolf <clifford@clifford.at>, 2014-08-09 17:07:20 +0200, , fixed share complex scenario never active cell,,
9419,b9811d5aff7ca31daa214386a041af0865813813,lifford Wolf <clifford@clifford.at>, 2014-08-09 15:17:54 +0200, , share reduce_ cell complicated worth anyways,,
9420,2faef8973830e553b1730c07d327c8d76d412e1c,lifford Wolf <clifford@clifford.at>, 2014-08-09 14:49:51 +0200, , improvement fsm_opt fsm_map fsm unreachable state,,
9421,51aa5544fbda97c6b49bfba55696083ba47d4cef,lifford Wolf <clifford@clifford.at>, 2014-08-08 14:30:45 +0200, , improved fsm test,,
9422,58ac605470aed3b2a537b4f99ac17a199f8b5233,lifford Wolf <clifford@clifford.at>, 2014-08-08 14:55:11 +0200, , another fsm_extract bugfix,,
9423,7067c43ec09cca176ad72378aa9ad868171c2471,lifford Wolf <clifford@clifford.at>, 2014-08-08 14:49:06 +0200, , fixed fsm export,,
9424,cb6ca08a53bfaa1b76798e6220bb1b267d49b235,lifford Wolf <clifford@clifford.at>, 2014-08-08 14:24:09 +0200, , fixed sharing reduce operator,,
9425,7c94024fc32778cb6c789fc46a7bfbbcc7109e89,lifford Wolf <clifford@clifford.at>, 2014-08-08 13:47:20 +0200, , fixed fsm_extract wreduced muxes,,
9426,c07774b0b674805014b3ea16b28a01d40ba83d11,lifford Wolf <clifford@clifford.at>, 2014-08-08 13:12:18 +0200, , added fsm test bench,,
9427,622ebab6710815324fa7250554b56f673862b479,lifford Wolf <clifford@clifford.at>, 2014-08-08 13:11:54 +0200, , added sat prove skip,,
9428,0b8b8d41eb07fd048cbe68acfe4b724e314bbb41,lifford Wolf <clifford@clifford.at>, 2014-08-07 22:37:01 +0200, , fixed build gcc 4.6,,
9429,c55eb8f8a6c83514c5d46c6992c6c6fa1069a889,lifford Wolf <clifford@clifford.at>, 2014-08-07 16:42:35 +0200, , use keepdc miter equiv flatten,,
9430,2dc33337346ea53a654af3d80bdf056c7ccfa43c,lifford Wolf <clifford@clifford.at>, 2014-08-07 16:41:27 +0200, , also allow module foobar input foo output bar ... syntax,,
9431,312ee00c9e279a91f336acef26dd064c25f42ed5,lifford Wolf <clifford@clifford.at>, 2014-08-07 16:14:38 +0200, , added adff2dff.v techmap share_map,,
9432,d259abbda2b9d568228dc8d0bed2d0b0d88d7b4f,lifford Wolf <clifford@clifford.at>, 2014-08-06 15:43:46 +0200, , added ast_multirange array dimension,,
9433,b4f10e342cf400bd2f392a588f28de069ba0f9d8,lifford Wolf <clifford@clifford.at>, 2014-08-06 14:31:38 +0200, , various improvement memory_dff pas,,
9434,2501abe1ee47610e5fb2b541c1fc0c648617da20,lifford Wolf <clifford@clifford.at>, 2014-08-05 19:01:41 +0200, , various fix improvement wreduce pas,,
9435,5b3dc07b9a571771afbe356e30046633037b9814,lifford Wolf <clifford@clifford.at>, 2014-08-05 16:53:53 +0200, , removed old constmap wreduce code,,
9436,523df7314502e2674df5287289dcf8eb204c17ac,lifford Wolf <clifford@clifford.at>, 2014-08-05 14:47:03 +0200, , added support truncating wire wreduce pas,,
9437,d3b1a29708fc9cfd793180763484125a5f978d1a,lifford Wolf <clifford@clifford.at>, 2014-08-05 13:11:04 +0200, , cleanup improvement wreduce pas,,
9438,1c182cedb7a42174d6eafbbc84951a27775da15d,lifford Wolf <clifford@clifford.at>, 2014-08-05 12:49:53 +0200, , added mux support wreduce command,,
9439,91dd87e60b120119ee34a9961a7b5f33f340282e,lifford Wolf <clifford@clifford.at>, 2014-08-05 12:15:53 +0200, , improved scope resolution local regs verilog ast frontend,,
9440,0129d41efad623ee95878a673c1c1190261ba3ef,lifford Wolf <clifford@clifford.at>, 2014-08-05 08:35:51 +0200, , fixed ast handling variable declared inside function main block,,
9441,0bb694221832f250977437f29365bc5e17c4cd09,lifford Wolf <clifford@clifford.at>, 2014-08-04 15:33:51 +0200, , added show signed,,
9442,b5a3419ac2c6f367b90f062c4e2252029910cdb9,lifford Wolf <clifford@clifford.at>, 2014-08-04 15:19:24 +0200, , added support non standard module mod_name ... syntax,,
9443,ebbbe7fc8360ca0bd8f840d3df1b77ab2fb569b6,lifford Wolf <clifford@clifford.at>, 2014-08-04 15:08:35 +0200, , added rtlil idstring ...,,
9444,c7f99be3be828606cafc7d35b3612f5344065736,lifford Wolf <clifford@clifford.at>, 2014-08-03 20:19:50 +0200, , fixed share memory read port,,
9445,358bf70a2111d476d9d209f216fdd087356ec0d9,lifford Wolf <clifford@clifford.at>, 2014-08-03 20:03:16 +0200, , added wreduce standard test bench,,
9446,027376515ac56251c82eedd961a9ffb2cc15a5a1,lifford Wolf <clifford@clifford.at>, 2014-08-03 20:02:42 +0200, , progress wreduce pas,,
9447,0b02f6ca30a7bb5c3c8c34908aab8b8aa821c113,lifford Wolf <clifford@clifford.at>, 2014-08-03 15:02:05 +0200, , added wreduce command work progress,,
9448,653edd7a2f857d09bd8cecc48cc9ac76aea33098,lifford Wolf <clifford@clifford.at>, 2014-08-03 15:00:38 +0200, , added query api modindex,,
9449,75423169c59022b3680aa3bf7de0877bc43a8082,lifford Wolf <clifford@clifford.at>, 2014-08-03 14:59:13 +0200, , added macro static idstrings,,
9450,014a41fcf3463fae881413b4b366c2c2a6fb20de,lifford Wolf <clifford@clifford.at>, 2014-08-03 12:40:43 +0200, , implemented recursive techmap,,
9451,9bb5298c104e83fef52d345772175be40301c7e3,lifford Wolf <clifford@clifford.at>, 2014-08-03 12:40:23 +0200, , fix show command related new idstring,,
9452,08ec33a5e573e0a59d2c1375e4e302a8485a6302,lifford Wolf <clifford@clifford.at>, 2014-08-02 21:55:13 +0200, , implemented simplemap support techmap extern,,
9453,bc947d4c7b9b7691e2aeab608c78c4658314cec2,lifford Wolf <clifford@clifford.at>, 2014-08-02 21:54:30 +0200, , fixed va_list corruption logv_error,,
9454,88cf00ce7874ec7951b09d85e959dd2c6ed261b6,lifford Wolf <clifford@clifford.at>, 2014-08-02 21:54:02 +0200, , conservative printing decimal number verilog backend,,
9455,ca1b5d50e0e577a88ae265b71679b81e71980db8,lifford Wolf <clifford@clifford.at>, 2014-08-02 21:10:08 +0200, , improved verilog output ordinary mux cell,,
9456,b6acbc82e6a2954d453188a9997da2a30731ddac,lifford Wolf <clifford@clifford.at>, 2014-08-02 20:54:30 +0200, , bugfix techmap extern,,
9457,8e7361f128ce00a742412931efcf7cbe5795a39a,lifford Wolf <clifford@clifford.at>, 2014-08-02 19:08:02 +0200, , removed method rtlil idstring,,
9458,04727c7e0fb4c00b38999da192e4ada2a6f9474a,lifford Wolf <clifford@clifford.at>, 2014-08-02 18:58:40 +0200, , implicit conversion idstring anything else,,
9459,768eb846c4473040dc07bf62ce631c8a21474ae8,lifford Wolf <clifford@clifford.at>, 2014-08-02 16:03:18 +0200, , bugfixes related new rtlil idstring,,
9460,08392aad8f8e7c5bbcfa010c19786b1f318028b6,lifford Wolf <clifford@clifford.at>, 2014-08-02 15:52:21 +0200, , limit size log_signal buffer 100 element,,
9461,e590ffc84dac1cb1ea833c5e7a71e958b63f7352,lifford Wolf <clifford@clifford.at>, 2014-08-02 15:44:10 +0200, , improvement new rtlil idstring implementation,,
9462,8fd1c269ac7322f21408c1f99e7e4c275789c056,lifford Wolf <clifford@clifford.at>, 2014-08-02 15:12:16 +0200, , fixed performance bug opt_reduce,,
9463,60f3dc99237afc051560d18f38625337dc80ac80,lifford Wolf <clifford@clifford.at>, 2014-08-02 15:11:35 +0200, , implemented new reference counting rtlil idstring,,
9464,97ad0623dfd772e8bea0728b439a8cd1f7493b7d,lifford Wolf <clifford@clifford.at>, 2014-08-02 13:34:07 +0200, , fixed memory corruption related id2cstr,,
9465,b9bd22b8c8d46284fba4d4c1cbd09092a9ccc5c3,lifford Wolf <clifford@clifford.at>, 2014-08-02 13:11:01 +0200, , cleanup related rtlil idstring usage,,
9466,14412e6c957a34381c33740426b35f7b90a446be,lifford Wolf <clifford@clifford.at>, 2014-08-02 00:45:25 +0200, , preparation rtlil idstring redesign cleanup existing code,,
9467,75ffd1643c97321255bc591edf0c1a7097b8dce9,lifford Wolf <clifford@clifford.at>, 2014-08-01 19:43:28 +0200, , added logfile hash statistic footer,,
9468,bd74ed7da467de11128c57c4c424febe4a7e2f39,lifford Wolf <clifford@clifford.at>, 2014-08-01 19:01:10 +0200, , replaced sha1 implementation,,
9469,1e224506be6d824ea9ed1855fa46d039e5ffefd5,lifford Wolf <clifford@clifford.at>, 2014-08-01 18:42:10 +0200, , added per pas cpu usage statistic,,
9470,d13eb7e0999def2da03eb6ddef805145f7fd9c9a,lifford Wolf <clifford@clifford.at>, 2014-08-01 16:53:15 +0200, , added modindex helper class change rtlil monitor,,
9471,97a17d39e2f0088e02ed8496d905528722115674,lifford Wolf <clifford@clifford.at>, 2014-08-01 15:25:42 +0200, , packed sigbit data sigbit offset union,,
9472,5e641acc905a5c99d037378f6b7a481c43eb7de0,lifford Wolf <clifford@clifford.at>, 2014-08-01 03:57:37 +0200, , consolidated hana test bench fewer file always buffer decoder inc mux nand seq shifter sop techmap xnor xor gawk fnr printf filename gsub module sprintf module argind print _test.v pf.v tool autotest.sh pf.v _test.v attic done etc,,
9473,03ef9a75c64f79596d6c931a1401184c33f9346b,lifford Wolf <clifford@clifford.at>, 2014-08-01 03:55:51 +0200, , added test_autotb num_iter option,,
9474,32a1cc3efdad7953af1805b245f2a0292698633a,lifford Wolf <clifford@clifford.at>, 2014-07-31 23:30:18 +0200, , renamed modwalker.h modtools.h,,
9475,62c8a7152551519d6e876319b1068a1987a14f3c,lifford Wolf <clifford@clifford.at>, 2014-07-31 23:14:17 +0200, , various cleanup makefile renamed default configuration,,
9476,069fe0db4265aeed23b37bec252e81308daf8c65,lifford Wolf <clifford@clifford.at>, 2014-07-31 23:07:00 +0200, , added compiler compiler version compiler flag version string,,
9477,c6fd82c70be33c566cdf312e3ad21401b5b8171b,lifford Wolf <clifford@clifford.at>, 2014-07-31 16:45:23 +0200, , fixed build verific binding,,
9478,cdae8abe16847c533171fed111beea7b52202cce,lifford Wolf <clifford@clifford.at>, 2014-07-31 16:38:54 +0200, , renamed port access function rtlil cell added param access function,,
9479,b5a9e51b966abdfedc9309defa79b5141928e84a,lifford Wolf <clifford@clifford.at>, 2014-07-31 15:02:16 +0200, , added trace command,,
9480,cd9407404a7bf3a5b8735af00c8f13ff97ac1495,lifford Wolf <clifford@clifford.at>, 2014-07-31 14:34:12 +0200, , added rtlil monitor,,
9481,e6d33513a5b809facc6e3e5e75d2248bfa94f82b,lifford Wolf <clifford@clifford.at>, 2014-07-31 14:11:39 +0200, , added module design cell module wire module pointer,,
9482,1cb25c05b37b0172dbc50e140fe20f25d973dd8a,lifford Wolf <clifford@clifford.at>, 2014-07-31 13:19:47 +0200, , moved stuff kernel yosys using yosys namespace,,
9483,1202f7aa4bb0f9afde157ebc4701d64e7e38abd8,lifford Wolf <clifford@clifford.at>, 2014-07-31 02:32:00 +0200, , renamed stdcells.v techmap.v,,
9484,6ca0c569d92883b6eac1725204de90aee4af31bc,lifford Wolf <clifford@clifford.at>, 2014-07-31 02:21:41 +0200, , added techmap assert,,
9485,41555cde1026ecc269071ede4f99d86ff61f7078,lifford Wolf <clifford@clifford.at>, 2014-07-31 02:21:06 +0200, , reorganized stdcells.v actual code change moved indented stuff,,
9486,6166c768313f6a2dee774f0ba0a531816b24502d,lifford Wolf <clifford@clifford.at>, 2014-07-31 01:05:27 +0200, , added yosys,,
9487,e5c245df9d086595063978298139a9aaed68979d,lifford Wolf <clifford@clifford.at>, 2014-07-31 00:53:21 +0200, , added yosys,,
9488,254148910556d057ec296e4f8c44e92bdb8c09a3,lifford Wolf <clifford@clifford.at>, 2014-07-30 22:04:30 +0200, , added techmap constmap feature,,
9489,7daad40ca408732786d46fee8b5485bf45595807,lifford Wolf <clifford@clifford.at>, 2014-07-30 20:18:48 +0200, , fixed counting verilog line number synopsys translate_off section,,
9490,6400ae36489a7ada5419d7bc502934f6d05e69bb,lifford Wolf <clifford@clifford.at>, 2014-07-30 19:59:29 +0200, , added write_file command,,
9491,7d98645fe8efcb446079a8a3cd8721ef5e27ee79,lifford Wolf <clifford@clifford.at>, 2014-07-30 19:21:52 +0200, , added make support make test,,
9492,ceecf5b1535cf2e567c144bdbe143c8ba66c69d7,lifford Wolf <clifford@clifford.at>, 2014-07-30 15:59:38 +0200, , improvement test_cell,,
9493,6c05badc43f7c1691932d1c38869492311f9bd44,lifford Wolf <clifford@clifford.at>, 2014-07-30 15:59:05 +0200, , new techmap default rule shr sshr shl sshl,,
9494,3f0a5746ef0940accb5fd14d97804c75c0531c0b,lifford Wolf <clifford@clifford.at>, 2014-07-30 17:18:31 +0200, , using native ezsat shift ops satgen fixed shift shiftx sat model,,
9495,9b566a7efa9813b0dd343bc96fe145f9e3e68d4f,lifford Wolf <clifford@clifford.at>, 2014-07-30 17:17:31 +0200, , added native support shift operation ezsat,,
9496,45fd26b76e1ca72927ab0a8ce207aab0d024eba3,lifford Wolf <clifford@clifford.at>, 2014-07-30 15:58:21 +0200, , added char,,
9497,e2a029b5d583c3268df4d798f8e79874919eb601,lifford Wolf <clifford@clifford.at>, 2014-07-30 14:10:49 +0200, , added codingstyle document,,
9498,a7c6b37abf3e4628dd921bb12f77987d1f94c45f,lifford Wolf <clifford@clifford.at>, 2014-07-30 14:10:15 +0200, , added kernel yosys.h kernel yosys.cc,,
9499,273383692a50490f02a51d0c44ba63b9f557da4e,lifford Wolf <clifford@clifford.at>, 2014-07-29 22:05:00 +0200, , added test_cell command,,
9500,e6df25bf740b259027541db3543a769ecfc92d4f,lifford Wolf <clifford@clifford.at>, 2014-07-29 21:12:50 +0200, , renamed write_autotest test_autotb moved pass test,,
9501,e605af8a4937533b35068071e14f5bd92c2e5b4f,lifford Wolf <clifford@clifford.at>, 2014-07-29 20:14:25 +0200, , fixed verilog pre processor file trailing newline,,
9502,2145e57ef08784484e875e64cb43b6d1f4dbe50c,lifford Wolf <clifford@clifford.at>, 2014-07-29 19:23:31 +0200, , bugfix simlib.v iverilog,,
9503,77e2d39cd079ba98340f55f57e8a6462fb709442,lifford Wolf <clifford@clifford.at>, 2014-07-29 16:33:56 +0200, , allow hierarchy generate cell,,
9504,03c96f9ce7120adf1c9bab93485a3b4bf6493ae9,lifford Wolf <clifford@clifford.at>, 2014-07-29 16:06:27 +0200, , added techmap map design name,,
9505,397b00252dc0c4af725614bd12fc299147ba8efa,lifford Wolf <clifford@clifford.at>, 2014-07-29 14:42:33 +0200, , added shift shiftx cell type needed correct part select behavior,,
9506,48822e79a34880c5f0b07e9889e463e7b6d7111b,lifford Wolf <clifford@clifford.at>, 2014-07-28 19:38:30 +0200, , removed left debug code,,
9507,ec589659674ba9699b5dc73129ad69f25738e87e,lifford Wolf <clifford@clifford.at>, 2014-07-28 16:45:26 +0200, , fixed part selects parameter,,
9508,a03297a7df6c729bc13f629412ae020eb05f7c64,lifford Wolf <clifford@clifford.at>, 2014-07-28 16:09:50 +0200, , set result bound static bit part select undef,,
9509,55521c085ae1ec735d3cffb80a9880b3cb3e8bca,lifford Wolf <clifford@clifford.at>, 2014-07-28 15:31:19 +0200, , fixed rtlil code generator part select parameter,,
9510,0598bc8708d942a0e533ddeba6a4f7b5effe7f39,lifford Wolf <clifford@clifford.at>, 2014-07-28 15:19:34 +0200, , fixed width detection part selects,,
9511,27a872d1e7041be4894bc643a420587ff5894125,lifford Wolf <clifford@clifford.at>, 2014-07-28 14:25:03 +0200, , added support upto wire verilog front back end,,
9512,3c45277ee0f5822181c6058f679de632f834e7d2,lifford Wolf <clifford@clifford.at>, 2014-07-28 12:12:13 +0200, , added wire upto flag signal wire,,
9513,7bd2d1064f2eceddc3c93c121c4154a2f594a040,lifford Wolf <clifford@clifford.at>, 2014-07-28 11:08:55 +0200, , using log_assert instead assert,,
9514,d86a25f145012ccb6b2048af3aae22f13b97b505,lifford Wolf <clifford@clifford.at>, 2014-07-28 10:52:58 +0200, , added std constructor sigspec,,
9515,f99495a895eda0b1de6c1d7e8e1d5b1074316b34,lifford Wolf <clifford@clifford.at>, 2014-07-28 10:52:30 +0200, , added cover sigspec constructor,,
9516,ee65dea738fefbf44b91a2ac10f9a93b35115af6,lifford Wolf <clifford@clifford.at>, 2014-07-28 10:10:08 +0200, , fixed signdness detection expression bit part selects,,
9517,c469be883b80137c9d3d79287b72d05aaaa17128,lifford Wolf <clifford@clifford.at>, 2014-07-28 09:15:40 +0200, , improvement test vloghtb,,
9518,8b0f50792c404d70ae91e623f80c4e7f06d39429,lifford Wolf <clifford@clifford.at>, 2014-07-27 21:13:23 +0200, , added techmap extern,,
9519,c4bdba78cb88df6628d975aad7a92c8cebc5d95f,lifford Wolf <clifford@clifford.at>, 2014-07-27 21:12:09 +0200, , added proper design addmodule interface,,
9520,5da343b7de8c4fd45695af68aaba3d5091d8e670,lifford Wolf <clifford@clifford.at>, 2014-07-27 16:19:24 +0200, , added topological sorting techmap,,
9521,0c86d6106c3ff4cd7628b1206281eb6080f8bf51,lifford Wolf <clifford@clifford.at>, 2014-07-27 15:38:02 +0200, , added sigpool check bit,,
9522,ddd31a0b66259a458f7bfb3475f53c30aa859bc8,lifford Wolf <clifford@clifford.at>, 2014-07-27 15:14:02 +0200, , small improvement api,,
9523,77a1462f2d6602d5c46a2a15ca534550ec5bb9a4,lifford Wolf <clifford@clifford.at>, 2014-07-27 15:13:29 +0200, , fixed bug opt_clean,,
9524,d07a871d35401b6b8628dd3f1df3b91149e827d5,lifford Wolf <clifford@clifford.at>, 2014-07-27 14:50:25 +0200, , improved performance opt_const large module,,
9525,4be645860bf83de75cdd00fbe615f3fe05221d54,lifford Wolf <clifford@clifford.at>, 2014-07-27 14:47:48 +0200, , added rtlil sigspec remove_const handling packed sigspecs,,
9526,cbc3a46a9717f0f6e90b20b29c9003c3720a5aa0,lifford Wolf <clifford@clifford.at>, 2014-07-27 14:47:23 +0200, , added rtlil,,
9527,dbb3556e3f1e82a6b69d5e8714a0266c1d461c7c,lifford Wolf <clifford@clifford.at>, 2014-07-27 13:19:05 +0200, , fixed bug opt_clean rtlil api usage cleanup,,
9528,d878fcbdc76f4b612ba8578213f73f27585fc792,lifford Wolf <clifford@clifford.at>, 2014-07-27 12:04:12 +0200, , added,,
9529,7661ded8ddf85e8cd80ccce0bec211d9bf46e56b,lifford Wolf <clifford@clifford.at>, 2014-07-27 12:00:28 +0200, , fixed verific binding new rtlil api,,
9530,6b34215efde97fe4f1e6ecffb398455f609a9a49,lifford Wolf <clifford@clifford.at>, 2014-07-27 11:56:35 +0200, , fixed ilang parser new rtlil api,,
9531,49f72421d5ec499da5da713466e058aae2a67436,lifford Wolf <clifford@clifford.at>, 2014-07-27 10:41:42 +0200, , using new obj iterator api place,,
9532,675cb93da9e67f5c2fe8a3760de5893176ea906d,lifford Wolf <clifford@clifford.at>, 2014-07-27 11:03:56 +0200, , added rtlil module wire cell lookup function,,
9533,0bd8fafbd2f36f59327289e52abf962c166dab8b,lifford Wolf <clifford@clifford.at>, 2014-07-27 10:40:31 +0200, , added rtlil design module,,
9534,10e5791c5e5660cb784503d36439ee90d61eb06b,lifford Wolf <clifford@clifford.at>, 2014-07-27 10:18:00 +0200, , refactoring renamed rtlil design module modules_,,
9535,d088854b47f5f77c6a62be2ba4b895164938d7a2,lifford Wolf <clifford@clifford.at>, 2014-07-27 10:41:06 +0200, , added conversion objrange std vector std set,,
9536,1c8fdaeef86d6e33668e325556380bfa67ec0a6f,lifford Wolf <clifford@clifford.at>, 2014-07-27 10:13:22 +0200, , added rtlil objiterator rtlil objrange,,
9537,ddc5b4184836e795e143fc00786b4b87a6e69bc4,lifford Wolf <clifford@clifford.at>, 2014-07-27 09:20:59 +0200, , using std move sigspec move constructor,,
9538,7f3dc86ecd00a9ed5f5b7f09e02a6fe584259f79,lifford Wolf <clifford@clifford.at>, 2014-07-27 02:11:57 +0200, , added rtlil sigspec move constructor move assignment operator,,
9539,c91570bde32d59679ea8b72ed041ef8f6bb0d51a,lifford Wolf <clifford@clifford.at>, 2014-07-27 02:00:04 +0200, , mostly cosmetic change rtlil.h,,
9540,4c4b6021562c598c4510831bd547edaa97d14dac,lifford Wolf <clifford@clifford.at>, 2014-07-27 01:51:45 +0200, , refactoring renamed rtlil module cell cells_,,
9541,f9946232adf887e5aa4a48c64f88eaa17e424009,lifford Wolf <clifford@clifford.at>, 2014-07-27 01:49:51 +0200, , refactoring renamed rtlil module wire wires_,,
9542,d7916a49aff3c47b7c1ce07abe3b6e3d5714079b,lifford Wolf <clifford@clifford.at>, 2014-07-26 21:34:19 +0200, , new message completion build,,
9543,d68c993ed2ea384db4d6af5161b3b36096828499,lifford Wolf <clifford@clifford.at>, 2014-07-26 21:16:05 +0200, , changed code new rtlil wire constructor,,
9544,946ddff9cef3ea0b4dad8664319fb13074133775,lifford Wolf <clifford@clifford.at>, 2014-07-26 20:12:50 +0200, , changed lot code new rtlil wire constructor,,
9545,d49dec1f861ce11a87c48cc21c8edc1755802a5f,lifford Wolf <clifford@clifford.at>, 2014-07-26 17:43:41 +0200, , added test various .gitignore,,
9546,b21ebe1859df2f9bd1791de34633a85918651c13,lifford Wolf <clifford@clifford.at>, 2014-07-26 17:22:18 +0200, , added test various,,
9547,267c61564047f8768c29040f898633d9444a5404,lifford Wolf <clifford@clifford.at>, 2014-07-26 17:21:40 +0200, , added support document,,
9548,3f4e3ca8ad480c2e73e2072ada77078ffd95e08f,lifford Wolf <clifford@clifford.at>, 2014-07-26 16:14:02 +0200, , rtlil cell api usage cleanup,,
9549,97a59851a6c411ccb06162d4b31725bf89262378,lifford Wolf <clifford@clifford.at>, 2014-07-26 16:11:28 +0200, , added rtlil cell portname,,
9550,a84cb0493566f8f5eb610c6d7b67dda85b0f227b,lifford Wolf <clifford@clifford.at>, 2014-07-26 16:00:30 +0200, , merge automatic manual code change new cell connection api,,
9551,f8fdc47d3361c1a3445a9357ca26cfe75907d6b0,lifford Wolf <clifford@clifford.at>, 2014-07-26 15:57:57 +0200, , manual fix new cell connection api,,
9552,b7dda723022ad00c6c0089be888eab319953faa8,lifford Wolf <clifford@clifford.at>, 2014-07-26 14:32:50 +0200, , changed user cell connections_ new api sed command git grep connections_ xargs sed connections_ 1set connections_ 1get connections_.at 1get 1connect connections_ 1connections,,
9553,cd6574ecf652901573cbc6b89e1a59dd383ec496,lifford Wolf <clifford@clifford.at>, 2014-07-26 15:57:27 +0200, , added missing const rtlil.h,,
9554,7ac9dc7f6eab40b3853583848933c4a8a94df9c9,lifford Wolf <clifford@clifford.at>, 2014-07-26 14:38:33 +0200, , added rtlil module connection,,
9555,b03aec6e3212a387e3d255583476d472d16663f1,lifford Wolf <clifford@clifford.at>, 2014-07-26 14:31:47 +0200, , added rtlil module connect const rtlil sigsig,,
9556,027819c7e8ba3b1f9c7eb4864fa221a4f3b01092,lifford Wolf <clifford@clifford.at>, 2014-07-26 14:08:43 +0200, , use wget test vloghtb run test.sh,,
9557,b90f443338460f1f906fc8e342130ab428e343ad,lifford Wolf <clifford@clifford.at>, 2014-07-26 14:08:20 +0200, , added passed message make test target,,
9558,3719281ed44aa9d8b2ac11eb936b750c4642be38,lifford Wolf <clifford@clifford.at>, 2014-07-26 13:59:30 +0200, , automatically pack sigspec copy assign,,
9559,e75e495c2bddb62634c6d50f90e09e0ff358faa5,lifford Wolf <clifford@clifford.at>, 2014-07-26 12:22:58 +0200, , added new rtlil cell port access method,,
9560,cc4f10883bcc5f0a3c1b4f0937e60be3c6a1b121,lifford Wolf <clifford@clifford.at>, 2014-07-26 11:58:03 +0200, , renamed rtlil module cell connection connections_,,
9561,665759fceee4a0db3e776b7912e976eea2ff29a3,lifford Wolf <clifford@clifford.at>, 2014-07-26 11:55:58 +0200, , cosmetic fix make abc,,
9562,f8a68b8f55ed61c6046e11b60587c840f0ba1879,lifford Wolf <clifford@clifford.at>, 2014-07-26 11:23:43 +0200, , added checklist adding internal cell type,,
9563,4755e14e7b9ba57ea21bec4c0d0b3ac6080307e4,lifford Wolf <clifford@clifford.at>, 2014-07-26 00:38:44 +0200, , added copy constructor like module addcell name method,,
9564,2bec47a4045d23d46e7d300cbf80b2dce1a549a9,lifford Wolf <clifford@clifford.at>, 2014-07-25 15:05:18 +0200, , use module addcell module remove create delete cell,,
9565,5826670009e1018734de49aaf1554cb8a43d09d7,lifford Wolf <clifford@clifford.at>, 2014-07-25 14:23:31 +0200, , various rtlil sigspec related code cleanup,,
9566,c762050e7fc2c733210f8cd2b147e6084af0afe1,lifford Wolf <clifford@clifford.at>, 2014-07-25 14:23:10 +0200, , added rtlil sigspec is_chunk as_chunk api,,
9567,1834af5e5382de67860f5714746566123c4d6b53,lifford Wolf <clifford@clifford.at>, 2014-07-25 13:15:46 +0200, , added make vgtest,,
9568,309d64d46a7ca7390ccb27b06ecb78228c8b54f6,lifford Wolf <clifford@clifford.at>, 2014-07-25 13:07:31 +0200, , fixed two memory leak ast simplify,,
9569,50f22ff30c921c90f686879455117c7c2c9f96d5,lifford Wolf <clifford@clifford.at>, 2014-07-25 13:01:45 +0200, , renamed test case test simple avoid name collision,,
9570,0520bfea892291a131134411d587034fcd36bf1c,lifford Wolf <clifford@clifford.at>, 2014-07-25 12:49:51 +0200, , fixed memory corruption opt_reduce pas,,
9571,c4e4f79a2a2fd5530fa2677245f9361c7b04df70,lifford Wolf <clifford@clifford.at>, 2014-07-25 12:22:37 +0200, , disabled cover non linux build,,
9572,a8706b73a2c14c6b34e4fb7136866c0bc959acbb,lifford Wolf <clifford@clifford.at>, 2014-07-25 12:16:23 +0200, , added stuff checklist,,
9573,1488bc0c4f80b32cabd096232830b7fdfc400bbf,lifford Wolf <clifford@clifford.at>, 2014-07-25 12:16:03 +0200, , updated verific build test instruction,,
9574,91bf0c90c86f5f857f440bec012b085d9f218ef0,lifford Wolf <clifford@clifford.at>, 2014-07-25 12:04:40 +0200, , improvement cover command,,
9575,6789e3002aadb78623b9205492d14bbafb3e39eb,lifford Wolf <clifford@clifford.at>, 2014-07-25 03:31:16 +0200, , removed minisat dependency zlib,,
9576,e4a0ab9bedcf357551c0faf548317e0998d5a4d1,lifford Wolf <clifford@clifford.at>, 2014-07-25 03:18:16 +0200, , added stuff checklist,,
9577,7f1789ad1bb978132e8e09fee54ded81b370fcb3,lifford Wolf <clifford@clifford.at>, 2014-07-25 03:17:35 +0200, , fixed typo cover,,
9578,cd699254377b08729342026056f97d9d6bc1e2f3,lifford Wolf <clifford@clifford.at>, 2014-07-25 03:17:06 +0200, , added make clean abc,,
9579,01dbf12ac9227f7aac92b1fa7af056ad2a1f24e3,lifford Wolf <clifford@clifford.at>, 2014-07-25 03:12:14 +0200, , improved make prettiness,,
9580,6aa792c864444324a1b140c2b63bd860f0cc3914,lifford Wolf <clifford@clifford.at>, 2014-07-24 22:47:57 +0200, , replaced old sigchunk programming pattern,,
9581,7a608437c65e9646ed229055d61b310e7d93e37e,lifford Wolf <clifford@clifford.at>, 2014-07-24 20:57:21 +0200, , updated abc b1e63d18768d,,
9582,9962384d3ed26ea0707f1ed8ebef91593d1a42a4,lifford Wolf <clifford@clifford.at>, 2014-07-24 19:36:43 +0200, , added cover call opt_const,,
9583,10d2402e2f3cd49bd8c4e0cddb01c90c5615bb05,lifford Wolf <clifford@clifford.at>, 2014-07-24 19:36:20 +0200, , added cover_list api,,
9584,45b4154b3799178a432d1f14dcaf51787b86f35d,lifford Wolf <clifford@clifford.at>, 2014-07-24 19:03:57 +0200, , added make small,,
9585,34ea9e3f098925a7e107f2da265ff27b6b9985be,lifford Wolf <clifford@clifford.at>, 2014-07-24 17:55:55 +0200, , make pretty default setting,,
9586,38afbe62ef61bd9b1aa92575cad7ff1785ce5e0e,lifford Wolf <clifford@clifford.at>, 2014-07-24 17:53:11 +0200, , added percentage display make pretty,,
9587,b17d6531c833f9064c5888c694aa24e8a395b72a,lifford Wolf <clifford@clifford.at>, 2014-07-24 17:15:01 +0200, , added make pretty,,
9588,2f54345cff3aea768bb89754654127a3b0ee58e9,lifford Wolf <clifford@clifford.at>, 2014-07-24 15:06:45 +0200, , added cover command,,
9589,e589289df7662f076d12f7237321b429401952e2,lifford Wolf <clifford@clifford.at>, 2014-07-24 15:05:41 +0200, , improvement sigspec packing unpacking checking,,
9590,7679000673f7a5c07037dfd3373162cbbcdb0624,lifford Wolf <clifford@clifford.at>, 2014-07-24 15:05:05 +0200, , using dedicated elf section coverage counter,,
9591,22ede43b3f5016784b2e22c0ea95b7f718d7598e,lifford Wolf <clifford@clifford.at>, 2014-07-24 04:46:36 +0200, , small change regarding cover check sigspec,,
9592,3a2c5357771df05f80bff55e8ab3e467308c57d1,lifford Wolf <clifford@clifford.at>, 2014-07-24 04:24:47 +0200, , renamed checklist,,
9593,798f71362975c625f4e24b0c981b15b5684ab33d,lifford Wolf <clifford@clifford.at>, 2014-07-24 04:16:32 +0200, , added support env variable,,
9594,1b0d5fc22d1a1e590cb8f2252956ef1b0a38dda0,lifford Wolf <clifford@clifford.at>, 2014-07-24 03:50:28 +0200, , added cover call rtlil sigspec method,,
9595,9cf12570ba639ca23e1d611a27160fb46b3c46d1,lifford Wolf <clifford@clifford.at>, 2014-07-24 03:49:32 +0200, , added support yosys_cover_dir env variable,,
9596,6b1018314c130ffa12df2e8c73f1c0cd5853b6f7,lifford Wolf <clifford@clifford.at>, 2014-07-24 03:48:38 +0200, , added cover api,,
9597,b31762d158f4c9fb406cd787361254330f4ec03e,lifford Wolf <clifford@clifford.at>, 2014-07-24 02:13:37 +0200, , added,,
9598,2267db58341ccd5beed74da61e8830faa004af69,lifford Wolf <clifford@clifford.at>, 2014-07-24 02:12:24 +0200, , added make config gcc 4.7,,
9599,fa71ae89acf319696975a79472272aa30975af7f,lifford Wolf <clifford@clifford.at>, 2014-07-24 02:11:12 +0200, , added make vloghtb,,
9600,82fa3560372bd89ad0985644a76cdd14f6701ec2,lifford Wolf <clifford@clifford.at>, 2014-07-23 23:58:03 +0200, , added hashing rtlil sigspec relational equal operator,,
9601,f368d792fbe6a4430dbf710b11e89cbf58439542,lifford Wolf <clifford@clifford.at>, 2014-07-23 21:42:44 +0200, , disabled rtlil sigspec check release build,,
9602,95ac484548d4a4550568de09343964150806042d,lifford Wolf <clifford@clifford.at>, 2014-07-23 21:38:18 +0200, , fixed release build,,
9603,375aa71dfe53217ef4dd6273b96f53061b5c8e8c,lifford Wolf <clifford@clifford.at>, 2014-07-23 21:35:01 +0200, , various fix verific frontend new rtlil api,,
9604,2a41afb7b2415f824ea1f60337050c9f41c0e33f,lifford Wolf <clifford@clifford.at>, 2014-07-23 21:34:14 +0200, , added rtlil sigspec repeat,,
9605,20a7965f61a43b8c367b1042081a57b5a4005b33,lifford Wolf <clifford@clifford.at>, 2014-07-23 20:45:27 +0200, , various small fix gcc compiler warning,,
9606,c094c53de83707a5bf1b268640283f1dde235873,lifford Wolf <clifford@clifford.at>, 2014-07-23 20:32:28 +0200, , removed rtlil sigspec optimize,,
9607,8fd8e4a468fb650fe5dcbe892c07010f627e2c2b,lifford Wolf <clifford@clifford.at>, 2014-07-23 20:11:55 +0200, , turned rtlil sigspec optimize packed sigspec always optimized,,
9608,3ec785b881a7bbceb5ac4db1e761b75c07f8642a,lifford Wolf <clifford@clifford.at>, 2014-07-23 19:36:43 +0200, , fixed manual chapter_prog stubnets.cc,,
9609,a62c21c9c64ad5b3e0dae5d4ee4857425f73068e,lifford Wolf <clifford@clifford.at>, 2014-07-23 16:09:27 +0200, , removed rtlil sigspec expand method,,
9610,54552f680938fd933b07fa38597937ba6d367be7,lifford Wolf <clifford@clifford.at>, 2014-07-23 19:30:21 +0200, , added eclipse .setting folder .gitignore,,
9611,4e802eb7f6fe5858f8657be7cd3e6638cc0f2ece,lifford Wolf <clifford@clifford.at>, 2014-07-23 15:36:09 +0200, , fixed user sigspec chunks_rw removed,,
9612,85db102e13bbd6decda3f99ef640d0991ee24b33,lifford Wolf <clifford@clifford.at>, 2014-07-23 15:35:09 +0200, , replaced rtlil sigspec operator inline version,,
9613,5b51b67297a5e5e20cbe2b015b584aee4c30489f,lifford Wolf <clifford@clifford.at>, 2014-07-23 10:05:42 +0200, , merge branch refactoring sigspec sigchunk rtlil wire wire constructor,,
9614,ec923652e2eb721aa16657e54a67666f855c3d65,lifford Wolf <clifford@clifford.at>, 2014-07-23 09:48:26 +0200, , refactoring sigspec sigchunk rtlil wire wire constructor step,,
9615,a8d3a68971ccc4e47c54a906aae374a9a54b1415,lifford Wolf <clifford@clifford.at>, 2014-07-23 08:40:31 +0200, , refactoring sigspec sigchunk rtlil wire wire constructor step,,
9616,260c19ec5a3adb292158658dd69a352b9325ab64,lifford Wolf <clifford@clifford.at>, 2014-07-23 09:00:16 +0200, , refactoring sigspec sigchunk rtlil wire wire constructor step,,
9617,c61467a32c4bd3ec4b9e0cb6d36d602f0e4dea81,lifford Wolf <clifford@clifford.at>, 2014-07-23 08:59:54 +0200, , cleanup rtlil sigchunk sigchunk const rtlil const,,
9618,115dd959d9dbf68aa30f8374df0e62fba8646f1e,lifford Wolf <clifford@clifford.at>, 2014-07-22 23:50:21 +0200, , sigspec refactoring cleanup old sigspec use pattern,,
9619,9e94f41b89bca54f8a3ce2e8e54c0467a7e8c43d,lifford Wolf <clifford@clifford.at>, 2014-07-22 23:49:26 +0200, , sigspec refactoring added rtlil sigspeciterator,,
9620,4a6d234ec7acff085e3c923d3872d0863c766ad1,lifford Wolf <clifford@clifford.at>, 2014-07-22 23:07:42 +0200, , sigspec refactoring cleanup old sigspec usage fsm_ command,,
9621,65a939cb2767623b95adcd2ec5e783b828c1f9eb,lifford Wolf <clifford@clifford.at>, 2014-07-22 22:54:39 +0200, , fixed memory corruption new sigspec api proc_mux,,
9622,f80da7b41dd9c12d3bd65ceab6c0c6748a70a78c,lifford Wolf <clifford@clifford.at>, 2014-07-22 22:54:03 +0200, , sigspec refactoring added rtlil sigspec operator,,
9623,e7e30f1c86d978131a5f4c6e62b5b8d822696cd1,lifford Wolf <clifford@clifford.at>, 2014-07-22 22:52:57 +0200, , fixed memory leak fsm_opt,,
9624,fd4cbe627527561fb08bc77467f2b6a250d5dc4d,lifford Wolf <clifford@clifford.at>, 2014-07-22 22:26:30 +0200, , sigspec refactoring rewrote rtlil sigspec method use unpacked form,,
9625,a97be0828a3998d1eb5128e8e24c75af2016f27b,lifford Wolf <clifford@clifford.at>, 2014-07-22 21:40:52 +0200, , removed rtlil sigchunk compare,,
9626,08e1e251698edfec7e0634a8ccdc321f42e8f27f,lifford Wolf <clifford@clifford.at>, 2014-07-22 21:33:52 +0200, , sigspec refactoring added rtlil sigspec bit pack unpack api,,
9627,28b3fd05fa9cf6d469fdec95e247a7ffe5bc001d,lifford Wolf <clifford@clifford.at>, 2014-07-22 20:58:44 +0200, , sigspec refactoring change rtlil sigspec chunk read created interim rtlil sigspec chunks_rw,,
9628,7bffde6abdaf6fc2ed090946442f90b2438e6126,lifford Wolf <clifford@clifford.at>, 2014-07-22 20:39:13 +0200, , sigspec refactoring change rtlil sigspec size read,,
9629,4b4048bc5feba1ab05c7a63f12c0a17879cb7e04,lifford Wolf <clifford@clifford.at>, 2014-07-22 20:15:14 +0200, , sigspec refactoring using accessor function everywhere,,
9630,16e5ae0b92ac4b7568cb11a769e612e152c0042e,lifford Wolf <clifford@clifford.at>, 2014-07-22 20:12:15 +0200, , sigspec refactoring renamed sigspec member chunks_ width_ added accessor function,,
9631,a233762a815fc180b371f699e865a7d7aed77bca,lifford Wolf <clifford@clifford.at>, 2014-07-22 19:56:17 +0200, , sigspec refactoring renamed chunk width __chunks __width,,
9632,3b5f4ff39c94a5a664043f35b95a50240ffe9d12,lifford Wolf <clifford@clifford.at>, 2014-07-22 20:35:58 +0200, , fixed ilang parsing process attribute,,
9633,d6d0e08834560e824cc59027b720401a1c0b1fc7,lifford Wolf <clifford@clifford.at>, 2014-07-22 20:18:05 +0200, , fixed make rule ilang parser,,
9634,0229d68fc97276477b96cef4e2ba8604851ea9c6,lifford Wolf <clifford@clifford.at>, 2014-07-21 21:39:59 +0200, , use opt fine test vloght test_mapopt.sh,,
9635,137dbf3cf7edbec8c31dfdb2c9c0bcc413c5786d,lifford Wolf <clifford@clifford.at>, 2014-07-21 21:38:55 +0200, , added opt_const keepdc,,
9636,1873480ca5f5ec9ec6aa1b80b91ae047a6982002,lifford Wolf <clifford@clifford.at>, 2014-07-21 17:19:50 +0200, , added mul mux conversion opt_const fine,,
9637,1241a9fd5073d327d49f1af47db37214a4628ed8,lifford Wolf <clifford@clifford.at>, 2014-07-21 16:34:16 +0200, , added opt_const fine opt_reduce fine,,
9638,4147b55c233013dd861172f13d0b9669598d234c,lifford Wolf <clifford@clifford.at>, 2014-07-21 15:15:18 +0200, , added autoidx statement ilang file format,,
9639,e035f1d886b30329c1c061894146a5c6f92b4f7a,lifford Wolf <clifford@clifford.at>, 2014-07-21 14:09:11 +0200, , added opt_const support simple identity,,
9640,668306d00f47989d1f66d139351e63fe2465961c,lifford Wolf <clifford@clifford.at>, 2014-07-21 14:08:13 +0200, , various improvement test vloghtb,,
9641,550ac3587302c6c95892c66db2cfa3788b2b5c42,lifford Wolf <clifford@clifford.at>, 2014-07-21 13:28:12 +0200, , added support script label,,
9642,361e0d62ffd90b87c94bfc98ed3cbee1a745cd8f,lifford Wolf <clifford@clifford.at>, 2014-07-21 12:41:29 +0200, , replaced depricated new_wire macro module addwire call,,
9643,1d88f1cf9f2088de7825f5292db5b40d4f73d036,lifford Wolf <clifford@clifford.at>, 2014-07-21 12:35:06 +0200, , removed deprecated module new_wire,,
9644,3cb61d03f8722fddfa14877accae1b3ca51e3926,lifford Wolf <clifford@clifford.at>, 2014-07-21 12:04:56 +0200, , wider range cell type supported share pas,,
9645,c54d1f2ad1a781363f9c35e4f7266f4560a6aba8,lifford Wolf <clifford@clifford.at>, 2014-07-21 12:03:41 +0200, , bugfix satgen cell wider output,,
9646,54b0f2e659ac0c34c69b0c251c72b2a90fe8e6b6,lifford Wolf <clifford@clifford.at>, 2014-07-21 12:02:55 +0200, , added module remove module addwire module addcell cell check,,
9647,caae6e19dffde4d76b30af3fd1f9751f4ec37fdc,lifford Wolf <clifford@clifford.at>, 2014-07-21 12:01:45 +0200, , added log_ping,,
9648,b49beab1f30d0a7567c2917a3387fa52c84350fd,lifford Wolf <clifford@clifford.at>, 2014-07-21 02:08:38 +0200, , use ezsat non_incremental share pas,,
9649,b1d520949bdb5357f31f43d9dc4f4579dda9f269,lifford Wolf <clifford@clifford.at>, 2014-07-21 01:49:59 +0200, , added ezsat keep_cnf ezsat non_incremental,,
9650,ade659e617922171ad1b678a51765ba2046c27d8,lifford Wolf <clifford@clifford.at>, 2014-07-21 01:03:01 +0200, , fixed ezsat stand alone build,,
9651,92c9403249ba59e5f57b2adb8b8b0141c2c63f26,lifford Wolf <clifford@clifford.at>, 2014-07-21 01:01:26 +0200, , updated minisat,,
9652,c6b3f4e0896a4447bad94d816c8677d01cea1e75,lifford Wolf <clifford@clifford.at>, 2014-07-21 01:00:39 +0200, , using relative path name minisat header,,
9653,8836943693dcd6fc6e6b74141ca8c89e9b8c1f0e,lifford Wolf <clifford@clifford.at>, 2014-07-20 20:45:01 +0200, , added yet another resource sharing test case,,
9654,04fcb07213291f469d208ceca2a32fb8c2fe3215,lifford Wolf <clifford@clifford.at>, 2014-07-20 20:44:14 +0200, , added support resource sharing mux control logic,,
9655,1ce5e835553a99c3333af00ead1d8f3e40c5538a,lifford Wolf <clifford@clifford.at>, 2014-07-20 20:15:49 +0200, , added select assert count,,
9656,e9506bb2da9640cebc325e33a678d352d36a909e,lifford Wolf <clifford@clifford.at>, 2014-07-20 18:54:06 +0200, , supercell creation div mod worked along fixed test bench,,
9657,7a6d578b81581f5217b717dcd601cfba2d4a4d0f,lifford Wolf <clifford@clifford.at>, 2014-07-20 17:06:57 +0200, , improved test share generate.py,,
9658,ff28029fdb4fe97dca0e93b175dd2d6411671cb0,lifford Wolf <clifford@clifford.at>, 2014-07-20 17:06:36 +0200, , fixed creation shift supercells share pas,,
9659,4af8d84f015edd229328a09c462c8ad81e06892f,lifford Wolf <clifford@clifford.at>, 2014-07-20 17:05:20 +0200, , small fix test vloghtb run test.sh,,
9660,dd23e9a9dbe4db96423a797f2383e79093dd62bb,lifford Wolf <clifford@clifford.at>, 2014-07-20 15:24:04 +0200, , activated test share make test,,
9661,4c38ec1cc81c95b79fbd717dafd9f79708c123e8,lifford Wolf <clifford@clifford.at>, 2014-07-20 15:23:08 +0200, , added miter equiv flatten,,
9662,8d04ca7d22e375fbe075dee1f189669046ee8906,lifford Wolf <clifford@clifford.at>, 2014-07-20 15:16:10 +0200, , added call_on_module api,,
9663,2e358bd6678aba687908fe4a359c82aa5dff110d,lifford Wolf <clifford@clifford.at>, 2014-07-20 13:20:52 +0200, , added test vloghtb test_share.sh,,
9664,6f450d0224a3ad09c61c5a150e3e7b3b6241338d,lifford Wolf <clifford@clifford.at>, 2014-07-20 14:55:10 +0200, , added test share testing share supercell creation,,
9665,5b3ee7a072ad0bd7fb1245a2fb3560a0ca034457,lifford Wolf <clifford@clifford.at>, 2014-07-20 15:00:18 +0200, , added share supercell creation,,
9666,7b98e46ac352e625be2d8da9b12e7252ed5179d5,lifford Wolf <clifford@clifford.at>, 2014-07-20 11:41:57 +0200, , added removing always inactive cell share pas,,
9667,8819493db4e2a02cef5d0ee751ff56605db5995b,lifford Wolf <clifford@clifford.at>, 2014-07-20 10:36:46 +0200, , progress share pas,,
9668,e57db5e9b256d801c1d4337e44e1a7173a115d07,lifford Wolf <clifford@clifford.at>, 2014-07-20 11:00:09 +0200, , added std set rtlil sigbit rtlil sigspec conversion,,
9669,efa78840261871616f9af15e5ad9a5bc89f95857,lifford Wolf <clifford@clifford.at>, 2014-07-20 10:36:14 +0200, , added size macro,,
9670,a6174aaf5eec37f1d1713afa978ae16286fc0b74,lifford Wolf <clifford@clifford.at>, 2014-07-20 10:35:47 +0200, , added log_cell,,
9671,15fd615da5a119b4ee9cded9f44ae36fd66820f7,lifford Wolf <clifford@clifford.at>, 2014-07-20 03:03:04 +0200, , progress share pas,,
9672,3f9f0c047d46f8b84a5a73e6c9437d0ee3793324,lifford Wolf <clifford@clifford.at>, 2014-07-20 02:19:44 +0200, , added test vloghtb,,
9673,a30e2857c730c1adc1c6af2c995059af904eec0b,lifford Wolf <clifford@clifford.at>, 2014-07-20 02:16:30 +0200, , use function instead always block mux pmux safe_pmux verilog backend,,
9674,0c67393313f125b6fca70614f10c2ec61116dd82,lifford Wolf <clifford@clifford.at>, 2014-07-20 01:56:16 +0200, , added support bu0 verilog backend,,
9675,2278995bd8097558396ffdd3a5d24e324f22faa7,lifford Wolf <clifford@clifford.at>, 2014-07-19 20:54:32 +0200, , started implement real resource sharing,,
9676,02f0acb3bce05f3af036495aa36049c67ffbdb52,lifford Wolf <clifford@clifford.at>, 2014-07-19 20:53:29 +0200, , fixed log_id memory corruption,,
9677,efd9604dfb92fda05c3efea67b7c32d812717fa8,lifford Wolf <clifford@clifford.at>, 2014-07-19 15:46:11 +0200, , improved memory_share log message,,
9678,e0a819dbe507c90e201279db317c2251b3c691eb,lifford Wolf <clifford@clifford.at>, 2014-07-19 15:34:14 +0200, , verbose memory_share help message,,
9679,297a0962ea399fcfa80656af2bc887c5725f5b82,lifford Wolf <clifford@clifford.at>, 2014-07-19 15:33:55 +0200, , added sat based write port sharing memory_share,,
9680,35edac0b31ff826c60d864febefc294263613716,lifford Wolf <clifford@clifford.at>, 2014-07-19 15:33:00 +0200, , added modwalker helper class,,
9681,1c288adcc03db49375dd0e214bbbc0b8b9099436,lifford Wolf <clifford@clifford.at>, 2014-07-19 15:32:39 +0200, , const cleanup sigmap,,
9682,26f982ac0b69deb3cb9eda69e5cf687a69de4606,lifford Wolf <clifford@clifford.at>, 2014-07-19 15:32:14 +0200, , fixed bug memory_share feedback code,,
9683,e441f07d895a673c0bf40dcdc76781b50834fe44,lifford Wolf <clifford@clifford.at>, 2014-07-18 16:46:40 +0200, , added translation read feedback signal memory_share,,
9684,44f13aff92146592fd9399bf96dfcb1f81fde708,lifford Wolf <clifford@clifford.at>, 2014-07-18 16:44:45 +0200, , improved seeding color rng show command,,
9685,a3419319727ac1c2012602a702b62631570d7588,lifford Wolf <clifford@clifford.at>, 2014-07-18 14:32:40 +0200, , create collision detect logic memory_share necessary,,
9686,ddb01df42e92818c605fbb4881b03c2412db89ac,lifford Wolf <clifford@clifford.at>, 2014-07-18 13:45:25 +0200, , bugfix test memory run test.sh,,
9687,5d9127418b7272ae926e917ee0167ce58b81a83e,lifford Wolf <clifford@clifford.at>, 2014-07-18 13:25:19 +0200, , added test memory,,
9688,ab4b26679ff4acdc5a86bc79faa5439c625c38f8,lifford Wolf <clifford@clifford.at>, 2014-07-18 12:40:01 +0200, , added memory_share,,
9689,a721f7d768feb3ce68cb384805ea7f1fde3e08ed,lifford Wolf <clifford@clifford.at>, 2014-07-18 11:36:34 +0200, , added automatic conversion rtlil sigspec std vector rtlil sigbit,,
9690,309ae98246cf9ff115b7d95ae14991faf72a5a38,lifford Wolf <clifford@clifford.at>, 2014-07-18 10:28:45 +0200, , apply opt_reduce wr_en opts whole mux tree driving wr_en port,,
9691,2d69c309f9d4d3093eead620684a59e3804b3894,lifford Wolf <clifford@clifford.at>, 2014-07-18 10:27:06 +0200, , added function like cell creation helper,,
9692,a8cedb225709171b97e31c35dcac52d13c47b94f,lifford Wolf <clifford@clifford.at>, 2014-07-18 10:26:01 +0200, , added log_id helper function,,
9693,ec3a798194342135d7aea21c334e6675701d66a6,lifford Wolf <clifford@clifford.at>, 2014-07-17 16:53:52 +0200, , also simulate unmapped memory make test,,
9694,9b183539af4adf7d2a127042ca384806c7e73367,lifford Wolf <clifford@clifford.at>, 2014-07-17 16:49:23 +0200, , implemented dynamic bit part select memory writes,,
9695,f1ca93a0a37a4e5f7188af21d2696219329fadfd,lifford Wolf <clifford@clifford.at>, 2014-07-17 16:48:36 +0200, , fixed simlib.v model mem,,
9696,5867f6bcdc10cbccc196a6889f5242c0f090a2f1,lifford Wolf <clifford@clifford.at>, 2014-07-17 13:49:32 +0200, , added support bit part select mem2reg rewriter,,
9697,6d69d4aaa81f176ec97654b5103f6f59eb98c211,lifford Wolf <clifford@clifford.at>, 2014-07-17 13:13:21 +0200, , added support constant bit part select memory writes,,
9698,1b00861d0a3bba0b609eecde504d8a4f2f9d973d,lifford Wolf <clifford@clifford.at>, 2014-07-17 12:12:04 +0200, , improved opt_reduce handling mem wr_en mux bit,,
9699,274c51487937e3ca37c3520e98e996cb5918e982,lifford Wolf <clifford@clifford.at>, 2014-07-17 12:10:57 +0200, , fixed rtlil sigspec append_bit appending constant,,
9700,b76bf05cda789219069c623d3f77cbc47c1eb57d,lifford Wolf <clifford@clifford.at>, 2014-07-17 08:59:07 +0200, , added support blackbox attribute iopadmap,,
9701,64a6906cc448b90777591006786e8bb3a85d2c49,lifford Wolf <clifford@clifford.at>, 2014-07-17 08:58:51 +0200, , added support blackbox attribute flatten techmap,,
9702,b171a4c1bce1146c890f8238a723a277c8dc2efb,lifford Wolf <clifford@clifford.at>, 2014-07-16 18:12:46 +0200, , added inout port support read_liberty,,
9703,5057935722edca26b13cb3a158a443d16a6445da,lifford Wolf <clifford@clifford.at>, 2014-07-16 18:12:16 +0200, , set blackbox attribute read_liberty lib,,
9704,24f58e57f3048f7f3e84115364b392389d124c7a,lifford Wolf <clifford@clifford.at>, 2014-07-16 18:02:28 +0200, , fixed spelling direction read_liberty message,,
9705,02346cd1d5c8d88d067693b66e35893578de0991,lifford Wolf <clifford@clifford.at>, 2014-07-16 14:15:33 +0200, , merged new mem memwr wr_en interface,,
9706,73a345294a0c4639b6339ee20e5ca942c963f2f4,lifford Wolf <clifford@clifford.at>, 2014-07-16 13:46:27 +0200, , changed test techmap new mem memwr wr_en interface,,
9707,d678b6533dfac431a36abd22c01e9df184b723a4,lifford Wolf <clifford@clifford.at>, 2014-07-16 13:37:41 +0200, , improved opt_reduce mem memwr wr_en multiplexer,,
9708,543551b80a257ce0d55ce2d97fed165da7750360,lifford Wolf <clifford@clifford.at>, 2014-07-16 12:23:47 +0200, , change verilog frontend new mem memwr wr_en interface,,
9709,765f172211c8d7d8f14b6010193d8b53f5ec5e8f,lifford Wolf <clifford@clifford.at>, 2014-07-16 12:13:13 +0200, , change memory pas new memwr mem wr_en interface,,
9710,dcdd5c11b4ebbf983f3ab7fc5304d980cc47302d,lifford Wolf <clifford@clifford.at>, 2014-07-16 11:46:40 +0200, , updated simlib new mem memwr interface,,
9711,73e0e13d2f1b959a05d69ed715c8fdde84894d6f,lifford Wolf <clifford@clifford.at>, 2014-07-16 11:38:02 +0200, , changed mem memwr wr_en input per data bit enable signal,,
9712,964a67ac4194bb85fb3cb7a90a62dc1e4a685ea4,lifford Wolf <clifford@clifford.at>, 2014-07-16 10:03:07 +0200, , added note make test use git checkout iverilog,,
9713,0f9ca49dc6047ad5634782de23040ec57601debd,lifford Wolf <clifford@clifford.at>, 2014-07-12 10:02:39 +0200, , added passing various option vhdl2verilog,,
9714,847e2ee4a130559f7ee002542560a9fcbe1dfc71,lifford Wolf <clifford@clifford.at>, 2014-07-11 13:10:51 +0200, , use verilog parse .sv file,,
9715,55a1b8dbac91373979289c535bed61a32717f62b,lifford Wolf <clifford@clifford.at>, 2014-07-11 13:05:53 +0200, , fixed processing initial value block local variable,,
9716,3b52121d328d45a5d4269fd0e8de9af948c0216e,lifford Wolf <clifford@clifford.at>, 2014-07-05 11:17:40 +0200, , ignore init attribute non register wire sat command,,
9717,ee8ad72fd950e1ee204e5c97155a50b8b1445dec,lifford Wolf <clifford@clifford.at>, 2014-07-02 06:27:04 +0200, , fixed parsing constant comment size value,,
9718,1c81ab49e7b57f4c64e533a3617fe8bbe257cdb5,lifford Wolf <clifford@clifford.at>, 2014-07-02 06:16:31 +0200, , small change presentation,,
9719,d26561cc44d90bd83a7c55d5270bf4cbade0a8f7,lifford Wolf <clifford@clifford.at>, 2014-06-29 09:27:03 +0200, , tiny fix presentation,,
9720,3a3f5d5923840f44a6fb30fc7d70b6ed6ad7ccbb,lifford Wolf <clifford@clifford.at>, 2014-06-29 09:14:49 +0200, , progress presentation,,
9721,89c85cac419b7dc60e3776a250bcdc39dcb8980b,lifford Wolf <clifford@clifford.at>, 2014-06-28 12:11:42 +0200, , added link liberty file readme,,
9722,3e96ce86809fa0a4ea737fa4a9d3e6261f40a191,lifford Wolf <clifford@clifford.at>, 2014-06-26 22:05:39 +0200, , progress presentation,,
9723,076182c34e34b5e59eb5d89d5001f7547102bb4d,lifford Wolf <clifford@clifford.at>, 2014-06-25 10:05:36 +0200, , fixed handling mixed real int ternary expression,,
9724,4fc43d19324eabcfe3a3788743a212ae684509cd,lifford Wolf <clifford@clifford.at>, 2014-06-24 15:08:48 +0200, , found_real related fix astnode,,
9725,a7aea179599045feafcaf26f5ed334a7318a69b4,lifford Wolf <clifford@clifford.at>, 2014-06-22 12:50:29 +0200, , progress presentation,,
9726,3345fa0bab5d343a9cd5a9dde6486e4e876fe8da,lifford Wolf <clifford@clifford.at>, 2014-06-21 21:43:04 +0200, , little step realmath test bench,,
9727,65b2e9c0645c30d84a9d9be148430fd76d3e5f05,lifford Wolf <clifford@clifford.at>, 2014-06-21 21:41:13 +0200, , fixed signdness detection expression real,,
9728,072604f30f58ab535bfd8d004163607900adf86e,lifford Wolf <clifford@clifford.at>, 2014-06-21 21:13:18 +0200, , fixed typo,,
9729,b18fa95d2f1f4118cdb7c16e3415059bd81e2325,lifford Wolf <clifford@clifford.at>, 2014-06-21 16:33:33 +0200, , progress presentation,,
9730,1c85584fe5843a43590de3927fe9bde74a04e72e,lifford Wolf <clifford@clifford.at>, 2014-06-19 12:29:29 +0200, , create dffsr cell reset proc_dff,,
9731,df76da8fd710394e7ea999e90994483da223f545,lifford Wolf <clifford@clifford.at>, 2014-06-17 21:49:59 +0200, , added test case astnode,,
9732,80e459469576b82975a5cf663b4aba2e044d9476,lifford Wolf <clifford@clifford.at>, 2014-06-17 21:39:25 +0200, , added astnode,,
9733,798ff88855a6e9b8eb82a48fb4d39f78807200d9,lifford Wolf <clifford@clifford.at>, 2014-06-17 12:47:51 +0200, , improved handling relational real value,,
9734,88470283c995860c593bae03373a0b26408b0e94,lifford Wolf <clifford@clifford.at>, 2014-06-16 15:21:08 +0200, , little step realmath test bench,,
9735,6c17d4f242ae2acb1581869b3ca904a0adbddc13,lifford Wolf <clifford@clifford.at>, 2014-06-16 15:12:24 +0200, , improved ternary support real value,,
9736,82bbd2f0772e62555eb669eb64883d75de4ca29a,lifford Wolf <clifford@clifford.at>, 2014-06-16 15:05:37 +0200, , use undef vs. nan rule real value ieee std 1800 2012,,
9737,0c4c79c4c6f8a433ef4b141b1523bccc261f8231,lifford Wolf <clifford@clifford.at>, 2014-06-16 15:02:40 +0200, , fixed parsing tok_integer implies tok_signed,,
9738,5bfe865cec15c12e2a9e764a0a57c01f97f8235e,lifford Wolf <clifford@clifford.at>, 2014-06-16 15:00:57 +0200, , added found_real feature astnode detectsignwidth,,
9739,b1b96d199f7d0b97d203e3fd60af698ebaf03d73,lifford Wolf <clifford@clifford.at>, 2014-06-15 11:51:51 +0200, , added call hierarchy readme file,,
9740,398482eced4c16a22a5617246f75bbd14eaa618f,lifford Wolf <clifford@clifford.at>, 2014-06-15 09:39:22 +0200, , removed long running test test simple realexpr.v replaced test realmath,,
9741,a4ec19c25c97d68b9347d3d98637add7b18cf073,lifford Wolf <clifford@clifford.at>, 2014-06-15 09:31:03 +0200, , added test realmath make test,,
9742,4d1df128fa42a9e6718f38e794be8b2f8c2ff7c7,lifford Wolf <clifford@clifford.at>, 2014-06-15 09:27:09 +0200, , improved astnode realasconst large number,,
9743,656685fa31b54cebf0210518d3cac8aa496dddd7,lifford Wolf <clifford@clifford.at>, 2014-06-15 08:48:41 +0200, , improved realmath test bench,,
9744,7f57bc838517a5660beaf0645d7bb4cc6ed71ce9,lifford Wolf <clifford@clifford.at>, 2014-06-15 08:48:17 +0200, , improved parsing large integer constant,,
9745,48dc6ab98dbd74bd7eb00f14b4bd8429531166f3,lifford Wolf <clifford@clifford.at>, 2014-06-15 08:38:31 +0200, , improved astnode asreal large integer,,
9746,11d2add1b9984a9dabe02e5073e09ca497024dd8,lifford Wolf <clifford@clifford.at>, 2014-06-14 20:38:40 +0200, , improved realmath test bench,,
9747,149fe83a8dbe37fecc16326163bbc40400147a9a,lifford Wolf <clifford@clifford.at>, 2014-06-14 20:38:05 +0200, , improved fixed conversion real value bit vector,,
9748,39eb347c67056f9b56ecfdab1704362d4cd276e1,lifford Wolf <clifford@clifford.at>, 2014-06-14 19:56:22 +0200, , progress realmath test bench,,
9749,d5765b5e14319c20a62a20f470e8ec5dc48d0010,lifford Wolf <clifford@clifford.at>, 2014-06-14 19:33:58 +0200, , fixed relational operator const real expression,,
9750,ebe2d733302fea50b75d3dd43d1a115e43dcb523,lifford Wolf <clifford@clifford.at>, 2014-06-14 19:24:01 +0200, , added first draft real math testcase generator,,
9751,1a487303a081849bd7561772641f90126dcce24e,lifford Wolf <clifford@clifford.at>, 2014-06-14 16:42:30 +0200, , progress presentation,,
9752,22a998903b14b93180b98fe71129160e27793e38,lifford Wolf <clifford@clifford.at>, 2014-06-14 16:19:32 +0200, , added select command,,
9753,f3b4a9dd2466d243fdb1b4ebf8c5e1e0d05d21af,lifford Wolf <clifford@clifford.at>, 2014-06-14 13:36:23 +0200, , added support math function,,
9754,406f86a91ec0ed024037e27d1cbf2a1bc73777d9,lifford Wolf <clifford@clifford.at>, 2014-06-14 12:01:17 +0200, , added realexpr.v test case,,
9755,9bd7d5c46856f25fd7befcdfe20198fd8eb59ccd,lifford Wolf <clifford@clifford.at>, 2014-06-14 12:00:47 +0200, , added handling real valued parameter localparams,,
9756,fc7b6d172a67965c89d84696e5f2cf1218855ea5,lifford Wolf <clifford@clifford.at>, 2014-06-14 11:27:05 +0200, , implemented real arithmetic,,
9757,442a8e2875eab679ed3b31aee3d9725b87dbf4fc,lifford Wolf <clifford@clifford.at>, 2014-06-14 08:51:22 +0200, , implemented basic real arithmetic,,
9758,9dd16fa41c01c8da2e4905184cce0391a7547fa3,lifford Wolf <clifford@clifford.at>, 2014-06-14 07:44:19 +0200, , added real int convertion ast genrtlil,,
9759,7ef0da32cdcddb50de8ba8acf0c6421fe5732c55,lifford Wolf <clifford@clifford.at>, 2014-06-13 11:29:23 +0200, , added verilog lexer parser support real value,,
9760,482d9208aa9dacb7afe21f08c882d4881581013a,lifford Wolf <clifford@clifford.at>, 2014-06-12 11:54:20 +0200, , added read_verilog option added support bit logic allways_ff always_comb always_latch,,
9761,9a6cd64fc2ca46c9aed1bd03b6898c7734420c53,lifford Wolf <clifford@clifford.at>, 2014-06-08 15:31:27 +0200, , yoys 0.3.0 development,,
9762,ca125bf41b6de9251f6396fd06ba7a50c7eb48c0,lifford Wolf <clifford@clifford.at>, 2014-06-08 15:28:36 +0200, , tagging yosys 0.3.0,,
9763,94e9ee6baba2952c8dd055dbab45fb3c9c64121e,lifford Wolf <clifford@clifford.at>, 2014-06-08 10:12:39 +0200, , updated abc 7600ffb9340c,,
9764,3af7c69d1e3c17d7aaa5d3a7da9f8a2ae12ed9bf,lifford Wolf <clifford@clifford.at>, 2014-06-07 12:18:00 +0200, , added test new verilog feature,,
9765,744e51846776a304828301914f5cd74fb7d0a5ca,lifford Wolf <clifford@clifford.at>, 2014-06-07 12:17:06 +0200, , fixed cell array handling positional argument,,
9766,e275e8eef9ae47670075bd73a671f3acd3c0ca52,lifford Wolf <clifford@clifford.at>, 2014-06-07 11:48:50 +0200, , add support cell array,,
9767,0b1ce63a19025f73fe4d2a54253134ea9a4de625,lifford Wolf <clifford@clifford.at>, 2014-06-07 10:47:53 +0200, , added support repeat stmt const function,,
9768,7c8a7b2131aa672d04ee0ed641f3e6b120f3ec49,lifford Wolf <clifford@clifford.at>, 2014-06-07 00:02:05 +0200, , improved const function support,,
9769,5281562d0e9468c584e6db6f30908e3155a76ad2,lifford Wolf <clifford@clifford.at>, 2014-06-06 23:05:01 +0200, , made generate endgenrate keywords optional,,
9770,76da2fe172ed6b0822a9e4a8cf9483ef7c8f5f40,lifford Wolf <clifford@clifford.at>, 2014-06-06 22:55:02 +0200, , improved const function support,,
9771,5c10d2ee364c8807d10069ba7be3d1da3d252fa1,lifford Wolf <clifford@clifford.at>, 2014-06-06 21:29:23 +0200, , fix function block single statement loop etc,,
9772,c82db39935e969ff95b0728dbb92231f0e9e9891,lifford Wolf <clifford@clifford.at>, 2014-06-06 17:47:20 +0200, , added test simple repwhile.v,,
9773,ab54ce17c82e55cb26bf5c0dd7512decbd941b12,lifford Wolf <clifford@clifford.at>, 2014-06-06 17:40:45 +0200, , improved ast simplify const function,,
9774,b5cd7a01793294a53d91a2cd3ee9bbca5b9a8c54,lifford Wolf <clifford@clifford.at>, 2014-06-06 17:40:04 +0200, , added repeat support verilog parser,,
9775,f9c1cd5edba5acb4d9b9dd287c7265111cf22087,lifford Wolf <clifford@clifford.at>, 2014-06-04 09:10:50 +0200, , improved error message option front end filename argument,,
9776,7020f7fc138ac9bad46f9f2b41150321f315f992,lifford Wolf <clifford@clifford.at>, 2014-06-03 09:23:31 +0200, , added tee cmd,,
9777,68c99bf7349cf56385ee803144dd7d8e219be8d5,lifford Wolf <clifford@clifford.at>, 2014-06-01 11:32:27 +0200, , fixed log message memory_dff,,
9778,d5497f770bf49b893c8a90879d325a73f4d13ee5,lifford Wolf <clifford@clifford.at>, 2014-05-29 11:03:15 +0200, , updated abc rev fa4404b395f0,,
9779,61883b30f3ea0cd22d08519bc93c73f6e193bd65,lifford Wolf <clifford@clifford.at>, 2014-05-29 10:26:55 +0200,36, merge pull request hansiglaser master various change merged,,
9780,278085fa01a9013051fbec842314cb6b5642e9bb,ohann Glaser <Johann.Glaser@gmx.at>, 2014-05-28 18:05:38 +0200, , added log_header miter expose pas show cell type exposed port,,
9781,63dfbb18cfb34d72746565a3eb3ffbcd7451cdab,ohann Glaser <Johann.Glaser@gmx.at>, 2014-05-28 16:50:13 +0200, , new flag ignore_miss_dir read_liberty,,
9782,684c85902d259a0db3ac5271b540549e98646306,ohann Glaser <Johann.Glaser@gmx.at>, 2014-05-26 17:13:41 +0200, , verbose techmap yielded process,,
9783,68c059565a3b75808e74eb481f14cb7f0c907f37,lifford Wolf <clifford@clifford.at>, 2014-05-12 12:45:47 +0200, , fixed bug opt_reduce see vloghammer issue_044,,
9784,f69b5800c940557cafd20598b03d774dd6cf6f8d,lifford Wolf <clifford@clifford.at>, 2014-05-10 16:22:56 +0200, , fixed syntax error dot file created show command,,
9785,973959c7eae7e8fef28eef966822337330a42cac,lifford Wolf <clifford@clifford.at>, 2014-05-09 18:24:13 +0200, , merge branch master github.com cliffordwolf yosys,,
9786,bfd62268cc6a6115c540a0386c02301cd1ee2e22,lifford Wolf <clifford@clifford.at>, 2014-05-09 18:23:21 +0200, , updated abc 67c84cdd49e4,,
9787,51a615b26d95eddb39e7389d431c0ab7002d52bb,lifford Wolf <clifford@clifford.at>, 2014-05-06 14:42:04 +0200, , progress presentation,,
9788,30774ec6bc732478cce1a5ceff5f666893c416a6,lifford Wolf <clifford@clifford.at>, 2014-05-06 13:48:25 +0200, , improved ezsat stand alone test,,
9789,a5a519a9d15f188b93723c84890d6005d2e9c4be,lifford Wolf <clifford@clifford.at>, 2014-05-03 12:55:56 +0200, , workaround openbsd stdout implementation,,
9790,75a5d6bd1ec6f23e508a52d04a6e384d247efd90,lifford Wolf <clifford@clifford.at>, 2014-05-02 13:22:26 +0200, , workaround openbsd stdin implementation,,
9791,f7e9056a9394dd37957d8b849f14d21185b49ed8,lifford Wolf <clifford@clifford.at>, 2014-05-02 13:18:43 +0200,35, merge pull request bentley dox typo grammar fix chapter,,
9792,154c9f8b513db97d0397ac8d4c3c5c7276f6260f,nthony J. Bentley <anthony@cathet.us>, 2014-05-02 03:08:40 -0600, , typo grammar fix chapter,,
9793,7188542155902bcf3880d482d472e91331f8a3ed,lifford Wolf <clifford@clifford.at>, 2014-04-20 14:28:23 +0200, , fixed clang wdeprecated register warning,,
9794,a1be4816d602548f4454242dc17f8a85ccaa91bd,lifford Wolf <clifford@clifford.at>, 2014-04-20 14:22:11 +0200, , replaced depricated name prefix bison directive,,
9795,d2d48996c4d6a81226f5dbdb8c6acf108ce26a5b,lifford Wolf <clifford@clifford.at>, 2014-04-20 14:17:40 +0200, , minisat compile fix,,
9796,12a3c05229a958a4ff3fb8ad782ceb28bab6dca1,lifford Wolf <clifford@clifford.at>, 2014-04-18 10:19:46 +0200, , updated readme,,
9797,d18c10d991f5563189f26977c60e5b10a93a93b6,lifford Wolf <clifford@clifford.at>, 2014-04-11 13:06:02 +0200,33, merge pull request bentley dox typo grammar fix chapter,,
9798,9c1e578afe6af40be4600c20c883fa016fc7fa26,nthony J. Bentley <anthony@cathet.us>, 2014-04-11 02:42:59 -0600, , typo grammar fix chapter,,
9799,6ef2224331e7246d1e107c9e533a7cadce786107,lifford Wolf <clifford@clifford.at>, 2014-04-05 02:56:28 +0200,31, merge pull request bentley posix remove non posix,,
9800,66a5da5edc41a2b33413c965337001bb179d30f6,nthony J. Bentley <anthony@cathet.us>, 2014-04-04 16:51:27 -0600, , posix find requires path argument,,
9801,b950197da1e0a53c7d220dd666ff3afbb61a1f18,nthony J. Bentley <anthony@cathet.us>, 2014-04-04 16:39:03 -0600, , remove non posix,,
9802,7370ae01e978f0552f1565b88c0f44b402d09f4e,lifford Wolf <clifford@clifford.at>, 2014-04-02 21:28:33 +0200, , added simlib_nolut simlib.v,,
9803,e24797add0ceb0e8c3571cec9351a2b0120e9b19,lifford Wolf <clifford@clifford.at>, 2014-04-02 21:06:55 +0200, , added simlib_nosr simlib.v,,
9804,d4a1b0af5b41d1360c74a73fb2ae92ee5f6c3bd0,lifford Wolf <clifford@clifford.at>, 2014-03-31 14:14:40 +0200, , added support dlatchsr cell,,
9805,a3b9692a68e88bbe3e32e0dbbd30c5e20f3800b7,lifford Wolf <clifford@clifford.at>, 2014-03-20 13:40:01 +0100, , fixed mapping verific wide_dffrs operator,,
9806,470c2455e471318f4528da597e0dd8c7499b47ce,lifford Wolf <clifford@clifford.at>, 2014-03-20 13:26:52 +0100, , fixed mapping verific fadd primitive unconnected output,,
9807,9a34486bfbc8780d9a3af3164e99977e44d2a65f,lifford Wolf <clifford@clifford.at>, 2014-03-19 10:05:01 +0100, , fixed performance problem opt_mux net driven many conflicting driver,,
9808,cdf12575651da53bff456617be2c5d1f825ba7fc,lifford Wolf <clifford@clifford.at>, 2014-03-17 14:42:07 +0100, , progress verific binding,,
9809,e164edc8d11356c0999c44dfdb52d0b2b337f212,lifford Wolf <clifford@clifford.at>, 2014-03-17 14:41:41 +0100, , fixed typo rtlil module addadff,,
9810,0b0dcfda7d6a860713e67f3a0c50f6636be687d5,lifford Wolf <clifford@clifford.at>, 2014-03-17 02:43:53 +0100, , progress verific binding,,
9811,a67cd2d4a284cb945af6d477cc215cef7bdd22a8,lifford Wolf <clifford@clifford.at>, 2014-03-17 01:56:00 +0100, , progress verific binding,,
9812,acda74c12cd39ae1a17d15f472728b49ad584e91,lifford Wolf <clifford@clifford.at>, 2014-03-16 17:05:05 +0100, , added support memory verific binding,,
9813,7545510edcc1d9ab14e53cae285f1ef0dfb3d7d4,lifford Wolf <clifford@clifford.at>, 2014-03-16 16:06:03 +0100, , use verific net isgnd ispwr api verific binding,,
9814,ef1795a1e8df76873074a891f9132948181febcc,lifford Wolf <clifford@clifford.at>, 2014-03-15 22:52:10 +0100, , fixed typo rtlil module addsshl addsshr,,
9815,0ebee4c8e7743004ba0b7af714f3b1aff301bc61,lifford Wolf <clifford@clifford.at>, 2014-03-15 22:51:12 +0100, , progress verific binding,,
9816,fc2c821407fde02248bb475c432df5bb89a1bd1c,lifford Wolf <clifford@clifford.at>, 2014-03-15 15:31:54 +0100, , progress verific binding,,
9817,1d00ad9d4d241ffaa7cce35d7afc03d06521b15e,lifford Wolf <clifford@clifford.at>, 2014-03-15 14:36:11 +0100, , progress verific binding,,
9818,b7c71d92f6003dcd626f58a0cf06f43c6a3b8d4c,lifford Wolf <clifford@clifford.at>, 2014-03-15 14:35:29 +0100, , added rtlil module add dff dffsr adff dlatch gate api,,
9819,e37d672ae7dc47952bac483afb85aae32cb727f6,lifford Wolf <clifford@clifford.at>, 2014-03-14 16:40:25 +0100, , progress verific binding,,
9820,5da9558fa8a6be6e98eb0a7a7d0c6dd8bd86347f,lifford Wolf <clifford@clifford.at>, 2014-03-14 16:39:50 +0100, , added log_dump support generic pointer,,
9821,0ac915a757a10f50fd74e18365cbcf351885c162,lifford Wolf <clifford@clifford.at>, 2014-03-14 11:46:13 +0100, , progress verific binding,,
9822,77e5968323e76dd8f5dec431cadd95c69d77dc94,lifford Wolf <clifford@clifford.at>, 2014-03-14 11:45:44 +0100, , added rtlil module add inv xor mux gate api,,
9823,9a1accf692adfb9f0f505a1f7e7646731fff10d7,lifford Wolf <clifford@clifford.at>, 2014-03-13 18:21:00 +0100, , progress verific binding,,
9824,6a53bc7b271662dfc67f055917578ef8c1949fd6,lifford Wolf <clifford@clifford.at>, 2014-03-13 17:34:31 +0100, , copy verific vdbs file yosys share data directory,,
9825,34e54cda5b45fb96cd44597622c3cba00e410265,lifford Wolf <clifford@clifford.at>, 2014-03-13 13:12:49 +0100, , small improvement sat log message,,
9826,7a1ac1120351d5cf0de2c9173fb7353795b0137e,lifford Wolf <clifford@clifford.at>, 2014-03-13 13:12:06 +0100, , added test_navre.ys verific frontend,,
9827,542afc562fa8b828f3c87e9dbe47a373ac09f147,lifford Wolf <clifford@clifford.at>, 2014-03-13 12:55:15 +0100, , hotfix kernel compatibility.h,,
9828,0e658dbc0267c4dd75d9a771b734c7751f5e6e35,lifford Wolf <clifford@clifford.at>, 2014-03-13 12:50:34 +0100, , merge branch master http github.com siesh1oo yosys,,
9829,fad8558eb5ecbd62e2032a48c537bfecfad3dfc4,lifford Wolf <clifford@clifford.at>, 2014-03-13 12:48:10 +0100, , merged osx fix siesh1oo modification,,
9830,0e30f16af1f27543a138898c3398feddd3e92457,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-13 11:34:21 +0100, , makefile kernel .cc replay isolated osx posix.2008 compatibility patch,,
9831,bc657b58e4ce13604186a7ad6440925ae82c1e4d,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-13 11:30:50 +0100, , merge branch master http github.com siesh1oo yosys conflict makefile libs minisat system.cc,,
9832,49c0bfa3adcceb25886d879c54c08ba9b93f6488,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-12 18:33:37 +0100, , kernel register.h kernel driver.cc refactor portable refactoring improves robustness allows osx support new line code easy extension system pass abc abc.cc pass cmds show.cc pass techmap techmap.cc use new refactored semantics makefile need add pwd path anymore,,
9833,ed2c577592e1547e63a840b1e7a119c20387a7bd,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-12 14:42:26 +0100, , makefile export ld_library_path needed link minisat object instead library,,
9834,95e309b94d759c34173ef87f730814bbb73ebb9b,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-10 20:27:39 +0100, , makefile include pwd path since make test happen make install,,
9835,1d0abb3ad2a85188eef6201e0a32acbcec1e78b3,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-10 20:06:46 +0100, , makefile export path destdir bin path ld_library_path make sure local copy built executables library used makefile use find expression target yosys svgviewer find svgviewer binary qmake build .app package osx makefile make test target dependent target extra_targets make sure minisat built,,
9836,26895223a1b2528f8416d3d3ca19d540c38c3cfe,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-12 18:33:37 +0100, , kernel register.h kernel driver.cc refactor portable refactoring improves robustness allows osx support new line code easy extension system pass abc abc.cc pass cmds show.cc pass techmap techmap.cc use new refactored semantics makefile need add pwd path anymore,,
9837,c621bfa746b1ca2d698b09d7b9e65da9d191a39b,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-12 14:42:26 +0100, , makefile export ld_library_path needed link minisat object instead library,,
9838,989ef95a7f095e69c1f763b8854c5ed56c29ad9d,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-12 14:18:07 +0100, , .gitignore ignore qmake osx package libs svgviewer svgviewer.app,,
9839,4cad0462332f84b747ff4402fd95fec22fae1735,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-10 20:27:39 +0100, , makefile include pwd path since make test happen make install,,
9840,1cd7fbb6b8da3b56273426cf2fd13bec49ec0fed,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-10 20:12:20 +0100, , makefile fix typo ldflags obviously required,,
9841,cb4293624e11d61f64e51027fabc73fbcf504fa2,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-10 20:06:46 +0100, , makefile export path destdir bin path ld_library_path make sure local copy built executables library used makefile use find expression target yosys svgviewer find svgviewer binary qmake build .app package osx makefile make test target dependent target extra_targets make sure minisat built,,
9842,89443aadbc6a20270de024f41ae1cc79ec75a8cf,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-11 19:39:01 +0100, , makefile resolve merge conflict,,
9843,a4d72de91dc017b299d6c11d67786274f1326133,lifford Wolf <clifford@clifford.at>, 2014-03-12 23:28:10 +0100, , fix libs minisat thanks siesh1oo,,
9844,8127d5e8c35da6610dc9fd43cca66ff9ca41f078,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-12 18:33:37 +0100, , kernel register.h kernel driver.cc refactor portable refactoring improves robustness allows osx support new line code easy extension system pass abc abc.cc pass cmds show.cc pass techmap techmap.cc use new refactored semantics,,
9845,5a50760e2c327ded7a4da223fb16591febcb773f,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-12 18:33:37 +0100, , kernel register.h kernel driver.cc refactor portable refactoring improves robustness allows osx support new line code easy extension system pass abc abc.cc pass cmds show.cc pass techmap techmap.cc use new refactored semantics makefile need add pwd path anymore,,
9846,50423e3935095e535aa42aa17c80f0d178730e93,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-12 14:42:26 +0100, , makefile export ld_library_path needed link minisat object instead library,,
9847,aead1b75e81b98332583ec859aa02c9757cc359f,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-12 14:18:07 +0100, , .gitignore ignore qmake osx package libs svgviewer svgviewer.app,,
9848,a8efb61e1f5221bdb013d90e83530392f61c13f8,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-12 14:16:55 +0100, , makefile follow change http github.com cliffordwolf yosys,,
9849,18367919ea64a0881da7cf439c99365a8807d3a3,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-12 14:15:53 +0100, , libs minisat solver.cc insert space string priu64 literal otherwise compliant compiler bail due user defined literal minisat bug tracker,,
9850,948d04c06c181a1c270017b6d7c819426a360303,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-12 14:12:52 +0100, , libs minisat system.cc fix definition declaration mismatch minisat memusedpeak mark unused parameter unused fix compiler error warning minisat bug tracker issue,,
9851,e308091529d302da84ec4304ca30d09bcfdf0440,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-12 14:01:10 +0100, , merge branch master http github.com siesh1oo yosys,,
9852,cfabaa16895d85ce21b0a1bf020f5ac1108cc614,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-10 20:27:39 +0100, , makefile include pwd path since make test happen make install,,
9853,51bf1c871e89167228c406649201e608fd618d5c,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-10 20:12:20 +0100, , makefile fix typo ldflags obviously required,,
9854,94bc11f0216010e54a8a4dd1fd390af97181f627,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-10 20:06:46 +0100, , makefile export path destdir bin path ld_library_path make sure local copy built executables library used makefile use find expression target yosys svgviewer find svgviewer binary qmake build .app package osx makefile make test target dependent target extra_targets make sure minisat built,,
9855,8f3fa094817ec2c7df4253c690b5ccdb50a5b7d8,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-11 19:39:01 +0100, , makefile resolve merge conflict,,
9856,31528634796c15d0dcdb113ff730fa743663ca07,lifford Wolf <clifford@clifford.at>, 2014-03-12 10:46:27 +0100, , fixed dependency make test,,
9857,94c1307c262e4b14f4a91b1bbcf9099ee6202bab,lifford Wolf <clifford@clifford.at>, 2014-03-12 10:17:51 +0100, , added libs minisat copy minisat git master,,
9858,59239f65dda58980c5b20a4b4723cd725e740fda,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-11 22:00:49 +0100, , makefile add ggdb cxxflags,,
9859,31eee5c62e631a1156978c0bab657e948e6bd22f,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-11 19:44:34 +0100, , rebase cliffordwolf repo head finished,,
9860,c17ee0f6dd5bb6e53ff0bf6da4650972323fc82d,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-10 20:27:39 +0100, , makefile include pwd path since make test happen make install,,
9861,4d56fbc150e5dcdefb1709d82aee91c9bb0d1227,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-10 20:12:20 +0100, , makefile fix typo ldflags obviously required,,
9862,4958559456c849811f213cb1b9e2beea61916e3c,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-10 20:06:46 +0100, , makefile export path destdir bin path ld_library_path make sure local copy built executables library used makefile use find expression target yosys svgviewer find svgviewer binary qmake build .app package osx makefile make test target dependent target extra_targets make sure minisat built,,
9863,59d68e158281983c6b18914fb29c09b130552479,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-11 19:39:01 +0100, , makefile resolve merge conflict,,
9864,9087ece97c20d76359fb23cfd7a0f13552c1f2fd,lifford Wolf <clifford@clifford.at>, 2014-03-11 14:52:37 +0100, , osx compatible creation stdcells.inc using code github.com siesh1oo yosys see http github.com cliffordwolf yosys pull,,
9865,7aa2d746b76a354daedd4c8a7b4d8c15b1805b21,lifford Wolf <clifford@clifford.at>, 2014-03-11 14:42:58 +0100, , merged addition sed makefile variable github.com siesh1oo yosys see http github.com cliffordwolf yosys pull,,
9866,91704a78531bec2e3eea3ddf90eaedb28e1d696d,lifford Wolf <clifford@clifford.at>, 2014-03-11 14:24:24 +0100, , merged fix non posix system github.com siesh1oo yosys see http github.com cliffordwolf yosys pull,,
9867,9992026a8d4482abd8fbae8cb246a87cbbbde364,lifford Wolf <clifford@clifford.at>, 2014-03-11 14:06:57 +0100, , added support line compiler directive,,
9868,707b46956e7de08ae44ec1d8812fe0393e60457b,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-11 14:06:41 +0100, , pass techmap makefile.inc posix option use instead replace awk simple shell command portability,,
9869,fa75c8286e066ba4b73da94068662834cb671640,lifford Wolf <clifford@clifford.at>, 2014-03-11 13:09:01 +0100, , fixed memory corruption pass abc blifparse.cc,,
9870,bada3ee815c05933723a64234106ab68b7599568,lifford Wolf <clifford@clifford.at>, 2014-03-11 11:59:58 +0100, , fixed yosys path test techmap,,
9871,4fd1a4c12b8a57454bc6e7f3b7bba6a7aeade96c,lifford Wolf <clifford@clifford.at>, 2014-03-11 11:39:30 +0100, , use verilog noattr test techmap mem_simple_4x1 test old iverilog,,
9872,876c016904989bc54eafada1363e31f291854542,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-10 20:27:39 +0100, , makefile include pwd path since make test happen make install,,
9873,d091be401140088431ac2c1bf2bc97415e37c9ff,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-10 20:23:55 +0100, , libs ezsat ezminisat.cc use sigemptyset clear use sa_restart flag improved robustness code signal aware,,
9874,113f129b348c48fff67242fe65906b3821ae7bd4,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-10 20:12:20 +0100, , makefile fix typo ldflags obviously required,,
9875,4d56e23e318a6739ec06ce74d81dfa1d940aef0f,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-10 20:06:46 +0100, , makefile export path destdir bin path ld_library_path make sure local copy built executables library used makefile use find expression target yosys svgviewer find svgviewer binary qmake build .app package osx makefile make test target dependent target extra_targets make sure minisat built,,
9876,2f2e76ac68dc8da8618ebbf602e2c871f5d4b1b8,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-10 19:50:02 +0100, , frontends vhdl2verilog vhdl2verilog.cc pass abc abc.cc include climits path_max,,
9877,63ca8d3fe4273d9e07233f94037a63659d6d18e4,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-10 15:07:37 +0100, , makefile techlibs common makefile.inc call gnu sed instead bsd sed osx extended regular expression,,
9878,8a0216bd9f81faf45e1ff463edcc6d82dfa20565,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-10 15:02:58 +0100, , libs ezsat ezminisat.cc use posix.2001 sigaction instead non portable signal,,
9879,0fb044a58f7cc66364af3a0a53c8b5089e0149ad,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-10 14:38:01 +0100, , makefile kernel .cc provide posix.2008 fake implementation open_memstream fmemopen pre posix.2008 system makefile osx build rule apple gcc clang rdynamic option librt makefile generate debugger symbol optimize size debug target otherwise debugger pretty hard use makefile reorder target concatenation order avoid use built problem source include linker dependency makefile osx macports qmake qt4 named qmake default qt4 installation name unless distribution change makefile osx macports need pas opt local include opt local lib give gnu library precedence apple makefile build local minisat copy like abc avoid dependency broken unmaintained distribution header file .gitignore ignore minisat directory,,
9880,9327d434d522f888609e5f4a42a6e06f01864e79,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-10 14:37:14 +0100, , readme fix typo sed command minisat include fix,,
9881,f6579282d73aec055e2fc4ebebd1b6313da248fd,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-10 14:36:27 +0100, , frontends vhdl2verilog vhdl2verilog.cc include cerrno errno use posix getcwd portability,,
9882,c056217e72ff1e2da1340f97ad3a76f3ed486841,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-10 14:36:23 +0100, , kernel register.cc need include cerrno errno.h errno,,
9883,6698d67d2416069ea728b879db67b6ea0582cce4,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-10 14:36:12 +0100, , kernel driver.cc need include cerrno errno.h errno,,
9884,8111938e962b60294e51d5f0d10b6d1855bc1b91,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-10 14:36:07 +0100, , kernel log.h add rusage based fallback system without clock_gettime,,
9885,40e0b79495195eaa2bc6bf32e8d52a5aa956a2b4,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-10 14:35:59 +0100, , libs ezsat ezsat.cc need include cmath math.h math function,,
9886,f7c2cf6fe29fc452385c37f015e03febf650ecd3,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-10 14:35:53 +0100, , pass abc abc.cc include cerrno errno use posix getcwd portability doe exist bsd,,
9887,9b3d83359cc3f55049b5a48cb736a9a43bf04afc,iesh1oo <siesh1oo@siesh1oo.no>, 2014-03-10 14:35:46 +0100, , pass techmap dfflibmap.cc pass fsm fsm_recode.cc pass cmds select.cc include cerrno errno use style includes,,
9888,78c64a64017dbc3e15aeac3246d5fc159555fbe2,lifford Wolf <clifford@clifford.at>, 2014-03-10 12:07:26 +0100, , fixed typo rtlil module addreduce ...,,
9889,5a15539c9b4280b1ed3a77a131f3197a1127404f,lifford Wolf <clifford@clifford.at>, 2014-03-10 12:06:57 +0100, , improved verific command added support operator,,
9890,c71791a1ffa566585317a01becd5c33ad452fe57,lifford Wolf <clifford@clifford.at>, 2014-03-10 03:03:08 +0100, , improvement verific command,,
9891,fdef064b1d8bbaff8d8f3f2dbf728132ef463010,lifford Wolf <clifford@clifford.at>, 2014-03-10 03:02:27 +0100, , added rtlil module add ... helper method,,
9892,8d06f9f2fe19cc581e61ff66d0641bc03f815fb3,lifford Wolf <clifford@clifford.at>, 2014-03-09 20:40:04 +0100, , added verific command,,
9893,fcae92868de81de87079c1415d3d0123dce8d84c,lifford Wolf <clifford@clifford.at>, 2014-03-09 15:16:07 +0100, , fixed dumping timing block libparse,,
9894,22aabe05c9dcb7a7f5c16988fc98a43e55b52beb,lifford Wolf <clifford@clifford.at>, 2014-03-09 15:15:38 +0100, , verbose reading liberty constr file abc pas,,
9895,e3b11ea2d64724102070f96e667c4dea07c0c3e5,lifford Wolf <clifford@clifford.at>, 2014-03-07 18:44:23 +0100, , fixed bug freduce command,,
9896,6f8865d81ab6392bdd1413f0ae6f5a5774524d28,lifford Wolf <clifford@clifford.at>, 2014-03-07 18:29:04 +0100, , minor code cleanup freduce command,,
9897,620d51d9f713d68ebc920b5b1cac59cc176b0b9d,lifford Wolf <clifford@clifford.at>, 2014-03-07 17:19:14 +0100, , bugfix ilang frontend autoidx recovery,,
9898,f7bd0a523203ed52713ecde56c1cfb89df4d48af,lifford Wolf <clifford@clifford.at>, 2014-03-07 15:56:10 +0100, , use log_abort log_assert btor backend,,
9899,54d74cf6165ebefc2cf7aee4fab43566362eedb1,lifford Wolf <clifford@clifford.at>, 2014-03-06 22:06:58 +0100, , added freduce dump,,
9900,da5859a6744943469d5165724fa79ce243e5d8e3,lifford Wolf <clifford@clifford.at>, 2014-03-06 18:14:26 +0100, , added freduce stop,,
9901,4d07f8825845618daffb4d61bdcbb3eda0e1393a,lifford Wolf <clifford@clifford.at>, 2014-03-06 16:37:19 +0100, , fixed gcc compiler warning,,
9902,9b9c3327ccf3a8e69f9af57333839f470df0ce66,lifford Wolf <clifford@clifford.at>, 2014-03-06 14:18:34 +0100, , fixed undef handling opt_reduce,,
9903,973507d85b0a20118f6a56ec787d44d6b574d3a6,lifford Wolf <clifford@clifford.at>, 2014-03-06 13:22:10 +0100, , fix improved techmap shift large input,,
9904,97710ffad5d4750b538dac5f08b77dce37e3cda4,lifford Wolf <clifford@clifford.at>, 2014-03-06 13:08:44 +0100, , fixed use frozen literal satgen,,
9905,8406e7f7b6cb8e79f7df02c2c616073a51c1ea9e,lifford Wolf <clifford@clifford.at>, 2014-03-06 12:15:44 +0100, , strictly zero extend unsigned input shift operation techmap,,
9906,1ecaf1bb767834dc6a763549b63d9d4653c342d1,lifford Wolf <clifford@clifford.at>, 2014-03-06 12:15:17 +0100, , added techmap max_iter option,,
9907,d7f29bb23f9bb2c74e02bc1221bcf27efc7ee4dc,lifford Wolf <clifford@clifford.at>, 2014-03-06 11:54:22 +0100, , improved techmap shift wide input,,
9908,a1bfde8c5ea0d5c9778579bf78165637ac6c9b25,lifford Wolf <clifford@clifford.at>, 2014-03-06 11:53:37 +0100, , strictly zero extend unsigned input shift operation,,
9909,b1b8fe3a566099e5fd29e6d8c60e8f8b4feb0f34,lifford Wolf <clifford@clifford.at>, 2014-03-05 19:57:10 +0100, , switched default sat solver,,
9910,09805ee9ec0408bdc68b914927899f02371efcb7,lifford Wolf <clifford@clifford.at>, 2014-03-05 19:56:31 +0100, , include id2ast pointer dumping ast,,
9911,d6a01fe412419d32ec5b0d91f9076849d1ed489d,lifford Wolf <clifford@clifford.at>, 2014-03-05 19:55:58 +0100, , fixed merging compatible wire decls ast frontend,,
9912,de7bd12004f24b7e9fff3ba1f253537704db4e44,lifford Wolf <clifford@clifford.at>, 2014-03-05 19:45:33 +0100, , bugfix recursive ast simplification,,
9913,96e753041dbd0abc86ff0a6404f13d29edcb985d,lifford Wolf <clifford@clifford.at>, 2014-03-03 02:14:27 +0100, , fixed freduce minisat simpsolver use frozen_literal,,
9914,d5bd93997c9ce7c31ef430684700a2096618672e,lifford Wolf <clifford@clifford.at>, 2014-03-03 02:13:17 +0100, , ezsat added frozen_literal api,,
9915,895e9fc70cb2d45c606c64a7b12d51dc0564c005,lifford Wolf <clifford@clifford.at>, 2014-03-03 02:12:45 +0100, , ezsat fixed handling eliminated literal added auto freeze expression,,
9916,d500bd749f84c0b05a8ec96d2a5fc33ace0c5b58,lifford Wolf <clifford@clifford.at>, 2014-03-01 21:00:34 +0100, , added ezsat eliminated api help sat solver remember eliminated variable,,
9917,23f0a12c727721478bcb87ec142fb86a329f7cdb,lifford Wolf <clifford@clifford.at>, 2014-03-01 20:59:00 +0100, , ezsat bugfix call virtual method base class constructor,,
9918,edc21460565ea75cff54cab69933da8c5e9db382,lifford Wolf <clifford@clifford.at>, 2014-03-01 20:55:06 +0100, , removed ezsat assumed api,,
9919,e3debea4e659126c538a2ff5c6a9987ca7778d89,lifford Wolf <clifford@clifford.at>, 2014-03-01 20:53:09 +0100, , removed ezsat built brute froce solver,,
9920,ef90236a5dd59497661e9c9ba440adf22d6052de,lifford Wolf <clifford@clifford.at>, 2014-03-01 17:48:15 +0100, , fixed vhdl2verilog temp dir name,,
9921,04999f4af0f6e5c46843d9212abb0c962f533cca,lifford Wolf <clifford@clifford.at>, 2014-03-01 17:47:19 +0100, , fixed vhdl2verilog help message,,
9922,9e9998433616f438cb0185519bb5b7f8e1a8f543,lifford Wolf <clifford@clifford.at>, 2014-02-27 04:09:32 +0100, , fixed const folding bu0 cell,,
9923,ae5032af845b4c85510b3ce4a63fea3cca5e6a00,lifford Wolf <clifford@clifford.at>, 2014-02-26 21:32:19 +0100, , fixed bit extending mux argument use bu0 instead,,
9924,aaaa604853caaecf8dcbfa928914495efb5556c6,lifford Wolf <clifford@clifford.at>, 2014-02-26 21:31:34 +0100, , added support bu0 satgen,,
9925,6bc94b7eb2ecc7c2836c2fc10029542ce92eae11,lifford Wolf <clifford@clifford.at>, 2014-02-24 12:41:25 +0100, , blow constant unneccessarily verilog frontend,,
9926,dab1612f81212d1bc1c07ee77b265167861ec883,lifford Wolf <clifford@clifford.at>, 2014-02-23 01:35:59 +0100, , added support minisat simpsolver ezsat frezze api,,
9927,b76528d8a557dc324b1dfaa366e2b620795f582d,lifford Wolf <clifford@clifford.at>, 2014-02-23 01:28:29 +0100, , fixed small memory leak pas call,,
9928,f8c9143b2b232e2f22e6cfbf9c431b2a1b756afa,lifford Wolf <clifford@clifford.at>, 2014-02-22 17:08:00 +0100, , fixed bug generation undefs memwr muxes,,
9929,548519875bbffda02c5c7a891ce67fd3738d6e6f,lifford Wolf <clifford@clifford.at>, 2014-02-22 17:07:22 +0100, , fixed bug typo pass opt opt_const.cc,,
9930,337b461d26f3cdc34f4a2b6c49d61427ef10ef96,lifford Wolf <clifford@clifford.at>, 2014-02-22 14:25:32 +0100, , added lut support blif backend user eddiehung reddit,,
9931,357f3f6e93df1ebf2aa28a6c433a84f320fad043,lifford Wolf <clifford@clifford.at>, 2014-02-22 11:34:31 +0100, , added ezminisat compile time option,,
9932,1ec01d8c637e611eddd16a492d1eb0f652b95da0,lifford Wolf <clifford@clifford.at>, 2014-02-22 01:29:02 +0100, , made minisat solver backend configurable ezminisat.h,,
9933,8b508dc90b87c99e13f1fa9f8e79e48c7fa52e90,lifford Wolf <clifford@clifford.at>, 2014-02-21 23:34:45 +0100, , added workaround vhdl style edge trigger vhdl2verilog proc_arst,,
9934,0a60f95224376304565d950832f8320d5f4fb70e,lifford Wolf <clifford@clifford.at>, 2014-02-21 18:59:49 +0100, , added vhdl2verilog,,
9935,79edcd4318590974ef49b2d5f561382eea3454bf,lifford Wolf <clifford@clifford.at>, 2014-02-21 14:59:59 +0100, , progress presentation,,
9936,038eac741415c3d7ddef3a1e9348586e7ba3d4ad,lifford Wolf <clifford@clifford.at>, 2014-02-21 13:40:43 +0100, , better handling namedef nameref edif backend,,
9937,f3ff29d4107355f5a1941da67e6402644dffefa4,lifford Wolf <clifford@clifford.at>, 2014-02-21 13:10:36 +0100, , fixed instantiating multi bit port edif backend,,
9938,3c5e9730924e5cc1ac5769f1fadd3f1d15a2aaa3,lifford Wolf <clifford@clifford.at>, 2014-02-21 12:14:38 +0100, , use private namespace,,
9939,81b3f52519d388f252405fa7cc7472ca9e51bc49,lifford Wolf <clifford@clifford.at>, 2014-02-21 12:06:40 +0100, , added test techmap mem_simple_4x1,,
9940,79f8944811cba40ca0f3bda98ab951395d24fa0b,lifford Wolf <clifford@clifford.at>, 2014-02-21 10:40:15 +0100, , renamed write_blif subckt write_blif icells added gate param,,
9941,2aff7b2a47d2ad65ff34e10f008733da9ef50c4a,lifford Wolf <clifford@clifford.at>, 2014-02-21 02:13:02 +0100, , progress presentation,,
9942,9351e4d3caef1af7b7768d66b7f6edc12713d109,lifford Wolf <clifford@clifford.at>, 2014-02-20 23:44:28 +0100, , progress presentation,,
9943,4e43cb731701679e6d584ba14163befcb846e87b,lifford Wolf <clifford@clifford.at>, 2014-02-20 23:42:07 +0100, , added feature techmap,,
9944,737b71c73576d67b707119805cb599644a43777d,lifford Wolf <clifford@clifford.at>, 2014-02-20 23:31:13 +0100, , added extract extract ignore_param ...,,
9945,236fc4209c17bf96b37e6f8a29a8aa3f24d5df45,lifford Wolf <clifford@clifford.at>, 2014-02-20 23:30:15 +0100, , added extract map design_name,,
9946,483c99fe46d6b1cd35abddd38a629d30e13289b4,lifford Wolf <clifford@clifford.at>, 2014-02-20 23:28:59 +0100, , added design push design pop,,
9947,b0e84802ecf3e224387317245786cd1437773a42,lifford Wolf <clifford@clifford.at>, 2014-02-20 20:44:41 +0100, , progress presentation,,
9948,0dadfed46d938282d7651c9a817f33b1d87397c7,lifford Wolf <clifford@clifford.at>, 2014-02-20 20:44:11 +0100, , added connwrappers command,,
9949,4bd25edcd4773d312cc47384e639161d485492de,lifford Wolf <clifford@clifford.at>, 2014-02-20 19:12:32 +0100, , cleanup handling read_verilog defer icells,,
9950,98940260e1a0e5d9d5d305b5fabe0aed89c9f57c,lifford Wolf <clifford@clifford.at>, 2014-02-20 12:46:29 +0100, , progress presentation,,
9951,772330608acd9726e406d182a339a314d2f046a2,lifford Wolf <clifford@clifford.at>, 2014-02-19 12:40:49 +0100, , added vcd2txt.pl test tool ...,,
9952,23a3b488a0a77e8a119530078acc96a24fef89a0,lifford Wolf <clifford@clifford.at>, 2014-02-18 20:05:53 +0100, , merge branch master github.com cliffordwolf yosys,,
9953,3d9da919d8ec2f73df77dc1df02b132b12241d8e,lifford Wolf <clifford@clifford.at>, 2014-02-18 19:37:39 +0100, , progress presentation,,
9954,a71d09421d31b43b6bda6f6958373ec8a409e3c1,lifford Wolf <clifford@clifford.at>, 2014-02-18 19:23:32 +0100, , added techmap support,,
9955,a78bba1f5cf5b8c312c453e5c2c1a57b6946bebd,lifford Wolf <clifford@clifford.at>, 2014-02-18 09:29:08 +0100, , added sat dump_cnf,,
9956,32af10fa9b0fb8c86451a15f780288da13d4ab99,lifford Wolf <clifford@clifford.at>, 2014-02-18 09:28:05 +0100, , coding style correction sathelper,,
9957,61a2bf57b43eff81f177f1280574dff22885ad86,lifford Wolf <clifford@clifford.at>, 2014-02-18 09:25:41 +0100, , improved non verbose ezsat printdimacs format,,
9958,13051e6acf6c1fd506a49d258c3d99c1334c78cc,lifford Wolf <clifford@clifford.at>, 2014-02-18 09:03:16 +0100, , added sat initsteps,,
9959,02e6f2c5be8c5514cc8cdb7b3344f6170fb87af9,lifford Wolf <clifford@clifford.at>, 2014-02-17 14:28:52 +0100, , added verilog support default_nettype none,,
9960,0851c2b6ea7044d9bce2014a2be2365a2bf7e1b0,lifford Wolf <clifford@clifford.at>, 2014-02-17 13:57:14 +0100, , renamed sat sat dump_vcd minor cleanup,,
9961,4a948d780a6dd7de73b4dd05aecabe3a12863f3f,ndrew Zonenberg <azonenberg@drawersteak.com>, 2014-02-17 06:06:04 -0500, , added argument sat solver,,
9962,0fbc1a59dd617aa3e9e9219180b8df0a37447300,lifford Wolf <clifford@clifford.at>, 2014-02-17 09:45:04 +0100, , progress presentation,,
9963,ca53ef50982d84917a4f6d293dd0d07805bb8eb6,lifford Wolf <clifford@clifford.at>, 2014-02-17 09:44:39 +0100, , better preserve wire flattening comparison techmap,,
9964,37cbb1ca60b03cbaaef5041db5f631b90a303f9a,lifford Wolf <clifford@clifford.at>, 2014-02-16 22:31:53 +0100, , progress presentation,,
9965,6d63f39eb6abbefd8a12f0fe081c33ef1638800c,lifford Wolf <clifford@clifford.at>, 2014-02-16 22:18:06 +0100, , added additional check techmap,,
9966,a9b11d7c83a060e59185636711c3ffa4f1c76591,lifford Wolf <clifford@clifford.at>, 2014-02-16 21:58:59 +0100, , added constmsk constval feature techmap,,
9967,28e14ee50a3effcd5335ec06f5b1c2acda008a4e,lifford Wolf <clifford@clifford.at>, 2014-02-16 21:58:27 +0100, , fixed handling keep attribute wire opt_clean,,
9968,7d7e068dd1c5e04cf0c2b9e18abade2b49fe677e,lifford Wolf <clifford@clifford.at>, 2014-02-16 20:20:25 +0100, , added warning note error reporting read_verilog help message,,
9969,f08c71b96c325f2432abb4f95fd823ae243e003b,lifford Wolf <clifford@clifford.at>, 2014-02-16 17:56:19 +0100, , progress presentation,,
9970,42ce3db983fdb512e181daab1817991a661066ff,lifford Wolf <clifford@clifford.at>, 2014-02-16 17:39:50 +0100, , fixed use selection splitnets command,,
9971,d3dc22a90f8b87ffe0109b0fa2074d887642e7cb,lifford Wolf <clifford@clifford.at>, 2014-02-16 17:16:44 +0100, , added recursion support techmap,,
9972,aeb36b0b8b499a5b758840998afe9f1b4d7fc166,lifford Wolf <clifford@clifford.at>, 2014-02-16 14:32:56 +0100, , progress presentation,,
9973,9c29969bbc1b19f251011feaa791d242ac8e5e81,lifford Wolf <clifford@clifford.at>, 2014-02-16 13:45:47 +0100, , progress presentation,,
9974,7ac524e8e8d1745dec4605c32944e318f46daf4e,lifford Wolf <clifford@clifford.at>, 2014-02-16 13:16:38 +0100, , improved support constant function,,
9975,b0ae19fa92787436e4c139f42af5f5890f0d4dd8,lifford Wolf <clifford@clifford.at>, 2014-02-16 00:54:41 +0100, , yoys 0.2.0 development,,
9976,c05c3098f1d8a319706ad671607e7d894f33758e,lifford Wolf <clifford@clifford.at>, 2014-02-16 00:35:53 +0100, , tagging yoys 0.2.0,,
9977,9a816b65a80a7a56b06ac5d0859be73b24008202,lifford Wolf <clifford@clifford.at>, 2014-02-16 00:16:54 +0100, , added support relational select pattern,,
9978,623a68f5283331d96cded03bfd323266c88286f6,lifford Wolf <clifford@clifford.at>, 2014-02-15 21:59:26 +0100, , added iopadmap bit,,
9979,118517ca5ae12d2793b1b5d1127f7fe3603d9fed,lifford Wolf <clifford@clifford.at>, 2014-02-15 19:36:33 +0100, , added latch support read_liberty,,
9980,96b1ebc8dc337b5412ebce91a7cecb84264b474a,lifford Wolf <clifford@clifford.at>, 2014-02-15 19:36:09 +0100, , bugfix expression parser read_liberty,,
9981,cdf0f10760d08b8349f392f1cbe41a6ca2b1f49e,lifford Wolf <clifford@clifford.at>, 2014-02-15 16:34:12 +0100, , fixed dfflibmap cell library set reset,,
9982,5e39e6ece28e1145a04e8f00f9ac4f5d9a738acf,lifford Wolf <clifford@clifford.at>, 2014-02-15 15:42:10 +0100, , correctly convert constant rtlil fixed undef handling,,
9983,30379ea20d0f07016f24652336e85493bcff2f18,lifford Wolf <clifford@clifford.at>, 2014-02-15 15:40:17 +0100, , added frontend option autotest.sh,,
9984,67effc9f5bc82b45ff163bfefea53c40d2c8819a,lifford Wolf <clifford@clifford.at>, 2014-02-15 13:16:08 +0100, , fixed opt_const handling double invert non output width,,
9985,4440610d3ffc5426c38e5cf8fccd757203c11a0e,lifford Wolf <clifford@clifford.at>, 2014-02-15 12:57:28 +0100, , added liberty frontend,,
9986,45d2b6ffce24c3a4254ef7f80f300cc7840fec25,lifford Wolf <clifford@clifford.at>, 2014-02-14 20:45:30 +0100, , conservative new const function code,,
9987,e8af3def7fbefa1608e72609e1c534091fc7c88e,lifford Wolf <clifford@clifford.at>, 2014-02-14 20:33:22 +0100, , added support loop function call parameter,,
9988,534c1a5dd009b41629d2d05acfde747ce6fbc19c,lifford Wolf <clifford@clifford.at>, 2014-02-14 19:56:44 +0100, , created basic support function call parameter value,,
9989,3121d19d95ae916b96baa000197f3ec2aa5c5ad7,lifford Wolf <clifford@clifford.at>, 2014-02-14 11:28:42 +0100, , added abc keepff option,,
9990,de3ea9269a55b653b94651559bebc93e01e28afb,lifford Wolf <clifford@clifford.at>, 2014-02-13 19:14:15 +0100, , updated default abc command string,,
9991,a1239416185aebca03d131dc3ebe3e3d45c5a9f3,lifford Wolf <clifford@clifford.at>, 2014-02-13 18:56:36 +0100, , updated abc,,
9992,cd9e8741a71502c303c6f25d02bb2259a7dd7ff3,lifford Wolf <clifford@clifford.at>, 2014-02-13 13:59:13 +0100, , implemented read_verilog defer,,
9993,b4639078903847469c2cfe211b3e5d7006a78cc8,lifford Wolf <clifford@clifford.at>, 2014-02-13 08:12:52 +0100, , removed double blank abc default command sequence,,
9994,c6236c9e9708f38675eb7199370a5722709e341e,lifford Wolf <clifford@clifford.at>, 2014-02-13 08:09:17 +0100, , merge branch master github.com cliffordwolf yosys,,
9995,7664f5d92b9fd78c7a858702544887d48c1d5aec,lifford Wolf <clifford@clifford.at>, 2014-02-13 08:07:08 +0100, , updated abc related change,,
9996,6b210d2b6f4ec6c2bf9a51d43a75e987e79cc4a5,lifford Wolf <clifford@clifford.at>, 2014-02-12 23:46:58 +0100,26, merge pull request ahmedirfan1983 btor btor,,
9997,08caa631dd3327b3b40938eeb942a58ef4ca9e16,lifford Wolf <clifford@clifford.at>, 2014-02-12 23:30:02 +0100, , merge branch master github.com cliffordwolf yosys,,
9998,007bdff55d69e6e29091c7beff19c36eeb7ed078,lifford Wolf <clifford@clifford.at>, 2014-02-12 23:29:54 +0100, , added support function returning integer,,
9999,ac896c63e287aeeb7947602af0e5f8b115e0b833,hmed Irfan <irfan@ubuntu.(none)>, 2014-02-12 13:38:28 +0100, , modified btor synthesis script correct use splice command,,
10000,9ce7b0fc3bcd1fcb8cebe4f3c86318eaa4fbc943,lifford Wolf <clifford@clifford.at>, 2014-02-12 13:11:58 +0100, , disabled abc dff make test waiting scorr bugfix abc,,
10001,ab71bd0746c39402aefaea85322fe36bdbaabb09,lifford Wolf <clifford@clifford.at>, 2014-02-12 08:35:42 +0100, , updated abc rev e97a6e1d59b9,,
10002,0defc86519fb02dd366b20ccec4add09302eae98,lifford Wolf <clifford@clifford.at>, 2014-02-11 19:17:07 +0100, , renamed ilang scope error ilang error,,
10003,45e468114a270f738e9e8d913221c7e0aae03141,hmed Irfan <irfan@ubuntu.(none)>, 2014-02-11 15:43:03 +0100, , disabling splice command script,,
10004,1d64b3e0084814774cb2a0eb5a9c99dbe1101bc2,hmed Irfan <irfan@ubuntu.(none)>, 2014-02-11 13:28:05 +0100, , register output corrected,,
10005,1a2dc48c2ab8a809e345e1e62cc3f81fe7fd9485,hmed Irfan <irfan@ubuntu.(none)>, 2014-02-11 13:26:43 +0100, , merge branch master http github.com cliffordwolf yosys btor,,
10006,e8f6b8f201c0ead8c17f9c9ae4de3e859e9e13ef,hmed Irfan <irfan@ubuntu.(none)>, 2014-02-11 13:06:01 +0100, , added concat slice cell translation,,
10007,d2fd45949d0984635c9f1253416281413c03d02b,lifford Wolf <clifford@clifford.at>, 2014-02-11 12:58:08 +0100, , makefile cleanup,,
10008,4bd2d47e45eb0354d0096d5310ccfe7a0dc3dbd0,lifford Wolf <clifford@clifford.at>, 2014-02-11 12:55:58 +0100, , improved make manual make clean,,
10009,fb186e6299f9e26f0011c9623f10adcf8eadb304,lifford Wolf <clifford@clifford.at>, 2014-02-09 15:35:31 +0100, , improved ilang parser error message,,
10010,d229324420b804df621e945a1c3548311d7fa216,lifford Wolf <clifford@clifford.at>, 2014-02-09 15:27:58 +0100, , fixed bug subcircuit library cell connection,,
10011,38469e76861a4ced8c557c86d7818183e2be5eba,lifford Wolf <clifford@clifford.at>, 2014-02-09 11:07:46 +0100, , various improvement expose command added sep cut,,
10012,b6f33576d598b4d9359e1638f4e6ce85b537dbfb,lifford Wolf <clifford@clifford.at>, 2014-02-09 10:03:26 +0100, , added delete input output port,,
10013,b3b5fac191999627b61a8f3a0e13d1ce5d97c598,lifford Wolf <clifford@clifford.at>, 2014-02-09 09:34:58 +0100, , bugfix delete command,,
10014,039bb456cc2758db13d0f51b71603419a6de0477,lifford Wolf <clifford@clifford.at>, 2014-02-08 21:27:04 +0100, , added test case expose evert dff,,
10015,85914c36e55b0089c1e2bd9912cd04d56627bcc0,lifford Wolf <clifford@clifford.at>, 2014-02-08 21:26:40 +0100, , fixed handling async reset expose evert dff,,
10016,db86aaa07d65534151037b7762d4a36ccb41098e,lifford Wolf <clifford@clifford.at>, 2014-02-08 21:21:51 +0100, , build fix log cmd,,
10017,c06de50f052f96bb4f55676436685ee51302343d,lifford Wolf <clifford@clifford.at>, 2014-02-08 21:08:46 +0100, , merge branch master github.com cliffordwolf yosys,,
10018,0935e200039c0d1b243102619a6d8d62f7d297aa,lifford Wolf <clifford@clifford.at>, 2014-02-08 21:08:38 +0100, , implemented expose evert dff,,
10019,793290a30407a7f352dc91a105ff2e0a78011889,lifford Wolf <clifford@clifford.at>, 2014-02-08 20:02:32 +0100,24, merge pull request hansiglaser master added log command,,
10020,af14bb5f65e1045d51c860678f92df47cd2db626,ohann Glaser <Johann.Glaser@gmx.at>, 2014-02-08 19:19:32 +0100, , added log command,,
10021,8f9c707a4c64fd0066e52242b6aba9436f17110e,lifford Wolf <clifford@clifford.at>, 2014-02-08 19:13:49 +0100, , improved checking internal cell convention,,
10022,7f52c18a22e85b0a2db17511b4617534395aacfb,lifford Wolf <clifford@clifford.at>, 2014-02-08 19:13:19 +0100, , fixed bug collecting rd_transparent parameter memory_collect,,
10023,926fa61119a64f9cf3f18de6612444d3c11534c0,lifford Wolf <clifford@clifford.at>, 2014-02-08 16:37:18 +0100, , added various new option splice command,,
10024,0c11d04144620a97b1f6e0272417770827a56104,lifford Wolf <clifford@clifford.at>, 2014-02-08 16:31:38 +0100, , added select operator,,
10025,6644f80d97ddd7923fc3b136508d50a1ed3f01d1,lifford Wolf <clifford@clifford.at>, 2014-02-08 14:39:15 +0100, , moved pass source directory,,
10026,03ee63ff80dae4eefc463975f183b501a1f98c95,lifford Wolf <clifford@clifford.at>, 2014-02-08 14:25:29 +0100, , added support keep attribute abc pas,,
10027,82c98bbbe60eb9246d399e712e92e4ff514402fa,lifford Wolf <clifford@clifford.at>, 2014-02-08 14:21:34 +0100, , added opt purge frontend opt_clean purge,,
10028,922d1c9520ec1863b932cd7910be86029726ae95,lifford Wolf <clifford@clifford.at>, 2014-02-08 14:21:04 +0100, , count non trivial attribute findinf master signal opt_clean,,
10029,669a6e462dde005c5c6474bccf9a433340666661,lifford Wolf <clifford@clifford.at>, 2014-02-08 12:27:38 +0100, , added checking abc modification makefile made sure word error regular make output,,
10030,2c51619c2b11edb63c147b1f6eea75c0b01e7256,lifford Wolf <clifford@clifford.at>, 2014-02-08 00:06:00 +0100, , also move net labes right position splice cmd,,
10031,274bcef66c4c70a15358e0c7b7e90aa8f8a668e6,lifford Wolf <clifford@clifford.at>, 2014-02-07 23:50:17 +0100, , improved detection primary wire signal opt_clean,,
10032,244e8ce1f42bce47b3426e6679ed0ba5dadd8da6,lifford Wolf <clifford@clifford.at>, 2014-02-07 20:26:40 +0100, , added splice command,,
10033,08aa1062b4fbaa507091b9015811104d93da3315,lifford Wolf <clifford@clifford.at>, 2014-02-07 19:51:15 +0100, , added log_header splitnets,,
10034,d85a6bf5d3df07029d0ad7ed89d8cb21e47c2e12,lifford Wolf <clifford@clifford.at>, 2014-02-07 19:50:44 +0100, , added slice concat celltypes list,,
10035,fc3b3c4ec3955b165166d9f44965fac0e1879505,lifford Wolf <clifford@clifford.at>, 2014-02-07 17:44:57 +0100, , added slice concat cell type,,
10036,a1ac710ab8740ae781e0274f63633e8ed2650da4,lifford Wolf <clifford@clifford.at>, 2014-02-07 17:39:35 +0100, , stronger checking internal cell,,
10037,99b1e9ee56cdbb36e3b66ee446670519e57e4ba3,lifford Wolf <clifford@clifford.at>, 2014-02-07 16:36:37 +0100, , enabled abc retime sorting yout yosys bigsim problem,,
10038,a51a3fa2d274f665d371bb30de6beb01490f79e0,lifford Wolf <clifford@clifford.at>, 2014-02-07 14:17:00 +0100, , added echo command,,
10039,366dcd3abf4987b020eac49e1947086be3214cc3,lifford Wolf <clifford@clifford.at>, 2014-02-07 14:16:42 +0100, , fixed use cmd_error pass cmds design.cc,,
10040,f4f230d7cc0b0f4fec228d1292e79b11b86160e4,lifford Wolf <clifford@clifford.at>, 2014-02-06 22:49:14 +0100, , fixed gcc compiler warning release build,,
10041,0192f1c66ea1335370770aef05fb73b9eaf0edce,lifford Wolf <clifford@clifford.at>, 2014-02-06 22:31:58 +0100, , disabled abc retime testcase yosys bigsim failed,,
10042,a170d114a53593291b27fe22ce1f92e2fde79e64,lifford Wolf <clifford@clifford.at>, 2014-02-06 22:18:17 +0100, , updated abc rev 10cc13a2a0f1,,
10043,58cb8d65af26275d49d7d7acc381a33fb11e7368,lifford Wolf <clifford@clifford.at>, 2014-02-06 22:16:20 +0100, , added retime standard abc recipe,,
10044,91eab69912a3add35919417b59e6944a27596218,lifford Wolf <clifford@clifford.at>, 2014-02-06 22:09:21 +0100, , added copy command,,
10045,cf593222f2c2bd88da4cea1a2ce542a1ed2ef775,lifford Wolf <clifford@clifford.at>, 2014-02-06 21:52:07 +0100, , added design stash copy copy,,
10046,37fdb2ca7adf3f09ad71572a1815a2003233d55c,lifford Wolf <clifford@clifford.at>, 2014-02-06 19:45:03 +0100, , added support select expression wire width,,
10047,9428050dd62a51eda1595f1045a7b6ebe84101fb,lifford Wolf <clifford@clifford.at>, 2014-02-06 19:35:33 +0100, , added selection pattern,,
10048,d7d1c7baf8590169347976e70132ff6709452951,lifford Wolf <clifford@clifford.at>, 2014-02-06 19:30:08 +0100, , added support selection,,
10049,f2fdcef13d9f6325196e1c9b3b9932e03bc6229f,lifford Wolf <clifford@clifford.at>, 2014-02-06 19:22:50 +0100, , merge branch master github.com cliffordwolf yosys,,
10050,fa295a4528513d6beeff638520d519faafd99324,lifford Wolf <clifford@clifford.at>, 2014-02-06 19:22:46 +0100, , added generic rtlil sigspec parse_sel support selection variable,,
10051,9c24b41f5545b47417e95215b78d0e3ce19ec17e,lifford Wolf <clifford@clifford.at>, 2014-02-06 18:08:02 +0100,23, merge pull request hansiglaser master new add sub module selection,,
10052,34eb77d2bfbd8d07bb10059e0b85dafa5f1f85ab,ohann Glaser <Johann.Glaser@gmx.at>, 2014-02-06 17:36:39 +0100, , new add sub module selection,,
10053,d4b0f28881e361f53b61e67c4cb5cd04c196d204,lifford Wolf <clifford@clifford.at>, 2014-02-06 17:32:51 +0100, , added support sat show sel_name,,
10054,b1a12c5f371d6417c451b73c558f32e02c794f75,lifford Wolf <clifford@clifford.at>, 2014-02-06 16:15:23 +0100, , added sat set init def sat tempinduct def,,
10055,594d52e0b610e994ded3530827a49bfb84af31d9,lifford Wolf <clifford@clifford.at>, 2014-02-06 15:49:03 +0100, , added opt_const undriven,,
10056,c526e56747316e9a3b7fa354cb4a498c84e07a82,lifford Wolf <clifford@clifford.at>, 2014-02-06 15:48:42 +0100, , added expose dff,,
10057,1c6dea3a0d596c490e09d55b20057e669ec12a23,lifford Wolf <clifford@clifford.at>, 2014-02-06 14:26:39 +0100, , added support comment line command,,
10058,821156b6cf27efd8a9b417433211b33c177917de,lifford Wolf <clifford@clifford.at>, 2014-02-06 14:01:43 +0100, , presentation progress,,
10059,c13c5b9b7b0925c602661bfcde8b45a538412f4b,lifford Wolf <clifford@clifford.at>, 2014-02-06 13:10:06 +0100, , changed techmap description simple generic,,
10060,eb8fd4a1631591f5fcc0a8d9a0e88b684d9f7607,lifford Wolf <clifford@clifford.at>, 2014-02-06 02:20:55 +0100, , added miter make_outcmp,,
10061,80a1cdb0e212a54d82ad8430e24af08eaffde85d,lifford Wolf <clifford@clifford.at>, 2014-02-06 01:40:01 +0100, , added sat set init zero support,,
10062,19029f377b0866c1ac1a3c2879c445d4ac3cdd82,lifford Wolf <clifford@clifford.at>, 2014-02-06 01:28:33 +0100, , added support backslash continuation script file,,
10063,849fd62cfed9b6623865c7af76dd1bfbc6adf457,lifford Wolf <clifford@clifford.at>, 2014-02-06 01:00:11 +0100, , added counter sat test case,,
10064,e915043144d52e2ff97e2b4638ed1af84426e359,lifford Wolf <clifford@clifford.at>, 2014-02-06 00:59:41 +0100, , added sat verify falsify support non prove case,,
10065,cd06055e779d5909692da39bededc0141080c9d0,lifford Wolf <clifford@clifford.at>, 2014-02-05 23:59:55 +0100, , added expose command,,
10066,7e9ba60df88661f1eb9996b802bd5ba6b60a2d73,lifford Wolf <clifford@clifford.at>, 2014-02-05 20:06:34 +0100, , presentation progress,,
10067,dbfcc2f4e249810ed6b562c8b6171a39caac141d,lifford Wolf <clifford@clifford.at>, 2014-02-05 18:52:55 +0100, , simplified select assertation failed message generation,,
10068,94b802c65dd2456cf81fc6c871763d992a7639b3,lifford Wolf <clifford@clifford.at>, 2014-02-05 18:46:47 +0100, , merge branch master github.com cliffordwolf yosys,,
10069,7ea97a04717d32518559c0f80cf453f75ab9c4bd,lifford Wolf <clifford@clifford.at>, 2014-02-05 18:46:36 +0100,22, merge pull request hansiglaser master little improvement select,,
10070,583636f0adb49184358cb9dea3b7a6d3394e3fbf,lifford Wolf <clifford@clifford.at>, 2014-02-05 18:31:10 +0100, , added btor backend readme file,,
10071,f6e6e9b844337aacd23914bb6ecd2a5ac76e46e2,lifford Wolf <clifford@clifford.at>, 2014-02-05 18:24:45 +0100, , added selection support selection relational operator,,
10072,3c0b5139a19292b6a3172887b799e15dbe85a086,ohann Glaser <Johann.Glaser@gmx.at>, 2014-02-05 16:03:02 +0100, , verbose select assert assert none,,
10073,667543de0b2a4103a7bfdaffad980ea86faf8e6b,ohann Glaser <Johann.Glaser@gmx.at>, 2014-02-05 15:53:02 +0100, , improved help select,,
10074,3b5c462273686d7d479a988718a26468f0bc3ef5,lifford Wolf <clifford@clifford.at>, 2014-02-05 15:06:13 +0100, , presentation progress,,
10075,9f6364c1c4f268043536adf1b675da0994ee268e,lifford Wolf <clifford@clifford.at>, 2014-02-05 13:12:50 +0100, , presentation progress,,
10076,aa8e754ae5f1c660480ba684a157ed8d2d2f32cb,lifford Wolf <clifford@clifford.at>, 2014-02-05 11:22:10 +0100, , added read_verilog setattr,,
10077,5bf33de24a4e8ef2ec6ea24af02f28bd054c28bf,lifford Wolf <clifford@clifford.at>, 2014-02-05 11:11:55 +0100, , added setattr setparam command,,
10078,078cecf9eaa234b868ec3a30b281217a00418d61,lifford Wolf <clifford@clifford.at>, 2014-02-05 01:59:30 +0100, , updated todo item readme file,,
10079,aa9da46807af24d906af371ba9c4ee9b7430f82c,lifford Wolf <clifford@clifford.at>, 2014-02-05 01:55:39 +0100, , removed old unused file test,,
10080,968ae31cac84816691e8b54c086a9e2b3d470440,lifford Wolf <clifford@clifford.at>, 2014-02-04 23:45:30 +0100, , added support dump append,,
10081,1fb8ba73bd09a7328e3523193a4f03a8ff87b5c9,lifford Wolf <clifford@clifford.at>, 2014-02-04 23:31:06 +0100, , throw error non existing selection variable used,,
10082,b1bf55dd63936cecab0320196236e50673f951f1,lifford Wolf <clifford@clifford.at>, 2014-02-04 23:23:44 +0100, , added select none,,
10083,e0c867db5349a00e0041a0a50a9ababdc3a170fe,lifford Wolf <clifford@clifford.at>, 2014-02-04 23:00:48 +0100, , presentation progress,,
10084,99b9c56da17403152f1bba3ce00c4f34fcb316ce,lifford Wolf <clifford@clifford.at>, 2014-02-04 23:00:32 +0100, , fixed detection init attribute opt_rmdff,,
10085,69e867f3e820bb52d9dc51dff22ca5ba355393c5,lifford Wolf <clifford@clifford.at>, 2014-02-04 22:01:53 +0100, , added support inline command abc script,,
10086,03d63dd861725ae9a4668a874566603b6b9bc247,lifford Wolf <clifford@clifford.at>, 2014-02-04 16:51:12 +0100, , presentation progress,,
10087,7a5f378baef95bb1507333d86143662de1b08098,lifford Wolf <clifford@clifford.at>, 2014-02-04 16:50:13 +0100, , added hierarchy purge_lib option,,
10088,7a66b38c3e7e05e712144d63691f517ecca18d1d,lifford Wolf <clifford@clifford.at>, 2014-02-04 13:43:34 +0100, , added test case sat command,,
10089,6891fd79a32d8b528978893e88dcb8b25bf66ef0,lifford Wolf <clifford@clifford.at>, 2014-02-04 13:34:37 +0100, , added sat falsify,,
10090,d267bcde4eeb9ba6d6adac5e2efcb523fcd9ea20,lifford Wolf <clifford@clifford.at>, 2014-02-04 12:46:16 +0100, , fixed bug sequential sat proof improved handling asserts,,
10091,ecdf1f5577dec6a02c944e68d1e923140e51f5bc,lifford Wolf <clifford@clifford.at>, 2014-02-04 12:02:47 +0100, , improved handling reg init opt_share opt_rmdff,,
10092,9e938aa32ad2b03eb9a9ea3bc1702ec4683cc37b,lifford Wolf <clifford@clifford.at>, 2014-02-04 00:57:11 +0100, , presentation progress,,
10093,6c3d76797606c233eeda8c950a193b5f0bf97048,lifford Wolf <clifford@clifford.at>, 2014-02-03 16:26:27 +0100, , presentation progress,,
10094,9e350215857b56fa990dc8a0eabfd2087f9dc39a,lifford Wolf <clifford@clifford.at>, 2014-02-03 16:26:10 +0100, , addred sat option,,
10095,a6750b375301f2c2ebb51a2496cdf2c820b2546b,lifford Wolf <clifford@clifford.at>, 2014-02-03 13:01:45 +0100, , added transparent parameter memrd rd_transparent mem,,
10096,de9226a64f96a3731008218727d6b3897c58f593,lifford Wolf <clifford@clifford.at>, 2014-02-03 13:00:55 +0100, , replaced isim xsim test tool autotest.sh removed xst support,,
10097,de336d93b22feea3f36883fac9f92c3f175e91e4,lifford Wolf <clifford@clifford.at>, 2014-02-02 22:41:24 +0100, , opt_const mux_bool feature,,
10098,982c9da011f51913e3388334aebc407b11647bdc,lifford Wolf <clifford@clifford.at>, 2014-02-02 22:26:26 +0100, , presentation progress,,
10099,9d0b69edaafa98c4bb67974415f354a344a5821d,lifford Wolf <clifford@clifford.at>, 2014-02-02 22:11:08 +0100, , added opt_const mux_bool,,
10100,bee4450c4c24a5b09a8723331cf66e0542f0e9f9,lifford Wolf <clifford@clifford.at>, 2014-02-02 21:46:42 +0100, , added support inverter chain opt_const,,
10101,f9c4d33909c54b69d5ba513762ce4b05ed61dd30,lifford Wolf <clifford@clifford.at>, 2014-02-02 21:35:26 +0100, , added rtlil sigspec,,
10102,67b0ce2578f8c7ade43e8c4e817e4bf4225e78fb,lifford Wolf <clifford@clifford.at>, 2014-02-02 21:27:26 +0100, , generate write enable constant memory_map,,
10103,83fa65282017cb39a31c6c4c878b9960d8097b66,lifford Wolf <clifford@clifford.at>, 2014-02-02 21:09:08 +0100, , added constant clock case opt_rmdff,,
10104,6983d3f10bc526c51803107efa98e6d16353b414,lifford Wolf <clifford@clifford.at>, 2014-02-02 17:57:14 +0100, , presentation progress,,
10105,aa732b0c73ba16c1eb16f368eb8414c4ddda7bbc,lifford Wolf <clifford@clifford.at>, 2014-02-02 17:55:32 +0100, , added show notitle option,,
10106,9808acdc759c10a6b6342e631685e14e25fa033f,lifford Wolf <clifford@clifford.at>, 2014-02-02 17:11:19 +0100, , added delete command,,
10107,a9e2d86f86291e82e752dab5cec796f7263ad905,lifford Wolf <clifford@clifford.at>, 2014-02-02 16:47:17 +0100, , added suuport module attribute matching pattern pattern syntax,,
10108,0f88e2869367966e6386cbe0b5e92ed028dae66c,lifford Wolf <clifford@clifford.at>, 2014-02-02 13:30:49 +0100, , presentation progress,,
10109,9334c341704e45c93f15157e3296b14cbf935ce3,lifford Wolf <clifford@clifford.at>, 2014-02-02 13:06:28 +0100, , presentation progress,,
10110,cdd6e11af52c3791b84875966d63ec9775774031,lifford Wolf <clifford@clifford.at>, 2014-02-02 13:06:21 +0100, , added support blank read_verilog,,
10111,f4f0bd6eeff3d7307c6290025d22b126779939a1,lifford Wolf <clifford@clifford.at>, 2014-02-01 22:53:27 +0100, , fixed bug miter command,,
10112,374674aff46c7464596fa18b07a5331e2f03ff8c,lifford Wolf <clifford@clifford.at>, 2014-02-01 22:52:44 +0100, , added sat show input show output,,
10113,caf540d1adaec4e2a231d16d329aada8791d983c,lifford Wolf <clifford@clifford.at>, 2014-02-01 18:23:32 +0100, , added show color support cell finished show label implementation,,
10114,af325bf2060b926eeedcfb57b439c619d6494a5a,lifford Wolf <clifford@clifford.at>, 2014-02-01 17:28:02 +0100, , fixed comment eol parsing ilang frontend,,
10115,d06258f74f724ea3ed26ec9341dd64a51e320ccf,lifford Wolf <clifford@clifford.at>, 2014-02-01 13:50:23 +0100, , added constant size expression support sized constant,,
10116,1e2440e7ed6979bdee2f80116d6c3a429b604e25,lifford Wolf <clifford@clifford.at>, 2014-02-01 13:04:49 +0100, , added note systemverilog assert statement readme,,
10117,fa92722358f156a1e4b99d3ba4e0900e0a771116,lifford Wolf <clifford@clifford.at>, 2014-02-01 10:35:56 +0100, , added miter command,,
10118,1c8f6f21b4e88ed58de5819054dee1ff9bcf2b82,lifford Wolf <clifford@clifford.at>, 2014-01-31 12:48:31 +0100, , progress presentation,,
10119,ed8ad99960992a2895e0965be1b84a1fdd5e4b8b,lifford Wolf <clifford@clifford.at>, 2014-01-31 11:21:29 +0100, , change techlibs common simlib.v lec,,
10120,36a808c572e681511400ac377fb20c598c0ed7cb,lifford Wolf <clifford@clifford.at>, 2014-01-30 15:25:09 +0100, , presentation progress,,
10121,4df7e03ec9eafb01e2237f307075ad8dd7b1da5a,lifford Wolf <clifford@clifford.at>, 2014-01-30 14:52:46 +0100, , bugfix name resolution generate block,,
10122,672229eda5ba9768a0d67223a514d54dfef5534c,lifford Wolf <clifford@clifford.at>, 2014-01-30 12:32:59 +0100, , added yosys command list,,
10123,34b39ec28a81818cda0a77c448819ecbf9da3cce,lifford Wolf <clifford@clifford.at>, 2014-01-29 15:56:58 +0100, , presentation progress,,
10124,cbe77bf84465ea0c4120e865189b07329b862468,lifford Wolf <clifford@clifford.at>, 2014-01-29 12:15:38 +0100, , presentation progress,,
10125,aceab5fc08ccba493b81cced8f24406ae76ac7bc,lifford Wolf <clifford@clifford.at>, 2014-01-29 11:11:10 +0100, , tiny change example script readme,,
10126,96084e9864223e41f225236a19f7b68a5a999a56,lifford Wolf <clifford@clifford.at>, 2014-01-29 11:10:39 +0100, , added command line option,,
10127,6a7d7e847d6eba4b9ec6c1ed9816f6944260fcbb,lifford Wolf <clifford@clifford.at>, 2014-01-29 10:51:02 +0100, , added test comment techlibs cmos cmos_cells.lib,,
10128,c46b23ab236c7a693c095d791b605d0344c903dd,lifford Wolf <clifford@clifford.at>, 2014-01-29 10:50:15 +0100, , updated abc rev e6b09e1,,
10129,375c4dddc19c7029b82d9d4482f32938b7f6cd85,lifford Wolf <clifford@clifford.at>, 2014-01-29 00:59:28 +0100, , added read_verilog icells option,,
10130,a86f33653d0b1b9ba09a118a29a2baf3bb0520a3,lifford Wolf <clifford@clifford.at>, 2014-01-29 00:36:03 +0100, , major rewrite techlibs common simlib.v lec cadance conformal,,
10131,961b79127298037b60d155eb9901ce63f0bc3692,lifford Wolf <clifford@clifford.at>, 2014-01-28 20:28:22 +0100, , presentation progress,,
10132,2cb47355d4b3e8021a88f68f7a5f33ce46ff51b0,lifford Wolf <clifford@clifford.at>, 2014-01-28 06:55:47 +0100, , renamed manual files_ directory,,
10133,842ca2f011a6030faccc690986accb0ca8035ec8,lifford Wolf <clifford@clifford.at>, 2014-01-28 06:51:50 +0100, , progress presentation,,
10134,a3ac6b6f4715413aed2ed9ed499bd233563cfbfe,lifford Wolf <clifford@clifford.at>, 2014-01-27 20:42:35 +0100, , progress presentation,,
10135,fb4c3dff331f617bb04d2d07a47a0168d3ec2967,lifford Wolf <clifford@clifford.at>, 2014-01-27 17:08:19 +0100, , added first presentation slide,,
10136,fa103e55ad24ee32c58ded660979c81980d14ab1,lifford Wolf <clifford@clifford.at>, 2014-01-26 02:29:19 +0100, , merge branch btor http github.com ahmedirfan1983 yosys,,
10137,fd6ca84f3ccd5f86ca8aae8215b2ccf38f8f2201,lifford Wolf <clifford@clifford.at>, 2014-01-25 17:28:17 -0800,21, merge pull request hansiglaser master beautified enabled multiple map extract pas,,
10138,e9a209477460946448aaa62c504145a8aa2ca42e,ohann Glaser <Johann.Glaser@gmx.at>, 2014-01-25 21:11:34 +0100, , enabled multiple map extract pas,,
10139,f13b3518aa36189e590643742cd33a05da23f624,ohann Glaser <Johann.Glaser@gmx.at>, 2014-01-25 20:16:38 +0100, , beautified,,
10140,0325efe17214974866be18839785d776881d9d63,hmed Irfan <ahmedirfan1983@gmail.com>, 2014-01-25 19:33:24 +0100, , root bug corrected,,
10141,c1ed2607fbda1066401e8b96c3c998510a3eab96,lifford Wolf <clifford@clifford.at>, 2014-01-25 06:32:16 +0100, , added support comment liberty parser,,
10142,a139b4940115ac288ac39d81ce9e089bd52bb2f0,lifford Wolf <clifford@clifford.at>, 2014-01-24 23:44:46 +0100, , merge branch btor,,
10143,137742786e0409a43f9d69177f2929d9226dad8e,hmed Irfan <irfan@ubuntu.(none)>, 2014-01-24 18:04:37 +0100, , removed regex include,,
10144,2e44b1b73a8b16a2a87e56bd887dae9150521c62,hmed Irfan <irfan@ubuntu.(none)>, 2014-01-24 17:35:42 +0100, , merged clifford change removed regex,,
10145,210dda286f234db1c9a25acb6ca0be6e3c159358,lifford Wolf <clifford@clifford.at>, 2014-01-24 15:52:16 +0100, , use techmap share_map btor script,,
10146,6804edd5d4cc6cca1fbdf7cf6db236d0fcd46538,lifford Wolf <clifford@clifford.at>, 2014-01-24 15:48:07 +0100, , moved btor script backends btor,,
10147,da26bb43782dc9be3bac66405ce6aad7068500da,lifford Wolf <clifford@clifford.at>, 2014-01-24 15:47:09 +0100, , restored makefile,,
10148,ec167350b43ce29d562787cdabe3b7df2d3ca350,lifford Wolf <clifford@clifford.at>, 2014-01-24 15:46:41 +0100, , restored idstring check,,
10149,d8300d1fb8a0c2643b1a3c5b7df3bae0f7a08701,lifford Wolf <clifford@clifford.at>, 2014-01-24 15:43:42 +0100, , merge branch btor http github.com ahmedirfan1983 yosys btor,,
10150,0b47d907d36842e0971dd038b5fb6093ca303a8a,lifford Wolf <clifford@clifford.at>, 2014-01-24 15:05:24 +0100, , fixed handling unsized constant verilog frontend,,
10151,761b8f99d71128fbcf193ded7b59184811199324,hmed Irfan <irfan@ubuntu.(none)>, 2014-01-24 15:00:43 +0100, , minor change script,,
10152,9d07d83c5a3b6a69a992a442fa88ba6114fade45,hmed Irfan <irfan@ubuntu.(none)>, 2014-01-22 10:45:21 +0100, , merge branch master http github.com cliffordwolf yosys btor,,
10153,88fbdd4916a9a9f491d22075b63beb676153c3d3,lifford Wolf <clifford@clifford.at>, 2014-01-20 20:25:20 +0100, , fixed algorithmic complexity ast simplification long expression,,
10154,aa3cb20e1ecb268ea2a663916518c311ceb60808,hmed Irfan <irfan@ubuntu.(none)>, 2014-01-20 18:35:52 +0100, , slice bug corrected,,
10155,c347f2825f150451e6fb82d3c1d65015cd5405d8,hmed Irfan <irfan@ubuntu.(none)>, 2014-01-20 10:45:02 +0100, , assert feature,,
10156,b7adf4c7a0d0f561d08d7e4dcf66b4e651596318,hmed Irfan <irfan@ubuntu.(none)>, 2014-01-20 09:58:04 +0100, , merge branch master http github.com cliffordwolf yosys btor,,
10157,32a91458a7dde9994ca28ec635c1bec8fe20111b,lifford Wolf <clifford@clifford.at>, 2014-01-19 21:58:58 +0100, , added hilomap command,,
10158,03a876c7e877545b4b8aa809f8b4fab9f29a9d54,lifford Wolf <clifford@clifford.at>, 2014-01-19 15:38:23 +0100, , added sat tempinduc sat prove asserts,,
10159,c36bac0e109b2a7192247cd3df9319f6f10a3e84,lifford Wolf <clifford@clifford.at>, 2014-01-19 15:37:56 +0100, , added assert support satgen,,
10160,1e67099b77904802880ad7c53d2cac33c6df456f,lifford Wolf <clifford@clifford.at>, 2014-01-19 14:03:40 +0100, , added assert cell,,
10161,9a1eb45c7517f224a2516ce235fd53d01d9ef908,lifford Wolf <clifford@clifford.at>, 2014-01-19 04:18:22 +0100, , added verilog parser support asserts,,
10162,234d0d0e1c316d7253c56c522dcc982a5e6049a1,hmed Irfan <irfan@ubuntu.(none)>, 2014-01-18 21:54:52 +0100, , script added,,
10163,90483f489be172934b58ed5e6c556c353e1ea9b4,hmed Irfan <irfan@ubuntu.(none)>, 2014-01-18 19:45:16 +0100, , merge branch master http github.com ahmedirfan1983 yosys btor,,
10164,3d7a1491aac0849a2a9fae2a06242e125de883d0,lifford Wolf <clifford@clifford.at>, 2014-01-18 19:27:16 +0100, , fixed lut simlib model wider range tool,,
10165,13359d65ba8cc4a968b5b27deef4040fb2430899,lifford Wolf <clifford@clifford.at>, 2014-01-18 19:22:20 +0100, , fixed parsing verilog macro end line,,
10166,2fbaaaca7af79a6505679092251a80dc89cbc493,lifford Wolf <clifford@clifford.at>, 2014-01-18 19:13:43 +0100, , change simlib make friendlier wider range tool,,
10167,4a9e133fabe85847f4cdaafed0b8024691be5395,lifford Wolf <clifford@clifford.at>, 2014-01-18 18:54:50 +0100, , fixed type mem model simlib.v,,
10168,b281e1326339193c43f0067f39caf1dd913591bf,hmed Irfan <irfan@ubuntu.(none)>, 2014-01-18 18:11:26 +0100, , merge branch master http github.com ahmedirfan1983 yosys,,
10169,1dd797ab09d2fb6a4ab903cfa050fa51cfcc6dcd,hmed Irfan <irfan@ubuntu.(none)>, 2014-01-18 18:10:31 +0100, , merge branch master http github.com cliffordwolf yosys,,
10170,da8af915522bb8cf47f19f901a8210ff3e2b6118,hmed Irfan <irfan@ubuntu.(none)>, 2014-01-18 17:29:55 +0100, , pmux2mux,,
10171,bef17eeb109dd2dc4eaba6eb808a0172c0c53265,lifford Wolf <clifford@clifford.at>, 2014-01-18 15:36:17 +0100, , removed case trailing comma stdcells.v,,
10172,5b96675696bb3001232b16a047cb2a9bbf8e3121,lifford Wolf <clifford@clifford.at>, 2014-01-18 15:35:15 +0100, , added bu0 cell simlib.v,,
10173,839af272adeb6e15c0b1fd1c35249db4a9da9f4d,lifford Wolf <clifford@clifford.at>, 2014-01-18 02:56:36 +0100, , improved setundef random number generator,,
10174,091d9abc3e7a92329211d32f17ad6a49d5339fc5,lifford Wolf <clifford@clifford.at>, 2014-01-17 23:14:36 +0100, , added setundef command,,
10175,548d5aafa4f2f51531f0f991a8725a0ab72b50c8,lifford Wolf <clifford@clifford.at>, 2014-01-17 23:14:17 +0100, , improvement template,,
10176,db9cf544b8cf4c303610acc59c21a3dec346af62,lifford Wolf <clifford@clifford.at>, 2014-01-17 20:06:15 +0100, , added techlibs common pmux2mux.v,,
10177,9a689f33a56d4b351bab021989f79e9b19500c62,hmed Irfan <irfan@ubuntu.(none)>, 2014-01-17 19:32:35 +0100, , verilog default option pull shift operator width issue,,
10178,fc3f2961be756c04ebf32f5540b4280e7bf90c86,hmed Irfan <irfan@ubuntu.(none)>, 2014-01-17 19:07:41 +0100, , merge branch master http github.com ahmedirfan1983 yosys btor,,
10179,f2ee57f79875e8c63d5da9aedd7c33fc847e6977,hmed Irfan <ahmedirfan1983@gmail.com>, 2014-01-17 10:07:05 -0800,4, merge pull request cliffordwolf master verilog default,,
10180,6170cfe9cddfd0040fa9f7b535d25dd2c99cdb91,lifford Wolf <clifford@clifford.at>, 2014-01-17 17:22:29 +0100, , added command,,
10181,2e370d5a2f364a469f11a2dc6f4217a9e9880a1c,lifford Wolf <clifford@clifford.at>, 2014-01-17 16:42:40 +0100, , added support adff undef data input opt_rmdff,,
10182,651ce67d979d355c53e9bf17b91b22368adca072,lifford Wolf <clifford@clifford.at>, 2014-01-17 16:34:50 +0100, , added select assert none assert,,
10183,be7707c5cf31707c2dfb3b73c5380eb3c309afe1,hmed Irfan <irfan@ubuntu.(none)>, 2014-01-17 10:50:59 +0100, , merge branch master http github.com ahmedirfan1983 yosys btor,,
10184,2d7bcaf2f2ddfaa3b206421513a6fb44077f5824,hmed Irfan <ahmedirfan1983@gmail.com>, 2014-01-17 01:48:55 -0800,3, merge pull request cliffordwolf master memory_unpack,,
10185,f3154f569423c978946982a9ddb0a05627e255a9,lifford Wolf <clifford@clifford.at>, 2014-01-17 00:15:15 +0100, , added automatic memid generation memory_unpack command,,
10186,4d8318ad1be85fa25c44bd4cb6111bb8a0a2a34f,lifford Wolf <clifford@clifford.at>, 2014-01-17 00:05:02 +0100, , added memory_unpack command,,
10187,c7a2e582aac966034d59def611bd53109ecb581e,hmed Irfan <irfan@ubuntu.(none)>, 2014-01-16 20:16:01 +0100, , slice error corrected,,
10188,3a1490888d05ac49d82aebad9ec6979aae32a8b0,hmed Irfan <ahmedirfan1983@gmail.com>, 2014-01-15 17:36:33 +0100, , width issue dff cell one register,,
10189,8661626157f1a0d13a60580e93c614b6abb1bea6,hmed Irfan <ahmedirfan1983@gmail.com>, 2014-01-15 11:26:44 +0100, , merge branch master http github.com ahmedirfan1983 yosys btor,,
10190,66198d8591a66b8ec34237c1151d992c7f4d5224,hmed Irfan <ahmedirfan1983@gmail.com>, 2014-01-15 02:20:34 -0800,2, merge pull request cliffordwolf master hierarchy,,
10191,11c7df40c39396c890bb0ba830019bcebfdbc49a,lifford Wolf <clifford@clifford.at>, 2014-01-14 11:51:28 -0800,20, merge pull request mschmoelzer master include unistd.h pass hierarchy hierarchy.cc required access,,
10192,aa17f16fecbdb758c50d45e500e03b4fbf177186,artin SchmÃ¶lzer <martin.schmoelzer@student.tuwien.ac.at>, 2014-01-14 20:12:45 +0100, , include unistd.h pass hierarchy hierarchy.cc required access fix compilation error arch linux signed martin schmã lzer,,
10193,0c5b1f32d49540b8cbbfbd610e9dca82d75a7893,lifford Wolf <clifford@clifford.at>, 2014-01-14 19:28:20 +0100, , added hierarchy libdir option,,
10194,9a00980129268dee9ad3bc44468045164cff787a,lifford Wolf <clifford@clifford.at>, 2014-01-14 18:57:47 +0100, , renamed libertyparer libertyparser,,
10195,c1da7661a5d4dc2669db77912a8f81fa8095f1fa,lifford Wolf <clifford@clifford.at>, 2014-01-14 18:56:29 +0100, , added list liberty token character,,
10196,661b5a993ebbe331c8d4085372622587e1712ab4,hmed Irfan <ahmedirfan1983@gmail.com>, 2014-01-14 12:03:53 +0100, , btor backend,,
10197,1091c24d0028850699ba209469f03b28ebc66e10,hmed Irfan <ahmedirfan1983@gmail.com>, 2014-01-14 11:25:06 +0100, , merge branch master http github.com ahmedirfan1983 yosys btor,,
10198,b4ce7fee06d14d2b767ad81968b5047766d4da84,hmed Irfan <ahmedirfan1983@gmail.com>, 2014-01-14 02:22:10 -0800,1, merge pull request cliffordwolf master added opt_const mux_undef,,
10199,54275c61ee863ff2bb5fb20baae72fcce69b4bbf,lifford Wolf <clifford@clifford.at>, 2014-01-14 11:10:29 +0100, , added opt_const mux_undef,,
10200,a3d94bf88819ce3f0ffa161137a5549fc6d8490b,lifford Wolf <clifford@clifford.at>, 2014-01-12 21:04:42 +0100, , fixed typo frontends ast simplify.cc,,
10201,bc541b47ea0ceb2556b54bd5310d11c1d77a5d3d,lifford Wolf <clifford@clifford.at>, 2014-01-04 13:10:51 +0100, , improved performance freduce input cone reduction,,
10202,b791af174eb468c983d2b7912a9ed51054d44514,lifford Wolf <clifford@clifford.at>, 2014-01-04 00:06:36 +0100, , improved freduce performance const signal,,
10203,10f45b8c8ebe612b5bd489cbecb7e778e63580de,lifford Wolf <clifford@clifford.at>, 2014-01-03 21:29:28 +0100, , performance improvement freduce pas,,
10204,c44e1bec6d2a549abb9d56c98e41c23bc698e12d,lifford Wolf <clifford@clifford.at>, 2014-01-03 18:17:28 +0100, , freduce cleanup,,
10205,8f11eaaca6259e817df47d47df4acd8e77948d7f,lifford Wolf <clifford@clifford.at>, 2014-01-03 17:51:05 +0100, , added updating rtlil autoidx ilang frontend,,
10206,03f0ab9de29aa3e396c1b1b3e62e6676de3946a3,lifford Wolf <clifford@clifford.at>, 2014-01-03 17:50:39 +0100, , cleanup freduce command,,
10207,7354a1718e2e3f2eec4843a56410743af0ff7a83,lifford Wolf <clifford@clifford.at>, 2014-01-03 17:30:50 +0100, , fixed sat consteval undef handling pmux safe_pmux,,
10208,8a8d444648bd1744c2598854367fd14d143aeb78,lifford Wolf <clifford@clifford.at>, 2014-01-03 16:54:59 +0100, , tiny cleanup proc_mux.cc,,
10209,09f16c9d0c1f0b8aec4a376449c831fa98a4e985,hmed Irfan <ahmedirfan1983@gmail.com>, 2014-01-03 16:54:32 +0100, , splitnet driver feature merge branch master http github.com cliffordwolf yosys btor,,
10210,60fbca9970e1b92d61642b86d2a3170b5b33ad6f,lifford Wolf <clifford@clifford.at>, 2014-01-03 14:01:06 +0100, , added splitnets driver,,
10211,bf5e5429c19af5ab92c30a0c7ca99408cd1f3dde,lifford Wolf <clifford@clifford.at>, 2014-01-03 13:15:11 +0100, , use selection freduce command,,
10212,c3e9f0712fa2a35cf3e4a638164aed7ab8d8ff4a,lifford Wolf <clifford@clifford.at>, 2014-01-03 12:34:18 +0100, , another small freduce cleanup bugfix,,
10213,914e208aa3b6d52d3a4145525d15c4fba237fd87,lifford Wolf <clifford@clifford.at>, 2014-01-03 12:33:00 +0100, , added connect command,,
10214,06482c046bcab4e2b9603f8954ce0f2fd501a73b,hmed Irfan <ahmedirfan1983@gmail.com>, 2014-01-03 10:54:54 +0100, , merge branch master http github.com cliffordwolf yosys btor,,
10215,5da334fc2efd66c8a5efde925bb18212c34d0cef,hmed Irfan <ahmedirfan1983@gmail.com>, 2014-01-03 10:54:30 +0100, , makefile,,
10216,ffd768ce865e330a631c56d63c6f472e9ad85511,hmed Irfan <ahmedirfan1983@gmail.com>, 2014-01-03 10:52:44 +0100, , btor,,
10217,67d155078d15610f8e6b505fe9c4b8552c2e4141,lifford Wolf <clifford@clifford.at>, 2014-01-03 02:44:05 +0100, , freduce cleanup bugfixes,,
10218,eec2cd1e7850133302654ae8985d8ede9954a569,lifford Wolf <clifford@clifford.at>, 2014-01-03 02:43:31 +0100, , added rtlil sigspec optimized api,,
10219,fb2bf934dc6d2c969906b350c9a1b09a972bfdd7,lifford Wolf <clifford@clifford.at>, 2014-01-03 00:22:17 +0100, , added correct handling memwr priority,,
10220,536e20bde159db3ad8c77aeb9001a8dddde884a8,lifford Wolf <clifford@clifford.at>, 2014-01-02 23:40:20 +0100, , fixed complex undef case freduce,,
10221,5a0f561d9c6dd35e42a3ee0f0d5162ded6276f2b,lifford Wolf <clifford@clifford.at>, 2014-01-02 20:35:37 +0100, , optional mode arg selection,,
10222,456ae31a8a63d4ffa283c7fc8d62081de22058a7,lifford Wolf <clifford@clifford.at>, 2014-01-02 20:23:34 +0100, , added rename hide command,,
10223,1f80557adeede4d6fb90bab76e9a8acc2450136c,lifford Wolf <clifford@clifford.at>, 2014-01-02 19:58:59 +0100, , added sat undef model pmux safe_pmux,,
10224,0759c97748dc159bacc4a25fd83b6fddfe618bc6,lifford Wolf <clifford@clifford.at>, 2014-01-02 19:37:34 +0100, , freduce related fix improvement,,
10225,ced4d7b321f01571e6746d2a3ff21efa270795a1,lifford Wolf <clifford@clifford.at>, 2014-01-02 18:44:24 +0100, , added support module connection select handling,,
10226,c6b33f81eb458233be15e1f53882b3684449f3b7,lifford Wolf <clifford@clifford.at>, 2014-01-02 18:11:01 +0100, , cleanup freduce inv mode switched noinv inv,,
10227,6dec0e0b3ef3aa42dec4a505896042fe7a2276c6,lifford Wolf <clifford@clifford.at>, 2014-01-02 17:51:30 +0100, , added autotest.sh option,,
10228,249ef8695a77c266434c1716707cf15c061290ab,lifford Wolf <clifford@clifford.at>, 2014-01-02 16:52:33 +0100, , major rewrite freduce command,,
10229,e501b8e5c79328095b694ee3f4432f3024ffa598,lifford Wolf <clifford@clifford.at>, 2014-01-01 18:55:21 +0100, , updated changelog,,
10230,e09ebf475c0056ab37a58d6242e79c230e88b1c4,lifford Wolf <clifford@clifford.at>, 2013-12-31 21:58:35 +0100, , fixed use limited length buffer abc blif parser,,
10231,ab3f6266ad732e0fc3e02e2addc0c5486293702a,lifford Wolf <clifford@clifford.at>, 2013-12-31 21:25:34 +0100, , use abc dff make test,,
10232,4892a3ce6dd6b7432ef1855707d656afd4878fcc,lifford Wolf <clifford@clifford.at>, 2013-12-31 21:25:09 +0100, , added abc dff clk support,,
10233,b3b00f1bf442cee0a2db6cc846cf9b866172496d,lifford Wolf <clifford@clifford.at>, 2013-12-31 15:41:40 +0100, , various small cleanup stdcells.v techmap code,,
10234,15acf593e707c6666459c0cfd121a5f0fc996571,lifford Wolf <clifford@clifford.at>, 2013-12-31 14:54:06 +0100, , added additional check a_signed b_signed cell constraint,,
10235,1cd975ef8de889bf7f51ea108fcb8df878c906df,lifford Wolf <clifford@clifford.at>, 2013-12-31 14:39:02 +0100, , updated abc rev 57517e81666b,,
10236,be5dab87fd49f0095678d7b69d35a8456a641178,lifford Wolf <clifford@clifford.at>, 2013-12-31 14:29:29 +0100, , using blif abc input format,,
10237,a582b9d1849a9cb1f13323d8894de3fdb0bc6c90,lifford Wolf <clifford@clifford.at>, 2013-12-31 13:51:25 +0100, , fixed commented techmap call test tool autotest.sh,,
10238,c616802ac717fd029a32714f18f26dc8c90a6723,lifford Wolf <clifford@clifford.at>, 2013-12-31 13:41:16 +0100, , always use blif abc output format,,
10239,364f277afba815029be8b4bf67e68547080df859,lifford Wolf <clifford@clifford.at>, 2013-12-29 20:18:22 +0100, , fixed stupid access delete bug,,
10240,bf607df6d57c3976880004192129eff8b1c0d0a9,lifford Wolf <clifford@clifford.at>, 2013-12-29 17:39:49 +0100, , fixed undef extend bitwise binary ops bug simplemap satgen,,
10241,74d0de3b74cdf5d41eacd588d69488290549fd7e,lifford Wolf <clifford@clifford.at>, 2013-12-28 12:14:47 +0100, , updated manual command reference manual.tex,,
10242,fe8ec32a1c401f54e0791d8d241ef583e09257dc,lifford Wolf <clifford@clifford.at>, 2013-12-28 12:10:32 +0100, , added new cell type manual,,
10243,c69c416d28015e496045d1b4529c465fbaad42e2,lifford Wolf <clifford@clifford.at>, 2013-12-28 11:54:40 +0100, , added bu0 cell easy correct mapping,,
10244,7f717875999f18065a69934db2075fd1508d3a7d,lifford Wolf <clifford@clifford.at>, 2013-12-28 11:24:36 +0100, , added sat prove set def input,,
10245,bd39263796fdf4f1c747a4a8449a0a484fdb3026,lifford Wolf <clifford@clifford.at>, 2013-12-28 10:30:31 +0100, , improved _mux_ handling opt_const,,
10246,d81e3ed3aeca4b517736b8c95b20b2e8b1e0c860,lifford Wolf <clifford@clifford.at>, 2013-12-28 10:29:22 +0100, , conservastive eqx nex opt_const code,,
10247,122b3c067b87464bd362ccce96fdeb84fa476653,lifford Wolf <clifford@clifford.at>, 2013-12-27 18:11:05 +0100, , fixed sat handling eqx nex unequal port width,,
10248,1dcbba1abf28afae846bd42f49d716892ffd685c,lifford Wolf <clifford@clifford.at>, 2013-12-27 16:25:27 +0100, , fixed parsing non arg macro call followed,,
10249,0f5ab7649e4496b1923cad6f093c735a2350fdc8,lifford Wolf <clifford@clifford.at>, 2013-12-27 15:15:20 +0100, , small cleanup satgen,,
10250,c9699fe76deb13209d61af461d9ce850a5113c8d,lifford Wolf <clifford@clifford.at>, 2013-12-27 15:10:07 +0100, , eqx nex fix opt_const,,
10251,72026a934ecfd072b2e0964a12ba4fdafc0f276e,lifford Wolf <clifford@clifford.at>, 2013-12-27 15:05:52 +0100, , fixed parsing macro argument expansion text starting,,
10252,ebf9abfeb6c65821ee4f1ef0f4ab16660348c45f,lifford Wolf <clifford@clifford.at>, 2013-12-27 14:32:42 +0100, , fixed sat handling eqx nex cell,,
10253,7b02a44efbb81ce2c97dcb87f1d8ca016c14ba76,lifford Wolf <clifford@clifford.at>, 2013-12-27 14:21:24 +0100, , fixed improved opt_const eqx nex handling,,
10254,369bf81a7049c96f62af084bb5007fbf45e36ab4,lifford Wolf <clifford@clifford.at>, 2013-12-27 14:20:15 +0100, , added support non const miter circuit,,
10255,ecc30255ba70910777a4586f5bd6abc818073293,lifford Wolf <clifford@clifford.at>, 2013-12-27 13:50:08 +0100, , added proper support constant expression,,
10256,11ffa7867794ee5bda2742830bda64976ad4f549,lifford Wolf <clifford@clifford.at>, 2013-12-27 13:27:21 +0100, , added sat set def set undef support,,
10257,fb31d10236635bf098210aa42327fbe2c8f3d08d,lifford Wolf <clifford@clifford.at>, 2013-12-27 13:02:46 +0100, , renamed sat set undef set undef,,
10258,334b0cc8033490de29b4ac896d0dcc2ecab0e59b,lifford Wolf <clifford@clifford.at>, 2013-12-21 20:47:22 +0100, , fixed dfflibmap unused output port,,
10259,8856cec308932d224da2061ca59d0eacf90f4793,lifford Wolf <clifford@clifford.at>, 2013-12-21 08:42:37 +0100, , prefer smallest cell dfflibmap,,
10260,1fb29050e57b99822db3b111647a87491f935ee9,lifford Wolf <clifford@clifford.at>, 2013-12-20 14:21:18 +0100, , cleanup dfflibmap cellmap exploration code,,
10261,eaf7d9675de7e54ef55b5cd45784c2ea7556e8cf,lifford Wolf <clifford@clifford.at>, 2013-12-20 12:34:34 +0100, , improved dfflibmap cellmap exploration,,
10262,404bcc2d1ed64dffa92b9891d930c6c53c192c1c,lifford Wolf <clifford@clifford.at>, 2013-12-20 12:13:51 +0100, , fixed dfflibmap endless loop bug,,
10263,2ee3ac4ba39cda4de82de53cac96826103851cd8,lifford Wolf <clifford@clifford.at>, 2013-12-20 12:11:58 +0100, , added log_dump api,,
10264,c904f5e197470b14ae7951010444edc8309b7807,lifford Wolf <clifford@clifford.at>, 2013-12-19 13:21:57 +0100, , prefer non inverted clock dfflibmap,,
10265,994c83db0143f5d86e1442577e0efcf0c2c57cda,lifford Wolf <clifford@clifford.at>, 2013-12-18 13:43:53 +0100, , added multiplier test case eda playground,,
10266,fbd06a1afcef77e32b1fbe6405f1e639995d2fa5,lifford Wolf <clifford@clifford.at>, 2013-12-18 13:41:36 +0100, , added elsif preproc support,,
10267,921064c20044f72a64bec12dbd73103bdd3f45e3,lifford Wolf <clifford@clifford.at>, 2013-12-18 13:21:02 +0100, , added support macro argument,,
10268,09bd82db217d27930d1eeec8d0dfd1e014c675b4,lifford Wolf <clifford@clifford.at>, 2013-12-08 15:42:27 +0100, , fix change readme,,
10269,6069715c9ee9710cf14945311cca222e27482610,lifford Wolf <clifford@clifford.at>, 2013-12-08 15:12:32 +0100, , finished appnote 011,,
10270,0bd08688b8403cd36494823789db3eacc6d4e1b7,lifford Wolf <clifford@clifford.at>, 2013-12-08 15:08:51 +0100, , progress appnote 011,,
10271,2b90ba1e96eb46ac0dcd9070f46a9451bd45868a,lifford Wolf <clifford@clifford.at>, 2013-12-07 23:58:55 +0100, , added sat max_undef feature,,
10272,1d000f93723174f22f421c84464be44b7c3bb1d8,lifford Wolf <clifford@clifford.at>, 2013-12-07 18:03:49 +0100, , progress appnote 011,,
10273,8a815ac74169f62a90511b9b4bda99ceaf5ae774,lifford Wolf <clifford@clifford.at>, 2013-12-07 17:28:51 +0100, , added sat undef support sat set init option,,
10274,ccf083e5b0a41373dc433b7490d8bf9a1ff726d0,lifford Wolf <clifford@clifford.at>, 2013-12-07 16:56:34 +0100, , fixed uninitialized const flag bug,,
10275,5de57e9970a76ae99f5baee46c60fc7f34aca772,lifford Wolf <clifford@clifford.at>, 2013-12-07 16:19:24 +0100, , fixed compiler warining pass sat eval.cc,,
10276,97aa421ad8c6779c07e7fd668b7bc1509ad2d2a4,lifford Wolf <clifford@clifford.at>, 2013-12-07 15:11:50 +0100, , progress appnote 011,,
10277,cd0324decd3a73a00710c3bae307e1e5918f4931,lifford Wolf <clifford@clifford.at>, 2013-12-07 11:58:55 +0100, , progress appnote 011,,
10278,325b764341091732f54d1135b57a8d75ce7b7c2a,lifford Wolf <clifford@clifford.at>, 2013-12-07 11:58:22 +0100, , added eval set undef eval table,,
10279,5d839047466724ceb30a01898f6c7e04edbaab16,lifford Wolf <clifford@clifford.at>, 2013-12-07 11:57:29 +0100, , fix improvement rtlil sigspec parse,,
10280,06d96e8fcf651a3fd16f5c64cbb01570471c7c0e,lifford Wolf <clifford@clifford.at>, 2013-12-06 12:53:20 +0100, , fix fsm detect extract better detection non fsm circuit,,
10281,8311492475090451c7c69ef076809bb5e9852f9b,lifford Wolf <clifford@clifford.at>, 2013-12-05 18:15:14 +0100, , fixed bug example prog appnote 011,,
10282,891e4b5b0d16a537e6d1ca0ecbc1ac3bafccecef,lifford Wolf <clifford@clifford.at>, 2013-12-05 13:26:17 +0100, , keep string string const ternary concat,,
10283,e935bb6edacf46e84959a2e7befa413497420a9a,lifford Wolf <clifford@clifford.at>, 2013-12-05 13:09:41 +0100, , added const folding support signed unsigned,,
10284,5c39948eadbcda58d0b880dc162572838dad01a2,lifford Wolf <clifford@clifford.at>, 2013-12-05 12:53:49 +0100, , added astnode mkconst_str api,,
10285,853538d78b0207ca218524cb766fd5cdb165478d,lifford Wolf <clifford@clifford.at>, 2013-12-04 21:33:00 +0100, , fixed generate disabled double warning auto wire,,
10286,3c220e0b3271af2505f45c9828d878a492831174,lifford Wolf <clifford@clifford.at>, 2013-12-04 21:19:54 +0100, , added support clog2 system function,,
10287,4a4a3fc3377243d85100b829a0f6b785376cce9f,lifford Wolf <clifford@clifford.at>, 2013-12-04 21:06:54 +0100, , various improvement support generate statement,,
10288,f4b46ed31e5f5c41bbd4ee1fdf996ecdc2010174,lifford Wolf <clifford@clifford.at>, 2013-12-04 14:24:44 +0100, , replaced api,,
10289,93a70959f3f67ffcee8159b18a5f68904e32a074,lifford Wolf <clifford@clifford.at>, 2013-12-04 14:14:05 +0100, , replaced rtlil const str generic decoder method,,
10290,a2d053694b6269bab8871a810142943fac6a3a18,lifford Wolf <clifford@clifford.at>, 2013-12-04 09:24:52 +0100, , fix sincos testbench gen,,
10291,d1517b7982a4d8be6ceede68577a519952674b4f,lifford Wolf <clifford@clifford.at>, 2013-12-04 09:10:41 +0100, , added sincos test case,,
10292,507c63d112658b658cc1f1fbbcbb20edc212294c,lifford Wolf <clifford@clifford.at>, 2013-12-04 09:10:16 +0100, , added support local regs named block,,
10293,b5afd75b0a8b620615bc53fa36d920760bdec46f,lifford Wolf <clifford@clifford.at>, 2013-12-04 09:09:42 +0100, , fixed gentb_constant handling autotest backend,,
10294,bb20aceeb39694d089cae7dc7f493976406d4b2d,lifford Wolf <clifford@clifford.at>, 2013-12-04 08:31:52 +0100, , abc releated makefile change,,
10295,637a12b7e3ddcf998ca020ab2c1eddb4bbd27c8d,lifford Wolf <clifford@clifford.at>, 2013-12-03 16:50:14 +0100, , minor improvement abc build,,
10296,0f4055d4c6be5d0e0423d4ea16b49610b368020e,lifford Wolf <clifford@clifford.at>, 2013-12-02 12:54:21 +0100, , progress appnote 011,,
10297,6e227e3666c7db1d40df27daa0b79c8055c57e83,lifford Wolf <clifford@clifford.at>, 2013-12-02 12:53:55 +0100, , fixed submod non primitive cell,,
10298,e881878341d676471dc867265bbc406ecb777948,lifford Wolf <clifford@clifford.at>, 2013-12-02 12:18:07 +0100, , fixed submod non cleaned design,,
10299,a66ca0472a171ecbdf9a99771129eb0f28aa55ac,lifford Wolf <clifford@clifford.at>, 2013-12-02 12:17:04 +0100, , added pas call_newsel api,,
10300,905eac04f1a16fcc54c92be87242a8a1e8922126,lifford Wolf <clifford@clifford.at>, 2013-12-02 11:29:39 +0100, , added history command,,
10301,97efc2ed5f5012ce2ee42a3abe2de3863e8259a6,lifford Wolf <clifford@clifford.at>, 2013-12-01 14:08:18 +0100, , fix memory_dff write port static address,,
10302,73e28f0e3900cc071f13365748212f1ef10cf0e2,lifford Wolf <clifford@clifford.at>, 2013-12-01 14:07:44 +0100, , progress appnote 011,,
10303,7295b25955ad6f185846e46e7a860e0b474f94a0,lifford Wolf <clifford@clifford.at>, 2013-11-29 16:42:49 +0100, , progress appnote 011,,
10304,e23a0072ec75ce19733fb4ae04e623b17dbbd475,lifford Wolf <clifford@clifford.at>, 2013-11-29 12:51:16 +0100, , progress appnote 011,,
10305,1b3a60976d0f74791277515cfad20dc7e37e1b9a,lifford Wolf <clifford@clifford.at>, 2013-11-29 11:55:18 +0100, , using rtlil id2cstr prompt printing,,
10306,ed441346ca315c50ede4a5c15670f14585f7d7f5,lifford Wolf <clifford@clifford.at>, 2013-11-29 10:33:36 +0100, , added dump option,,
10307,f89ecbc10002b4749099f189d60bc591fefe9467,lifford Wolf <clifford@clifford.at>, 2013-11-28 23:09:03 +0100, , progress appnote 011,,
10308,d90ef1e143f5c0e7ac72f9eccd849e3a96ac3e96,lifford Wolf <clifford@clifford.at>, 2013-11-28 13:04:45 -0800,17, merge pull request mschmoelzer master include unistd.h svgview.cpp required getcwd function,,
10309,10aa08dca171f6d337a3347467a388291445d868,lifford Wolf <clifford@clifford.at>, 2013-11-28 21:47:08 +0100, , fixed temp net name generation rtlil process generator abbreviated name matching,,
10310,c60aaf8fa3b7fdd1f827d2741f2ee6f9a323c9ec,lifford Wolf <clifford@clifford.at>, 2013-11-28 21:34:41 +0100, , added pattern support command,,
10311,293356e87cc7c798df45ce31f24252a5cf84ccd5,lifford Wolf <clifford@clifford.at>, 2013-11-28 21:13:16 +0100, , improved matching scheme select thus command,,
10312,792bbad44882914b9a0d3c20acfead7f67a46dbd,lifford Wolf <clifford@clifford.at>, 2013-11-28 21:02:19 +0100, , fix improvement show command,,
10313,6ad868ae258eb062e058e3c47fad2d81f6fcf6ef,artin SchmÃ¶lzer <martin@schmoelzer.at>, 2013-11-28 18:38:40 +0100, , include unistd.h svgview.cpp required getcwd function fix compilation arch linux otherwise fails signed martin schmã lzer,,
10314,9595eca181d94064fa20e4746c3888f3c8091f15,lifford Wolf <clifford@clifford.at>, 2013-11-28 17:39:16 +0100, , progress appnote 011,,
10315,0e52f3fa01dfc7280141871585ed180225a596e7,lifford Wolf <clifford@clifford.at>, 2013-11-28 17:37:50 +0100, , added src attribute process,,
10316,6dfb66d26298662b4e64d55cf3c9f07738528ebc,lifford Wolf <clifford@clifford.at>, 2013-11-28 13:48:38 +0100, , started writing appnote 011,,
10317,5af7f4db72586a8cc8c1e685eb5af8f635e91718,lifford Wolf <clifford@clifford.at>, 2013-11-28 13:35:28 +0100, , added support show pause show format dot,,
10318,143a58bccce1b8a4de9f80ce9402ac07c16471ce,lifford Wolf <clifford@clifford.at>, 2013-11-28 11:57:25 +0100, , added yosys svgviewer,,
10319,1268182f0bae91925d0b13011800a61fe1c4fe60,lifford Wolf <clifford@clifford.at>, 2013-11-28 00:43:17 +0100, , updated abc 9241719523f6,,
10320,9826f6ae029c67c01d6984970af0af9918080257,lifford Wolf <clifford@clifford.at>, 2013-11-27 20:43:42 +0100, , added svgviewer code possible future switch,,
10321,18e52d81bf0587f7767b3b558cbb4192d52e9d67,lifford Wolf <clifford@clifford.at>, 2013-11-27 09:08:42 +0100, , merge branch master github.com cliffordwolf yosys,,
10322,38e7fa6530f0c5ba5044dcd79f391e49fcdef84c,lifford Wolf <clifford@clifford.at>, 2013-11-27 09:08:35 +0100, , tighter integration abc build,,
10323,0256105ac21bdea384809772ca45559db4292307,lifford Wolf <clifford@clifford.at>, 2013-11-27 06:29:13 +0100, , set version number 0.1.0,,
10324,bc3cc8871973c23043da48c1db76f352b33ea259,lifford Wolf <clifford@clifford.at>, 2013-11-25 21:40:00 +0100, , started implementing undef support sat command,,
10325,3d95047ce2c08e60894b49832f1e1ffc6c599a0f,lifford Wolf <clifford@clifford.at>, 2013-11-25 21:08:34 +0100, , bugfixes new stat command,,
10326,4c7d6e63ecbbe6445e9450551676b7bb98d529f3,lifford Wolf <clifford@clifford.at>, 2013-11-25 20:43:57 +0100, , added stat command,,
10327,61412d167f7bfbdb407a772301665a4c6f5f2240,lifford Wolf <clifford@clifford.at>, 2013-11-25 16:50:45 +0100, , improvement satgen undef handling,,
10328,bd65e67d8a0ecc71ae0b5df56799e25dd5f2d99a,lifford Wolf <clifford@clifford.at>, 2013-11-25 15:12:01 +0100, , improvement satgen undef handling,,
10329,11e811858913cb2d03249d0a7239da10f4af5a7c,lifford Wolf <clifford@clifford.at>, 2013-11-25 15:10:32 +0100, , added ezsat vec_const api,,
10330,8c3f4b395712419f786b2d2bb013d94b7c09986a,lifford Wolf <clifford@clifford.at>, 2013-11-25 04:51:33 +0100, , started implementing undef handling satgen,,
10331,4d433317483d5db3087037619bb681a6e917fc7d,lifford Wolf <clifford@clifford.at>, 2013-11-25 02:50:34 +0100, , removed undef feature ezsat api,,
10332,76f7c10cfc7450e6be8eb25fc26f5447e05759b0,lifford Wolf <clifford@clifford.at>, 2013-11-24 23:31:14 +0100, , using simplemap mapper techmap,,
10333,3ee33cbdaf7ae8ef85e595fb2266ad92a17cfaeb,lifford Wolf <clifford@clifford.at>, 2013-11-24 22:52:30 +0100, , added simplemap pas,,
10334,1afe6589df136375c4322c9f10812e3b57f1200e,lifford Wolf <clifford@clifford.at>, 2013-11-24 20:44:00 +0100, , renamed stdcells_sim.v simcells.v fixed blackbox.v,,
10335,8dafecd34d772b1d9ec190b39913b236cdc8fb17,lifford Wolf <clifford@clifford.at>, 2013-11-24 20:29:07 +0100, , added module advanced techmap feature,,
10336,4011d476469a761ed05f91d11935f8ad07f901ba,lifford Wolf <clifford@clifford.at>, 2013-11-24 20:04:48 +0100, , added techmap option,,
10337,7d9a90396d119375567b42eb0ff4bb120c355d9a,lifford Wolf <clifford@clifford.at>, 2013-11-24 19:57:42 +0100, , added verilog frontend ignore_redef option,,
10338,20175afd298be717aa91a96c9d8654859cf2dd2d,lifford Wolf <clifford@clifford.at>, 2013-11-24 19:50:25 +0100, , added techmap share_map option,,
10339,019b3015418aaf848313ca05ce1ac59df1715052,lifford Wolf <clifford@clifford.at>, 2013-11-24 19:40:23 +0100, , early wire reg parameter width calculation ast simplify,,
10340,620b7c900a851526339c265ba6ea9510530de985,lifford Wolf <clifford@clifford.at>, 2013-11-24 17:58:05 +0100, , updated todos,,
10341,ae798d3fd5dc6bdd82083cce3994f449b829995e,lifford Wolf <clifford@clifford.at>, 2013-11-24 17:55:46 +0100, , fixed xilinx test bench,,
10342,41205afc39ae83881d82738765da148370eb5f4d,lifford Wolf <clifford@clifford.at>, 2013-11-24 17:47:22 +0100, , added proper dumping signed unsigned parameter verilog backend,,
10343,0ef22c76095bcca8ac7cacfc32e4ce6dd552addf,lifford Wolf <clifford@clifford.at>, 2013-11-24 17:37:27 +0100, , added support signed parameter ilang,,
10344,7eaad2218dab9feec82e8ffe7adbc58463cadb7d,lifford Wolf <clifford@clifford.at>, 2013-11-24 17:30:04 +0100, , removed obsolete test case,,
10345,f71e27dbf15d063ca45378ff2eb2d8102220f199,lifford Wolf <clifford@clifford.at>, 2013-11-24 17:29:11 +0100, , remove auto_wire framework smarter verilog standard,,
10346,609caa23b5e12547c043dc4a1827d1a531af1992,lifford Wolf <clifford@clifford.at>, 2013-11-24 17:17:21 +0100, , implemented correct handling signed module parameter,,
10347,1e6836933d8b74d391f816ccdcf71c972f8b1db1,lifford Wolf <clifford@clifford.at>, 2013-11-24 15:10:43 +0100, , added modelsim support autotest,,
10348,72b35e0b99381df7bda7fdd2811e67ae5cfad80a,lifford Wolf <clifford@clifford.at>, 2013-11-24 14:10:46 +0100, , fixed flatten top module detection use fully selected design,,
10349,981677cf09226925c272e818b1a7f7f552da9299,lifford Wolf <clifford@clifford.at>, 2013-11-24 05:05:50 +0100, , fixed make install dependency,,
10350,28093d9dd288484daa9df17585c1c9f174498359,lifford Wolf <clifford@clifford.at>, 2013-11-24 05:03:43 +0100, , added top attribute mark top module hierarchy,,
10351,a4edecb0cae0524b6f42d1a2c64af5a940c67a2f,lifford Wolf <clifford@clifford.at>, 2013-11-23 20:09:47 +0100, , updated command reference manual.tex,,
10352,db8ce0fe958f26d571028c276c3e3399e8dbdf3a,lifford Wolf <clifford@clifford.at>, 2013-11-23 20:04:51 +0100, , appnote 010 typo fix correction,,
10353,e216e0e2917afb6516c0499f8880d68cf71b7c40,lifford Wolf <clifford@clifford.at>, 2013-11-23 17:33:26 +0100, , appnote 010 progress,,
10354,5f9c7fc6eadd7bc70e13df4131c059ec9ae18103,lifford Wolf <clifford@clifford.at>, 2013-11-23 16:49:58 +0100, , improved handling techmap special wire,,
10355,1de12e1efc9d346d4c1847ddf9a85c38e9b503ee,lifford Wolf <clifford@clifford.at>, 2013-11-23 16:26:59 +0100, , improved handling initialized register,,
10356,532091afcbb8ba547392f51ba3a020d993e099da,lifford Wolf <clifford@clifford.at>, 2013-11-23 15:58:06 +0100, , added generic _techmap_ wire mechanism techmap pas,,
10357,9ab850e45eb907a6778c62eace974221d18b49c2,lifford Wolf <clifford@clifford.at>, 2013-11-23 05:46:51 +0100, , making prograss appnote 010,,
10358,3c023054bc996b768e4d72a6cc99f6ee23828649,lifford Wolf <clifford@clifford.at>, 2013-11-22 19:08:29 +0100, , progress appnote 010,,
10359,bf501b9ba3f01fa00d895a6681dcfafcfb51b248,lifford Wolf <clifford@clifford.at>, 2013-11-22 17:33:59 +0100, , started write appnote 010 verilog blif,,
10360,7b9ca46f8d23d3031482aae5ec640f97d67b7e97,lifford Wolf <clifford@clifford.at>, 2013-11-22 15:02:40 +0100, , updated command reference manual.tex,,
10361,295e352ba6aa1bd71431abc21a8f93735968cae6,lifford Wolf <clifford@clifford.at>, 2013-11-22 15:01:12 +0100, , renamed placeholder blackbox,,
10362,c854ad2e7ecae6115182e9210f2b6c57afa98c23,lifford Wolf <clifford@clifford.at>, 2013-11-22 14:53:57 +0100, , driver change fix,,
10363,a362fd81ae450a263d8b65983d6f84e46247f722,lifford Wolf <clifford@clifford.at>, 2013-11-22 14:08:43 +0100, , fixed performance bug verilog preprocessor,,
10364,058ceda6a0e955539d4439fc8fcf53ebf2787331,lifford Wolf <clifford@clifford.at>, 2013-11-22 14:08:10 +0100, , added performance measurement infrastructure,,
10365,e4429c480ea224ab9b5b0a98dbf5d9661a291b11,lifford Wolf <clifford@clifford.at>, 2013-11-22 12:46:02 +0100, , enable feature per default remove dependency reject feature flex,,
10366,18d003254ccdca6fd9cbfe59b7b27007873a26be,lifford Wolf <clifford@clifford.at>, 2013-11-22 04:41:20 +0100, , massive performance improvement refactoring rtlil sigspec optimize,,
10367,8e58bb330d4a7b6165eb667cffd0434b1616612e,lifford Wolf <clifford@clifford.at>, 2013-11-22 04:07:13 +0100, , added sigbit struct refactored rtlil sigspec extract,,
10368,7b01ba384f1374d6a6fb3d40d7dc5fd03d50ac31,lifford Wolf <clifford@clifford.at>, 2013-11-22 04:05:30 +0100, , improved make rule profiling debugging,,
10369,1c4a6411af4339a26d28d1e4b93cd2c44eb16228,lifford Wolf <clifford@clifford.at>, 2013-11-21 22:39:10 +0100, , updated abc,,
10370,40d9542647420e16d7980eeb917e3f2387b1f399,lifford Wolf <clifford@clifford.at>, 2013-11-21 21:52:30 +0100, , implemented _dffsr_ expression generator verilog backend,,
10371,95c94a02fc55664b5895f95e54a7212213539068,lifford Wolf <clifford@clifford.at>, 2013-11-21 21:26:56 +0100, , fixed async proc detection mem2reg,,
10372,09471846c553855c43224ce32d855c46f4df5140,lifford Wolf <clifford@clifford.at>, 2013-11-21 13:49:00 +0100, , major improvement mem2reg added init sync rule,,
10373,84ced2bb8ee2e6498b53ae6cdb77930aa98affbb,lifford Wolf <clifford@clifford.at>, 2013-11-21 03:01:20 +0100, , fixed bug add global_input,,
10374,64a5f8f75e99eb9970b69f2d7165c014a57c29cf,lifford Wolf <clifford@clifford.at>, 2013-11-20 21:00:43 +0100, , added proc_arst global_arst feature,,
10375,08ceb3729ed4eced7a4d9485878277cee710b41d,lifford Wolf <clifford@clifford.at>, 2013-11-20 19:55:52 +0100, , fixed ilang parser memory width,,
10376,2279b2a196aeaf16e853b09f2e00ad74e9c614ad,lifford Wolf <clifford@clifford.at>, 2013-11-20 19:37:40 +0100, , added add command wire,,
10377,65ad556f3df2f9dc967eda110579e6c355f06102,lifford Wolf <clifford@clifford.at>, 2013-11-20 13:57:40 +0100, , another name resolution bugfix generate block,,
10378,92035fb38ef8e7ac6319af659f7d682a047d2f70,lifford Wolf <clifford@clifford.at>, 2013-11-20 13:05:27 +0100, , implemented indexed part selects,,
10379,c4c299eb5a3d9c2b7c9932efb35669c09c1aacb4,lifford Wolf <clifford@clifford.at>, 2013-11-20 12:18:46 +0100, , allow memory bit select left side assignment,,
10380,0f04738f40aa0fa6400ab55f4a1f5f0c3b384fa8,lifford Wolf <clifford@clifford.at>, 2013-11-20 11:44:09 +0100, , added synthesis synopsys synthesis comment support,,
10381,ac2be2d892e3311b89744306e8c29445f588f590,lifford Wolf <clifford@clifford.at>, 2013-11-20 11:05:58 +0100, , fixed name resolution local task function generate block,,
10382,19dba2561ece488543e1728ba800386943abb77c,lifford Wolf <clifford@clifford.at>, 2013-11-20 10:51:32 +0100, , implemented part bit select memory read,,
10383,d248419fe0ec1f35d2f18b4f4aaf2c9525588fac,lifford Wolf <clifford@clifford.at>, 2013-11-20 02:10:48 +0100, , updated todos readme file,,
10384,e340532ce5d60129fbfb2e1b0a3eb916ec856b26,lifford Wolf <clifford@clifford.at>, 2013-11-20 01:49:37 +0100, , added init attribute fpga style reset value,,
10385,a1353ec61b00442bb5ebe9f30408324b89cf6a82,lifford Wolf <clifford@clifford.at>, 2013-11-19 23:13:41 +0100, , added make config sudo,,
10386,0c91f890c9d0d93822bfaf6af6e0755b9f0d2c51,lifford Wolf <clifford@clifford.at>, 2013-11-19 23:05:46 +0100, , install simlib datdir,,
10387,7ea7342c18590b945bd8064bb63c8030d74327cc,lifford Wolf <clifford@clifford.at>, 2013-11-19 22:48:48 +0100, , large improvement yosys config,,
10388,0dfdbd991afcbcc38110d22d489969ae33fb1f68,lifford Wolf <clifford@clifford.at>, 2013-11-19 20:35:31 +0100, , fixed parsing module argument one type used many args,,
10389,63285b300ca8a3057345f6b28ee20ff709ede24d,lifford Wolf <clifford@clifford.at>, 2013-11-19 01:03:57 +0100, , renamed temp module generated abc pas logic netlist,,
10390,c5e26f839c93af7bab93bffdab518f2a877291d9,lifford Wolf <clifford@clifford.at>, 2013-11-18 19:55:39 +0100, , added additional mem2reg testcase,,
10391,4f2edcf2f930f18a683a862b987fc36eb23f94c5,lifford Wolf <clifford@clifford.at>, 2013-11-18 19:55:12 +0100, , fixed two bug mem2reg functionality ast frontend,,
10392,79910a55473a697f4c4131151b15f42dc5337148,lifford Wolf <clifford@clifford.at>, 2013-11-18 19:54:36 +0100, , added dumping attribute ast frontend,,
10393,2a25e3bca351ad85b328ed808f4efdcf45f6b02c,lifford Wolf <clifford@clifford.at>, 2013-11-18 16:10:50 +0100, , fixed parsing default case last case,,
10394,de031841500ca7ef50daa4bb28c534f8b05dd6ee,lifford Wolf <clifford@clifford.at>, 2013-11-18 12:35:41 +0100, , fixed mem2reg reg usage outside always block,,
10395,97f2979bbae05cb8b4ead4522a8343a0b149c7a0,lifford Wolf <clifford@clifford.at>, 2013-11-18 12:01:00 +0100, , added commented osu025 maping command cmos techmap example,,
10396,7d52eb0ddb843afc67ec4bc23a3b25c6f74ef489,lifford Wolf <clifford@clifford.at>, 2013-11-17 13:26:31 +0100, , added level option minor driver cleanup,,
10397,2df5cd87b25049cac02ea2cb002b29f445906ddf,lifford Wolf <clifford@clifford.at>, 2013-11-16 15:17:32 +0100, , renamed abchgpull abcpull makefile,,
10398,f3345bd3b40a32aef80ae2920183c5f2fea02b21,lifford Wolf <clifford@clifford.at>, 2013-11-13 15:49:42 +0100, , improved building yosys abc,,
10399,a694324a75275d21a674f0a4a3b3537ea8c19c0e,lifford Wolf <clifford@clifford.at>, 2013-11-13 15:46:28 +0100, , fixed abc pas blif parser constant bit,,
10400,63060dcd2e36b9e0964953214ef01466296f4d29,lifford Wolf <clifford@clifford.at>, 2013-11-13 15:30:23 +0100, , fixed parsing parameter integer,,
10401,e5b974fa2af7ee372eb7ee4f59322099ee3c1bf9,lifford Wolf <clifford@clifford.at>, 2013-11-11 00:02:28 +0100, , cleanup bugfixes response new internal cell checker,,
10402,0fd3ebdb23dd1116a37c5277596d367487a283fb,lifford Wolf <clifford@clifford.at>, 2013-11-10 23:25:04 +0100, , added information internal cell type internal checker,,
10403,378cc509cd7dcb9db9f1e1b4023ab686955bc9f6,lifford Wolf <clifford@clifford.at>, 2013-11-10 23:24:21 +0100, , call internal checker often,,
10404,223892ac286b1dd0d09bf2449cd8953b1029ae68,lifford Wolf <clifford@clifford.at>, 2013-11-09 12:02:27 +0100, , improved user friendliness sat eval expression parsing,,
10405,2864cb3b59d1e293d3738eebbaf363b4e03d365e,lifford Wolf <clifford@clifford.at>, 2013-11-09 12:01:50 +0100, , silenced gcc warning spice backend,,
10406,18f9477e95aa57ce1659de1991117f881fa359bd,lifford Wolf <clifford@clifford.at>, 2013-11-09 11:38:17 +0100, , added verification sat model eval command,,
10407,259cc1391e1e53455d9919af453b78198454e13a,lifford Wolf <clifford@clifford.at>, 2013-11-08 11:40:36 +0100, , undef propagation related fix,,
10408,9f49d538e1e6bd59c848f19226c95949ba2f37b5,lifford Wolf <clifford@clifford.at>, 2013-11-08 11:06:11 +0100, , fixed handling different signedness power operand,,
10409,b04051a0e2f859c0d9f11109e8e05e9740438f9b,lifford Wolf <clifford@clifford.at>, 2013-11-08 05:20:15 +0100, , fixed keep attribute wire opt_clean,,
10410,4abc8e695ad0b3b11ae687d776856dd98b56101d,lifford Wolf <clifford@clifford.at>, 2013-11-08 04:44:09 +0100, , implemented const folding ternary undef select,,
10411,81b8f3292e997cc2fda5f3da63cbca2707936c35,lifford Wolf <clifford@clifford.at>, 2013-11-08 04:43:38 +0100, , removed debug log const_pow,,
10412,fc6dc0d7b8d3580df50558473c5d6365fd303191,lifford Wolf <clifford@clifford.at>, 2013-11-07 22:20:00 +0100, , fixed handling power operator,,
10413,d7cb62ac96c34a13707112718fe06353a4f34526,lifford Wolf <clifford@clifford.at>, 2013-11-07 19:19:53 +0100, , fixed extend vs. extend_u0 issue,,
10414,02f4f89fdba402a1fa74f2f88291f7e1a37db0f2,lifford Wolf <clifford@clifford.at>, 2013-11-07 18:18:16 +0100, , disabled const folding ternary select undef,,
10415,947bd9b96bb978e204275d6fbbc9ce9ff6eda28c,lifford Wolf <clifford@clifford.at>, 2013-11-07 18:17:10 +0100, , renamed extend_un0 extend_u0 use genrtlil,,
10416,0e1661f84e99f1d4a487e7a432b05a6cb2071714,lifford Wolf <clifford@clifford.at>, 2013-11-07 16:53:28 +0100, , fixed type sign extension opt_const handling,,
10417,ed4bcd52e5d7ab466a4bcd87ae787f1ab7c70fb7,lifford Wolf <clifford@clifford.at>, 2013-11-07 14:53:10 +0100, , fixed sign handling constant,,
10418,83a8b8b5caa9f0c3455715f78ff4f3bedab437f5,lifford Wolf <clifford@clifford.at>, 2013-11-07 14:08:53 +0100, , fixed const folding corner case parameter,,
10419,90300cbacc756b7ebacd41faf28d57180c20bb8c,lifford Wolf <clifford@clifford.at>, 2013-11-07 12:55:09 +0100, , removed done obsolete todo item,,
10420,b52bf379b91c86d9c022b099d329f2f2b9159801,lifford Wolf <clifford@clifford.at>, 2013-11-07 12:43:04 +0100, , fixed width detection replicate operator,,
10421,db42a8f89b283d9e43d288f2dc547f2e1037f595,lifford Wolf <clifford@clifford.at>, 2013-11-07 11:54:59 +0100, , fixed bitwise optimization opt_const,,
10422,536621a98ba6fd41bf170f5ad469df17f73ed2c8,lifford Wolf <clifford@clifford.at>, 2013-11-07 11:25:19 +0100, , fixed at_zero evaluation dynamic range,,
10423,f050c405190c50d2c1aed22644a9a207445e6592,lifford Wolf <clifford@clifford.at>, 2013-11-07 09:58:15 +0100, , various fix correct parameter support,,
10424,160adccca2cc8f81c2937cab03280603aaafb391,lifford Wolf <clifford@clifford.at>, 2013-11-07 03:01:28 +0100, , fixed fix propagation width hint signed unsigned,,
10425,404b46674b3bfec73ecac484bbf56354fd66f2c8,lifford Wolf <clifford@clifford.at>, 2013-11-07 00:58:06 +0100, , fixed techmap reduce_xnor multi bit output,,
10426,b41740060b28039c7e01fede41e6affb91867e02,lifford Wolf <clifford@clifford.at>, 2013-11-06 22:59:45 +0100, , fixed techmap multi bit output,,
10427,f485962c5e0866d84e56c7c95ded2cb9c5cba190,lifford Wolf <clifford@clifford.at>, 2013-11-06 22:42:07 +0100, , added handling unconnected unspecified signal eval,,
10428,7fe13faefae1e81ce68a399ae09ef396245b4c29,lifford Wolf <clifford@clifford.at>, 2013-11-06 22:41:21 +0100, , fixed propagation width hint signed unsigned,,
10429,8c523ef81d615515a2bf56e0886c5fad1aae85ad,lifford Wolf <clifford@clifford.at>, 2013-11-06 22:21:58 +0100, , improved undef handling consteval,,
10430,baeca48a240928d34c357c2f8a52d392236276de,lifford Wolf <clifford@clifford.at>, 2013-11-06 21:16:54 +0100, , additional fix undef propagation concat replicate ops,,
10431,6fcbc79b5c53c85dfbf37eba6ef8d8b3f7f7b1c7,lifford Wolf <clifford@clifford.at>, 2013-11-06 20:50:53 +0100, , improved width extension regard undef propagation,,
10432,f839b842a23a657c2431c84ff5a54b7684025622,lifford Wolf <clifford@clifford.at>, 2013-11-06 18:45:31 +0100, , fixed handling undef value cell consteval,,
10433,204572d926921608b8d1c3d59e96c7f25051527d,lifford Wolf <clifford@clifford.at>, 2013-11-06 14:12:44 +0100, , fixed handling undef value mux select input consteval,,
10434,031a91dc947e7b498ee01b480cd8372957cf37a5,lifford Wolf <clifford@clifford.at>, 2013-11-06 13:16:47 +0100, , added correct rtl undef handling eval vloghammer mode,,
10435,f94266bb427111cfea06c64ff42389a08c448264,lifford Wolf <clifford@clifford.at>, 2013-11-06 04:14:56 +0100, , added eval mode,,
10436,1d34fd7608d4bb9929b9e6ce6eb5038e3d8b3a0a,lifford Wolf <clifford@clifford.at>, 2013-11-05 15:52:29 +0100, , added support keep attribute wire,,
10437,27fec4e77c8d116deb90398400f5f2a1eb5cf785,lifford Wolf <clifford@clifford.at>, 2013-11-05 10:22:22 +0100, , fixed sign handling const eval sshl sshr,,
10438,2b5f4d1df3cb4ff8e47eaf4d2e48829eedb4bead,lifford Wolf <clifford@clifford.at>, 2013-11-04 21:30:57 +0100, , makefile destdir default usr local without quote,,
10439,f2786df1468c10ab9b845787b0b16732e26e9556,lifford Wolf <clifford@clifford.at>, 2013-11-04 21:29:36 +0100, , another fix early width sign detection ast simplifier,,
10440,31ddf7b9d47f12f3344385de2f861dbf1fd87440,lifford Wolf <clifford@clifford.at>, 2013-11-04 16:51:13 +0100, , merge branch master github.com cliffordwolf yosys,,
10441,d38c67f53d2284b0cb4e6ca2291b292442703c8a,lifford Wolf <clifford@clifford.at>, 2013-11-04 16:46:14 +0100, , fixed const folding ternary operator,,
10442,8d226da694ce5822a657ebbbed4a75406464b865,lifford Wolf <clifford@clifford.at>, 2013-11-04 15:37:09 +0100, , use proper bit width sign extension const folding,,
10443,f830666ec02a59eefa4547dfb633bc9b7b40d8f5,lifford Wolf <clifford@clifford.at>, 2013-11-04 04:35:35 -0800,16, merge pull request mschmoelzer master allow setting installation destination via destdir variable makefi ...,,
10444,58cfce6c5af48748e17e390ca190f2cf5426db32,artin SchmÃ¶lzer <martin.schmoelzer@student.tuwien.ac.at>, 2013-11-04 11:15:15 +0100, , allow setting installation destination via destdir variable makefile useful packaging yosys linux distribution allow package management system install file usr local http index.php http wiki packaging guideline signed martin schmã lzer,,
10445,ba305a7ca6f5d380d4cb2ead12c5bed5444b8423,lifford Wolf <clifford@clifford.at>, 2013-11-04 08:34:15 +0100, , improved comment topological sort edif backend,,
10446,1325514d33e553ab41314e5bc2f879bfd38511c7,lifford Wolf <clifford@clifford.at>, 2013-11-04 08:28:13 +0100, , fix early width sign detection ast simplifier,,
10447,472117d532c50f8973ad5c02463dcd36e4649f67,lifford Wolf <clifford@clifford.at>, 2013-11-04 06:04:42 +0100, , improved early width sign detection ast simplifier,,
10448,cd0fe7d7860f490b43cacb37752fe9bf983e2279,lifford Wolf <clifford@clifford.at>, 2013-11-03 22:01:32 +0100, , added simple topological sort edif backend,,
10449,1dcb683fcb7d67b045b7600fdd28ec354b78632b,lifford Wolf <clifford@clifford.at>, 2013-11-03 21:41:39 +0100, , write yosys version output file,,
10450,eab536a203cf542644fdf3a36eecb54599e684af,lifford Wolf <clifford@clifford.at>, 2013-11-03 21:13:21 +0100, , merge branch master github.com cliffordwolf yosys,,
10451,d2b083f5cb39d544130331ddb3d41a451b485c06,lifford Wolf <clifford@clifford.at>, 2013-11-03 18:56:45 +0100, , fixed ast frontend ast_concat,,
10452,f7f0af6f9cf11c176065a97c721ccf8172439dc9,lifford Wolf <clifford@clifford.at>, 2013-11-03 09:42:51 +0100, , added resolution positional argument hierarchy pas,,
10453,4a60e5842d6a39c5b1917b2a6b5f7433b08280a3,lifford Wolf <clifford@clifford.at>, 2013-11-03 09:00:51 +0100, , ignore explicit unconnected port intersynth backend,,
10454,ada80545faf6a0c0d871909f9e50e0f426b46ed8,lifford Wolf <clifford@clifford.at>, 2013-11-02 21:13:01 +0100, , behavior identical rev 0b4a64ac6adbd6 next testing constfold fix,,
10455,f912e029de64b17316c2d285bf728151e6bd6de3,lifford Wolf <clifford@clifford.at>, 2013-11-02 13:19:04 +0100, , added roadmap readme file,,
10456,943329c1dc25609f848d4f5ce837c362e5fd2642,lifford Wolf <clifford@clifford.at>, 2013-11-02 13:00:17 +0100, , various ast change early expression width detection prep constfold fix,,
10457,0b4a64ac6adbd6c61e09517c4ea98cabd8b8b9ad,lifford Wolf <clifford@clifford.at>, 2013-10-31 12:27:35 +0100, , added dffsr cell techlibs cmos cmos_cells.lib,,
10458,0efe16f118e20e30b5fce152cf668a0929a08439,lifford Wolf <clifford@clifford.at>, 2013-10-31 12:27:07 +0100, , added placeholder check dfflibmap cleaned placeholder check,,
10459,961eaa0077d4fe804ee63147752b9f2697d8b683,lifford Wolf <clifford@clifford.at>, 2013-10-31 12:02:18 +0100, , changed minisat feater defines,,
10460,d78a9dfb372654999916af46f35fe3914f960d9d,lifford Wolf <clifford@clifford.at>, 2013-10-31 11:15:00 +0100, , added paragraph readme file avoid mycells.lib confusion,,
10461,f024b19ed9b472ac3c72091c48f0b6e2d268d76a,lifford Wolf <clifford@clifford.at>, 2013-10-31 01:15:07 +0100, , readme file typo fix,,
10462,cc7986a3e57a05129b99cf02036f53c472c643b1,lifford Wolf <clifford@clifford.at>, 2013-10-31 01:09:24 +0100, , addition readme file,,
10463,3fc6c9aac6b869a2f3cda3697fe76e78a887740f,lifford Wolf <clifford@clifford.at>, 2013-10-30 17:25:39 +0100, , fixed ezminisat error undef prii64,,
10464,b8bfa020fa346a9c0afb79f8666c862280f169f1,lifford Wolf <clifford@clifford.at>, 2013-10-30 00:47:58 +0100, , added detection endless recursion fsm_detect pas,,
10465,888c43210b4be97a65c99781734cd8cdd6363191,lifford Wolf <clifford@clifford.at>, 2013-10-30 00:47:31 +0100, , fixed help message typo memory pas,,
10466,613750155d81a3116a7774fb2db7c7c4af28d126,lifford Wolf <clifford@clifford.at>, 2013-10-29 11:01:04 +0100, , added format option splitnets,,
10467,6bfeb17f05522b5f3e8839919b2d7aed85c7e2f0,lifford Wolf <clifford@clifford.at>, 2013-10-27 14:35:15 -0700,12, merge pull request jameswalmsley master example ported mojo counter example zynq zed board,,
10468,40b3551b45ea4a9901f68f1ecd0983270973a1f1,ames Walmsley <james@fullfat-fs.co.uk>, 2013-10-27 21:48:39 +0100, , example ported mojo counter example zynq zed board adding tutorial day,,
10469,f39c0c992839fb79f667d404a6edc85bcb662dcf,lifford Wolf <clifford@clifford.at>, 2013-10-27 10:05:19 +0100, , fixed installed yosys,,
10470,88cd2eadf5f889eb0187f25789a9e6bd95ccdb7b,lifford Wolf <clifford@clifford.at>, 2013-10-27 09:52:00 +0100, , cleanup xilinx example,,
10471,4a3669d871dccf7ff772ad584b9f1271f75e4eb5,lifford Wolf <clifford@clifford.at>, 2013-10-27 09:33:47 +0100, , added synth_xilinx command,,
10472,73e68fe323408e7ca953bf6e57ff23387696bc3c,lifford Wolf <clifford@clifford.at>, 2013-10-27 09:33:26 +0100, , added api makefile rule share file,,
10473,bd2c8ec886cc34eac22493620de74b86b7f3628d,lifford Wolf <clifford@clifford.at>, 2013-10-27 09:30:58 +0100, , added design full_selection helper method,,
10474,90b016716b363977cf3dfc84d9502913469296ec,lifford Wolf <clifford@clifford.at>, 2013-10-27 09:30:17 +0100, , moved simple xilinx counter sim example subdir,,
10475,02f321b6fcd17c94ad633d1070c03cbec1eb86e8,lifford Wolf <clifford@clifford.at>, 2013-10-27 08:21:56 +0100, , xilinx mojo_counter example working,,
10476,d9fa1e5a1d01e5a69dca6f8f0d760b047f29a772,lifford Wolf <clifford@clifford.at>, 2013-10-27 08:21:05 +0100, , fixed hex string generation bug edif backend,,
10477,d635f8adaa40ca1e52c5da7b71d70284d6aef7dc,lifford Wolf <clifford@clifford.at>, 2013-10-26 22:29:40 +0200, , renamed techlibs xilinx7 techlibs xilinx,,
10478,4007b41d40147bf3d282f25f6c177a17fb2a8f76,lifford Wolf <clifford@clifford.at>, 2013-10-26 22:28:42 +0200, , improved xilinx mojo_counter example,,
10479,ceb971eab9802e695e52064d4f7369ab6daea3b3,lifford Wolf <clifford@clifford.at>, 2013-10-26 22:27:40 +0200, , added support buffer iopadmap,,
10480,b934a2d20940de78c1d33ebe481e4230744392b5,lifford Wolf <clifford@clifford.at>, 2013-10-26 17:22:29 +0200, , added another xilinx example funcional yet,,
10481,dd56004fc06c0ce4786457010fc9c70354ea3381,lifford Wolf <clifford@clifford.at>, 2013-10-24 18:20:06 +0200, , added support flip flop dfflibmap,,
10482,628b994cf6223a03d0d57bad193675dc93e88d65,lifford Wolf <clifford@clifford.at>, 2013-10-24 16:54:05 +0200, , added support complex set reset flip flop proc_dff,,
10483,e679a5d04633e0c0626057ed2760ddb9595eea5d,lifford Wolf <clifford@clifford.at>, 2013-10-24 11:37:54 +0200, , fixed handling boolean attribute pass,,
10484,e9dede01ca8834ea3c211862a5d6c0119b2b578a,lifford Wolf <clifford@clifford.at>, 2013-10-24 11:27:30 +0200, , fixed handling boolean attribute backends,,
10485,23cf23418cd28b98c11a1ed3fb45dbb927f48e65,lifford Wolf <clifford@clifford.at>, 2013-10-24 11:20:13 +0200, , fixed handling boolean attribute frontends,,
10486,eae43e2db430c951018b5cb70f047de84ad010b0,lifford Wolf <clifford@clifford.at>, 2013-10-24 10:59:27 +0200, , fixed handling boolean attribute kernel,,
10487,77726fb5fe2bdf76ac8146e05bb776af99eb0f51,lifford Wolf <clifford@clifford.at>, 2013-10-23 18:38:31 +0200, , fixed parsing value attribute ilang,,
10488,d61699843fc3ecab9c484d911f43877e9a7a9d3d,lifford Wolf <clifford@clifford.at>, 2013-10-21 14:51:58 +0200, , improved handling dff async reset,,
10489,56ea2306764e1363688e0f9e1146f98bd48d3037,lifford Wolf <clifford@clifford.at>, 2013-10-19 00:50:13 +0200, , added handling multiple async path proc_arst,,
10490,8e8f1994b837e19dfa9362110dee34f1099d2c4d,lifford Wolf <clifford@clifford.at>, 2013-10-18 14:19:45 +0200, , changed new_wire api return wire signal,,
10491,bfa1a65fa9de21f96419bb7d947a57d5e2d7f9e6,lifford Wolf <clifford@clifford.at>, 2013-10-18 13:26:52 +0200, , added dffsr support proc_dff pas,,
10492,cc5e379eca3cea2369c49ebf8e554b35614495de,lifford Wolf <clifford@clifford.at>, 2013-10-18 13:25:24 +0200, , added rtlil new_wire macro,,
10493,0836a1f2ba3990fff81b353adfe93cfd35ae7246,lifford Wolf <clifford@clifford.at>, 2013-10-18 13:24:44 +0200, , bugfix dffsr techmap rule,,
10494,8197169f8ddd7ef832e5f977bdcd2214d9c3bd1f,lifford Wolf <clifford@clifford.at>, 2013-10-18 12:29:21 +0200, , added techmap rule dffsr dlatch,,
10495,e0f693cbb09ac1a952fc49e507daefa30169bd35,lifford Wolf <clifford@clifford.at>, 2013-10-18 12:13:34 +0200, , added _sr_ _dffsr_ _dlatch_,,
10496,5998c101a46c5121db0fa73b3af1f180a73d7fd5,lifford Wolf <clifford@clifford.at>, 2013-10-18 11:56:16 +0200, , added dffsr dlatch cell type,,
10497,9bc703b9648c041f79f5a3460f93dfc6154a669b,lifford Wolf <clifford@clifford.at>, 2013-10-17 22:19:38 +0200, , improved way connecting port techmap pas,,
10498,8cc53ef72c5b65d33a3fb3c2467ce32c961bab91,lifford Wolf <clifford@clifford.at>, 2013-10-17 22:10:55 +0200, , prefer connected signal iff public name,,
10499,30b0de006f50f4c9234d86d3c1986846c27a72ae,lifford Wolf <clifford@clifford.at>, 2013-10-17 21:37:18 +0200, , added buf true false option blif backend,,
10500,95dbacefbf9045d191db421af8c6e77bf315d329,lifford Wolf <clifford@clifford.at>, 2013-10-17 21:00:37 +0200, , fixed bug synthesis memory never written,,
10501,c20571ca5e908d8fe85e41c1632e84de582dc68b,lifford Wolf <clifford@clifford.at>, 2013-10-17 20:48:40 +0200, , avoid arranging signal register output,,
10502,f5c0ed6c79010df60cdb7ab3ea4c26ed3d61e2f1,lifford Wolf <clifford@clifford.at>, 2013-10-17 02:41:59 +0200, , fixed detection major wire opt_clean,,
10503,96e7abad48c942452f247267f219d38be902f804,lifford Wolf <clifford@clifford.at>, 2013-10-16 16:16:06 +0200, , added iopadmap pas,,
10504,b6db2d9b3382ac3725f81586198ad7d9c014e990,lifford Wolf <clifford@clifford.at>, 2013-10-16 15:32:26 +0200, , moved dfflibmap pass dfflibmap pass techmap,,
10505,5745d3de9afdf525751a1d63d2c936005fe43476,lifford Wolf <clifford@clifford.at>, 2013-10-16 10:57:18 +0200, , added map par bitgen xlinx7 example,,
10506,845590aa8e3a7994b7082b5f0b4ab39c377163ba,lifford Wolf <clifford@clifford.at>, 2013-10-16 06:32:35 +0200, , fixed parsing liberty file statement clocked_on clk patch tim edward,,
10507,a12d39bc86b2161947f83f0dcb52da9dcf7744c3,lifford Wolf <clifford@clifford.at>, 2013-10-11 22:25:23 +0200, , added recommended apt get command readme,,
10508,a97520785a8d37b0a0972f24c1e93aa365f29669,lifford Wolf <clifford@clifford.at>, 2013-10-11 21:17:01 +0200, , fixed minisat include,,
10509,02efafa7f1c38dc2f49d03b62deba5ab56c2f51e,lifford Wolf <clifford@clifford.at>, 2013-10-03 16:03:30 +0200, , pinned abc revision 0f9e5488ced3,,
10510,5dce6379aa7e3a89b58efb60db21f34343ee089d,lifford Wolf <clifford@clifford.at>, 2013-09-17 13:07:12 +0200, , improvement edif backend,,
10511,dc767d4e4cc514e922b2f829b16748a2ee646c85,lifford Wolf <clifford@clifford.at>, 2013-09-15 13:33:33 +0200, , added additional option blif backend,,
10512,0ec5542ab47fe5a69258f9101fa491ccd2881c1e,lifford Wolf <clifford@clifford.at>, 2013-09-15 13:13:01 +0200, , added blif backend,,
10513,28069e8a10b78071b4dbb1ac60d41ee25666f7f9,lifford Wolf <clifford@clifford.at>, 2013-09-15 12:19:06 +0200, , couple small fix spice backend,,
10514,288ba9618af9c5ba9db1131955c92d59166d120d,lifford Wolf <clifford@clifford.at>, 2013-09-15 11:52:57 +0200, , moved common techlib file techlibs common,,
10515,647c23b7b7e3a72fc64d9b1ad07dacd590865898,lifford Wolf <clifford@clifford.at>, 2013-09-15 11:41:05 +0200, , updated manual,,
10516,2c9bd23801fc00463cd218319c7f2f3a89852260,lifford Wolf <clifford@clifford.at>, 2013-09-14 13:29:11 +0200, , added spice testbench techlibs cmos,,
10517,bbe5aa446b413c6298a4b0b13f6fabcd6c984cb6,lifford Wolf <clifford@clifford.at>, 2013-09-14 11:23:45 +0200, , added spice backend,,
10518,70476e24314454d1cc95a4cba24a3c5efce64d64,lifford Wolf <clifford@clifford.at>, 2013-09-03 19:10:25 +0200, , merge branch master github.com cliffordwolf yosys,,
10519,73914d1a414ad2277beca87fe1c52a564a796481,lifford Wolf <clifford@clifford.at>, 2013-09-03 19:10:11 +0200, , added selected option various backends,,
10520,09e200797a5f1aca9cadf9300f09b3b56191c39d,lifford Wolf <clifford@clifford.at>, 2013-08-28 08:48:49 +0200, , encode large bit parameter hex string edif backend,,
10521,2feee7415d012cf3a3bc08302d62aadc9d7ba100,lifford Wolf <clifford@clifford.at>, 2013-08-27 14:22:11 +0200, , improved edif backend,,
10522,6685ad436e971ff896b260a782fad1edd3accc89,lifford Wolf <clifford@clifford.at>, 2013-08-27 13:12:26 +0200, , added mapping techlibs xilinx7 testbench expose edif backend todos,,
10523,5059b3166098044a87b3d0b7f3ae2957df7e6194,lifford Wolf <clifford@clifford.at>, 2013-08-22 20:26:19 +0200, , added simple xilinx7 technology mapping file,,
10524,39ee561169ba04374c2c630a5ef5a61537a67c13,lifford Wolf <clifford@clifford.at>, 2013-08-22 20:22:19 +0200, , explicit integer output verilog backend,,
10525,4f4cb2307f8405f25e62cea264ebf20973ab30b1,lifford Wolf <clifford@clifford.at>, 2013-08-22 14:30:33 +0200, , added correct encoding identifier edif backend,,
10526,aba8639a3fbc2e5f4ff0ffd18aac98a97ba6ae75,lifford Wolf <clifford@clifford.at>, 2013-08-22 11:34:55 +0200, , added edif backend still construction,,
10527,8409956c0c1b96b69f7b43085a9fe943f23a597f,lifford Wolf <clifford@clifford.at>, 2013-08-21 09:47:06 -0700,10, merge pull request hansiglaser master fixed verilog parser filename line numbering issue include file,,
10528,f8107ab7fc90dc3458769c9fe6bab0eb5c159368,lifford Wolf <clifford@clifford.at>, 2013-08-21 12:16:44 +0200, , minor documentation fix,,
10529,f352205635ddc5f5e872eafb4eebb4f770440d2b,ohann Glaser <Johann.Glaser@gmx.at>, 2013-08-21 09:20:59 +0200, , fixed verilog parser filename line numbering issue include file,,
10530,459e8964fd5ff115c3fdd1c4487f0fe62bd46137,lifford Wolf <clifford@clifford.at>, 2013-08-20 09:38:31 -0700,9, merge pull request hansiglaser master added support include directory new argument read_verilog command,,
10531,a99c22415783f5c829be5fd2ba77246b15a2734b,ohann Glaser <Johann.Glaser@gmx.at>, 2013-08-20 15:48:16 +0200, , added support include directory new argument read_verilog command,,
10532,8e31a924070ede11967cce8c3161ffc79847932d,lifford Wolf <clifford@clifford.at>, 2013-08-20 03:36:34 -0700,8, merge pull request hansiglaser master added support notif0 notif1 primitive,,
10533,6c4cbc03c2bad021c78da85f97bea1ef7c8caea0,ohann Glaser <Johann.Glaser@gmx.at>, 2013-08-20 11:23:59 +0200, , added support notif0 notif1 primitive,,
10534,e3aa0514f22ccdb1b25856ca81462f86f2a5c612,lifford Wolf <clifford@clifford.at>, 2013-08-20 10:12:54 +0200, , added cleaning old version_ file version_ make rule,,
10535,485e870bcd563c843a257b4c8178589c9c3a3e66,lifford Wolf <clifford@clifford.at>, 2013-08-20 09:48:12 +0200, , added version info yosys command added option,,
10536,1af1cebb64b5d8d3f0a66d01d05762a15b3bc0db,lifford Wolf <clifford@clifford.at>, 2013-08-20 09:46:05 +0200, , minor fix abc build instruction abc pas,,
10537,0003743432dc804f65e61253ee71883175693d86,lifford Wolf <clifford@clifford.at>, 2013-08-19 20:58:01 +0200, , fixed width sign detection operator,,
10538,8656b1c08f34c3585ac8ec0e7285fbaaad6a7bc8,lifford Wolf <clifford@clifford.at>, 2013-08-19 19:50:04 +0200, , added support bufif0 bufif1 primitive,,
10539,4214561890c4d25d8a172ea7d8b8201f800b3c90,lifford Wolf <clifford@clifford.at>, 2013-08-19 19:49:14 +0200, , improved ast dumping ast verilog frontend,,
10540,a860efa8ac37dfe20cd74324dd02136082aa2c1c,lifford Wolf <clifford@clifford.at>, 2013-08-15 21:00:06 +0200, , implemented div zero behavior found synthesis tool,,
10541,78658199e662979c8f9223be53b04c9d87a1d6f7,lifford Wolf <clifford@clifford.at>, 2013-08-15 18:23:42 +0200, , fixed signed div mod const eval rounding stuff,,
10542,457dc09cdc3546d70eb347d35ad28ffca1621f7d,lifford Wolf <clifford@clifford.at>, 2013-08-15 14:40:26 +0200, , added ezsat api creation anonymous vector,,
10543,2f3da54f269fac5dab4b03eec80182c534f8c28f,lifford Wolf <clifford@clifford.at>, 2013-08-15 11:40:01 +0200, , added sat switch,,
10544,d0e93e04d1cc196264b0bbcf1aafcfba0adb2ea0,lifford Wolf <clifford@clifford.at>, 2013-08-15 11:09:30 +0200, , added eval mode,,
10545,759852914df00609f8797315c6cec76f1c8a3981,lifford Wolf <clifford@clifford.at>, 2013-08-12 14:47:50 +0200, , added support shifter encoding,,
10546,ccf36cb7d81a9513db15b8a36c240d2c7ec9f5b5,lifford Wolf <clifford@clifford.at>, 2013-08-11 16:27:15 +0200, , added sat support div mod cell,,
10547,a5836af172a154bc0b8f9fdea34e140a5662bc99,lifford Wolf <clifford@clifford.at>, 2013-08-11 13:59:14 +0200, , added clean purge support,,
10548,080f0aac3490114c483cc37c1febd0698970d0fe,lifford Wolf <clifford@clifford.at>, 2013-08-11 13:33:38 +0200, , added shortcut clean,,
10549,6068b8902f1e182a404423cdf686643719bbfdd7,lifford Wolf <clifford@clifford.at>, 2013-08-10 15:03:13 +0200, , freduce performance fix,,
10550,c8763301b436d05c1040adb1615e75ccbfde93e8,lifford Wolf <clifford@clifford.at>, 2013-08-09 17:09:24 +0200, , added div mod technology mapping,,
10551,376150c9265e01a7b012d716db0325af3776b6b0,lifford Wolf <clifford@clifford.at>, 2013-08-09 15:20:22 +0200, , added techmap opt mode,,
10552,05483619f0b776eda2f96ca7a9bfb8cdc3732a0e,lifford Wolf <clifford@clifford.at>, 2013-08-09 12:42:32 +0200, , fix improve determinism,,
10553,d97782b848bf5da4529e5b732b1ad06177539a93,lifford Wolf <clifford@clifford.at>, 2013-08-08 15:46:00 +0200, , sort ctrl signal fsm_extract,,
10554,6a40e46a042ace384cabd78c7db967a271aadae7,lifford Wolf <clifford@clifford.at>, 2013-08-08 10:56:27 +0200, , added try option freduce pas,,
10555,8cd153612e92fbbb216d78e19dee105b58148f42,lifford Wolf <clifford@clifford.at>, 2013-08-08 10:53:37 +0200, , added clean command verbose opt_clean,,
10556,56e01ce3895369ce1ecda166c11c3df3648f24b2,lifford Wolf <clifford@clifford.at>, 2013-08-07 19:38:19 +0200, , fixed topological ordering freduce pas,,
10557,e7298576479eadf0a40c1c244d67e98b3238262f,lifford Wolf <clifford@clifford.at>, 2013-08-07 18:39:49 +0200, , improved handling private name opt_clean rename command,,
10558,3f5d7df603dd80d7f877e8050fc4b572318ae62e,lifford Wolf <clifford@clifford.at>, 2013-08-07 02:19:35 +0200, , added stubnets example manual prog chapter,,
10559,653750faac4a2bf17440851c2ec7207a6a8ddcaa,lifford Wolf <clifford@clifford.at>, 2013-08-06 15:53:09 +0200, , small bugfixes freduce pas,,
10560,6efca9ea5a64cd2440c9736c4db863e78d14b5c6,lifford Wolf <clifford@clifford.at>, 2013-08-06 15:04:52 +0200, , added freduce command,,
10561,117489f95ac70632897a7048705923353bba0447,lifford Wolf <clifford@clifford.at>, 2013-08-06 15:04:24 +0200, , fixed sigpool del method,,
10562,ff965424c2bc82cba4380a785b1a22c3249686fd,lifford Wolf <clifford@clifford.at>, 2013-08-06 15:03:46 +0200, , added proper deallocation history buffer,,
10563,8b2f7792ba7a1f4c42f6185a24bd49c6f6985863,lifford Wolf <clifford@clifford.at>, 2013-08-01 20:02:15 +0200, , updated todo section readme,,
10564,0f38008ed34e36e798f521b4b6d4fea89ae31a3b,lifford Wolf <clifford@clifford.at>, 2013-07-27 14:27:51 +0200, , added design command reset save load,,
10565,974b6a947c822e9f1a5e67c4847c98b923d30398,lifford Wolf <clifford@clifford.at>, 2013-07-26 00:01:31 +0200, , added help write web command reference manual,,
10566,98906b211cf96ef13357ab4972c8d808b3b42bb9,lifford Wolf <clifford@clifford.at>, 2013-07-25 15:01:02 +0200, , fixed comment manual rtlil ilang syntax,,
10567,36c39cbd04c760a833cb746ac5c71d667d9c87a7,lifford Wolf <clifford@clifford.at>, 2013-07-25 14:00:16 +0200, , added rtlil liberty syntax highlighting manual,,
10568,88d0829d65c298d1918e4e4c3a01a00cc58780ba,lifford Wolf <clifford@clifford.at>, 2013-07-24 20:19:08 +0200, , automatically run proc extract map file,,
10569,ad9bbcbf40451231178ccce67ab5aaff37da81da,lifford Wolf <clifford@clifford.at>, 2013-07-23 16:19:34 +0200, , added lut cell abc lut mapping support,,
10570,d815f1c77016a50a58260188283918c7aec958ae,lifford Wolf <clifford@clifford.at>, 2013-07-23 14:19:47 +0200, , fixed make clean manual file,,
10571,3bb199615157212a34b0bc43b19b6379ea2f45b6,lifford Wolf <clifford@clifford.at>, 2013-07-21 15:04:37 +0200, , added web site link readme,,
10572,61ed6b32d1f5fbfda9c6effdaa678092f8156bfa,lifford Wolf <clifford@clifford.at>, 2013-07-20 15:19:12 +0200, , added yosys manual,,
10573,3650fd7fbe45a00792770d9ecb9397bc27ea0845,lifford Wolf <clifford@clifford.at>, 2013-07-12 13:13:04 +0200, , fix ternary sign handling,,
10574,ded769c98cffe5682c0211dba08abc4a1efe3d5a,lifford Wolf <clifford@clifford.at>, 2013-07-12 01:15:37 +0200, , fixed sign handling ternary operator,,
10575,3cd97a205f30e9c0671b3a909f3371fe02e0f0b2,lifford Wolf <clifford@clifford.at>, 2013-07-11 19:31:57 +0200, , added ast frontend refactoring todo,,
10576,b380c8c790233f9237b503656cfd28fd5e65eff5,lifford Wolf <clifford@clifford.at>, 2013-07-11 19:24:59 +0200, , another vloghammer related bugfix,,
10577,a9fefc6ce1c0c351f88e61ec2a01ec64fc30d28f,lifford Wolf <clifford@clifford.at>, 2013-07-10 12:52:29 +0200, , bugfixes empty signal vector,,
10578,ed62fcdbe224207434c5f643734f2627264826c5,lifford Wolf <clifford@clifford.at>, 2013-07-09 23:53:55 +0200, , fixed sign propagation bit wise operator,,
10579,5dab327b30cb1d864297b22a15f0fce4b374a841,lifford Wolf <clifford@clifford.at>, 2013-07-09 23:41:28 +0200, , fix ast expression sign width handling,,
10580,618b2ac994360de4ffc9299aecb104a5bf5ba721,lifford Wolf <clifford@clifford.at>, 2013-07-09 19:00:10 +0200, , merge branch master github.com cliffordwolf yosys,,
10581,7daeee340a7edad3f4450e1392f8bad8d8b9cb7c,lifford Wolf <clifford@clifford.at>, 2013-07-09 18:59:59 +0200, , fixed shift ops large right hand side,,
10582,00a6c1d9a57da0e0b0fef07b2d618847ed93a9fd,lifford Wolf <clifford@clifford.at>, 2013-07-09 14:31:57 +0200, , major redesign expr width sign detecion verilog ast frontend,,
10583,e8da3ea7b647f2c1eeba8a84590df7b05ca4e046,lifford Wolf <clifford@clifford.at>, 2013-07-07 16:49:30 +0200, , fixed another bug found using vloghammer,,
10584,eff68560a2914791c8d0377edb5922fd5077f4f3,lifford Wolf <clifford@clifford.at>, 2013-07-07 15:40:26 +0200, , fixed ast_constant node generation,,
10585,52d21a63ca7eaf153ed0ee24e3aa355e8deb48cc,lifford Wolf <clifford@clifford.at>, 2013-07-07 13:01:15 +0200, , removed test xsthammer test available vloghammer seperate repository http github.com cliffordwolf vloghammer,,
10586,cf885c4a28590d79f9c1bdcf47d40846cce68488,lifford Wolf <clifford@clifford.at>, 2013-07-07 12:59:30 +0200, , added opt_clean purge option,,
10587,0c0197cf45ae5ca0f40cfeb34d289acc9bca5b7e,lifford Wolf <clifford@clifford.at>, 2013-07-07 12:59:00 +0200, , fixed handling opt_const,,
10588,92a5961fd3b1c880605b114edfbbafbefb20b377,lifford Wolf <clifford@clifford.at>, 2013-07-05 19:33:42 +0200, , fixed vivado related xsthammer bug,,
10589,940f838dae6062af0e9aaf6223b05e483aef5300,lifford Wolf <clifford@clifford.at>, 2013-07-05 16:04:02 +0200, , various improvement xsthammer report generator,,
10590,3fd37061bf72e6ae300719cf00aacac82ac5a774,lifford Wolf <clifford@clifford.at>, 2013-07-05 15:29:03 +0200, , added work around isim bug xsthammer report script,,
10591,f519297da93778da78539560a346608cfef09716,lifford Wolf <clifford@clifford.at>, 2013-07-05 15:00:20 +0200, , fixed gcc warning ezminisat,,
10592,238ff1481091a9dd006edd6b68c77b5568639ce9,lifford Wolf <clifford@clifford.at>, 2013-07-05 14:46:33 +0200, , added carry4 xilinx cell xsthammer cell lib,,
10593,45105faf25150a56c6396cc8221be6a9b9c6870e,lifford Wolf <clifford@clifford.at>, 2013-07-05 14:21:24 +0200, , added xsthammer report generator,,
10594,cd33db25d174727b4c2ccb0d6b455238a81a32e3,lifford Wolf <clifford@clifford.at>, 2013-07-04 21:26:49 +0200, , improved xsthammer quartus support,,
10595,14c84c111badf52d7830d4473e27534d076550f7,lifford Wolf <clifford@clifford.at>, 2013-07-04 14:50:03 +0200, , added altera cyclon iii cell library xsthammer,,
10596,a4fd3cde8cb93f43f5fa0082cf244eb280a2581c,lifford Wolf <clifford@clifford.at>, 2013-07-04 14:17:25 +0200, , documentation update,,
10597,56432a920f9c2189ead2f724f18cde20aad7bf99,lifford Wolf <clifford@clifford.at>, 2013-07-04 14:12:33 +0200, , added defparam support verilog ast frontend,,
10598,3b294b391202bdac25c822cc06d7572249b38949,lifford Wolf <clifford@clifford.at>, 2013-07-03 23:54:43 +0200, , added qmake makefile variable,,
10599,be1fca342817447e7170593f364d86e94eff84fe,lifford Wolf <clifford@clifford.at>, 2013-07-03 20:40:54 +0200, , added altera quartus support xsthammer,,
10600,28539541edc2df0c5e27034281cc20fe92ccb699,lifford Wolf <clifford@clifford.at>, 2013-07-03 11:19:18 +0200, , progress xsthammer,,
10601,a5fe2565b72c3e80f981a9694072233876bf7c9a,lifford Wolf <clifford@clifford.at>, 2013-06-26 12:34:06 +0200, , added vivado support xsthammer,,
10602,101491132fbd617b0a0819045cc7b5d35395706d,lifford Wolf <clifford@clifford.at>, 2013-06-23 13:28:30 +0200, , added sat support max verify,,
10603,46b177eb8a7a9e52eee4fd2e4a86c56f9a1fb44a,lifford Wolf <clifford@clifford.at>, 2013-06-20 12:49:28 +0200, , merge branch master github.com cliffordwolf yosys,,
10604,8fbb5b62400edf82f6719eda90a75730d467db83,lifford Wolf <clifford@clifford.at>, 2013-06-20 12:49:10 +0200, , added timout functionality sat solver,,
10605,a6aeb3dbf03eb9f09f57ded48d13e72241589374,lifford Wolf <clifford@clifford.at>, 2013-06-19 16:55:43 +0200, , added renaming wire cell rename command,,
10606,21e38bed98d3d6bc4ae5833f6f609ac8f12d6361,lifford Wolf <clifford@clifford.at>, 2013-06-19 09:30:37 +0200, , added eval pas,,
10607,a046a302f0d258dccc4fd22cb341f41bacf0aaba,lifford Wolf <clifford@clifford.at>, 2013-06-18 19:54:33 +0200, , fixed build clang,,
10608,48aa72ae8ff481d5e35d8a04eda4b0f2e43f1da7,lifford Wolf <clifford@clifford.at>, 2013-06-18 17:11:36 +0200, , added splitnets command,,
10609,6971c4db62fce93953edf5dd4fb511e9ccebdecc,lifford Wolf <clifford@clifford.at>, 2013-06-18 17:11:13 +0200, , added rtlil module fixup_ports api rtlil api,,
10610,5cf04f33fa081ead8f0b8799eb324a3c5d4acac1,lifford Wolf <clifford@clifford.at>, 2013-06-17 11:30:25 +0200, , added stuff xsthammer found first xst bug,,
10611,c09b66b2a1002c66686e89e829aae852c9774593,lifford Wolf <clifford@clifford.at>, 2013-06-15 13:50:38 +0200, , added support assign statement abc vlparse,,
10612,6ef8c6fb8a33f677580c26c2f1129d509ceec768,lifford Wolf <clifford@clifford.at>, 2013-06-15 11:00:34 +0200, , added ternary concat xsthammer,,
10613,6d7b5f90641169d60113b618ad127c7568d13dce,lifford Wolf <clifford@clifford.at>, 2013-06-14 10:31:18 +0200, , fixed even consteval bug found using xsthammer,,
10614,30db70b1baaad1f299234b419ac2dc581eee1e14,lifford Wolf <clifford@clifford.at>, 2013-06-13 19:51:13 +0200, , added consteval testing xsthammer fixed bug,,
10615,7f6c83a853e1d127365169e018f44faaac405326,lifford Wolf <clifford@clifford.at>, 2013-06-13 17:23:51 +0200, , xsthammer improvement using xst 14.5,,
10616,0c6ffc4c656de69c92727580cd4c192211d10e6d,lifford Wolf <clifford@clifford.at>, 2013-06-13 11:18:45 +0200, , fix bug found using xsthammer,,
10617,b1d39aa8656f8440eb748fbc7b5673d2129a2308,lifford Wolf <clifford@clifford.at>, 2013-06-12 19:31:17 +0200, , merge branch master github.com cliffordwolf yosys,,
10618,bf2c149329b8823157a346301525e952ddf268e0,lifford Wolf <clifford@clifford.at>, 2013-06-12 19:09:14 +0200, , another fix bug found using xsthammer,,
10619,a42dd4549b38766ff31c26682d56a1250aad2c0b,lifford Wolf <clifford@clifford.at>, 2013-06-12 14:41:33 +0200, , added scatter command,,
10620,49293a182d19ad799ef129ecfb03ff72a2d11f0f,lifford Wolf <clifford@clifford.at>, 2013-06-12 10:42:59 +0200, , renamed yosys show temp file dot file user home directory,,
10621,1bee82ae2d3395a13d5f5e371af6fe5d657602cb,lifford Wolf <clifford@clifford.at>, 2013-06-12 10:18:01 +0200, , fixed gcc build stuff ezsat,,
10622,4b311b7b99f55ee4bfe43447067b177fb2f90a82,lifford Wolf <clifford@clifford.at>, 2013-06-11 19:49:35 +0200, , improved extended xsthammer,,
10623,8ce99fa6863a8e43b889a11c13e45f317fff11b3,lifford Wolf <clifford@clifford.at>, 2013-06-10 21:07:22 +0200, , xsthammer improvement,,
10624,7f3f25841e8aab9ebe06ddf096a520a66f6249fc,lifford Wolf <clifford@clifford.at>, 2013-06-10 21:04:04 +0200, , sign extension related fix,,
10625,a5c30183b5fba4d7af4fb6c908cca5c5515e3089,lifford Wolf <clifford@clifford.at>, 2013-06-10 17:10:06 +0200, , sign extension related fix satgen ast frontend,,
10626,90265118215ae74384732edc9cf3fb57b6978756,lifford Wolf <clifford@clifford.at>, 2013-06-10 16:17:09 +0200, , progress xsthammer script,,
10627,7d790febb040ae153a4db9be725f4d9709a49843,lifford Wolf <clifford@clifford.at>, 2013-06-10 16:09:29 +0200, , improvement fix sat code,,
10628,15ff4cc63b95dde4c0445610586b4d80097a5681,lifford Wolf <clifford@clifford.at>, 2013-06-10 15:42:52 +0200, , added history file read write driver,,
10629,a6370ce857bdb547804a9c5905a6dc4ffa433ee6,lifford Wolf <clifford@clifford.at>, 2013-06-10 13:57:10 +0200, , progress xsthammer working proof cell model,,
10630,59dd02baa2877e98b377989d22c3657b525bd090,lifford Wolf <clifford@clifford.at>, 2013-06-10 13:56:03 +0200, , fix improvement ast const folding,,
10631,db98a18edb02a5c3a0c3f26efec0e01f8232790a,lifford Wolf <clifford@clifford.at>, 2013-06-10 13:19:04 +0200, , enabled ast verilog front end optimization per default,,
10632,af79b4bd9827ec0c8aff284a44e861ab0d0efff1,lifford Wolf <clifford@clifford.at>, 2013-06-10 12:38:02 +0200, , fixed generation newlines dump output,,
10633,95e937438f9b85b1f1187703de6b32cfd3809187,lifford Wolf <clifford@clifford.at>, 2013-06-10 12:37:22 +0200, , added rename command,,
10634,d07b32ade5f7d3d95792160e40617121e5ef2402,lifford Wolf <clifford@clifford.at>, 2013-06-10 12:37:05 +0200, , progress xsthammer,,
10635,af83ed168e0b57781617feeff3b984180ae3c32e,lifford Wolf <clifford@clifford.at>, 2013-06-10 01:40:20 +0200, , added first xsthammer script,,
10636,08e2fa978c1b47d79cced52adcca5f0fc811589d,lifford Wolf <clifford@clifford.at>, 2013-06-09 21:55:53 +0200, , renamed sat_solve pas sat,,
10637,a75b249427923c7f3ea604c5748291bdba25d1d0,lifford Wolf <clifford@clifford.at>, 2013-06-09 18:07:05 +0200, , implemented temporal induction proof sat_solve,,
10638,b210234612beb3e20d5338d03debf084c9b6c7b9,lifford Wolf <clifford@clifford.at>, 2013-06-09 16:30:37 +0200, , added support non temporal proof sat_solve,,
10639,1349b845e3c6508fada52f58919cffad069ceb13,lifford Wolf <clifford@clifford.at>, 2013-06-09 15:49:32 +0200, , organization sat_solver pas temporal induction,,
10640,41932e8b64414da138e941c75f03077f43654c89,lifford Wolf <clifford@clifford.at>, 2013-06-09 14:21:18 +0200, , added ezsat api support care value model,,
10641,b7ba90910dfc06d89bf45b6ead9e40e9bf985fe1,lifford Wolf <clifford@clifford.at>, 2013-06-09 14:01:50 +0200, , fixed handling _xor_ sat generator,,
10642,0efde137752bc359630bf999be2c4b367870c54d,lifford Wolf <clifford@clifford.at>, 2013-06-09 13:35:46 +0200, , added sequential solving support sat_solve,,
10643,6f330f01322277670cd13506d3fff18b5beefe9e,lifford Wolf <clifford@clifford.at>, 2013-06-09 11:51:06 +0200, , set shell,,
10644,e52c9aff1bda85f87764cf16570c511b9e705b71,lifford Wolf <clifford@clifford.at>, 2013-06-09 01:04:23 +0200, , improved readline tab completion,,
10645,bf59a28f80fc321b139772804d52e441194040f7,lifford Wolf <clifford@clifford.at>, 2013-06-09 00:07:26 +0200, , look yosys abc yosys svgviewer main exe,,
10646,6c8a424872ff2925c4c87fce6d9a9c9fc74a0800,lifford Wolf <clifford@clifford.at>, 2013-06-08 23:48:19 +0200, , added make abc make install abc,,
10647,5a592b37398b5cc441471019c56a28e8a6cac680,lifford Wolf <clifford@clifford.at>, 2013-06-08 23:16:36 +0200, , moved cmds kernel pass cmds,,
10648,4b7f070b692aaa16a90f028873f54c4acb4c34f4,lifford Wolf <clifford@clifford.at>, 2013-06-08 15:36:32 +0200, , fixed typo sat_solve help msg,,
10649,23a79730945f2a0e2cc61a2d6a37281dff4be81d,lifford Wolf <clifford@clifford.at>, 2013-06-08 15:12:08 +0200, , added support shifter cell sat generator,,
10650,92f04eab106ec10fe9b1d154e7e61dd017a2f145,lifford Wolf <clifford@clifford.at>, 2013-06-08 14:45:28 +0200, , added command convenience,,
10651,1434312fdd1290ac21eb57c79c1999e775cdba54,lifford Wolf <clifford@clifford.at>, 2013-06-08 14:11:50 +0200, , various improvement sat_solve pas sat generator,,
10652,99957a825f077248560b8232465b61d1c2416cfc,lifford Wolf <clifford@clifford.at>, 2013-06-08 12:17:30 +0200, , added max option sat_solve,,
10653,25ae2d4df0cf9fcd4069e66d260c207300415af9,lifford Wolf <clifford@clifford.at>, 2013-06-08 12:14:20 +0200, , fix improvement ezsat library,,
10654,c681c17038acb5f60d5abcf58f20d6a8d2bdffef,lifford Wolf <clifford@clifford.at>, 2013-06-08 09:34:36 +0200, , improved auto detection show signal sat_solve,,
10655,56b593b91cc693849e3b3b3de0666f6ec9a597f6,lifford Wolf <clifford@clifford.at>, 2013-06-07 14:37:33 +0200, , improved sat generator sat_solve pas,,
10656,46fbe9d26299a7b6197463b3056d778f525658fb,lifford Wolf <clifford@clifford.at>, 2013-06-07 13:59:13 +0200, , added sat generator simple sat_solve command,,
10657,3371563f2f14ce0d6bc7798d0fc802b54aae93c8,lifford Wolf <clifford@clifford.at>, 2013-06-07 10:38:35 +0200, , added ezsat library,,
10658,c32b9186815d0f129d923749a3c668c32f343c53,lifford Wolf <clifford@clifford.at>, 2013-06-05 07:07:31 +0200, , renamed opt_rmunused opt_clean,,
10659,29d6ebd961442d5df28a39dd907988480400fea6,lifford Wolf <clifford@clifford.at>, 2013-06-03 12:48:44 +0200, , implemented technology mapping multiplier using array multiplier,,
10660,21d9251e52c2a1807306fd4067de0750e45465c0,lifford Wolf <clifford@clifford.at>, 2013-06-02 17:53:30 +0200, , added dump command part ilang backend,,
10661,5f2c5f90178dbd5b26956d60881cab132a5982bd,lifford Wolf <clifford@clifford.at>, 2013-05-26 12:21:17 +0200, , fixed techmap flatten positional module argument,,
10662,b11d9408d9a48ca27cb1e8d2c015b889ef288805,lifford Wolf <clifford@clifford.at>, 2013-05-26 12:20:51 +0200, , improved log message generated hierarchy pas,,
10663,cc587fb5f397a1fcb63c829422106f590ef9095c,lifford Wolf <clifford@clifford.at>, 2013-05-24 15:34:25 +0200, , added nodetect option fsm pas,,
10664,cc0540412832859d28e5c24c8be95c725c10ed19,lifford Wolf <clifford@clifford.at>, 2013-05-24 15:15:59 +0200, , fixed undef behavior test asicworld,,
10665,66bc46b30b13ce6f9005edff7a479e28f223a678,lifford Wolf <clifford@clifford.at>, 2013-05-24 14:39:19 +0200, , improved fsm one hot encoding added binary encoding,,
10666,ed0e2f7a6fe721175b80f6397c9abd5c0080033f,lifford Wolf <clifford@clifford.at>, 2013-05-24 14:38:36 +0200, , added log_assert api,,
10667,ccd2a93439098e333a2f41ae6d1ce3d92222f167,lifford Wolf <clifford@clifford.at>, 2013-05-24 12:32:06 +0200, , added log_abort api,,
10668,585fcace10d589c87014debc61ecd1c4e40d8159,lifford Wolf <clifford@clifford.at>, 2013-05-23 16:17:23 +0200, , fixed gcc vs. clang determinism problem abc pas,,
10669,f674150f1c5200f76e0f23739b06fde6a143bb6d,lifford Wolf <clifford@clifford.at>, 2013-05-23 13:19:28 +0200, , fixed memory corruption bug opt_rmunused,,
10670,cbe423a1fe67a9f7154d56d968fb059a4f92f2ad,lifford Wolf <clifford@clifford.at>, 2013-05-23 12:56:23 +0200, , initialize tcl interpreter needed,,
10671,375f83c5ecde82226c33fbfb89463e92548ecf63,lifford Wolf <clifford@clifford.at>, 2013-05-23 12:55:59 +0200, , fixed memory leak ilang frontend,,
10672,e04d88cf226df77aab81c05d232250f50b1ea5bc,lifford Wolf <clifford@clifford.at>, 2013-05-23 11:19:33 +0200, , added missing newline error message,,
10673,6a38e767ba9abb68f1a066f381147fc609d496df,lifford Wolf <clifford@clifford.at>, 2013-05-23 09:49:37 +0200, , added label help write tex command reference manual output,,
10674,ebb155b2d59a60115c163b3a170862c0514da305,lifford Wolf <clifford@clifford.at>, 2013-05-23 09:15:51 +0200, , added support process show command,,
10675,04996657c8a0642a83d52e5c6c42ed86c9d19ba9,lifford Wolf <clifford@clifford.at>, 2013-05-23 08:22:44 +0200, , fixed show command constant assignment,,
10676,3b8882ae49b82de0339310e854591bc115cb091d,lifford Wolf <clifford@clifford.at>, 2013-05-23 07:48:18 +0200, , improvement opt_rmdff,,
10677,63e6a35ce274c2251349e0f67011b5705d48a5e8,lifford Wolf <clifford@clifford.at>, 2013-05-19 16:07:55 -0700,6, merge pull request hansiglaser master added option dname definition command read_verilog,,
10678,10a195c0a1be96a6e8e769110bafeeaa2b45478a,ohann Glaser <Johann.Glaser@gmx.at>, 2013-05-19 17:07:52 +0200, , added option dname definition command read_verilog,,
10679,fbadb54b9bf4f5c1920bc35381d40ef988ea1f76,lifford Wolf <clifford@clifford.at>, 2013-05-17 15:32:30 +0200, , removed test case moved yosys test http github.com cliffordwolf yosys test,,
10680,3ecc31423811c87e3511c62db4f86760e4a634b0,lifford Wolf <clifford@clifford.at>, 2013-05-17 14:55:18 +0200, , fixed aggressive folding opt_const,,
10681,59d0c75b9877fc8413b863060b2172b004354c3a,lifford Wolf <clifford@clifford.at>, 2013-05-16 16:51:47 +0200, , merge branch master github.com cliffordwolf yosys,,
10682,c5ee2b306a2515a1aaa33d8fb7655f58453aba85,lifford Wolf <clifford@clifford.at>, 2013-05-16 16:44:45 +0200, , merge branch bugfix,,
10683,6cc8e848b6f222f2e853c4b86c41148f2b8ea0d5,lifford Wolf <clifford@clifford.at>, 2013-05-16 16:44:06 +0200, , fixed synthesis function latched block,,
10684,ff4a1dd06c44aaadea8c4c58ca3255ec0a3a6bea,lifford Wolf <clifford@clifford.at>, 2013-05-14 09:41:47 +0200, , improved vcdcd.pl added option,,
10685,be8ecd6d1681b6f3b0c43470508473ba3301ce30,lifford Wolf <clifford@clifford.at>, 2013-05-14 08:50:59 +0200, , improvement vcdcd.pl,,
10686,b56e06d2f518b79481309636c57fa40500d425e8,lifford Wolf <clifford@clifford.at>, 2013-05-07 14:35:40 +0200, , added support verilog operator,,
10687,595db0d7b963f8ce11321efeb87767bc9ee2fc4a,lifford Wolf <clifford@clifford.at>, 2013-05-02 15:27:01 +0200, , added tcl yosys import command,,
10688,97f783e668015065069fa2b2f85e4cbe518abc26,lifford Wolf <clifford@clifford.at>, 2013-05-01 14:21:03 +0200, , improved simplified tcl binding,,
10689,83c743f7178096456c960c765a03a1ceba1fcd7a,lifford Wolf <clifford@clifford.at>, 2013-04-27 18:30:29 +0200, , added support const cell input techmap,,
10690,7d0a274f1222948db62a0789f3c03835ccb0a98f,lifford Wolf <clifford@clifford.at>, 2013-04-27 14:41:46 +0200, , fixed readme new show command behavior svg vs.,,
10691,b1cb4d787196d07360d83887bf9dc015dee6a581,lifford Wolf <clifford@clifford.at>, 2013-04-26 14:40:45 +0200, , added flatten pas,,
10692,8f2d90de4ffa4f0e919078649777a5eeeede6b46,lifford Wolf <clifford@clifford.at>, 2013-04-26 14:40:25 +0200, , fixed handling positional module parameter,,
10693,94744ac7b0238048869f04ea36cc35314798a70b,lifford Wolf <clifford@clifford.at>, 2013-04-26 13:28:15 +0200, , fixed hierarchy pas hierarchy parametric module,,
10694,453a29c9f6704e49297f507d98bcccafe6f2fa59,lifford Wolf <clifford@clifford.at>, 2013-04-26 13:13:58 +0200, , use sha1 checksum name parametric module verbose form long,,
10695,e6dca3445a67d3d3cfacd85684e05b3f5722af46,lifford Wolf <clifford@clifford.at>, 2013-04-15 11:59:35 +0200, , fixed show format ... command line parsing,,
10696,6626aad29a75cc9e14507f235d555d17a8d96cfc,lifford Wolf <clifford@clifford.at>, 2013-04-15 11:58:24 +0200, , added submod name ... support,,
10697,e0c408cb4a9fb411aff087d5c1e8c610d3f5bc3d,lifford Wolf <clifford@clifford.at>, 2013-04-13 21:19:10 +0200, , fixed bug ast frontend case non blocking assigned variable case value,,
10698,c6198ea5a833008789ecbc9cc4da3ab61fcf4e82,lifford Wolf <clifford@clifford.at>, 2013-04-13 21:18:24 +0200, , fixed bug opt_const optimizing bit compare constant,,
10699,db10275251ca92bf71dd1e0dca25327cc89259e4,lifford Wolf <clifford@clifford.at>, 2013-04-07 16:42:38 +0200, , merge branch master github.com cliffordwolf yosys,,
10700,32dbf7752d5ae41966bf19773bf8561b538fe8f0,lifford Wolf <clifford@clifford.at>, 2013-04-07 16:42:29 +0200, , fixed clock related parameter name memrd memwr techlibs simlib.v,,
10701,00a877e09b4c6cf1130e4c0a416af2d5362815b3,lifford Wolf <clifford@clifford.at>, 2013-04-05 07:04:51 -0700,5, merge pull request hansiglaser master fsm_export optionally use binary state encoding state name instead ...,,
10702,7ef245aa7d15195b3f4200d2d3cb2796bc695b88,ohann Glaser <Johann.Glaser@gmx.at>, 2013-04-05 15:34:40 +0200, , fsm_export optionally use binary state encoding state name instead ...,,
10703,ab747063388e47eab597dad45d91acec88a4ec74,lifford Wolf <clifford@clifford.at>, 2013-04-05 02:30:44 -0700,4, merge pull request hansiglaser master fsm_export specify kiss filename command line,,
10704,9714072b28b41b1ef4205247c294f855f4b396e8,ohann Glaser <Johann.Glaser@gmx.at>, 2013-04-05 11:17:49 +0200, , fsm_export specify kiss filename command line,,
10705,af4444e5b96e133f0c64b931759acf5df86475ad,lifford Wolf <clifford@clifford.at>, 2013-04-01 14:58:43 +0200, , fixed improved handling colored wire show command,,
10706,32ee794bfb4aebbab10da4b620d9bece6e89035e,lifford Wolf <clifford@clifford.at>, 2013-04-01 14:58:11 +0200, , added support set name expand select ops,,
10707,5919bf5525f91231210d79bb04ca46e70c7b4d8d,lifford Wolf <clifford@clifford.at>, 2013-04-01 14:38:05 +0200, , removed 4096 byte limit size command script file,,
10708,3ec9fa40486401814c6e3a7fd4b2b1b8fb3403b8,lifford Wolf <clifford@clifford.at>, 2013-04-01 14:12:17 +0200, , added color color selection option show command,,
10709,9b1ce98db6bdca93de194a1845c25409b96900c1,lifford Wolf <clifford@clifford.at>, 2013-03-31 18:06:27 +0200, , fixed select stmt emty stack,,
10710,b66e9fb3482a67a69e822b39b5764e715f8c684a,lifford Wolf <clifford@clifford.at>, 2013-03-31 18:05:31 +0200, , added script command,,
10711,f1a2fd966f62df072d2c43573fb71a1369857523,lifford Wolf <clifford@clifford.at>, 2013-03-31 11:51:12 +0200, , use value initial matching always block found,,
10712,161565be104fd0c7b7c4224bd23e9502625e041a,lifford Wolf <clifford@clifford.at>, 2013-03-31 11:19:11 +0200, , added ast_initial verilog initial mapped ast_always,,
10713,5640b7d6078a681e33e85f06920394204f41c875,lifford Wolf <clifford@clifford.at>, 2013-03-31 11:17:56 +0200, , added test case 2012 paper comparison verilog synthesis tool,,
10714,04843bdcbeb62a202a6372ea5464de8c7ea66820,lifford Wolf <clifford@clifford.at>, 2013-03-31 11:00:46 +0200, , added k68 m68k compatible cpu test case verilator,,
10715,88af5b6a162ebc4fcc753794b38491e7897b702a,lifford Wolf <clifford@clifford.at>, 2013-03-29 11:19:21 +0100, , improved opt_share reduce cell,,
10716,0d48b846ac8ed74b607fc4706e742a45ab86f2dd,lifford Wolf <clifford@clifford.at>, 2013-03-29 11:01:26 +0100, , improved opt_share commutative standard cell,,
10717,d60fbaf6644de91a3d9ea58295ac8e2ddd6cd363,lifford Wolf <clifford@clifford.at>, 2013-03-28 16:53:40 +0100, , added extra_targets makefile variable,,
10718,eff8c68dd94cf90e2026db5a0bbb99b02a9fd8c2,lifford Wolf <clifford@clifford.at>, 2013-03-28 16:50:50 +0100, , improved makefile added enable_ switch,,
10719,73fba5164ffce53c766cc82dc0825f23baf996d3,lifford Wolf <clifford@clifford.at>, 2013-03-28 12:26:17 +0100, , implemented tcl support via option moment,,
10720,b9870a364e35d8159a8bcc8c535a2aa971e78af9,lifford Wolf <clifford@clifford.at>, 2013-03-28 11:36:54 +0100, , improved subcircuit verbose output added portmapper result,,
10721,c46597b697a28f1eb9245a35c2b292a140407229,lifford Wolf <clifford@clifford.at>, 2013-03-28 10:47:35 +0100, , fixed svgviewer hack builtin file,,
10722,8edf4f378a5463f0d0769a11d708148dc505d948,lifford Wolf <clifford@clifford.at>, 2013-03-28 10:12:50 +0100, , added proper techmap_fail support added support celltype attribute map file,,
10723,7bfc7b61a812e10177674def2f640d82cee49791,lifford Wolf <clifford@clifford.at>, 2013-03-28 09:20:10 +0100, , implemented proper handling stub placeholder module,,
10724,98fcb5daa361c9de56ce75d9416d4eeffd01cc85,lifford Wolf <clifford@clifford.at>, 2013-03-27 18:48:38 +0100, , keep viewport transform stable reload yosys svgviewer,,
10725,92cf7ae2f73278fbcbb0bf443c0e245ce4e868b7,lifford Wolf <clifford@clifford.at>, 2013-03-27 18:31:42 +0100, , added check one module show unless format,,
10726,35a02ee81e360a0f8c7643a38b72305c33da08c6,lifford Wolf <clifford@clifford.at>, 2013-03-27 18:14:16 +0100, , using svg yosys svgviewer per default show command,,
10727,9c401b58a241827c187c9e586aa22b600bd2ef0a,lifford Wolf <clifford@clifford.at>, 2013-03-27 10:51:15 +0100, , added yosys svgviewer build system renamed filterlib yosys filterlib,,
10728,62b9e16f87d012b407f95f13a8ff0e3fb027ecec,lifford Wolf <clifford@clifford.at>, 2013-03-27 06:57:57 +0100, , imported svgviewer qt4.8 commit git repository git gitorious.org qt.git,,
10729,041c06bd9d446ca9c53dbd6185e55067f336d998,lifford Wolf <clifford@clifford.at>, 2013-03-26 19:27:49 +0100, , create nice error calling rtlil module derive base class,,
10730,6a231816fa87f767eda2837faea838a57722e481,lifford Wolf <clifford@clifford.at>, 2013-03-26 19:11:53 +0100, , collect parameter hierarchy generate nothing,,
10731,26f2439551697c0511bd0c5375ce69e26973d4ca,lifford Wolf <clifford@clifford.at>, 2013-03-26 19:06:28 +0100, , tiny bugfix simlib.v,,
10732,7a99349de4d9375845c05e3ac17d1eed366aab2e,lifford Wolf <clifford@clifford.at>, 2013-03-26 11:13:58 +0100, , improvement bugfixes generate block local signal,,
10733,6a382f2abab4d6c24d329204ed1ea18e44f3f3b8,lifford Wolf <clifford@clifford.at>, 2013-03-26 09:44:54 +0100, , fixed handling unconditional generate block,,
10734,227520f94d5fe0eb983889b61ed9b72640f1b4f4,lifford Wolf <clifford@clifford.at>, 2013-03-25 17:13:14 +0100, , added nosync attribute async reset related fix,,
10735,37379648097cb01f6181324c69cabb677ecc06ca,lifford Wolf <clifford@clifford.at>, 2013-03-25 11:08:52 +0100, , improved verbose output subcircuit,,
10736,0f5378b5592f944a1a4c01fb75a0556b11b87cdd,lifford Wolf <clifford@clifford.at>, 2013-03-25 02:24:11 +0100, , improved method finding fsm_expand candidate,,
10737,4a7d624bef21ee6fd8ac68b2c87fc50f3a8214ea,lifford Wolf <clifford@clifford.at>, 2013-03-25 02:14:33 +0100, , added hierarchy generate command generating skeletton module,,
10738,4bd6f1ee8eb13f94fa7b6d3b87b8f19648ec4d6b,lifford Wolf <clifford@clifford.at>, 2013-03-24 17:59:44 +0100, , changed fsm_expand merge multiplexer aggressively,,
10739,d9bc024d29dd780e34eb6c9c3e84feab763eeb10,lifford Wolf <clifford@clifford.at>, 2013-03-24 15:25:08 +0100, , renamed hansimem.v test case mem_arst.v,,
10740,e1a80b356e3af1ecd1cdb796ecb0ce2773dbd003,lifford Wolf <clifford@clifford.at>, 2013-03-24 15:21:57 +0100, , fixed handling show viewer,,
10741,2887e4305f7ac07f513f26f2cc44582f09e2783b,lifford Wolf <clifford@clifford.at>, 2013-03-24 15:15:28 +0100, , fixed handling internal signal show command,,
10742,181b479e770e9e366f9252ea91739cbfb01bba76,lifford Wolf <clifford@clifford.at>, 2013-03-24 13:32:56 +0100, , improved show color color assignment,,
10743,bbae24bdf7dc241db25a29efbd06f7c70517258c,lifford Wolf <clifford@clifford.at>, 2013-03-24 13:27:04 +0100, , added show strech renamed widthlabels width,,
10744,f921b06fb05b9b776a70f161bf09c421907dec99,lifford Wolf <clifford@clifford.at>, 2013-03-24 13:11:06 +0100, , added widthlabels option chow command,,
10745,05ae20f2609226d850e71324c9abe4539774f230,lifford Wolf <clifford@clifford.at>, 2013-03-24 12:05:25 +0100, , added notypes option intersynth backend,,
10746,8cc1c87ab8d7992e49dfd43232c38a26a13d6d66,lifford Wolf <clifford@clifford.at>, 2013-03-24 11:23:54 +0100, , reorganized todos,,
10747,df9753d398ff1f10396a8561524fee20fdbf512c,lifford Wolf <clifford@clifford.at>, 2013-03-24 11:13:32 +0100, , added mem2reg option verilog frontend,,
10748,6960df7285fc7f2c703f349bea841800737f8dca,lifford Wolf <clifford@clifford.at>, 2013-03-24 10:43:05 +0100, , fixed stdcells.v adff undef reset value,,
10749,3a5244e91343b3d87c3c0ab093901ee5e94759a4,lifford Wolf <clifford@clifford.at>, 2013-03-24 10:42:08 +0100, , another fix mem2reg ast simplify logic,,
10750,55c50dc499e8ed3f7aeef3954a0381c72b34bf4b,lifford Wolf <clifford@clifford.at>, 2013-03-24 10:41:24 +0100, , added color option show command,,
10751,c3c9e5a02f91eeb9d0871c94c3d883feb2619e93,lifford Wolf <clifford@clifford.at>, 2013-03-24 10:40:40 +0100, , added hansimem testcase memory async reset,,
10752,bb3357c027eb81a9308c1d52f14298192214d285,lifford Wolf <clifford@clifford.at>, 2013-03-24 09:27:01 +0100, , improved mem2reg handling ast simplifier,,
10753,a0fa259d813f2f09daedf6f13d0cbdafc54fb184,lifford Wolf <clifford@clifford.at>, 2013-03-23 19:01:58 +0100, , fixed gcc build intersynth backend,,
10754,e45d1c8865d97dfd6a671bc09cdaf6f69d700f37,lifford Wolf <clifford@clifford.at>, 2013-03-23 18:54:31 +0100, , tiny fix verilog parser,,
10755,bee57c808acb33b893cef034856861bb20b99588,lifford Wolf <clifford@clifford.at>, 2013-03-23 12:02:09 +0100, , various improvement intersynth backend,,
10756,80aefb3eaaf59b2c4a8579d29b30de2c821ec32a,lifford Wolf <clifford@clifford.at>, 2013-03-23 10:58:14 +0100, , added intersynth backend,,
10757,47325fb2710952ea23b1c097060335dd096bd492,lifford Wolf <clifford@clifford.at>, 2013-03-21 11:33:56 +0100, , added help write tex command reference manual option,,
10758,69ce1191c02a4061acd48a7df4abf96d3390a6c0,lifford Wolf <clifford@clifford.at>, 2013-03-21 10:59:35 +0100, , added eclipse cdt project file .gitignore,,
10759,8f610dca580b3f33064382fccd4f66152e6ea50f,lifford Wolf <clifford@clifford.at>, 2013-03-21 09:52:21 +0100, , added option simple synthesis gate logic,,
10760,87c771756661fda7dbcdd0bd1bf41af0c818e0d7,lifford Wolf <clifford@clifford.at>, 2013-03-21 09:51:25 +0100, , avoid verilog verilog backend,,
10761,91b94ef57bce14b346830f19f378fbb9fd495c96,lifford Wolf <clifford@clifford.at>, 2013-03-21 09:12:32 +0100, , disabled per default dumping ilang code,,
10762,8d37d1e08bec8c789b3e8c6ccec5e002265f74ab,lifford Wolf <clifford@clifford.at>, 2013-03-21 09:11:06 +0100, , added nomap option memory pas,,
10763,0d39366e2ce9f7a23d47ae1191371ff305a08eb0,lifford Wolf <clifford@clifford.at>, 2013-03-19 13:47:46 +0100, , merge branch hansiglaser master,,
10764,9f10acb84042ce0943c3b4d1234efa3899f0dff1,lifford Wolf <clifford@clifford.at>, 2013-03-19 13:33:33 +0100, , added optimization single bit constant input opt_const,,
10765,d8a7fa6b6771245b99af41783cbb3b8c0a12946a,lifford Wolf <clifford@clifford.at>, 2013-03-19 13:32:39 +0100, , improved mux optimization opt_const,,
10766,b7fcf1fb9a7a6b4f84357d61bc4bb3c711511c7d,lifford Wolf <clifford@clifford.at>, 2013-03-19 13:32:04 +0100, , keep mux _mux_ optimization separate opt_const,,
10767,1d30c66a7f97cd522a87893c64ebe3a933f6b0ba,ohann Glaser <Johann.Glaser@gmx.at>, 2013-03-18 22:06:53 +0100, , added todo,,
10768,69674652c5eafab7f96bcdab7618d57630ab0ae7,ohann Glaser <Johann.Glaser@gmx.at>, 2013-03-18 22:06:16 +0100, , added one suggestion optimize muxes pas opt_const,,
10769,a4e2c887f12e6bf713ea77c7a2a687b3cd0b984a,ohann Glaser <Johann.Glaser@gmx.at>, 2013-03-18 22:05:21 +0100, , also optimize single bit mux cell pas opt_const added suggestion optimization,,
10770,15ad2db8fc4e608d05e87d4d447cb0a5f1081c95,ohann Glaser <Johann.Glaser@gmx.at>, 2013-03-18 20:58:47 +0100, , fixed crash line start whitespace,,
10771,2192873daa7915aa034e9afd1fe82efbc61320d1,ohann Glaser <Johann.Glaser@gmx.at>, 2013-03-18 19:26:35 +0100, , added description makefile include file build configuration,,
10772,71de6660036c7cea95884554382bc2913af36252,lifford Wolf <clifford@clifford.at>, 2013-03-18 15:05:15 +0100, , todos readme,,
10773,bc5489f7ec22628553c587df3bcf40cea47cf755,lifford Wolf <clifford@clifford.at>, 2013-03-18 07:33:53 +0100, , merge branch hansi,,
10774,020a35d11e26e5487ae3568ac78df28c14019375,lifford Wolf <clifford@clifford.at>, 2013-03-18 07:32:33 +0100, , removed date auto generated pass techmap stdcells.inc,,
10775,52914c2e68ecb2d8bd2a650a431f921354cd444c,lifford Wolf <clifford@clifford.at>, 2013-03-18 07:31:59 +0100, , fixed abc eeror handling,,
10776,3b8ebd694d95ed178b94af538f2694534b86a833,ohann Glaser <Johann.Glaser@gmx.at>, 2013-03-17 22:02:46 +0100, , add header autogenerated file origin,,
10777,cd8008bda01091b7da63d4a2c7b2fe3749ee9f36,ohann Glaser <Johann.Glaser@gmx.at>, 2013-03-17 22:02:30 +0100, , fixed typo,,
10778,ba3793b6420f2a0288c43be0cd4016fd5473acaf,lifford Wolf <clifford@clifford.at>, 2013-03-17 09:28:58 +0100, , fixed strerrno vs. strerror type abc pas,,
10779,0133a98b735729701c7dd56b49dea2c25b5b2550,lifford Wolf <clifford@clifford.at>, 2013-03-17 09:18:00 +0100, , merge branch hansi,,
10780,1390de4b749e922ff9d7d5b8694aee532a6d28d0,lifford Wolf <clifford@clifford.at>, 2013-03-17 09:17:18 +0100, , cleaned abc file error handling,,
10781,e6cbeb5b16b8bf422c9cc7fe9aaff3fb2fc86d7f,lifford Wolf <clifford@clifford.at>, 2013-03-17 09:10:09 +0100, , set execute bit test openmsp430 run synth.sh real,,
10782,0cb4a5936f92f0a526b4082a3cd52b3d98bae2fb,ohann Glaser <Johann.Glaser@gmx.at>, 2013-03-16 22:04:55 +0100, , added error checking execution abc signed clifford wolf clifford clifford.at,,
10783,fb494d4dd74b1b372f01d0f80329b4b467fcd2d4,ohann Glaser <Johann.Glaser@gmx.at>, 2013-03-16 21:29:45 +0100, , corrected typo signed clifford wolf clifford clifford.at,,
10784,a6f004e6f84e2a6938658bdfed877fa3485a5d6f,ohann Glaser <Johann.Glaser@gmx.at>, 2013-03-16 21:23:25 +0100, , set executable flag run synth.sh added .gitignore signed clifford wolf clifford clifford.at,,
10785,3cfbc18601c8735b06d4c80501aeed90353070eb,ohann Glaser <Johann.Glaser@gmx.at>, 2013-03-16 21:21:38 +0100, , added ckeck icarus verilog otherwise test silently stopped signed clifford wolf clifford clifford.at,,
10786,bcae4aae6e72fc95e5d59cad3bc22ef8ac4933c3,ohann Glaser <Johann.Glaser@gmx.at>, 2013-03-16 21:20:38 +0100, , corrected typo signed clifford wolf clifford clifford.at,,
10787,35b4a2c553557b7b012edabf1bab805c74bd7892,lifford Wolf <clifford@clifford.at>, 2013-03-15 10:29:25 +0100, , fixed gcc warning added error handling shell escape,,
10788,cd5767d61ba31e8990db0913b6a08f2563c49565,lifford Wolf <clifford@clifford.at>, 2013-03-15 10:24:08 +0100, , added scc pas find logic loop,,
10789,13b2279b6cdfd0f611fa29264bf589271c6fb8f4,lifford Wolf <clifford@clifford.at>, 2013-03-15 10:23:53 +0100, , added .swp file .gitignore,,
10790,10956cb84aa7c3dd2300794b9283951dece9e5fa,lifford Wolf <clifford@clifford.at>, 2013-03-15 10:23:02 +0100, , added cite tag abc fsm_extract pass,,
10791,89f009d17187690fe0446fd95a1f623516a33f3d,lifford Wolf <clifford@clifford.at>, 2013-03-15 10:22:23 +0100, , added additional functionality cleanup sigtools.h celltypes.h,,
10792,3377a04bf26b9310017a71b2df587bad661e0da2,lifford Wolf <clifford@clifford.at>, 2013-03-14 16:15:24 +0100, , changed prefix selection operator,,
10793,697cf1eb807ce48b69946a13769c647c82869efb,lifford Wolf <clifford@clifford.at>, 2013-03-14 15:57:47 +0100, , added selection operator,,
10794,b35add5f8c49a39155b8ba6ddd2546b832b46340,lifford Wolf <clifford@clifford.at>, 2013-03-14 15:35:05 +0100, , added feature selection operator,,
10795,b0f386751c8c61b6929f0398c2b06915e312a8fd,lifford Wolf <clifford@clifford.at>, 2013-03-14 13:02:10 +0100, , added select write command,,
10796,11789db206276edf50f45f8d82e094a87643630c,lifford Wolf <clifford@clifford.at>, 2013-03-14 11:15:00 +0100, , support code cell,,
10797,de823ce964b93c0746b81867b29228cdbe00aae6,lifford Wolf <clifford@clifford.at>, 2013-03-14 01:08:30 +0100, , added cell type celltypes.h,,
10798,55f927eecb2533f6325cdf52d08641e12ca5b2e8,lifford Wolf <clifford@clifford.at>, 2013-03-10 14:20:03 +0100, , fixed detection public wire opt_rmunused,,
10799,eadf73c823cc290ca4dcd1433f59808b70a2fad2,lifford Wolf <clifford@clifford.at>, 2013-03-10 14:05:42 +0100, , added shell escape command language,,
10800,0be19f6ca76b01892c09a05452de82f478d93f8f,lifford Wolf <clifford@clifford.at>, 2013-03-08 10:15:15 +0100, , fixed improved selection operator,,
10801,b96ffed69b1445cadb4eee0cc5272dd8b1bc915e,lifford Wolf <clifford@clifford.at>, 2013-03-08 09:16:25 +0100, , automatically select new object abc techmap pass,,
10802,79b3afa0110f975f300674426c938bab25d76baf,lifford Wolf <clifford@clifford.at>, 2013-03-08 08:47:29 +0100, , added selection operator union stack,,
10803,653f0049a824e4ed34760b70c909aaba4fd61c2f,lifford Wolf <clifford@clifford.at>, 2013-03-08 08:31:12 +0100, , added select count mode,,
10804,ef4f1c55b6b80ebf61ae509e2e0ab4e3c1eac2bc,lifford Wolf <clifford@clifford.at>, 2013-03-08 08:19:24 +0100, , split extract attr extract cell_attr wire_attr,,
10805,bf3a3b9589b089d3f31f4e994b80566b741006bd,lifford Wolf <clifford@clifford.at>, 2013-03-07 18:51:17 +0100, , added support attribute matching extract pas,,
10806,ed1ddea83b13127afe99ec3d8dbf3ecf445cca6c,lifford Wolf <clifford@clifford.at>, 2013-03-07 17:54:18 +0100, , added portmapping support subcircuit api,,
10807,b070b821876c2d277514f4ac6b0d62d0e26a500e,lifford Wolf <clifford@clifford.at>, 2013-03-07 17:34:40 +0100, , cleanup improvement makefile,,
10808,8960bba9b58a6dc489a924b8033d63a530119a4e,lifford Wolf <clifford@clifford.at>, 2013-03-06 19:01:08 +0100, , fixed parsing select num operator,,
10809,f2f3e2cb1971e7b471955c104d88ff470f3ba5dc,lifford Wolf <clifford@clifford.at>, 2013-03-06 18:30:45 +0100, , improved error message failed module load,,
10810,b380af9d6d49ad4a7a944eb02abd3fa222f383a3,lifford Wolf <clifford@clifford.at>, 2013-03-06 11:58:07 +0100, , added support loadable module aka plugins,,
10811,14c097b633c168e912312a98b34d90f2120fcb63,lifford Wolf <clifford@clifford.at>, 2013-03-06 09:46:21 +0100, , reset makefile default config setting oops,,
10812,9f2c7d093687555e12bc5b7b598d3bf9257582a7,lifford Wolf <clifford@clifford.at>, 2013-03-06 09:44:29 +0100, , fixed mine test case subcircuit library,,
10813,594dbc4c93e4370ee07ef85a6c28339be8c8d55a,lifford Wolf <clifford@clifford.at>, 2013-03-06 09:38:47 +0100, , fixed handling constant value port swapping subcircuit library,,
10814,4347423ca61b541fa1d7711285391d0ce5fd29b4,lifford Wolf <clifford@clifford.at>, 2013-03-05 21:52:57 +0100, , changed default value extract mine_cells_span,,
10815,21696c83677167b871b13545cab9618a9ce0d22c,lifford Wolf <clifford@clifford.at>, 2013-03-05 19:22:59 +0100, , added simple progress information verbose subcircuit miner output,,
10816,29c17fddf5bcf8c7c728797739d114867570726b,lifford Wolf <clifford@clifford.at>, 2013-03-05 13:50:31 +0100, , implemented mine_split option extract pas,,
10817,334fd03e1ccdc7e6330672318679a225b257e553,lifford Wolf <clifford@clifford.at>, 2013-03-05 12:53:40 +0100, , implemented much better select operator,,
10818,efbb89de1a02806c0d6aa05eef5e80ea683f27ac,lifford Wolf <clifford@clifford.at>, 2013-03-03 23:48:00 +0100, , implemented extract mine_max_fanout num option,,
10819,f9a5fbf283d575b1fcc88bd6400d9b8a7a17178d,lifford Wolf <clifford@clifford.at>, 2013-03-03 23:17:58 +0100, , performance optimization subcircuit mining,,
10820,441e5fbfca9f32fd366dfaadc43ee7727141c2a4,lifford Wolf <clifford@clifford.at>, 2013-03-03 22:45:06 +0100, , fixed gcc compiler warning wparentheses,,
10821,bc8d94b4aeb43fd7cc6b77725bb379650a0575a3,lifford Wolf <clifford@clifford.at>, 2013-03-03 21:19:55 +0100, , added shared node feature subcircuit library,,
10822,3ebc365c096ee062516bdbfd903fea14e4aa6185,lifford Wolf <clifford@clifford.at>, 2013-03-03 21:10:27 +0100, , added support extract_order attribute extract pas,,
10823,d4680fd5a02bf09872080096ab106abbb6f7e519,lifford Wolf <clifford@clifford.at>, 2013-03-03 20:53:24 +0100, , added design select api use extract pas,,
10824,40646d3516c27210fed90666e448c0915690e3a1,lifford Wolf <clifford@clifford.at>, 2013-03-03 20:33:55 +0100, , fixed subcircuit allowoverlap false corner case,,
10825,b9b990ca2cc3e9545d08abc8ea80593ab4002ec3,lifford Wolf <clifford@clifford.at>, 2013-03-03 17:41:46 +0100, , added support num select stmt,,
10826,9368c11144d2766e7d1065f2eddb25e98f9f7fb7,lifford Wolf <clifford@clifford.at>, 2013-03-03 17:41:09 +0100, , handle known inout port output show command,,
10827,afb4fa1aeaebf6736d26293709086ffd5cd1b653,lifford Wolf <clifford@clifford.at>, 2013-03-03 13:33:02 +0100, , fixed memory corruption subcircuit miner,,
10828,45bfe26f5f906c9c847ba2bd328413746a2c869c,lifford Wolf <clifford@clifford.at>, 2013-03-03 13:18:37 +0100, , minor hotfixes mostly gcc build fix,,
10829,65e5e1658cd18c75bed2097d99acc66216e8856d,lifford Wolf <clifford@clifford.at>, 2013-03-03 10:36:23 +0100, , added library support celltypes class show pas,,
10830,4fcb9a7b9907cd0242ce6f9c4a3855ba20ca9017,lifford Wolf <clifford@clifford.at>, 2013-03-03 10:05:37 +0100, , implemented general handler selection argument,,
10831,5bed90ae3a83c6ff456607e1b5541308ce9bcab9,lifford Wolf <clifford@clifford.at>, 2013-03-02 18:57:14 +0100, , finished extract mine feature,,
10832,5bb7578c91807292b6046c1168bd9531f45fa342,lifford Wolf <clifford@clifford.at>, 2013-03-02 17:44:17 +0100, , fun subcircuit mining,,
10833,23eb0ba8bc0a64aedfc0326df8202a96742dea9e,lifford Wolf <clifford@clifford.at>, 2013-03-02 16:22:37 +0100, , added mine option extract pas finished,,
10834,8689f5d339c31b542d94ef52c856c3a3938c750c,lifford Wolf <clifford@clifford.at>, 2013-03-02 14:34:00 +0100, , subcircuit library implied allextern mining,,
10835,84cdfa55fc81c233a308c82c5fa6d482b8661ca0,lifford Wolf <clifford@clifford.at>, 2013-03-02 13:53:59 +0100, , added frequent subcircuit miner subcircuit library,,
10836,a338d1a082726d84210912318a9ac49977dc380c,lifford Wolf <clifford@clifford.at>, 2013-03-01 12:35:12 +0100, , added help message fsm_ pass,,
10837,f3a849512f2c7def98fcfa56de74d8a6bdc8b8fc,lifford Wolf <clifford@clifford.at>, 2013-03-01 10:17:35 +0100, , added help message memory_ pass,,
10838,f952309c81afcb467eb367ec519ec12876fb0983,lifford Wolf <clifford@clifford.at>, 2013-03-01 09:26:29 +0100, , added help message proc_ pass,,
10839,36954471a6f385bda835b2a4e5751764bb146aac,lifford Wolf <clifford@clifford.at>, 2013-03-01 08:58:55 +0100, , added help message opt_ pass,,
10840,1bc0f04789a8aeede49db5cdda298bc828a19f7f,lifford Wolf <clifford@clifford.at>, 2013-03-01 08:57:58 +0100, , added id2cstr api,,
10841,8a6b0a35207578342c10113b29ca3a303092c37a,lifford Wolf <clifford@clifford.at>, 2013-03-01 08:03:00 +0100, , added help message ilang verilog frontends,,
10842,51c2b797b34e1681bc5dbfcbebc1f45ca2294c0b,lifford Wolf <clifford@clifford.at>, 2013-03-01 01:10:11 +0100, , unescape identifier starting,,
10843,4826dc6a8769c190ae74d2e2d22955484183d3bb,lifford Wolf <clifford@clifford.at>, 2013-03-01 01:08:16 +0100, , fixed make qtcreator libs directory,,
10844,7fccad92f76ddeee653d5dfec17868e9766a683a,lifford Wolf <clifford@clifford.at>, 2013-03-01 00:36:19 +0100, , added help message,,
10845,cd71c70b4f55c89cdcfd6da23ff5f2002cb7d49d,lifford Wolf <clifford@clifford.at>, 2013-02-28 16:53:34 +0100, , improved help message shell command,,
10846,a5c4bf2161311d73650b015b79f496651643da1e,lifford Wolf <clifford@clifford.at>, 2013-02-28 14:17:57 +0100, , added help command readme readme change,,
10847,af561800edc1d98c33fe057d5c02898460c9d6b9,lifford Wolf <clifford@clifford.at>, 2013-02-28 13:59:49 +0100, , added online help show hierarchy command,,
10848,6ac41b2bb1d41328eb91c2622d8f70cb43a60f0f,lifford Wolf <clifford@clifford.at>, 2013-02-28 13:13:56 +0100, , added help command line option,,
10849,eb2df220dfd26ff1439e22f6715bb5d86fc1a851,lifford Wolf <clifford@clifford.at>, 2013-02-28 12:51:30 +0100, , added help msg select command minor improvement,,
10850,cb592504f41b10c821069fdb3fdb392119890127,lifford Wolf <clifford@clifford.at>, 2013-02-28 11:14:59 +0100, , added help message extract abc dfflibmap,,
10851,64aa9b37d68af422b0da98b72d6be113c3c6e29d,lifford Wolf <clifford@clifford.at>, 2013-02-28 10:21:55 +0100, , added help command,,
10852,c3cc9839a973616fa963a077bfe51f69a114ab59,lifford Wolf <clifford@clifford.at>, 2013-02-28 10:00:42 +0100, , added port swapping compatible type extract pas,,
10853,08c43f27afbef7161766a88a79d5d1f92e458a1e,lifford Wolf <clifford@clifford.at>, 2013-02-27 23:39:10 +0100, , added extract constports feature,,
10854,a6cf02bdc7897e2fac9f51f3dd456d99ee8ada46,lifford Wolf <clifford@clifford.at>, 2013-02-27 23:38:38 +0100, , changed default frontend script ilang,,
10855,500786af5584c8a27e75bdf26f123328d9d574bd,lifford Wolf <clifford@clifford.at>, 2013-02-27 23:19:30 +0100, , fixed extract pas non optimized needle,,
10856,1bbc2b34c8c23f0da2d72f08c5cfb9dffa7fa673,lifford Wolf <clifford@clifford.at>, 2013-02-27 18:00:01 +0100, , added support simple gate one constant input opt_const,,
10857,da3d55a29c88de69ce7b51151544399e91ef23d8,lifford Wolf <clifford@clifford.at>, 2013-02-27 17:26:32 +0100, , added extract verbose map ilang support,,
10858,f28b6aff40a65aa30a04b77cd51e6c0a346e739e,lifford Wolf <clifford@clifford.at>, 2013-02-27 16:27:20 +0100, , implemented basic functionality extract pas,,
10859,c59d77aa30d81a248063181ec8e3f746c2aec1c3,lifford Wolf <clifford@clifford.at>, 2013-02-27 13:35:30 +0100, , added support constant signal extract pas,,
10860,b02e14003099091db438f4c9c1f350ca61a8d608,lifford Wolf <clifford@clifford.at>, 2013-02-27 13:25:18 +0100, , added extract pas functional yet,,
10861,99d73fe0280ab41a1d6e75ef0b9a0117455838f9,lifford Wolf <clifford@clifford.at>, 2013-02-27 10:36:17 +0100, , added additional todo item,,
10862,a77a5136af2cd4df07972db9cb0bfc65eec90715,lifford Wolf <clifford@clifford.at>, 2013-02-27 09:45:09 +0100, , fixed typo readme,,
10863,aa7daadc0a7f310ca00aa8b86c1107eb208b522e,lifford Wolf <clifford@clifford.at>, 2013-02-27 09:41:04 +0100, , added copyright statement readme file,,
10864,a321a5c412090d04dfaea4b4876c4901c42cfe44,lifford Wolf <clifford@clifford.at>, 2013-02-27 09:32:19 +0100, , moved stand alone libs libs directory added libs subcircuit,,
10865,4f0c2862a0d7e1ca247e0a4d54301c7f8cc92fd8,lifford Wolf <clifford@clifford.at>, 2013-02-26 13:18:22 +0100, , added support verilog genblock index .member syntax,,
10866,26a192b8c7ae959a38d58e971e78064c6f028ad1,lifford Wolf <clifford@clifford.at>, 2013-02-24 00:08:07 -0800,2, merge pull request mschmoelzer master fsm_export pas fix kiss file generation,,
10867,5a005cefe2d605fffa71b43796f6e11263fc0e17,artin SchmÃ¶lzer <martin@schmoelzer.at>, 2013-02-23 18:22:19 +0100, , fsm_export pas fix kiss file generation kiss file format follows convention specified logic synthesis optimization benchmark user guide version 3.0 saeyang yang change ensures trfsmgen program johann glaser signed martin schmã lzer,,
10868,6d1502b9484a445e5184bdf622f87fcd14d0a0f9,lifford Wolf <clifford@clifford.at>, 2013-01-16 17:32:11 +0100, , added support always,,
10869,e8231ee46b79a0d24e3b8c5b75f75fc71efcd0d3,lifford Wolf <clifford@clifford.at>, 2013-01-08 02:20:24 -0800,1, merge pull request mschmoelzer master add support fsm_export synthesis attribute fsm_export pas,,
10870,94502c39a77af945db5b1615157894428305e5bf,artin SchmÃ¶lzer <martin@schmoelzer.at>, 2013-01-08 09:53:40 +0100, , merge remote tracking branch upstream master,,
10871,4f6cda502d8633068ebd137bbeb6cbc6bfabf938,artin SchmÃ¶lzer <martin.schmoelzer@student.tuwien.ac.at>, 2013-01-08 09:31:31 +0100, , add support fsm_export synthesis attribute fsm_export pas allows specify file name exported file directly hdl source via fsm_export ... attribute fsm state register verilog example fsm_export my_fsm.kiss2 reg state fsm_export pas also accepts option noauto cause fsms fsm_export attribute exported fsms ignored signed martin schmã lzer,,
10872,a24086d1db96b4f3553e279985331e49482934bc,lifford Wolf <clifford@clifford.at>, 2013-01-06 14:40:15 +0100, , added getting started section readme,,
10873,ae731369ddb8838302b5d9a3fa32689c44ab7934,lifford Wolf <clifford@clifford.at>, 2013-01-06 13:50:30 +0100, , improvement command shell added shell command run interactive shell synth script added support cmd seperator proc opt fixed static initialization order problem pas register,,
10874,bc630ba0fa249c09d4f3fb5ef48eb6d573a21879,lifford Wolf <clifford@clifford.at>, 2013-01-05 12:27:59 +0100, , added syntax select framework,,
10875,e9fffd68e318e8060b3bed2a0c13333cd547cd49,lifford Wolf <clifford@clifford.at>, 2013-01-05 12:27:18 +0100, , added top level .gitignore,,
10876,a7988c01af4bab7390c60fdde04b92ed816aa306,lifford Wolf <clifford@clifford.at>, 2013-01-05 11:44:47 +0100, , copy attribute state signal fsm cell,,
10877,9c955c4c17fe16e43677304372417637ac733bd0,lifford Wolf <clifford@clifford.at>, 2013-01-05 11:44:29 +0100, , .gitignore fixed make mrproper,,
10878,2d9cbd3b020596940c93fec3f5a0d7f768d4c599,lifford Wolf <clifford@clifford.at>, 2013-01-05 11:35:52 +0100, , added .gitignore file make test,,
10879,6543917fb8e9f3bbfd5090045a166d761d6fffb5,lifford Wolf <clifford@clifford.at>, 2013-01-05 11:19:11 +0100, , added .gitignore file,,
10880,7764d0ba1dcf064ae487ee985c43083a0909e7f4,lifford Wolf <clifford@clifford.at>, 2013-01-05 11:13:26 +0100, ,,,
