{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 00:10:51 2011 " "Info: Processing started: Tue Nov 29 00:10:51 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fm -c fm --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fm -c fm --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "AP\[2\] " "Info: Assuming node \"AP\[2\]\" is an undefined clock" {  } { { "fm.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/fm.bdf" { { -1136 -216 -48 -1120 "AP\[3..0\]" "" } { -1144 -48 80 -1128 "AP\[3..0\]" "" } { 200 146 202 216 "AP\[3..0\]" "" } { 8 152 202 24 "AP\[3..0\]" "" } { -184 152 202 -168 "AP\[3..0\]" "" } { -376 152 202 -360 "AP\[3..0\]" "" } { -568 152 202 -552 "AP\[3..0\]" "" } { -760 152 202 -744 "AP\[3..0\]" "" } { -952 152 202 -936 "AP\[3..0\]" "" } { -1144 152 200 -1128 "AP\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AP\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "WR " "Info: Assuming node \"WR\" is an undefined clock" {  } { { "fm.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/fm.bdf" { { -1072 -216 -48 -1056 "WR" "" } { -1080 -48 80 -1064 "WR" "" } { 232 146 202 248 "WR" "" } { 40 152 202 56 "WR" "" } { -152 152 202 -136 "WR" "" } { -344 152 202 -328 "WR" "" } { -536 152 202 -520 "WR" "" } { -728 152 202 -712 "WR" "" } { -920 152 202 -904 "WR" "" } { -1112 152 200 -1096 "WR" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "C " "Info: Assuming node \"C\" is an undefined clock" {  } { { "fm.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/fm.bdf" { { -1040 -216 -48 -1024 "C" "" } { -1048 -48 80 -1032 "C" "" } { 264 146 202 280 "C" "" } { 72 152 202 88 "C" "" } { -120 152 202 -104 "C" "" } { -312 152 202 -296 "C" "" } { -504 152 202 -488 "C" "" } { -696 152 202 -680 "C" "" } { -888 152 202 -872 "C" "" } { -1080 152 200 -1064 "C" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "C" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AP\[3\] " "Info: Assuming node \"AP\[3\]\" is an undefined clock" {  } { { "fm.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/fm.bdf" { { -1136 -216 -48 -1120 "AP\[3..0\]" "" } { -1144 -48 80 -1128 "AP\[3..0\]" "" } { 200 146 202 216 "AP\[3..0\]" "" } { 8 152 202 24 "AP\[3..0\]" "" } { -184 152 202 -168 "AP\[3..0\]" "" } { -376 152 202 -360 "AP\[3..0\]" "" } { -568 152 202 -552 "AP\[3..0\]" "" } { -760 152 202 -744 "AP\[3..0\]" "" } { -952 152 202 -936 "AP\[3..0\]" "" } { -1144 152 200 -1128 "AP\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AP\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AP\[1\] " "Info: Assuming node \"AP\[1\]\" is an undefined clock" {  } { { "fm.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/fm.bdf" { { -1136 -216 -48 -1120 "AP\[3..0\]" "" } { -1144 -48 80 -1128 "AP\[3..0\]" "" } { 200 146 202 216 "AP\[3..0\]" "" } { 8 152 202 24 "AP\[3..0\]" "" } { -184 152 202 -168 "AP\[3..0\]" "" } { -376 152 202 -360 "AP\[3..0\]" "" } { -568 152 202 -552 "AP\[3..0\]" "" } { -760 152 202 -744 "AP\[3..0\]" "" } { -952 152 202 -936 "AP\[3..0\]" "" } { -1144 152 200 -1128 "AP\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AP\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AP\[0\] " "Info: Assuming node \"AP\[0\]\" is an undefined clock" {  } { { "fm.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/fm.bdf" { { -1136 -216 -48 -1120 "AP\[3..0\]" "" } { -1144 -48 80 -1128 "AP\[3..0\]" "" } { 200 146 202 216 "AP\[3..0\]" "" } { 8 152 202 24 "AP\[3..0\]" "" } { -184 152 202 -168 "AP\[3..0\]" "" } { -376 152 202 -360 "AP\[3..0\]" "" } { -568 152 202 -552 "AP\[3..0\]" "" } { -760 152 202 -744 "AP\[3..0\]" "" } { -952 152 202 -936 "AP\[3..0\]" "" } { -1144 152 200 -1128 "AP\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AP\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "66 " "Warning: Found 66 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "FM_FULL:inst10\|FM0101:inst22\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst10\|FM0101:inst22\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst10\|FM0101:inst22\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst10\|FM0111:inst24\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst10\|FM0111:inst24\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst10\|FM0111:inst24\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst10\|FM0100:inst21\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst10\|FM0100:inst21\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst10\|FM0100:inst21\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst10\|FM0110:inst23\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst10\|FM0110:inst23\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst10\|FM0110:inst23\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst10\|FM0010:inst19\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst10\|FM0010:inst19\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst10\|FM0010:inst19\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst10\|FM0011:inst20\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst10\|FM0011:inst20\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst10\|FM0011:inst20\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst10\|FM0000:inst\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst10\|FM0000:inst\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst10\|FM0000:inst\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst10\|FM0001:inst4\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst10\|FM0001:inst4\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst10\|FM0001:inst4\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst9\|FM0101:inst22\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst9\|FM0101:inst22\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst9\|FM0101:inst22\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst9\|FM0111:inst24\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst9\|FM0111:inst24\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst9\|FM0111:inst24\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst9\|FM0100:inst21\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst9\|FM0100:inst21\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst9\|FM0100:inst21\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst9\|FM0110:inst23\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst9\|FM0110:inst23\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst9\|FM0110:inst23\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst9\|FM0010:inst19\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst9\|FM0010:inst19\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst9\|FM0010:inst19\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst9\|FM0011:inst20\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst9\|FM0011:inst20\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst9\|FM0011:inst20\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst9\|FM0000:inst\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst9\|FM0000:inst\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst9\|FM0000:inst\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst9\|FM0001:inst4\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst9\|FM0001:inst4\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst9\|FM0001:inst4\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst8\|FM0101:inst22\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst8\|FM0101:inst22\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst8\|FM0101:inst22\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst8\|FM0111:inst24\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst8\|FM0111:inst24\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst8\|FM0111:inst24\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst8\|FM0100:inst21\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst8\|FM0100:inst21\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst8\|FM0100:inst21\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst8\|FM0110:inst23\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst8\|FM0110:inst23\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst8\|FM0110:inst23\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst8\|FM0010:inst19\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst8\|FM0010:inst19\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst8\|FM0010:inst19\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst8\|FM0011:inst20\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst8\|FM0011:inst20\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst8\|FM0011:inst20\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst8\|FM0000:inst\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst8\|FM0000:inst\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst8\|FM0000:inst\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst8\|FM0001:inst4\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst8\|FM0001:inst4\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst8\|FM0001:inst4\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst7\|FM0101:inst22\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst7\|FM0101:inst22\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst7\|FM0101:inst22\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst7\|FM0111:inst24\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst7\|FM0111:inst24\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst7\|FM0111:inst24\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst7\|FM0100:inst21\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst7\|FM0100:inst21\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst7\|FM0100:inst21\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst7\|FM0110:inst23\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst7\|FM0110:inst23\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst7\|FM0110:inst23\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst7\|FM0010:inst19\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst7\|FM0010:inst19\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst7\|FM0010:inst19\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst7\|FM0011:inst20\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst7\|FM0011:inst20\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst7\|FM0011:inst20\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst7\|FM0000:inst\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst7\|FM0000:inst\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst7\|FM0000:inst\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst7\|FM0001:inst4\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst7\|FM0001:inst4\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst7\|FM0001:inst4\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst6\|FM0101:inst22\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst6\|FM0101:inst22\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst6\|FM0101:inst22\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst6\|FM0111:inst24\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst6\|FM0111:inst24\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst6\|FM0111:inst24\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst6\|FM0100:inst21\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst6\|FM0100:inst21\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst6\|FM0100:inst21\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst6\|FM0110:inst23\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst6\|FM0110:inst23\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst6\|FM0110:inst23\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst6\|FM0010:inst19\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst6\|FM0010:inst19\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst6\|FM0010:inst19\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst6\|FM0011:inst20\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst6\|FM0011:inst20\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst6\|FM0011:inst20\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst6\|FM0000:inst\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst6\|FM0000:inst\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst6\|FM0000:inst\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst6\|FM0001:inst4\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst6\|FM0001:inst4\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst6\|FM0001:inst4\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst5\|FM0101:inst22\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst5\|FM0101:inst22\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst5\|FM0101:inst22\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst5\|FM0111:inst24\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst5\|FM0111:inst24\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst5\|FM0111:inst24\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst5\|FM0100:inst21\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst5\|FM0100:inst21\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst5\|FM0100:inst21\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst5\|FM0110:inst23\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst5\|FM0110:inst23\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst5\|FM0110:inst23\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst5\|FM0010:inst19\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst5\|FM0010:inst19\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst5\|FM0010:inst19\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst5\|FM0011:inst20\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst5\|FM0011:inst20\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst5\|FM0011:inst20\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst5\|FM0000:inst\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst5\|FM0000:inst\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst5\|FM0000:inst\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst5\|FM0001:inst4\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst5\|FM0001:inst4\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst5\|FM0001:inst4\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst4\|FM0101:inst22\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst4\|FM0101:inst22\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst4\|FM0101:inst22\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst4\|FM0111:inst24\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst4\|FM0111:inst24\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst4\|FM0111:inst24\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst4\|FM0100:inst21\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst4\|FM0100:inst21\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst4\|FM0100:inst21\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst4\|FM0110:inst23\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst4\|FM0110:inst23\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst4\|FM0110:inst23\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst4\|FM0010:inst19\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst4\|FM0010:inst19\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst4\|FM0010:inst19\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst4\|FM0011:inst20\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst4\|FM0011:inst20\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst4\|FM0011:inst20\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst4\|FM0000:inst\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst4\|FM0000:inst\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst4\|FM0000:inst\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst4\|FM0001:inst4\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst4\|FM0001:inst4\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst4\|FM0001:inst4\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst3\|FM0101:inst22\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst3\|FM0101:inst22\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst3\|FM0101:inst22\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst3\|FM0111:inst24\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst3\|FM0111:inst24\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst3\|FM0111:inst24\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst3\|FM0100:inst21\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst3\|FM0100:inst21\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst3\|FM0100:inst21\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst3\|FM0110:inst23\|FMi:inst\|74~0 " "Info: Detected gated clock \"FM_FULL:inst3\|FM0110:inst23\|FMi:inst\|74~0\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst3\|FM0110:inst23\|FMi:inst\|74~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst3\|FM0110:inst23\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst3\|FM0110:inst23\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst3\|FM0110:inst23\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst3\|FM0010:inst19\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst3\|FM0010:inst19\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst3\|FM0010:inst19\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst3\|FM0011:inst20\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst3\|FM0011:inst20\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst3\|FM0011:inst20\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst3\|FM0000:inst\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst3\|FM0000:inst\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst3\|FM0000:inst\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst3\|FM0011:inst20\|FMi:inst\|74~0 " "Info: Detected gated clock \"FM_FULL:inst3\|FM0011:inst20\|FMi:inst\|74~0\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst3\|FM0011:inst20\|FMi:inst\|74~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FM_FULL:inst3\|FM0001:inst4\|FMi:inst\|74 " "Info: Detected gated clock \"FM_FULL:inst3\|FM0001:inst4\|FMi:inst\|74\" as buffer" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FM_FULL:inst3\|FM0001:inst4\|FMi:inst\|74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "AP\[2\] " "Info: No valid register-to-register data paths exist for clock \"AP\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "WR " "Info: No valid register-to-register data paths exist for clock \"WR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "C " "Info: No valid register-to-register data paths exist for clock \"C\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "AP\[3\] " "Info: No valid register-to-register data paths exist for clock \"AP\[3\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "AP\[1\] " "Info: No valid register-to-register data paths exist for clock \"AP\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "AP\[0\] " "Info: No valid register-to-register data paths exist for clock \"AP\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "FM_FULL:inst8\|FM0000:inst\|FMi:inst\|9 P\[2\] AP\[1\] 4.176 ns register " "Info: tsu for register \"FM_FULL:inst8\|FM0000:inst\|FMi:inst\|9\" (data pin = \"P\[2\]\", clock pin = \"AP\[1\]\") is 4.176 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.297 ns + Longest pin register " "Info: + Longest pin to register delay is 8.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns P\[2\] 1 PIN PIN_37 8 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_37; Fanout = 8; PIN Node = 'P\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P[2] } "NODE_NAME" } } { "fm.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/fm.bdf" { { -1056 -216 -48 -1040 "P\[7..0\]" "" } { -760 312 368 -744 "P\[5\]" "" } { -568 312 368 -552 "P\[4\]" "" } { -376 312 368 -360 "P\[3\]" "" } { 248 146 202 264 "P\[0\]" "" } { 56 152 202 72 "P\[1\]" "" } { -136 152 202 -120 "P\[2\]" "" } { -328 152 202 -312 "P\[3\]" "" } { -520 152 202 -504 "P\[4\]" "" } { -712 152 202 -696 "P\[5\]" "" } { -904 152 202 -888 "P\[6\]" "" } { -1096 152 200 -1080 "P\[7\]" "" } { -1064 -48 80 -1048 "P\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.872 ns) + CELL(0.460 ns) 8.297 ns FM_FULL:inst8\|FM0000:inst\|FMi:inst\|9 2 REG LCFF_X5_Y8_N3 1 " "Info: 2: + IC(6.872 ns) + CELL(0.460 ns) = 8.297 ns; Loc. = LCFF_X5_Y8_N3; Fanout = 1; REG Node = 'FM_FULL:inst8\|FM0000:inst\|FMi:inst\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.332 ns" { P[2] FM_FULL:inst8|FM0000:inst|FMi:inst|9 } "NODE_NAME" } } { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 120 800 864 200 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.425 ns ( 17.17 % ) " "Info: Total cell delay = 1.425 ns ( 17.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.872 ns ( 82.83 % ) " "Info: Total interconnect delay = 6.872 ns ( 82.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.297 ns" { P[2] FM_FULL:inst8|FM0000:inst|FMi:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.297 ns" { P[2] {} P[2]~combout {} FM_FULL:inst8|FM0000:inst|FMi:inst|9 {} } { 0.000ns 0.000ns 6.872ns } { 0.000ns 0.965ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 120 800 864 200 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AP\[1\] destination 4.081 ns - Shortest register " "Info: - Shortest clock path from clock \"AP\[1\]\" to destination register is 4.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns AP\[1\] 1 CLK PIN_33 64 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_33; Fanout = 64; CLK Node = 'AP\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AP[1] } "NODE_NAME" } } { "fm.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/fm.bdf" { { -1136 -216 -48 -1120 "AP\[3..0\]" "" } { -1144 -48 80 -1128 "AP\[3..0\]" "" } { 200 146 202 216 "AP\[3..0\]" "" } { 8 152 202 24 "AP\[3..0\]" "" } { -184 152 202 -168 "AP\[3..0\]" "" } { -376 152 202 -360 "AP\[3..0\]" "" } { -568 152 202 -552 "AP\[3..0\]" "" } { -760 152 202 -744 "AP\[3..0\]" "" } { -952 152 202 -936 "AP\[3..0\]" "" } { -1144 152 200 -1128 "AP\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.745 ns) + CELL(0.370 ns) 3.100 ns FM_FULL:inst8\|FM0000:inst\|FMi:inst\|74 2 COMB LCCOMB_X5_Y8_N8 1 " "Info: 2: + IC(1.745 ns) + CELL(0.370 ns) = 3.100 ns; Loc. = LCCOMB_X5_Y8_N8; Fanout = 1; COMB Node = 'FM_FULL:inst8\|FM0000:inst\|FMi:inst\|74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { AP[1] FM_FULL:inst8|FM0000:inst|FMi:inst|74 } "NODE_NAME" } } { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.666 ns) 4.081 ns FM_FULL:inst8\|FM0000:inst\|FMi:inst\|9 3 REG LCFF_X5_Y8_N3 1 " "Info: 3: + IC(0.315 ns) + CELL(0.666 ns) = 4.081 ns; Loc. = LCFF_X5_Y8_N3; Fanout = 1; REG Node = 'FM_FULL:inst8\|FM0000:inst\|FMi:inst\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { FM_FULL:inst8|FM0000:inst|FMi:inst|74 FM_FULL:inst8|FM0000:inst|FMi:inst|9 } "NODE_NAME" } } { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 120 800 864 200 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.021 ns ( 49.52 % ) " "Info: Total cell delay = 2.021 ns ( 49.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.060 ns ( 50.48 % ) " "Info: Total interconnect delay = 2.060 ns ( 50.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.081 ns" { AP[1] FM_FULL:inst8|FM0000:inst|FMi:inst|74 FM_FULL:inst8|FM0000:inst|FMi:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.081 ns" { AP[1] {} AP[1]~combout {} FM_FULL:inst8|FM0000:inst|FMi:inst|74 {} FM_FULL:inst8|FM0000:inst|FMi:inst|9 {} } { 0.000ns 0.000ns 1.745ns 0.315ns } { 0.000ns 0.985ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.297 ns" { P[2] FM_FULL:inst8|FM0000:inst|FMi:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.297 ns" { P[2] {} P[2]~combout {} FM_FULL:inst8|FM0000:inst|FMi:inst|9 {} } { 0.000ns 0.000ns 6.872ns } { 0.000ns 0.965ns 0.460ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.081 ns" { AP[1] FM_FULL:inst8|FM0000:inst|FMi:inst|74 FM_FULL:inst8|FM0000:inst|FMi:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.081 ns" { AP[1] {} AP[1]~combout {} FM_FULL:inst8|FM0000:inst|FMi:inst|74 {} FM_FULL:inst8|FM0000:inst|FMi:inst|9 {} } { 0.000ns 0.000ns 1.745ns 0.315ns } { 0.000ns 0.985ns 0.370ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "C Q\[0\] FM_FULL:inst10\|FM0010:inst19\|FMi:inst\|9 15.307 ns register " "Info: tco from clock \"C\" to destination pin \"Q\[0\]\" through register \"FM_FULL:inst10\|FM0010:inst19\|FMi:inst\|9\" is 15.307 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C source 6.913 ns + Longest register " "Info: + Longest clock path from clock \"C\" to source register is 6.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns C 1 CLK PIN_68 2 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 2; CLK Node = 'C'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "fm.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/fm.bdf" { { -1040 -216 -48 -1024 "C" "" } { -1048 -48 80 -1032 "C" "" } { 264 146 202 280 "C" "" } { 72 152 202 88 "C" "" } { -120 152 202 -104 "C" "" } { -312 152 202 -296 "C" "" } { -504 152 202 -488 "C" "" } { -696 152 202 -680 "C" "" } { -888 152 202 -872 "C" "" } { -1080 152 200 -1064 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.038 ns) + CELL(0.616 ns) 3.648 ns FM_FULL:inst3\|FM0011:inst20\|FMi:inst\|74~0 2 COMB LCCOMB_X8_Y8_N28 32 " "Info: 2: + IC(2.038 ns) + CELL(0.616 ns) = 3.648 ns; Loc. = LCCOMB_X8_Y8_N28; Fanout = 32; COMB Node = 'FM_FULL:inst3\|FM0011:inst20\|FMi:inst\|74~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { C FM_FULL:inst3|FM0011:inst20|FMi:inst|74~0 } "NODE_NAME" } } { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.440 ns) + CELL(0.206 ns) 5.294 ns FM_FULL:inst10\|FM0010:inst19\|FMi:inst\|74 3 COMB LCCOMB_X13_Y8_N10 1 " "Info: 3: + IC(1.440 ns) + CELL(0.206 ns) = 5.294 ns; Loc. = LCCOMB_X13_Y8_N10; Fanout = 1; COMB Node = 'FM_FULL:inst10\|FM0010:inst19\|FMi:inst\|74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { FM_FULL:inst3|FM0011:inst20|FMi:inst|74~0 FM_FULL:inst10|FM0010:inst19|FMi:inst|74 } "NODE_NAME" } } { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.666 ns) 6.913 ns FM_FULL:inst10\|FM0010:inst19\|FMi:inst\|9 4 REG LCFF_X15_Y8_N27 1 " "Info: 4: + IC(0.953 ns) + CELL(0.666 ns) = 6.913 ns; Loc. = LCFF_X15_Y8_N27; Fanout = 1; REG Node = 'FM_FULL:inst10\|FM0010:inst19\|FMi:inst\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { FM_FULL:inst10|FM0010:inst19|FMi:inst|74 FM_FULL:inst10|FM0010:inst19|FMi:inst|9 } "NODE_NAME" } } { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 120 800 864 200 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.482 ns ( 35.90 % ) " "Info: Total cell delay = 2.482 ns ( 35.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.431 ns ( 64.10 % ) " "Info: Total interconnect delay = 4.431 ns ( 64.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.913 ns" { C FM_FULL:inst3|FM0011:inst20|FMi:inst|74~0 FM_FULL:inst10|FM0010:inst19|FMi:inst|74 FM_FULL:inst10|FM0010:inst19|FMi:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.913 ns" { C {} C~combout {} FM_FULL:inst3|FM0011:inst20|FMi:inst|74~0 {} FM_FULL:inst10|FM0010:inst19|FMi:inst|74 {} FM_FULL:inst10|FM0010:inst19|FMi:inst|9 {} } { 0.000ns 0.000ns 2.038ns 1.440ns 0.953ns } { 0.000ns 0.994ns 0.616ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 120 800 864 200 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.090 ns + Longest register pin " "Info: + Longest register to pin delay is 8.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FM_FULL:inst10\|FM0010:inst19\|FMi:inst\|9 1 REG LCFF_X15_Y8_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y8_N27; Fanout = 1; REG Node = 'FM_FULL:inst10\|FM0010:inst19\|FMi:inst\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FM_FULL:inst10|FM0010:inst19|FMi:inst|9 } "NODE_NAME" } } { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 120 800 864 200 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.206 ns) 0.629 ns FM_FULL:inst10\|FM0000:inst\|FMi:inst\|31~2 2 COMB LCCOMB_X15_Y8_N16 1 " "Info: 2: + IC(0.423 ns) + CELL(0.206 ns) = 0.629 ns; Loc. = LCCOMB_X15_Y8_N16; Fanout = 1; COMB Node = 'FM_FULL:inst10\|FM0000:inst\|FMi:inst\|31~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { FM_FULL:inst10|FM0010:inst19|FMi:inst|9 FM_FULL:inst10|FM0000:inst|FMi:inst|31~2 } "NODE_NAME" } } { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 128 984 1032 160 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.809 ns) + CELL(0.614 ns) 3.052 ns FM_FULL:inst10\|FM0000:inst\|FMi:inst\|31~5 3 COMB LCCOMB_X13_Y8_N12 1 " "Info: 3: + IC(1.809 ns) + CELL(0.614 ns) = 3.052 ns; Loc. = LCCOMB_X13_Y8_N12; Fanout = 1; COMB Node = 'FM_FULL:inst10\|FM0000:inst\|FMi:inst\|31~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.423 ns" { FM_FULL:inst10|FM0000:inst|FMi:inst|31~2 FM_FULL:inst10|FM0000:inst|FMi:inst|31~5 } "NODE_NAME" } } { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 128 984 1032 160 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.762 ns) + CELL(3.276 ns) 8.090 ns Q\[0\] 4 PIN PIN_189 0 " "Info: 4: + IC(1.762 ns) + CELL(3.276 ns) = 8.090 ns; Loc. = PIN_189; Fanout = 0; PIN Node = 'Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.038 ns" { FM_FULL:inst10|FM0000:inst|FMi:inst|31~5 Q[0] } "NODE_NAME" } } { "fm.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/fm.bdf" { { -1152 392 568 -1136 "Q\[7..0\]" "" } { -1160 312 360 -1144 "Q\[7\]" "" } { -968 314 360 -952 "Q\[6\]" "" } { -776 314 360 -760 "Q\[5\]" "" } { -584 314 360 -568 "Q\[4\]" "" } { -392 314 360 -376 "Q\[3\]" "" } { -200 314 360 -184 "Q\[2\]" "" } { -8 314 360 8 "Q\[1\]" "" } { 184 314 360 200 "Q\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.096 ns ( 50.63 % ) " "Info: Total cell delay = 4.096 ns ( 50.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.994 ns ( 49.37 % ) " "Info: Total interconnect delay = 3.994 ns ( 49.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.090 ns" { FM_FULL:inst10|FM0010:inst19|FMi:inst|9 FM_FULL:inst10|FM0000:inst|FMi:inst|31~2 FM_FULL:inst10|FM0000:inst|FMi:inst|31~5 Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.090 ns" { FM_FULL:inst10|FM0010:inst19|FMi:inst|9 {} FM_FULL:inst10|FM0000:inst|FMi:inst|31~2 {} FM_FULL:inst10|FM0000:inst|FMi:inst|31~5 {} Q[0] {} } { 0.000ns 0.423ns 1.809ns 1.762ns } { 0.000ns 0.206ns 0.614ns 3.276ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.913 ns" { C FM_FULL:inst3|FM0011:inst20|FMi:inst|74~0 FM_FULL:inst10|FM0010:inst19|FMi:inst|74 FM_FULL:inst10|FM0010:inst19|FMi:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.913 ns" { C {} C~combout {} FM_FULL:inst3|FM0011:inst20|FMi:inst|74~0 {} FM_FULL:inst10|FM0010:inst19|FMi:inst|74 {} FM_FULL:inst10|FM0010:inst19|FMi:inst|9 {} } { 0.000ns 0.000ns 2.038ns 1.440ns 0.953ns } { 0.000ns 0.994ns 0.616ns 0.206ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.090 ns" { FM_FULL:inst10|FM0010:inst19|FMi:inst|9 FM_FULL:inst10|FM0000:inst|FMi:inst|31~2 FM_FULL:inst10|FM0000:inst|FMi:inst|31~5 Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.090 ns" { FM_FULL:inst10|FM0010:inst19|FMi:inst|9 {} FM_FULL:inst10|FM0000:inst|FMi:inst|31~2 {} FM_FULL:inst10|FM0000:inst|FMi:inst|31~5 {} Q[0] {} } { 0.000ns 0.423ns 1.809ns 1.762ns } { 0.000ns 0.206ns 0.614ns 3.276ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RD Q\[0\] 17.777 ns Longest " "Info: Longest tpd from source pin \"RD\" to destination pin \"Q\[0\]\" is 17.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns RD 1 PIN PIN_64 5 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_64; Fanout = 5; PIN Node = 'RD'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "fm.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/fm.bdf" { { -1104 -216 -48 -1088 "RD" "" } { 216 146 202 232 "RD" "" } { 24 152 202 40 "RD" "" } { -168 152 202 -152 "RD" "" } { -360 152 202 -344 "RD" "" } { -552 152 202 -536 "RD" "" } { -744 152 202 -728 "RD" "" } { -936 152 202 -920 "RD" "" } { -1128 152 200 -1112 "RD" "" } { -1112 -48 80 -1096 "RD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.241 ns) + CELL(0.616 ns) 7.861 ns FM_FULL:inst3\|FM0011:inst20\|FMi:inst\|75~0 2 COMB LCCOMB_X9_Y8_N0 8 " "Info: 2: + IC(6.241 ns) + CELL(0.616 ns) = 7.861 ns; Loc. = LCCOMB_X9_Y8_N0; Fanout = 8; COMB Node = 'FM_FULL:inst3\|FM0011:inst20\|FMi:inst\|75~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.857 ns" { RD FM_FULL:inst3|FM0011:inst20|FMi:inst|75~0 } "NODE_NAME" } } { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 80 536 600 120 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.831 ns) + CELL(0.624 ns) 10.316 ns FM_FULL:inst10\|FM0000:inst\|FMi:inst\|31~2 3 COMB LCCOMB_X15_Y8_N16 1 " "Info: 3: + IC(1.831 ns) + CELL(0.624 ns) = 10.316 ns; Loc. = LCCOMB_X15_Y8_N16; Fanout = 1; COMB Node = 'FM_FULL:inst10\|FM0000:inst\|FMi:inst\|31~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { FM_FULL:inst3|FM0011:inst20|FMi:inst|75~0 FM_FULL:inst10|FM0000:inst|FMi:inst|31~2 } "NODE_NAME" } } { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 128 984 1032 160 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.809 ns) + CELL(0.614 ns) 12.739 ns FM_FULL:inst10\|FM0000:inst\|FMi:inst\|31~5 4 COMB LCCOMB_X13_Y8_N12 1 " "Info: 4: + IC(1.809 ns) + CELL(0.614 ns) = 12.739 ns; Loc. = LCCOMB_X13_Y8_N12; Fanout = 1; COMB Node = 'FM_FULL:inst10\|FM0000:inst\|FMi:inst\|31~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.423 ns" { FM_FULL:inst10|FM0000:inst|FMi:inst|31~2 FM_FULL:inst10|FM0000:inst|FMi:inst|31~5 } "NODE_NAME" } } { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 128 984 1032 160 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.762 ns) + CELL(3.276 ns) 17.777 ns Q\[0\] 5 PIN PIN_189 0 " "Info: 5: + IC(1.762 ns) + CELL(3.276 ns) = 17.777 ns; Loc. = PIN_189; Fanout = 0; PIN Node = 'Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.038 ns" { FM_FULL:inst10|FM0000:inst|FMi:inst|31~5 Q[0] } "NODE_NAME" } } { "fm.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/fm.bdf" { { -1152 392 568 -1136 "Q\[7..0\]" "" } { -1160 312 360 -1144 "Q\[7\]" "" } { -968 314 360 -952 "Q\[6\]" "" } { -776 314 360 -760 "Q\[5\]" "" } { -584 314 360 -568 "Q\[4\]" "" } { -392 314 360 -376 "Q\[3\]" "" } { -200 314 360 -184 "Q\[2\]" "" } { -8 314 360 8 "Q\[1\]" "" } { 184 314 360 200 "Q\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.134 ns ( 34.51 % ) " "Info: Total cell delay = 6.134 ns ( 34.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.643 ns ( 65.49 % ) " "Info: Total interconnect delay = 11.643 ns ( 65.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.777 ns" { RD FM_FULL:inst3|FM0011:inst20|FMi:inst|75~0 FM_FULL:inst10|FM0000:inst|FMi:inst|31~2 FM_FULL:inst10|FM0000:inst|FMi:inst|31~5 Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.777 ns" { RD {} RD~combout {} FM_FULL:inst3|FM0011:inst20|FMi:inst|75~0 {} FM_FULL:inst10|FM0000:inst|FMi:inst|31~2 {} FM_FULL:inst10|FM0000:inst|FMi:inst|31~5 {} Q[0] {} } { 0.000ns 0.000ns 6.241ns 1.831ns 1.809ns 1.762ns } { 0.000ns 1.004ns 0.616ns 0.624ns 0.614ns 3.276ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "FM_FULL:inst5\|FM0010:inst19\|FMi:inst\|9 P\[5\] C 4.764 ns register " "Info: th for register \"FM_FULL:inst5\|FM0010:inst19\|FMi:inst\|9\" (data pin = \"P\[5\]\", clock pin = \"C\") is 4.764 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C destination 7.541 ns + Longest register " "Info: + Longest clock path from clock \"C\" to destination register is 7.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns C 1 CLK PIN_68 2 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 2; CLK Node = 'C'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "fm.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/fm.bdf" { { -1040 -216 -48 -1024 "C" "" } { -1048 -48 80 -1032 "C" "" } { 264 146 202 280 "C" "" } { 72 152 202 88 "C" "" } { -120 152 202 -104 "C" "" } { -312 152 202 -296 "C" "" } { -504 152 202 -488 "C" "" } { -696 152 202 -680 "C" "" } { -888 152 202 -872 "C" "" } { -1080 152 200 -1064 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.038 ns) + CELL(0.616 ns) 3.648 ns FM_FULL:inst3\|FM0011:inst20\|FMi:inst\|74~0 2 COMB LCCOMB_X8_Y8_N28 32 " "Info: 2: + IC(2.038 ns) + CELL(0.616 ns) = 3.648 ns; Loc. = LCCOMB_X8_Y8_N28; Fanout = 32; COMB Node = 'FM_FULL:inst3\|FM0011:inst20\|FMi:inst\|74~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { C FM_FULL:inst3|FM0011:inst20|FMi:inst|74~0 } "NODE_NAME" } } { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.809 ns) + CELL(0.370 ns) 5.827 ns FM_FULL:inst5\|FM0010:inst19\|FMi:inst\|74 3 COMB LCCOMB_X17_Y8_N12 1 " "Info: 3: + IC(1.809 ns) + CELL(0.370 ns) = 5.827 ns; Loc. = LCCOMB_X17_Y8_N12; Fanout = 1; COMB Node = 'FM_FULL:inst5\|FM0010:inst19\|FMi:inst\|74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.179 ns" { FM_FULL:inst3|FM0011:inst20|FMi:inst|74~0 FM_FULL:inst5|FM0010:inst19|FMi:inst|74 } "NODE_NAME" } } { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 176 424 488 216 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.666 ns) 7.541 ns FM_FULL:inst5\|FM0010:inst19\|FMi:inst\|9 4 REG LCFF_X17_Y9_N3 1 " "Info: 4: + IC(1.048 ns) + CELL(0.666 ns) = 7.541 ns; Loc. = LCFF_X17_Y9_N3; Fanout = 1; REG Node = 'FM_FULL:inst5\|FM0010:inst19\|FMi:inst\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { FM_FULL:inst5|FM0010:inst19|FMi:inst|74 FM_FULL:inst5|FM0010:inst19|FMi:inst|9 } "NODE_NAME" } } { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 120 800 864 200 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.646 ns ( 35.09 % ) " "Info: Total cell delay = 2.646 ns ( 35.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.895 ns ( 64.91 % ) " "Info: Total interconnect delay = 4.895 ns ( 64.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.541 ns" { C FM_FULL:inst3|FM0011:inst20|FMi:inst|74~0 FM_FULL:inst5|FM0010:inst19|FMi:inst|74 FM_FULL:inst5|FM0010:inst19|FMi:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.541 ns" { C {} C~combout {} FM_FULL:inst3|FM0011:inst20|FMi:inst|74~0 {} FM_FULL:inst5|FM0010:inst19|FMi:inst|74 {} FM_FULL:inst5|FM0010:inst19|FMi:inst|9 {} } { 0.000ns 0.000ns 2.038ns 1.809ns 1.048ns } { 0.000ns 0.994ns 0.616ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 120 800 864 200 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.083 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns P\[5\] 1 PIN PIN_27 8 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 8; PIN Node = 'P\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P[5] } "NODE_NAME" } } { "fm.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/fm.bdf" { { -1056 -216 -48 -1040 "P\[7..0\]" "" } { -760 312 368 -744 "P\[5\]" "" } { -568 312 368 -552 "P\[4\]" "" } { -376 312 368 -360 "P\[3\]" "" } { 248 146 202 264 "P\[0\]" "" } { 56 152 202 72 "P\[1\]" "" } { -136 152 202 -120 "P\[2\]" "" } { -328 152 202 -312 "P\[3\]" "" } { -520 152 202 -504 "P\[4\]" "" } { -712 152 202 -696 "P\[5\]" "" } { -904 152 202 -888 "P\[6\]" "" } { -1096 152 200 -1080 "P\[7\]" "" } { -1064 -48 80 -1048 "P\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.493 ns) + CELL(0.460 ns) 3.083 ns FM_FULL:inst5\|FM0010:inst19\|FMi:inst\|9 2 REG LCFF_X17_Y9_N3 1 " "Info: 2: + IC(1.493 ns) + CELL(0.460 ns) = 3.083 ns; Loc. = LCFF_X17_Y9_N3; Fanout = 1; REG Node = 'FM_FULL:inst5\|FM0010:inst19\|FMi:inst\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { P[5] FM_FULL:inst5|FM0010:inst19|FMi:inst|9 } "NODE_NAME" } } { "FMi.bdf" "" { Schematic "C:/altera/91sp2/quartus/9108/fm/FMi.bdf" { { 120 800 864 200 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 51.57 % ) " "Info: Total cell delay = 1.590 ns ( 51.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.493 ns ( 48.43 % ) " "Info: Total interconnect delay = 1.493 ns ( 48.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.083 ns" { P[5] FM_FULL:inst5|FM0010:inst19|FMi:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.083 ns" { P[5] {} P[5]~combout {} FM_FULL:inst5|FM0010:inst19|FMi:inst|9 {} } { 0.000ns 0.000ns 1.493ns } { 0.000ns 1.130ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.541 ns" { C FM_FULL:inst3|FM0011:inst20|FMi:inst|74~0 FM_FULL:inst5|FM0010:inst19|FMi:inst|74 FM_FULL:inst5|FM0010:inst19|FMi:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.541 ns" { C {} C~combout {} FM_FULL:inst3|FM0011:inst20|FMi:inst|74~0 {} FM_FULL:inst5|FM0010:inst19|FMi:inst|74 {} FM_FULL:inst5|FM0010:inst19|FMi:inst|9 {} } { 0.000ns 0.000ns 2.038ns 1.809ns 1.048ns } { 0.000ns 0.994ns 0.616ns 0.370ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.083 ns" { P[5] FM_FULL:inst5|FM0010:inst19|FMi:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.083 ns" { P[5] {} P[5]~combout {} FM_FULL:inst5|FM0010:inst19|FMi:inst|9 {} } { 0.000ns 0.000ns 1.493ns } { 0.000ns 1.130ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 00:10:52 2011 " "Info: Processing ended: Tue Nov 29 00:10:52 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
