Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Oct 28 22:57:29 2020
| Host         : ThinkingPad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (25)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.049        0.000                      0                  399        0.146        0.000                      0                  399        4.500        0.000                       0                   162  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.049        0.000                      0                  399        0.146        0.000                      0                  399        4.500        0.000                       0                   162  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 fsmRUN/manual/M_first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/manual/M_result_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.908ns  (logic 2.685ns (45.445%)  route 3.223ns (54.555%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.617     5.201    fsmRUN/manual/CLK
    SLICE_X64Y67         FDRE                                         r  fsmRUN/manual/M_first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.478     5.679 r  fsmRUN/manual/M_first_q_reg[5]/Q
                         net (fo=10, routed)          0.970     6.649    fsmRUN/manual/alu/M_result_q_reg[15][5]
    SLICE_X62Y64         LUT3 (Prop_lut3_I0_O)        0.301     6.950 r  fsmRUN/manual/alu/out0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.950    fsmRUN/manual/alu/out0_carry__0_i_3_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.500 r  fsmRUN/manual/alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.500    fsmRUN/manual/alu/out0_carry__0_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.614 r  fsmRUN/manual/alu/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.614    fsmRUN/manual/alu/out0_carry__1_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.948 r  fsmRUN/manual/alu/out0_carry__2/O[1]
                         net (fo=4, routed)           1.021     8.969    fsmRUN/manual/alu/out0_carry__2_n_6
    SLICE_X63Y65         LUT3 (Prop_lut3_I1_O)        0.333     9.302 f  fsmRUN/manual/alu/M_result_q[0]_i_13/O
                         net (fo=1, routed)           0.464     9.766    fsmRUN/manual/alu/M_result_q[0]_i_13_n_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I5_O)        0.327    10.093 r  fsmRUN/manual/alu/M_result_q[0]_i_5/O
                         net (fo=1, routed)           0.303    10.396    fsmRUN/manual/alu/M_result_q[0]_i_5_n_0
    SLICE_X61Y64         LUT6 (Prop_lut6_I2_O)        0.124    10.520 r  fsmRUN/manual/alu/M_result_q[0]_i_2/O
                         net (fo=1, routed)           0.465    10.985    fsmRUN/manual/alu/out
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.109 r  fsmRUN/manual/alu/M_result_q[0]_i_1/O
                         net (fo=1, routed)           0.000    11.109    fsmRUN/manual/M_result_d[0]
    SLICE_X61Y63         FDRE                                         r  fsmRUN/manual/M_result_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.503    14.907    fsmRUN/manual/CLK
    SLICE_X61Y63         FDRE                                         r  fsmRUN/manual/M_result_q_reg[0]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X61Y63         FDRE (Setup_fdre_C_D)        0.029    15.159    fsmRUN/manual/M_result_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -11.109    
  -------------------------------------------------------------------
                         slack                                  4.049    

Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/manual/M_second_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.359ns (25.675%)  route 3.934ns (74.325%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.613     5.197    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y69         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.518     5.715 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.957     6.672    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]
    SLICE_X61Y69         LUT4 (Prop_lut4_I1_O)        0.124     6.796 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.290     7.086    buttoncond_gen_0[0].buttoncond/M_last_q_i_5_n_0
    SLICE_X61Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.210 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.543     7.753    buttoncond_gen_0[0].buttoncond/M_last_q_i_3_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.877 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.555     8.431    buttoncond_gen_0[0].buttoncond/M_buttoncond_out[0]
    SLICE_X61Y69         LUT2 (Prop_lut2_I0_O)        0.118     8.549 f  buttoncond_gen_0[0].buttoncond/M_opcode_q[5]_i_3/O
                         net (fo=74, routed)          1.026     9.575    fsmRUN/manual/M_buttondetector_out[0]
    SLICE_X61Y66         LUT4 (Prop_lut4_I0_O)        0.351     9.926 r  fsmRUN/manual/M_second_q[15]_i_1/O
                         net (fo=16, routed)          0.564    10.490    fsmRUN/manual/M_second_q[15]_i_1_n_0
    SLICE_X60Y65         FDRE                                         r  fsmRUN/manual/M_second_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.502    14.906    fsmRUN/manual/CLK
    SLICE_X60Y65         FDRE                                         r  fsmRUN/manual/M_second_q_reg[14]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X60Y65         FDRE (Setup_fdre_C_CE)      -0.377    14.766    fsmRUN/manual/M_second_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                  4.276    

Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/manual/M_second_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.359ns (25.675%)  route 3.934ns (74.325%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.613     5.197    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y69         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.518     5.715 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.957     6.672    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]
    SLICE_X61Y69         LUT4 (Prop_lut4_I1_O)        0.124     6.796 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.290     7.086    buttoncond_gen_0[0].buttoncond/M_last_q_i_5_n_0
    SLICE_X61Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.210 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.543     7.753    buttoncond_gen_0[0].buttoncond/M_last_q_i_3_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.877 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.555     8.431    buttoncond_gen_0[0].buttoncond/M_buttoncond_out[0]
    SLICE_X61Y69         LUT2 (Prop_lut2_I0_O)        0.118     8.549 f  buttoncond_gen_0[0].buttoncond/M_opcode_q[5]_i_3/O
                         net (fo=74, routed)          1.026     9.575    fsmRUN/manual/M_buttondetector_out[0]
    SLICE_X61Y66         LUT4 (Prop_lut4_I0_O)        0.351     9.926 r  fsmRUN/manual/M_second_q[15]_i_1/O
                         net (fo=16, routed)          0.564    10.490    fsmRUN/manual/M_second_q[15]_i_1_n_0
    SLICE_X60Y65         FDRE                                         r  fsmRUN/manual/M_second_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.502    14.906    fsmRUN/manual/CLK
    SLICE_X60Y65         FDRE                                         r  fsmRUN/manual/M_second_q_reg[15]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X60Y65         FDRE (Setup_fdre_C_CE)      -0.377    14.766    fsmRUN/manual/M_second_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                  4.276    

Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/manual/M_second_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 1.359ns (25.928%)  route 3.882ns (74.072%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.613     5.197    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y69         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.518     5.715 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.957     6.672    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]
    SLICE_X61Y69         LUT4 (Prop_lut4_I1_O)        0.124     6.796 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.290     7.086    buttoncond_gen_0[0].buttoncond/M_last_q_i_5_n_0
    SLICE_X61Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.210 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.543     7.753    buttoncond_gen_0[0].buttoncond/M_last_q_i_3_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.877 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.555     8.431    buttoncond_gen_0[0].buttoncond/M_buttoncond_out[0]
    SLICE_X61Y69         LUT2 (Prop_lut2_I0_O)        0.118     8.549 f  buttoncond_gen_0[0].buttoncond/M_opcode_q[5]_i_3/O
                         net (fo=74, routed)          1.026     9.575    fsmRUN/manual/M_buttondetector_out[0]
    SLICE_X61Y66         LUT4 (Prop_lut4_I0_O)        0.351     9.926 r  fsmRUN/manual/M_second_q[15]_i_1/O
                         net (fo=16, routed)          0.512    10.438    fsmRUN/manual/M_second_q[15]_i_1_n_0
    SLICE_X62Y67         FDRE                                         r  fsmRUN/manual/M_second_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.501    14.905    fsmRUN/manual/CLK
    SLICE_X62Y67         FDRE                                         r  fsmRUN/manual/M_second_q_reg[10]/C
                         clock pessimism              0.258    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X62Y67         FDRE (Setup_fdre_C_CE)      -0.413    14.715    fsmRUN/manual/M_second_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                  4.276    

Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/manual/M_second_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 1.359ns (25.928%)  route 3.882ns (74.072%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.613     5.197    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y69         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.518     5.715 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.957     6.672    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]
    SLICE_X61Y69         LUT4 (Prop_lut4_I1_O)        0.124     6.796 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.290     7.086    buttoncond_gen_0[0].buttoncond/M_last_q_i_5_n_0
    SLICE_X61Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.210 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.543     7.753    buttoncond_gen_0[0].buttoncond/M_last_q_i_3_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.877 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.555     8.431    buttoncond_gen_0[0].buttoncond/M_buttoncond_out[0]
    SLICE_X61Y69         LUT2 (Prop_lut2_I0_O)        0.118     8.549 f  buttoncond_gen_0[0].buttoncond/M_opcode_q[5]_i_3/O
                         net (fo=74, routed)          1.026     9.575    fsmRUN/manual/M_buttondetector_out[0]
    SLICE_X61Y66         LUT4 (Prop_lut4_I0_O)        0.351     9.926 r  fsmRUN/manual/M_second_q[15]_i_1/O
                         net (fo=16, routed)          0.512    10.438    fsmRUN/manual/M_second_q[15]_i_1_n_0
    SLICE_X62Y67         FDRE                                         r  fsmRUN/manual/M_second_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.501    14.905    fsmRUN/manual/CLK
    SLICE_X62Y67         FDRE                                         r  fsmRUN/manual/M_second_q_reg[11]/C
                         clock pessimism              0.258    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X62Y67         FDRE (Setup_fdre_C_CE)      -0.413    14.715    fsmRUN/manual/M_second_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                  4.276    

Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/manual/M_second_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 1.359ns (25.928%)  route 3.882ns (74.072%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.613     5.197    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y69         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.518     5.715 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.957     6.672    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]
    SLICE_X61Y69         LUT4 (Prop_lut4_I1_O)        0.124     6.796 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.290     7.086    buttoncond_gen_0[0].buttoncond/M_last_q_i_5_n_0
    SLICE_X61Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.210 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.543     7.753    buttoncond_gen_0[0].buttoncond/M_last_q_i_3_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.877 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.555     8.431    buttoncond_gen_0[0].buttoncond/M_buttoncond_out[0]
    SLICE_X61Y69         LUT2 (Prop_lut2_I0_O)        0.118     8.549 f  buttoncond_gen_0[0].buttoncond/M_opcode_q[5]_i_3/O
                         net (fo=74, routed)          1.026     9.575    fsmRUN/manual/M_buttondetector_out[0]
    SLICE_X61Y66         LUT4 (Prop_lut4_I0_O)        0.351     9.926 r  fsmRUN/manual/M_second_q[15]_i_1/O
                         net (fo=16, routed)          0.512    10.438    fsmRUN/manual/M_second_q[15]_i_1_n_0
    SLICE_X62Y67         FDRE                                         r  fsmRUN/manual/M_second_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.501    14.905    fsmRUN/manual/CLK
    SLICE_X62Y67         FDRE                                         r  fsmRUN/manual/M_second_q_reg[4]/C
                         clock pessimism              0.258    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X62Y67         FDRE (Setup_fdre_C_CE)      -0.413    14.715    fsmRUN/manual/M_second_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                  4.276    

Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/manual/M_second_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 1.359ns (25.928%)  route 3.882ns (74.072%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.613     5.197    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y69         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.518     5.715 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.957     6.672    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]
    SLICE_X61Y69         LUT4 (Prop_lut4_I1_O)        0.124     6.796 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.290     7.086    buttoncond_gen_0[0].buttoncond/M_last_q_i_5_n_0
    SLICE_X61Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.210 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.543     7.753    buttoncond_gen_0[0].buttoncond/M_last_q_i_3_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.877 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.555     8.431    buttoncond_gen_0[0].buttoncond/M_buttoncond_out[0]
    SLICE_X61Y69         LUT2 (Prop_lut2_I0_O)        0.118     8.549 f  buttoncond_gen_0[0].buttoncond/M_opcode_q[5]_i_3/O
                         net (fo=74, routed)          1.026     9.575    fsmRUN/manual/M_buttondetector_out[0]
    SLICE_X61Y66         LUT4 (Prop_lut4_I0_O)        0.351     9.926 r  fsmRUN/manual/M_second_q[15]_i_1/O
                         net (fo=16, routed)          0.512    10.438    fsmRUN/manual/M_second_q[15]_i_1_n_0
    SLICE_X62Y67         FDRE                                         r  fsmRUN/manual/M_second_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.501    14.905    fsmRUN/manual/CLK
    SLICE_X62Y67         FDRE                                         r  fsmRUN/manual/M_second_q_reg[5]/C
                         clock pessimism              0.258    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X62Y67         FDRE (Setup_fdre_C_CE)      -0.413    14.715    fsmRUN/manual/M_second_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                  4.276    

Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/manual/M_second_q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 1.359ns (25.928%)  route 3.882ns (74.072%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.613     5.197    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y69         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.518     5.715 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.957     6.672    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]
    SLICE_X61Y69         LUT4 (Prop_lut4_I1_O)        0.124     6.796 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.290     7.086    buttoncond_gen_0[0].buttoncond/M_last_q_i_5_n_0
    SLICE_X61Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.210 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.543     7.753    buttoncond_gen_0[0].buttoncond/M_last_q_i_3_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.877 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.555     8.431    buttoncond_gen_0[0].buttoncond/M_buttoncond_out[0]
    SLICE_X61Y69         LUT2 (Prop_lut2_I0_O)        0.118     8.549 f  buttoncond_gen_0[0].buttoncond/M_opcode_q[5]_i_3/O
                         net (fo=74, routed)          1.026     9.575    fsmRUN/manual/M_buttondetector_out[0]
    SLICE_X61Y66         LUT4 (Prop_lut4_I0_O)        0.351     9.926 r  fsmRUN/manual/M_second_q[15]_i_1/O
                         net (fo=16, routed)          0.512    10.438    fsmRUN/manual/M_second_q[15]_i_1_n_0
    SLICE_X62Y67         FDRE                                         r  fsmRUN/manual/M_second_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.501    14.905    fsmRUN/manual/CLK
    SLICE_X62Y67         FDRE                                         r  fsmRUN/manual/M_second_q_reg[8]/C
                         clock pessimism              0.258    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X62Y67         FDRE (Setup_fdre_C_CE)      -0.413    14.715    fsmRUN/manual/M_second_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                  4.276    

Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/manual/M_second_q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 1.359ns (25.928%)  route 3.882ns (74.072%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.613     5.197    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y69         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.518     5.715 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.957     6.672    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]
    SLICE_X61Y69         LUT4 (Prop_lut4_I1_O)        0.124     6.796 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.290     7.086    buttoncond_gen_0[0].buttoncond/M_last_q_i_5_n_0
    SLICE_X61Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.210 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.543     7.753    buttoncond_gen_0[0].buttoncond/M_last_q_i_3_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.877 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.555     8.431    buttoncond_gen_0[0].buttoncond/M_buttoncond_out[0]
    SLICE_X61Y69         LUT2 (Prop_lut2_I0_O)        0.118     8.549 f  buttoncond_gen_0[0].buttoncond/M_opcode_q[5]_i_3/O
                         net (fo=74, routed)          1.026     9.575    fsmRUN/manual/M_buttondetector_out[0]
    SLICE_X61Y66         LUT4 (Prop_lut4_I0_O)        0.351     9.926 r  fsmRUN/manual/M_second_q[15]_i_1/O
                         net (fo=16, routed)          0.512    10.438    fsmRUN/manual/M_second_q[15]_i_1_n_0
    SLICE_X62Y67         FDRE                                         r  fsmRUN/manual/M_second_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.501    14.905    fsmRUN/manual/CLK
    SLICE_X62Y67         FDRE                                         r  fsmRUN/manual/M_second_q_reg[9]/C
                         clock pessimism              0.258    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X62Y67         FDRE (Setup_fdre_C_CE)      -0.413    14.715    fsmRUN/manual/M_second_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                  4.276    

Slack (MET) :             4.321ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/manual/M_second_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.359ns (25.967%)  route 3.875ns (74.033%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.613     5.197    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y69         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.518     5.715 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.957     6.672    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]
    SLICE_X61Y69         LUT4 (Prop_lut4_I1_O)        0.124     6.796 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.290     7.086    buttoncond_gen_0[0].buttoncond/M_last_q_i_5_n_0
    SLICE_X61Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.210 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.543     7.753    buttoncond_gen_0[0].buttoncond/M_last_q_i_3_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.877 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.555     8.431    buttoncond_gen_0[0].buttoncond/M_buttoncond_out[0]
    SLICE_X61Y69         LUT2 (Prop_lut2_I0_O)        0.118     8.549 f  buttoncond_gen_0[0].buttoncond/M_opcode_q[5]_i_3/O
                         net (fo=74, routed)          1.026     9.575    fsmRUN/manual/M_buttondetector_out[0]
    SLICE_X61Y66         LUT4 (Prop_lut4_I0_O)        0.351     9.926 r  fsmRUN/manual/M_second_q[15]_i_1/O
                         net (fo=16, routed)          0.504    10.431    fsmRUN/manual/M_second_q[15]_i_1_n_0
    SLICE_X64Y66         FDRE                                         r  fsmRUN/manual/M_second_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.502    14.906    fsmRUN/manual/CLK
    SLICE_X64Y66         FDRE                                         r  fsmRUN/manual/M_second_q_reg[0]/C
                         clock pessimism              0.258    15.164    
                         clock uncertainty           -0.035    15.129    
    SLICE_X64Y66         FDRE (Setup_fdre_C_CE)      -0.377    14.752    fsmRUN/manual/M_second_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                  4.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 fsmRUN/manual/M_opcode_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/manual/M_result_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.769%)  route 0.093ns (33.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.589     1.533    fsmRUN/manual/CLK
    SLICE_X65Y64         FDRE                                         r  fsmRUN/manual/M_opcode_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  fsmRUN/manual/M_opcode_q_reg[4]/Q
                         net (fo=16, routed)          0.093     1.766    fsmRUN/manual/alu/Q[3]
    SLICE_X64Y64         LUT5 (Prop_lut5_I1_O)        0.045     1.811 r  fsmRUN/manual/alu/M_result_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.811    fsmRUN/manual/M_result_d[7]
    SLICE_X64Y64         FDRE                                         r  fsmRUN/manual/M_result_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.858     2.048    fsmRUN/manual/CLK
    SLICE_X64Y64         FDRE                                         r  fsmRUN/manual/M_result_q_reg[7]/C
                         clock pessimism             -0.503     1.546    
    SLICE_X64Y64         FDRE (Hold_fdre_C_D)         0.120     1.666    fsmRUN/manual/M_result_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 fsmRUN/manual/M_result_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/M_show_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.464%)  route 0.143ns (43.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.588     1.532    fsmRUN/manual/CLK
    SLICE_X61Y65         FDRE                                         r  fsmRUN/manual/M_result_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  fsmRUN/manual/M_result_q_reg[14]/Q
                         net (fo=1, routed)           0.143     1.816    fsmRUN/manual/M_result_q[14]
    SLICE_X65Y65         LUT3 (Prop_lut3_I2_O)        0.045     1.861 r  fsmRUN/manual/M_show_q[14]_i_1/O
                         net (fo=1, routed)           0.000     1.861    fsmRUN/M_show_d[14]
    SLICE_X65Y65         FDRE                                         r  fsmRUN/M_show_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.857     2.047    fsmRUN/CLK
    SLICE_X65Y65         FDRE                                         r  fsmRUN/M_show_q_reg[14]/C
                         clock pessimism             -0.480     1.568    
    SLICE_X65Y65         FDRE (Hold_fdre_C_D)         0.092     1.660    fsmRUN/M_show_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 fsmRUN/manual/M_brain_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/manual/M_brain_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.585     1.529    fsmRUN/manual/CLK
    SLICE_X61Y68         FDRE                                         r  fsmRUN/manual/M_brain_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  fsmRUN/manual/M_brain_q_reg[2]/Q
                         net (fo=9, routed)           0.069     1.726    fsmRUN/manual/M_brain_q[2]
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.099     1.825 r  fsmRUN/manual/M_brain_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    fsmRUN/manual/M_brain_q[0]_i_1_n_0
    SLICE_X61Y68         FDRE                                         r  fsmRUN/manual/M_brain_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.853     2.042    fsmRUN/manual/CLK
    SLICE_X61Y68         FDRE                                         r  fsmRUN/manual/M_brain_q_reg[0]/C
                         clock pessimism             -0.514     1.529    
    SLICE_X61Y68         FDRE (Hold_fdre_C_D)         0.092     1.621    fsmRUN/manual/M_brain_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 fsmRUN/manual/M_opcode_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/manual/M_result_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.231ns (65.787%)  route 0.120ns (34.213%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.589     1.533    fsmRUN/manual/CLK
    SLICE_X65Y64         FDRE                                         r  fsmRUN/manual/M_opcode_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  fsmRUN/manual/M_opcode_q_reg[2]/Q
                         net (fo=17, routed)          0.066     1.740    fsmRUN/manual/M_opcode_q_reg_n_0_[2]
    SLICE_X64Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.785 r  fsmRUN/manual/M_result_q[8]_i_2/O
                         net (fo=1, routed)           0.054     1.839    fsmRUN/manual/alu/M_bool_out[8]
    SLICE_X64Y64         LUT5 (Prop_lut5_I0_O)        0.045     1.884 r  fsmRUN/manual/alu/M_result_q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.884    fsmRUN/manual/M_result_d[8]
    SLICE_X64Y64         FDRE                                         r  fsmRUN/manual/M_result_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.858     2.048    fsmRUN/manual/CLK
    SLICE_X64Y64         FDRE                                         r  fsmRUN/manual/M_result_q_reg[8]/C
                         clock pessimism             -0.503     1.546    
    SLICE_X64Y64         FDRE (Hold_fdre_C_D)         0.121     1.667    fsmRUN/manual/M_result_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 fsmRUN/manual/M_display_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/M_display_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.586     1.530    fsmRUN/manual/CLK
    SLICE_X59Y67         FDRE                                         r  fsmRUN/manual/M_display_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  fsmRUN/manual/M_display_q_reg[16]/Q
                         net (fo=1, routed)           0.137     1.808    fsmRUN/manual/M_display_q[16]
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.853 r  fsmRUN/manual/M_display_q[16]_i_1__0/O
                         net (fo=1, routed)           0.000     1.853    fsmRUN/M_display_d[16]
    SLICE_X58Y67         FDRE                                         r  fsmRUN/M_display_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.854     2.043    fsmRUN/CLK
    SLICE_X58Y67         FDRE                                         r  fsmRUN/M_display_q_reg[16]/C
                         clock pessimism             -0.501     1.543    
    SLICE_X58Y67         FDRE (Hold_fdre_C_D)         0.092     1.635    fsmRUN/M_display_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 fsmRUN/manual/M_result_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/M_show_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.326%)  route 0.184ns (49.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.588     1.532    fsmRUN/manual/CLK
    SLICE_X61Y63         FDRE                                         r  fsmRUN/manual/M_result_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  fsmRUN/manual/M_result_q_reg[0]/Q
                         net (fo=1, routed)           0.184     1.856    fsmRUN/manual/M_result_q[0]
    SLICE_X65Y65         LUT3 (Prop_lut3_I2_O)        0.045     1.901 r  fsmRUN/manual/M_show_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.901    fsmRUN/M_show_d[0]
    SLICE_X65Y65         FDRE                                         r  fsmRUN/M_show_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.857     2.047    fsmRUN/CLK
    SLICE_X65Y65         FDRE                                         r  fsmRUN/M_show_q_reg[0]/C
                         clock pessimism             -0.480     1.568    
    SLICE_X65Y65         FDRE (Hold_fdre_C_D)         0.091     1.659    fsmRUN/M_show_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.583     1.527    buttoncond_gen_0[0].buttoncond/sync/CLK
    SLICE_X62Y72         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.842    buttoncond_gen_0[0].buttoncond/sync/M_pipe_d[1]
    SLICE_X62Y72         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.850     2.040    buttoncond_gen_0[0].buttoncond/sync/CLK
    SLICE_X62Y72         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X62Y72         FDRE (Hold_fdre_C_D)         0.066     1.593    buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 fsmRUN/manual/M_brain_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/manual/M_display_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.189ns (50.775%)  route 0.183ns (49.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.585     1.529    fsmRUN/manual/CLK
    SLICE_X61Y68         FDRE                                         r  fsmRUN/manual/M_brain_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  fsmRUN/manual/M_brain_q_reg[1]/Q
                         net (fo=49, routed)          0.183     1.853    fsmRUN/manual/M_brain_q[1]
    SLICE_X59Y67         LUT2 (Prop_lut2_I1_O)        0.048     1.901 r  fsmRUN/manual/M_display_q[21]_i_1/O
                         net (fo=1, routed)           0.000     1.901    fsmRUN/manual/M_display_q[21]_i_1_n_0
    SLICE_X59Y67         FDRE                                         r  fsmRUN/manual/M_display_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.854     2.043    fsmRUN/manual/CLK
    SLICE_X59Y67         FDRE                                         r  fsmRUN/manual/M_display_q_reg[21]/C
                         clock pessimism             -0.500     1.544    
    SLICE_X59Y67         FDRE (Hold_fdre_C_D)         0.107     1.651    fsmRUN/manual/M_display_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fsmRUN/manual/M_brain_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/manual/M_display_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.190ns (50.771%)  route 0.184ns (49.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.585     1.529    fsmRUN/manual/CLK
    SLICE_X61Y68         FDRE                                         r  fsmRUN/manual/M_brain_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  fsmRUN/manual/M_brain_q_reg[1]/Q
                         net (fo=49, routed)          0.184     1.854    fsmRUN/manual/M_brain_q[1]
    SLICE_X59Y67         LUT2 (Prop_lut2_I1_O)        0.049     1.903 r  fsmRUN/manual/M_display_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.903    fsmRUN/manual/M_display_q[4]_i_1_n_0
    SLICE_X59Y67         FDRE                                         r  fsmRUN/manual/M_display_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.854     2.043    fsmRUN/manual/CLK
    SLICE_X59Y67         FDRE                                         r  fsmRUN/manual/M_display_q_reg[4]/C
                         clock pessimism             -0.500     1.544    
    SLICE_X59Y67         FDRE (Hold_fdre_C_D)         0.107     1.651    fsmRUN/manual/M_display_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.587     1.531    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X63Y67         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.789    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.897    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1__0_n_4
    SLICE_X63Y67         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.855     2.045    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X63Y67         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X63Y67         FDRE (Hold_fdre_C_D)         0.105     1.636    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y67   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y69   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y69   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y70   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y70   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y70   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y70   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y71   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y71   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y71   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y71   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y71   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y71   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y65   fsmRUN/M_display_q_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y65   fsmRUN/M_display_q_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y65   seg/ctr/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y65   seg/ctr/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y65   seg/ctr/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y65   seg/ctr/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y69   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y69   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y70   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y70   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y70   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y70   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C



