Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Jan 17 18:10:19 2022
| Host         : DESKTOP-HK49RQQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    606         
LUTAR-1    Warning           LUT drives async reset alert   158         
TIMING-18  Warning           Missing input or output delay  22          
TIMING-20  Warning           Non-clocked latch              79          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1891)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1869)
5. checking no_input_delay (8)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1891)
---------------------------
 There are 79 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 348 register/latch pins with no clock driven by root clock pin: _mouse_screen/div/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: _mouse_screen/div26/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: _reset/x_shift_reg[0]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: _reset/x_shift_reg[10]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: _reset/x_shift_reg[11]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: _reset/x_shift_reg[12]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: _reset/x_shift_reg[13]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: _reset/x_shift_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: _reset/x_shift_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: _reset/x_shift_reg[2]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: _reset/x_shift_reg[3]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: _reset/x_shift_reg[4]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: _reset/x_shift_reg[5]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: _reset/x_shift_reg[6]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: _reset/x_shift_reg[7]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: _reset/x_shift_reg[8]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: _reset/x_shift_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: _reset/y_shift_reg[0]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: _reset/y_shift_reg[10]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: _reset/y_shift_reg[11]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: _reset/y_shift_reg[12]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: _reset/y_shift_reg[13]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: _reset/y_shift_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: _reset/y_shift_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: _reset/y_shift_reg[2]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: _reset/y_shift_reg[3]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: _reset/y_shift_reg[4]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: _reset/y_shift_reg[5]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: _reset/y_shift_reg[6]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: _reset/y_shift_reg[7]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: _reset/y_shift_reg[8]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: _reset/y_shift_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: _seven_segment_controler/_led_clock_divider/clk_div_reg/Q (HIGH)

 There are 248 register/latch pins with no clock driven by root clock pin: _top_clock_divider/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1869)
---------------------------------------------------
 There are 1869 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.204        0.000                      0                  336        0.112        0.000                      0                  336        4.020        0.000                       0                   336  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.204        0.000                      0                  336        0.112        0.000                      0                  336        4.020        0.000                       0                   336  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 bomb_position_x_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nex_board_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.813ns  (logic 2.868ns (29.225%)  route 6.945ns (70.775%))
  Logic Levels:           11  (CARRY4=1 LUT1=1 LUT4=1 LUT5=2 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  bomb_position_x_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  bomb_position_x_reg[0]_rep/Q
                         net (fo=105, routed)         0.491     6.022    bomb_position_x_reg[0]_rep_n_0
    SLICE_X47Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.146 r  nex_board[0]_i_47/O
                         net (fo=1, routed)           0.000     6.146    nex_board[0]_i_47_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.570 f  nex_board_reg[0]_i_22/O[1]
                         net (fo=13, routed)          0.959     7.529    nex_board_reg[0]_i_22_n_6
    SLICE_X48Y20         LUT4 (Prop_lut4_I3_O)        0.329     7.858 r  nex_board[0]_i_85/O
                         net (fo=3, routed)           0.469     8.328    nex_board[0]_i_85_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I3_O)        0.326     8.654 r  nex_board[0]_i_79/O
                         net (fo=2, routed)           0.709     9.362    nex_board[0]_i_79_n_0
    SLICE_X47Y18         MUXF8 (Prop_muxf8_S_O)       0.273     9.635 f  nex_board_reg[0]_i_35/O
                         net (fo=1, routed)           0.816    10.451    nex_board_reg[0]_i_35_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I0_O)        0.316    10.767 f  nex_board[0]_i_19/O
                         net (fo=2, routed)           0.691    11.458    nex_board[0]_i_19_n_0
    SLICE_X46Y20         LUT5 (Prop_lut5_I3_O)        0.124    11.582 r  nex_board[1]_i_7/O
                         net (fo=49, routed)          0.954    12.537    nex_board[1]_i_7_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124    12.661 f  nex_board[63]_i_7/O
                         net (fo=1, routed)           0.648    13.308    nex_board[63]_i_7_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.432 f  nex_board[63]_i_5/O
                         net (fo=1, routed)           0.597    14.029    nex_board[63]_i_5_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I4_O)        0.124    14.153 r  nex_board[63]_i_2/O
                         net (fo=1, routed)           0.612    14.765    _reset/nex_board_reg[63]_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.889 r  _reset/nex_board[63]_i_1/O
                         net (fo=1, routed)           0.000    14.889    _reset_n_24
    SLICE_X56Y16         FDRE                                         r  nex_board_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  nex_board_reg[63]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X56Y16         FDRE (Setup_fdre_C_D)        0.081    15.093    nex_board_reg[63]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -14.889    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 bomb_position_x_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nex_board_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.617ns  (logic 2.974ns (30.924%)  route 6.643ns (69.076%))
  Logic Levels:           10  (CARRY4=1 LUT1=1 LUT4=2 LUT5=2 LUT6=3 MUXF8=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  bomb_position_x_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  bomb_position_x_reg[0]_rep/Q
                         net (fo=105, routed)         0.491     6.022    bomb_position_x_reg[0]_rep_n_0
    SLICE_X47Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.146 r  nex_board[0]_i_47/O
                         net (fo=1, routed)           0.000     6.146    nex_board[0]_i_47_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.570 f  nex_board_reg[0]_i_22/O[1]
                         net (fo=13, routed)          0.959     7.529    nex_board_reg[0]_i_22_n_6
    SLICE_X48Y20         LUT4 (Prop_lut4_I3_O)        0.329     7.858 r  nex_board[0]_i_85/O
                         net (fo=3, routed)           0.469     8.328    nex_board[0]_i_85_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I3_O)        0.326     8.654 r  nex_board[0]_i_79/O
                         net (fo=2, routed)           0.709     9.362    nex_board[0]_i_79_n_0
    SLICE_X47Y18         MUXF8 (Prop_muxf8_S_O)       0.273     9.635 f  nex_board_reg[0]_i_35/O
                         net (fo=1, routed)           0.816    10.451    nex_board_reg[0]_i_35_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I0_O)        0.316    10.767 f  nex_board[0]_i_19/O
                         net (fo=2, routed)           0.691    11.458    nex_board[0]_i_19_n_0
    SLICE_X46Y20         LUT5 (Prop_lut5_I3_O)        0.124    11.582 r  nex_board[1]_i_7/O
                         net (fo=49, routed)          1.456    13.039    nex_board[1]_i_7_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I1_O)        0.152    13.191 r  nex_board[88]_i_7/O
                         net (fo=2, routed)           0.752    13.943    nex_board[88]_i_7_n_0
    SLICE_X29Y18         LUT6 (Prop_lut6_I5_O)        0.326    14.269 r  nex_board[89]_i_3/O
                         net (fo=1, routed)           0.300    14.569    _reset/nex_board_reg[89]_1
    SLICE_X28Y17         LUT6 (Prop_lut6_I1_O)        0.124    14.693 r  _reset/nex_board[89]_i_1/O
                         net (fo=1, routed)           0.000    14.693    _reset_n_13
    SLICE_X28Y17         FDRE                                         r  nex_board_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  nex_board_reg[89]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X28Y17         FDRE (Setup_fdre_C_D)        0.031    14.964    nex_board_reg[89]
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -14.693    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 bomb_position_x_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nex_board_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.533ns  (logic 2.868ns (30.086%)  route 6.665ns (69.914%))
  Logic Levels:           11  (CARRY4=1 LUT1=1 LUT4=1 LUT5=2 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  bomb_position_x_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  bomb_position_x_reg[0]_rep/Q
                         net (fo=105, routed)         0.491     6.022    bomb_position_x_reg[0]_rep_n_0
    SLICE_X47Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.146 r  nex_board[0]_i_47/O
                         net (fo=1, routed)           0.000     6.146    nex_board[0]_i_47_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.570 f  nex_board_reg[0]_i_22/O[1]
                         net (fo=13, routed)          0.959     7.529    nex_board_reg[0]_i_22_n_6
    SLICE_X48Y20         LUT4 (Prop_lut4_I3_O)        0.329     7.858 r  nex_board[0]_i_85/O
                         net (fo=3, routed)           0.469     8.328    nex_board[0]_i_85_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I3_O)        0.326     8.654 r  nex_board[0]_i_79/O
                         net (fo=2, routed)           0.709     9.362    nex_board[0]_i_79_n_0
    SLICE_X47Y18         MUXF8 (Prop_muxf8_S_O)       0.273     9.635 r  nex_board_reg[0]_i_35/O
                         net (fo=1, routed)           0.816    10.451    nex_board_reg[0]_i_35_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I0_O)        0.316    10.767 r  nex_board[0]_i_19/O
                         net (fo=2, routed)           0.293    11.060    nex_board[0]_i_19_n_0
    SLICE_X46Y20         LUT5 (Prop_lut5_I3_O)        0.124    11.184 f  nex_board[0]_i_9/O
                         net (fo=54, routed)          1.405    12.590    nex_board[0]_i_9_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I1_O)        0.124    12.714 f  nex_board[70]_i_11/O
                         net (fo=1, routed)           0.440    13.154    nex_board[70]_i_11_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I3_O)        0.124    13.278 r  nex_board[70]_i_7/O
                         net (fo=2, routed)           0.638    13.916    nex_board[70]_i_7_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I1_O)        0.124    14.040 r  nex_board[71]_i_3/O
                         net (fo=1, routed)           0.444    14.484    _reset/nex_board_reg[71]_1
    SLICE_X28Y26         LUT6 (Prop_lut6_I1_O)        0.124    14.608 r  _reset/nex_board[71]_i_1/O
                         net (fo=1, routed)           0.000    14.608    _reset_n_40
    SLICE_X28Y26         FDRE                                         r  nex_board_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.432    14.773    clk_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  nex_board_reg[71]/C
                         clock pessimism              0.188    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X28Y26         FDRE (Setup_fdre_C_D)        0.029    14.955    nex_board_reg[71]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -14.608    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 bomb_position_x_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nex_board_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.541ns  (logic 2.940ns (30.815%)  route 6.601ns (69.185%))
  Logic Levels:           10  (CARRY4=1 LUT1=1 LUT4=2 LUT5=2 LUT6=3 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  bomb_position_x_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  bomb_position_x_reg[0]_rep/Q
                         net (fo=105, routed)         0.491     6.022    bomb_position_x_reg[0]_rep_n_0
    SLICE_X47Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.146 r  nex_board[0]_i_47/O
                         net (fo=1, routed)           0.000     6.146    nex_board[0]_i_47_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.570 f  nex_board_reg[0]_i_22/O[1]
                         net (fo=13, routed)          0.959     7.529    nex_board_reg[0]_i_22_n_6
    SLICE_X48Y20         LUT4 (Prop_lut4_I3_O)        0.329     7.858 r  nex_board[0]_i_85/O
                         net (fo=3, routed)           0.469     8.328    nex_board[0]_i_85_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I3_O)        0.326     8.654 r  nex_board[0]_i_79/O
                         net (fo=2, routed)           0.709     9.362    nex_board[0]_i_79_n_0
    SLICE_X47Y18         MUXF8 (Prop_muxf8_S_O)       0.273     9.635 f  nex_board_reg[0]_i_35/O
                         net (fo=1, routed)           0.816    10.451    nex_board_reg[0]_i_35_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I0_O)        0.316    10.767 f  nex_board[0]_i_19/O
                         net (fo=2, routed)           0.691    11.458    nex_board[0]_i_19_n_0
    SLICE_X46Y20         LUT5 (Prop_lut5_I3_O)        0.124    11.582 r  nex_board[1]_i_7/O
                         net (fo=49, routed)          1.258    12.840    nex_board[1]_i_7_n_0
    SLICE_X29Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.964 r  nex_board[7]_i_8/O
                         net (fo=1, routed)           0.614    13.578    nex_board[7]_i_8_n_0
    SLICE_X29Y19         LUT4 (Prop_lut4_I1_O)        0.118    13.696 r  nex_board[7]_i_3/O
                         net (fo=1, routed)           0.594    14.290    _reset/nex_board_reg[7]_1
    SLICE_X29Y15         LUT6 (Prop_lut6_I2_O)        0.326    14.616 r  _reset/nex_board[7]_i_1/O
                         net (fo=1, routed)           0.000    14.616    _reset_n_33
    SLICE_X29Y15         FDRE                                         r  nex_board_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  nex_board_reg[7]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X29Y15         FDRE (Setup_fdre_C_D)        0.029    14.964    nex_board_reg[7]
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -14.616    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 bomb_position_x_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nex_board_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.527ns  (logic 2.868ns (30.103%)  route 6.659ns (69.897%))
  Logic Levels:           11  (CARRY4=1 LUT1=1 LUT4=1 LUT5=2 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  bomb_position_x_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  bomb_position_x_reg[0]_rep/Q
                         net (fo=105, routed)         0.491     6.022    bomb_position_x_reg[0]_rep_n_0
    SLICE_X47Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.146 r  nex_board[0]_i_47/O
                         net (fo=1, routed)           0.000     6.146    nex_board[0]_i_47_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.570 f  nex_board_reg[0]_i_22/O[1]
                         net (fo=13, routed)          0.959     7.529    nex_board_reg[0]_i_22_n_6
    SLICE_X48Y20         LUT4 (Prop_lut4_I3_O)        0.329     7.858 r  nex_board[0]_i_85/O
                         net (fo=3, routed)           0.469     8.328    nex_board[0]_i_85_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I3_O)        0.326     8.654 r  nex_board[0]_i_79/O
                         net (fo=2, routed)           0.709     9.362    nex_board[0]_i_79_n_0
    SLICE_X47Y18         MUXF8 (Prop_muxf8_S_O)       0.273     9.635 r  nex_board_reg[0]_i_35/O
                         net (fo=1, routed)           0.816    10.451    nex_board_reg[0]_i_35_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I0_O)        0.316    10.767 r  nex_board[0]_i_19/O
                         net (fo=2, routed)           0.293    11.060    nex_board[0]_i_19_n_0
    SLICE_X46Y20         LUT5 (Prop_lut5_I3_O)        0.124    11.184 f  nex_board[0]_i_9/O
                         net (fo=54, routed)          1.424    12.609    nex_board[0]_i_9_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I1_O)        0.124    12.733 f  nex_board[56]_i_10/O
                         net (fo=1, routed)           0.427    13.160    nex_board[56]_i_10_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I3_O)        0.124    13.284 r  nex_board[56]_i_7/O
                         net (fo=2, routed)           0.636    13.920    nex_board[56]_i_7_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.044 r  nex_board[57]_i_2/O
                         net (fo=1, routed)           0.435    14.479    _reset/nex_board_reg[57]_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.603 r  _reset/nex_board[57]_i_1/O
                         net (fo=1, routed)           0.000    14.603    _reset_n_27
    SLICE_X32Y25         FDRE                                         r  nex_board_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.428    14.769    clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  nex_board_reg[57]/C
                         clock pessimism              0.188    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X32Y25         FDRE (Setup_fdre_C_D)        0.029    14.951    nex_board_reg[57]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -14.603    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 bomb_position_x_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nex_board_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.660ns  (logic 2.868ns (29.690%)  route 6.792ns (70.310%))
  Logic Levels:           11  (CARRY4=1 LUT1=1 LUT4=1 LUT5=2 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  bomb_position_x_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  bomb_position_x_reg[0]_rep/Q
                         net (fo=105, routed)         0.491     6.022    bomb_position_x_reg[0]_rep_n_0
    SLICE_X47Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.146 r  nex_board[0]_i_47/O
                         net (fo=1, routed)           0.000     6.146    nex_board[0]_i_47_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.570 f  nex_board_reg[0]_i_22/O[1]
                         net (fo=13, routed)          0.959     7.529    nex_board_reg[0]_i_22_n_6
    SLICE_X48Y20         LUT4 (Prop_lut4_I3_O)        0.329     7.858 r  nex_board[0]_i_85/O
                         net (fo=3, routed)           0.469     8.328    nex_board[0]_i_85_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I3_O)        0.326     8.654 r  nex_board[0]_i_79/O
                         net (fo=2, routed)           0.709     9.362    nex_board[0]_i_79_n_0
    SLICE_X47Y18         MUXF8 (Prop_muxf8_S_O)       0.273     9.635 f  nex_board_reg[0]_i_35/O
                         net (fo=1, routed)           0.816    10.451    nex_board_reg[0]_i_35_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I0_O)        0.316    10.767 f  nex_board[0]_i_19/O
                         net (fo=2, routed)           0.691    11.458    nex_board[0]_i_19_n_0
    SLICE_X46Y20         LUT5 (Prop_lut5_I3_O)        0.124    11.582 r  nex_board[1]_i_7/O
                         net (fo=49, routed)          0.913    12.495    nex_board[1]_i_7_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.619 r  nex_board[58]_i_10/O
                         net (fo=1, routed)           0.552    13.171    nex_board[58]_i_10_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124    13.295 r  nex_board[58]_i_7/O
                         net (fo=2, routed)           0.740    14.036    nex_board[58]_i_7_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I4_O)        0.124    14.160 r  nex_board[59]_i_2/O
                         net (fo=1, routed)           0.452    14.611    _reset/nex_board_reg[59]_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.735 r  _reset/nex_board[59]_i_1/O
                         net (fo=1, routed)           0.000    14.735    _reset_n_26
    SLICE_X56Y16         FDRE                                         r  nex_board_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  nex_board_reg[59]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X56Y16         FDRE (Setup_fdre_C_D)        0.077    15.089    nex_board_reg[59]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -14.735    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 bomb_position_x_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nex_board_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.500ns  (logic 2.795ns (29.420%)  route 6.705ns (70.580%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  bomb_position_x_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  bomb_position_x_reg[0]_rep/Q
                         net (fo=105, routed)         1.171     6.702    bomb_position_x_reg[0]_rep_n_0
    SLICE_X37Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.826 r  nex_board[0]_i_60/O
                         net (fo=1, routed)           0.000     6.826    nex_board[0]_i_60_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.406 r  nex_board_reg[0]_i_25/O[2]
                         net (fo=69, routed)          0.610     8.016    nex_board_reg[0]_i_25_n_5
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.302     8.318 r  nex_board[0]_i_101/O
                         net (fo=10, routed)          0.598     8.917    nex_board[0]_i_101_n_0
    SLICE_X38Y20         MUXF7 (Prop_muxf7_S_O)       0.292     9.209 f  nex_board_reg[0]_i_109/O
                         net (fo=1, routed)           0.668     9.876    nex_board_reg[0]_i_109_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I1_O)        0.297    10.173 f  nex_board[0]_i_64/O
                         net (fo=1, routed)           0.652    10.826    nex_board[0]_i_64_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.950 r  nex_board[0]_i_26/O
                         net (fo=2, routed)           0.303    11.253    nex_board[0]_i_26_n_0
    SLICE_X37Y22         LUT2 (Prop_lut2_I0_O)        0.124    11.377 f  nex_board[0]_i_12/O
                         net (fo=54, routed)          0.932    12.309    nex_board[0]_i_12_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.433 f  nex_board[22]_i_10/O
                         net (fo=1, routed)           0.488    12.921    nex_board[22]_i_10_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.045 r  nex_board[22]_i_7/O
                         net (fo=2, routed)           0.583    13.628    nex_board[22]_i_7_n_0
    SLICE_X28Y19         LUT6 (Prop_lut6_I4_O)        0.124    13.752 f  nex_board[23]_i_2/O
                         net (fo=1, routed)           0.699    14.451    _reset/nex_board_reg[23]
    SLICE_X28Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.575 r  _reset/nex_board[23]_i_1/O
                         net (fo=1, routed)           0.000    14.575    _reset_n_6
    SLICE_X28Y14         FDRE                                         r  nex_board_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  nex_board_reg[23]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X28Y14         FDRE (Setup_fdre_C_D)        0.029    14.965    nex_board_reg[23]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -14.575    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 bomb_position_x_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nex_board_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.540ns  (logic 2.868ns (30.063%)  route 6.672ns (69.937%))
  Logic Levels:           11  (CARRY4=1 LUT1=1 LUT4=1 LUT5=3 LUT6=4 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  bomb_position_x_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  bomb_position_x_reg[0]_rep/Q
                         net (fo=105, routed)         0.491     6.022    bomb_position_x_reg[0]_rep_n_0
    SLICE_X47Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.146 r  nex_board[0]_i_47/O
                         net (fo=1, routed)           0.000     6.146    nex_board[0]_i_47_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.570 f  nex_board_reg[0]_i_22/O[1]
                         net (fo=13, routed)          0.959     7.529    nex_board_reg[0]_i_22_n_6
    SLICE_X48Y20         LUT4 (Prop_lut4_I3_O)        0.329     7.858 r  nex_board[0]_i_85/O
                         net (fo=3, routed)           0.469     8.328    nex_board[0]_i_85_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I3_O)        0.326     8.654 r  nex_board[0]_i_79/O
                         net (fo=2, routed)           0.709     9.362    nex_board[0]_i_79_n_0
    SLICE_X47Y18         MUXF8 (Prop_muxf8_S_O)       0.273     9.635 f  nex_board_reg[0]_i_35/O
                         net (fo=1, routed)           0.816    10.451    nex_board_reg[0]_i_35_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I0_O)        0.316    10.767 f  nex_board[0]_i_19/O
                         net (fo=2, routed)           0.691    11.458    nex_board[0]_i_19_n_0
    SLICE_X46Y20         LUT5 (Prop_lut5_I3_O)        0.124    11.582 r  nex_board[1]_i_7/O
                         net (fo=49, routed)          1.004    12.586    nex_board[1]_i_7_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.710 r  nex_board[32]_i_12/O
                         net (fo=2, routed)           0.465    13.176    nex_board[32]_i_12_n_0
    SLICE_X34Y20         LUT5 (Prop_lut5_I2_O)        0.124    13.300 f  nex_board[33]_i_4/O
                         net (fo=1, routed)           0.617    13.917    nex_board[33]_i_4_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.124    14.041 r  nex_board[33]_i_2/O
                         net (fo=1, routed)           0.450    14.491    _reset/nex_board_reg[33]_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.615 r  _reset/nex_board[33]_i_1/O
                         net (fo=1, routed)           0.000    14.615    _reset_n_0
    SLICE_X34Y17         FDRE                                         r  nex_board_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X34Y17         FDRE                                         r  nex_board_reg[33]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X34Y17         FDRE (Setup_fdre_C_D)        0.077    15.007    nex_board_reg[33]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -14.615    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 bomb_position_x_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nex_board_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.543ns  (logic 2.868ns (30.052%)  route 6.675ns (69.948%))
  Logic Levels:           11  (CARRY4=1 LUT1=1 LUT4=1 LUT5=2 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  bomb_position_x_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  bomb_position_x_reg[0]_rep/Q
                         net (fo=105, routed)         0.491     6.022    bomb_position_x_reg[0]_rep_n_0
    SLICE_X47Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.146 r  nex_board[0]_i_47/O
                         net (fo=1, routed)           0.000     6.146    nex_board[0]_i_47_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.570 f  nex_board_reg[0]_i_22/O[1]
                         net (fo=13, routed)          0.959     7.529    nex_board_reg[0]_i_22_n_6
    SLICE_X48Y20         LUT4 (Prop_lut4_I3_O)        0.329     7.858 r  nex_board[0]_i_85/O
                         net (fo=3, routed)           0.469     8.328    nex_board[0]_i_85_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I3_O)        0.326     8.654 r  nex_board[0]_i_79/O
                         net (fo=2, routed)           0.709     9.362    nex_board[0]_i_79_n_0
    SLICE_X47Y18         MUXF8 (Prop_muxf8_S_O)       0.273     9.635 r  nex_board_reg[0]_i_35/O
                         net (fo=1, routed)           0.816    10.451    nex_board_reg[0]_i_35_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I0_O)        0.316    10.767 r  nex_board[0]_i_19/O
                         net (fo=2, routed)           0.293    11.060    nex_board[0]_i_19_n_0
    SLICE_X46Y20         LUT5 (Prop_lut5_I3_O)        0.124    11.184 f  nex_board[0]_i_9/O
                         net (fo=54, routed)          1.138    12.322    nex_board[0]_i_9_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.446 f  nex_board[66]_i_9/O
                         net (fo=1, routed)           0.573    13.019    nex_board[66]_i_9_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.143 r  nex_board[66]_i_5/O
                         net (fo=2, routed)           0.446    13.589    nex_board[66]_i_5_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I4_O)        0.124    13.713 f  nex_board[67]_i_2/O
                         net (fo=1, routed)           0.782    14.495    _reset/nex_board_reg[67]
    SLICE_X37Y15         LUT6 (Prop_lut6_I0_O)        0.124    14.619 r  _reset/nex_board[67]_i_1/O
                         net (fo=1, routed)           0.000    14.619    _reset_n_38
    SLICE_X37Y15         FDRE                                         r  nex_board_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  nex_board_reg[67]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X37Y15         FDRE (Setup_fdre_C_D)        0.029    15.034    nex_board_reg[67]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -14.619    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 bomb_position_x_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nex_board_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.463ns  (logic 2.974ns (31.427%)  route 6.489ns (68.573%))
  Logic Levels:           10  (CARRY4=1 LUT1=1 LUT4=2 LUT5=2 LUT6=3 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  bomb_position_x_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  bomb_position_x_reg[0]_rep/Q
                         net (fo=105, routed)         0.491     6.022    bomb_position_x_reg[0]_rep_n_0
    SLICE_X47Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.146 r  nex_board[0]_i_47/O
                         net (fo=1, routed)           0.000     6.146    nex_board[0]_i_47_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.570 f  nex_board_reg[0]_i_22/O[1]
                         net (fo=13, routed)          0.959     7.529    nex_board_reg[0]_i_22_n_6
    SLICE_X48Y20         LUT4 (Prop_lut4_I3_O)        0.329     7.858 r  nex_board[0]_i_85/O
                         net (fo=3, routed)           0.469     8.328    nex_board[0]_i_85_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I3_O)        0.326     8.654 r  nex_board[0]_i_79/O
                         net (fo=2, routed)           0.709     9.362    nex_board[0]_i_79_n_0
    SLICE_X47Y18         MUXF8 (Prop_muxf8_S_O)       0.273     9.635 f  nex_board_reg[0]_i_35/O
                         net (fo=1, routed)           0.816    10.451    nex_board_reg[0]_i_35_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I0_O)        0.316    10.767 f  nex_board[0]_i_19/O
                         net (fo=2, routed)           0.691    11.458    nex_board[0]_i_19_n_0
    SLICE_X46Y20         LUT5 (Prop_lut5_I3_O)        0.124    11.582 r  nex_board[1]_i_7/O
                         net (fo=49, routed)          1.456    13.039    nex_board[1]_i_7_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I1_O)        0.152    13.191 r  nex_board[88]_i_7/O
                         net (fo=2, routed)           0.453    13.643    nex_board[88]_i_7_n_0
    SLICE_X29Y19         LUT6 (Prop_lut6_I5_O)        0.326    13.969 r  nex_board[88]_i_3/O
                         net (fo=1, routed)           0.445    14.414    nex_board[88]_i_3_n_0
    SLICE_X29Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.538 r  nex_board[88]_i_1/O
                         net (fo=1, routed)           0.000    14.538    nex_board[88]_i_1_n_0
    SLICE_X29Y16         FDRE                                         r  nex_board_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  nex_board_reg[88]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X29Y16         FDRE (Setup_fdre_C_D)        0.029    14.963    nex_board_reg[88]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -14.538    
  -------------------------------------------------------------------
                         slack                                  0.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 _reset/y_shift_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_s3_star_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.149%)  route 0.298ns (67.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.563     1.446    _reset/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  _reset/y_shift_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  _reset/y_shift_reg[14]/Q
                         net (fo=27, routed)          0.298     1.885    _s3_star_y[2]
    SLICE_X38Y3          FDRE                                         r  next_s3_star_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  next_s3_star_y_reg[2]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X38Y3          FDRE (Hold_fdre_C_D)         0.063     1.773    next_s3_star_y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 _reset/y_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _reset/y_shift_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.408%)  route 0.308ns (68.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.563     1.446    _reset/clk_IBUF_BUFG
    SLICE_X32Y6          FDRE                                         r  _reset/y_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  _reset/y_shift_reg[10]/Q
                         net (fo=39, routed)          0.308     1.895    _reset/s2_star_y[1]
    SLICE_X36Y7          FDRE                                         r  _reset/y_shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.831     1.958    _reset/clk_IBUF_BUFG
    SLICE_X36Y7          FDRE                                         r  _reset/y_shift_reg[13]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y7          FDRE (Hold_fdre_C_D)         0.072     1.781    _reset/y_shift_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 _reset/x_shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_s0_star_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.040%)  route 0.345ns (70.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.563     1.446    _reset/clk_IBUF_BUFG
    SLICE_X32Y6          FDRE                                         r  _reset/x_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  _reset/x_shift_reg[5]/Q
                         net (fo=31, routed)          0.345     1.932    _s0_star_x[2]
    SLICE_X36Y4          FDRE                                         r  next_s0_star_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y4          FDRE                                         r  next_s0_star_x_reg[2]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y4          FDRE (Hold_fdre_C_D)         0.070     1.780    next_s0_star_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 _reset/y_shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_s0_star_y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.479%)  route 0.354ns (71.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.563     1.446    _reset/clk_IBUF_BUFG
    SLICE_X32Y6          FDRE                                         r  _reset/y_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  _reset/y_shift_reg[3]/Q
                         net (fo=28, routed)          0.354     1.941    _s0_star_y[0]
    SLICE_X36Y4          FDRE                                         r  next_s0_star_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y4          FDRE                                         r  next_s0_star_y_reg[0]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y4          FDRE (Hold_fdre_C_D)         0.066     1.776    next_s0_star_y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 _reset/x_shift_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _reset/x_shift_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.164ns (32.733%)  route 0.337ns (67.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.563     1.446    _reset/clk_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  _reset/x_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  _reset/x_shift_reg[9]/Q
                         net (fo=37, routed)          0.337     1.947    _reset/s2_star_x[0]
    SLICE_X36Y7          FDRE                                         r  _reset/x_shift_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.831     1.958    _reset/clk_IBUF_BUFG
    SLICE_X36Y7          FDRE                                         r  _reset/x_shift_reg[12]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y7          FDRE (Hold_fdre_C_D)         0.070     1.779    _reset/x_shift_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 _reset/x_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_s0_star_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.164ns (32.397%)  route 0.342ns (67.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.563     1.446    _reset/clk_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  _reset/x_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  _reset/x_shift_reg[4]/Q
                         net (fo=31, routed)          0.342     1.952    _s0_star_x[1]
    SLICE_X38Y0          FDRE                                         r  next_s0_star_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.833     1.960    clk_IBUF_BUFG
    SLICE_X38Y0          FDRE                                         r  next_s0_star_x_reg[1]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X38Y0          FDRE (Hold_fdre_C_D)         0.059     1.770    next_s0_star_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 _d_debounce/DFF_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _d_debounce/DFF_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.862%)  route 0.126ns (47.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.563     1.446    _d_debounce/clk_IBUF_BUFG
    SLICE_X44Y8          FDRE                                         r  _d_debounce/DFF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  _d_debounce/DFF_reg[2]/Q
                         net (fo=3, routed)           0.126     1.713    _d_debounce/DFF[2]
    SLICE_X45Y8          FDRE                                         r  _d_debounce/DFF_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.833     1.960    _d_debounce/clk_IBUF_BUFG
    SLICE_X45Y8          FDRE                                         r  _d_debounce/DFF_reg[3]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X45Y8          FDRE (Hold_fdre_C_D)         0.070     1.529    _d_debounce/DFF_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 _reset/x_shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_s0_star_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.755%)  route 0.367ns (72.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.562     1.445    _reset/clk_IBUF_BUFG
    SLICE_X35Y6          FDRE                                         r  _reset/x_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  _reset/x_shift_reg[3]/Q
                         net (fo=29, routed)          0.367     1.953    _s0_star_x[0]
    SLICE_X38Y3          FDRE                                         r  next_s0_star_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  next_s0_star_x_reg[0]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X38Y3          FDRE (Hold_fdre_C_D)         0.059     1.769    next_s0_star_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 _reset/x_shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_s1_star_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.164ns (32.786%)  route 0.336ns (67.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.563     1.446    _reset/clk_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  _reset/x_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  _reset/x_shift_reg[8]/Q
                         net (fo=37, routed)          0.336     1.946    _s1_star_x[2]
    SLICE_X38Y3          FDRE                                         r  next_s1_star_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  next_s1_star_x_reg[2]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X38Y3          FDRE (Hold_fdre_C_D)         0.052     1.762    next_s1_star_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 _reset/y_shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_s1_star_y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.469%)  route 0.372ns (72.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.564     1.447    _reset/clk_IBUF_BUFG
    SLICE_X32Y1          FDRE                                         r  _reset/y_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  _reset/y_shift_reg[7]/Q
                         net (fo=35, routed)          0.372     1.960    _s1_star_y[1]
    SLICE_X38Y0          FDRE                                         r  next_s1_star_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.833     1.960    clk_IBUF_BUFG
    SLICE_X38Y0          FDRE                                         r  next_s1_star_y_reg[1]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X38Y0          FDRE (Hold_fdre_C_D)         0.063     1.774    next_s1_star_y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X47Y10   bomb_position_x_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X47Y20   bomb_position_x_reg[0]_rep/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X41Y12   bomb_position_x_reg[0]_rep__0/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X49Y9    bomb_position_x_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y20   bomb_position_x_reg[1]_rep/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X49Y15   bomb_position_x_reg[1]_rep__0/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X41Y12   bomb_position_x_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y19   bomb_position_x_reg[2]_rep/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y12   bomb_position_x_reg[2]_rep__0/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y0    _reset/random_gen_inst/lfsr/random_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y0    _reset/random_gen_inst/lfsr/random_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y0    _reset/random_gen_inst/lfsr/random_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y0    _reset/random_gen_inst/lfsr/random_reg[4]_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X47Y10   bomb_position_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X47Y10   bomb_position_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X47Y20   bomb_position_x_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X47Y20   bomb_position_x_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X41Y12   bomb_position_x_reg[0]_rep__0/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X41Y12   bomb_position_x_reg[0]_rep__0/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y0    _reset/random_gen_inst/lfsr/random_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y0    _reset/random_gen_inst/lfsr/random_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y0    _reset/random_gen_inst/lfsr/random_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y0    _reset/random_gen_inst/lfsr/random_reg[4]_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X47Y10   bomb_position_x_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X47Y10   bomb_position_x_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X47Y20   bomb_position_x_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X47Y20   bomb_position_x_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X41Y12   bomb_position_x_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X41Y12   bomb_position_x_reg[0]_rep__0/C



