INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mateu/Desktop/PUL_Projects/Full_adder/Full_adder.srcs/sim_1/new/Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Test'
