// Seed: 1716528408
`define pp_3 0
`timescale 1 ps / 1ps `timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  output id_1;
  logic id_3;
  assign id_1 = 1;
  logic id_4;
endmodule
