// Seed: 1200427446
module module_0 (
    output wire id_0
    , id_15,
    output supply1 id_1,
    input wor id_2,
    output tri1 id_3,
    input uwire id_4,
    output supply1 id_5
    , id_16,
    input wor id_6,
    output tri id_7,
    input wor id_8,
    input supply1 id_9,
    output tri0 id_10,
    input wor id_11,
    output tri id_12,
    output supply1 id_13
);
  uwire id_17 = id_6;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input uwire id_2,
    output supply1 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_2,
      id_3,
      id_2,
      id_0,
      id_1,
      id_2,
      id_3,
      id_1,
      id_3,
      id_0
  );
  wire id_6;
  nor primCall (id_0, id_2, id_1, id_5);
endmodule
