Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec90331b1a4f487e8989cb5a9ab326b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot ddu_sim_func_synth xil_defaultlib.ddu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.ALU_control
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM128X1D
Compiling module xil_defaultlib.dist_mem_gen_0_dpram
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.RF
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.control_unit
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LDCE(IS_G_INVERTED=1'b1)
Compiling module xil_defaultlib.seg
Compiling module xil_defaultlib.DDU
Compiling module xil_defaultlib.ddu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ddu_sim_func_synth
