// Seed: 3317169781
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  tri0 id_3;
  assign id_2 = id_3 ? id_3 : id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_3;
  module_0(
      id_4, id_4
  );
  assign id_1[1] = id_4;
  tri0 id_5 = 1'd0;
  id_7(
      .id_0(1), .id_1(1), .id_2(1 - 1), .id_3(1)
  );
endmodule
