{
  "module_name": "ov8856.c",
  "hash_id": "b23edc10a6e5ff727de6b4c698d679caa6240617edfe67ff1f7cb6376f509369",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/i2c/ov8856.c",
  "human_readable_source": "\n\n\n#include <asm/unaligned.h>\n#include <linux/acpi.h>\n#include <linux/clk.h>\n#include <linux/delay.h>\n#include <linux/gpio/consumer.h>\n#include <linux/i2c.h>\n#include <linux/module.h>\n#include <linux/pm_runtime.h>\n#include <linux/regulator/consumer.h>\n#include <media/v4l2-ctrls.h>\n#include <media/v4l2-device.h>\n#include <media/v4l2-fwnode.h>\n\n#define OV8856_REG_VALUE_08BIT\t\t1\n#define OV8856_REG_VALUE_16BIT\t\t2\n#define OV8856_REG_VALUE_24BIT\t\t3\n\n#define OV8856_SCLK\t\t\t144000000ULL\n#define OV8856_XVCLK_19_2\t\t19200000\n#define OV8856_DATA_LANES\t\t4\n#define OV8856_RGB_DEPTH\t\t10\n\n#define OV8856_REG_CHIP_ID\t\t0x300a\n#define OV8856_CHIP_ID\t\t\t0x00885a\n\n#define OV8856_REG_MODE_SELECT\t\t0x0100\n#define OV8856_MODE_STANDBY\t\t0x00\n#define OV8856_MODE_STREAMING\t\t0x01\n\n \n#define OV8856_2A_MODULE\t\t0x01\n#define OV8856_1B_MODULE\t\t0x02\n\n \n#define OV8856_MODULE_REVISION\t\t0x700f\n#define OV8856_OTP_MODE_CTRL\t\t0x3d84\n#define OV8856_OTP_LOAD_CTRL\t\t0x3d81\n#define OV8856_OTP_MODE_AUTO\t\t0x00\n#define OV8856_OTP_LOAD_CTRL_ENABLE\tBIT(0)\n\n \n#define OV8856_REG_VTS\t\t\t0x380e\n#define OV8856_VTS_MAX\t\t\t0x7fff\n\n \n#define OV8856_REG_HTS\t\t\t0x380c\n\n \n#define OV8856_REG_EXPOSURE\t\t0x3500\n#define\tOV8856_EXPOSURE_MIN\t\t6\n#define OV8856_EXPOSURE_MAX_MARGIN\t6\n#define\tOV8856_EXPOSURE_STEP\t\t1\n\n \n#define OV8856_REG_ANALOG_GAIN\t\t0x3508\n#define\tOV8856_ANAL_GAIN_MIN\t\t128\n#define\tOV8856_ANAL_GAIN_MAX\t\t2047\n#define\tOV8856_ANAL_GAIN_STEP\t\t1\n\n \n#define OV8856_REG_DIGITAL_GAIN\t\t0x350a\n#define OV8856_REG_MWB_R_GAIN\t\t0x5019\n#define OV8856_REG_MWB_G_GAIN\t\t0x501b\n#define OV8856_REG_MWB_B_GAIN\t\t0x501d\n#define OV8856_DGTL_GAIN_MIN\t\t0\n#define OV8856_DGTL_GAIN_MAX\t\t4095\n#define OV8856_DGTL_GAIN_STEP\t\t1\n#define OV8856_DGTL_GAIN_DEFAULT\t1024\n\n \n#define OV8856_REG_TEST_PATTERN\t\t0x5e00\n#define OV8856_TEST_PATTERN_ENABLE\tBIT(7)\n#define OV8856_TEST_PATTERN_BAR_SHIFT\t2\n\n#define NUM_REGS\t\t\t\t7\n#define NUM_MODE_REGS\t\t\t\t187\n#define NUM_MODE_REGS_2\t\t\t\t200\n\n \n#define OV8856_REG_FORMAT1\t\t\t0x3820\n#define OV8856_REG_FORMAT2\t\t\t0x3821\n#define OV8856_REG_FORMAT1_OP_1\t\t\tBIT(1)\n#define OV8856_REG_FORMAT1_OP_2\t\t\tBIT(2)\n#define OV8856_REG_FORMAT1_OP_3\t\t\tBIT(6)\n#define OV8856_REG_FORMAT2_OP_1\t\t\tBIT(1)\n#define OV8856_REG_FORMAT2_OP_2\t\t\tBIT(2)\n#define OV8856_REG_FORMAT2_OP_3\t\t\tBIT(6)\n#define OV8856_REG_FLIP_OPT_1\t\t\t0x376b\n#define OV8856_REG_FLIP_OPT_2\t\t\t0x5001\n#define OV8856_REG_FLIP_OPT_3\t\t\t0x502e\n#define OV8856_REG_MIRROR_OPT_1\t\t\t0x5004\n#define OV8856_REG_FLIP_OP_0\t\t\tBIT(0)\n#define OV8856_REG_FLIP_OP_1\t\t\tBIT(1)\n#define OV8856_REG_FLIP_OP_2\t\t\tBIT(2)\n#define OV8856_REG_MIRROR_OP_1\t\t\tBIT(1)\n#define OV8856_REG_MIRROR_OP_2\t\t\tBIT(2)\n\n#define to_ov8856(_sd)\t\t\tcontainer_of(_sd, struct ov8856, sd)\n\nstatic const char * const ov8856_supply_names[] = {\n\t\"dovdd\",\t \n\t\"avdd\",\t\t \n\t\"dvdd\",\t\t \n};\n\nenum {\n\tOV8856_MEDIA_BUS_FMT_SBGGR10_1X10,\n\tOV8856_MEDIA_BUS_FMT_SGRBG10_1X10,\n};\n\nstruct ov8856_reg {\n\tu16 address;\n\tu8 val;\n};\n\nstruct ov8856_reg_list {\n\tu32 num_of_regs;\n\tconst struct ov8856_reg *regs;\n};\n\nstruct ov8856_link_freq_config {\n\tconst struct ov8856_reg_list reg_list;\n};\n\nstruct ov8856_mode {\n\t \n\tu32 width;\n\n\t \n\tu32 height;\n\n\t \n\tu32 hts;\n\n\t \n\tu32 vts_def;\n\n\t \n\tu32 vts_min;\n\n\t \n\tu32 link_freq_index;\n\n\t \n\tconst struct ov8856_reg_list reg_list;\n\n\t \n\tu8 data_lanes;\n\n\t \n\tu32 default_mbus_index;\n};\n\nstruct ov8856_mipi_data_rates {\n\tconst struct ov8856_reg regs_0[NUM_REGS];\n\tconst struct ov8856_reg regs_1[NUM_REGS];\n};\n\nstatic const struct ov8856_mipi_data_rates mipi_data_rate_lane_2 = {\n\t\n\t{\n\t\t{0x0103, 0x01},\n\t\t{0x0100, 0x00},\n\t\t{0x0302, 0x43},\n\t\t{0x0303, 0x00},\n\t\t{0x030b, 0x02},\n\t\t{0x030d, 0x4b},\n\t\t{0x031e, 0x0c}\n\t},\n\t\n\t{\n\t\t{0x0103, 0x01},\n\t\t{0x0100, 0x00},\n\t\t{0x0302, 0x4b},\n\t\t{0x0303, 0x01},\n\t\t{0x030b, 0x02},\n\t\t{0x030d, 0x4b},\n\t\t{0x031e, 0x0c}\n\t}\n};\n\nstatic const struct ov8856_mipi_data_rates mipi_data_rate_lane_4 = {\n\t\n\t{\n\t\t{0x0103, 0x01},\n\t\t{0x0100, 0x00},\n\t\t{0x0302, 0x4b},\n\t\t{0x0303, 0x01},\n\t\t{0x030b, 0x02},\n\t\t{0x030d, 0x4b},\n\t\t{0x031e, 0x0c}\n\t},\n\t\n\t{\n\t\t{0x0103, 0x01},\n\t\t{0x0100, 0x00},\n\t\t{0x0302, 0x4b},\n\t\t{0x0303, 0x03},\n\t\t{0x030b, 0x02},\n\t\t{0x030d, 0x4b},\n\t\t{0x031e, 0x0c}\n\t}\n};\n\nstatic const struct ov8856_reg lane_2_mode_3280x2464[] = {\n\t \n\t\t{0x3000, 0x20},\n\t\t{0x3003, 0x08},\n\t\t{0x300e, 0x20},\n\t\t{0x3010, 0x00},\n\t\t{0x3015, 0x84},\n\t\t{0x3018, 0x32},\n\t\t{0x3021, 0x23},\n\t\t{0x3033, 0x24},\n\t\t{0x3500, 0x00},\n\t\t{0x3501, 0x9a},\n\t\t{0x3502, 0x20},\n\t\t{0x3503, 0x08},\n\t\t{0x3505, 0x83},\n\t\t{0x3508, 0x01},\n\t\t{0x3509, 0x80},\n\t\t{0x350c, 0x00},\n\t\t{0x350d, 0x80},\n\t\t{0x350e, 0x04},\n\t\t{0x350f, 0x00},\n\t\t{0x3510, 0x00},\n\t\t{0x3511, 0x02},\n\t\t{0x3512, 0x00},\n\t\t{0x3600, 0x72},\n\t\t{0x3601, 0x40},\n\t\t{0x3602, 0x30},\n\t\t{0x3610, 0xc5},\n\t\t{0x3611, 0x58},\n\t\t{0x3612, 0x5c},\n\t\t{0x3613, 0xca},\n\t\t{0x3614, 0x50},\n\t\t{0x3628, 0xff},\n\t\t{0x3629, 0xff},\n\t\t{0x362a, 0xff},\n\t\t{0x3633, 0x10},\n\t\t{0x3634, 0x10},\n\t\t{0x3635, 0x10},\n\t\t{0x3636, 0x10},\n\t\t{0x3663, 0x08},\n\t\t{0x3669, 0x34},\n\t\t{0x366e, 0x10},\n\t\t{0x3706, 0x86},\n\t\t{0x370b, 0x7e},\n\t\t{0x3714, 0x23},\n\t\t{0x3730, 0x12},\n\t\t{0x3733, 0x10},\n\t\t{0x3764, 0x00},\n\t\t{0x3765, 0x00},\n\t\t{0x3769, 0x62},\n\t\t{0x376a, 0x2a},\n\t\t{0x376b, 0x30},\n\t\t{0x3780, 0x00},\n\t\t{0x3781, 0x24},\n\t\t{0x3782, 0x00},\n\t\t{0x3783, 0x23},\n\t\t{0x3798, 0x2f},\n\t\t{0x37a1, 0x60},\n\t\t{0x37a8, 0x6a},\n\t\t{0x37ab, 0x3f},\n\t\t{0x37c2, 0x04},\n\t\t{0x37c3, 0xf1},\n\t\t{0x37c9, 0x80},\n\t\t{0x37cb, 0x16},\n\t\t{0x37cc, 0x16},\n\t\t{0x37cd, 0x16},\n\t\t{0x37ce, 0x16},\n\t\t{0x3800, 0x00},\n\t\t{0x3801, 0x00},\n\t\t{0x3802, 0x00},\n\t\t{0x3803, 0x06},\n\t\t{0x3804, 0x0c},\n\t\t{0x3805, 0xdf},\n\t\t{0x3806, 0x09},\n\t\t{0x3807, 0xa7},\n\t\t{0x3808, 0x0c},\n\t\t{0x3809, 0xd0},\n\t\t{0x380a, 0x09},\n\t\t{0x380b, 0xa0},\n\t\t{0x380c, 0x07},\n\t\t{0x380d, 0x88},\n\t\t{0x380e, 0x09},\n\t\t{0x380f, 0xb8},\n\t\t{0x3810, 0x00},\n\t\t{0x3811, 0x00},\n\t\t{0x3812, 0x00},\n\t\t{0x3813, 0x01},\n\t\t{0x3814, 0x01},\n\t\t{0x3815, 0x01},\n\t\t{0x3816, 0x00},\n\t\t{0x3817, 0x00},\n\t\t{0x3818, 0x00},\n\t\t{0x3819, 0x00},\n\t\t{0x3820, 0x80},\n\t\t{0x3821, 0x46},\n\t\t{0x382a, 0x01},\n\t\t{0x382b, 0x01},\n\t\t{0x3830, 0x06},\n\t\t{0x3836, 0x02},\n\t\t{0x3837, 0x10},\n\t\t{0x3862, 0x04},\n\t\t{0x3863, 0x08},\n\t\t{0x3cc0, 0x33},\n\t\t{0x3d85, 0x14},\n\t\t{0x3d8c, 0x73},\n\t\t{0x3d8d, 0xde},\n\t\t{0x4001, 0xe0},\n\t\t{0x4003, 0x40},\n\t\t{0x4008, 0x00},\n\t\t{0x4009, 0x0b},\n\t\t{0x400a, 0x00},\n\t\t{0x400b, 0x84},\n\t\t{0x400f, 0x80},\n\t\t{0x4010, 0xf0},\n\t\t{0x4011, 0xff},\n\t\t{0x4012, 0x02},\n\t\t{0x4013, 0x01},\n\t\t{0x4014, 0x01},\n\t\t{0x4015, 0x01},\n\t\t{0x4042, 0x00},\n\t\t{0x4043, 0x80},\n\t\t{0x4044, 0x00},\n\t\t{0x4045, 0x80},\n\t\t{0x4046, 0x00},\n\t\t{0x4047, 0x80},\n\t\t{0x4048, 0x00},\n\t\t{0x4049, 0x80},\n\t\t{0x4041, 0x03},\n\t\t{0x404c, 0x20},\n\t\t{0x404d, 0x00},\n\t\t{0x404e, 0x20},\n\t\t{0x4203, 0x80},\n\t\t{0x4307, 0x30},\n\t\t{0x4317, 0x00},\n\t\t{0x4503, 0x08},\n\t\t{0x4601, 0x80},\n\t\t{0x4800, 0x44},\n\t\t{0x4816, 0x53},\n\t\t{0x481b, 0x58},\n\t\t{0x481f, 0x27},\n\t\t{0x4837, 0x0c},\n\t\t{0x483c, 0x0f},\n\t\t{0x484b, 0x05},\n\t\t{0x5000, 0x57},\n\t\t{0x5001, 0x0a},\n\t\t{0x5004, 0x06},\n\t\t{0x502e, 0x03},\n\t\t{0x5030, 0x41},\n\t\t{0x5795, 0x02},\n\t\t{0x5796, 0x20},\n\t\t{0x5797, 0x20},\n\t\t{0x5798, 0xd5},\n\t\t{0x5799, 0xd5},\n\t\t{0x579a, 0x00},\n\t\t{0x579b, 0x50},\n\t\t{0x579c, 0x00},\n\t\t{0x579d, 0x2c},\n\t\t{0x579e, 0x0c},\n\t\t{0x579f, 0x40},\n\t\t{0x57a0, 0x09},\n\t\t{0x57a1, 0x40},\n\t\t{0x5780, 0x14},\n\t\t{0x5781, 0x0f},\n\t\t{0x5782, 0x44},\n\t\t{0x5783, 0x02},\n\t\t{0x5784, 0x01},\n\t\t{0x5785, 0x01},\n\t\t{0x5786, 0x00},\n\t\t{0x5787, 0x04},\n\t\t{0x5788, 0x02},\n\t\t{0x5789, 0x0f},\n\t\t{0x578a, 0xfd},\n\t\t{0x578b, 0xf5},\n\t\t{0x578c, 0xf5},\n\t\t{0x578d, 0x03},\n\t\t{0x578e, 0x08},\n\t\t{0x578f, 0x0c},\n\t\t{0x5790, 0x08},\n\t\t{0x5791, 0x04},\n\t\t{0x5792, 0x00},\n\t\t{0x5793, 0x52},\n\t\t{0x5794, 0xa3},\n\t\t{0x59f8, 0x3d},\n\t\t{0x5a08, 0x02},\n\t\t{0x5b00, 0x02},\n\t\t{0x5b01, 0x10},\n\t\t{0x5b02, 0x03},\n\t\t{0x5b03, 0xcf},\n\t\t{0x5b05, 0x6c},\n\t\t{0x5e00, 0x00}\n};\n\nstatic const struct ov8856_reg lane_2_mode_1640x1232[] = {\n\t \n\t\t{0x3000, 0x20},\n\t\t{0x3003, 0x08},\n\t\t{0x300e, 0x20},\n\t\t{0x3010, 0x00},\n\t\t{0x3015, 0x84},\n\t\t{0x3018, 0x32},\n\t\t{0x3021, 0x23},\n\t\t{0x3033, 0x24},\n\t\t{0x3500, 0x00},\n\t\t{0x3501, 0x4c},\n\t\t{0x3502, 0xe0},\n\t\t{0x3503, 0x08},\n\t\t{0x3505, 0x83},\n\t\t{0x3508, 0x01},\n\t\t{0x3509, 0x80},\n\t\t{0x350c, 0x00},\n\t\t{0x350d, 0x80},\n\t\t{0x350e, 0x04},\n\t\t{0x350f, 0x00},\n\t\t{0x3510, 0x00},\n\t\t{0x3511, 0x02},\n\t\t{0x3512, 0x00},\n\t\t{0x3600, 0x72},\n\t\t{0x3601, 0x40},\n\t\t{0x3602, 0x30},\n\t\t{0x3610, 0xc5},\n\t\t{0x3611, 0x58},\n\t\t{0x3612, 0x5c},\n\t\t{0x3613, 0xca},\n\t\t{0x3614, 0x50},\n\t\t{0x3628, 0xff},\n\t\t{0x3629, 0xff},\n\t\t{0x362a, 0xff},\n\t\t{0x3633, 0x10},\n\t\t{0x3634, 0x10},\n\t\t{0x3635, 0x10},\n\t\t{0x3636, 0x10},\n\t\t{0x3663, 0x08},\n\t\t{0x3669, 0x34},\n\t\t{0x366e, 0x08},\n\t\t{0x3706, 0x86},\n\t\t{0x370b, 0x7e},\n\t\t{0x3714, 0x27},\n\t\t{0x3730, 0x12},\n\t\t{0x3733, 0x10},\n\t\t{0x3764, 0x00},\n\t\t{0x3765, 0x00},\n\t\t{0x3769, 0x62},\n\t\t{0x376a, 0x2a},\n\t\t{0x376b, 0x30},\n\t\t{0x3780, 0x00},\n\t\t{0x3781, 0x24},\n\t\t{0x3782, 0x00},\n\t\t{0x3783, 0x23},\n\t\t{0x3798, 0x2f},\n\t\t{0x37a1, 0x60},\n\t\t{0x37a8, 0x6a},\n\t\t{0x37ab, 0x3f},\n\t\t{0x37c2, 0x14},\n\t\t{0x37c3, 0xf1},\n\t\t{0x37c9, 0x80},\n\t\t{0x37cb, 0x16},\n\t\t{0x37cc, 0x16},\n\t\t{0x37cd, 0x16},\n\t\t{0x37ce, 0x16},\n\t\t{0x3800, 0x00},\n\t\t{0x3801, 0x00},\n\t\t{0x3802, 0x00},\n\t\t{0x3803, 0x00},\n\t\t{0x3804, 0x0c},\n\t\t{0x3805, 0xdf},\n\t\t{0x3806, 0x09},\n\t\t{0x3807, 0xaf},\n\t\t{0x3808, 0x06},\n\t\t{0x3809, 0x68},\n\t\t{0x380a, 0x04},\n\t\t{0x380b, 0xd0},\n\t\t{0x380c, 0x0c},\n\t\t{0x380d, 0x60},\n\t\t{0x380e, 0x05},\n\t\t{0x380f, 0xea},\n\t\t{0x3810, 0x00},\n\t\t{0x3811, 0x04},\n\t\t{0x3812, 0x00},\n\t\t{0x3813, 0x05},\n\t\t{0x3814, 0x03},\n\t\t{0x3815, 0x01},\n\t\t{0x3816, 0x00},\n\t\t{0x3817, 0x00},\n\t\t{0x3818, 0x00},\n\t\t{0x3819, 0x00},\n\t\t{0x3820, 0x90},\n\t\t{0x3821, 0x67},\n\t\t{0x382a, 0x03},\n\t\t{0x382b, 0x01},\n\t\t{0x3830, 0x06},\n\t\t{0x3836, 0x02},\n\t\t{0x3837, 0x10},\n\t\t{0x3862, 0x04},\n\t\t{0x3863, 0x08},\n\t\t{0x3cc0, 0x33},\n\t\t{0x3d85, 0x14},\n\t\t{0x3d8c, 0x73},\n\t\t{0x3d8d, 0xde},\n\t\t{0x4001, 0xe0},\n\t\t{0x4003, 0x40},\n\t\t{0x4008, 0x00},\n\t\t{0x4009, 0x05},\n\t\t{0x400a, 0x00},\n\t\t{0x400b, 0x84},\n\t\t{0x400f, 0x80},\n\t\t{0x4010, 0xf0},\n\t\t{0x4011, 0xff},\n\t\t{0x4012, 0x02},\n\t\t{0x4013, 0x01},\n\t\t{0x4014, 0x01},\n\t\t{0x4015, 0x01},\n\t\t{0x4042, 0x00},\n\t\t{0x4043, 0x80},\n\t\t{0x4044, 0x00},\n\t\t{0x4045, 0x80},\n\t\t{0x4046, 0x00},\n\t\t{0x4047, 0x80},\n\t\t{0x4048, 0x00},\n\t\t{0x4049, 0x80},\n\t\t{0x4041, 0x03},\n\t\t{0x404c, 0x20},\n\t\t{0x404d, 0x00},\n\t\t{0x404e, 0x20},\n\t\t{0x4203, 0x80},\n\t\t{0x4307, 0x30},\n\t\t{0x4317, 0x00},\n\t\t{0x4503, 0x08},\n\t\t{0x4601, 0x80},\n\t\t{0x4800, 0x44},\n\t\t{0x4816, 0x53},\n\t\t{0x481b, 0x58},\n\t\t{0x481f, 0x27},\n\t\t{0x4837, 0x16},\n\t\t{0x483c, 0x0f},\n\t\t{0x484b, 0x05},\n\t\t{0x5000, 0x57},\n\t\t{0x5001, 0x0a},\n\t\t{0x5004, 0x06},\n\t\t{0x502e, 0x03},\n\t\t{0x5030, 0x41},\n\t\t{0x5795, 0x00},\n\t\t{0x5796, 0x10},\n\t\t{0x5797, 0x10},\n\t\t{0x5798, 0x73},\n\t\t{0x5799, 0x73},\n\t\t{0x579a, 0x00},\n\t\t{0x579b, 0x28},\n\t\t{0x579c, 0x00},\n\t\t{0x579d, 0x16},\n\t\t{0x579e, 0x06},\n\t\t{0x579f, 0x20},\n\t\t{0x57a0, 0x04},\n\t\t{0x57a1, 0xa0},\n\t\t{0x5780, 0x14},\n\t\t{0x5781, 0x0f},\n\t\t{0x5782, 0x44},\n\t\t{0x5783, 0x02},\n\t\t{0x5784, 0x01},\n\t\t{0x5785, 0x01},\n\t\t{0x5786, 0x00},\n\t\t{0x5787, 0x04},\n\t\t{0x5788, 0x02},\n\t\t{0x5789, 0x0f},\n\t\t{0x578a, 0xfd},\n\t\t{0x578b, 0xf5},\n\t\t{0x578c, 0xf5},\n\t\t{0x578d, 0x03},\n\t\t{0x578e, 0x08},\n\t\t{0x578f, 0x0c},\n\t\t{0x5790, 0x08},\n\t\t{0x5791, 0x04},\n\t\t{0x5792, 0x00},\n\t\t{0x5793, 0x52},\n\t\t{0x5794, 0xa3},\n\t\t{0x59f8, 0x3d},\n\t\t{0x5a08, 0x02},\n\t\t{0x5b00, 0x02},\n\t\t{0x5b01, 0x10},\n\t\t{0x5b02, 0x03},\n\t\t{0x5b03, 0xcf},\n\t\t{0x5b05, 0x6c},\n\t\t{0x5e00, 0x00}\n};\n\nstatic const struct ov8856_reg lane_4_mode_3280x2464[] = {\n\t \n\t\t{0x3000, 0x20},\n\t\t{0x3003, 0x08},\n\t\t{0x300e, 0x20},\n\t\t{0x3010, 0x00},\n\t\t{0x3015, 0x84},\n\t\t{0x3018, 0x72},\n\t\t{0x3021, 0x23},\n\t\t{0x3033, 0x24},\n\t\t{0x3500, 0x00},\n\t\t{0x3501, 0x9a},\n\t\t{0x3502, 0x20},\n\t\t{0x3503, 0x08},\n\t\t{0x3505, 0x83},\n\t\t{0x3508, 0x01},\n\t\t{0x3509, 0x80},\n\t\t{0x350c, 0x00},\n\t\t{0x350d, 0x80},\n\t\t{0x350e, 0x04},\n\t\t{0x350f, 0x00},\n\t\t{0x3510, 0x00},\n\t\t{0x3511, 0x02},\n\t\t{0x3512, 0x00},\n\t\t{0x3600, 0x72},\n\t\t{0x3601, 0x40},\n\t\t{0x3602, 0x30},\n\t\t{0x3610, 0xc5},\n\t\t{0x3611, 0x58},\n\t\t{0x3612, 0x5c},\n\t\t{0x3613, 0xca},\n\t\t{0x3614, 0x20},\n\t\t{0x3628, 0xff},\n\t\t{0x3629, 0xff},\n\t\t{0x362a, 0xff},\n\t\t{0x3633, 0x10},\n\t\t{0x3634, 0x10},\n\t\t{0x3635, 0x10},\n\t\t{0x3636, 0x10},\n\t\t{0x3663, 0x08},\n\t\t{0x3669, 0x34},\n\t\t{0x366e, 0x10},\n\t\t{0x3706, 0x86},\n\t\t{0x370b, 0x7e},\n\t\t{0x3714, 0x23},\n\t\t{0x3730, 0x12},\n\t\t{0x3733, 0x10},\n\t\t{0x3764, 0x00},\n\t\t{0x3765, 0x00},\n\t\t{0x3769, 0x62},\n\t\t{0x376a, 0x2a},\n\t\t{0x376b, 0x30},\n\t\t{0x3780, 0x00},\n\t\t{0x3781, 0x24},\n\t\t{0x3782, 0x00},\n\t\t{0x3783, 0x23},\n\t\t{0x3798, 0x2f},\n\t\t{0x37a1, 0x60},\n\t\t{0x37a8, 0x6a},\n\t\t{0x37ab, 0x3f},\n\t\t{0x37c2, 0x04},\n\t\t{0x37c3, 0xf1},\n\t\t{0x37c9, 0x80},\n\t\t{0x37cb, 0x16},\n\t\t{0x37cc, 0x16},\n\t\t{0x37cd, 0x16},\n\t\t{0x37ce, 0x16},\n\t\t{0x3800, 0x00},\n\t\t{0x3801, 0x00},\n\t\t{0x3802, 0x00},\n\t\t{0x3803, 0x06},\n\t\t{0x3804, 0x0c},\n\t\t{0x3805, 0xdf},\n\t\t{0x3806, 0x09},\n\t\t{0x3807, 0xa7},\n\t\t{0x3808, 0x0c},\n\t\t{0x3809, 0xd0},\n\t\t{0x380a, 0x09},\n\t\t{0x380b, 0xa0},\n\t\t{0x380c, 0x07},\n\t\t{0x380d, 0x88},\n\t\t{0x380e, 0x09},\n\t\t{0x380f, 0xb8},\n\t\t{0x3810, 0x00},\n\t\t{0x3811, 0x00},\n\t\t{0x3812, 0x00},\n\t\t{0x3813, 0x01},\n\t\t{0x3814, 0x01},\n\t\t{0x3815, 0x01},\n\t\t{0x3816, 0x00},\n\t\t{0x3817, 0x00},\n\t\t{0x3818, 0x00},\n\t\t{0x3819, 0x10},\n\t\t{0x3820, 0x80},\n\t\t{0x3821, 0x46},\n\t\t{0x382a, 0x01},\n\t\t{0x382b, 0x01},\n\t\t{0x3830, 0x06},\n\t\t{0x3836, 0x02},\n\t\t{0x3862, 0x04},\n\t\t{0x3863, 0x08},\n\t\t{0x3cc0, 0x33},\n\t\t{0x3d85, 0x17},\n\t\t{0x3d8c, 0x73},\n\t\t{0x3d8d, 0xde},\n\t\t{0x4001, 0xe0},\n\t\t{0x4003, 0x40},\n\t\t{0x4008, 0x00},\n\t\t{0x4009, 0x0b},\n\t\t{0x400a, 0x00},\n\t\t{0x400b, 0x84},\n\t\t{0x400f, 0x80},\n\t\t{0x4010, 0xf0},\n\t\t{0x4011, 0xff},\n\t\t{0x4012, 0x02},\n\t\t{0x4013, 0x01},\n\t\t{0x4014, 0x01},\n\t\t{0x4015, 0x01},\n\t\t{0x4042, 0x00},\n\t\t{0x4043, 0x80},\n\t\t{0x4044, 0x00},\n\t\t{0x4045, 0x80},\n\t\t{0x4046, 0x00},\n\t\t{0x4047, 0x80},\n\t\t{0x4048, 0x00},\n\t\t{0x4049, 0x80},\n\t\t{0x4041, 0x03},\n\t\t{0x404c, 0x20},\n\t\t{0x404d, 0x00},\n\t\t{0x404e, 0x20},\n\t\t{0x4203, 0x80},\n\t\t{0x4307, 0x30},\n\t\t{0x4317, 0x00},\n\t\t{0x4503, 0x08},\n\t\t{0x4601, 0x80},\n\t\t{0x4800, 0x44},\n\t\t{0x4816, 0x53},\n\t\t{0x481b, 0x58},\n\t\t{0x481f, 0x27},\n\t\t{0x4837, 0x16},\n\t\t{0x483c, 0x0f},\n\t\t{0x484b, 0x05},\n\t\t{0x5000, 0x57},\n\t\t{0x5001, 0x0a},\n\t\t{0x5004, 0x06},\n\t\t{0x502e, 0x03},\n\t\t{0x5030, 0x41},\n\t\t{0x5780, 0x14},\n\t\t{0x5781, 0x0f},\n\t\t{0x5782, 0x44},\n\t\t{0x5783, 0x02},\n\t\t{0x5784, 0x01},\n\t\t{0x5785, 0x01},\n\t\t{0x5786, 0x00},\n\t\t{0x5787, 0x04},\n\t\t{0x5788, 0x02},\n\t\t{0x5789, 0x0f},\n\t\t{0x578a, 0xfd},\n\t\t{0x578b, 0xf5},\n\t\t{0x578c, 0xf5},\n\t\t{0x578d, 0x03},\n\t\t{0x578e, 0x08},\n\t\t{0x578f, 0x0c},\n\t\t{0x5790, 0x08},\n\t\t{0x5791, 0x04},\n\t\t{0x5792, 0x00},\n\t\t{0x5793, 0x52},\n\t\t{0x5794, 0xa3},\n\t\t{0x5795, 0x02},\n\t\t{0x5796, 0x20},\n\t\t{0x5797, 0x20},\n\t\t{0x5798, 0xd5},\n\t\t{0x5799, 0xd5},\n\t\t{0x579a, 0x00},\n\t\t{0x579b, 0x50},\n\t\t{0x579c, 0x00},\n\t\t{0x579d, 0x2c},\n\t\t{0x579e, 0x0c},\n\t\t{0x579f, 0x40},\n\t\t{0x57a0, 0x09},\n\t\t{0x57a1, 0x40},\n\t\t{0x59f8, 0x3d},\n\t\t{0x5a08, 0x02},\n\t\t{0x5b00, 0x02},\n\t\t{0x5b01, 0x10},\n\t\t{0x5b02, 0x03},\n\t\t{0x5b03, 0xcf},\n\t\t{0x5b05, 0x6c},\n\t\t{0x5e00, 0x00}\n};\n\nstatic const struct ov8856_reg lane_4_mode_1640x1232[] = {\n\t \n\t\t{0x3000, 0x20},\n\t\t{0x3003, 0x08},\n\t\t{0x300e, 0x20},\n\t\t{0x3010, 0x00},\n\t\t{0x3015, 0x84},\n\t\t{0x3018, 0x72},\n\t\t{0x3021, 0x23},\n\t\t{0x3033, 0x24},\n\t\t{0x3500, 0x00},\n\t\t{0x3501, 0x4c},\n\t\t{0x3502, 0xe0},\n\t\t{0x3503, 0x08},\n\t\t{0x3505, 0x83},\n\t\t{0x3508, 0x01},\n\t\t{0x3509, 0x80},\n\t\t{0x350c, 0x00},\n\t\t{0x350d, 0x80},\n\t\t{0x350e, 0x04},\n\t\t{0x350f, 0x00},\n\t\t{0x3510, 0x00},\n\t\t{0x3511, 0x02},\n\t\t{0x3512, 0x00},\n\t\t{0x3600, 0x72},\n\t\t{0x3601, 0x40},\n\t\t{0x3602, 0x30},\n\t\t{0x3610, 0xc5},\n\t\t{0x3611, 0x58},\n\t\t{0x3612, 0x5c},\n\t\t{0x3613, 0xca},\n\t\t{0x3614, 0x20},\n\t\t{0x3628, 0xff},\n\t\t{0x3629, 0xff},\n\t\t{0x362a, 0xff},\n\t\t{0x3633, 0x10},\n\t\t{0x3634, 0x10},\n\t\t{0x3635, 0x10},\n\t\t{0x3636, 0x10},\n\t\t{0x3663, 0x08},\n\t\t{0x3669, 0x34},\n\t\t{0x366e, 0x08},\n\t\t{0x3706, 0x86},\n\t\t{0x370b, 0x7e},\n\t\t{0x3714, 0x27},\n\t\t{0x3730, 0x12},\n\t\t{0x3733, 0x10},\n\t\t{0x3764, 0x00},\n\t\t{0x3765, 0x00},\n\t\t{0x3769, 0x62},\n\t\t{0x376a, 0x2a},\n\t\t{0x376b, 0x30},\n\t\t{0x3780, 0x00},\n\t\t{0x3781, 0x24},\n\t\t{0x3782, 0x00},\n\t\t{0x3783, 0x23},\n\t\t{0x3798, 0x2f},\n\t\t{0x37a1, 0x60},\n\t\t{0x37a8, 0x6a},\n\t\t{0x37ab, 0x3f},\n\t\t{0x37c2, 0x14},\n\t\t{0x37c3, 0xf1},\n\t\t{0x37c9, 0x80},\n\t\t{0x37cb, 0x16},\n\t\t{0x37cc, 0x16},\n\t\t{0x37cd, 0x16},\n\t\t{0x37ce, 0x16},\n\t\t{0x3800, 0x00},\n\t\t{0x3801, 0x00},\n\t\t{0x3802, 0x00},\n\t\t{0x3803, 0x00},\n\t\t{0x3804, 0x0c},\n\t\t{0x3805, 0xdf},\n\t\t{0x3806, 0x09},\n\t\t{0x3807, 0xaf},\n\t\t{0x3808, 0x06},\n\t\t{0x3809, 0x68},\n\t\t{0x380a, 0x04},\n\t\t{0x380b, 0xd0},\n\t\t{0x380c, 0x0e},\n\t\t{0x380d, 0xec},\n\t\t{0x380e, 0x04},\n\t\t{0x380f, 0xe8},\n\t\t{0x3810, 0x00},\n\t\t{0x3811, 0x04},\n\t\t{0x3812, 0x00},\n\t\t{0x3813, 0x05},\n\t\t{0x3814, 0x03},\n\t\t{0x3815, 0x01},\n\t\t{0x3816, 0x00},\n\t\t{0x3817, 0x00},\n\t\t{0x3818, 0x00},\n\t\t{0x3819, 0x10},\n\t\t{0x3820, 0x90},\n\t\t{0x3821, 0x67},\n\t\t{0x382a, 0x03},\n\t\t{0x382b, 0x01},\n\t\t{0x3830, 0x06},\n\t\t{0x3836, 0x02},\n\t\t{0x3862, 0x04},\n\t\t{0x3863, 0x08},\n\t\t{0x3cc0, 0x33},\n\t\t{0x3d85, 0x17},\n\t\t{0x3d8c, 0x73},\n\t\t{0x3d8d, 0xde},\n\t\t{0x4001, 0xe0},\n\t\t{0x4003, 0x40},\n\t\t{0x4008, 0x00},\n\t\t{0x4009, 0x05},\n\t\t{0x400a, 0x00},\n\t\t{0x400b, 0x84},\n\t\t{0x400f, 0x80},\n\t\t{0x4010, 0xf0},\n\t\t{0x4011, 0xff},\n\t\t{0x4012, 0x02},\n\t\t{0x4013, 0x01},\n\t\t{0x4014, 0x01},\n\t\t{0x4015, 0x01},\n\t\t{0x4042, 0x00},\n\t\t{0x4043, 0x80},\n\t\t{0x4044, 0x00},\n\t\t{0x4045, 0x80},\n\t\t{0x4046, 0x00},\n\t\t{0x4047, 0x80},\n\t\t{0x4048, 0x00},\n\t\t{0x4049, 0x80},\n\t\t{0x4041, 0x03},\n\t\t{0x404c, 0x20},\n\t\t{0x404d, 0x00},\n\t\t{0x404e, 0x20},\n\t\t{0x4203, 0x80},\n\t\t{0x4307, 0x30},\n\t\t{0x4317, 0x00},\n\t\t{0x4503, 0x08},\n\t\t{0x4601, 0x80},\n\t\t{0x4800, 0x44},\n\t\t{0x4816, 0x53},\n\t\t{0x481b, 0x58},\n\t\t{0x481f, 0x27},\n\t\t{0x4837, 0x16},\n\t\t{0x483c, 0x0f},\n\t\t{0x484b, 0x05},\n\t\t{0x5000, 0x57},\n\t\t{0x5001, 0x0a},\n\t\t{0x5004, 0x06},\n\t\t{0x502e, 0x03},\n\t\t{0x5030, 0x41},\n\t\t{0x5780, 0x14},\n\t\t{0x5781, 0x0f},\n\t\t{0x5782, 0x44},\n\t\t{0x5783, 0x02},\n\t\t{0x5784, 0x01},\n\t\t{0x5785, 0x01},\n\t\t{0x5786, 0x00},\n\t\t{0x5787, 0x04},\n\t\t{0x5788, 0x02},\n\t\t{0x5789, 0x0f},\n\t\t{0x578a, 0xfd},\n\t\t{0x578b, 0xf5},\n\t\t{0x578c, 0xf5},\n\t\t{0x578d, 0x03},\n\t\t{0x578e, 0x08},\n\t\t{0x578f, 0x0c},\n\t\t{0x5790, 0x08},\n\t\t{0x5791, 0x04},\n\t\t{0x5792, 0x00},\n\t\t{0x5793, 0x52},\n\t\t{0x5794, 0xa3},\n\t\t{0x5795, 0x00},\n\t\t{0x5796, 0x10},\n\t\t{0x5797, 0x10},\n\t\t{0x5798, 0x73},\n\t\t{0x5799, 0x73},\n\t\t{0x579a, 0x00},\n\t\t{0x579b, 0x28},\n\t\t{0x579c, 0x00},\n\t\t{0x579d, 0x16},\n\t\t{0x579e, 0x06},\n\t\t{0x579f, 0x20},\n\t\t{0x57a0, 0x04},\n\t\t{0x57a1, 0xa0},\n\t\t{0x59f8, 0x3d},\n\t\t{0x5a08, 0x02},\n\t\t{0x5b00, 0x02},\n\t\t{0x5b01, 0x10},\n\t\t{0x5b02, 0x03},\n\t\t{0x5b03, 0xcf},\n\t\t{0x5b05, 0x6c},\n\t\t{0x5e00, 0x00}\n};\n\nstatic const struct ov8856_reg lane_4_mode_3264x2448[] = {\n\t \n\t\t{0x0103, 0x01},\n\t\t{0x0302, 0x3c},\n\t\t{0x0303, 0x01},\n\t\t{0x031e, 0x0c},\n\t\t{0x3000, 0x20},\n\t\t{0x3003, 0x08},\n\t\t{0x300e, 0x20},\n\t\t{0x3010, 0x00},\n\t\t{0x3015, 0x84},\n\t\t{0x3018, 0x72},\n\t\t{0x3021, 0x23},\n\t\t{0x3033, 0x24},\n\t\t{0x3500, 0x00},\n\t\t{0x3501, 0x9a},\n\t\t{0x3502, 0x20},\n\t\t{0x3503, 0x08},\n\t\t{0x3505, 0x83},\n\t\t{0x3508, 0x01},\n\t\t{0x3509, 0x80},\n\t\t{0x350c, 0x00},\n\t\t{0x350d, 0x80},\n\t\t{0x350e, 0x04},\n\t\t{0x350f, 0x00},\n\t\t{0x3510, 0x00},\n\t\t{0x3511, 0x02},\n\t\t{0x3512, 0x00},\n\t\t{0x3600, 0x72},\n\t\t{0x3601, 0x40},\n\t\t{0x3602, 0x30},\n\t\t{0x3610, 0xc5},\n\t\t{0x3611, 0x58},\n\t\t{0x3612, 0x5c},\n\t\t{0x3613, 0xca},\n\t\t{0x3614, 0x60},\n\t\t{0x3628, 0xff},\n\t\t{0x3629, 0xff},\n\t\t{0x362a, 0xff},\n\t\t{0x3633, 0x10},\n\t\t{0x3634, 0x10},\n\t\t{0x3635, 0x10},\n\t\t{0x3636, 0x10},\n\t\t{0x3663, 0x08},\n\t\t{0x3669, 0x34},\n\t\t{0x366d, 0x00},\n\t\t{0x366e, 0x10},\n\t\t{0x3706, 0x86},\n\t\t{0x370b, 0x7e},\n\t\t{0x3714, 0x23},\n\t\t{0x3730, 0x12},\n\t\t{0x3733, 0x10},\n\t\t{0x3764, 0x00},\n\t\t{0x3765, 0x00},\n\t\t{0x3769, 0x62},\n\t\t{0x376a, 0x2a},\n\t\t{0x376b, 0x30},\n\t\t{0x3780, 0x00},\n\t\t{0x3781, 0x24},\n\t\t{0x3782, 0x00},\n\t\t{0x3783, 0x23},\n\t\t{0x3798, 0x2f},\n\t\t{0x37a1, 0x60},\n\t\t{0x37a8, 0x6a},\n\t\t{0x37ab, 0x3f},\n\t\t{0x37c2, 0x04},\n\t\t{0x37c3, 0xf1},\n\t\t{0x37c9, 0x80},\n\t\t{0x37cb, 0x16},\n\t\t{0x37cc, 0x16},\n\t\t{0x37cd, 0x16},\n\t\t{0x37ce, 0x16},\n\t\t{0x3800, 0x00},\n\t\t{0x3801, 0x00},\n\t\t{0x3802, 0x00},\n\t\t{0x3803, 0x0c},\n\t\t{0x3804, 0x0c},\n\t\t{0x3805, 0xdf},\n\t\t{0x3806, 0x09},\n\t\t{0x3807, 0xa3},\n\t\t{0x3808, 0x0c},\n\t\t{0x3809, 0xc0},\n\t\t{0x380a, 0x09},\n\t\t{0x380b, 0x90},\n\t\t{0x380c, 0x07},\n\t\t{0x380d, 0x8c},\n\t\t{0x380e, 0x09},\n\t\t{0x380f, 0xb2},\n\t\t{0x3810, 0x00},\n\t\t{0x3811, 0x04},\n\t\t{0x3812, 0x00},\n\t\t{0x3813, 0x02},\n\t\t{0x3814, 0x01},\n\t\t{0x3815, 0x01},\n\t\t{0x3816, 0x00},\n\t\t{0x3817, 0x00},\n\t\t{0x3818, 0x00},\n\t\t{0x3819, 0x10},\n\t\t{0x3820, 0x80},\n\t\t{0x3821, 0x46},\n\t\t{0x382a, 0x01},\n\t\t{0x382b, 0x01},\n\t\t{0x3830, 0x06},\n\t\t{0x3836, 0x02},\n\t\t{0x3862, 0x04},\n\t\t{0x3863, 0x08},\n\t\t{0x3cc0, 0x33},\n\t\t{0x3d85, 0x17},\n\t\t{0x3d8c, 0x73},\n\t\t{0x3d8d, 0xde},\n\t\t{0x4001, 0xe0},\n\t\t{0x4003, 0x40},\n\t\t{0x4008, 0x00},\n\t\t{0x4009, 0x0b},\n\t\t{0x400a, 0x00},\n\t\t{0x400b, 0x84},\n\t\t{0x400f, 0x80},\n\t\t{0x4010, 0xf0},\n\t\t{0x4011, 0xff},\n\t\t{0x4012, 0x02},\n\t\t{0x4013, 0x01},\n\t\t{0x4014, 0x01},\n\t\t{0x4015, 0x01},\n\t\t{0x4042, 0x00},\n\t\t{0x4043, 0x80},\n\t\t{0x4044, 0x00},\n\t\t{0x4045, 0x80},\n\t\t{0x4046, 0x00},\n\t\t{0x4047, 0x80},\n\t\t{0x4048, 0x00},\n\t\t{0x4049, 0x80},\n\t\t{0x4041, 0x03},\n\t\t{0x404c, 0x20},\n\t\t{0x404d, 0x00},\n\t\t{0x404e, 0x20},\n\t\t{0x4203, 0x80},\n\t\t{0x4307, 0x30},\n\t\t{0x4317, 0x00},\n\t\t{0x4502, 0x50},\n\t\t{0x4503, 0x08},\n\t\t{0x4601, 0x80},\n\t\t{0x4800, 0x44},\n\t\t{0x4816, 0x53},\n\t\t{0x481b, 0x50},\n\t\t{0x481f, 0x27},\n\t\t{0x4823, 0x3c},\n\t\t{0x482b, 0x00},\n\t\t{0x4831, 0x66},\n\t\t{0x4837, 0x16},\n\t\t{0x483c, 0x0f},\n\t\t{0x484b, 0x05},\n\t\t{0x5000, 0x77},\n\t\t{0x5001, 0x0a},\n\t\t{0x5003, 0xc8},\n\t\t{0x5004, 0x04},\n\t\t{0x5006, 0x00},\n\t\t{0x5007, 0x00},\n\t\t{0x502e, 0x03},\n\t\t{0x5030, 0x41},\n\t\t{0x5780, 0x14},\n\t\t{0x5781, 0x0f},\n\t\t{0x5782, 0x44},\n\t\t{0x5783, 0x02},\n\t\t{0x5784, 0x01},\n\t\t{0x5785, 0x01},\n\t\t{0x5786, 0x00},\n\t\t{0x5787, 0x04},\n\t\t{0x5788, 0x02},\n\t\t{0x5789, 0x0f},\n\t\t{0x578a, 0xfd},\n\t\t{0x578b, 0xf5},\n\t\t{0x578c, 0xf5},\n\t\t{0x578d, 0x03},\n\t\t{0x578e, 0x08},\n\t\t{0x578f, 0x0c},\n\t\t{0x5790, 0x08},\n\t\t{0x5791, 0x04},\n\t\t{0x5792, 0x00},\n\t\t{0x5793, 0x52},\n\t\t{0x5794, 0xa3},\n\t\t{0x5795, 0x02},\n\t\t{0x5796, 0x20},\n\t\t{0x5797, 0x20},\n\t\t{0x5798, 0xd5},\n\t\t{0x5799, 0xd5},\n\t\t{0x579a, 0x00},\n\t\t{0x579b, 0x50},\n\t\t{0x579c, 0x00},\n\t\t{0x579d, 0x2c},\n\t\t{0x579e, 0x0c},\n\t\t{0x579f, 0x40},\n\t\t{0x57a0, 0x09},\n\t\t{0x57a1, 0x40},\n\t\t{0x59f8, 0x3d},\n\t\t{0x5a08, 0x02},\n\t\t{0x5b00, 0x02},\n\t\t{0x5b01, 0x10},\n\t\t{0x5b02, 0x03},\n\t\t{0x5b03, 0xcf},\n\t\t{0x5b05, 0x6c},\n\t\t{0x5e00, 0x00},\n\t\t{0x5e10, 0xfc}\n};\n\nstatic const struct ov8856_reg lane_4_mode_1632x1224[] = {\n\t \n\t\t{0x0103, 0x01},\n\t\t{0x0302, 0x3c},\n\t\t{0x0303, 0x01},\n\t\t{0x031e, 0x0c},\n\t\t{0x3000, 0x20},\n\t\t{0x3003, 0x08},\n\t\t{0x300e, 0x20},\n\t\t{0x3010, 0x00},\n\t\t{0x3015, 0x84},\n\t\t{0x3018, 0x72},\n\t\t{0x3021, 0x23},\n\t\t{0x3033, 0x24},\n\t\t{0x3500, 0x00},\n\t\t{0x3501, 0x4c},\n\t\t{0x3502, 0xe0},\n\t\t{0x3503, 0x08},\n\t\t{0x3505, 0x83},\n\t\t{0x3508, 0x01},\n\t\t{0x3509, 0x80},\n\t\t{0x350c, 0x00},\n\t\t{0x350d, 0x80},\n\t\t{0x350e, 0x04},\n\t\t{0x350f, 0x00},\n\t\t{0x3510, 0x00},\n\t\t{0x3511, 0x02},\n\t\t{0x3512, 0x00},\n\t\t{0x3600, 0x72},\n\t\t{0x3601, 0x40},\n\t\t{0x3602, 0x30},\n\t\t{0x3610, 0xc5},\n\t\t{0x3611, 0x58},\n\t\t{0x3612, 0x5c},\n\t\t{0x3613, 0xca},\n\t\t{0x3614, 0x60},\n\t\t{0x3628, 0xff},\n\t\t{0x3629, 0xff},\n\t\t{0x362a, 0xff},\n\t\t{0x3633, 0x10},\n\t\t{0x3634, 0x10},\n\t\t{0x3635, 0x10},\n\t\t{0x3636, 0x10},\n\t\t{0x3663, 0x08},\n\t\t{0x3669, 0x34},\n\t\t{0x366d, 0x00},\n\t\t{0x366e, 0x08},\n\t\t{0x3706, 0x86},\n\t\t{0x370b, 0x7e},\n\t\t{0x3714, 0x27},\n\t\t{0x3730, 0x12},\n\t\t{0x3733, 0x10},\n\t\t{0x3764, 0x00},\n\t\t{0x3765, 0x00},\n\t\t{0x3769, 0x62},\n\t\t{0x376a, 0x2a},\n\t\t{0x376b, 0x30},\n\t\t{0x3780, 0x00},\n\t\t{0x3781, 0x24},\n\t\t{0x3782, 0x00},\n\t\t{0x3783, 0x23},\n\t\t{0x3798, 0x2f},\n\t\t{0x37a1, 0x60},\n\t\t{0x37a8, 0x6a},\n\t\t{0x37ab, 0x3f},\n\t\t{0x37c2, 0x14},\n\t\t{0x37c3, 0xf1},\n\t\t{0x37c9, 0x80},\n\t\t{0x37cb, 0x16},\n\t\t{0x37cc, 0x16},\n\t\t{0x37cd, 0x16},\n\t\t{0x37ce, 0x16},\n\t\t{0x3800, 0x00},\n\t\t{0x3801, 0x00},\n\t\t{0x3802, 0x00},\n\t\t{0x3803, 0x0c},\n\t\t{0x3804, 0x0c},\n\t\t{0x3805, 0xdf},\n\t\t{0x3806, 0x09},\n\t\t{0x3807, 0xa3},\n\t\t{0x3808, 0x06},\n\t\t{0x3809, 0x60},\n\t\t{0x380a, 0x04},\n\t\t{0x380b, 0xc8},\n\t\t{0x380c, 0x07},\n\t\t{0x380d, 0x8c},\n\t\t{0x380e, 0x09},\n\t\t{0x380f, 0xb2},\n\t\t{0x3810, 0x00},\n\t\t{0x3811, 0x02},\n\t\t{0x3812, 0x00},\n\t\t{0x3813, 0x02},\n\t\t{0x3814, 0x03},\n\t\t{0x3815, 0x01},\n\t\t{0x3816, 0x00},\n\t\t{0x3817, 0x00},\n\t\t{0x3818, 0x00},\n\t\t{0x3819, 0x10},\n\t\t{0x3820, 0x80},\n\t\t{0x3821, 0x47},\n\t\t{0x382a, 0x03},\n\t\t{0x382b, 0x01},\n\t\t{0x3830, 0x06},\n\t\t{0x3836, 0x02},\n\t\t{0x3862, 0x04},\n\t\t{0x3863, 0x08},\n\t\t{0x3cc0, 0x33},\n\t\t{0x3d85, 0x17},\n\t\t{0x3d8c, 0x73},\n\t\t{0x3d8d, 0xde},\n\t\t{0x4001, 0xe0},\n\t\t{0x4003, 0x40},\n\t\t{0x4008, 0x00},\n\t\t{0x4009, 0x05},\n\t\t{0x400a, 0x00},\n\t\t{0x400b, 0x84},\n\t\t{0x400f, 0x80},\n\t\t{0x4010, 0xf0},\n\t\t{0x4011, 0xff},\n\t\t{0x4012, 0x02},\n\t\t{0x4013, 0x01},\n\t\t{0x4014, 0x01},\n\t\t{0x4015, 0x01},\n\t\t{0x4042, 0x00},\n\t\t{0x4043, 0x80},\n\t\t{0x4044, 0x00},\n\t\t{0x4045, 0x80},\n\t\t{0x4046, 0x00},\n\t\t{0x4047, 0x80},\n\t\t{0x4048, 0x00},\n\t\t{0x4049, 0x80},\n\t\t{0x4041, 0x03},\n\t\t{0x404c, 0x20},\n\t\t{0x404d, 0x00},\n\t\t{0x404e, 0x20},\n\t\t{0x4203, 0x80},\n\t\t{0x4307, 0x30},\n\t\t{0x4317, 0x00},\n\t\t{0x4502, 0x50},\n\t\t{0x4503, 0x08},\n\t\t{0x4601, 0x80},\n\t\t{0x4800, 0x44},\n\t\t{0x4816, 0x53},\n\t\t{0x481b, 0x50},\n\t\t{0x481f, 0x27},\n\t\t{0x4823, 0x3c},\n\t\t{0x482b, 0x00},\n\t\t{0x4831, 0x66},\n\t\t{0x4837, 0x16},\n\t\t{0x483c, 0x0f},\n\t\t{0x484b, 0x05},\n\t\t{0x5000, 0x77},\n\t\t{0x5001, 0x0a},\n\t\t{0x5003, 0xc8},\n\t\t{0x5004, 0x04},\n\t\t{0x5006, 0x00},\n\t\t{0x5007, 0x00},\n\t\t{0x502e, 0x03},\n\t\t{0x5030, 0x41},\n\t\t{0x5795, 0x00},\n\t\t{0x5796, 0x10},\n\t\t{0x5797, 0x10},\n\t\t{0x5798, 0x73},\n\t\t{0x5799, 0x73},\n\t\t{0x579a, 0x00},\n\t\t{0x579b, 0x28},\n\t\t{0x579c, 0x00},\n\t\t{0x579d, 0x16},\n\t\t{0x579e, 0x06},\n\t\t{0x579f, 0x20},\n\t\t{0x57a0, 0x04},\n\t\t{0x57a1, 0xa0},\n\t\t{0x5780, 0x14},\n\t\t{0x5781, 0x0f},\n\t\t{0x5782, 0x44},\n\t\t{0x5783, 0x02},\n\t\t{0x5784, 0x01},\n\t\t{0x5785, 0x01},\n\t\t{0x5786, 0x00},\n\t\t{0x5787, 0x04},\n\t\t{0x5788, 0x02},\n\t\t{0x5789, 0x0f},\n\t\t{0x578a, 0xfd},\n\t\t{0x578b, 0xf5},\n\t\t{0x578c, 0xf5},\n\t\t{0x578d, 0x03},\n\t\t{0x578e, 0x08},\n\t\t{0x578f, 0x0c},\n\t\t{0x5790, 0x08},\n\t\t{0x5791, 0x04},\n\t\t{0x5792, 0x00},\n\t\t{0x5793, 0x52},\n\t\t{0x5794, 0xa3},\n\t\t{0x59f8, 0x3d},\n\t\t{0x5a08, 0x02},\n\t\t{0x5b00, 0x02},\n\t\t{0x5b01, 0x10},\n\t\t{0x5b02, 0x03},\n\t\t{0x5b03, 0xcf},\n\t\t{0x5b05, 0x6c},\n\t\t{0x5e00, 0x00},\n\t\t{0x5e10, 0xfc}\n};\n\nstatic const struct ov8856_reg mipi_data_mbus_sbggr10_1x10[] = {\n\t{0x3813, 0x02},\n};\n\nstatic const struct ov8856_reg mipi_data_mbus_sgrbg10_1x10[] = {\n\t{0x3813, 0x01},\n};\n\nstatic const u32 ov8856_mbus_codes[] = {\n\tMEDIA_BUS_FMT_SBGGR10_1X10,\n\tMEDIA_BUS_FMT_SGRBG10_1X10\n};\n\nstatic const char * const ov8856_test_pattern_menu[] = {\n\t\"Disabled\",\n\t\"Standard Color Bar\",\n\t\"Top-Bottom Darker Color Bar\",\n\t\"Right-Left Darker Color Bar\",\n\t\"Bottom-Top Darker Color Bar\"\n};\n\nstatic const struct ov8856_reg_list bayer_offset_configs[] = {\n\t[OV8856_MEDIA_BUS_FMT_SBGGR10_1X10] = {\n\t\t.num_of_regs = ARRAY_SIZE(mipi_data_mbus_sbggr10_1x10),\n\t\t.regs = mipi_data_mbus_sbggr10_1x10,\n\t},\n\t[OV8856_MEDIA_BUS_FMT_SGRBG10_1X10] = {\n\t\t.num_of_regs = ARRAY_SIZE(mipi_data_mbus_sgrbg10_1x10),\n\t\t.regs = mipi_data_mbus_sgrbg10_1x10,\n\t}\n};\n\nstruct ov8856 {\n\tstruct v4l2_subdev sd;\n\tstruct media_pad pad;\n\tstruct v4l2_ctrl_handler ctrl_handler;\n\n\tstruct clk\t\t*xvclk;\n\tstruct gpio_desc\t*reset_gpio;\n\tstruct regulator_bulk_data supplies[ARRAY_SIZE(ov8856_supply_names)];\n\n\t \n\tstruct v4l2_ctrl *link_freq;\n\tstruct v4l2_ctrl *pixel_rate;\n\tstruct v4l2_ctrl *vblank;\n\tstruct v4l2_ctrl *hblank;\n\tstruct v4l2_ctrl *exposure;\n\n\t \n\tconst struct ov8856_mode *cur_mode;\n\n\t \n\tu32 cur_mbus_index;\n\n\t \n\tstruct mutex mutex;\n\n\t \n\tbool streaming;\n\n\t \n\tu8 nlanes;\n\n\tconst struct ov8856_lane_cfg *priv_lane;\n\tu8 modes_size;\n\n\t \n\tbool identified;\n};\n\nstruct ov8856_lane_cfg {\n\tconst s64 link_freq_menu_items[2];\n\tconst struct ov8856_link_freq_config link_freq_configs[2];\n\tconst struct ov8856_mode supported_modes[4];\n};\n\nstatic const struct ov8856_lane_cfg lane_cfg_2 = {\n\t{\n\t\t720000000,\n\t\t360000000,\n\t},\n\t{{\n\t\t.reg_list = {\n\t\t\t.num_of_regs =\n\t\t\tARRAY_SIZE(mipi_data_rate_lane_2.regs_0),\n\t\t\t.regs = mipi_data_rate_lane_2.regs_0,\n\t\t}\n\t},\n\t{\n\t\t.reg_list = {\n\t\t\t.num_of_regs =\n\t\t\tARRAY_SIZE(mipi_data_rate_lane_2.regs_1),\n\t\t\t.regs = mipi_data_rate_lane_2.regs_1,\n\t\t}\n\t}},\n\t{{\n\t\t.width = 3280,\n\t\t.height = 2464,\n\t\t.hts = 1928,\n\t\t.vts_def = 2488,\n\t\t.vts_min = 2488,\n\t\t.reg_list = {\n\t\t\t.num_of_regs =\n\t\t\tARRAY_SIZE(lane_2_mode_3280x2464),\n\t\t\t.regs = lane_2_mode_3280x2464,\n\t\t},\n\t\t.link_freq_index = 0,\n\t\t.data_lanes = 2,\n\t\t.default_mbus_index = OV8856_MEDIA_BUS_FMT_SGRBG10_1X10,\n\t},\n\t{\n\t\t.width = 1640,\n\t\t.height = 1232,\n\t\t.hts = 3168,\n\t\t.vts_def = 1514,\n\t\t.vts_min = 1514,\n\t\t.reg_list = {\n\t\t\t.num_of_regs =\n\t\t\tARRAY_SIZE(lane_2_mode_1640x1232),\n\t\t\t.regs = lane_2_mode_1640x1232,\n\t\t},\n\t\t.link_freq_index = 1,\n\t\t.data_lanes = 2,\n\t\t.default_mbus_index = OV8856_MEDIA_BUS_FMT_SGRBG10_1X10,\n\t}}\n};\n\nstatic const struct ov8856_lane_cfg lane_cfg_4 = {\n\t\t{\n\t\t\t360000000,\n\t\t\t180000000,\n\t\t},\n\t\t{{\n\t\t\t.reg_list = {\n\t\t\t\t.num_of_regs =\n\t\t\t\t ARRAY_SIZE(mipi_data_rate_lane_4.regs_0),\n\t\t\t\t.regs = mipi_data_rate_lane_4.regs_0,\n\t\t\t}\n\t\t},\n\t\t{\n\t\t\t.reg_list = {\n\t\t\t\t.num_of_regs =\n\t\t\t\t ARRAY_SIZE(mipi_data_rate_lane_4.regs_1),\n\t\t\t\t.regs = mipi_data_rate_lane_4.regs_1,\n\t\t\t}\n\t\t}},\n\t\t{{\n\t\t\t.width = 3280,\n\t\t\t.height = 2464,\n\t\t\t.hts = 1928,\n\t\t\t.vts_def = 2488,\n\t\t\t.vts_min = 2488,\n\t\t\t.reg_list = {\n\t\t\t\t.num_of_regs =\n\t\t\t\t ARRAY_SIZE(lane_4_mode_3280x2464),\n\t\t\t\t.regs = lane_4_mode_3280x2464,\n\t\t\t},\n\t\t\t.link_freq_index = 0,\n\t\t\t.data_lanes = 4,\n\t\t\t.default_mbus_index = OV8856_MEDIA_BUS_FMT_SGRBG10_1X10,\n\t\t},\n\t\t{\n\t\t\t.width = 1640,\n\t\t\t.height = 1232,\n\t\t\t.hts = 3820,\n\t\t\t.vts_def = 1256,\n\t\t\t.vts_min = 1256,\n\t\t\t.reg_list = {\n\t\t\t\t.num_of_regs =\n\t\t\t\t ARRAY_SIZE(lane_4_mode_1640x1232),\n\t\t\t\t.regs = lane_4_mode_1640x1232,\n\t\t\t},\n\t\t\t.link_freq_index = 1,\n\t\t\t.data_lanes = 4,\n\t\t\t.default_mbus_index = OV8856_MEDIA_BUS_FMT_SGRBG10_1X10,\n\t\t},\n\t\t{\n\t\t\t.width = 3264,\n\t\t\t.height = 2448,\n\t\t\t.hts = 1932,\n\t\t\t.vts_def = 2482,\n\t\t\t.vts_min = 2482,\n\t\t\t.reg_list = {\n\t\t\t\t.num_of_regs =\n\t\t\t\t ARRAY_SIZE(lane_4_mode_3264x2448),\n\t\t\t\t.regs = lane_4_mode_3264x2448,\n\t\t\t},\n\t\t\t.link_freq_index = 0,\n\t\t\t.data_lanes = 4,\n\t\t\t.default_mbus_index = OV8856_MEDIA_BUS_FMT_SBGGR10_1X10,\n\t\t},\n\t\t{\n\t\t\t.width = 1632,\n\t\t\t.height = 1224,\n\t\t\t.hts = 1932,\n\t\t\t.vts_def = 2482,\n\t\t\t.vts_min = 2482,\n\t\t\t.reg_list = {\n\t\t\t\t.num_of_regs =\n\t\t\t\t ARRAY_SIZE(lane_4_mode_1632x1224),\n\t\t\t\t.regs = lane_4_mode_1632x1224,\n\t\t\t},\n\t\t\t.link_freq_index = 1,\n\t\t\t.data_lanes = 4,\n\t\t\t.default_mbus_index = OV8856_MEDIA_BUS_FMT_SBGGR10_1X10,\n\t\t}}\n};\n\nstatic unsigned int ov8856_modes_num(const struct ov8856 *ov8856)\n{\n\tunsigned int i, count = 0;\n\n\tfor (i = 0; i < ARRAY_SIZE(ov8856->priv_lane->supported_modes); i++) {\n\t\tif (ov8856->priv_lane->supported_modes[i].width == 0)\n\t\t\tbreak;\n\t\tcount++;\n\t}\n\n\treturn count;\n}\n\nstatic u64 to_rate(const s64 *link_freq_menu_items,\n\t\t   u32 f_index, u8 nlanes)\n{\n\tu64 pixel_rate = link_freq_menu_items[f_index] * 2 * nlanes;\n\n\tdo_div(pixel_rate, OV8856_RGB_DEPTH);\n\n\treturn pixel_rate;\n}\n\nstatic u64 to_pixels_per_line(const s64 *link_freq_menu_items, u32 hts,\n\t\t\t      u32 f_index, u8 nlanes)\n{\n\tu64 ppl = hts * to_rate(link_freq_menu_items, f_index, nlanes);\n\n\tdo_div(ppl, OV8856_SCLK);\n\n\treturn ppl;\n}\n\nstatic int ov8856_read_reg(struct ov8856 *ov8856, u16 reg, u16 len, u32 *val)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov8856->sd);\n\tstruct i2c_msg msgs[2];\n\tu8 addr_buf[2];\n\tu8 data_buf[4] = {0};\n\tint ret;\n\n\tif (len > 4)\n\t\treturn -EINVAL;\n\n\tput_unaligned_be16(reg, addr_buf);\n\tmsgs[0].addr = client->addr;\n\tmsgs[0].flags = 0;\n\tmsgs[0].len = sizeof(addr_buf);\n\tmsgs[0].buf = addr_buf;\n\tmsgs[1].addr = client->addr;\n\tmsgs[1].flags = I2C_M_RD;\n\tmsgs[1].len = len;\n\tmsgs[1].buf = &data_buf[4 - len];\n\n\tret = i2c_transfer(client->adapter, msgs, ARRAY_SIZE(msgs));\n\tif (ret != ARRAY_SIZE(msgs))\n\t\treturn -EIO;\n\n\t*val = get_unaligned_be32(data_buf);\n\n\treturn 0;\n}\n\nstatic int ov8856_write_reg(struct ov8856 *ov8856, u16 reg, u16 len, u32 val)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov8856->sd);\n\tu8 buf[6];\n\n\tif (len > 4)\n\t\treturn -EINVAL;\n\n\tput_unaligned_be16(reg, buf);\n\tput_unaligned_be32(val << 8 * (4 - len), buf + 2);\n\tif (i2c_master_send(client, buf, len + 2) != len + 2)\n\t\treturn -EIO;\n\n\treturn 0;\n}\n\nstatic int ov8856_write_reg_list(struct ov8856 *ov8856,\n\t\t\t\t const struct ov8856_reg_list *r_list)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov8856->sd);\n\tunsigned int i;\n\tint ret;\n\n\tfor (i = 0; i < r_list->num_of_regs; i++) {\n\t\tret = ov8856_write_reg(ov8856, r_list->regs[i].address, 1,\n\t\t\t\t       r_list->regs[i].val);\n\t\tif (ret) {\n\t\t\tdev_err_ratelimited(&client->dev,\n\t\t\t\t    \"failed to write reg 0x%4.4x. error = %d\",\n\t\t\t\t    r_list->regs[i].address, ret);\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic int ov8856_identify_module(struct ov8856 *ov8856)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov8856->sd);\n\tint ret;\n\tu32 val;\n\n\tif (ov8856->identified)\n\t\treturn 0;\n\n\tret = ov8856_read_reg(ov8856, OV8856_REG_CHIP_ID,\n\t\t\t      OV8856_REG_VALUE_24BIT, &val);\n\tif (ret)\n\t\treturn ret;\n\n\tif (val != OV8856_CHIP_ID) {\n\t\tdev_err(&client->dev, \"chip id mismatch: %x!=%x\",\n\t\t\tOV8856_CHIP_ID, val);\n\t\treturn -ENXIO;\n\t}\n\n\tov8856->identified = true;\n\n\treturn 0;\n}\n\nstatic int ov8856_update_digital_gain(struct ov8856 *ov8856, u32 d_gain)\n{\n\treturn ov8856_write_reg(ov8856, OV8856_REG_DIGITAL_GAIN,\n\t\t\t\tOV8856_REG_VALUE_16BIT, d_gain);\n}\n\nstatic int ov8856_test_pattern(struct ov8856 *ov8856, u32 pattern)\n{\n\tif (pattern)\n\t\tpattern = (pattern - 1) << OV8856_TEST_PATTERN_BAR_SHIFT |\n\t\t\t  OV8856_TEST_PATTERN_ENABLE;\n\n\treturn ov8856_write_reg(ov8856, OV8856_REG_TEST_PATTERN,\n\t\t\t\tOV8856_REG_VALUE_08BIT, pattern);\n}\n\nstatic int ov8856_set_ctrl_hflip(struct ov8856 *ov8856, u32 ctrl_val)\n{\n\tint ret;\n\tu32 val;\n\n\tret = ov8856_read_reg(ov8856, OV8856_REG_MIRROR_OPT_1,\n\t\t\t      OV8856_REG_VALUE_08BIT, &val);\n\tif (ret)\n\t\treturn ret;\n\n\tret = ov8856_write_reg(ov8856, OV8856_REG_MIRROR_OPT_1,\n\t\t\t       OV8856_REG_VALUE_08BIT,\n\t\t\t       ctrl_val ? val & ~OV8856_REG_MIRROR_OP_2 :\n\t\t\t       val | OV8856_REG_MIRROR_OP_2);\n\n\tif (ret)\n\t\treturn ret;\n\n\tret = ov8856_read_reg(ov8856, OV8856_REG_FORMAT2,\n\t\t\t      OV8856_REG_VALUE_08BIT, &val);\n\tif (ret)\n\t\treturn ret;\n\n\treturn ov8856_write_reg(ov8856, OV8856_REG_FORMAT2,\n\t\t\t\tOV8856_REG_VALUE_08BIT,\n\t\t\t\tctrl_val ? val & ~OV8856_REG_FORMAT2_OP_1 &\n\t\t\t\t~OV8856_REG_FORMAT2_OP_2 &\n\t\t\t\t~OV8856_REG_FORMAT2_OP_3 :\n\t\t\t\tval | OV8856_REG_FORMAT2_OP_1 |\n\t\t\t\tOV8856_REG_FORMAT2_OP_2 |\n\t\t\t\tOV8856_REG_FORMAT2_OP_3);\n}\n\nstatic int ov8856_set_ctrl_vflip(struct ov8856 *ov8856, u8 ctrl_val)\n{\n\tint ret;\n\tu32 val;\n\n\tret = ov8856_read_reg(ov8856, OV8856_REG_FLIP_OPT_1,\n\t\t\t      OV8856_REG_VALUE_08BIT, &val);\n\tif (ret)\n\t\treturn ret;\n\n\tret = ov8856_write_reg(ov8856, OV8856_REG_FLIP_OPT_1,\n\t\t\t       OV8856_REG_VALUE_08BIT,\n\t\t\t       ctrl_val ? val | OV8856_REG_FLIP_OP_1 |\n\t\t\t       OV8856_REG_FLIP_OP_2 :\n\t\t\t       val & ~OV8856_REG_FLIP_OP_1 &\n\t\t\t       ~OV8856_REG_FLIP_OP_2);\n\n\tret = ov8856_read_reg(ov8856, OV8856_REG_FLIP_OPT_2,\n\t\t\t      OV8856_REG_VALUE_08BIT, &val);\n\tif (ret)\n\t\treturn ret;\n\n\tret = ov8856_write_reg(ov8856, OV8856_REG_FLIP_OPT_2,\n\t\t\t       OV8856_REG_VALUE_08BIT,\n\t\t\t       ctrl_val ? val | OV8856_REG_FLIP_OP_2 :\n\t\t\t       val & ~OV8856_REG_FLIP_OP_2);\n\n\tret = ov8856_read_reg(ov8856, OV8856_REG_FLIP_OPT_3,\n\t\t\t      OV8856_REG_VALUE_08BIT, &val);\n\tif (ret)\n\t\treturn ret;\n\n\tret = ov8856_write_reg(ov8856, OV8856_REG_FLIP_OPT_3,\n\t\t\t       OV8856_REG_VALUE_08BIT,\n\t\t\t       ctrl_val ? val & ~OV8856_REG_FLIP_OP_0 &\n\t\t\t       ~OV8856_REG_FLIP_OP_1 :\n\t\t\t       val | OV8856_REG_FLIP_OP_0 |\n\t\t\t       OV8856_REG_FLIP_OP_1);\n\n\tret = ov8856_read_reg(ov8856, OV8856_REG_FORMAT1,\n\t\t\t      OV8856_REG_VALUE_08BIT, &val);\n\tif (ret)\n\t\treturn ret;\n\n\treturn ov8856_write_reg(ov8856, OV8856_REG_FORMAT1,\n\t\t\t       OV8856_REG_VALUE_08BIT,\n\t\t\t       ctrl_val ? val | OV8856_REG_FORMAT1_OP_1 |\n\t\t\t       OV8856_REG_FORMAT1_OP_3 |\n\t\t\t       OV8856_REG_FORMAT1_OP_2 :\n\t\t\t       val & ~OV8856_REG_FORMAT1_OP_1 &\n\t\t\t       ~OV8856_REG_FORMAT1_OP_3 &\n\t\t\t       ~OV8856_REG_FORMAT1_OP_2);\n}\n\nstatic int ov8856_set_ctrl(struct v4l2_ctrl *ctrl)\n{\n\tstruct ov8856 *ov8856 = container_of(ctrl->handler,\n\t\t\t\t\t     struct ov8856, ctrl_handler);\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov8856->sd);\n\ts64 exposure_max;\n\tint ret = 0;\n\n\t \n\tif (ctrl->id == V4L2_CID_VBLANK) {\n\t\t \n\t\texposure_max = ov8856->cur_mode->height + ctrl->val -\n\t\t\t       OV8856_EXPOSURE_MAX_MARGIN;\n\t\t__v4l2_ctrl_modify_range(ov8856->exposure,\n\t\t\t\t\t ov8856->exposure->minimum,\n\t\t\t\t\t exposure_max, ov8856->exposure->step,\n\t\t\t\t\t exposure_max);\n\t}\n\n\t \n\tif (!pm_runtime_get_if_in_use(&client->dev))\n\t\treturn 0;\n\n\tswitch (ctrl->id) {\n\tcase V4L2_CID_ANALOGUE_GAIN:\n\t\tret = ov8856_write_reg(ov8856, OV8856_REG_ANALOG_GAIN,\n\t\t\t\t       OV8856_REG_VALUE_16BIT, ctrl->val);\n\t\tbreak;\n\n\tcase V4L2_CID_DIGITAL_GAIN:\n\t\tret = ov8856_update_digital_gain(ov8856, ctrl->val);\n\t\tbreak;\n\n\tcase V4L2_CID_EXPOSURE:\n\t\t \n\t\tret = ov8856_write_reg(ov8856, OV8856_REG_EXPOSURE,\n\t\t\t\t       OV8856_REG_VALUE_24BIT, ctrl->val << 4);\n\t\tbreak;\n\n\tcase V4L2_CID_VBLANK:\n\t\tret = ov8856_write_reg(ov8856, OV8856_REG_VTS,\n\t\t\t\t       OV8856_REG_VALUE_16BIT,\n\t\t\t\t       ov8856->cur_mode->height + ctrl->val);\n\t\tbreak;\n\n\tcase V4L2_CID_TEST_PATTERN:\n\t\tret = ov8856_test_pattern(ov8856, ctrl->val);\n\t\tbreak;\n\n\tcase V4L2_CID_HFLIP:\n\t\tret = ov8856_set_ctrl_hflip(ov8856, ctrl->val);\n\t\tbreak;\n\n\tcase V4L2_CID_VFLIP:\n\t\tret = ov8856_set_ctrl_vflip(ov8856, ctrl->val);\n\t\tbreak;\n\n\tdefault:\n\t\tret = -EINVAL;\n\t\tbreak;\n\t}\n\n\tpm_runtime_put(&client->dev);\n\n\treturn ret;\n}\n\nstatic const struct v4l2_ctrl_ops ov8856_ctrl_ops = {\n\t.s_ctrl = ov8856_set_ctrl,\n};\n\nstatic int ov8856_init_controls(struct ov8856 *ov8856)\n{\n\tstruct v4l2_ctrl_handler *ctrl_hdlr;\n\ts64 exposure_max, h_blank;\n\tint ret;\n\n\tctrl_hdlr = &ov8856->ctrl_handler;\n\tret = v4l2_ctrl_handler_init(ctrl_hdlr, 8);\n\tif (ret)\n\t\treturn ret;\n\n\tctrl_hdlr->lock = &ov8856->mutex;\n\tov8856->link_freq = v4l2_ctrl_new_int_menu(ctrl_hdlr, &ov8856_ctrl_ops,\n\t\t\t\t\t   V4L2_CID_LINK_FREQ,\n\t\t\t\t\t   ARRAY_SIZE\n\t\t\t\t\t   (ov8856->priv_lane->link_freq_menu_items)\n\t\t\t\t\t   - 1,\n\t\t\t\t\t   0, ov8856->priv_lane->link_freq_menu_items);\n\tif (ov8856->link_freq)\n\t\tov8856->link_freq->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\tov8856->pixel_rate = v4l2_ctrl_new_std(ctrl_hdlr, &ov8856_ctrl_ops,\n\t\t\t\t       V4L2_CID_PIXEL_RATE, 0,\n\t\t\t\t       to_rate(ov8856->priv_lane->link_freq_menu_items,\n\t\t\t\t\t       0,\n\t\t\t\t\t       ov8856->cur_mode->data_lanes), 1,\n\t\t\t\t       to_rate(ov8856->priv_lane->link_freq_menu_items,\n\t\t\t\t\t       0,\n\t\t\t\t\t       ov8856->cur_mode->data_lanes));\n\tov8856->vblank = v4l2_ctrl_new_std(ctrl_hdlr, &ov8856_ctrl_ops,\n\t\t\t  V4L2_CID_VBLANK,\n\t\t\t  ov8856->cur_mode->vts_min - ov8856->cur_mode->height,\n\t\t\t  OV8856_VTS_MAX - ov8856->cur_mode->height, 1,\n\t\t\t  ov8856->cur_mode->vts_def -\n\t\t\t  ov8856->cur_mode->height);\n\th_blank = to_pixels_per_line(ov8856->priv_lane->link_freq_menu_items,\n\t\t\t\t     ov8856->cur_mode->hts,\n\t\t\t\t     ov8856->cur_mode->link_freq_index,\n\t\t\t\t     ov8856->cur_mode->data_lanes) -\n\t\t\t\t     ov8856->cur_mode->width;\n\tov8856->hblank = v4l2_ctrl_new_std(ctrl_hdlr, &ov8856_ctrl_ops,\n\t\t\t\t\t   V4L2_CID_HBLANK, h_blank, h_blank, 1,\n\t\t\t\t\t   h_blank);\n\tif (ov8856->hblank)\n\t\tov8856->hblank->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\tv4l2_ctrl_new_std(ctrl_hdlr, &ov8856_ctrl_ops, V4L2_CID_ANALOGUE_GAIN,\n\t\t\t  OV8856_ANAL_GAIN_MIN, OV8856_ANAL_GAIN_MAX,\n\t\t\t  OV8856_ANAL_GAIN_STEP, OV8856_ANAL_GAIN_MIN);\n\tv4l2_ctrl_new_std(ctrl_hdlr, &ov8856_ctrl_ops, V4L2_CID_DIGITAL_GAIN,\n\t\t\t  OV8856_DGTL_GAIN_MIN, OV8856_DGTL_GAIN_MAX,\n\t\t\t  OV8856_DGTL_GAIN_STEP, OV8856_DGTL_GAIN_DEFAULT);\n\texposure_max = ov8856->cur_mode->vts_def - OV8856_EXPOSURE_MAX_MARGIN;\n\tov8856->exposure = v4l2_ctrl_new_std(ctrl_hdlr, &ov8856_ctrl_ops,\n\t\t\t\t\t     V4L2_CID_EXPOSURE,\n\t\t\t\t\t     OV8856_EXPOSURE_MIN, exposure_max,\n\t\t\t\t\t     OV8856_EXPOSURE_STEP,\n\t\t\t\t\t     exposure_max);\n\tv4l2_ctrl_new_std_menu_items(ctrl_hdlr, &ov8856_ctrl_ops,\n\t\t\t\t     V4L2_CID_TEST_PATTERN,\n\t\t\t\t     ARRAY_SIZE(ov8856_test_pattern_menu) - 1,\n\t\t\t\t     0, 0, ov8856_test_pattern_menu);\n\tv4l2_ctrl_new_std(ctrl_hdlr, &ov8856_ctrl_ops,\n\t\t\t  V4L2_CID_HFLIP, 0, 1, 1, 0);\n\tv4l2_ctrl_new_std(ctrl_hdlr, &ov8856_ctrl_ops,\n\t\t\t  V4L2_CID_VFLIP, 0, 1, 1, 0);\n\tif (ctrl_hdlr->error)\n\t\treturn ctrl_hdlr->error;\n\n\tov8856->sd.ctrl_handler = ctrl_hdlr;\n\n\treturn 0;\n}\n\nstatic void ov8856_update_pad_format(struct ov8856 *ov8856,\n\t\t\t\t     const struct ov8856_mode *mode,\n\t\t\t\t     struct v4l2_mbus_framefmt *fmt)\n{\n\tint index;\n\n\tfmt->width = mode->width;\n\tfmt->height = mode->height;\n\tfor (index = 0; index < ARRAY_SIZE(ov8856_mbus_codes); ++index)\n\t\tif (ov8856_mbus_codes[index] == fmt->code)\n\t\t\tbreak;\n\tif (index == ARRAY_SIZE(ov8856_mbus_codes))\n\t\tindex = mode->default_mbus_index;\n\tfmt->code = ov8856_mbus_codes[index];\n\tov8856->cur_mbus_index = index;\n\tfmt->field = V4L2_FIELD_NONE;\n}\n\nstatic int ov8856_start_streaming(struct ov8856 *ov8856)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov8856->sd);\n\tconst struct ov8856_reg_list *reg_list;\n\tint link_freq_index, ret;\n\n\tret = ov8856_identify_module(ov8856);\n\tif (ret)\n\t\treturn ret;\n\n\tlink_freq_index = ov8856->cur_mode->link_freq_index;\n\treg_list = &ov8856->priv_lane->link_freq_configs[link_freq_index].reg_list;\n\n\tret = ov8856_write_reg_list(ov8856, reg_list);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to set plls\");\n\t\treturn ret;\n\t}\n\n\treg_list = &ov8856->cur_mode->reg_list;\n\tret = ov8856_write_reg_list(ov8856, reg_list);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to set mode\");\n\t\treturn ret;\n\t}\n\n\treg_list = &bayer_offset_configs[ov8856->cur_mbus_index];\n\tret = ov8856_write_reg_list(ov8856, reg_list);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to set mbus format\");\n\t\treturn ret;\n\t}\n\n\tret = __v4l2_ctrl_handler_setup(ov8856->sd.ctrl_handler);\n\tif (ret)\n\t\treturn ret;\n\n\tret = ov8856_write_reg(ov8856, OV8856_REG_MODE_SELECT,\n\t\t\t       OV8856_REG_VALUE_08BIT, OV8856_MODE_STREAMING);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to set stream\");\n\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\nstatic void ov8856_stop_streaming(struct ov8856 *ov8856)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov8856->sd);\n\n\tif (ov8856_write_reg(ov8856, OV8856_REG_MODE_SELECT,\n\t\t\t     OV8856_REG_VALUE_08BIT, OV8856_MODE_STANDBY))\n\t\tdev_err(&client->dev, \"failed to set stream\");\n}\n\nstatic int ov8856_set_stream(struct v4l2_subdev *sd, int enable)\n{\n\tstruct ov8856 *ov8856 = to_ov8856(sd);\n\tstruct i2c_client *client = v4l2_get_subdevdata(sd);\n\tint ret = 0;\n\n\tif (ov8856->streaming == enable)\n\t\treturn 0;\n\n\tmutex_lock(&ov8856->mutex);\n\tif (enable) {\n\t\tret = pm_runtime_resume_and_get(&client->dev);\n\t\tif (ret < 0) {\n\t\t\tmutex_unlock(&ov8856->mutex);\n\t\t\treturn ret;\n\t\t}\n\n\t\tret = ov8856_start_streaming(ov8856);\n\t\tif (ret) {\n\t\t\tenable = 0;\n\t\t\tov8856_stop_streaming(ov8856);\n\t\t\tpm_runtime_put(&client->dev);\n\t\t}\n\t} else {\n\t\tov8856_stop_streaming(ov8856);\n\t\tpm_runtime_put(&client->dev);\n\t}\n\n\tov8856->streaming = enable;\n\tmutex_unlock(&ov8856->mutex);\n\n\treturn ret;\n}\n\nstatic int ov8856_power_on(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct ov8856 *ov8856 = to_ov8856(sd);\n\tint ret;\n\n\tif (is_acpi_node(dev_fwnode(dev)))\n\t\treturn 0;\n\n\tret = clk_prepare_enable(ov8856->xvclk);\n\tif (ret < 0) {\n\t\tdev_err(dev, \"failed to enable xvclk\\n\");\n\t\treturn ret;\n\t}\n\n\tif (ov8856->reset_gpio) {\n\t\tgpiod_set_value_cansleep(ov8856->reset_gpio, 1);\n\t\tusleep_range(1000, 2000);\n\t}\n\n\tret = regulator_bulk_enable(ARRAY_SIZE(ov8856_supply_names),\n\t\t\t\t    ov8856->supplies);\n\tif (ret < 0) {\n\t\tdev_err(dev, \"failed to enable regulators\\n\");\n\t\tgoto disable_clk;\n\t}\n\n\tgpiod_set_value_cansleep(ov8856->reset_gpio, 0);\n\tusleep_range(1500, 1800);\n\n\treturn 0;\n\ndisable_clk:\n\tgpiod_set_value_cansleep(ov8856->reset_gpio, 1);\n\tclk_disable_unprepare(ov8856->xvclk);\n\n\treturn ret;\n}\n\nstatic int ov8856_power_off(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct ov8856 *ov8856 = to_ov8856(sd);\n\n\tif (is_acpi_node(dev_fwnode(dev)))\n\t\treturn 0;\n\n\tgpiod_set_value_cansleep(ov8856->reset_gpio, 1);\n\tregulator_bulk_disable(ARRAY_SIZE(ov8856_supply_names),\n\t\t\t       ov8856->supplies);\n\tclk_disable_unprepare(ov8856->xvclk);\n\n\treturn 0;\n}\n\nstatic int __maybe_unused ov8856_suspend(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct ov8856 *ov8856 = to_ov8856(sd);\n\n\tmutex_lock(&ov8856->mutex);\n\tif (ov8856->streaming)\n\t\tov8856_stop_streaming(ov8856);\n\n\tov8856_power_off(dev);\n\tmutex_unlock(&ov8856->mutex);\n\n\treturn 0;\n}\n\nstatic int __maybe_unused ov8856_resume(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct ov8856 *ov8856 = to_ov8856(sd);\n\tint ret;\n\n\tmutex_lock(&ov8856->mutex);\n\n\tov8856_power_on(dev);\n\tif (ov8856->streaming) {\n\t\tret = ov8856_start_streaming(ov8856);\n\t\tif (ret) {\n\t\t\tov8856->streaming = false;\n\t\t\tov8856_stop_streaming(ov8856);\n\t\t\tmutex_unlock(&ov8856->mutex);\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\tmutex_unlock(&ov8856->mutex);\n\n\treturn 0;\n}\n\nstatic int ov8856_set_format(struct v4l2_subdev *sd,\n\t\t\t     struct v4l2_subdev_state *sd_state,\n\t\t\t     struct v4l2_subdev_format *fmt)\n{\n\tstruct ov8856 *ov8856 = to_ov8856(sd);\n\tconst struct ov8856_mode *mode;\n\ts32 vblank_def, h_blank;\n\n\tmode = v4l2_find_nearest_size(ov8856->priv_lane->supported_modes,\n\t\t\t\t      ov8856->modes_size,\n\t\t\t\t      width, height, fmt->format.width,\n\t\t\t\t      fmt->format.height);\n\n\tmutex_lock(&ov8856->mutex);\n\tov8856_update_pad_format(ov8856, mode, &fmt->format);\n\tif (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {\n\t\t*v4l2_subdev_get_try_format(sd, sd_state, fmt->pad) = fmt->format;\n\t} else {\n\t\tov8856->cur_mode = mode;\n\t\t__v4l2_ctrl_s_ctrl(ov8856->link_freq, mode->link_freq_index);\n\t\t__v4l2_ctrl_s_ctrl_int64(ov8856->pixel_rate,\n\t\t\t\t\t to_rate(ov8856->priv_lane->link_freq_menu_items,\n\t\t\t\t\t\t mode->link_freq_index,\n\t\t\t\t\t\t ov8856->cur_mode->data_lanes));\n\n\t\t \n\t\tvblank_def = mode->vts_def - mode->height;\n\t\t__v4l2_ctrl_modify_range(ov8856->vblank,\n\t\t\t\t\t mode->vts_min - mode->height,\n\t\t\t\t\t OV8856_VTS_MAX - mode->height, 1,\n\t\t\t\t\t vblank_def);\n\t\t__v4l2_ctrl_s_ctrl(ov8856->vblank, vblank_def);\n\t\th_blank = to_pixels_per_line(ov8856->priv_lane->link_freq_menu_items,\n\t\t\t\t\t     mode->hts,\n\t\t\t\t\t     mode->link_freq_index,\n\t\t\t\t\t     ov8856->cur_mode->data_lanes)\n\t\t\t\t\t     - mode->width;\n\t\t__v4l2_ctrl_modify_range(ov8856->hblank, h_blank, h_blank, 1,\n\t\t\t\t\t h_blank);\n\t}\n\n\tmutex_unlock(&ov8856->mutex);\n\n\treturn 0;\n}\n\nstatic int ov8856_get_format(struct v4l2_subdev *sd,\n\t\t\t     struct v4l2_subdev_state *sd_state,\n\t\t\t     struct v4l2_subdev_format *fmt)\n{\n\tstruct ov8856 *ov8856 = to_ov8856(sd);\n\n\tmutex_lock(&ov8856->mutex);\n\tif (fmt->which == V4L2_SUBDEV_FORMAT_TRY)\n\t\tfmt->format = *v4l2_subdev_get_try_format(&ov8856->sd,\n\t\t\t\t\t\t\t  sd_state,\n\t\t\t\t\t\t\t  fmt->pad);\n\telse\n\t\tov8856_update_pad_format(ov8856, ov8856->cur_mode, &fmt->format);\n\n\tmutex_unlock(&ov8856->mutex);\n\n\treturn 0;\n}\n\nstatic int ov8856_enum_mbus_code(struct v4l2_subdev *sd,\n\t\t\t\t struct v4l2_subdev_state *sd_state,\n\t\t\t\t struct v4l2_subdev_mbus_code_enum *code)\n{\n\tif (code->index >= ARRAY_SIZE(ov8856_mbus_codes))\n\t\treturn -EINVAL;\n\n\tcode->code = ov8856_mbus_codes[code->index];\n\n\treturn 0;\n}\n\nstatic int ov8856_enum_frame_size(struct v4l2_subdev *sd,\n\t\t\t\t  struct v4l2_subdev_state *sd_state,\n\t\t\t\t  struct v4l2_subdev_frame_size_enum *fse)\n{\n\tstruct ov8856 *ov8856 = to_ov8856(sd);\n\tint index;\n\n\tif (fse->index >= ov8856->modes_size)\n\t\treturn -EINVAL;\n\n\tfor (index = 0; index < ARRAY_SIZE(ov8856_mbus_codes); ++index)\n\t\tif (fse->code == ov8856_mbus_codes[index])\n\t\t\tbreak;\n\tif (index == ARRAY_SIZE(ov8856_mbus_codes))\n\t\treturn -EINVAL;\n\n\tfse->min_width = ov8856->priv_lane->supported_modes[fse->index].width;\n\tfse->max_width = fse->min_width;\n\tfse->min_height = ov8856->priv_lane->supported_modes[fse->index].height;\n\tfse->max_height = fse->min_height;\n\n\treturn 0;\n}\n\nstatic int ov8856_open(struct v4l2_subdev *sd, struct v4l2_subdev_fh *fh)\n{\n\tstruct ov8856 *ov8856 = to_ov8856(sd);\n\n\tmutex_lock(&ov8856->mutex);\n\tov8856_update_pad_format(ov8856, &ov8856->priv_lane->supported_modes[0],\n\t\t\t\t v4l2_subdev_get_try_format(sd, fh->state, 0));\n\tmutex_unlock(&ov8856->mutex);\n\n\treturn 0;\n}\n\nstatic const struct v4l2_subdev_video_ops ov8856_video_ops = {\n\t.s_stream = ov8856_set_stream,\n};\n\nstatic const struct v4l2_subdev_pad_ops ov8856_pad_ops = {\n\t.set_fmt = ov8856_set_format,\n\t.get_fmt = ov8856_get_format,\n\t.enum_mbus_code = ov8856_enum_mbus_code,\n\t.enum_frame_size = ov8856_enum_frame_size,\n};\n\nstatic const struct v4l2_subdev_ops ov8856_subdev_ops = {\n\t.video = &ov8856_video_ops,\n\t.pad = &ov8856_pad_ops,\n};\n\nstatic const struct media_entity_operations ov8856_subdev_entity_ops = {\n\t.link_validate = v4l2_subdev_link_validate,\n};\n\nstatic const struct v4l2_subdev_internal_ops ov8856_internal_ops = {\n\t.open = ov8856_open,\n};\n\n\nstatic int ov8856_get_hwcfg(struct ov8856 *ov8856, struct device *dev)\n{\n\tstruct fwnode_handle *ep;\n\tstruct fwnode_handle *fwnode = dev_fwnode(dev);\n\tstruct v4l2_fwnode_endpoint bus_cfg = {\n\t\t.bus_type = V4L2_MBUS_CSI2_DPHY\n\t};\n\tu32 xvclk_rate;\n\tint ret;\n\tunsigned int i, j;\n\n\tif (!fwnode)\n\t\treturn -ENXIO;\n\n\tret = fwnode_property_read_u32(fwnode, \"clock-frequency\", &xvclk_rate);\n\tif (ret)\n\t\treturn ret;\n\n\tif (!is_acpi_node(fwnode)) {\n\t\tov8856->xvclk = devm_clk_get(dev, \"xvclk\");\n\t\tif (IS_ERR(ov8856->xvclk)) {\n\t\t\tdev_err(dev, \"could not get xvclk clock (%pe)\\n\",\n\t\t\t\tov8856->xvclk);\n\t\t\treturn PTR_ERR(ov8856->xvclk);\n\t\t}\n\n\t\tclk_set_rate(ov8856->xvclk, xvclk_rate);\n\t\txvclk_rate = clk_get_rate(ov8856->xvclk);\n\n\t\tov8856->reset_gpio = devm_gpiod_get_optional(dev, \"reset\",\n\t\t\t\t\t\t\t     GPIOD_OUT_LOW);\n\t\tif (IS_ERR(ov8856->reset_gpio))\n\t\t\treturn PTR_ERR(ov8856->reset_gpio);\n\n\t\tfor (i = 0; i < ARRAY_SIZE(ov8856_supply_names); i++)\n\t\t\tov8856->supplies[i].supply = ov8856_supply_names[i];\n\n\t\tret = devm_regulator_bulk_get(dev,\n\t\t\t\t\t      ARRAY_SIZE(ov8856_supply_names),\n\t\t\t\t\t      ov8856->supplies);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\n\tif (xvclk_rate != OV8856_XVCLK_19_2)\n\t\tdev_warn(dev, \"external clock rate %u is unsupported\",\n\t\t\t xvclk_rate);\n\n\tep = fwnode_graph_get_next_endpoint(fwnode, NULL);\n\tif (!ep)\n\t\treturn -ENXIO;\n\n\tret = v4l2_fwnode_endpoint_alloc_parse(ep, &bus_cfg);\n\tfwnode_handle_put(ep);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tif (bus_cfg.bus.mipi_csi2.num_data_lanes != 2 &&\n\t    bus_cfg.bus.mipi_csi2.num_data_lanes != 4) {\n\t\tdev_err(dev, \"number of CSI2 data lanes %d is not supported\",\n\t\t\tbus_cfg.bus.mipi_csi2.num_data_lanes);\n\t\tret = -EINVAL;\n\t\tgoto check_hwcfg_error;\n\t}\n\n\tdev_dbg(dev, \"Using %u data lanes\\n\", ov8856->cur_mode->data_lanes);\n\n\tif (bus_cfg.bus.mipi_csi2.num_data_lanes == 2)\n\t\tov8856->priv_lane = &lane_cfg_2;\n\telse\n\t\tov8856->priv_lane = &lane_cfg_4;\n\n\tov8856->modes_size = ov8856_modes_num(ov8856);\n\n\tif (!bus_cfg.nr_of_link_frequencies) {\n\t\tdev_err(dev, \"no link frequencies defined\");\n\t\tret = -EINVAL;\n\t\tgoto check_hwcfg_error;\n\t}\n\n\tfor (i = 0; i < ARRAY_SIZE(ov8856->priv_lane->link_freq_menu_items); i++) {\n\t\tfor (j = 0; j < bus_cfg.nr_of_link_frequencies; j++) {\n\t\t\tif (ov8856->priv_lane->link_freq_menu_items[i] ==\n\t\t\t    bus_cfg.link_frequencies[j])\n\t\t\t\tbreak;\n\t\t}\n\n\t\tif (j == bus_cfg.nr_of_link_frequencies) {\n\t\t\tdev_err(dev, \"no link frequency %lld supported\",\n\t\t\t\tov8856->priv_lane->link_freq_menu_items[i]);\n\t\t\tret = -EINVAL;\n\t\t\tgoto check_hwcfg_error;\n\t\t}\n\t}\n\ncheck_hwcfg_error:\n\tv4l2_fwnode_endpoint_free(&bus_cfg);\n\n\treturn ret;\n}\n\nstatic void ov8856_remove(struct i2c_client *client)\n{\n\tstruct v4l2_subdev *sd = i2c_get_clientdata(client);\n\tstruct ov8856 *ov8856 = to_ov8856(sd);\n\n\tv4l2_async_unregister_subdev(sd);\n\tmedia_entity_cleanup(&sd->entity);\n\tv4l2_ctrl_handler_free(sd->ctrl_handler);\n\tpm_runtime_disable(&client->dev);\n\tmutex_destroy(&ov8856->mutex);\n\n\tov8856_power_off(&client->dev);\n}\n\nstatic int ov8856_probe(struct i2c_client *client)\n{\n\tstruct ov8856 *ov8856;\n\tint ret;\n\tbool full_power;\n\n\tov8856 = devm_kzalloc(&client->dev, sizeof(*ov8856), GFP_KERNEL);\n\tif (!ov8856)\n\t\treturn -ENOMEM;\n\n\tret = ov8856_get_hwcfg(ov8856, &client->dev);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to get HW configuration: %d\",\n\t\t\tret);\n\t\treturn ret;\n\t}\n\n\tv4l2_i2c_subdev_init(&ov8856->sd, client, &ov8856_subdev_ops);\n\n\tfull_power = acpi_dev_state_d0(&client->dev);\n\tif (full_power) {\n\t\tret = ov8856_power_on(&client->dev);\n\t\tif (ret) {\n\t\t\tdev_err(&client->dev, \"failed to power on\\n\");\n\t\t\treturn ret;\n\t\t}\n\n\t\tret = ov8856_identify_module(ov8856);\n\t\tif (ret) {\n\t\t\tdev_err(&client->dev, \"failed to find sensor: %d\", ret);\n\t\t\tgoto probe_power_off;\n\t\t}\n\t}\n\n\tmutex_init(&ov8856->mutex);\n\tov8856->cur_mode = &ov8856->priv_lane->supported_modes[0];\n\tov8856->cur_mbus_index = ov8856->cur_mode->default_mbus_index;\n\tret = ov8856_init_controls(ov8856);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to init controls: %d\", ret);\n\t\tgoto probe_error_v4l2_ctrl_handler_free;\n\t}\n\n\tov8856->sd.internal_ops = &ov8856_internal_ops;\n\tov8856->sd.flags |= V4L2_SUBDEV_FL_HAS_DEVNODE;\n\tov8856->sd.entity.ops = &ov8856_subdev_entity_ops;\n\tov8856->sd.entity.function = MEDIA_ENT_F_CAM_SENSOR;\n\tov8856->pad.flags = MEDIA_PAD_FL_SOURCE;\n\tret = media_entity_pads_init(&ov8856->sd.entity, 1, &ov8856->pad);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to init entity pads: %d\", ret);\n\t\tgoto probe_error_v4l2_ctrl_handler_free;\n\t}\n\n\tret = v4l2_async_register_subdev_sensor(&ov8856->sd);\n\tif (ret < 0) {\n\t\tdev_err(&client->dev, \"failed to register V4L2 subdev: %d\",\n\t\t\tret);\n\t\tgoto probe_error_media_entity_cleanup;\n\t}\n\n\t \n\tif (full_power)\n\t\tpm_runtime_set_active(&client->dev);\n\tpm_runtime_enable(&client->dev);\n\tpm_runtime_idle(&client->dev);\n\n\treturn 0;\n\nprobe_error_media_entity_cleanup:\n\tmedia_entity_cleanup(&ov8856->sd.entity);\n\nprobe_error_v4l2_ctrl_handler_free:\n\tv4l2_ctrl_handler_free(ov8856->sd.ctrl_handler);\n\tmutex_destroy(&ov8856->mutex);\n\nprobe_power_off:\n\tov8856_power_off(&client->dev);\n\n\treturn ret;\n}\n\nstatic const struct dev_pm_ops ov8856_pm_ops = {\n\tSET_SYSTEM_SLEEP_PM_OPS(ov8856_suspend, ov8856_resume)\n\tSET_RUNTIME_PM_OPS(ov8856_power_off, ov8856_power_on, NULL)\n};\n\n#ifdef CONFIG_ACPI\nstatic const struct acpi_device_id ov8856_acpi_ids[] = {\n\t{\"OVTI8856\"},\n\t{}\n};\n\nMODULE_DEVICE_TABLE(acpi, ov8856_acpi_ids);\n#endif\n\nstatic const struct of_device_id ov8856_of_match[] = {\n\t{ .compatible = \"ovti,ov8856\" },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, ov8856_of_match);\n\nstatic struct i2c_driver ov8856_i2c_driver = {\n\t.driver = {\n\t\t.name = \"ov8856\",\n\t\t.pm = &ov8856_pm_ops,\n\t\t.acpi_match_table = ACPI_PTR(ov8856_acpi_ids),\n\t\t.of_match_table = ov8856_of_match,\n\t},\n\t.probe = ov8856_probe,\n\t.remove = ov8856_remove,\n\t.flags = I2C_DRV_ACPI_WAIVE_D0_PROBE,\n};\n\nmodule_i2c_driver(ov8856_i2c_driver);\n\nMODULE_AUTHOR(\"Ben Kao <ben.kao@intel.com>\");\nMODULE_DESCRIPTION(\"OmniVision OV8856 sensor driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}