

================================================================
== Vitis HLS Report for 'QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10'
================================================================
* Date:           Fri Jun 17 13:15:02 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  2.483 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       75|       75|  3.000 us|  3.000 us|   75|   75|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_325_9_VITIS_LOOP_326_10  |       73|       73|        11|          1|          1|    64|       yes|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.44>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Q, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%Y_V_7_load_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_7_load_7"   --->   Operation 18 'read' 'Y_V_7_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%Y_V_6_load_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_6_load_7"   --->   Operation 19 'read' 'Y_V_6_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%Y_V_5_load_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_5_load_7"   --->   Operation 20 'read' 'Y_V_5_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%Y_V_4_load_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_4_load_7"   --->   Operation 21 'read' 'Y_V_4_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%Y_V_3_load_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_3_load_7"   --->   Operation 22 'read' 'Y_V_3_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%Y_V_2_load_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_2_load_7"   --->   Operation 23 'read' 'Y_V_2_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%Y_V_1_load_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_1_load_7"   --->   Operation 24 'read' 'Y_V_1_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%Y_V_load_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_load_7"   --->   Operation 25 'read' 'Y_V_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%Y_V_7_load_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_7_load_6"   --->   Operation 26 'read' 'Y_V_7_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%Y_V_6_load_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_6_load_6"   --->   Operation 27 'read' 'Y_V_6_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%Y_V_5_load_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_5_load_6"   --->   Operation 28 'read' 'Y_V_5_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%Y_V_4_load_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_4_load_6"   --->   Operation 29 'read' 'Y_V_4_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%Y_V_3_load_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_3_load_6"   --->   Operation 30 'read' 'Y_V_3_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%Y_V_2_load_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_2_load_6"   --->   Operation 31 'read' 'Y_V_2_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%Y_V_1_load_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_1_load_6"   --->   Operation 32 'read' 'Y_V_1_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%Y_V_load_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_load_6"   --->   Operation 33 'read' 'Y_V_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%Y_V_7_load_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_7_load_5"   --->   Operation 34 'read' 'Y_V_7_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%Y_V_6_load_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_6_load_5"   --->   Operation 35 'read' 'Y_V_6_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%Y_V_5_load_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_5_load_5"   --->   Operation 36 'read' 'Y_V_5_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%Y_V_4_load_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_4_load_5"   --->   Operation 37 'read' 'Y_V_4_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%Y_V_3_load_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_3_load_5"   --->   Operation 38 'read' 'Y_V_3_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%Y_V_2_load_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_2_load_5"   --->   Operation 39 'read' 'Y_V_2_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%Y_V_1_load_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_1_load_5"   --->   Operation 40 'read' 'Y_V_1_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%Y_V_load_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_load_5"   --->   Operation 41 'read' 'Y_V_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%Y_V_7_load_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_7_load_4"   --->   Operation 42 'read' 'Y_V_7_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%Y_V_6_load_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_6_load_4"   --->   Operation 43 'read' 'Y_V_6_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%Y_V_5_load_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_5_load_4"   --->   Operation 44 'read' 'Y_V_5_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%Y_V_4_load_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_4_load_4"   --->   Operation 45 'read' 'Y_V_4_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%Y_V_3_load_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_3_load_4"   --->   Operation 46 'read' 'Y_V_3_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%Y_V_2_load_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_2_load_4"   --->   Operation 47 'read' 'Y_V_2_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%Y_V_1_load_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_1_load_4"   --->   Operation 48 'read' 'Y_V_1_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%Y_V_load_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_load_4"   --->   Operation 49 'read' 'Y_V_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%Y_V_7_load_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_7_load_3"   --->   Operation 50 'read' 'Y_V_7_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%Y_V_6_load_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_6_load_3"   --->   Operation 51 'read' 'Y_V_6_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%Y_V_5_load_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_5_load_3"   --->   Operation 52 'read' 'Y_V_5_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%Y_V_4_load_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_4_load_3"   --->   Operation 53 'read' 'Y_V_4_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%Y_V_3_load_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_3_load_3"   --->   Operation 54 'read' 'Y_V_3_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%Y_V_2_load_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_2_load_3"   --->   Operation 55 'read' 'Y_V_2_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%Y_V_1_load_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_1_load_3"   --->   Operation 56 'read' 'Y_V_1_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%Y_V_load_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_load_3"   --->   Operation 57 'read' 'Y_V_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%Y_V_7_load_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_7_load_2"   --->   Operation 58 'read' 'Y_V_7_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%Y_V_6_load_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_6_load_2"   --->   Operation 59 'read' 'Y_V_6_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%Y_V_5_load_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_5_load_2"   --->   Operation 60 'read' 'Y_V_5_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%Y_V_4_load_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_4_load_2"   --->   Operation 61 'read' 'Y_V_4_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%Y_V_3_load_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_3_load_2"   --->   Operation 62 'read' 'Y_V_3_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%Y_V_2_load_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_2_load_2"   --->   Operation 63 'read' 'Y_V_2_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%Y_V_1_load_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_1_load_2"   --->   Operation 64 'read' 'Y_V_1_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%Y_V_load_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_load_2"   --->   Operation 65 'read' 'Y_V_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%Y_V_7_load_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_7_load_1"   --->   Operation 66 'read' 'Y_V_7_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%Y_V_6_load_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_6_load_1"   --->   Operation 67 'read' 'Y_V_6_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%Y_V_5_load_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_5_load_1"   --->   Operation 68 'read' 'Y_V_5_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%Y_V_4_load_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_4_load_1"   --->   Operation 69 'read' 'Y_V_4_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%Y_V_3_load_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_3_load_1"   --->   Operation 70 'read' 'Y_V_3_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%Y_V_2_load_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_2_load_1"   --->   Operation 71 'read' 'Y_V_2_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%Y_V_1_load_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_1_load_1"   --->   Operation 72 'read' 'Y_V_1_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%Y_V_load_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_load_1"   --->   Operation 73 'read' 'Y_V_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%Y_V_7_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_7_load"   --->   Operation 74 'read' 'Y_V_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%Y_V_6_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_6_load"   --->   Operation 75 'read' 'Y_V_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%Y_V_5_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_5_load"   --->   Operation 76 'read' 'Y_V_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%Y_V_4_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_4_load"   --->   Operation 77 'read' 'Y_V_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%Y_V_3_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_3_load"   --->   Operation 78 'read' 'Y_V_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%Y_V_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_2_load"   --->   Operation 79 'read' 'Y_V_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%Y_V_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_1_load"   --->   Operation 80 'read' 'Y_V_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%Y_V_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Y_V_load"   --->   Operation 81 'read' 'Y_V_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%conv_i_i_i13511483_lcssa1742_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i13511483_lcssa1742_i"   --->   Operation 82 'read' 'conv_i_i_i13511483_lcssa1742_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%conv_i_i_i13841451_lcssa1726_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i13841451_lcssa1726_i"   --->   Operation 83 'read' 'conv_i_i_i13841451_lcssa1726_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%conv_i_i_i14171419_lcssa1710_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i14171419_lcssa1710_i"   --->   Operation 84 'read' 'conv_i_i_i14171419_lcssa1710_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%conv_i_i_i14501387_lcssa1694_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i14501387_lcssa1694_i"   --->   Operation 85 'read' 'conv_i_i_i14501387_lcssa1694_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%conv_i_i_i14831355_lcssa1678_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i14831355_lcssa1678_i"   --->   Operation 86 'read' 'conv_i_i_i14831355_lcssa1678_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%conv_i_i_i15161323_lcssa1662_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i15161323_lcssa1662_i"   --->   Operation 87 'read' 'conv_i_i_i15161323_lcssa1662_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%conv_i_i_i15491291_lcssa1646_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i15491291_lcssa1646_i"   --->   Operation 88 'read' 'conv_i_i_i15491291_lcssa1646_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%conv_i_i_i15821003_lcssa1502_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i15821003_lcssa1502_i"   --->   Operation 89 'read' 'conv_i_i_i15821003_lcssa1502_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%conv_i_i_i13511479_lcssa1740_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i13511479_lcssa1740_i"   --->   Operation 90 'read' 'conv_i_i_i13511479_lcssa1740_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%conv_i_i_i13841447_lcssa1724_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i13841447_lcssa1724_i"   --->   Operation 91 'read' 'conv_i_i_i13841447_lcssa1724_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%conv_i_i_i14171415_lcssa1708_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i14171415_lcssa1708_i"   --->   Operation 92 'read' 'conv_i_i_i14171415_lcssa1708_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%conv_i_i_i14501383_lcssa1692_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i14501383_lcssa1692_i"   --->   Operation 93 'read' 'conv_i_i_i14501383_lcssa1692_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%conv_i_i_i14831351_lcssa1676_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i14831351_lcssa1676_i"   --->   Operation 94 'read' 'conv_i_i_i14831351_lcssa1676_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%conv_i_i_i15161319_lcssa1660_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i15161319_lcssa1660_i"   --->   Operation 95 'read' 'conv_i_i_i15161319_lcssa1660_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%conv_i_i_i15491287_lcssa1644_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i15491287_lcssa1644_i"   --->   Operation 96 'read' 'conv_i_i_i15491287_lcssa1644_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%conv_i_i_i1582999_lcssa1500_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i1582999_lcssa1500_i"   --->   Operation 97 'read' 'conv_i_i_i1582999_lcssa1500_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%conv_i_i_i13511475_lcssa1738_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i13511475_lcssa1738_i"   --->   Operation 98 'read' 'conv_i_i_i13511475_lcssa1738_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%conv_i_i_i13841443_lcssa1722_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i13841443_lcssa1722_i"   --->   Operation 99 'read' 'conv_i_i_i13841443_lcssa1722_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%conv_i_i_i14171411_lcssa1706_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i14171411_lcssa1706_i"   --->   Operation 100 'read' 'conv_i_i_i14171411_lcssa1706_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%conv_i_i_i14501379_lcssa1690_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i14501379_lcssa1690_i"   --->   Operation 101 'read' 'conv_i_i_i14501379_lcssa1690_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%conv_i_i_i14831347_lcssa1674_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i14831347_lcssa1674_i"   --->   Operation 102 'read' 'conv_i_i_i14831347_lcssa1674_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%conv_i_i_i15161315_lcssa1658_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i15161315_lcssa1658_i"   --->   Operation 103 'read' 'conv_i_i_i15161315_lcssa1658_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%conv_i_i_i15491283_lcssa1642_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i15491283_lcssa1642_i"   --->   Operation 104 'read' 'conv_i_i_i15491283_lcssa1642_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%conv_i_i_i1582995_lcssa1498_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i1582995_lcssa1498_i"   --->   Operation 105 'read' 'conv_i_i_i1582995_lcssa1498_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%conv_i_i_i13511471_lcssa1736_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i13511471_lcssa1736_i"   --->   Operation 106 'read' 'conv_i_i_i13511471_lcssa1736_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%conv_i_i_i13841439_lcssa1720_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i13841439_lcssa1720_i"   --->   Operation 107 'read' 'conv_i_i_i13841439_lcssa1720_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%conv_i_i_i14171407_lcssa1704_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i14171407_lcssa1704_i"   --->   Operation 108 'read' 'conv_i_i_i14171407_lcssa1704_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%conv_i_i_i14501375_lcssa1688_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i14501375_lcssa1688_i"   --->   Operation 109 'read' 'conv_i_i_i14501375_lcssa1688_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%conv_i_i_i14831343_lcssa1672_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i14831343_lcssa1672_i"   --->   Operation 110 'read' 'conv_i_i_i14831343_lcssa1672_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%conv_i_i_i15161311_lcssa1656_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i15161311_lcssa1656_i"   --->   Operation 111 'read' 'conv_i_i_i15161311_lcssa1656_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%conv_i_i_i15491279_lcssa1640_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i15491279_lcssa1640_i"   --->   Operation 112 'read' 'conv_i_i_i15491279_lcssa1640_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%conv_i_i_i1582991_lcssa1496_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i1582991_lcssa1496_i"   --->   Operation 113 'read' 'conv_i_i_i1582991_lcssa1496_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%conv_i_i_i13511467_lcssa1734_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i13511467_lcssa1734_i"   --->   Operation 114 'read' 'conv_i_i_i13511467_lcssa1734_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%conv_i_i_i13841435_lcssa1718_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i13841435_lcssa1718_i"   --->   Operation 115 'read' 'conv_i_i_i13841435_lcssa1718_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%conv_i_i_i14171403_lcssa1702_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i14171403_lcssa1702_i"   --->   Operation 116 'read' 'conv_i_i_i14171403_lcssa1702_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%conv_i_i_i14501371_lcssa1686_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i14501371_lcssa1686_i"   --->   Operation 117 'read' 'conv_i_i_i14501371_lcssa1686_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%conv_i_i_i14831339_lcssa1670_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i14831339_lcssa1670_i"   --->   Operation 118 'read' 'conv_i_i_i14831339_lcssa1670_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%conv_i_i_i15161307_lcssa1654_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i15161307_lcssa1654_i"   --->   Operation 119 'read' 'conv_i_i_i15161307_lcssa1654_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%conv_i_i_i15491275_lcssa1638_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i15491275_lcssa1638_i"   --->   Operation 120 'read' 'conv_i_i_i15491275_lcssa1638_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%conv_i_i_i1582987_lcssa1494_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i1582987_lcssa1494_i"   --->   Operation 121 'read' 'conv_i_i_i1582987_lcssa1494_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%conv_i_i_i13511463_lcssa1732_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i13511463_lcssa1732_i"   --->   Operation 122 'read' 'conv_i_i_i13511463_lcssa1732_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%conv_i_i_i13841431_lcssa1716_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i13841431_lcssa1716_i"   --->   Operation 123 'read' 'conv_i_i_i13841431_lcssa1716_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%conv_i_i_i14171399_lcssa1700_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i14171399_lcssa1700_i"   --->   Operation 124 'read' 'conv_i_i_i14171399_lcssa1700_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%conv_i_i_i14501367_lcssa1684_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i14501367_lcssa1684_i"   --->   Operation 125 'read' 'conv_i_i_i14501367_lcssa1684_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%conv_i_i_i14831335_lcssa1668_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i14831335_lcssa1668_i"   --->   Operation 126 'read' 'conv_i_i_i14831335_lcssa1668_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%conv_i_i_i15161303_lcssa1652_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i15161303_lcssa1652_i"   --->   Operation 127 'read' 'conv_i_i_i15161303_lcssa1652_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%conv_i_i_i15491271_lcssa1636_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i15491271_lcssa1636_i"   --->   Operation 128 'read' 'conv_i_i_i15491271_lcssa1636_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%conv_i_i_i1582983_lcssa1492_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i1582983_lcssa1492_i"   --->   Operation 129 'read' 'conv_i_i_i1582983_lcssa1492_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%conv_i_i_i13511459_lcssa1730_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i13511459_lcssa1730_i"   --->   Operation 130 'read' 'conv_i_i_i13511459_lcssa1730_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%conv_i_i_i13841427_lcssa1714_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i13841427_lcssa1714_i"   --->   Operation 131 'read' 'conv_i_i_i13841427_lcssa1714_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%conv_i_i_i14171395_lcssa1698_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i14171395_lcssa1698_i"   --->   Operation 132 'read' 'conv_i_i_i14171395_lcssa1698_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%conv_i_i_i14501363_lcssa1682_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i14501363_lcssa1682_i"   --->   Operation 133 'read' 'conv_i_i_i14501363_lcssa1682_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%conv_i_i_i14831331_lcssa1666_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i14831331_lcssa1666_i"   --->   Operation 134 'read' 'conv_i_i_i14831331_lcssa1666_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%conv_i_i_i15161299_lcssa1650_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i15161299_lcssa1650_i"   --->   Operation 135 'read' 'conv_i_i_i15161299_lcssa1650_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%conv_i_i_i15491267_lcssa1634_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i15491267_lcssa1634_i"   --->   Operation 136 'read' 'conv_i_i_i15491267_lcssa1634_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%conv_i_i_i1582979_lcssa1490_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i1582979_lcssa1490_i"   --->   Operation 137 'read' 'conv_i_i_i1582979_lcssa1490_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%conv_i_i_i13511455_lcssa1728_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i13511455_lcssa1728_i"   --->   Operation 138 'read' 'conv_i_i_i13511455_lcssa1728_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%conv_i_i_i13841423_lcssa1712_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i13841423_lcssa1712_i"   --->   Operation 139 'read' 'conv_i_i_i13841423_lcssa1712_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%conv_i_i_i14171391_lcssa1696_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i14171391_lcssa1696_i"   --->   Operation 140 'read' 'conv_i_i_i14171391_lcssa1696_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%conv_i_i_i14501359_lcssa1680_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i14501359_lcssa1680_i"   --->   Operation 141 'read' 'conv_i_i_i14501359_lcssa1680_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%conv_i_i_i14831327_lcssa1664_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i14831327_lcssa1664_i"   --->   Operation 142 'read' 'conv_i_i_i14831327_lcssa1664_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%conv_i_i_i15161295_lcssa1648_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i15161295_lcssa1648_i"   --->   Operation 143 'read' 'conv_i_i_i15161295_lcssa1648_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%conv_i_i_i15491263_lcssa1632_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i15491263_lcssa1632_i"   --->   Operation 144 'read' 'conv_i_i_i15491263_lcssa1632_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%conv_i_i_i1582975_lcssa1488_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i1582975_lcssa1488_i"   --->   Operation 145 'read' 'conv_i_i_i1582975_lcssa1488_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten7"   --->   Operation 146 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 147 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 147 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 148 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 148 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 149 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i7 %indvar_flatten7" [src/QRD.cpp:325]   --->   Operation 150 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 151 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.81ns)   --->   "%icmp_ln325 = icmp_eq  i7 %indvar_flatten7_load, i7 64" [src/QRD.cpp:325]   --->   Operation 152 'icmp' 'icmp_ln325' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.77ns)   --->   "%add_ln325_1 = add i7 %indvar_flatten7_load, i7 1" [src/QRD.cpp:325]   --->   Operation 153 'add' 'add_ln325_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln325 = br i1 %icmp_ln325, void %.preheader2768.i, void %QRD.exit.exitStub" [src/QRD.cpp:325]   --->   Operation 154 'br' 'br_ln325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [src/QRD.cpp:326]   --->   Operation 155 'load' 'j_load' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [src/QRD.cpp:325]   --->   Operation 156 'load' 'i_load' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.79ns)   --->   "%add_ln325 = add i4 %i_load, i4 1" [src/QRD.cpp:325]   --->   Operation 157 'add' 'add_ln325' <Predicate = (!icmp_ln325)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.72ns)   --->   "%icmp_ln326 = icmp_eq  i4 %j_load, i4 8" [src/QRD.cpp:326]   --->   Operation 158 'icmp' 'icmp_ln326' <Predicate = (!icmp_ln325)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.39ns)   --->   "%select_ln118 = select i1 %icmp_ln326, i4 0, i4 %j_load" [src/QRD.cpp:118]   --->   Operation 159 'select' 'select_ln118' <Predicate = (!icmp_ln325)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.39ns)   --->   "%select_ln325 = select i1 %icmp_ln326, i4 %add_ln325, i4 %i_load" [src/QRD.cpp:325]   --->   Operation 160 'select' 'select_ln325' <Predicate = (!icmp_ln325)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.72ns)   --->   "%tmp_79_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %conv_i_i_i1582975_lcssa1488_i_read, i16 %conv_i_i_i15491263_lcssa1632_i_read, i16 %conv_i_i_i15161295_lcssa1648_i_read, i16 %conv_i_i_i14831327_lcssa1664_i_read, i16 %conv_i_i_i14501359_lcssa1680_i_read, i16 %conv_i_i_i14171391_lcssa1696_i_read, i16 %conv_i_i_i13841423_lcssa1712_i_read, i16 %conv_i_i_i13511455_lcssa1728_i_read, i4 %select_ln118"   --->   Operation 161 'mux' 'tmp_79_i' <Predicate = (!icmp_ln325)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.72ns)   --->   "%tmp_1091_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %Y_V_load_read, i16 %Y_V_1_load_read, i16 %Y_V_2_load_read, i16 %Y_V_3_load_read, i16 %Y_V_4_load_read, i16 %Y_V_5_load_read, i16 %Y_V_6_load_read, i16 %Y_V_7_load_read, i4 %select_ln325"   --->   Operation 162 'mux' 'tmp_1091_i' <Predicate = (!icmp_ln325)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln717 = sext i16 %tmp_1091_i"   --->   Operation 163 'sext' 'sext_ln717' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln717_1 = sext i16 %tmp_79_i"   --->   Operation 164 'sext' 'sext_ln717_1' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_1 : Operation 165 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717 = mul i24 %sext_ln717_1, i24 %sext_ln717"   --->   Operation 165 'mul' 'mul_ln717' <Predicate = (!icmp_ln325)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 166 [1/1] (0.79ns)   --->   "%add_ln326 = add i4 %select_ln118, i4 1" [src/QRD.cpp:326]   --->   Operation 166 'add' 'add_ln326' <Predicate = (!icmp_ln325)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.42ns)   --->   "%store_ln325 = store i7 %add_ln325_1, i7 %indvar_flatten7" [src/QRD.cpp:325]   --->   Operation 167 'store' 'store_ln325' <Predicate = (!icmp_ln325)> <Delay = 0.42>
ST_1 : Operation 168 [1/1] (0.42ns)   --->   "%store_ln325 = store i4 %select_ln325, i4 %i" [src/QRD.cpp:325]   --->   Operation 168 'store' 'store_ln325' <Predicate = (!icmp_ln325)> <Delay = 0.42>
ST_1 : Operation 169 [1/1] (0.42ns)   --->   "%store_ln326 = store i4 %add_ln326, i4 %j" [src/QRD.cpp:326]   --->   Operation 169 'store' 'store_ln326' <Predicate = (!icmp_ln325)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 170 [1/1] (0.72ns)   --->   "%tmp_80_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %conv_i_i_i1582979_lcssa1490_i_read, i16 %conv_i_i_i15491267_lcssa1634_i_read, i16 %conv_i_i_i15161299_lcssa1650_i_read, i16 %conv_i_i_i14831331_lcssa1666_i_read, i16 %conv_i_i_i14501363_lcssa1682_i_read, i16 %conv_i_i_i14171395_lcssa1698_i_read, i16 %conv_i_i_i13841427_lcssa1714_i_read, i16 %conv_i_i_i13511459_lcssa1730_i_read, i4 %select_ln118"   --->   Operation 170 'mux' 'tmp_80_i' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717 = mul i24 %sext_ln717_1, i24 %sext_ln717"   --->   Operation 171 'mul' 'mul_ln717' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 172 [1/1] (0.72ns)   --->   "%tmp_109_1_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %Y_V_load_1_read, i16 %Y_V_1_load_1_read, i16 %Y_V_2_load_1_read, i16 %Y_V_3_load_1_read, i16 %Y_V_4_load_1_read, i16 %Y_V_5_load_1_read, i16 %Y_V_6_load_1_read, i16 %Y_V_7_load_1_read, i4 %select_ln325"   --->   Operation 172 'mux' 'tmp_109_1_i' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1245 = sext i16 %tmp_109_1_i"   --->   Operation 173 'sext' 'sext_ln1245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1245_1 = sext i16 %tmp_80_i"   --->   Operation 174 'sext' 'sext_ln1245_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245)   --->   "%mul_ln1245 = mul i24 %sext_ln1245_1, i24 %sext_ln1245"   --->   Operation 175 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.71>
ST_3 : Operation 176 [1/1] (0.72ns)   --->   "%tmp_81_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %conv_i_i_i1582983_lcssa1492_i_read, i16 %conv_i_i_i15491271_lcssa1636_i_read, i16 %conv_i_i_i15161303_lcssa1652_i_read, i16 %conv_i_i_i14831335_lcssa1668_i_read, i16 %conv_i_i_i14501367_lcssa1684_i_read, i16 %conv_i_i_i14171399_lcssa1700_i_read, i16 %conv_i_i_i13841431_lcssa1716_i_read, i16 %conv_i_i_i13511463_lcssa1732_i_read, i4 %select_ln118"   --->   Operation 176 'mux' 'tmp_81_i' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717 = mul i24 %sext_ln717_1, i24 %sext_ln717"   --->   Operation 177 'mul' 'mul_ln717' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 178 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245)   --->   "%mul_ln1245 = mul i24 %sext_ln1245_1, i24 %sext_ln1245"   --->   Operation 178 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 179 [1/1] (0.72ns)   --->   "%tmp_109_2_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %Y_V_load_2_read, i16 %Y_V_1_load_2_read, i16 %Y_V_2_load_2_read, i16 %Y_V_3_load_2_read, i16 %Y_V_4_load_2_read, i16 %Y_V_5_load_2_read, i16 %Y_V_6_load_2_read, i16 %Y_V_7_load_2_read, i4 %select_ln325"   --->   Operation 179 'mux' 'tmp_109_2_i' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln1245_2 = sext i16 %tmp_109_2_i"   --->   Operation 180 'sext' 'sext_ln1245_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln1245_3 = sext i16 %tmp_81_i"   --->   Operation 181 'sext' 'sext_ln1245_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_111)   --->   "%mul_ln1245_111 = mul i24 %sext_ln1245_3, i24 %sext_ln1245_2"   --->   Operation 182 'mul' 'mul_ln1245_111' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.71>
ST_4 : Operation 183 [1/1] (0.72ns)   --->   "%tmp_82_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %conv_i_i_i1582987_lcssa1494_i_read, i16 %conv_i_i_i15491275_lcssa1638_i_read, i16 %conv_i_i_i15161307_lcssa1654_i_read, i16 %conv_i_i_i14831339_lcssa1670_i_read, i16 %conv_i_i_i14501371_lcssa1686_i_read, i16 %conv_i_i_i14171403_lcssa1702_i_read, i16 %conv_i_i_i13841435_lcssa1718_i_read, i16 %conv_i_i_i13511467_lcssa1734_i_read, i4 %select_ln118"   --->   Operation 183 'mux' 'tmp_82_i' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln717 = mul i24 %sext_ln717_1, i24 %sext_ln717"   --->   Operation 184 'mul' 'mul_ln717' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717, i32 8, i32 23"   --->   Operation 185 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%and_ln2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0"   --->   Operation 186 'bitconcatenate' 'and_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245)   --->   "%mul_ln1245 = mul i24 %sext_ln1245_1, i24 %sext_ln1245"   --->   Operation 187 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 188 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245 = add i24 %mul_ln1245, i24 %and_ln2"   --->   Operation 188 'add' 'add_ln1245' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 189 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_111)   --->   "%mul_ln1245_111 = mul i24 %sext_ln1245_3, i24 %sext_ln1245_2"   --->   Operation 189 'mul' 'mul_ln1245_111' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 190 [1/1] (0.72ns)   --->   "%tmp_109_3_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %Y_V_load_3_read, i16 %Y_V_1_load_3_read, i16 %Y_V_2_load_3_read, i16 %Y_V_3_load_3_read, i16 %Y_V_4_load_3_read, i16 %Y_V_5_load_3_read, i16 %Y_V_6_load_3_read, i16 %Y_V_7_load_3_read, i4 %select_ln325"   --->   Operation 190 'mux' 'tmp_109_3_i' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln1245_4 = sext i16 %tmp_109_3_i"   --->   Operation 191 'sext' 'sext_ln1245_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln1245_5 = sext i16 %tmp_82_i"   --->   Operation 192 'sext' 'sext_ln1245_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_112)   --->   "%mul_ln1245_112 = mul i24 %sext_ln1245_5, i24 %sext_ln1245_4"   --->   Operation 193 'mul' 'mul_ln1245_112' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.71>
ST_5 : Operation 194 [1/1] (0.72ns)   --->   "%tmp_83_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %conv_i_i_i1582991_lcssa1496_i_read, i16 %conv_i_i_i15491279_lcssa1640_i_read, i16 %conv_i_i_i15161311_lcssa1656_i_read, i16 %conv_i_i_i14831343_lcssa1672_i_read, i16 %conv_i_i_i14501375_lcssa1688_i_read, i16 %conv_i_i_i14171407_lcssa1704_i_read, i16 %conv_i_i_i13841439_lcssa1720_i_read, i16 %conv_i_i_i13511471_lcssa1736_i_read, i4 %select_ln118"   --->   Operation 194 'mux' 'tmp_83_i' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245 = add i24 %mul_ln1245, i24 %and_ln2"   --->   Operation 195 'add' 'add_ln1245' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245, i32 8, i32 23"   --->   Operation 196 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%and_ln737_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_130, i8 0"   --->   Operation 197 'bitconcatenate' 'and_ln737_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_111)   --->   "%mul_ln1245_111 = mul i24 %sext_ln1245_3, i24 %sext_ln1245_2"   --->   Operation 198 'mul' 'mul_ln1245_111' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 199 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_111 = add i24 %mul_ln1245_111, i24 %and_ln737_s"   --->   Operation 199 'add' 'add_ln1245_111' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 200 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_112)   --->   "%mul_ln1245_112 = mul i24 %sext_ln1245_5, i24 %sext_ln1245_4"   --->   Operation 200 'mul' 'mul_ln1245_112' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 201 [1/1] (0.72ns)   --->   "%tmp_109_4_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %Y_V_load_4_read, i16 %Y_V_1_load_4_read, i16 %Y_V_2_load_4_read, i16 %Y_V_3_load_4_read, i16 %Y_V_4_load_4_read, i16 %Y_V_5_load_4_read, i16 %Y_V_6_load_4_read, i16 %Y_V_7_load_4_read, i4 %select_ln325"   --->   Operation 201 'mux' 'tmp_109_4_i' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1245_6 = sext i16 %tmp_109_4_i"   --->   Operation 202 'sext' 'sext_ln1245_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1245_7 = sext i16 %tmp_83_i"   --->   Operation 203 'sext' 'sext_ln1245_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 204 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_113)   --->   "%mul_ln1245_113 = mul i24 %sext_ln1245_7, i24 %sext_ln1245_6"   --->   Operation 204 'mul' 'mul_ln1245_113' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.71>
ST_6 : Operation 205 [1/1] (0.72ns)   --->   "%tmp_84_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %conv_i_i_i1582995_lcssa1498_i_read, i16 %conv_i_i_i15491283_lcssa1642_i_read, i16 %conv_i_i_i15161315_lcssa1658_i_read, i16 %conv_i_i_i14831347_lcssa1674_i_read, i16 %conv_i_i_i14501379_lcssa1690_i_read, i16 %conv_i_i_i14171411_lcssa1706_i_read, i16 %conv_i_i_i13841443_lcssa1722_i_read, i16 %conv_i_i_i13511475_lcssa1738_i_read, i4 %select_ln118"   --->   Operation 205 'mux' 'tmp_84_i' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 206 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_111 = add i24 %mul_ln1245_111, i24 %and_ln737_s"   --->   Operation 206 'add' 'add_ln1245_111' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_111, i32 8, i32 23"   --->   Operation 207 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%and_ln737_109 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_131, i8 0"   --->   Operation 208 'bitconcatenate' 'and_ln737_109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_112)   --->   "%mul_ln1245_112 = mul i24 %sext_ln1245_5, i24 %sext_ln1245_4"   --->   Operation 209 'mul' 'mul_ln1245_112' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 210 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_112 = add i24 %mul_ln1245_112, i24 %and_ln737_109"   --->   Operation 210 'add' 'add_ln1245_112' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 211 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_113)   --->   "%mul_ln1245_113 = mul i24 %sext_ln1245_7, i24 %sext_ln1245_6"   --->   Operation 211 'mul' 'mul_ln1245_113' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 212 [1/1] (0.72ns)   --->   "%tmp_109_5_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %Y_V_load_5_read, i16 %Y_V_1_load_5_read, i16 %Y_V_2_load_5_read, i16 %Y_V_3_load_5_read, i16 %Y_V_4_load_5_read, i16 %Y_V_5_load_5_read, i16 %Y_V_6_load_5_read, i16 %Y_V_7_load_5_read, i4 %select_ln325"   --->   Operation 212 'mux' 'tmp_109_5_i' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln1245_8 = sext i16 %tmp_109_5_i"   --->   Operation 213 'sext' 'sext_ln1245_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1245_9 = sext i16 %tmp_84_i"   --->   Operation 214 'sext' 'sext_ln1245_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_114)   --->   "%mul_ln1245_114 = mul i24 %sext_ln1245_9, i24 %sext_ln1245_8"   --->   Operation 215 'mul' 'mul_ln1245_114' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.71>
ST_7 : Operation 216 [1/1] (0.72ns)   --->   "%tmp_101_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %conv_i_i_i1582999_lcssa1500_i_read, i16 %conv_i_i_i15491287_lcssa1644_i_read, i16 %conv_i_i_i15161319_lcssa1660_i_read, i16 %conv_i_i_i14831351_lcssa1676_i_read, i16 %conv_i_i_i14501383_lcssa1692_i_read, i16 %conv_i_i_i14171415_lcssa1708_i_read, i16 %conv_i_i_i13841447_lcssa1724_i_read, i16 %conv_i_i_i13511479_lcssa1740_i_read, i4 %select_ln118"   --->   Operation 216 'mux' 'tmp_101_i' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 217 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_112 = add i24 %mul_ln1245_112, i24 %and_ln737_109"   --->   Operation 217 'add' 'add_ln1245_112' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_112, i32 8, i32 23"   --->   Operation 218 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%and_ln737_110 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_132, i8 0"   --->   Operation 219 'bitconcatenate' 'and_ln737_110' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 220 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_113)   --->   "%mul_ln1245_113 = mul i24 %sext_ln1245_7, i24 %sext_ln1245_6"   --->   Operation 220 'mul' 'mul_ln1245_113' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 221 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_113 = add i24 %mul_ln1245_113, i24 %and_ln737_110"   --->   Operation 221 'add' 'add_ln1245_113' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 222 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_114)   --->   "%mul_ln1245_114 = mul i24 %sext_ln1245_9, i24 %sext_ln1245_8"   --->   Operation 222 'mul' 'mul_ln1245_114' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 223 [1/1] (0.72ns)   --->   "%tmp_109_6_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %Y_V_load_6_read, i16 %Y_V_1_load_6_read, i16 %Y_V_2_load_6_read, i16 %Y_V_3_load_6_read, i16 %Y_V_4_load_6_read, i16 %Y_V_5_load_6_read, i16 %Y_V_6_load_6_read, i16 %Y_V_7_load_6_read, i4 %select_ln325"   --->   Operation 223 'mux' 'tmp_109_6_i' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1245_10 = sext i16 %tmp_109_6_i"   --->   Operation 224 'sext' 'sext_ln1245_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1245_11 = sext i16 %tmp_101_i"   --->   Operation 225 'sext' 'sext_ln1245_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 226 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_115)   --->   "%mul_ln1245_115 = mul i24 %sext_ln1245_11, i24 %sext_ln1245_10"   --->   Operation 226 'mul' 'mul_ln1245_115' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.71>
ST_8 : Operation 227 [1/1] (0.72ns)   --->   "%tmp_102_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %conv_i_i_i15821003_lcssa1502_i_read, i16 %conv_i_i_i15491291_lcssa1646_i_read, i16 %conv_i_i_i15161323_lcssa1662_i_read, i16 %conv_i_i_i14831355_lcssa1678_i_read, i16 %conv_i_i_i14501387_lcssa1694_i_read, i16 %conv_i_i_i14171419_lcssa1710_i_read, i16 %conv_i_i_i13841451_lcssa1726_i_read, i16 %conv_i_i_i13511483_lcssa1742_i_read, i4 %select_ln118"   --->   Operation 227 'mux' 'tmp_102_i' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 228 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_113 = add i24 %mul_ln1245_113, i24 %and_ln737_110"   --->   Operation 228 'add' 'add_ln1245_113' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_113, i32 8, i32 23"   --->   Operation 229 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%and_ln737_111 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_133, i8 0"   --->   Operation 230 'bitconcatenate' 'and_ln737_111' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 231 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_114)   --->   "%mul_ln1245_114 = mul i24 %sext_ln1245_9, i24 %sext_ln1245_8"   --->   Operation 231 'mul' 'mul_ln1245_114' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 232 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_114 = add i24 %mul_ln1245_114, i24 %and_ln737_111"   --->   Operation 232 'add' 'add_ln1245_114' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 233 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_115)   --->   "%mul_ln1245_115 = mul i24 %sext_ln1245_11, i24 %sext_ln1245_10"   --->   Operation 233 'mul' 'mul_ln1245_115' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 234 [1/1] (0.72ns)   --->   "%tmp_109_7_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %Y_V_load_7_read, i16 %Y_V_1_load_7_read, i16 %Y_V_2_load_7_read, i16 %Y_V_3_load_7_read, i16 %Y_V_4_load_7_read, i16 %Y_V_5_load_7_read, i16 %Y_V_6_load_7_read, i16 %Y_V_7_load_7_read, i4 %select_ln325"   --->   Operation 234 'mux' 'tmp_109_7_i' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln1245_12 = sext i16 %tmp_109_7_i"   --->   Operation 235 'sext' 'sext_ln1245_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln1245_13 = sext i16 %tmp_102_i"   --->   Operation 236 'sext' 'sext_ln1245_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 237 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_116)   --->   "%mul_ln1245_116 = mul i24 %sext_ln1245_13, i24 %sext_ln1245_12"   --->   Operation 237 'mul' 'mul_ln1245_116' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.29>
ST_9 : Operation 238 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_114 = add i24 %mul_ln1245_114, i24 %and_ln737_111"   --->   Operation 238 'add' 'add_ln1245_114' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_114, i32 8, i32 23"   --->   Operation 239 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%and_ln737_112 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_134, i8 0"   --->   Operation 240 'bitconcatenate' 'and_ln737_112' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 241 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_115)   --->   "%mul_ln1245_115 = mul i24 %sext_ln1245_11, i24 %sext_ln1245_10"   --->   Operation 241 'mul' 'mul_ln1245_115' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 242 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_115 = add i24 %mul_ln1245_115, i24 %and_ln737_112"   --->   Operation 242 'add' 'add_ln1245_115' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 243 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_116)   --->   "%mul_ln1245_116 = mul i24 %sext_ln1245_13, i24 %sext_ln1245_12"   --->   Operation 243 'mul' 'mul_ln1245_116' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 1.29>
ST_10 : Operation 244 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_115 = add i24 %mul_ln1245_115, i24 %and_ln737_112"   --->   Operation 244 'add' 'add_ln1245_115' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_115, i32 8, i32 23"   --->   Operation 245 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%and_ln737_113 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_135, i8 0"   --->   Operation 246 'bitconcatenate' 'and_ln737_113' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 247 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_116)   --->   "%mul_ln1245_116 = mul i24 %sext_ln1245_13, i24 %sext_ln1245_12"   --->   Operation 247 'mul' 'mul_ln1245_116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 248 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_116 = add i24 %mul_ln1245_116, i24 %and_ln737_113"   --->   Operation 248 'add' 'add_ln1245_116' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 257 'ret' 'ret_ln0' <Predicate = (icmp_ln325)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.48>
ST_11 : Operation 249 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_325_9_VITIS_LOOP_326_10_str"   --->   Operation 249 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 250 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 250 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 251 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 252 [1/1] (0.00ns)   --->   "%specloopname_ln275 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/QRD.cpp:275]   --->   Operation 252 'specloopname' 'specloopname_ln275' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 253 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_116 = add i24 %mul_ln1245_116, i24 %and_ln737_113"   --->   Operation 253 'add' 'add_ln1245_116' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 254 [1/1] (0.00ns)   --->   "%p_0 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_116, i32 8, i32 23"   --->   Operation 254 'partselect' 'p_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 255 [1/1] (1.83ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %Q, i16 %p_0" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 255 'write' 'write_ln173' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_11 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 256 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 10.8ns.

 <State 1>: 2.44ns
The critical path consists of the following:
	'alloca' operation ('i') [131]  (0 ns)
	'load' operation ('i_load', src/QRD.cpp:325) on local variable 'i' [274]  (0 ns)
	'add' operation ('add_ln325', src/QRD.cpp:325) [275]  (0.797 ns)
	'select' operation ('select_ln325', src/QRD.cpp:325) [281]  (0.391 ns)
	'mux' operation ('tmp_1091_i') [291]  (0.721 ns)
	'mul' operation of DSP[294] ('mul_ln717') [294]  (0.535 ns)

 <State 2>: 1.72ns
The critical path consists of the following:
	'mux' operation ('tmp_80_i') [284]  (0.721 ns)
	'mul' operation of DSP[301] ('mul_ln1245') [300]  (0.996 ns)

 <State 3>: 1.72ns
The critical path consists of the following:
	'mux' operation ('tmp_81_i') [285]  (0.721 ns)
	'mul' operation of DSP[308] ('mul_ln1245_111') [307]  (0.996 ns)

 <State 4>: 1.72ns
The critical path consists of the following:
	'mux' operation ('tmp_82_i') [286]  (0.721 ns)
	'mul' operation of DSP[315] ('mul_ln1245_112') [314]  (0.996 ns)

 <State 5>: 1.72ns
The critical path consists of the following:
	'mux' operation ('tmp_83_i') [287]  (0.721 ns)
	'mul' operation of DSP[322] ('mul_ln1245_113') [321]  (0.996 ns)

 <State 6>: 1.72ns
The critical path consists of the following:
	'mux' operation ('tmp_84_i') [288]  (0.721 ns)
	'mul' operation of DSP[329] ('mul_ln1245_114') [328]  (0.996 ns)

 <State 7>: 1.72ns
The critical path consists of the following:
	'mux' operation ('tmp_101_i') [289]  (0.721 ns)
	'mul' operation of DSP[336] ('mul_ln1245_115') [335]  (0.996 ns)

 <State 8>: 1.72ns
The critical path consists of the following:
	'mux' operation ('tmp_102_i') [290]  (0.721 ns)
	'mul' operation of DSP[343] ('mul_ln1245_116') [342]  (0.996 ns)

 <State 9>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[329] ('add_ln1245_114') [329]  (0.645 ns)
	'add' operation of DSP[336] ('add_ln1245_115') [336]  (0.645 ns)

 <State 10>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[336] ('add_ln1245_115') [336]  (0.645 ns)
	'add' operation of DSP[343] ('add_ln1245_116') [343]  (0.645 ns)

 <State 11>: 2.48ns
The critical path consists of the following:
	'add' operation of DSP[343] ('add_ln1245_116') [343]  (0.645 ns)
	fifo write operation ('write_ln173', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'Q' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [345]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
