<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3249" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3249{left:789px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_3249{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_3249{left:727px;bottom:1076px;letter-spacing:0.25px;word-spacing:0.56px;}
#t4_3249{left:646px;bottom:1051px;letter-spacing:0.25px;word-spacing:0.57px;}
#t5_3249{left:69px;bottom:978px;letter-spacing:0.14px;}
#t6_3249{left:150px;bottom:978px;letter-spacing:0.21px;}
#t7_3249{left:69px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_3249{left:497px;bottom:955px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t9_3249{left:613px;bottom:955px;}
#ta_3249{left:69px;bottom:932px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_3249{left:69px;bottom:915px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tc_3249{left:69px;bottom:898px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#td_3249{left:69px;bottom:881px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#te_3249{left:69px;bottom:859px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#tf_3249{left:69px;bottom:842px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tg_3249{left:69px;bottom:819px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#th_3249{left:462px;bottom:819px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#ti_3249{left:770px;bottom:819px;letter-spacing:-0.12px;word-spacing:-0.71px;}
#tj_3249{left:69px;bottom:802px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_3249{left:69px;bottom:785px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tl_3249{left:631px;bottom:785px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_3249{left:833px;bottom:785px;}
#tn_3249{left:838px;bottom:792px;}
#to_3249{left:69px;bottom:762px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#tp_3249{left:69px;bottom:745px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#tq_3249{left:69px;bottom:729px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_3249{left:69px;bottom:712px;letter-spacing:-0.12px;word-spacing:-0.42px;}
#ts_3249{left:69px;bottom:689px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#tt_3249{left:69px;bottom:672px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_3249{left:69px;bottom:655px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_3249{left:69px;bottom:632px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#tw_3249{left:69px;bottom:616px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tx_3249{left:69px;bottom:599px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ty_3249{left:69px;bottom:582px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#tz_3249{left:69px;bottom:565px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t10_3249{left:69px;bottom:497px;letter-spacing:0.14px;}
#t11_3249{left:150px;bottom:497px;letter-spacing:0.22px;word-spacing:-0.03px;}
#t12_3249{left:69px;bottom:474px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t13_3249{left:69px;bottom:457px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t14_3249{left:69px;bottom:440px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t15_3249{left:69px;bottom:423px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t16_3249{left:69px;bottom:400px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t17_3249{left:69px;bottom:383px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_3249{left:69px;bottom:360px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t19_3249{left:69px;bottom:344px;letter-spacing:-0.15px;word-spacing:-1.17px;}
#t1a_3249{left:704px;bottom:350px;}
#t1b_3249{left:719px;bottom:344px;letter-spacing:-0.13px;word-spacing:-1.23px;}
#t1c_3249{left:69px;bottom:327px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1d_3249{left:69px;bottom:259px;letter-spacing:0.14px;}
#t1e_3249{left:150px;bottom:259px;letter-spacing:0.21px;word-spacing:-0.03px;}
#t1f_3249{left:69px;bottom:235px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#t1g_3249{left:69px;bottom:218px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1h_3249{left:69px;bottom:202px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1i_3249{left:69px;bottom:133px;letter-spacing:-0.06px;}
#t1j_3249{left:91px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.21px;}
#t1k_3249{left:312px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.22px;}
#t1l_3249{left:432px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.21px;}
#t1m_3249{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_3249{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3249{font-size:24px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s3_3249{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3249{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3249{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3249{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3249{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_3249{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3249" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3249Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3249" style="-webkit-user-select: none;"><object width="935" height="1210" data="3249/3249.svg" type="image/svg+xml" id="pdf3249" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3249" class="t s1_3249">Vol. 3A </span><span id="t2_3249" class="t s1_3249">7-1 </span>
<span id="t3_3249" class="t s2_3249">CHAPTER 7 </span>
<span id="t4_3249" class="t s2_3249">USER INTERRUPTS </span>
<span id="t5_3249" class="t s3_3249">7.1 </span><span id="t6_3249" class="t s3_3249">INTRODUCTION </span>
<span id="t7_3249" class="t s4_3249">This chapter provides details of an architectural feature called </span><span id="t8_3249" class="t s5_3249">user interrupts</span><span id="t9_3249" class="t s4_3249">. </span>
<span id="ta_3249" class="t s4_3249">This feature defines user interrupts as new events in the architecture. User interrupts are delivered to software </span>
<span id="tb_3249" class="t s4_3249">operating in 64-bit mode with CPL = 3 without any change to segmentation state. An individual user interrupt is </span>
<span id="tc_3249" class="t s4_3249">identified by a 6-bit user-interrupt vector, which is pushed on the stack as part of user-interrupt delivery. The </span>
<span id="td_3249" class="t s4_3249">UIRET (user-interrupt return) instruction reverses user-interrupt delivery. </span>
<span id="te_3249" class="t s4_3249">System software configures the user-interrupt architecture with MSRs. An operating system (OS) may update the </span>
<span id="tf_3249" class="t s4_3249">content of some of these MSRs when switching between OS-managed threads. </span>
<span id="tg_3249" class="t s4_3249">One of these MSRs references a data structure called the </span><span id="th_3249" class="t s5_3249">user posted-interrupt descriptor (UPID)</span><span id="ti_3249" class="t s4_3249">. User inter- </span>
<span id="tj_3249" class="t s4_3249">rupts for an OS-managed thread can be posted in the UPID associated with that thread. Such user interrupts will </span>
<span id="tk_3249" class="t s4_3249">be delivered after receipt of an ordinary interrupt (identified in the UPID) called a </span><span id="tl_3249" class="t s5_3249">user-interrupt notification</span><span id="tm_3249" class="t s4_3249">. </span>
<span id="tn_3249" class="t s6_3249">1 </span>
<span id="to_3249" class="t s4_3249">System software can define operations to post user interrupts and to send user-interrupt notifications. In addition, </span>
<span id="tp_3249" class="t s4_3249">the user-interrupt feature defines the SENDUIPI instruction, by which application software can send interprocessor </span>
<span id="tq_3249" class="t s4_3249">user interrupts (user IPIs). An execution of SENDUIPI posts a user interrupt in a UPID and may send a user-inter- </span>
<span id="tr_3249" class="t s4_3249">rupt notification. </span>
<span id="ts_3249" class="t s4_3249">(Platforms may include mechanisms to process external interrupts as either ordinary interrupts or user interrupts. </span>
<span id="tt_3249" class="t s4_3249">Those processed as user interrupts would be posted in UPIDs and may result in user-interrupt notifications. </span>
<span id="tu_3249" class="t s4_3249">Specifics of such mechanisms are outside of the scope of this manual.) </span>
<span id="tv_3249" class="t s4_3249">Section 7.2 explains how a processor enumerates support for user interrupts and how they are enabled by system </span>
<span id="tw_3249" class="t s4_3249">software. Section 7.3 identifies the new processor state defined for user interrupts. Section 7.4 explains how a </span>
<span id="tx_3249" class="t s4_3249">processor identifies and delivers user interrupts. Section 7.5 describes how a processor identifies and processes </span>
<span id="ty_3249" class="t s4_3249">user-interrupt notifications. Section 7.6 enumerates new instructions that support management of user interrupts. </span>
<span id="tz_3249" class="t s4_3249">Section 7.7 defines new support for user inter-processor interrupts (user IPIs). </span>
<span id="t10_3249" class="t s3_3249">7.2 </span><span id="t11_3249" class="t s3_3249">ENUMERATION AND ENABLING </span>
<span id="t12_3249" class="t s4_3249">Software enables user interrupts by setting bit 25 (UINTR) in control register CR4. Setting CR4.UINTR enables </span>
<span id="t13_3249" class="t s4_3249">user-interrupt delivery (Section 7.4.2), user-interrupt notification identification (Section 7.5.1), and the user-inter- </span>
<span id="t14_3249" class="t s4_3249">rupt instructions (Section 7.6). It does not affect the accessibility of the user-interrupt MSRs (Section 7.3) by </span>
<span id="t15_3249" class="t s4_3249">RDMSR, WRMSR or the XSAVE feature set. </span>
<span id="t16_3249" class="t s4_3249">Processor support for user interrupts is enumerated by CPUID.(EAX=7,ECX=0):EDX[5]. If this bit is set, software </span>
<span id="t17_3249" class="t s4_3249">can set CR4.UINTR to 1 and can access the user-interrupt MSRs using RDMSR and WRMSR (see Section 7.3). </span>
<span id="t18_3249" class="t s4_3249">The user-interrupt feature is XSAVE-managed (see Section 13.5). This implies that aspects of the feature are </span>
<span id="t19_3249" class="t s4_3249">enumerated as part of enumeration of the XSAVE feature set. See Section 13.5.11 in the Intel </span>
<span id="t1a_3249" class="t s6_3249">® </span>
<span id="t1b_3249" class="t s4_3249">64 and IA-32 Archi- </span>
<span id="t1c_3249" class="t s4_3249">tectures Software Developer’s Manual, Volume 1, for details. </span>
<span id="t1d_3249" class="t s3_3249">7.3 </span><span id="t1e_3249" class="t s3_3249">USER-INTERRUPT STATE AND USER-INTERRUPT MSRS </span>
<span id="t1f_3249" class="t s4_3249">The user-interrupt architecture defines the following new state. Some of this state can be accessed via the RDMSR </span>
<span id="t1g_3249" class="t s4_3249">and WRMSR instructions (through new user-interrupt MSRs detailed in Section 7.3.2) and some can be accessed </span>
<span id="t1h_3249" class="t s4_3249">using instructions described in Section 7.6. </span>
<span id="t1i_3249" class="t s7_3249">1. </span><span id="t1j_3249" class="t s7_3249">For clarity, this chapter uses the term </span><span id="t1k_3249" class="t s8_3249">ordinary interrupts </span><span id="t1l_3249" class="t s7_3249">to refer to those events in the existing interrupt architecture, which are </span>
<span id="t1m_3249" class="t s7_3249">typically delivered to system software operating with CPL = 0. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
