#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5c4fe5ee2a40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5c4fe5eedd90 .scope module, "tb" "tb" 3 3;
 .timescale -9 -12;
v0x5c4fe5f15f40_0 .var "clk", 0 0;
v0x5c4fe5f16000_0 .var/i "clocks", 31 0;
v0x5c4fe5f160c0_0 .var "data", 2 0;
v0x5c4fe5f161c0_0 .var/i "errors", 31 0;
v0x5c4fe5f16280_0 .var "reset_n", 0 0;
v0x5c4fe5f16320_0 .net "sequence_found", 0 0, L_0x5c4fe5f16af0;  1 drivers
S_0x5c4fe5eedf20 .scope task, "apply_stimulus" "apply_stimulus" 3 24, 3 24 0, S_0x5c4fe5eedd90;
 .timescale -9 -12;
v0x5c4fe5edd800_0 .var "data_value", 2 0;
v0x5c4fe5f14690_0 .var/i "delay_cycles", 31 0;
E_0x5c4fe5eeff90 .event posedge, v0x5c4fe5f15900_0;
TD_tb.apply_stimulus ;
    %load/vec4 v0x5c4fe5edd800_0;
    %assign/vec4 v0x5c4fe5f160c0_0, 0;
    %load/vec4 v0x5c4fe5f14690_0;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5c4fe5eeff90;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
S_0x5c4fe5f14770 .scope task, "check_output" "check_output" 3 34, 3 34 0, S_0x5c4fe5eedd90;
 .timescale -9 -12;
v0x5c4fe5f14970_0 .var/i "cycle", 31 0;
v0x5c4fe5f14a50_0 .var "expected_value", 0 0;
TD_tb.check_output ;
    %load/vec4 v0x5c4fe5f16000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c4fe5f16000_0, 0, 32;
    %load/vec4 v0x5c4fe5f16320_0;
    %load/vec4 v0x5c4fe5f14a50_0;
    %cmp/ne;
    %jmp/0xz  T_1.2, 6;
    %load/vec4 v0x5c4fe5f161c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c4fe5f161c0_0, 0, 32;
    %vpi_call/w 3 41 "$display", "Error: Cycle %0d, Expected: %b, Got: %b", v0x5c4fe5f14970_0, v0x5c4fe5f14a50_0, v0x5c4fe5f16320_0 {0 0 0};
T_1.2 ;
    %end;
S_0x5c4fe5f14b10 .scope module, "dut" "top_module" 3 13, 4 1 0, S_0x5c4fe5eedd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 3 "data";
    .port_info 3 /OUTPUT 1 "sequence_found";
P_0x5c4fe5ef6b50 .param/l "S0" 1 4 7, C4<0000>;
P_0x5c4fe5ef6b90 .param/l "S1" 1 4 7, C4<0001>;
P_0x5c4fe5ef6bd0 .param/l "S2" 1 4 7, C4<0010>;
P_0x5c4fe5ef6c10 .param/l "S3" 1 4 7, C4<0011>;
P_0x5c4fe5ef6c50 .param/l "S4" 1 4 7, C4<0100>;
P_0x5c4fe5ef6c90 .param/l "S5" 1 4 7, C4<0101>;
P_0x5c4fe5ef6cd0 .param/l "S6" 1 4 7, C4<0110>;
P_0x5c4fe5ef6d10 .param/l "S7" 1 4 7, C4<0111>;
L_0x5c4fe5ee23b0 .functor AND 1, L_0x5c4fe5f16420, L_0x5c4fe5f16570, C4<1>, C4<1>;
L_0x5c4fe5f169e0 .functor AND 1, L_0x5c4fe5f16780, L_0x5c4fe5f168c0, C4<1>, C4<1>;
L_0x5c4fe5f16af0 .functor OR 1, L_0x5c4fe5ee23b0, L_0x5c4fe5f169e0, C4<0>, C4<0>;
L_0x1404feb3d018 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x5c4fe5f150b0_0 .net/2u *"_ivl_0", 3 0, L_0x1404feb3d018;  1 drivers
L_0x1404feb3d0a8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x5c4fe5f151b0_0 .net/2u *"_ivl_10", 3 0, L_0x1404feb3d0a8;  1 drivers
v0x5c4fe5f15290_0 .net *"_ivl_12", 0 0, L_0x5c4fe5f16780;  1 drivers
L_0x1404feb3d0f0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5c4fe5f15330_0 .net/2u *"_ivl_14", 2 0, L_0x1404feb3d0f0;  1 drivers
v0x5c4fe5f15410_0 .net *"_ivl_16", 0 0, L_0x5c4fe5f168c0;  1 drivers
v0x5c4fe5f15520_0 .net *"_ivl_19", 0 0, L_0x5c4fe5f169e0;  1 drivers
v0x5c4fe5f155e0_0 .net *"_ivl_2", 0 0, L_0x5c4fe5f16420;  1 drivers
L_0x1404feb3d060 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5c4fe5f156a0_0 .net/2u *"_ivl_4", 2 0, L_0x1404feb3d060;  1 drivers
v0x5c4fe5f15780_0 .net *"_ivl_6", 0 0, L_0x5c4fe5f16570;  1 drivers
v0x5c4fe5f15840_0 .net *"_ivl_9", 0 0, L_0x5c4fe5ee23b0;  1 drivers
v0x5c4fe5f15900_0 .net "clk", 0 0, v0x5c4fe5f15f40_0;  1 drivers
v0x5c4fe5f159c0_0 .net "data", 2 0, v0x5c4fe5f160c0_0;  1 drivers
v0x5c4fe5f15aa0_0 .var "next_state", 3 0;
v0x5c4fe5f15b80_0 .var "prev_state", 3 0;
v0x5c4fe5f15c60_0 .net "reset_n", 0 0, v0x5c4fe5f16280_0;  1 drivers
v0x5c4fe5f15d20_0 .net "sequence_found", 0 0, L_0x5c4fe5f16af0;  alias, 1 drivers
v0x5c4fe5f15de0_0 .var "state", 3 0;
E_0x5c4fe5ef1160/0 .event negedge, v0x5c4fe5f15c60_0;
E_0x5c4fe5ef1160/1 .event posedge, v0x5c4fe5f15900_0;
E_0x5c4fe5ef1160 .event/or E_0x5c4fe5ef1160/0, E_0x5c4fe5ef1160/1;
E_0x5c4fe5ed33c0 .event edge, v0x5c4fe5f15de0_0, v0x5c4fe5f159c0_0;
L_0x5c4fe5f16420 .cmp/eq 4, v0x5c4fe5f15b80_0, L_0x1404feb3d018;
L_0x5c4fe5f16570 .cmp/eq 3, v0x5c4fe5f160c0_0, L_0x1404feb3d060;
L_0x5c4fe5f16780 .cmp/eq 4, v0x5c4fe5f15b80_0, L_0x1404feb3d0a8;
L_0x5c4fe5f168c0 .cmp/eq 3, v0x5c4fe5f160c0_0, L_0x1404feb3d0f0;
    .scope S_0x5c4fe5f14b10;
T_2 ;
    %wait E_0x5c4fe5ed33c0;
    %load/vec4 v0x5c4fe5f15de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5c4fe5f15aa0_0, 0, 4;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0x5c4fe5f159c0_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.10, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_2.11, 8;
T_2.10 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.11, 8;
 ; End of false expr.
    %blend;
T_2.11;
    %store/vec4 v0x5c4fe5f15aa0_0, 0, 4;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0x5c4fe5f159c0_0;
    %cmpi/e 5, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.12, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %store/vec4 v0x5c4fe5f15aa0_0, 0, 4;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0x5c4fe5f159c0_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.14, 8;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %store/vec4 v0x5c4fe5f15aa0_0, 0, 4;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0x5c4fe5f159c0_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.16, 8;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %store/vec4 v0x5c4fe5f15aa0_0, 0, 4;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0x5c4fe5f159c0_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.18, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_2.19, 8;
T_2.18 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.19, 8;
 ; End of false expr.
    %blend;
T_2.19;
    %store/vec4 v0x5c4fe5f15aa0_0, 0, 4;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0x5c4fe5f159c0_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.20, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_2.21, 8;
T_2.20 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.21, 8;
 ; End of false expr.
    %blend;
T_2.21;
    %store/vec4 v0x5c4fe5f15aa0_0, 0, 4;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x5c4fe5f159c0_0;
    %cmpi/e 3, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.22, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_2.23, 8;
T_2.22 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.23, 8;
 ; End of false expr.
    %blend;
T_2.23;
    %store/vec4 v0x5c4fe5f15aa0_0, 0, 4;
    %jmp T_2.9;
T_2.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5c4fe5f15aa0_0, 0, 4;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5c4fe5f14b10;
T_3 ;
    %wait E_0x5c4fe5ef1160;
    %load/vec4 v0x5c4fe5f15c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c4fe5f15de0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c4fe5f15b80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5c4fe5f15de0_0;
    %assign/vec4 v0x5c4fe5f15b80_0, 0;
    %load/vec4 v0x5c4fe5f15aa0_0;
    %assign/vec4 v0x5c4fe5f15de0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5c4fe5eedd90;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0x5c4fe5f15f40_0;
    %inv;
    %store/vec4 v0x5c4fe5f15f40_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5c4fe5eedd90;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4fe5f15f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4fe5f16280_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5c4fe5f160c0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c4fe5f161c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c4fe5f16000_0, 0, 32;
    %wait E_0x5c4fe5eeff90;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c4fe5f16280_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5c4fe5edd800_0, 0, 3;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5c4fe5f14690_0, 0, 32;
    %fork TD_tb.apply_stimulus, S_0x5c4fe5eedf20;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5c4fe5f14970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4fe5f14a50_0, 0, 1;
    %fork TD_tb.check_output, S_0x5c4fe5f14770;
    %join;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5c4fe5edd800_0, 0, 3;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5c4fe5f14690_0, 0, 32;
    %fork TD_tb.apply_stimulus, S_0x5c4fe5eedf20;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5c4fe5f14970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4fe5f14a50_0, 0, 1;
    %fork TD_tb.check_output, S_0x5c4fe5f14770;
    %join;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5c4fe5edd800_0, 0, 3;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5c4fe5f14690_0, 0, 32;
    %fork TD_tb.apply_stimulus, S_0x5c4fe5eedf20;
    %join;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x5c4fe5f14970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4fe5f14a50_0, 0, 1;
    %fork TD_tb.check_output, S_0x5c4fe5f14770;
    %join;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5c4fe5edd800_0, 0, 3;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5c4fe5f14690_0, 0, 32;
    %fork TD_tb.apply_stimulus, S_0x5c4fe5eedf20;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5c4fe5f14970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4fe5f14a50_0, 0, 1;
    %fork TD_tb.check_output, S_0x5c4fe5f14770;
    %join;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5c4fe5edd800_0, 0, 3;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5c4fe5f14690_0, 0, 32;
    %fork TD_tb.apply_stimulus, S_0x5c4fe5eedf20;
    %join;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5c4fe5f14970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4fe5f14a50_0, 0, 1;
    %fork TD_tb.check_output, S_0x5c4fe5f14770;
    %join;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5c4fe5edd800_0, 0, 3;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5c4fe5f14690_0, 0, 32;
    %fork TD_tb.apply_stimulus, S_0x5c4fe5eedf20;
    %join;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x5c4fe5f14970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4fe5f14a50_0, 0, 1;
    %fork TD_tb.check_output, S_0x5c4fe5f14770;
    %join;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5c4fe5edd800_0, 0, 3;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5c4fe5f14690_0, 0, 32;
    %fork TD_tb.apply_stimulus, S_0x5c4fe5eedf20;
    %join;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5c4fe5f14970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4fe5f14a50_0, 0, 1;
    %fork TD_tb.check_output, S_0x5c4fe5f14770;
    %join;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5c4fe5edd800_0, 0, 3;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5c4fe5f14690_0, 0, 32;
    %fork TD_tb.apply_stimulus, S_0x5c4fe5eedf20;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5c4fe5f14970_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c4fe5f14a50_0, 0, 1;
    %fork TD_tb.check_output, S_0x5c4fe5f14770;
    %join;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5c4fe5edd800_0, 0, 3;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5c4fe5f14690_0, 0, 32;
    %fork TD_tb.apply_stimulus, S_0x5c4fe5eedf20;
    %join;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x5c4fe5f14970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4fe5f14a50_0, 0, 1;
    %fork TD_tb.check_output, S_0x5c4fe5f14770;
    %join;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5c4fe5edd800_0, 0, 3;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5c4fe5f14690_0, 0, 32;
    %fork TD_tb.apply_stimulus, S_0x5c4fe5eedf20;
    %join;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x5c4fe5f14970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4fe5f14a50_0, 0, 1;
    %fork TD_tb.check_output, S_0x5c4fe5f14770;
    %join;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5c4fe5edd800_0, 0, 3;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5c4fe5f14690_0, 0, 32;
    %fork TD_tb.apply_stimulus, S_0x5c4fe5eedf20;
    %join;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0x5c4fe5f14970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4fe5f14a50_0, 0, 1;
    %fork TD_tb.check_output, S_0x5c4fe5f14770;
    %join;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5c4fe5edd800_0, 0, 3;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5c4fe5f14690_0, 0, 32;
    %fork TD_tb.apply_stimulus, S_0x5c4fe5eedf20;
    %join;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x5c4fe5f14970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4fe5f14a50_0, 0, 1;
    %fork TD_tb.check_output, S_0x5c4fe5f14770;
    %join;
    %vpi_call/w 3 74 "$display", "Hint: Total mismatched samples is %1d out of %1d samples", v0x5c4fe5f161c0_0, v0x5c4fe5f16000_0 {0 0 0};
    %vpi_call/w 3 75 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 76 "$display", "Mismatches: %1d in %1d samples", v0x5c4fe5f161c0_0, v0x5c4fe5f16000_0 {0 0 0};
    %vpi_call/w 3 78 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "./sequence_detector_tb.v";
    "outputs_sequence_detector/iter3/response4/top_module.sv";
