# Loading project da
do run_ex3.txt
# ex3.v
# mult_last_2_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:25 on Nov 06,2023
# vlog -reportprogress 300 ex3.v 
# -- Compiling module mult_last2
# ** Error: ex3.v(11): (vlog-2730) Undefined variable: 'q'.
# -- Compiling module mult_last2_tb0
# -- Compiling module mult_last2_tb1
# -- Compiling module mult_last2_tb2
# -- Compiling module mult_last_2_tb
# End time: 01:42:25 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
do run_ex3.txt
# ex3.v
# mult_last_2_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:19 on Nov 06,2023
# vlog -reportprogress 300 ex3.v 
# -- Compiling module mult_last2
# -- Compiling module mult_last2_tb0
# -- Compiling module mult_last2_tb1
# -- Compiling module mult_last2_tb2
# -- Compiling module mult_last_2_tb
# 
# Top level modules:
# 	mult_last_2_tb
# End time: 01:43:19 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" mult_last_2_tb 
# Start time: 01:43:20 on Nov 06,2023
# Loading work.mult_last_2_tb
# Loading work.mult_last2_tb0
# Loading work.mult_last2
# Loading work.mult_last2_tb1
# Loading work.mult_last2_tb2
# TESTBENCH 0: Valori implicite ale parametrilor
# Time	clk	ld	rst_b	in		expected_out	actual_out	Passed(1)/Failed(0)
#    0	000	00	00001	 5		           0	         x	000000000000000000
#    2	001	00	00001	10		           0	         x	000000000000000000
#    4	000	00	00001	10		           0	         x	000000000000000000
#    6	001	00	00001	 5		          50	         x	000000000000000000
#    8	000	00	00001	 5		          50	         x	000000000000000000
#   10	001	00	00001	 0		          50	         x	000000000000000000
#   12	000	00	00001	 0		          50	         x	000000000000000000
#   14	001	00	00001	 5		          25	         x	000000000000000000
#   16	000	00	00001	 5		          25	         x	000000000000000000
#   18	001	00	00001	 2		          10	         x	000000000000000000
#   20	000	00	00001	 2		          10	         x	000000000000000000
#   21	000	01	00001	10		          10	         x	000000000000000000
#   22	001	00	00001	 5		          10	         x	000000000000000000
#   24	000	00	00001	10		          10	         x	000000000000000000
#   26	001	00	00001	13		          65	         x	000000000000000000
#   28	000	00	00001	13		          65	         x	000000000000000000
#   30	001	00	00001	13		         169	         x	000000000000000000
#   32	000	00	00001	13		         169	         x	000000000000000000
#   34	001	00	00001	15		         195	         x	000000000000000000
#   36	000	00	00001	15		         195	         x	000000000000000000
#   38	001	00	00001	15		         225	         x	000000000000000000
#   40	000	00	00001	15		         225	         x	000000000000000000
#   42	001	00	00001	 0		           0	         x	000000000000000000
#   44	000	00	00001	 0		           0	         x	000000000000000000
#   46	001	00	00001	10		           0	         x	000000000000000000
#   48	000	00	00001	10		           0	         x	000000000000000000
#   50	001	00	00001	 3		           0	         x	000000000000000000
#   52	000	00	00000	10		           0	         x	000000000000000000
#   54	001	00	00001	 1		           0	         x	000000000000000000
#   56	000	00	00001	 1		           0	         x	000000000000000000
#   58	001	00	00001	10		          10	         x	000000000000000000
#   60	000	00	00001	10		          10	         x	000000000000000000
#   62	001	00	00001	 0		          10	         x	000000000000000000
#   64	000	00	00001	 0		          10	         x	000000000000000000
#   66	001	00	00001	 0		          10	         x	000000000000000000
#   68	000	00	00001	 0		          10	         x	000000000000000000
# TESTBENCH 1: Modificat valoarea de ignore
# Time	clk	ld	rst_b	in		expected_out	actual_out	Passed(1)/Failed(0)
#  100	000	00	00001	 5		           0	         x	000000000000000000
#  102	001	00	00001	10		           0	         x	000000000000000000
#  104	000	00	00001	10		           0	         x	000000000000000000
#  106	001	00	00001	 5		          50	         x	000000000000000000
#  108	000	00	00001	 5		          50	         x	000000000000000000
#  110	001	00	00001	 8		          50	         x	000000000000000000
#  112	000	00	00001	 8		          50	         x	000000000000000000
#  114	001	00	00001	 5		          25	         x	000000000000000000
#  116	000	00	00001	 5		          25	         x	000000000000000000
#  118	001	00	00001	 2		          10	         x	000000000000000000
#  120	000	00	00001	 2		          10	         x	000000000000000000
#  121	000	01	00001	10		          10	         x	000000000000000000
#  122	001	00	00001	 5		          10	         x	000000000000000000
#  124	000	00	00001	10		          10	         x	000000000000000000
#  126	001	00	00001	13		          65	         x	000000000000000000
#  128	000	00	00001	13		          65	         x	000000000000000000
#  130	001	00	00001	13		         169	         x	000000000000000000
#  132	000	00	00001	13		         169	         x	000000000000000000
#  134	001	00	00001	15		         195	         x	000000000000000000
#  136	000	00	00001	15		         195	         x	000000000000000000
#  138	001	00	00001	15		         225	         x	000000000000000000
#  140	000	00	00001	15		         225	         x	000000000000000000
#  142	001	00	00001	 0		           0	         x	000000000000000000
#  144	000	00	00001	 0		           0	         x	000000000000000000
#  146	001	00	00001	10		           0	         x	000000000000000000
#  148	000	00	00001	10		           0	         x	000000000000000000
#  150	001	00	00001	 3		           0	         x	000000000000000000
#  152	000	00	00000	10		           0	         x	000000000000000000
#  154	001	00	00001	 1		           0	         x	000000000000000000
#  156	000	00	00001	 1		           0	         x	000000000000000000
#  158	001	00	00001	10		          10	         x	000000000000000000
#  160	000	00	00001	10		          10	         x	000000000000000000
#  162	001	00	00001	 8		          10	         x	000000000000000000
#  164	000	00	00001	 8		          10	         x	000000000000000000
#  166	001	00	00001	 8		          10	         x	000000000000000000
#  168	000	00	00001	 8		          10	         x	000000000000000000
# TESTBENCH 2: Modificat numarul de biti
# Time	clk	ld	rst_b	in		expected_out	actual_out	Passed(1)/Failed(0)
#  200	000	00	00001	 5		           0	         x	000000000000000000
#  202	001	00	00001	10		           0	         x	000000000000000000
#  204	000	00	00001	10		           0	         x	000000000000000000
#  206	001	00	00001	 5		          50	         x	000000000000000000
#  208	000	00	00001	 5		          50	         x	000000000000000000
#  210	001	00	00001	 0		          50	         x	000000000000000000
#  212	000	00	00001	 0		          50	         x	000000000000000000
#  214	001	00	00001	 5		          25	         x	000000000000000000
#  216	000	00	00001	 5		          25	         x	000000000000000000
#  218	001	00	00001	 2		          10	         x	000000000000000000
#  220	000	00	00001	 2		          10	         x	000000000000000000
#  221	000	01	00001	10		          10	         x	000000000000000000
#  222	001	00	00001	 5		          10	         x	000000000000000000
#  224	000	00	00001	10		          10	         x	000000000000000000
#  226	001	00	00001	13		          65	         x	000000000000000000
#  228	000	00	00001	13		          65	         x	000000000000000000
#  230	001	00	00001	13		         169	         x	000000000000000000
#  232	000	00	00001	13		         169	         x	000000000000000000
#  234	001	00	00001	63		         819	         x	000000000000000000
#  236	000	00	00001	63		         819	         x	000000000000000000
#  238	001	00	00001	63		        3969	         x	000000000000000000
#  240	000	00	00001	63		        3969	         x	000000000000000000
#  242	001	00	00001	 0		           0	         x	000000000000000000
#  244	000	00	00001	 0		           0	         x	000000000000000000
#  246	001	00	00001	10		           0	         x	000000000000000000
#  248	000	00	00001	10		           0	         x	000000000000000000
#  250	001	00	00001	 3		           0	         x	000000000000000000
#  252	000	00	00000	10		           0	         x	000000000000000000
#  254	001	00	00001	 1		           0	         x	000000000000000000
#  256	000	00	00001	 1		           0	         x	000000000000000000
#  258	001	00	00001	10		          10	         x	000000000000000000
#  260	000	00	00001	10		          10	         x	000000000000000000
#  262	001	00	00001	 0		          10	         x	000000000000000000
#  264	000	00	00001	 0		          10	         x	000000000000000000
#  266	001	00	00001	 0		          10	         x	000000000000000000
#  268	000	00	00001	 0		          10	         x	000000000000000000
# All Passed / All Total:   0 /  60
# Nota: 0. 0
# End time: 01:43:24 on Nov 06,2023, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
do run_ex3.txt
# ex3.v
# mult_last_2_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:44:43 on Nov 06,2023
# vlog -reportprogress 300 ex3.v 
# -- Compiling module mult_last2
# -- Compiling module mult_last2_tb0
# -- Compiling module mult_last2_tb1
# -- Compiling module mult_last2_tb2
# -- Compiling module mult_last_2_tb
# 
# Top level modules:
# 	mult_last_2_tb
# End time: 01:44:43 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" mult_last_2_tb 
# Start time: 01:44:43 on Nov 06,2023
# Loading work.mult_last_2_tb
# Loading work.mult_last2_tb0
# Loading work.mult_last2
# Loading work.mult_last2_tb1
# Loading work.mult_last2_tb2
# TESTBENCH 0: Valori implicite ale parametrilor
# Time	clk	ld	rst_b	in		expected_out	actual_out	Passed(1)/Failed(0)
#    0	000	00	00001	 5		           0	         x	000000000000000000
#    2	001	00	00001	10		           0	         x	000000000000000000
#    4	000	00	00001	10		           0	         x	000000000000000000
#    6	001	00	00001	 5		          50	         x	000000000000000000
#    8	000	00	00001	 5		          50	         x	000000000000000000
#   10	001	00	00001	 0		          50	         x	000000000000000000
#   12	000	00	00001	 0		          50	         x	000000000000000000
#   14	001	00	00001	 5		          25	         x	000000000000000000
#   16	000	00	00001	 5		          25	         x	000000000000000000
#   18	001	00	00001	 2		          10	         x	000000000000000000
#   20	000	00	00001	 2		          10	         x	000000000000000000
#   21	000	01	00001	10		          10	         x	000000000000000000
#   22	001	00	00001	 5		          10	         x	000000000000000000
#   24	000	00	00001	10		          10	         x	000000000000000000
#   26	001	00	00001	13		          65	         x	000000000000000000
#   28	000	00	00001	13		          65	         x	000000000000000000
#   30	001	00	00001	13		         169	         x	000000000000000000
#   32	000	00	00001	13		         169	         x	000000000000000000
#   34	001	00	00001	15		         195	         x	000000000000000000
#   36	000	00	00001	15		         195	         x	000000000000000000
#   38	001	00	00001	15		         225	         x	000000000000000000
#   40	000	00	00001	15		         225	         x	000000000000000000
#   42	001	00	00001	 0		           0	         x	000000000000000000
#   44	000	00	00001	 0		           0	         x	000000000000000000
#   46	001	00	00001	10		           0	         x	000000000000000000
#   48	000	00	00001	10		           0	         x	000000000000000000
#   50	001	00	00001	 3		           0	         x	000000000000000000
#   52	000	00	00000	10		           0	         x	000000000000000000
#   54	001	00	00001	 1		           0	         x	000000000000000000
#   56	000	00	00001	 1		           0	         x	000000000000000000
#   58	001	00	00001	10		          10	         x	000000000000000000
#   60	000	00	00001	10		          10	         x	000000000000000000
#   62	001	00	00001	 0		          10	         x	000000000000000000
#   64	000	00	00001	 0		          10	         x	000000000000000000
#   66	001	00	00001	 0		          10	         x	000000000000000000
#   68	000	00	00001	 0		          10	         x	000000000000000000
# TESTBENCH 1: Modificat valoarea de ignore
# Time	clk	ld	rst_b	in		expected_out	actual_out	Passed(1)/Failed(0)
#  100	000	00	00001	 5		           0	         x	000000000000000000
#  102	001	00	00001	10		           0	         x	000000000000000000
#  104	000	00	00001	10		           0	         x	000000000000000000
#  106	001	00	00001	 5		          50	         x	000000000000000000
#  108	000	00	00001	 5		          50	         x	000000000000000000
#  110	001	00	00001	 8		          50	         x	000000000000000000
#  112	000	00	00001	 8		          50	         x	000000000000000000
#  114	001	00	00001	 5		          25	         x	000000000000000000
#  116	000	00	00001	 5		          25	         x	000000000000000000
#  118	001	00	00001	 2		          10	         x	000000000000000000
#  120	000	00	00001	 2		          10	         x	000000000000000000
#  121	000	01	00001	10		          10	         x	000000000000000000
#  122	001	00	00001	 5		          10	         x	000000000000000000
#  124	000	00	00001	10		          10	         x	000000000000000000
#  126	001	00	00001	13		          65	         x	000000000000000000
#  128	000	00	00001	13		          65	         x	000000000000000000
#  130	001	00	00001	13		         169	         x	000000000000000000
#  132	000	00	00001	13		         169	         x	000000000000000000
#  134	001	00	00001	15		         195	         x	000000000000000000
#  136	000	00	00001	15		         195	         x	000000000000000000
#  138	001	00	00001	15		         225	         x	000000000000000000
#  140	000	00	00001	15		         225	         x	000000000000000000
#  142	001	00	00001	 0		           0	         x	000000000000000000
#  144	000	00	00001	 0		           0	         x	000000000000000000
#  146	001	00	00001	10		           0	         x	000000000000000000
#  148	000	00	00001	10		           0	         x	000000000000000000
#  150	001	00	00001	 3		           0	         x	000000000000000000
#  152	000	00	00000	10		           0	         x	000000000000000000
#  154	001	00	00001	 1		           0	         x	000000000000000000
#  156	000	00	00001	 1		           0	         x	000000000000000000
#  158	001	00	00001	10		          10	         x	000000000000000000
#  160	000	00	00001	10		          10	         x	000000000000000000
#  162	001	00	00001	 8		          10	         x	000000000000000000
#  164	000	00	00001	 8		          10	         x	000000000000000000
#  166	001	00	00001	 8		          10	         x	000000000000000000
#  168	000	00	00001	 8		          10	         x	000000000000000000
# TESTBENCH 2: Modificat numarul de biti
# Time	clk	ld	rst_b	in		expected_out	actual_out	Passed(1)/Failed(0)
#  200	000	00	00001	 5		           0	         x	000000000000000000
#  202	001	00	00001	10		           0	         x	000000000000000000
#  204	000	00	00001	10		           0	         x	000000000000000000
#  206	001	00	00001	 5		          50	         x	000000000000000000
#  208	000	00	00001	 5		          50	         x	000000000000000000
#  210	001	00	00001	 0		          50	         x	000000000000000000
#  212	000	00	00001	 0		          50	         x	000000000000000000
#  214	001	00	00001	 5		          25	         x	000000000000000000
#  216	000	00	00001	 5		          25	         x	000000000000000000
#  218	001	00	00001	 2		          10	         x	000000000000000000
#  220	000	00	00001	 2		          10	         x	000000000000000000
#  221	000	01	00001	10		          10	         x	000000000000000000
#  222	001	00	00001	 5		          10	         x	000000000000000000
#  224	000	00	00001	10		          10	         x	000000000000000000
#  226	001	00	00001	13		          65	         x	000000000000000000
#  228	000	00	00001	13		          65	         x	000000000000000000
#  230	001	00	00001	13		         169	         x	000000000000000000
#  232	000	00	00001	13		         169	         x	000000000000000000
#  234	001	00	00001	63		         819	         x	000000000000000000
#  236	000	00	00001	63		         819	         x	000000000000000000
#  238	001	00	00001	63		        3969	         x	000000000000000000
#  240	000	00	00001	63		        3969	         x	000000000000000000
#  242	001	00	00001	 0		           0	         x	000000000000000000
#  244	000	00	00001	 0		           0	         x	000000000000000000
#  246	001	00	00001	10		           0	         x	000000000000000000
#  248	000	00	00001	10		           0	         x	000000000000000000
#  250	001	00	00001	 3		           0	         x	000000000000000000
#  252	000	00	00000	10		           0	         x	000000000000000000
#  254	001	00	00001	 1		           0	         x	000000000000000000
#  256	000	00	00001	 1		           0	         x	000000000000000000
#  258	001	00	00001	10		          10	         x	000000000000000000
#  260	000	00	00001	10		          10	         x	000000000000000000
#  262	001	00	00001	 0		          10	         x	000000000000000000
#  264	000	00	00001	 0		          10	         x	000000000000000000
#  266	001	00	00001	 0		          10	         x	000000000000000000
#  268	000	00	00001	 0		          10	         x	000000000000000000
# All Passed / All Total:   0 /  60
# Nota: 0. 0
# End time: 01:44:46 on Nov 06,2023, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
