 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : dig_tx_system
Version: O-2018.06-SP1
Date   : Wed May 14 22:01:56 2025
****************************************

Operating Conditions: ss0p7v125c   Library: saed32hvt_ss0p7v125c
Wire Load Model Mode: enclosed

  Startpoint: i_dig_tx_system_csn
              (input port clocked by spi_gated_clk)
  Endpoint: o_dig_tx_system_miso_ena
            (output port clocked by spi_gated_clk)
  Path Group: INOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock spi_gated_clk (rise edge)          0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.40       0.40 f
  i_dig_tx_system_csn (in)                 0.01       0.41 f
  u_spi_slave/i_csn (spi_slave)            0.00       0.41 f
  u_spi_slave/U3/Y (OR2X1_LVT)             0.07       0.48 f
  u_spi_slave/o_miso_ena (spi_slave)       0.00       0.48 f
  o_dig_tx_system_miso_ena (out)           0.00       0.48 f
  data arrival time                                   0.48

  clock spi_gated_clk (rise edge)          2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.25       1.75
  output external delay                   -0.28       1.47
  data required time                                  1.47
  -----------------------------------------------------------
  data required time                                  1.47
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: i_dig_tx_system_data_in
              (input port clocked by spi_gated_clk)
  Endpoint: u_spi_slave/mosi_reg_reg[0]
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  spi_slave          8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.40       0.40 f
  i_dig_tx_system_data_in (in)                            0.00       0.40 f
  u_spi_slave/i_mosi (spi_slave)                          0.00       0.40 f
  u_spi_slave/U140/Y (MUX21X1_LVT)                        0.12       0.53 f
  u_spi_slave/mosi_reg_reg[0]/D (DFFARX1_LVT)             0.00       0.53 f
  data arrival time                                                  0.53

  clock spi_gated_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.25       1.75
  u_spi_slave/mosi_reg_reg[0]/CLK (DFFARX1_LVT)           0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: u_spi_slave/state_tx_reg[1]
              (falling edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: o_dig_tx_system_miso
            (output port clocked by spi_gated_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  spi_slave          8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (fall edge)                         1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  u_spi_slave/state_tx_reg[1]/CLK (DFFNARX1_LVT)          0.00       1.00 f
  u_spi_slave/state_tx_reg[1]/Q (DFFNARX1_LVT)            0.20       1.20 f
  u_spi_slave/U33/Y (AOI21X1_LVT)                         0.15       1.35 r
  u_spi_slave/U32/Y (NAND3X0_LVT)                         0.05       1.40 f
  u_spi_slave/U29/Y (NAND4X0_LVT)                         0.07       1.46 r
  u_spi_slave/o_miso (spi_slave)                          0.00       1.46 r
  o_dig_tx_system_miso (out)                              0.00       1.46 r
  data arrival time                                                  1.46

  clock spi_gated_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.25       1.75
  output external delay                                  -0.28       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_dig_tx_control_unit/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: o_dig_tx_system_output_valid
            (output port clocked by sys_clock)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_control_unit
                     ForQA                 saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_control_unit/current_state_reg[2]/CLK (DFFARX2_LVT)
                                                          0.00       0.00 r
  u_dig_tx_control_unit/current_state_reg[2]/Q (DFFARX2_LVT)
                                                          0.26       0.26 r
  u_dig_tx_control_unit/U52/Y (NAND3X0_LVT)               0.08       0.34 f
  u_dig_tx_control_unit/U77/Y (NAND2X0_LVT)               0.12       0.46 r
  u_dig_tx_control_unit/U13/Y (OR2X1_LVT)                 0.09       0.55 r
  u_dig_tx_control_unit/o_dig_tx_control_unit_output_valid (dig_tx_control_unit)
                                                          0.00       0.55 r
  o_dig_tx_system_output_valid (out)                      0.00       0.55 r
  data arrival time                                                  0.55

  clock sys_clock (rise edge)                             1.42       1.42
  clock network delay (ideal)                             0.00       1.42
  clock uncertainty                                      -0.25       1.17
  output external delay                                  -0.28       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: u_dig_tx_reg_file/reg_file_reg[4][8]
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: o_dig_tx_system_regfile_valid
            (output port clocked by sys_clock)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_reg_file/reg_file_reg[4][8]/CLK (DFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_reg_file/reg_file_reg[4][8]/QN (DFFARX1_LVT)
                                                          0.13       0.13 f
  u_dig_tx_reg_file/U61/Y (INVX1_LVT)                     0.04       0.17 r
  u_dig_tx_reg_file/U59/Y (AND2X1_LVT)                    0.06       0.23 r
  u_dig_tx_reg_file/U60/Y (NAND3X0_LVT)                   0.06       0.29 f
  u_dig_tx_reg_file/U56/Y (INVX1_LVT)                     0.06       0.35 r
  u_dig_tx_reg_file/o_dig_tx_reg_file_valid_en (dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32)
                                                          0.00       0.35 r
  o_dig_tx_system_regfile_valid (out)                     0.00       0.35 r
  data arrival time                                                  0.35

  clock sys_clock (rise edge)                             1.42       1.42
  clock network delay (ideal)                             0.00       1.42
  clock uncertainty                                      -0.25       1.17
  output external delay                                  -0.28       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: u_dig_tx_serializer/o_dig_tx_serializer_phy_out_reg
              (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Endpoint: o_dig_tx_system_data_out
            (output port clocked by sys_gated_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_serializer/o_dig_tx_serializer_phy_out_reg/CLK (DFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_serializer/o_dig_tx_serializer_phy_out_reg/Q (DFFARX1_LVT)
                                                          0.22       0.22 r
  u_dig_tx_serializer/o_dig_tx_serializer_phy_out (dig_tx_serializer_32_16_24_55557a)
                                                          0.00       0.22 r
  o_dig_tx_system_data_out (out)                          0.00       0.22 r
  data arrival time                                                  0.22

  clock sys_gated_clk (rise edge)                         1.42       1.42
  clock network delay (ideal)                             0.00       1.42
  clock uncertainty                                      -0.25       1.17
  output external delay                                  -0.28       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: u_dig_tx_reg_file/o_dig_tx_reg_file_sys_tx_done_reg
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: o_dig_tx_system_done
            (output port clocked by sys_clock)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_reg_file/o_dig_tx_reg_file_sys_tx_done_reg/CLK (DFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_reg_file/o_dig_tx_reg_file_sys_tx_done_reg/Q (DFFARX1_LVT)
                                                          0.22       0.22 r
  u_dig_tx_reg_file/o_dig_tx_reg_file_sys_tx_done (dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32)
                                                          0.00       0.22 r
  o_dig_tx_system_done (out)                              0.00       0.22 r
  data arrival time                                                  0.22

  clock sys_clock (rise edge)                             1.42       1.42
  clock network delay (ideal)                             0.00       1.42
  clock uncertainty                                      -0.25       1.17
  output external delay                                  -0.28       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: u_dig_tx_crc/o_dig_tx_crc_valid_reg
              (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Endpoint: o_dig_tx_system_crc_valid
            (output port clocked by sys_gated_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_crc/o_dig_tx_crc_valid_reg/CLK (DFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_crc/o_dig_tx_crc_valid_reg/Q (DFFARX1_LVT)     0.22       0.22 r
  u_dig_tx_crc/o_dig_tx_crc_valid (dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56)
                                                          0.00       0.22 r
  o_dig_tx_system_crc_valid (out)                         0.00       0.22 r
  data arrival time                                                  0.22

  clock sys_gated_clk (rise edge)                         1.42       1.42
  clock network delay (ideal)                             0.00       1.42
  clock uncertainty                                      -0.25       1.17
  output external delay                                  -0.28       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: o_dig_tx_system_data_slave_out[7]
            (output port clocked by spi_gated_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8
                     8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]/Q (DFFARX1_LVT)
                                                          0.22       0.22 f
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr[1] (dig_tx_fifo_re_ptr_handler_PTR_WIDTH2)
                                                          0.00       0.22 f
  u_dig_tx_asyn_fifo_write/fifom/i_dig_tx_fifo_mem_b_rptr[1] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2)
                                                          0.00       0.22 f
  u_dig_tx_asyn_fifo_write/fifom/U10/Y (INVX1_LVT)        0.08       0.31 r
  u_dig_tx_asyn_fifo_write/fifom/U23/Y (AND2X1_LVT)       0.08       0.38 r
  u_dig_tx_asyn_fifo_write/fifom/U20/Y (AO222X1_RVT)      0.24       0.62 r
  u_dig_tx_asyn_fifo_write/fifom/o_dig_tx_fifo_mem_data_out[7] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2)
                                                          0.00       0.62 r
  u_dig_tx_asyn_fifo_write/o_dig_tx_asyn_fifo_data_out[7] (dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8)
                                                          0.00       0.62 r
  o_dig_tx_system_data_slave_out[7] (out)                 0.00       0.62 r
  data arrival time                                                  0.62

  clock spi_gated_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.25       1.75
  output external delay                                  -0.28       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: o_dig_tx_system_data_slave_out[6]
            (output port clocked by spi_gated_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8
                     8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]/Q (DFFARX1_LVT)
                                                          0.24       0.24 r
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr[1] (dig_tx_fifo_re_ptr_handler_PTR_WIDTH2)
                                                          0.00       0.24 r
  u_dig_tx_asyn_fifo_write/fifom/i_dig_tx_fifo_mem_b_rptr[1] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2)
                                                          0.00       0.24 r
  u_dig_tx_asyn_fifo_write/fifom/U16/Y (NBUFFX2_LVT)      0.08       0.32 r
  u_dig_tx_asyn_fifo_write/fifom/U24/Y (NAND2X0_HVT)      0.15       0.47 f
  u_dig_tx_asyn_fifo_write/fifom/U67/Y (NAND3X0_LVT)      0.11       0.58 r
  u_dig_tx_asyn_fifo_write/fifom/o_dig_tx_fifo_mem_data_out[6] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2)
                                                          0.00       0.58 r
  u_dig_tx_asyn_fifo_write/o_dig_tx_asyn_fifo_data_out[6] (dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8)
                                                          0.00       0.58 r
  o_dig_tx_system_data_slave_out[6] (out)                 0.00       0.58 r
  data arrival time                                                  0.58

  clock spi_gated_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.25       1.75
  output external delay                                  -0.28       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: o_dig_tx_system_data_slave_out[5]
            (output port clocked by spi_gated_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8
                     8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]/Q (DFFARX1_LVT)
                                                          0.24       0.24 r
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr[1] (dig_tx_fifo_re_ptr_handler_PTR_WIDTH2)
                                                          0.00       0.24 r
  u_dig_tx_asyn_fifo_write/fifom/i_dig_tx_fifo_mem_b_rptr[1] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2)
                                                          0.00       0.24 r
  u_dig_tx_asyn_fifo_write/fifom/U16/Y (NBUFFX2_LVT)      0.08       0.32 r
  u_dig_tx_asyn_fifo_write/fifom/U27/Y (NAND2X0_HVT)      0.15       0.47 f
  u_dig_tx_asyn_fifo_write/fifom/U62/Y (NAND3X0_LVT)      0.11       0.58 r
  u_dig_tx_asyn_fifo_write/fifom/o_dig_tx_fifo_mem_data_out[5] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2)
                                                          0.00       0.58 r
  u_dig_tx_asyn_fifo_write/o_dig_tx_asyn_fifo_data_out[5] (dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8)
                                                          0.00       0.58 r
  o_dig_tx_system_data_slave_out[5] (out)                 0.00       0.58 r
  data arrival time                                                  0.58

  clock spi_gated_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.25       1.75
  output external delay                                  -0.28       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: o_dig_tx_system_data_slave_out[1]
            (output port clocked by spi_gated_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8
                     8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]/Q (DFFARX1_LVT)
                                                          0.24       0.24 r
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr[1] (dig_tx_fifo_re_ptr_handler_PTR_WIDTH2)
                                                          0.00       0.24 r
  u_dig_tx_asyn_fifo_write/fifom/i_dig_tx_fifo_mem_b_rptr[1] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2)
                                                          0.00       0.24 r
  u_dig_tx_asyn_fifo_write/fifom/U16/Y (NBUFFX2_LVT)      0.08       0.32 r
  u_dig_tx_asyn_fifo_write/fifom/U25/Y (NAND2X0_HVT)      0.15       0.47 f
  u_dig_tx_asyn_fifo_write/fifom/U44/Y (NAND3X0_LVT)      0.11       0.58 r
  u_dig_tx_asyn_fifo_write/fifom/o_dig_tx_fifo_mem_data_out[1] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2)
                                                          0.00       0.58 r
  u_dig_tx_asyn_fifo_write/o_dig_tx_asyn_fifo_data_out[1] (dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8)
                                                          0.00       0.58 r
  o_dig_tx_system_data_slave_out[1] (out)                 0.00       0.58 r
  data arrival time                                                  0.58

  clock spi_gated_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.25       1.75
  output external delay                                  -0.28       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: u_spi_slave/bit_cnt_reg_reg[0]
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: u_spi_slave/state_tx_reg[0]
            (falling edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: spi_gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  spi_slave          8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spi_slave/bit_cnt_reg_reg[0]/CLK (DFFARX1_LVT)        0.00       0.00 r
  u_spi_slave/bit_cnt_reg_reg[0]/QN (DFFARX1_LVT)         0.13       0.13 f
  u_spi_slave/U20/Y (INVX1_LVT)                           0.05       0.18 r
  u_spi_slave/U21/Y (NAND3X0_LVT)                         0.09       0.27 f
  u_spi_slave/U10/Y (INVX0_LVT)                           0.09       0.36 r
  u_spi_slave/U173/Y (NAND3X0_LVT)                        0.05       0.41 f
  u_spi_slave/U174/Y (AND2X1_LVT)                         0.09       0.50 f
  u_spi_slave/U118/Y (AO221X1_LVT)                        0.13       0.63 f
  u_spi_slave/state_tx_reg[0]/D (DFFNARX1_LVT)            0.00       0.63 f
  data arrival time                                                  0.63

  clock spi_gated_clk (fall edge)                         1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.25       0.75
  u_spi_slave/state_tx_reg[0]/CLK (DFFNARX1_LVT)          0.00       0.75 f
  library setup time                                     -0.12       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spi_slave/mosi_reg_reg[7]
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: u_spi_slave/state_tx_reg[2]
            (falling edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: spi_gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  spi_slave          8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spi_slave/mosi_reg_reg[7]/CLK (DFFARX1_LVT)           0.00       0.00 r
  u_spi_slave/mosi_reg_reg[7]/Q (DFFARX1_LVT)             0.23       0.23 r
  u_spi_slave/U7/Y (INVX1_LVT)                            0.02       0.25 f
  u_spi_slave/U13/Y (AND2X4_LVT)                          0.10       0.35 f
  u_spi_slave/U178/Y (NAND4X0_LVT)                        0.08       0.43 r
  u_spi_slave/U179/Y (NAND2X0_LVT)                        0.04       0.47 f
  u_spi_slave/U133/Y (NAND2X0_LVT)                        0.09       0.56 r
  u_spi_slave/U128/Y (NAND4X0_LVT)                        0.06       0.62 f
  u_spi_slave/state_tx_reg[2]/D (DFFNARX1_LVT)            0.00       0.62 f
  data arrival time                                                  0.62

  clock spi_gated_clk (fall edge)                         1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.25       0.75
  u_spi_slave/state_tx_reg[2]/CLK (DFFNARX1_LVT)          0.00       0.75 f
  library setup time                                     -0.13       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: u_spi_slave/miso_reg_reg[6]
            (falling edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: spi_gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8
                     8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2
                     8000                  saed32hvt_ss0p7v125c
  spi_slave          8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]/Q (DFFARX1_LVT)
                                                          0.22       0.22 f
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr[1] (dig_tx_fifo_re_ptr_handler_PTR_WIDTH2)
                                                          0.00       0.22 f
  u_dig_tx_asyn_fifo_write/fifom/i_dig_tx_fifo_mem_b_rptr[1] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2)
                                                          0.00       0.22 f
  u_dig_tx_asyn_fifo_write/fifom/U16/Y (NBUFFX2_LVT)      0.08       0.31 f
  u_dig_tx_asyn_fifo_write/fifom/U27/Y (NAND2X0_HVT)      0.11       0.42 r
  u_dig_tx_asyn_fifo_write/fifom/U62/Y (NAND3X0_LVT)      0.06       0.48 f
  u_dig_tx_asyn_fifo_write/fifom/o_dig_tx_fifo_mem_data_out[5] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2)
                                                          0.00       0.48 f
  u_dig_tx_asyn_fifo_write/o_dig_tx_asyn_fifo_data_out[5] (dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8)
                                                          0.00       0.48 f
  u_spi_slave/i_rf_din[5] (spi_slave)                     0.00       0.48 f
  u_spi_slave/U69/Y (NAND2X0_LVT)                         0.08       0.56 r
  u_spi_slave/U70/Y (NAND3X0_LVT)                         0.06       0.62 f
  u_spi_slave/miso_reg_reg[6]/D (DFFNARX1_LVT)            0.00       0.62 f
  data arrival time                                                  0.62

  clock spi_gated_clk (fall edge)                         1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.25       0.75
  u_spi_slave/miso_reg_reg[6]/CLK (DFFNARX1_LVT)          0.00       0.75 f
  library setup time                                     -0.13       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: u_spi_slave/miso_reg_reg[7]
            (falling edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: spi_gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8
                     8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2
                     8000                  saed32hvt_ss0p7v125c
  spi_slave          8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]/Q (DFFARX1_LVT)
                                                          0.24       0.24 r
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr[1] (dig_tx_fifo_re_ptr_handler_PTR_WIDTH2)
                                                          0.00       0.24 r
  u_dig_tx_asyn_fifo_write/fifom/i_dig_tx_fifo_mem_b_rptr[1] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2)
                                                          0.00       0.24 r
  u_dig_tx_asyn_fifo_write/fifom/U16/Y (NBUFFX2_LVT)      0.08       0.32 r
  u_dig_tx_asyn_fifo_write/fifom/U24/Y (NAND2X0_HVT)      0.15       0.47 f
  u_dig_tx_asyn_fifo_write/fifom/U67/Y (NAND3X0_LVT)      0.11       0.58 r
  u_dig_tx_asyn_fifo_write/fifom/o_dig_tx_fifo_mem_data_out[6] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2)
                                                          0.00       0.58 r
  u_dig_tx_asyn_fifo_write/o_dig_tx_asyn_fifo_data_out[6] (dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8)
                                                          0.00       0.58 r
  u_spi_slave/i_rf_din[6] (spi_slave)                     0.00       0.58 r
  u_spi_slave/U60/Y (NAND2X0_LVT)                         0.04       0.62 f
  u_spi_slave/U61/Y (NAND3X0_LVT)                         0.06       0.68 r
  u_spi_slave/miso_reg_reg[7]/D (DFFNARX1_LVT)            0.00       0.68 r
  data arrival time                                                  0.68

  clock spi_gated_clk (fall edge)                         1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.25       0.75
  u_spi_slave/miso_reg_reg[7]/CLK (DFFNARX1_LVT)          0.00       0.75 f
  library setup time                                     -0.07       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spi_slave/mosi_reg_reg[4]
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: u_spi_slave/state_tx_reg[1]
            (falling edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: spi_gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  spi_slave          8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spi_slave/mosi_reg_reg[4]/CLK (DFFARX1_LVT)           0.00       0.00 r
  u_spi_slave/mosi_reg_reg[4]/QN (DFFARX1_LVT)            0.17       0.17 r
  u_spi_slave/U22/Y (INVX1_LVT)                           0.05       0.22 f
  u_spi_slave/U103/Y (AOI21X1_LVT)                        0.12       0.34 r
  u_spi_slave/U137/Y (NAND2X0_LVT)                        0.04       0.38 f
  u_spi_slave/U172/Y (AO21X1_LVT)                         0.11       0.49 f
  u_spi_slave/U126/Y (NAND3X0_LVT)                        0.06       0.55 r
  u_spi_slave/U122/Y (NAND4X0_LVT)                        0.07       0.61 f
  u_spi_slave/state_tx_reg[1]/D (DFFNARX1_LVT)            0.00       0.61 f
  data arrival time                                                  0.61

  clock spi_gated_clk (fall edge)                         1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.25       0.75
  u_spi_slave/state_tx_reg[1]/CLK (DFFNARX1_LVT)          0.00       0.75 f
  library setup time                                     -0.13       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: u_spi_slave/mosi_reg_reg[3]
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: u_dig_tx_asyn_fifo_read/wptr_h/o_dig_tx_fifo_wr_ptr_handler_full_reg
            (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: spi_gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  spi_slave          8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_wr_ptr_handler_PTR_WIDTH3
                     ForQA                 saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spi_slave/mosi_reg_reg[3]/CLK (DFFARX1_LVT)           0.00       0.00 r
  u_spi_slave/mosi_reg_reg[3]/QN (DFFARX1_LVT)            0.14       0.14 f
  u_spi_slave/U75/Y (AND2X1_LVT)                          0.09       0.23 f
  u_spi_slave/U41/Y (AND3X1_LVT)                          0.10       0.34 f
  u_spi_slave/U137/Y (NAND2X0_LVT)                        0.07       0.40 r
  u_spi_slave/U172/Y (AO21X1_LVT)                         0.10       0.50 r
  u_spi_slave/U126/Y (NAND3X0_LVT)                        0.06       0.56 f
  u_spi_slave/U45/Y (NAND3X0_LVT)                         0.09       0.65 r
  u_spi_slave/U62/Y (INVX0_LVT)                           0.02       0.67 f
  u_spi_slave/U14/Y (AND3X2_LVT)                          0.12       0.79 f
  u_spi_slave/fifo_wr_enable (spi_slave)                  0.00       0.79 f
  U4/Y (OR2X1_LVT)                                        0.09       0.89 f
  u_dig_tx_asyn_fifo_read/i_dig_tx_asyn_fifo_wr_en (dig_tx_asyn_fifo_FIFO_DEPTH8_REGISTER_WIDTH8_ADDRESS_WIDTH3_VALID_WIDTH1)
                                                          0.00       0.89 f
  u_dig_tx_asyn_fifo_read/wptr_h/i_dig_tx_fifo_wr_ptr_handler_wr_en (dig_tx_fifo_wr_ptr_handler_PTR_WIDTH3)
                                                          0.00       0.89 f
  u_dig_tx_asyn_fifo_read/wptr_h/U20/Y (NAND3X0_LVT)      0.07       0.95 r
  u_dig_tx_asyn_fifo_read/wptr_h/U4/Y (OR2X2_LVT)         0.09       1.04 r
  u_dig_tx_asyn_fifo_read/wptr_h/U11/Y (OR2X1_LVT)        0.09       1.13 r
  u_dig_tx_asyn_fifo_read/wptr_h/U21/Y (XNOR2X2_LVT)      0.12       1.25 f
  u_dig_tx_asyn_fifo_read/wptr_h/U24/Y (XOR2X2_LVT)       0.14       1.40 r
  u_dig_tx_asyn_fifo_read/wptr_h/U18/Y (XOR2X2_LVT)       0.13       1.53 f
  u_dig_tx_asyn_fifo_read/wptr_h/U31/Y (AND4X1_LVT)       0.12       1.65 f
  u_dig_tx_asyn_fifo_read/wptr_h/o_dig_tx_fifo_wr_ptr_handler_full_reg/D (DFFARX1_LVT)
                                                          0.00       1.65 f
  data arrival time                                                  1.65

  clock spi_gated_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.25       1.75
  u_dig_tx_asyn_fifo_read/wptr_h/o_dig_tx_fifo_wr_ptr_handler_full_reg/CLK (DFFARX1_LVT)
                                                          0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: u_spi_slave/miso_reg_reg[2]
            (falling edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: spi_gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8
                     8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2
                     8000                  saed32hvt_ss0p7v125c
  spi_slave          8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]/Q (DFFARX1_LVT)
                                                          0.24       0.24 r
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr[1] (dig_tx_fifo_re_ptr_handler_PTR_WIDTH2)
                                                          0.00       0.24 r
  u_dig_tx_asyn_fifo_write/fifom/i_dig_tx_fifo_mem_b_rptr[1] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2)
                                                          0.00       0.24 r
  u_dig_tx_asyn_fifo_write/fifom/U16/Y (NBUFFX2_LVT)      0.08       0.32 r
  u_dig_tx_asyn_fifo_write/fifom/U25/Y (NAND2X0_HVT)      0.15       0.47 f
  u_dig_tx_asyn_fifo_write/fifom/U44/Y (NAND3X0_LVT)      0.11       0.58 r
  u_dig_tx_asyn_fifo_write/fifom/o_dig_tx_fifo_mem_data_out[1] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2)
                                                          0.00       0.58 r
  u_dig_tx_asyn_fifo_write/o_dig_tx_asyn_fifo_data_out[1] (dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8)
                                                          0.00       0.58 r
  u_spi_slave/i_rf_din[1] (spi_slave)                     0.00       0.58 r
  u_spi_slave/U79/Y (NAND2X0_LVT)                         0.04       0.62 f
  u_spi_slave/U80/Y (NAND3X0_LVT)                         0.06       0.68 r
  u_spi_slave/miso_reg_reg[2]/D (DFFNARX1_LVT)            0.00       0.68 r
  data arrival time                                                  0.68

  clock spi_gated_clk (fall edge)                         1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.25       0.75
  u_spi_slave/miso_reg_reg[2]/CLK (DFFNARX1_LVT)          0.00       0.75 f
  library setup time                                     -0.06       0.69
  data required time                                                 0.69
  --------------------------------------------------------------------------
  data required time                                                 0.69
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: u_spi_slave/miso_reg_reg[3]
            (falling edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: spi_gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8
                     8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2
                     8000                  saed32hvt_ss0p7v125c
  spi_slave          8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]/Q (DFFARX1_LVT)
                                                          0.24       0.24 r
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr[1] (dig_tx_fifo_re_ptr_handler_PTR_WIDTH2)
                                                          0.00       0.24 r
  u_dig_tx_asyn_fifo_write/fifom/i_dig_tx_fifo_mem_b_rptr[1] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2)
                                                          0.00       0.24 r
  u_dig_tx_asyn_fifo_write/fifom/U16/Y (NBUFFX2_LVT)      0.08       0.32 r
  u_dig_tx_asyn_fifo_write/fifom/U26/Y (NAND2X0_HVT)      0.15       0.47 f
  u_dig_tx_asyn_fifo_write/fifom/U49/Y (NAND3X0_LVT)      0.11       0.58 r
  u_dig_tx_asyn_fifo_write/fifom/o_dig_tx_fifo_mem_data_out[2] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2)
                                                          0.00       0.58 r
  u_dig_tx_asyn_fifo_write/o_dig_tx_asyn_fifo_data_out[2] (dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8)
                                                          0.00       0.58 r
  u_spi_slave/i_rf_din[2] (spi_slave)                     0.00       0.58 r
  u_spi_slave/U73/Y (NAND2X0_LVT)                         0.04       0.62 f
  u_spi_slave/U74/Y (NAND3X0_LVT)                         0.06       0.68 r
  u_spi_slave/miso_reg_reg[3]/D (DFFNARX1_LVT)            0.00       0.68 r
  data arrival time                                                  0.68

  clock spi_gated_clk (fall edge)                         1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.25       0.75
  u_spi_slave/miso_reg_reg[3]/CLK (DFFNARX1_LVT)          0.00       0.75 f
  library setup time                                     -0.06       0.69
  data required time                                                 0.69
  --------------------------------------------------------------------------
  data required time                                                 0.69
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: u_spi_slave/miso_reg_reg[1]
            (falling edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: spi_gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8
                     8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2
                     8000                  saed32hvt_ss0p7v125c
  spi_slave          8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]/Q (DFFARX1_LVT)
                                                          0.24       0.24 r
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr[1] (dig_tx_fifo_re_ptr_handler_PTR_WIDTH2)
                                                          0.00       0.24 r
  u_dig_tx_asyn_fifo_write/fifom/i_dig_tx_fifo_mem_b_rptr[1] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2)
                                                          0.00       0.24 r
  u_dig_tx_asyn_fifo_write/fifom/U10/Y (INVX1_LVT)        0.06       0.30 f
  u_dig_tx_asyn_fifo_write/fifom/U23/Y (AND2X1_LVT)       0.09       0.39 f
  u_dig_tx_asyn_fifo_write/fifom/U39/Y (AO222X1_LVT)      0.12       0.51 f
  u_dig_tx_asyn_fifo_write/fifom/o_dig_tx_fifo_mem_data_out[0] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2)
                                                          0.00       0.51 f
  u_dig_tx_asyn_fifo_write/o_dig_tx_asyn_fifo_data_out[0] (dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8)
                                                          0.00       0.51 f
  u_spi_slave/i_rf_din[0] (spi_slave)                     0.00       0.51 f
  u_spi_slave/U205/Y (AO22X1_LVT)                         0.11       0.62 f
  u_spi_slave/miso_reg_reg[1]/D (DFFNARX1_LVT)            0.00       0.62 f
  data arrival time                                                  0.62

  clock spi_gated_clk (fall edge)                         1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.25       0.75
  u_spi_slave/miso_reg_reg[1]/CLK (DFFNARX1_LVT)          0.00       0.75 f
  library setup time                                     -0.12       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[0]
              (rising edge-triggered flip-flop clocked by spi_gated_clk)
  Endpoint: u_spi_slave/miso_reg_reg[4]
            (falling edge-triggered flip-flop clocked by spi_gated_clk)
  Path Group: spi_gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_re_ptr_handler_PTR_WIDTH2
                     ForQA                 saed32hvt_ss0p7v125c
  dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8
                     8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2
                     8000                  saed32hvt_ss0p7v125c
  spi_slave          8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock spi_gated_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[0]/CLK (DFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[0]/QN (DFFARX1_LVT)
                                                          0.13       0.13 f
  u_dig_tx_asyn_fifo_write/rptr_h/U5/Y (INVX1_LVT)        0.08       0.22 r
  u_dig_tx_asyn_fifo_write/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr[0] (dig_tx_fifo_re_ptr_handler_PTR_WIDTH2)
                                                          0.00       0.22 r
  u_dig_tx_asyn_fifo_write/fifom/i_dig_tx_fifo_mem_b_rptr[0] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2)
                                                          0.00       0.22 r
  u_dig_tx_asyn_fifo_write/fifom/U22/Y (NAND2X0_HVT)      0.17       0.39 f
  u_dig_tx_asyn_fifo_write/fifom/U17/Y (AND2X1_LVT)       0.12       0.51 f
  u_dig_tx_asyn_fifo_write/fifom/U21/Y (NAND2X0_LVT)      0.06       0.57 r
  u_dig_tx_asyn_fifo_write/fifom/o_dig_tx_fifo_mem_data_out[3] (dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2)
                                                          0.00       0.57 r
  u_dig_tx_asyn_fifo_write/o_dig_tx_asyn_fifo_data_out[3] (dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8)
                                                          0.00       0.57 r
  u_spi_slave/i_rf_din[3] (spi_slave)                     0.00       0.57 r
  u_spi_slave/U66/Y (NAND2X0_LVT)                         0.04       0.61 f
  u_spi_slave/U67/Y (NAND3X0_LVT)                         0.06       0.67 r
  u_spi_slave/miso_reg_reg[4]/D (DFFNARX1_LVT)            0.00       0.67 r
  data arrival time                                                  0.67

  clock spi_gated_clk (fall edge)                         1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.25       0.75
  u_spi_slave/miso_reg_reg[4]/CLK (DFFNARX1_LVT)          0.00       0.75 f
  library setup time                                     -0.06       0.69
  data required time                                                 0.69
  --------------------------------------------------------------------------
  data required time                                                 0.69
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: u_dig_tx_reg_file/reg_file_reg[4][8]
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_asyn_fifo_read/rptr_h/o_dig_tx_fifo_re_ptr_handler_empty_reg
            (rising edge-triggered flip-flop clocked by sys_clock)
  Path Group: sys_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32
                     8000                  saed32hvt_ss0p7v125c
  dig_tx_control_unit
                     ForQA                 saed32hvt_ss0p7v125c
  dig_tx_fifo_re_ptr_handler_PTR_WIDTH3
                     ForQA                 saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_reg_file/reg_file_reg[4][8]/CLK (DFFARX1_LVT)
                                                          0.00       0.00 r
  u_dig_tx_reg_file/reg_file_reg[4][8]/QN (DFFARX1_LVT)
                                                          0.13       0.13 f
  u_dig_tx_reg_file/U61/Y (INVX1_LVT)                     0.04       0.17 r
  u_dig_tx_reg_file/U59/Y (AND2X1_LVT)                    0.06       0.23 r
  u_dig_tx_reg_file/U60/Y (NAND3X0_LVT)                   0.06       0.29 f
  u_dig_tx_reg_file/U56/Y (INVX1_LVT)                     0.06       0.35 r
  u_dig_tx_reg_file/o_dig_tx_reg_file_valid_en (dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32)
                                                          0.00       0.35 r
  u_dig_tx_control_unit/i_dig_tx_control_unit_regfile_valid_en (dig_tx_control_unit)
                                                          0.00       0.35 r
  u_dig_tx_control_unit/U32/Y (INVX1_LVT)                 0.02       0.38 f
  u_dig_tx_control_unit/U31/Y (NAND3X0_LVT)               0.05       0.43 r
  u_dig_tx_control_unit/U30/Y (NAND3X0_LVT)               0.07       0.51 f
  u_dig_tx_control_unit/o_dig_tx_control_unit_fifo_re_en (dig_tx_control_unit)
                                                          0.00       0.51 f
  u_dig_tx_asyn_fifo_read/i_dig_tx_asyn_fifo_re_en (dig_tx_asyn_fifo_FIFO_DEPTH8_REGISTER_WIDTH8_ADDRESS_WIDTH3_VALID_WIDTH1)
                                                          0.00       0.51 f
  u_dig_tx_asyn_fifo_read/rptr_h/i_dig_tx_fifo_re_ptr_handler_re_en (dig_tx_fifo_re_ptr_handler_PTR_WIDTH3)
                                                          0.00       0.51 f
  u_dig_tx_asyn_fifo_read/rptr_h/U9/Y (NBUFFX2_LVT)       0.10       0.61 f
  u_dig_tx_asyn_fifo_read/rptr_h/U8/Y (NAND2X0_LVT)       0.10       0.70 r
  u_dig_tx_asyn_fifo_read/rptr_h/U11/Y (XNOR2X2_LVT)      0.14       0.84 f
  u_dig_tx_asyn_fifo_read/rptr_h/U14/Y (INVX4_LVT)        0.05       0.89 r
  u_dig_tx_asyn_fifo_read/rptr_h/U17/Y (NAND3X0_LVT)      0.05       0.94 f
  u_dig_tx_asyn_fifo_read/rptr_h/U20/Y (NAND2X0_LVT)      0.08       1.02 r
  u_dig_tx_asyn_fifo_read/rptr_h/U19/Y (AND3X1_LVT)       0.08       1.10 r
  u_dig_tx_asyn_fifo_read/rptr_h/o_dig_tx_fifo_re_ptr_handler_empty_reg/D (DFFASX1_LVT)
                                                          0.00       1.10 r
  data arrival time                                                  1.10

  clock sys_clock (rise edge)                             1.42       1.42
  clock network delay (ideal)                             0.00       1.42
  clock uncertainty                                      -0.25       1.17
  u_dig_tx_asyn_fifo_read/rptr_h/o_dig_tx_fifo_re_ptr_handler_empty_reg/CLK (DFFASX1_LVT)
                                                          0.00       1.17 r
  library setup time                                     -0.09       1.08
  data required time                                                 1.08
  --------------------------------------------------------------------------
  data required time                                                 1.08
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: u_dig_tx_control_unit/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_reg_file/reg_file_reg[3][1]
            (rising edge-triggered flip-flop clocked by sys_clock)
  Path Group: sys_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_control_unit
                     ForQA                 saed32hvt_ss0p7v125c
  dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_control_unit/current_state_reg[2]/CLK (DFFARX2_LVT)
                                                          0.00       0.00 r
  u_dig_tx_control_unit/current_state_reg[2]/QN (DFFARX2_LVT)
                                                          0.16       0.16 f
  u_dig_tx_control_unit/U27/Y (NAND2X0_LVT)               0.09       0.25 r
  u_dig_tx_control_unit/U10/Y (NOR2X0_LVT)                0.11       0.36 f
  u_dig_tx_control_unit/U3/Y (NAND3X2_LVT)                0.13       0.50 r
  u_dig_tx_control_unit/U48/Y (NAND3X0_LVT)               0.05       0.54 f
  u_dig_tx_control_unit/o_dig_tx_control_unit_spi_re_en (dig_tx_control_unit)
                                                          0.00       0.54 f
  u_dig_tx_reg_file/i_dig_tx_reg_file_spi_re_en (dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32)
                                                          0.00       0.54 f
  u_dig_tx_reg_file/U42/Y (AND2X1_LVT)                    0.09       0.64 f
  u_dig_tx_reg_file/U111/Y (NAND3X0_LVT)                  0.07       0.70 r
  u_dig_tx_reg_file/U69/Y (INVX1_LVT)                     0.03       0.73 f
  u_dig_tx_reg_file/U72/Y (AND2X1_LVT)                    0.09       0.82 f
  u_dig_tx_reg_file/U14/Y (AND2X4_LVT)                    0.12       0.93 f
  u_dig_tx_reg_file/U12/Y (INVX0_LVT)                     0.05       0.98 r
  u_dig_tx_reg_file/U9/Y (NAND2X0_LVT)                    0.04       1.02 f
  u_dig_tx_reg_file/U11/Y (NAND2X0_LVT)                   0.06       1.08 r
  u_dig_tx_reg_file/reg_file_reg[3][1]/D (DFFASRX1_LVT)
                                                          0.00       1.08 r
  data arrival time                                                  1.08

  clock sys_clock (rise edge)                             1.42       1.42
  clock network delay (ideal)                             0.00       1.42
  clock uncertainty                                      -0.25       1.17
  u_dig_tx_reg_file/reg_file_reg[3][1]/CLK (DFFASRX1_LVT)
                                                          0.00       1.17 r
  library setup time                                     -0.10       1.07
  data required time                                                 1.07
  --------------------------------------------------------------------------
  data required time                                                 1.07
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: u_dig_tx_asyn_fifo_read/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_reg_file/reg_file_reg[1][2]
            (rising edge-triggered flip-flop clocked by sys_clock)
  Path Group: sys_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_re_ptr_handler_PTR_WIDTH3
                     ForQA                 saed32hvt_ss0p7v125c
  dig_tx_asyn_fifo_FIFO_DEPTH8_REGISTER_WIDTH8_ADDRESS_WIDTH3_VALID_WIDTH1
                     8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3
                     8000                  saed32hvt_ss0p7v125c
  dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_read/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]/CLK (DFFARX2_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_read/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]/QN (DFFARX2_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_read/rptr_h/U39/Y (INVX4_LVT)        0.04       0.21 f
  u_dig_tx_asyn_fifo_read/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr[1] (dig_tx_fifo_re_ptr_handler_PTR_WIDTH3)
                                                          0.00       0.21 f
  u_dig_tx_asyn_fifo_read/fifom/i_dig_tx_fifo_mem_b_rptr[1] (dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3)
                                                          0.00       0.21 f
  u_dig_tx_asyn_fifo_read/fifom/U14/Y (INVX8_LVT)         0.04       0.25 r
  u_dig_tx_asyn_fifo_read/fifom/U40/Y (AND2X1_LVT)        0.07       0.32 r
  u_dig_tx_asyn_fifo_read/fifom/U86/Y (NAND3X0_LVT)       0.04       0.36 f
  u_dig_tx_asyn_fifo_read/fifom/U83/Y (AND4X1_LVT)        0.13       0.49 f
  u_dig_tx_asyn_fifo_read/fifom/U79/Y (NAND4X0_LVT)       0.10       0.59 r
  u_dig_tx_asyn_fifo_read/fifom/o_dig_tx_fifo_mem_data_out[8] (dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3)
                                                          0.00       0.59 r
  u_dig_tx_asyn_fifo_read/o_dig_tx_asyn_fifo_data_out[8] (dig_tx_asyn_fifo_FIFO_DEPTH8_REGISTER_WIDTH8_ADDRESS_WIDTH3_VALID_WIDTH1)
                                                          0.00       0.59 r
  u_dig_tx_reg_file/i_dig_tx_reg_file_addr_in[0] (dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32)
                                                          0.00       0.59 r
  u_dig_tx_reg_file/U41/Y (INVX1_LVT)                     0.05       0.64 f
  u_dig_tx_reg_file/U36/Y (INVX2_LVT)                     0.05       0.69 r
  u_dig_tx_reg_file/U70/Y (AND2X1_RVT)                    0.13       0.82 r
  u_dig_tx_reg_file/U32/Y (AND2X1_LVT)                    0.11       0.93 r
  u_dig_tx_reg_file/U127/Y (MUX21X1_LVT)                  0.15       1.08 f
  u_dig_tx_reg_file/reg_file_reg[1][2]/D (DFFASRX1_LVT)
                                                          0.00       1.08 f
  data arrival time                                                  1.08

  clock sys_clock (rise edge)                             1.42       1.42
  clock network delay (ideal)                             0.00       1.42
  clock uncertainty                                      -0.25       1.17
  u_dig_tx_reg_file/reg_file_reg[1][2]/CLK (DFFASRX1_LVT)
                                                          0.00       1.17 r
  library setup time                                     -0.10       1.07
  data required time                                                 1.07
  --------------------------------------------------------------------------
  data required time                                                 1.07
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: u_dig_tx_asyn_fifo_read/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_reg_file/reg_file_reg[1][0]
            (rising edge-triggered flip-flop clocked by sys_clock)
  Path Group: sys_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_re_ptr_handler_PTR_WIDTH3
                     ForQA                 saed32hvt_ss0p7v125c
  dig_tx_asyn_fifo_FIFO_DEPTH8_REGISTER_WIDTH8_ADDRESS_WIDTH3_VALID_WIDTH1
                     8000                  saed32hvt_ss0p7v125c
  dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3
                     8000                  saed32hvt_ss0p7v125c
  dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_asyn_fifo_read/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]/CLK (DFFARX2_LVT)
                                                          0.00       0.00 r
  u_dig_tx_asyn_fifo_read/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr_reg[1]/QN (DFFARX2_LVT)
                                                          0.17       0.17 r
  u_dig_tx_asyn_fifo_read/rptr_h/U39/Y (INVX4_LVT)        0.04       0.21 f
  u_dig_tx_asyn_fifo_read/rptr_h/o_dig_tx_fifo_re_ptr_handler_b_rptr[1] (dig_tx_fifo_re_ptr_handler_PTR_WIDTH3)
                                                          0.00       0.21 f
  u_dig_tx_asyn_fifo_read/fifom/i_dig_tx_fifo_mem_b_rptr[1] (dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3)
                                                          0.00       0.21 f
  u_dig_tx_asyn_fifo_read/fifom/U14/Y (INVX8_LVT)         0.04       0.25 r
  u_dig_tx_asyn_fifo_read/fifom/U40/Y (AND2X1_LVT)        0.07       0.32 r
  u_dig_tx_asyn_fifo_read/fifom/U86/Y (NAND3X0_LVT)       0.04       0.36 f
  u_dig_tx_asyn_fifo_read/fifom/U83/Y (AND4X1_LVT)        0.13       0.49 f
  u_dig_tx_asyn_fifo_read/fifom/U79/Y (NAND4X0_LVT)       0.10       0.59 r
  u_dig_tx_asyn_fifo_read/fifom/o_dig_tx_fifo_mem_data_out[8] (dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3)
                                                          0.00       0.59 r
  u_dig_tx_asyn_fifo_read/o_dig_tx_asyn_fifo_data_out[8] (dig_tx_asyn_fifo_FIFO_DEPTH8_REGISTER_WIDTH8_ADDRESS_WIDTH3_VALID_WIDTH1)
                                                          0.00       0.59 r
  u_dig_tx_reg_file/i_dig_tx_reg_file_addr_in[0] (dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32)
                                                          0.00       0.59 r
  u_dig_tx_reg_file/U41/Y (INVX1_LVT)                     0.05       0.64 f
  u_dig_tx_reg_file/U36/Y (INVX2_LVT)                     0.05       0.69 r
  u_dig_tx_reg_file/U70/Y (AND2X1_RVT)                    0.13       0.82 r
  u_dig_tx_reg_file/U32/Y (AND2X1_LVT)                    0.11       0.93 r
  u_dig_tx_reg_file/U118/Y (MUX21X1_LVT)                  0.15       1.08 f
  u_dig_tx_reg_file/reg_file_reg[1][0]/D (DFFASRX1_LVT)
                                                          0.00       1.08 f
  data arrival time                                                  1.08

  clock sys_clock (rise edge)                             1.42       1.42
  clock network delay (ideal)                             0.00       1.42
  clock uncertainty                                      -0.25       1.17
  u_dig_tx_reg_file/reg_file_reg[1][0]/CLK (DFFASRX1_LVT)
                                                          0.00       1.17 r
  library setup time                                     -0.10       1.07
  data required time                                                 1.07
  --------------------------------------------------------------------------
  data required time                                                 1.07
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: u_dig_tx_control_unit/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_reg_file/reg_file_reg[4][5]
            (rising edge-triggered flip-flop clocked by sys_clock)
  Path Group: sys_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_control_unit
                     ForQA                 saed32hvt_ss0p7v125c
  dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_control_unit/current_state_reg[2]/CLK (DFFARX2_LVT)
                                                          0.00       0.00 r
  u_dig_tx_control_unit/current_state_reg[2]/Q (DFFARX2_LVT)
                                                          0.24       0.24 f
  u_dig_tx_control_unit/U52/Y (NAND3X0_LVT)               0.08       0.32 r
  u_dig_tx_control_unit/U77/Y (NAND2X0_LVT)               0.07       0.39 f
  u_dig_tx_control_unit/U13/Y (OR2X1_LVT)                 0.11       0.49 f
  u_dig_tx_control_unit/U61/Y (OR2X2_LVT)                 0.08       0.57 f
  u_dig_tx_control_unit/o_dig_tx_control_unit_tx_busy (dig_tx_control_unit)
                                                          0.00       0.57 f
  u_dig_tx_reg_file/i_dig_tx_reg_file_tx_busy (dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32)
                                                          0.00       0.57 f
  u_dig_tx_reg_file/U74/Y (INVX2_LVT)                     0.04       0.61 r
  u_dig_tx_reg_file/U111/Y (NAND3X0_LVT)                  0.06       0.67 f
  u_dig_tx_reg_file/U69/Y (INVX1_LVT)                     0.06       0.72 r
  u_dig_tx_reg_file/U76/Y (NAND4X0_LVT)                   0.09       0.82 f
  u_dig_tx_reg_file/U109/Y (INVX2_LVT)                    0.11       0.92 r
  u_dig_tx_reg_file/U140/Y (MUX21X1_LVT)                  0.16       1.09 f
  u_dig_tx_reg_file/reg_file_reg[4][5]/D (DFFARX1_LVT)
                                                          0.00       1.09 f
  data arrival time                                                  1.09

  clock sys_clock (rise edge)                             1.42       1.42
  clock network delay (ideal)                             0.00       1.42
  clock uncertainty                                      -0.25       1.17
  u_dig_tx_reg_file/reg_file_reg[4][5]/CLK (DFFARX1_LVT)
                                                          0.00       1.17 r
  library setup time                                     -0.09       1.08
  data required time                                                 1.08
  --------------------------------------------------------------------------
  data required time                                                 1.08
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: u_dig_tx_control_unit/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_reg_file/reg_file_reg[4][4]
            (rising edge-triggered flip-flop clocked by sys_clock)
  Path Group: sys_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_control_unit
                     ForQA                 saed32hvt_ss0p7v125c
  dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_control_unit/current_state_reg[2]/CLK (DFFARX2_LVT)
                                                          0.00       0.00 r
  u_dig_tx_control_unit/current_state_reg[2]/Q (DFFARX2_LVT)
                                                          0.24       0.24 f
  u_dig_tx_control_unit/U52/Y (NAND3X0_LVT)               0.08       0.32 r
  u_dig_tx_control_unit/U77/Y (NAND2X0_LVT)               0.07       0.39 f
  u_dig_tx_control_unit/U13/Y (OR2X1_LVT)                 0.11       0.49 f
  u_dig_tx_control_unit/U61/Y (OR2X2_LVT)                 0.08       0.57 f
  u_dig_tx_control_unit/o_dig_tx_control_unit_tx_busy (dig_tx_control_unit)
                                                          0.00       0.57 f
  u_dig_tx_reg_file/i_dig_tx_reg_file_tx_busy (dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32)
                                                          0.00       0.57 f
  u_dig_tx_reg_file/U74/Y (INVX2_LVT)                     0.04       0.61 r
  u_dig_tx_reg_file/U111/Y (NAND3X0_LVT)                  0.06       0.67 f
  u_dig_tx_reg_file/U69/Y (INVX1_LVT)                     0.06       0.72 r
  u_dig_tx_reg_file/U76/Y (NAND4X0_LVT)                   0.09       0.82 f
  u_dig_tx_reg_file/U109/Y (INVX2_LVT)                    0.11       0.92 r
  u_dig_tx_reg_file/U135/Y (MUX21X1_LVT)                  0.16       1.09 f
  u_dig_tx_reg_file/reg_file_reg[4][4]/D (DFFARX1_LVT)
                                                          0.00       1.09 f
  data arrival time                                                  1.09

  clock sys_clock (rise edge)                             1.42       1.42
  clock network delay (ideal)                             0.00       1.42
  clock uncertainty                                      -0.25       1.17
  u_dig_tx_reg_file/reg_file_reg[4][4]/CLK (DFFARX1_LVT)
                                                          0.00       1.17 r
  library setup time                                     -0.09       1.08
  data required time                                                 1.08
  --------------------------------------------------------------------------
  data required time                                                 1.08
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: u_dig_tx_control_unit/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_reg_file/reg_file_reg[4][3]
            (rising edge-triggered flip-flop clocked by sys_clock)
  Path Group: sys_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_control_unit
                     ForQA                 saed32hvt_ss0p7v125c
  dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_control_unit/current_state_reg[2]/CLK (DFFARX2_LVT)
                                                          0.00       0.00 r
  u_dig_tx_control_unit/current_state_reg[2]/Q (DFFARX2_LVT)
                                                          0.24       0.24 f
  u_dig_tx_control_unit/U52/Y (NAND3X0_LVT)               0.08       0.32 r
  u_dig_tx_control_unit/U77/Y (NAND2X0_LVT)               0.07       0.39 f
  u_dig_tx_control_unit/U13/Y (OR2X1_LVT)                 0.11       0.49 f
  u_dig_tx_control_unit/U61/Y (OR2X2_LVT)                 0.08       0.57 f
  u_dig_tx_control_unit/o_dig_tx_control_unit_tx_busy (dig_tx_control_unit)
                                                          0.00       0.57 f
  u_dig_tx_reg_file/i_dig_tx_reg_file_tx_busy (dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32)
                                                          0.00       0.57 f
  u_dig_tx_reg_file/U74/Y (INVX2_LVT)                     0.04       0.61 r
  u_dig_tx_reg_file/U111/Y (NAND3X0_LVT)                  0.06       0.67 f
  u_dig_tx_reg_file/U69/Y (INVX1_LVT)                     0.06       0.72 r
  u_dig_tx_reg_file/U76/Y (NAND4X0_LVT)                   0.09       0.82 f
  u_dig_tx_reg_file/U109/Y (INVX2_LVT)                    0.11       0.92 r
  u_dig_tx_reg_file/U130/Y (MUX21X1_LVT)                  0.16       1.09 f
  u_dig_tx_reg_file/reg_file_reg[4][3]/D (DFFARX1_LVT)
                                                          0.00       1.09 f
  data arrival time                                                  1.09

  clock sys_clock (rise edge)                             1.42       1.42
  clock network delay (ideal)                             0.00       1.42
  clock uncertainty                                      -0.25       1.17
  u_dig_tx_reg_file/reg_file_reg[4][3]/CLK (DFFARX1_LVT)
                                                          0.00       1.17 r
  library setup time                                     -0.09       1.08
  data required time                                                 1.08
  --------------------------------------------------------------------------
  data required time                                                 1.08
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: u_dig_tx_control_unit/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_reg_file/reg_file_reg[4][2]
            (rising edge-triggered flip-flop clocked by sys_clock)
  Path Group: sys_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_control_unit
                     ForQA                 saed32hvt_ss0p7v125c
  dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_control_unit/current_state_reg[2]/CLK (DFFARX2_LVT)
                                                          0.00       0.00 r
  u_dig_tx_control_unit/current_state_reg[2]/Q (DFFARX2_LVT)
                                                          0.24       0.24 f
  u_dig_tx_control_unit/U52/Y (NAND3X0_LVT)               0.08       0.32 r
  u_dig_tx_control_unit/U77/Y (NAND2X0_LVT)               0.07       0.39 f
  u_dig_tx_control_unit/U13/Y (OR2X1_LVT)                 0.11       0.49 f
  u_dig_tx_control_unit/U61/Y (OR2X2_LVT)                 0.08       0.57 f
  u_dig_tx_control_unit/o_dig_tx_control_unit_tx_busy (dig_tx_control_unit)
                                                          0.00       0.57 f
  u_dig_tx_reg_file/i_dig_tx_reg_file_tx_busy (dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32)
                                                          0.00       0.57 f
  u_dig_tx_reg_file/U74/Y (INVX2_LVT)                     0.04       0.61 r
  u_dig_tx_reg_file/U111/Y (NAND3X0_LVT)                  0.06       0.67 f
  u_dig_tx_reg_file/U69/Y (INVX1_LVT)                     0.06       0.72 r
  u_dig_tx_reg_file/U76/Y (NAND4X0_LVT)                   0.09       0.82 f
  u_dig_tx_reg_file/U109/Y (INVX2_LVT)                    0.11       0.92 r
  u_dig_tx_reg_file/U126/Y (MUX21X1_LVT)                  0.16       1.09 f
  u_dig_tx_reg_file/reg_file_reg[4][2]/D (DFFARX1_LVT)
                                                          0.00       1.09 f
  data arrival time                                                  1.09

  clock sys_clock (rise edge)                             1.42       1.42
  clock network delay (ideal)                             0.00       1.42
  clock uncertainty                                      -0.25       1.17
  u_dig_tx_reg_file/reg_file_reg[4][2]/CLK (DFFARX1_LVT)
                                                          0.00       1.17 r
  library setup time                                     -0.09       1.08
  data required time                                                 1.08
  --------------------------------------------------------------------------
  data required time                                                 1.08
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: u_dig_tx_control_unit/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_reg_file/reg_file_reg[4][1]
            (rising edge-triggered flip-flop clocked by sys_clock)
  Path Group: sys_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_control_unit
                     ForQA                 saed32hvt_ss0p7v125c
  dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_control_unit/current_state_reg[2]/CLK (DFFARX2_LVT)
                                                          0.00       0.00 r
  u_dig_tx_control_unit/current_state_reg[2]/Q (DFFARX2_LVT)
                                                          0.24       0.24 f
  u_dig_tx_control_unit/U52/Y (NAND3X0_LVT)               0.08       0.32 r
  u_dig_tx_control_unit/U77/Y (NAND2X0_LVT)               0.07       0.39 f
  u_dig_tx_control_unit/U13/Y (OR2X1_LVT)                 0.11       0.49 f
  u_dig_tx_control_unit/U61/Y (OR2X2_LVT)                 0.08       0.57 f
  u_dig_tx_control_unit/o_dig_tx_control_unit_tx_busy (dig_tx_control_unit)
                                                          0.00       0.57 f
  u_dig_tx_reg_file/i_dig_tx_reg_file_tx_busy (dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32)
                                                          0.00       0.57 f
  u_dig_tx_reg_file/U74/Y (INVX2_LVT)                     0.04       0.61 r
  u_dig_tx_reg_file/U111/Y (NAND3X0_LVT)                  0.06       0.67 f
  u_dig_tx_reg_file/U69/Y (INVX1_LVT)                     0.06       0.72 r
  u_dig_tx_reg_file/U76/Y (NAND4X0_LVT)                   0.09       0.82 f
  u_dig_tx_reg_file/U109/Y (INVX2_LVT)                    0.11       0.92 r
  u_dig_tx_reg_file/U122/Y (MUX21X1_LVT)                  0.16       1.09 f
  u_dig_tx_reg_file/reg_file_reg[4][1]/D (DFFARX1_LVT)
                                                          0.00       1.09 f
  data arrival time                                                  1.09

  clock sys_clock (rise edge)                             1.42       1.42
  clock network delay (ideal)                             0.00       1.42
  clock uncertainty                                      -0.25       1.17
  u_dig_tx_reg_file/reg_file_reg[4][1]/CLK (DFFARX1_LVT)
                                                          0.00       1.17 r
  library setup time                                     -0.09       1.08
  data required time                                                 1.08
  --------------------------------------------------------------------------
  data required time                                                 1.08
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: u_dig_tx_control_unit/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_reg_file/reg_file_reg[4][0]
            (rising edge-triggered flip-flop clocked by sys_clock)
  Path Group: sys_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_control_unit
                     ForQA                 saed32hvt_ss0p7v125c
  dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_control_unit/current_state_reg[2]/CLK (DFFARX2_LVT)
                                                          0.00       0.00 r
  u_dig_tx_control_unit/current_state_reg[2]/Q (DFFARX2_LVT)
                                                          0.24       0.24 f
  u_dig_tx_control_unit/U52/Y (NAND3X0_LVT)               0.08       0.32 r
  u_dig_tx_control_unit/U77/Y (NAND2X0_LVT)               0.07       0.39 f
  u_dig_tx_control_unit/U13/Y (OR2X1_LVT)                 0.11       0.49 f
  u_dig_tx_control_unit/U61/Y (OR2X2_LVT)                 0.08       0.57 f
  u_dig_tx_control_unit/o_dig_tx_control_unit_tx_busy (dig_tx_control_unit)
                                                          0.00       0.57 f
  u_dig_tx_reg_file/i_dig_tx_reg_file_tx_busy (dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32)
                                                          0.00       0.57 f
  u_dig_tx_reg_file/U74/Y (INVX2_LVT)                     0.04       0.61 r
  u_dig_tx_reg_file/U111/Y (NAND3X0_LVT)                  0.06       0.67 f
  u_dig_tx_reg_file/U69/Y (INVX1_LVT)                     0.06       0.72 r
  u_dig_tx_reg_file/U76/Y (NAND4X0_LVT)                   0.09       0.82 f
  u_dig_tx_reg_file/U109/Y (INVX2_LVT)                    0.11       0.92 r
  u_dig_tx_reg_file/U117/Y (MUX21X1_LVT)                  0.16       1.09 f
  u_dig_tx_reg_file/reg_file_reg[4][0]/D (DFFARX1_LVT)
                                                          0.00       1.09 f
  data arrival time                                                  1.09

  clock sys_clock (rise edge)                             1.42       1.42
  clock network delay (ideal)                             0.00       1.42
  clock uncertainty                                      -0.25       1.17
  u_dig_tx_reg_file/reg_file_reg[4][0]/CLK (DFFARX1_LVT)
                                                          0.00       1.17 r
  library setup time                                     -0.09       1.08
  data required time                                                 1.08
  --------------------------------------------------------------------------
  data required time                                                 1.08
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: u_dig_tx_control_unit/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_serializer/counter_send_data_crc_reg[2]
            (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Path Group: sys_gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_control_unit
                     ForQA                 saed32hvt_ss0p7v125c
  dig_tx_serializer_32_16_24_55557a
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_control_unit/current_state_reg[2]/CLK (DFFARX2_LVT)
                                                          0.00       0.00 r
  u_dig_tx_control_unit/current_state_reg[2]/Q (DFFARX2_LVT)
                                                          0.26       0.26 r
  u_dig_tx_control_unit/U52/Y (NAND3X0_LVT)               0.08       0.34 f
  u_dig_tx_control_unit/U77/Y (NAND2X0_LVT)               0.12       0.46 r
  u_dig_tx_control_unit/U79/Y (OA21X1_LVT)                0.11       0.57 r
  u_dig_tx_control_unit/o_dig_tx_control_unit_clock_mode_en (dig_tx_control_unit)
                                                          0.00       0.57 r
  u_dig_tx_serializer/i_dig_tx_serializer_clock_mode_en (dig_tx_serializer_32_16_24_55557a)
                                                          0.00       0.57 r
  u_dig_tx_serializer/U8/Y (OR2X1_LVT)                    0.10       0.67 r
  u_dig_tx_serializer/U22/Y (NAND3X0_LVT)                 0.09       0.76 f
  u_dig_tx_serializer/U73/Y (INVX1_LVT)                   0.09       0.85 r
  u_dig_tx_serializer/U76/Y (AO21X1_LVT)                  0.11       0.96 r
  u_dig_tx_serializer/U80/Y (INVX1_LVT)                   0.02       0.98 f
  u_dig_tx_serializer/U81/Y (OAI22X1_LVT)                 0.12       1.10 r
  u_dig_tx_serializer/counter_send_data_crc_reg[2]/D (DFFARX1_LVT)
                                                          0.00       1.10 r
  data arrival time                                                  1.10

  clock sys_gated_clk (rise edge)                         1.42       1.42
  clock network delay (ideal)                             0.00       1.42
  clock uncertainty                                      -0.25       1.17
  u_dig_tx_serializer/counter_send_data_crc_reg[2]/CLK (DFFARX1_LVT)
                                                          0.00       1.17 r
  library setup time                                     -0.07       1.10
  data required time                                                 1.10
  --------------------------------------------------------------------------
  data required time                                                 1.10
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_dig_tx_control_unit/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_serializer/counter_send_data_crc_reg[4]
            (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Path Group: sys_gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_control_unit
                     ForQA                 saed32hvt_ss0p7v125c
  dig_tx_serializer_32_16_24_55557a
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_control_unit/current_state_reg[2]/CLK (DFFARX2_LVT)
                                                          0.00       0.00 r
  u_dig_tx_control_unit/current_state_reg[2]/Q (DFFARX2_LVT)
                                                          0.26       0.26 r
  u_dig_tx_control_unit/U52/Y (NAND3X0_LVT)               0.08       0.34 f
  u_dig_tx_control_unit/U77/Y (NAND2X0_LVT)               0.12       0.46 r
  u_dig_tx_control_unit/U79/Y (OA21X1_LVT)                0.11       0.57 r
  u_dig_tx_control_unit/o_dig_tx_control_unit_clock_mode_en (dig_tx_control_unit)
                                                          0.00       0.57 r
  u_dig_tx_serializer/i_dig_tx_serializer_clock_mode_en (dig_tx_serializer_32_16_24_55557a)
                                                          0.00       0.57 r
  u_dig_tx_serializer/U8/Y (OR2X1_LVT)                    0.10       0.67 r
  u_dig_tx_serializer/U22/Y (NAND3X0_LVT)                 0.09       0.76 f
  u_dig_tx_serializer/U73/Y (INVX1_LVT)                   0.09       0.85 r
  u_dig_tx_serializer/U85/Y (AO21X1_LVT)                  0.11       0.96 r
  u_dig_tx_serializer/U89/Y (INVX1_LVT)                   0.02       0.98 f
  u_dig_tx_serializer/U90/Y (OAI22X1_LVT)                 0.12       1.10 r
  u_dig_tx_serializer/counter_send_data_crc_reg[4]/D (DFFARX1_LVT)
                                                          0.00       1.10 r
  data arrival time                                                  1.10

  clock sys_gated_clk (rise edge)                         1.42       1.42
  clock network delay (ideal)                             0.00       1.42
  clock uncertainty                                      -0.25       1.17
  u_dig_tx_serializer/counter_send_data_crc_reg[4]/CLK (DFFARX1_LVT)
                                                          0.00       1.17 r
  library setup time                                     -0.07       1.10
  data required time                                                 1.10
  --------------------------------------------------------------------------
  data required time                                                 1.10
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_dig_tx_control_unit/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_serializer/counter_send_crc_phy_reg[3]
            (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Path Group: sys_gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_control_unit
                     ForQA                 saed32hvt_ss0p7v125c
  dig_tx_serializer_32_16_24_55557a
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_control_unit/current_state_reg[1]/CLK (DFFARX2_LVT)
                                                          0.00       0.00 r
  u_dig_tx_control_unit/current_state_reg[1]/QN (DFFARX2_LVT)
                                                          0.18       0.18 r
  u_dig_tx_control_unit/U16/Y (INVX4_LVT)                 0.03       0.21 f
  u_dig_tx_control_unit/U40/Y (AND3X1_LVT)                0.12       0.33 f
  u_dig_tx_control_unit/U63/Y (NAND2X0_LVT)               0.08       0.41 r
  u_dig_tx_control_unit/U64/Y (NAND2X0_LVT)               0.04       0.45 f
  u_dig_tx_control_unit/U79/Y (OA21X1_LVT)                0.11       0.56 f
  u_dig_tx_control_unit/o_dig_tx_control_unit_clock_mode_en (dig_tx_control_unit)
                                                          0.00       0.56 f
  u_dig_tx_serializer/i_dig_tx_serializer_clock_mode_en (dig_tx_serializer_32_16_24_55557a)
                                                          0.00       0.56 f
  u_dig_tx_serializer/U8/Y (OR2X1_LVT)                    0.11       0.67 f
  u_dig_tx_serializer/U101/Y (NAND2X0_LVT)                0.11       0.78 r
  u_dig_tx_serializer/U25/Y (AND2X1_LVT)                  0.08       0.86 r
  u_dig_tx_serializer/U107/Y (AO21X1_LVT)                 0.07       0.93 r
  u_dig_tx_serializer/U70/Y (INVX1_LVT)                   0.02       0.95 f
  u_dig_tx_serializer/U110/Y (NAND2X0_LVT)                0.05       1.01 r
  u_dig_tx_serializer/U111/Y (AO22X1_LVT)                 0.08       1.09 r
  u_dig_tx_serializer/counter_send_crc_phy_reg[3]/D (DFFARX1_LVT)
                                                          0.00       1.09 r
  data arrival time                                                  1.09

  clock sys_gated_clk (rise edge)                         1.42       1.42
  clock network delay (ideal)                             0.00       1.42
  clock uncertainty                                      -0.25       1.17
  u_dig_tx_serializer/counter_send_crc_phy_reg[3]/CLK (DFFARX1_LVT)
                                                          0.00       1.17 r
  library setup time                                     -0.07       1.10
  data required time                                                 1.10
  --------------------------------------------------------------------------
  data required time                                                 1.10
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_dig_tx_control_unit/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_crc/o_dig_tx_crc_data_out_reg[6]
            (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Path Group: sys_gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_control_unit
                     ForQA                 saed32hvt_ss0p7v125c
  dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_control_unit/current_state_reg[2]/CLK (DFFARX2_LVT)
                                                          0.00       0.00 r
  u_dig_tx_control_unit/current_state_reg[2]/Q (DFFARX2_LVT)
                                                          0.26       0.26 r
  u_dig_tx_control_unit/U52/Y (NAND3X0_LVT)               0.08       0.34 f
  u_dig_tx_control_unit/U77/Y (NAND2X0_LVT)               0.12       0.46 r
  u_dig_tx_control_unit/U79/Y (OA21X1_LVT)                0.11       0.57 r
  u_dig_tx_control_unit/o_dig_tx_control_unit_clock_mode_en (dig_tx_control_unit)
                                                          0.00       0.57 r
  u_dig_tx_serializer/i_dig_tx_serializer_clock_mode_en (dig_tx_serializer_32_16_24_55557a)
                                                          0.00       0.57 r
  u_dig_tx_serializer/U8/Y (OR2X1_LVT)                    0.10       0.67 r
  u_dig_tx_serializer/o_dig_tx_serializer_clock_freq_en (dig_tx_serializer_32_16_24_55557a)
                                                          0.00       0.67 r
  u_dig_tx_crc/i_dig_tx_crc_clock_freq_en (dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56)
                                                          0.00       0.67 r
  u_dig_tx_crc/U17/Y (NAND2X0_LVT)                        0.06       0.73 f
  u_dig_tx_crc/U4/Y (OR2X1_LVT)                           0.11       0.84 f
  u_dig_tx_crc/U3/Y (INVX4_LVT)                           0.08       0.91 r
  u_dig_tx_crc/U46/Y (MUX21X1_LVT)                        0.15       1.07 f
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg[6]/D (DFFARX1_LVT)
                                                          0.00       1.07 f
  data arrival time                                                  1.07

  clock sys_gated_clk (rise edge)                         1.42       1.42
  clock network delay (ideal)                             0.00       1.42
  clock uncertainty                                      -0.25       1.17
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg[6]/CLK (DFFARX1_LVT)
                                                          0.00       1.17 r
  library setup time                                     -0.09       1.08
  data required time                                                 1.08
  --------------------------------------------------------------------------
  data required time                                                 1.08
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: u_dig_tx_control_unit/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_crc/o_dig_tx_crc_data_out_reg[5]
            (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Path Group: sys_gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_control_unit
                     ForQA                 saed32hvt_ss0p7v125c
  dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_control_unit/current_state_reg[2]/CLK (DFFARX2_LVT)
                                                          0.00       0.00 r
  u_dig_tx_control_unit/current_state_reg[2]/Q (DFFARX2_LVT)
                                                          0.26       0.26 r
  u_dig_tx_control_unit/U52/Y (NAND3X0_LVT)               0.08       0.34 f
  u_dig_tx_control_unit/U77/Y (NAND2X0_LVT)               0.12       0.46 r
  u_dig_tx_control_unit/U79/Y (OA21X1_LVT)                0.11       0.57 r
  u_dig_tx_control_unit/o_dig_tx_control_unit_clock_mode_en (dig_tx_control_unit)
                                                          0.00       0.57 r
  u_dig_tx_serializer/i_dig_tx_serializer_clock_mode_en (dig_tx_serializer_32_16_24_55557a)
                                                          0.00       0.57 r
  u_dig_tx_serializer/U8/Y (OR2X1_LVT)                    0.10       0.67 r
  u_dig_tx_serializer/o_dig_tx_serializer_clock_freq_en (dig_tx_serializer_32_16_24_55557a)
                                                          0.00       0.67 r
  u_dig_tx_crc/i_dig_tx_crc_clock_freq_en (dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56)
                                                          0.00       0.67 r
  u_dig_tx_crc/U17/Y (NAND2X0_LVT)                        0.06       0.73 f
  u_dig_tx_crc/U4/Y (OR2X1_LVT)                           0.11       0.84 f
  u_dig_tx_crc/U3/Y (INVX4_LVT)                           0.08       0.91 r
  u_dig_tx_crc/U45/Y (MUX21X1_LVT)                        0.15       1.07 f
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg[5]/D (DFFARX1_LVT)
                                                          0.00       1.07 f
  data arrival time                                                  1.07

  clock sys_gated_clk (rise edge)                         1.42       1.42
  clock network delay (ideal)                             0.00       1.42
  clock uncertainty                                      -0.25       1.17
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg[5]/CLK (DFFARX1_LVT)
                                                          0.00       1.17 r
  library setup time                                     -0.09       1.08
  data required time                                                 1.08
  --------------------------------------------------------------------------
  data required time                                                 1.08
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: u_dig_tx_control_unit/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_crc/o_dig_tx_crc_data_out_reg[4]
            (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Path Group: sys_gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_control_unit
                     ForQA                 saed32hvt_ss0p7v125c
  dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_control_unit/current_state_reg[2]/CLK (DFFARX2_LVT)
                                                          0.00       0.00 r
  u_dig_tx_control_unit/current_state_reg[2]/Q (DFFARX2_LVT)
                                                          0.26       0.26 r
  u_dig_tx_control_unit/U52/Y (NAND3X0_LVT)               0.08       0.34 f
  u_dig_tx_control_unit/U77/Y (NAND2X0_LVT)               0.12       0.46 r
  u_dig_tx_control_unit/U79/Y (OA21X1_LVT)                0.11       0.57 r
  u_dig_tx_control_unit/o_dig_tx_control_unit_clock_mode_en (dig_tx_control_unit)
                                                          0.00       0.57 r
  u_dig_tx_serializer/i_dig_tx_serializer_clock_mode_en (dig_tx_serializer_32_16_24_55557a)
                                                          0.00       0.57 r
  u_dig_tx_serializer/U8/Y (OR2X1_LVT)                    0.10       0.67 r
  u_dig_tx_serializer/o_dig_tx_serializer_clock_freq_en (dig_tx_serializer_32_16_24_55557a)
                                                          0.00       0.67 r
  u_dig_tx_crc/i_dig_tx_crc_clock_freq_en (dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56)
                                                          0.00       0.67 r
  u_dig_tx_crc/U17/Y (NAND2X0_LVT)                        0.06       0.73 f
  u_dig_tx_crc/U4/Y (OR2X1_LVT)                           0.11       0.84 f
  u_dig_tx_crc/U3/Y (INVX4_LVT)                           0.08       0.91 r
  u_dig_tx_crc/U44/Y (MUX21X1_LVT)                        0.15       1.07 f
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg[4]/D (DFFARX1_LVT)
                                                          0.00       1.07 f
  data arrival time                                                  1.07

  clock sys_gated_clk (rise edge)                         1.42       1.42
  clock network delay (ideal)                             0.00       1.42
  clock uncertainty                                      -0.25       1.17
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg[4]/CLK (DFFARX1_LVT)
                                                          0.00       1.17 r
  library setup time                                     -0.09       1.08
  data required time                                                 1.08
  --------------------------------------------------------------------------
  data required time                                                 1.08
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: u_dig_tx_control_unit/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_crc/o_dig_tx_crc_data_out_reg[3]
            (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Path Group: sys_gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_control_unit
                     ForQA                 saed32hvt_ss0p7v125c
  dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_control_unit/current_state_reg[2]/CLK (DFFARX2_LVT)
                                                          0.00       0.00 r
  u_dig_tx_control_unit/current_state_reg[2]/Q (DFFARX2_LVT)
                                                          0.26       0.26 r
  u_dig_tx_control_unit/U52/Y (NAND3X0_LVT)               0.08       0.34 f
  u_dig_tx_control_unit/U77/Y (NAND2X0_LVT)               0.12       0.46 r
  u_dig_tx_control_unit/U79/Y (OA21X1_LVT)                0.11       0.57 r
  u_dig_tx_control_unit/o_dig_tx_control_unit_clock_mode_en (dig_tx_control_unit)
                                                          0.00       0.57 r
  u_dig_tx_serializer/i_dig_tx_serializer_clock_mode_en (dig_tx_serializer_32_16_24_55557a)
                                                          0.00       0.57 r
  u_dig_tx_serializer/U8/Y (OR2X1_LVT)                    0.10       0.67 r
  u_dig_tx_serializer/o_dig_tx_serializer_clock_freq_en (dig_tx_serializer_32_16_24_55557a)
                                                          0.00       0.67 r
  u_dig_tx_crc/i_dig_tx_crc_clock_freq_en (dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56)
                                                          0.00       0.67 r
  u_dig_tx_crc/U17/Y (NAND2X0_LVT)                        0.06       0.73 f
  u_dig_tx_crc/U4/Y (OR2X1_LVT)                           0.11       0.84 f
  u_dig_tx_crc/U3/Y (INVX4_LVT)                           0.08       0.91 r
  u_dig_tx_crc/U35/Y (MUX21X1_LVT)                        0.15       1.07 f
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg[3]/D (DFFARX1_LVT)
                                                          0.00       1.07 f
  data arrival time                                                  1.07

  clock sys_gated_clk (rise edge)                         1.42       1.42
  clock network delay (ideal)                             0.00       1.42
  clock uncertainty                                      -0.25       1.17
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg[3]/CLK (DFFARX1_LVT)
                                                          0.00       1.17 r
  library setup time                                     -0.09       1.08
  data required time                                                 1.08
  --------------------------------------------------------------------------
  data required time                                                 1.08
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: u_dig_tx_control_unit/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_crc/o_dig_tx_crc_data_out_reg[2]
            (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Path Group: sys_gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_control_unit
                     ForQA                 saed32hvt_ss0p7v125c
  dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_control_unit/current_state_reg[2]/CLK (DFFARX2_LVT)
                                                          0.00       0.00 r
  u_dig_tx_control_unit/current_state_reg[2]/Q (DFFARX2_LVT)
                                                          0.26       0.26 r
  u_dig_tx_control_unit/U52/Y (NAND3X0_LVT)               0.08       0.34 f
  u_dig_tx_control_unit/U77/Y (NAND2X0_LVT)               0.12       0.46 r
  u_dig_tx_control_unit/U79/Y (OA21X1_LVT)                0.11       0.57 r
  u_dig_tx_control_unit/o_dig_tx_control_unit_clock_mode_en (dig_tx_control_unit)
                                                          0.00       0.57 r
  u_dig_tx_serializer/i_dig_tx_serializer_clock_mode_en (dig_tx_serializer_32_16_24_55557a)
                                                          0.00       0.57 r
  u_dig_tx_serializer/U8/Y (OR2X1_LVT)                    0.10       0.67 r
  u_dig_tx_serializer/o_dig_tx_serializer_clock_freq_en (dig_tx_serializer_32_16_24_55557a)
                                                          0.00       0.67 r
  u_dig_tx_crc/i_dig_tx_crc_clock_freq_en (dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56)
                                                          0.00       0.67 r
  u_dig_tx_crc/U17/Y (NAND2X0_LVT)                        0.06       0.73 f
  u_dig_tx_crc/U4/Y (OR2X1_LVT)                           0.11       0.84 f
  u_dig_tx_crc/U3/Y (INVX4_LVT)                           0.08       0.91 r
  u_dig_tx_crc/U34/Y (MUX21X1_LVT)                        0.15       1.07 f
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg[2]/D (DFFARX1_LVT)
                                                          0.00       1.07 f
  data arrival time                                                  1.07

  clock sys_gated_clk (rise edge)                         1.42       1.42
  clock network delay (ideal)                             0.00       1.42
  clock uncertainty                                      -0.25       1.17
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg[2]/CLK (DFFARX1_LVT)
                                                          0.00       1.17 r
  library setup time                                     -0.09       1.08
  data required time                                                 1.08
  --------------------------------------------------------------------------
  data required time                                                 1.08
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: u_dig_tx_control_unit/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_crc/o_dig_tx_crc_data_out_reg[1]
            (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Path Group: sys_gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_control_unit
                     ForQA                 saed32hvt_ss0p7v125c
  dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_control_unit/current_state_reg[2]/CLK (DFFARX2_LVT)
                                                          0.00       0.00 r
  u_dig_tx_control_unit/current_state_reg[2]/Q (DFFARX2_LVT)
                                                          0.26       0.26 r
  u_dig_tx_control_unit/U52/Y (NAND3X0_LVT)               0.08       0.34 f
  u_dig_tx_control_unit/U77/Y (NAND2X0_LVT)               0.12       0.46 r
  u_dig_tx_control_unit/U79/Y (OA21X1_LVT)                0.11       0.57 r
  u_dig_tx_control_unit/o_dig_tx_control_unit_clock_mode_en (dig_tx_control_unit)
                                                          0.00       0.57 r
  u_dig_tx_serializer/i_dig_tx_serializer_clock_mode_en (dig_tx_serializer_32_16_24_55557a)
                                                          0.00       0.57 r
  u_dig_tx_serializer/U8/Y (OR2X1_LVT)                    0.10       0.67 r
  u_dig_tx_serializer/o_dig_tx_serializer_clock_freq_en (dig_tx_serializer_32_16_24_55557a)
                                                          0.00       0.67 r
  u_dig_tx_crc/i_dig_tx_crc_clock_freq_en (dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56)
                                                          0.00       0.67 r
  u_dig_tx_crc/U17/Y (NAND2X0_LVT)                        0.06       0.73 f
  u_dig_tx_crc/U4/Y (OR2X1_LVT)                           0.11       0.84 f
  u_dig_tx_crc/U3/Y (INVX4_LVT)                           0.08       0.91 r
  u_dig_tx_crc/U33/Y (MUX21X1_LVT)                        0.15       1.07 f
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg[1]/D (DFFARX1_LVT)
                                                          0.00       1.07 f
  data arrival time                                                  1.07

  clock sys_gated_clk (rise edge)                         1.42       1.42
  clock network delay (ideal)                             0.00       1.42
  clock uncertainty                                      -0.25       1.17
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       1.17 r
  library setup time                                     -0.09       1.08
  data required time                                                 1.08
  --------------------------------------------------------------------------
  data required time                                                 1.08
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: u_dig_tx_control_unit/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by sys_clock)
  Endpoint: u_dig_tx_crc/o_dig_tx_crc_data_out_reg[0]
            (rising edge-triggered flip-flop clocked by sys_gated_clk)
  Path Group: sys_gated_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_tx_system      8000                  saed32hvt_ss0p7v125c
  dig_tx_control_unit
                     ForQA                 saed32hvt_ss0p7v125c
  dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56
                     8000                  saed32hvt_ss0p7v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sys_clock (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_dig_tx_control_unit/current_state_reg[2]/CLK (DFFARX2_LVT)
                                                          0.00       0.00 r
  u_dig_tx_control_unit/current_state_reg[2]/Q (DFFARX2_LVT)
                                                          0.26       0.26 r
  u_dig_tx_control_unit/U52/Y (NAND3X0_LVT)               0.08       0.34 f
  u_dig_tx_control_unit/U77/Y (NAND2X0_LVT)               0.12       0.46 r
  u_dig_tx_control_unit/U79/Y (OA21X1_LVT)                0.11       0.57 r
  u_dig_tx_control_unit/o_dig_tx_control_unit_clock_mode_en (dig_tx_control_unit)
                                                          0.00       0.57 r
  u_dig_tx_serializer/i_dig_tx_serializer_clock_mode_en (dig_tx_serializer_32_16_24_55557a)
                                                          0.00       0.57 r
  u_dig_tx_serializer/U8/Y (OR2X1_LVT)                    0.10       0.67 r
  u_dig_tx_serializer/o_dig_tx_serializer_clock_freq_en (dig_tx_serializer_32_16_24_55557a)
                                                          0.00       0.67 r
  u_dig_tx_crc/i_dig_tx_crc_clock_freq_en (dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56)
                                                          0.00       0.67 r
  u_dig_tx_crc/U17/Y (NAND2X0_LVT)                        0.06       0.73 f
  u_dig_tx_crc/U4/Y (OR2X1_LVT)                           0.11       0.84 f
  u_dig_tx_crc/U3/Y (INVX4_LVT)                           0.08       0.91 r
  u_dig_tx_crc/U32/Y (MUX21X1_LVT)                        0.15       1.07 f
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg[0]/D (DFFARX1_LVT)
                                                          0.00       1.07 f
  data arrival time                                                  1.07

  clock sys_gated_clk (rise edge)                         1.42       1.42
  clock network delay (ideal)                             0.00       1.42
  clock uncertainty                                      -0.25       1.17
  u_dig_tx_crc/o_dig_tx_crc_data_out_reg[0]/CLK (DFFARX1_LVT)
                                                          0.00       1.17 r
  library setup time                                     -0.09       1.08
  data required time                                                 1.08
  --------------------------------------------------------------------------
  data required time                                                 1.08
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


1
