{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601418082187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601418082197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 29 18:21:16 2020 " "Processing started: Tue Sep 29 18:21:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601418082197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418082197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta soc_system -c soc_system " "Command: quartus_sta soc_system -c soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418082197 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418082535 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418087019 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418087121 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418087121 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vip_common_sync " "Entity alt_vip_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_upq1 " "Entity dcfifo_upq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1601418090590 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418090590 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418090817 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418090897 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418090914 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418090966 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418090966 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418092865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092957 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092962 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092962 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092962 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418092965 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092976 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092977 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 1 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092977 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092977 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092978 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092978 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092978 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092978 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092978 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092978 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092978 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 5 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092979 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092979 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092979 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092979 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092979 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 7 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092979 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 7 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092979 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092979 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 8 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(8): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092980 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092980 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092980 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092980 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092980 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 10 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092980 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092981 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092981 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092981 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092981 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 12 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092981 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092981 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092981 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 13 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092982 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092982 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 14 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092982 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092982 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092982 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 15 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092982 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092982 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 16 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092983 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092983 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092983 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092983 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092983 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 18 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092983 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092983 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092983 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092984 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092984 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 20 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092984 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092984 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092984 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092984 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092984 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 22 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092985 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092985 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092985 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092985 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092985 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 24 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(24): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092985 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092986 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092986 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092986 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092986 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 26 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(26): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092987 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092987 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092987 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092987 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092987 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 28 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(28): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092987 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092988 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092988 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 29 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092988 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092988 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092988 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 30 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(30): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092988 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092989 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092989 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 31 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092989 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092990 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092990 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 32 hps_io_hps_io_spim0_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(32): hps_io_hps_io_spim0_inst_CLK could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092990 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_CLK\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092990 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092990 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 33 hps_io_hps_io_spim0_inst_MOSI port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_spim0_inst_MOSI could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092991 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 33 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_MOSI\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092991 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092991 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 34 hps_io_hps_io_spim0_inst_MISO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(34): hps_io_hps_io_spim0_inst_MISO could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092992 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 34 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim0_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim0_inst_MISO\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092992 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092992 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 35 hps_io_hps_io_spim0_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_spim0_inst_SS0 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092992 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 35 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_SS0\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092992 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092992 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 36 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(36): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092993 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092993 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092993 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 37 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092993 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 37 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092994 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092994 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 38 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(38): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092994 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092994 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092994 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 39 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092994 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 39 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092995 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092995 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 40 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(40): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092995 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092995 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092995 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 41 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092996 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 41 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092996 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092996 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 42 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(42): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092996 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092996 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092996 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 43 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092997 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 44 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(44): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092997 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 45 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092997 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 46 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(46): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092998 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092998 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092998 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092998 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092998 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 48 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(48): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092998 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092998 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092998 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092999 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092999 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 50 hps_io_hps_io_i2c3_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(50): hps_io_hps_io_i2c3_inst_SDA could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092999 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c3_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c3_inst_SDA\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092999 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092999 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 51 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c3_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c3_inst_SDA\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418092999 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418092999 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 52 hps_io_hps_io_i2c3_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(52): hps_io_hps_io_i2c3_inst_SCL could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093000 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 52 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c3_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c3_inst_SCL\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093000 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093000 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 53 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c3_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c3_inst_SCL\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093000 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093000 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 54 hps_io_hps_io_gpio_inst_GPIO00 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(54): hps_io_hps_io_gpio_inst_GPIO00 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093000 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO00\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO00\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093000 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093000 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 55 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO00\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO00\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093001 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 56 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(56): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093001 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093001 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 58 hps_io_hps_io_gpio_inst_GPIO15 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(58): hps_io_hps_io_gpio_inst_GPIO15 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093002 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 58 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO15\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO15\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093002 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093002 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 59 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO15\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO15\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093002 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093002 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 60 hps_io_hps_io_gpio_inst_GPIO16 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(60): hps_io_hps_io_gpio_inst_GPIO16 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093002 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 60 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO16\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO16\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093002 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093002 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 61 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO16\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO16\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093003 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093003 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 62 hps_io_hps_io_gpio_inst_GPIO17 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(62): hps_io_hps_io_gpio_inst_GPIO17 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093003 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO17\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO17\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093003 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093003 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 63 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO17\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO17\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093003 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093003 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 64 hps_io_hps_io_gpio_inst_GPIO18 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(64): hps_io_hps_io_gpio_inst_GPIO18 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093003 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 64 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO18\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO18\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093004 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO18\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO18\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093004 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093004 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 66 hps_io_hps_io_gpio_inst_GPIO19 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(66): hps_io_hps_io_gpio_inst_GPIO19 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 66 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO19\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO19\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093004 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO19\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO19\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093005 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 68 hps_io_hps_io_gpio_inst_GPIO23 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(68): hps_io_hps_io_gpio_inst_GPIO23 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 68 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO23\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO23\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093005 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO23\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO23\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093005 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 70 hps_io_hps_io_gpio_inst_GPIO24 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(70): hps_io_hps_io_gpio_inst_GPIO24 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 70 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO24\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO24\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093007 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO24\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO24\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093007 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093007 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 72 hps_io_hps_io_gpio_inst_GPIO26 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(72): hps_io_hps_io_gpio_inst_GPIO26 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 72 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO26\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO26\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093007 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO26\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO26\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093008 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093008 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 74 hps_io_hps_io_gpio_inst_GPIO27 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(74): hps_io_hps_io_gpio_inst_GPIO27 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 74 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(74): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO27\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO27\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093008 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO27\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO27\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093008 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093008 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 76 hps_io_hps_io_gpio_inst_GPIO28 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(76): hps_io_hps_io_gpio_inst_GPIO28 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 76 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(76): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO28\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO28\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093009 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO28\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO28\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093009 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 78 hps_io_hps_io_gpio_inst_GPIO29 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(78): hps_io_hps_io_gpio_inst_GPIO29 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 78 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(78): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO29\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO29\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093010 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093010 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO29\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO29\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093010 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093010 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 80 hps_io_hps_io_gpio_inst_GPIO30 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(80): hps_io_hps_io_gpio_inst_GPIO30 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093010 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 80 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(80): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO30\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO30\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093010 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093010 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO30\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO30\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093010 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093010 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 82 hps_io_hps_io_gpio_inst_GPIO31 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(82): hps_io_hps_io_gpio_inst_GPIO31 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 82 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(82): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO31\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO31\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093011 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO31\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO31\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093011 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093011 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 84 hps_io_hps_io_gpio_inst_GPIO33 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(84): hps_io_hps_io_gpio_inst_GPIO33 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 84 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO33\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO33\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093011 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO33\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO33\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093012 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093012 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 86 hps_io_hps_io_gpio_inst_GPIO34 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(86): hps_io_hps_io_gpio_inst_GPIO34 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 86 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(86): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO34\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO34\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093012 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO34\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO34\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093012 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093012 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 88 hps_io_hps_io_gpio_inst_GPIO37 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(88): hps_io_hps_io_gpio_inst_GPIO37 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093013 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 88 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(88): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO37\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO37\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093013 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093013 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO37\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO37\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093013 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093013 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 90 hps_io_hps_io_gpio_inst_GPIO44 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(90): hps_io_hps_io_gpio_inst_GPIO44 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093013 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 90 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(90): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093013 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093013 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093014 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093014 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 92 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(92): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 92 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(92): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093014 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093014 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093014 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 94 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(94): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 94 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(94): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093015 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093015 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093015 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 96 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(96): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 96 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(96): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093015 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 97 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(97): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093015 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093015 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 98 hps_io_hps_io_gpio_inst_LOANIO14 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(98): hps_io_hps_io_gpio_inst_LOANIO14 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093016 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 98 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(98): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO14\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO14\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093016 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093016 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO14\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO14\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093016 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093016 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 100 hps_io_hps_io_gpio_inst_LOANIO22 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(100): hps_io_hps_io_gpio_inst_LOANIO22 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093016 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 100 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(100): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO22\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO22\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093017 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093017 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO22\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO22\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093017 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093017 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 102 hps_io_hps_io_gpio_inst_LOANIO25 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(102): hps_io_hps_io_gpio_inst_LOANIO25 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093017 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 102 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(102): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO25\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO25\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093017 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093017 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO25\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO25\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093017 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093017 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 104 hps_io_hps_io_gpio_inst_LOANIO32 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(104): hps_io_hps_io_gpio_inst_LOANIO32 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 104 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(104): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO32\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO32\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093018 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO32\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO32\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093018 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093018 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093028 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093115 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/alt_vipvfr131_vfr.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/alt_vipvfr131_vfr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093130 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093141 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/alt_vip_cvo_core.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/alt_vip_cvo_core.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093249 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 85 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vip_cvo_core.sdc(85): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vip_cvo_core.sdc 85 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vip_cvo_core.sdc(85): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093341 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vip_cvo_core.sdc 86 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vip_cvo_core.sdc(86): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093341 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 88 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|interlaced_field_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(88): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|interlaced_field_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093342 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 88 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_interlaced_field\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(88): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_interlaced_field\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 88 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(88): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|interlaced_field_reg\[*\]\"\]     -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_interlaced_field\[*\]\"\]  100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|interlaced_field_reg\[*\]\"\]     -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_interlaced_field\[*\]\"\]  100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093343 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 88 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(88): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 89 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|interlaced_reg keeper " "Ignored filter at alt_vip_cvo_core.sdc(89): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|interlaced_reg could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 89 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_interlaced keeper " "Ignored filter at alt_vip_cvo_core.sdc(89): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_interlaced could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 89 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(89): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_interlaced\"\]           100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_interlaced\"\]           100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093343 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 89 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(89): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093344 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 90 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_minus_one_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(90): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_minus_one_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093344 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 90 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_total_minus_one\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(90): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_total_minus_one\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 90 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(90): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_minus_one\[*\]\"\] 100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_minus_one\[*\]\"\] 100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093344 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 90 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(90): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093345 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 91 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|v_total_minus_one_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(91): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|v_total_minus_one_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093345 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 91 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_v_total_minus_one\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(91): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_v_total_minus_one\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 91 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(91): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_total_minus_one\[*\]\"\] 100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_total_minus_one\[*\]\"\] 100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093345 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 91 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(91): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093346 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 92 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_minus_two_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(92): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_minus_two_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093346 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 92 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_total_minus_two\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(92): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_total_minus_two\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 92 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(92): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_minus_two\[*\]\"\] 100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_minus_two\[*\]\"\] 100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093347 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093347 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 92 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(92): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093347 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 93 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(93): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093347 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 93 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_total\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(93): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_total\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093347 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 93 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(93): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total\[*\]\"\]           100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total\[*\]\"\]           100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093348 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 93 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(93): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 94 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|v_total_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(94): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|v_total_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 94 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_v_total\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(94): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_v_total\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 94 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(94): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_total\[*\]\"\]           100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_total\[*\]\"\]           100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093348 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 94 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(94): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093349 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 95 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_blank_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(95): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_blank_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093349 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 95 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_blank\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(95): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_blank\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 95 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(95): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_blank\[*\]\"\]           100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_blank\[*\]\"\]           100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093349 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 95 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(95): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 96 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_sync_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(96): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_sync_start_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 96 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_sync_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(96): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_sync_start\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 96 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(96): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_start\[*\]\"\]      100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_start\[*\]\"\]      100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093350 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 96 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(96): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093351 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 97 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_sync_end_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(97): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_sync_end_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093351 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 97 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_sync_end\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(97): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_sync_end\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 97 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(97): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_end\[*\]\"\]        100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_end\[*\]\"\]        100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093351 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 97 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(97): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093352 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 98 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_v_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(98): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_v_start_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093352 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 98 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f2_v_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(98): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f2_v_start\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 98 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(98): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_start\[*\]\"\]        100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_start\[*\]\"\]        100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093352 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 98 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(98): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093353 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 99 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(99): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_start_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093353 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 99 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f1_v_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(99): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f1_v_start\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 99 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(99): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_start\[*\]\"\]        100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_start\[*\]\"\]        100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093353 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 99 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(99): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093354 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 100 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_end_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(100): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_end_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093354 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 100 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f1_v_end\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(100): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f1_v_end\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 100 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(100): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_end\[*\]\"\]          100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_end\[*\]\"\]          100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093354 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 100 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(100): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093355 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 101 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_v_sync_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(101): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_v_sync_start_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093355 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 101 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f2_v_sync_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(101): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f2_v_sync_start\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 101 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(101): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093355 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 101 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(101): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093356 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 102 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_v_sync_end_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(102): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_v_sync_end_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093356 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 102 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f2_v_sync_end\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(102): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f2_v_sync_end\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093356 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 102 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(102): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093357 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 102 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(102): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093357 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 103 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_sync_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(103): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_sync_start_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 103 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f1_v_sync_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(103): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f1_v_sync_start\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 103 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(103): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093358 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 103 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(103): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 104 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_sync_end_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(104): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_sync_end_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093359 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 104 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f1_v_sync_end\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(104): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f1_v_sync_end\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093359 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 104 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(104): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093359 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093359 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 104 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(104): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093359 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 105 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f_rising_edge_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(105): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f_rising_edge_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093360 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 105 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f_rising_edge\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(105): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f_rising_edge\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093360 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 105 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(105): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f_rising_edge\[*\]\"\]     100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f_rising_edge\[*\]\"\]     100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093360 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093360 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 105 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(105): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093361 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 106 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f_falling_edge_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(106): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f_falling_edge_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093361 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 106 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f_falling_edge\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(106): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f_falling_edge\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093361 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 106 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(106): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f_falling_edge\[*\]\"\]    100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f_falling_edge\[*\]\"\]    100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093361 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093361 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 106 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(106): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093362 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 107 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_end_nxt_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(107): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_end_nxt_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093362 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 107 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f1_v_end_nxt\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(107): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f1_v_end_nxt\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 107 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(107): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093362 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 107 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(107): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093362 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 108 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_anc_v_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(108): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_anc_v_start_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093363 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 108 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f2_anc_v_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(108): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f2_anc_v_start\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 108 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(108): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093363 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 108 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(108): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093363 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 109 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_anc_v_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(109): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_anc_v_start_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093364 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 109 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f1_anc_v_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(109): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f1_anc_v_start\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093364 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 109 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(109): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093364 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093364 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 109 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(109): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093364 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 110 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_sync_polarity_reg keeper " "Ignored filter at alt_vip_cvo_core.sdc(110): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_sync_polarity_reg could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093365 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 110 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_sync_polarity keeper " "Ignored filter at alt_vip_cvo_core.sdc(110): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_sync_polarity could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093365 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 110 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(110): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_polarity\"\]      100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_polarity\"\]      100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093365 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093365 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 110 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(110): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093365 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 111 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|v_sync_polarity_reg keeper " "Ignored filter at alt_vip_cvo_core.sdc(111): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|v_sync_polarity_reg could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 111 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093365 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 111 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_v_sync_polarity keeper " "Ignored filter at alt_vip_cvo_core.sdc(111): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_v_sync_polarity could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 111 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093366 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 111 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(111): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_sync_polarity\"\]      100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_sync_polarity\"\]      100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093366 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093366 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 111 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(111): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093366 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 112 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_check_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(112): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_check_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 112 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093366 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 112 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_total_check\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(112): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_total_check\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 112 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093366 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 112 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(112): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_check\[*\]\"\]     100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_check\[*\]\"\]     100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093367 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093367 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 112 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(112): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093367 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 113 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|ap_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(113): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|ap_start_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 113 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093367 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 113 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_ap_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(113): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_ap_start\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 113 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093367 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 113 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(113): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_ap_start\[*\]\"\]          100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_ap_start\[*\]\"\]          100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093368 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 113 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(113): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 114 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_frame_complete_point_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(114): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_frame_complete_point_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 114 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 114 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_frame_complete_point\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(114): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_frame_complete_point\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 114 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 114 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(114): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_frame_complete_point_reg\[*\]\"\]  -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] 100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_frame_complete_point_reg\[*\]\"\]  -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] 100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093369 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093369 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 114 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(114): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093369 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 116 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(116): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|interlaced_field_reg\[*\]\"\]     -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_interlaced_field\[*\]\"\]  -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|interlaced_field_reg\[*\]\"\]     -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_interlaced_field\[*\]\"\]  -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093369 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093369 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 116 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(116): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093369 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 117 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_interlaced\"\]           -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_interlaced\"\]           -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093369 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093369 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 117 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(117): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093370 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 118 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(118): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_minus_one\[*\]\"\] -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_minus_one\[*\]\"\] -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093370 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093370 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 118 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(118): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093370 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 119 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_total_minus_one\[*\]\"\] -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_total_minus_one\[*\]\"\] -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093370 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093370 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 119 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(119): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093370 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 120 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(120): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_minus_two\[*\]\"\] -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_minus_two\[*\]\"\] -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093370 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093370 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 120 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(120): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093371 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 121 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(121): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total\[*\]\"\]           -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total\[*\]\"\]           -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093371 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093371 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 121 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(121): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093371 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 122 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(122): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_total\[*\]\"\]           -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_total\[*\]\"\]           -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093371 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093371 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 122 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(122): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093371 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 123 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(123): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_blank\[*\]\"\]           -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_blank\[*\]\"\]           -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093371 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093371 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 123 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(123): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093372 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 124 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(124): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_start\[*\]\"\]      -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_start\[*\]\"\]      -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093372 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093372 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 124 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(124): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093372 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 125 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(125): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_end\[*\]\"\]        -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_end\[*\]\"\]        -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093372 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093372 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 125 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(125): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093372 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 126 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(126): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_start\[*\]\"\]        -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_start\[*\]\"\]        -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093373 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093373 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 126 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(126): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093373 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 127 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(127): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_start\[*\]\"\]        -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_start\[*\]\"\]        -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093374 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 127 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(127): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 128 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(128): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_end\[*\]\"\]          -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_end\[*\]\"\]          -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093374 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 128 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(128): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 129 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(129): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093374 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 129 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(129): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 130 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(130): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093375 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 130 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(130): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 131 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(131): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093375 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 131 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(131): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 132 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(132): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093376 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 132 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(132): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 133 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(133): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f_rising_edge\[*\]\"\]     -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f_rising_edge\[*\]\"\]     -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093376 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 133 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(133): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 134 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(134): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f_falling_edge\[*\]\"\]    -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f_falling_edge\[*\]\"\]    -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093376 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 134 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(134): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 135 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(135): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093377 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 135 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(135): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 136 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(136): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093377 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 136 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(136): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 137 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(137): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093377 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 137 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(137): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 138 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(138): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_polarity\"\]      -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_polarity\"\]      -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093378 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 138 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(138): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 139 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(139): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_sync_polarity\"\]      -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_sync_polarity\"\]      -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093378 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 139 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(139): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 140 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(140): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_check\[*\]\"\]     -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_check\[*\]\"\]     -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 140 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093378 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 140 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(140): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 141 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(141): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_ap_start\[*\]\"\]          -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_ap_start\[*\]\"\]          -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 141 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093379 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 141 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(141): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 142 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(142): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_frame_complete_point_reg\[*\]\"\] -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_frame_complete_point_reg\[*\]\"\] -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 142 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093379 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 142 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(142): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 145 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|interlaced_field_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(145): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|interlaced_field_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|interlaced_field_reg\[*\]\"\]     -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_interlaced_field\[*\]\"\]  -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|interlaced_field_reg\[*\]\"\]     -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_interlaced_field\[*\]\"\]  -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093380 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 146 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|interlaced_reg\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(146): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|interlaced_reg\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_interlaced\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_interlaced\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 146 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093380 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 147 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_minus_one_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(147): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_minus_one_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_minus_one\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_minus_one\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 147 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093380 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 147 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 148 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|v_total_minus_one_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(148): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|v_total_minus_one_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_total_minus_one\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_total_minus_one\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 148 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093381 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 148 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 149 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_minus_two_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(149): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_minus_two_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_minus_two\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_minus_two\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 149 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093381 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 149 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 150 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(150): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 150 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093381 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 151 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|v_total_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(151): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|v_total_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_total\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_total\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 151 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093382 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 151 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 152 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_blank_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(152): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_blank_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_blank\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_blank\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 152 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093382 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 152 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 153 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_sync_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(153): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_sync_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_start\[*\]\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_start\[*\]\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 153 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093382 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 153 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 154 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_sync_end_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(154): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_sync_end_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_end\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_end\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093382 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 155 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_v_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(155): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_v_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_start\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_start\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093383 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 156 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(156): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_start\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_start\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093383 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 157 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_end_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(157): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_end_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_end\[*\]\"\]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_end\[*\]\"\]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093383 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 158 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_v_sync_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(158): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_v_sync_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093384 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 159 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_v_sync_end_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(159): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_v_sync_end_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093384 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 160 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_sync_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(160): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_sync_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093384 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 161 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_sync_end_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(161): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_sync_end_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093385 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 162 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f_rising_edge_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(162): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f_rising_edge_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f_rising_edge\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f_rising_edge\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093385 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 163 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f_falling_edge_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(163): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f_falling_edge_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f_falling_edge\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f_falling_edge\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093385 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 164 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_end_nxt_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(164): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_end_nxt_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093385 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 165 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_anc_v_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(165): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_anc_v_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093386 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093386 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 166 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_anc_v_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(166): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_anc_v_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093386 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093386 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 167 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_sync_polarity_reg\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(167): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_sync_polarity_reg\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_polarity\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_polarity\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093386 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093386 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 168 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|v_sync_polarity_reg\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(168): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|v_sync_polarity_reg\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_sync_polarity\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_sync_polarity\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093387 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093387 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 169 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_check_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(169): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_check_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_check\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_check\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093387 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093387 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 170 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|ap_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(170): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|ap_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_ap_start\[*\]\"\]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_ap_start\[*\]\"\]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093387 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093387 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 171 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_frame_complete_point_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(171): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_frame_complete_point_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_frame_complete_point_reg\[*\]\"\] -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_frame_complete_point_reg\[*\]\"\] -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093388 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093388 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system_timing.sdc " "Reading SDC File: 'soc_system_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093408 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 10 clk_bot1 port " "Ignored filter at soc_system_timing.sdc(10): clk_bot1 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093409 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock soc_system_timing.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at soc_system_timing.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports clk_bot1\] " "create_clock -period 20 \[get_ports clk_bot1\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093409 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093409 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 11 hps_i2c1_SCL port " "Ignored filter at soc_system_timing.sdc(11): hps_i2c1_SCL could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093409 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock soc_system_timing.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at soc_system_timing.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 40 \[get_ports hps_i2c1_SCL\] " "create_clock -period 40 \[get_ports hps_i2c1_SCL\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093409 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093409 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 12 hps_usb1_CLK port " "Ignored filter at soc_system_timing.sdc(12): hps_usb1_CLK could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093409 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock soc_system_timing.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at soc_system_timing.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 40 \[get_ports hps_usb1_CLK\] " "create_clock -period 40 \[get_ports hps_usb1_CLK\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093410 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093410 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093410 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 512 -multiply_by 15215 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 512 -multiply_by 15215 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1601418093422 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1601418093422 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1601418093422 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093422 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 45 user_led_fpga\[0\] port " "Ignored filter at soc_system_timing.sdc(45): user_led_fpga\[0\] could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 45 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(45): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from  * -to \[get_ports \{user_led_fpga\[0\]\}\] " "set_false_path  -from  * -to \[get_ports \{user_led_fpga\[0\]\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093423 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093423 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 46 user_led_fpga\[1\] port " "Ignored filter at soc_system_timing.sdc(46): user_led_fpga\[1\] could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from  * -to \[get_ports \{user_led_fpga\[1\]\}\] " "set_false_path  -from  * -to \[get_ports \{user_led_fpga\[1\]\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093423 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093423 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 47 user_led_fpga\[2\] port " "Ignored filter at soc_system_timing.sdc(47): user_led_fpga\[2\] could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from  * -to \[get_ports \{user_led_fpga\[2\]\}\] " "set_false_path  -from  * -to \[get_ports \{user_led_fpga\[2\]\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093424 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093424 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 48 user_led_fpga\[3\] port " "Ignored filter at soc_system_timing.sdc(48): user_led_fpga\[3\] could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from  * -to \[get_ports \{user_led_fpga\[3\]\}\] " "set_false_path  -from  * -to \[get_ports \{user_led_fpga\[3\]\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093424 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093424 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 54 hps_can0_TX port " "Ignored filter at soc_system_timing.sdc(54): hps_can0_TX could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_can0_TX\}\] " "set_false_path -from * -to \[get_ports \{hps_can0_TX\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093425 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093425 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 55 hps_emac1_MDC port " "Ignored filter at soc_system_timing.sdc(55): hps_emac1_MDC could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093425 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 55 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(55): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_MDC\}\] " "set_false_path -from * -to \[get_ports \{hps_emac1_MDC\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093425 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093425 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 56 hps_emac1_MDIO port " "Ignored filter at soc_system_timing.sdc(56): hps_emac1_MDIO could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_MDIO\}\] " "set_false_path -from * -to \[get_ports \{hps_emac1_MDIO\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093426 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 57 hps_emac1_TXD1 port " "Ignored filter at soc_system_timing.sdc(57): hps_emac1_TXD1 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_TXD1\}\] " "set_false_path -from * -to \[get_ports \{hps_emac1_TXD1\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093427 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093427 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 58 hps_emac1_TXD2 port " "Ignored filter at soc_system_timing.sdc(58): hps_emac1_TXD2 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_TXD2\}\] " "set_false_path -from * -to \[get_ports \{hps_emac1_TXD2\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093427 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093427 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 59 hps_emac1_TXD3 port " "Ignored filter at soc_system_timing.sdc(59): hps_emac1_TXD3 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093428 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 59 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(59): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_TXD3\}\] " "set_false_path -from * -to \[get_ports \{hps_emac1_TXD3\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093428 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093428 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 60 hps_emac1_TXD0 port " "Ignored filter at soc_system_timing.sdc(60): hps_emac1_TXD0 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_TXD0\}\] " "set_false_path -from * -to \[get_ports \{hps_emac1_TXD0\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093429 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093429 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 61 hps_emac1_TX_CLK port " "Ignored filter at soc_system_timing.sdc(61): hps_emac1_TX_CLK could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 61 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(61): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_TX_CLK\}\] " "set_false_path -from * -to \[get_ports \{hps_emac1_TX_CLK\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093430 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093430 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 62 hps_emac1_TX_CTL port " "Ignored filter at soc_system_timing.sdc(62): hps_emac1_TX_CTL could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_TX_CTL\}\] " "set_false_path -from * -to \[get_ports \{hps_emac1_TX_CTL\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093430 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093430 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 63 hps_gpio_GPIO09 port " "Ignored filter at soc_system_timing.sdc(63): hps_gpio_GPIO09 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 63 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(63): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO09\}\] " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO09\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093431 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 64 hps_gpio_GPIO35 port " "Ignored filter at soc_system_timing.sdc(64): hps_gpio_GPIO35 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO35\}\] " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO35\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093431 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 65 hps_gpio_GPIO48 port " "Ignored filter at soc_system_timing.sdc(65): hps_gpio_GPIO48 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO48\}\] " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO48\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093432 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093432 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 66 hps_gpio_GPIO53 port " "Ignored filter at soc_system_timing.sdc(66): hps_gpio_GPIO53 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO53\}\] " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO53\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093432 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093432 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 67 hps_gpio_GPIO54 port " "Ignored filter at soc_system_timing.sdc(67): hps_gpio_GPIO54 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO54\}\] " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO54\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093432 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093432 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 68 hps_gpio_GPIO55 port " "Ignored filter at soc_system_timing.sdc(68): hps_gpio_GPIO55 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO55\}\] " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO55\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093433 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093433 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 69 hps_gpio_GPIO56 port " "Ignored filter at soc_system_timing.sdc(69): hps_gpio_GPIO56 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093433 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO56\}\] " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO56\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093433 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093433 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 70 hps_gpio_GPIO61 port " "Ignored filter at soc_system_timing.sdc(70): hps_gpio_GPIO61 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO61\}\] " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO61\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093434 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093434 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 71 hps_gpio_GPIO62 port " "Ignored filter at soc_system_timing.sdc(71): hps_gpio_GPIO62 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO62\}\] " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO62\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093434 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093434 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 72 hps_gpio_GPIO00 port " "Ignored filter at soc_system_timing.sdc(72): hps_gpio_GPIO00 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO00\}\] " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO00\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093435 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093435 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_i2c1_SCL\}\] " "set_false_path -from * -to \[get_ports \{hps_i2c1_SCL\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093435 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093435 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 74 hps_i2c1_SDA port " "Ignored filter at soc_system_timing.sdc(74): hps_i2c1_SDA could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093435 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_i2c1_SDA\}\] " "set_false_path -from * -to \[get_ports \{hps_i2c1_SDA\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093435 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093435 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 75 hps_i2c0_SDA port " "Ignored filter at soc_system_timing.sdc(75): hps_i2c0_SDA could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093436 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_i2c0_SDA\}\] " "set_false_path -from * -to \[get_ports \{hps_i2c0_SDA\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093436 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093436 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 76 hps_qspi_CLK port " "Ignored filter at soc_system_timing.sdc(76): hps_qspi_CLK could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093436 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_qspi_CLK\}\] " "set_false_path -from * -to \[get_ports \{hps_qspi_CLK\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093436 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093436 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 77 hps_qspi_IO1 port " "Ignored filter at soc_system_timing.sdc(77): hps_qspi_IO1 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093436 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_qspi_IO1\}\] " "set_false_path -from * -to \[get_ports \{hps_qspi_IO1\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093436 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093436 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 78 hps_qspi_IO2 port " "Ignored filter at soc_system_timing.sdc(78): hps_qspi_IO2 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_qspi_IO2\}\] " "set_false_path -from * -to \[get_ports \{hps_qspi_IO2\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093437 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093437 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 79 hps_qspi_IO3 port " "Ignored filter at soc_system_timing.sdc(79): hps_qspi_IO3 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_qspi_IO3\}\] " "set_false_path -from * -to \[get_ports \{hps_qspi_IO3\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093437 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093437 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 80 hps_qspi_IO0 port " "Ignored filter at soc_system_timing.sdc(80): hps_qspi_IO0 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_qspi_IO0\}\] " "set_false_path -from * -to \[get_ports \{hps_qspi_IO0\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093438 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093438 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 81 hps_qspi_SS0 port " "Ignored filter at soc_system_timing.sdc(81): hps_qspi_SS0 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_qspi_SS0\}\] " "set_false_path -from * -to \[get_ports \{hps_qspi_SS0\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093438 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093438 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 82 hps_sdio_CLK port " "Ignored filter at soc_system_timing.sdc(82): hps_sdio_CLK could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_sdio_CLK\}\] " "set_false_path -from * -to \[get_ports \{hps_sdio_CLK\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093438 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093438 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 83 hps_sdio_CMD port " "Ignored filter at soc_system_timing.sdc(83): hps_sdio_CMD could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_sdio_CMD\}\] " "set_false_path -from * -to \[get_ports \{hps_sdio_CMD\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093439 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093439 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 84 hps_sdio_D1 port " "Ignored filter at soc_system_timing.sdc(84): hps_sdio_D1 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_sdio_D1\}\] " "set_false_path -from * -to \[get_ports \{hps_sdio_D1\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093440 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093440 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 85 hps_sdio_D2 port " "Ignored filter at soc_system_timing.sdc(85): hps_sdio_D2 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_sdio_D2\}\] " "set_false_path -from * -to \[get_ports \{hps_sdio_D2\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093440 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093440 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 86 hps_sdio_D3 port " "Ignored filter at soc_system_timing.sdc(86): hps_sdio_D3 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_sdio_D3\}\] " "set_false_path -from * -to \[get_ports \{hps_sdio_D3\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093441 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093441 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 87 hps_sdio_D0 port " "Ignored filter at soc_system_timing.sdc(87): hps_sdio_D0 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_sdio_D0\}\] " "set_false_path -from * -to \[get_ports \{hps_sdio_D0\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093441 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093441 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 88 hps_spim1_CLK port " "Ignored filter at soc_system_timing.sdc(88): hps_spim1_CLK could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_spim1_CLK\}\] " "set_false_path -from * -to \[get_ports \{hps_spim1_CLK\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093442 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093442 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 89 hps_spim1_MISO port " "Ignored filter at soc_system_timing.sdc(89): hps_spim1_MISO could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_spim1_MISO\}\] " "set_false_path -from * -to \[get_ports \{hps_spim1_MISO\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093442 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093442 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 90 hps_spim1_MOSI port " "Ignored filter at soc_system_timing.sdc(90): hps_spim1_MOSI could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_spim1_MOSI\}\] " "set_false_path -from * -to \[get_ports \{hps_spim1_MOSI\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093443 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093443 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 91 hps_spim1_SS0 port " "Ignored filter at soc_system_timing.sdc(91): hps_spim1_SS0 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_spim1_SS0\}\] " "set_false_path -from * -to \[get_ports \{hps_spim1_SS0\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093443 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093443 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 92 hps_spim0_CLK port " "Ignored filter at soc_system_timing.sdc(92): hps_spim0_CLK could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_spim0_CLK\}\] " "set_false_path -from * -to \[get_ports \{hps_spim0_CLK\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093443 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093443 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 93 hps_spim0_MOSI port " "Ignored filter at soc_system_timing.sdc(93): hps_spim0_MOSI could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_spim0_MOSI\}\] " "set_false_path -from * -to \[get_ports \{hps_spim0_MOSI\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093444 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093444 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 94 hps_spim0_SS0 port " "Ignored filter at soc_system_timing.sdc(94): hps_spim0_SS0 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_spim0_SS0\}\] " "set_false_path -from * -to \[get_ports \{hps_spim0_SS0\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093444 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093444 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 95 hps_uart0_TX port " "Ignored filter at soc_system_timing.sdc(95): hps_uart0_TX could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_uart0_TX\}\] " "set_false_path -from * -to \[get_ports \{hps_uart0_TX\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093444 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 96 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(96): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_CLK\}\] " "set_false_path -from * -to \[get_ports \{hps_usb1_CLK\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093445 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093445 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 97 hps_usb1_D1 port " "Ignored filter at soc_system_timing.sdc(97): hps_usb1_D1 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 97 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(97): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D1\}\] " "set_false_path -from * -to \[get_ports \{hps_usb1_D1\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093445 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093445 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 98 hps_usb1_D2 port " "Ignored filter at soc_system_timing.sdc(98): hps_usb1_D2 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D2\}\] " "set_false_path -from * -to \[get_ports \{hps_usb1_D2\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093445 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093445 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 99 hps_usb1_D3 port " "Ignored filter at soc_system_timing.sdc(99): hps_usb1_D3 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093446 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D3\}\] " "set_false_path -from * -to \[get_ports \{hps_usb1_D3\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093446 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093446 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 100 hps_usb1_D4 port " "Ignored filter at soc_system_timing.sdc(100): hps_usb1_D4 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093446 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 100 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(100): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D4\}\] " "set_false_path -from * -to \[get_ports \{hps_usb1_D4\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093446 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093446 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 101 hps_usb1_D5 port " "Ignored filter at soc_system_timing.sdc(101): hps_usb1_D5 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093446 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D5\}\] " "set_false_path -from * -to \[get_ports \{hps_usb1_D5\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093447 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093447 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 102 hps_usb1_D6 port " "Ignored filter at soc_system_timing.sdc(102): hps_usb1_D6 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D6\}\] " "set_false_path -from * -to \[get_ports \{hps_usb1_D6\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093447 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093447 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 103 hps_usb1_D7 port " "Ignored filter at soc_system_timing.sdc(103): hps_usb1_D7 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D7\}\] " "set_false_path -from * -to \[get_ports \{hps_usb1_D7\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093447 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093447 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 104 hps_usb1_D0 port " "Ignored filter at soc_system_timing.sdc(104): hps_usb1_D0 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D0\}\] " "set_false_path -from * -to \[get_ports \{hps_usb1_D0\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093448 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093448 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 105 hps_usb1_STP port " "Ignored filter at soc_system_timing.sdc(105): hps_usb1_STP could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_STP\}\] " "set_false_path -from * -to \[get_ports \{hps_usb1_STP\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093448 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093448 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 107 hps_can0_RX port " "Ignored filter at soc_system_timing.sdc(107): hps_can0_RX could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 107 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(107): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_can0_RX\}\]      -to * " "set_false_path -from \[get_ports \{hps_can0_RX\}\]      -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093449 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 108 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(108): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_emac1_MDIO\}\]   -to * " "set_false_path -from \[get_ports \{hps_emac1_MDIO\}\]   -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093449 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093449 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 109 hps_emac1_RXD1 port " "Ignored filter at soc_system_timing.sdc(109): hps_emac1_RXD1 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 109 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(109): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_emac1_RXD1\}\]   -to * " "set_false_path -from \[get_ports \{hps_emac1_RXD1\}\]   -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093449 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093449 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 110 hps_emac1_RXD2 port " "Ignored filter at soc_system_timing.sdc(110): hps_emac1_RXD2 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 110 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(110): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_emac1_RXD2\}\]   -to * " "set_false_path -from \[get_ports \{hps_emac1_RXD2\}\]   -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093450 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093450 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 111 hps_emac1_RXD3 port " "Ignored filter at soc_system_timing.sdc(111): hps_emac1_RXD3 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 111 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093450 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 111 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(111): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_emac1_RXD3\}\]   -to * " "set_false_path -from \[get_ports \{hps_emac1_RXD3\}\]   -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093450 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093450 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 112 hps_emac1_RXD0 port " "Ignored filter at soc_system_timing.sdc(112): hps_emac1_RXD0 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 112 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093450 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 112 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(112): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_emac1_RXD0\}\]   -to * " "set_false_path -from \[get_ports \{hps_emac1_RXD0\}\]   -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093450 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093450 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 113 hps_emac1_RX_CLK port " "Ignored filter at soc_system_timing.sdc(113): hps_emac1_RX_CLK could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 113 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093450 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 113 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(113): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_emac1_RX_CLK\}\] -to * " "set_false_path -from \[get_ports \{hps_emac1_RX_CLK\}\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093451 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093451 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 114 hps_emac1_RX_CTL port " "Ignored filter at soc_system_timing.sdc(114): hps_emac1_RX_CTL could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 114 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 114 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(114): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_emac1_RX_CTL\}\] -to * " "set_false_path -from \[get_ports \{hps_emac1_RX_CTL\}\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093451 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 115 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(115): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO09\}\]  -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO09\}\]  -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093451 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 116 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(116): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO35\}\]  -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO35\}\]  -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093451 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 117 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO48\}\]  -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO48\}\]  -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093452 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 118 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(118): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO53\}\]  -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO53\}\]  -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093452 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 119 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO54\}\]  -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO54\}\]  -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093452 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 120 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(120): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO55\}\]  -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO55\}\]  -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093452 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 121 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(121): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO56\}\]  -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO56\}\]  -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093453 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093453 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 122 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(122): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO61\}\]  -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO61\}\]  -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093453 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093453 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 123 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(123): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO62\}\]  -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO62\}\]  -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093454 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 124 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(124): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO00\}\]  -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO00\}\]  -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093454 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 125 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(125): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_i2c1_SCL\}\]     -to * " "set_false_path -from \[get_ports \{hps_i2c1_SCL\}\]     -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093454 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 126 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(126): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_i2c1_SDA\}\]     -to * " "set_false_path -from \[get_ports \{hps_i2c1_SDA\}\]     -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093454 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093454 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 127 hps_i2c0_SCL port " "Ignored filter at soc_system_timing.sdc(127): hps_i2c0_SCL could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 127 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 127 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(127): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_i2c0_SCL\}\]     -to * " "set_false_path -from \[get_ports \{hps_i2c0_SCL\}\]     -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093455 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 128 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(128): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_qspi_IO1\}\]     -to * " "set_false_path -from \[get_ports \{hps_qspi_IO1\}\]     -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093455 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 129 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(129): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_qspi_IO2\}\]     -to * " "set_false_path -from \[get_ports \{hps_qspi_IO2\}\]     -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093455 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 130 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(130): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_qspi_IO3\}\]     -to * " "set_false_path -from \[get_ports \{hps_qspi_IO3\}\]     -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093455 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 131 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(131): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_qspi_IO0\}\]     -to * " "set_false_path -from \[get_ports \{hps_qspi_IO0\}\]     -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093455 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 132 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(132): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_sdio_CMD\}\]     -to * " "set_false_path -from \[get_ports \{hps_sdio_CMD\}\]     -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093456 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093456 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 133 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(133): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_sdio_D1\}\]      -to * " "set_false_path -from \[get_ports \{hps_sdio_D1\}\]      -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093456 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093456 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 134 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(134): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_sdio_D2\}\]      -to * " "set_false_path -from \[get_ports \{hps_sdio_D2\}\]      -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093456 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093456 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 135 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(135): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_sdio_D3\}\]      -to * " "set_false_path -from \[get_ports \{hps_sdio_D3\}\]      -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093457 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093457 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 136 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(136): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_sdio_D0\}\]      -to * " "set_false_path -from \[get_ports \{hps_sdio_D0\}\]      -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093457 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093457 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 137 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(137): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_spim1_MISO\}\]   -to * " "set_false_path -from \[get_ports \{hps_spim1_MISO\}\]   -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093457 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093457 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 138 hps_spim0_MISO port " "Ignored filter at soc_system_timing.sdc(138): hps_spim0_MISO could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 138 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093458 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 138 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(138): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_spim0_MISO\}\]   -to * " "set_false_path -from \[get_ports \{hps_spim0_MISO\}\]   -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093458 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093458 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 139 hps_uart0_RX port " "Ignored filter at soc_system_timing.sdc(139): hps_uart0_RX could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 139 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093458 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 139 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(139): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_uart0_RX\}\]     -to * " "set_false_path -from \[get_ports \{hps_uart0_RX\}\]     -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093458 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093458 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 140 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(140): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_CLK\}\]     -to * " "set_false_path -from \[get_ports \{hps_usb1_CLK\}\]     -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 140 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093459 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093459 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 141 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(141): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D1\}\]      -to * " "set_false_path -from \[get_ports \{hps_usb1_D1\}\]      -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 141 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093459 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093459 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 142 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(142): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D2\}\]      -to * " "set_false_path -from \[get_ports \{hps_usb1_D2\}\]      -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 142 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093459 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093459 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 143 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(143): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D3\}\]      -to * " "set_false_path -from \[get_ports \{hps_usb1_D3\}\]      -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 143 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093459 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093459 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 144 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(144): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D4\}\]      -to * " "set_false_path -from \[get_ports \{hps_usb1_D4\}\]      -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 144 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093460 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 144 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093460 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 145 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(145): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D5\}\]      -to * " "set_false_path -from \[get_ports \{hps_usb1_D5\}\]      -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093460 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093460 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 146 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(146): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D6\}\]      -to * " "set_false_path -from \[get_ports \{hps_usb1_D6\}\]      -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 146 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093460 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093460 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 147 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(147): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D7\}\]      -to * " "set_false_path -from \[get_ports \{hps_usb1_D7\}\]      -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 147 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093460 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 147 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093460 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 148 hps_usb1_DIR port " "Ignored filter at soc_system_timing.sdc(148): hps_usb1_DIR could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 148 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093461 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 148 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(148): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_DIR\}\]     -to * " "set_false_path -from \[get_ports \{hps_usb1_DIR\}\]     -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 148 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093461 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 148 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093461 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 149 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(149): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D0\}\]      -to * " "set_false_path -from \[get_ports \{hps_usb1_D0\}\]      -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 149 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093461 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 149 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093461 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 150 hps_usb1_NXT port " "Ignored filter at soc_system_timing.sdc(150): hps_usb1_NXT could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 150 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093461 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 150 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(150): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_NXT\}\]     -to * " "set_false_path -from \[get_ports \{hps_usb1_NXT\}\]     -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 150 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601418093461 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093461 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK " "Node: CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601418093580 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093580 "|ghrd_top|CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CV_HPS_1V8_I2C0_SCL_via_TRACE_D7 " "Node: CV_HPS_1V8_I2C0_SCL_via_TRACE_D7 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 CV_HPS_1V8_I2C0_SCL_via_TRACE_D7 " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by CV_HPS_1V8_I2C0_SCL_via_TRACE_D7" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601418093580 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093580 "|ghrd_top|CV_HPS_1V8_I2C0_SCL_via_TRACE_D7"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CV_HPS_1V8_I2C1_SCL_via_TRACE_D3 " "Node: CV_HPS_1V8_I2C1_SCL_via_TRACE_D3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 CV_HPS_1V8_I2C1_SCL_via_TRACE_D3 " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by CV_HPS_1V8_I2C1_SCL_via_TRACE_D3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601418093581 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093581 "|ghrd_top|CV_HPS_1V8_I2C1_SCL_via_TRACE_D3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2 " "Node: CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c3_inst~FF_3393 CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2 " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c3_inst~FF_3393 is being clocked by CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601418093581 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093581 "|ghrd_top|CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418093678 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418093678 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418093678 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_2  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_2  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418093678 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_3  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_3  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418093678 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418093678 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418093678 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_2  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_2  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418093678 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_3  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_3  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418093678 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418093678 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418093678 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418093678 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418093678 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418093678 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418093678 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418093678 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418093678 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418093678 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418093678 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418093678 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418093678 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418093678 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418093678 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418093678 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418093678 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418099532 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418099532 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418099574 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418099574 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418099585 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418099928 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1601418100948 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418100948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.689 " "Worst-case setup slack is -4.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418100960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418100960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.689            -118.719 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.689            -118.719 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418100960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.337            -279.403 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.337            -279.403 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418100960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.574               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.574               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418100960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.469               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    8.469               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418100960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.747               0.000 altera_reserved_tck  " "   10.747               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418100960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418100960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.164 " "Worst-case hold slack is 0.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418101148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418101148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.164               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418101148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.272               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418101148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.284               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418101148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.417               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418101148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482               0.000 altera_reserved_tck  " "    0.482               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418101148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418101148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.834 " "Worst-case recovery slack is -0.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418101257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418101257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.834           -3016.996 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.834           -3016.996 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418101257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.040               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.040               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418101257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.728               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.728               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418101257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.927               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   11.927               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418101257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.019               0.000 altera_reserved_tck  " "   18.019               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418101257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418101257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.604 " "Worst-case removal slack is 0.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418101359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418101359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.604               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.604               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418101359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.684               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.684               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418101359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.689               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418101359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.809               0.000 altera_reserved_tck  " "    0.809               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418101359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.045               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.045               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418101359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418101359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.336 " "Worst-case minimum pulse width slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418101381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418101381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.336               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418101381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.523               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418101381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.540               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418101381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.593               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.593               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418101381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.957               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.957               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418101381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.589               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    8.589               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418101381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.851               0.000 altera_reserved_tck  " "   18.851               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418101381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418101381 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 108 synchronizer chains. " "Report Metastability: Found 108 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601418101728 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418101728 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418102010 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418103393 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.574 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.574" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418105363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418105363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418105363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418105363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418105363 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418105363 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.164 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.164" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418105443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418105443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418105443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418105443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418105443 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418105443 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.040 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.040" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418105526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418105526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418105526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418105526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418105526 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418105526 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 1.045 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 1.045" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418105602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418105602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418105602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418105602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418105602 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418105602 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418105730 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418105730 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 100C Model)              \|  0.575  0.553" {  } {  } 0 0 "Address Command (Slow 1100mV 100C Model)              \|  0.575  0.553" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418105730 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 100C Model)          \|  3.238     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 100C Model)          \|  3.238     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418105730 ""}
{ "Info" "0" "" "Core (Slow 1100mV 100C Model)                         \|  1.574  0.164" {  } {  } 0 0 "Core (Slow 1100mV 100C Model)                         \|  1.574  0.164" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418105730 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 100C Model)        \|   3.04  1.045" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 100C Model)        \|   3.04  1.045" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418105730 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 100C Model)                    \|  0.523  0.176" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 100C Model)                    \|  0.523  0.176" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418105731 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 100C Model)                    \|  0.452  0.452" {  } {  } 0 0 "Postamble (Slow 1100mV 100C Model)                    \|  0.452  0.452" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418105731 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 100C Model)                 \|  0.173  0.126" {  } {  } 0 0 "Read Capture (Slow 1100mV 100C Model)                 \|  0.173  0.126" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418105731 ""}
{ "Info" "0" "" "Write (Slow 1100mV 100C Model)                        \|  0.196  0.196" {  } {  } 0 0 "Write (Slow 1100mV 100C Model)                        \|  0.196  0.196" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418105731 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418105987 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418106115 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418130678 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK " "Node: CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601418132505 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418132505 "|ghrd_top|CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CV_HPS_1V8_I2C0_SCL_via_TRACE_D7 " "Node: CV_HPS_1V8_I2C0_SCL_via_TRACE_D7 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 CV_HPS_1V8_I2C0_SCL_via_TRACE_D7 " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by CV_HPS_1V8_I2C0_SCL_via_TRACE_D7" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601418132505 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418132505 "|ghrd_top|CV_HPS_1V8_I2C0_SCL_via_TRACE_D7"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CV_HPS_1V8_I2C1_SCL_via_TRACE_D3 " "Node: CV_HPS_1V8_I2C1_SCL_via_TRACE_D3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 CV_HPS_1V8_I2C1_SCL_via_TRACE_D3 " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by CV_HPS_1V8_I2C1_SCL_via_TRACE_D3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601418132505 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418132505 "|ghrd_top|CV_HPS_1V8_I2C1_SCL_via_TRACE_D3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2 " "Node: CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c3_inst~FF_3393 CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2 " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c3_inst~FF_3393 is being clocked by CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601418132506 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418132506 "|ghrd_top|CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418132586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418132586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418132586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_2  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_2  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418132586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_3  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_3  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418132586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418132586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418132586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_2  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_2  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418132586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_3  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_3  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418132586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418132586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418132586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418132586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418132586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418132586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418132586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418132586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418132586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418132586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418132586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418132586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418132586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418132586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418132586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418132586 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418132586 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418137801 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418137801 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418137837 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418137837 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1601418138379 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418138379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.472 " "Worst-case setup slack is -4.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.472            -113.621 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.472            -113.621 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.635            -273.727 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.635            -273.727 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.573               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.573               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.879               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    8.879               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.736               0.000 altera_reserved_tck  " "   10.736               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418138419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.180               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.216               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.258               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.443               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 altera_reserved_tck  " "    0.454               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418138608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.945 " "Worst-case recovery slack is -0.945" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.945           -3415.313 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.945           -3415.313 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.130               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.130               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.857               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.857               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.353               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   12.353               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.144               0.000 altera_reserved_tck  " "   18.144               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418138721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.551 " "Worst-case removal slack is 0.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.551               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.551               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.633               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.633               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.640               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.754               0.000 altera_reserved_tck  " "    0.754               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.050               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.050               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418138858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.336 " "Worst-case minimum pulse width slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.336               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.525               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.525               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.546               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.575               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.575               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.939               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.939               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.567               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    8.567               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.848               0.000 altera_reserved_tck  " "   18.848               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418138916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418138916 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 108 synchronizer chains. " "Report Metastability: Found 108 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601418139237 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418139237 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418139583 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418140793 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.573 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.573" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418142372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418142372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418142372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418142372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418142372 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418142372 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.216 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.216" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418142478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418142478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418142478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418142478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418142478 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418142478 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.130 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.130" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418142604 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418142604 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418142604 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418142604 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418142604 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418142604 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 1.050 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 1.050" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418142739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418142739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418142739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418142739 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418142739 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418142739 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418142932 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418142932 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV -40C Model)              \|  0.583  0.564" {  } {  } 0 0 "Address Command (Slow 1100mV -40C Model)              \|  0.583  0.564" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418142932 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV -40C Model)          \|  3.306     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV -40C Model)          \|  3.306     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418142933 ""}
{ "Info" "0" "" "Core (Slow 1100mV -40C Model)                         \|  1.573  0.216" {  } {  } 0 0 "Core (Slow 1100mV -40C Model)                         \|  1.573  0.216" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418142933 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV -40C Model)        \|   3.13   1.05" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV -40C Model)        \|   3.13   1.05" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418142933 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV -40C Model)                    \|  0.582  0.224" {  } {  } 0 0 "DQS vs CK (Slow 1100mV -40C Model)                    \|  0.582  0.224" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418142933 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV -40C Model)                    \|  0.421  0.421" {  } {  } 0 0 "Postamble (Slow 1100mV -40C Model)                    \|  0.421  0.421" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418142933 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV -40C Model)                 \|  0.215  0.168" {  } {  } 0 0 "Read Capture (Slow 1100mV -40C Model)                 \|  0.215  0.168" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418142933 ""}
{ "Info" "0" "" "Write (Slow 1100mV -40C Model)                        \|  0.253  0.253" {  } {  } 0 0 "Write (Slow 1100mV -40C Model)                        \|  0.253  0.253" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418142933 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418143297 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418144120 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418162092 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK " "Node: CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601418163701 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418163701 "|ghrd_top|CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CV_HPS_1V8_I2C0_SCL_via_TRACE_D7 " "Node: CV_HPS_1V8_I2C0_SCL_via_TRACE_D7 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 CV_HPS_1V8_I2C0_SCL_via_TRACE_D7 " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by CV_HPS_1V8_I2C0_SCL_via_TRACE_D7" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601418163701 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418163701 "|ghrd_top|CV_HPS_1V8_I2C0_SCL_via_TRACE_D7"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CV_HPS_1V8_I2C1_SCL_via_TRACE_D3 " "Node: CV_HPS_1V8_I2C1_SCL_via_TRACE_D3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 CV_HPS_1V8_I2C1_SCL_via_TRACE_D3 " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by CV_HPS_1V8_I2C1_SCL_via_TRACE_D3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601418163701 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418163701 "|ghrd_top|CV_HPS_1V8_I2C1_SCL_via_TRACE_D3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2 " "Node: CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c3_inst~FF_3393 CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2 " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c3_inst~FF_3393 is being clocked by CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601418163702 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418163702 "|ghrd_top|CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418163783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418163783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418163783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_2  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_2  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418163783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_3  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_3  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418163783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418163783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418163783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_2  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_2  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418163783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_3  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_3  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418163783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418163783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418163783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418163783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418163783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418163783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418163783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418163783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418163783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418163783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418163783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418163783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418163783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418163783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418163783 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418163783 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418163783 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418169463 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418169463 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418169499 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418169499 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1601418169668 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418169668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.494 " "Worst-case setup slack is -2.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418169741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418169741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.494             -63.332 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.494             -63.332 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418169741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.113               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.113               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418169741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.193               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.193               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418169741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.456               0.000 altera_reserved_tck  " "   13.456               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418169741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.686               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   13.686               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418169741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418169741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.083 " "Worst-case hold slack is 0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418169989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418169989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.083               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418169989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.146               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418169989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.147               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418169989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 altera_reserved_tck  " "    0.158               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418169989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.182               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418169989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418169989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.500 " "Worst-case recovery slack is 2.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418170153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418170153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.500               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.500               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418170153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.731               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.731               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418170153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.046               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.046               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418170153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.625               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   14.625               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418170153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.162               0.000 altera_reserved_tck  " "   19.162               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418170153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418170153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.280 " "Worst-case removal slack is 0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418170341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418170341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.280               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418170341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.300               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418170341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.301               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418170341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 altera_reserved_tck  " "    0.323               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418170341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.848               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.848               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418170341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418170341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.336 " "Worst-case minimum pulse width slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418170428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418170428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.336               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418170428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418170428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418170428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.908               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.908               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418170428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.250               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.250               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418170428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.900               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    8.900               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418170428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.911               0.000 altera_reserved_tck  " "   18.911               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418170428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418170428 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 108 synchronizer chains. " "Report Metastability: Found 108 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601418170728 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418170728 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418171250 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418172542 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418174692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418174692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418174692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418174692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418174692 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418174692 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.083 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.083" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418174858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418174858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418174858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418174858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418174858 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418174858 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.731 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.731" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418175023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418175023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418175023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418175023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418175023 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418175023 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.848 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.848" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418175172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418175172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418175172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418175172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418175172 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418175172 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418175474 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418175475 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 100C Model)              \|   0.62  0.629" {  } {  } 0 0 "Address Command (Fast 1100mV 100C Model)              \|   0.62  0.629" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418175475 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 100C Model)          \|  3.439     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 100C Model)          \|  3.439     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418175475 ""}
{ "Info" "0" "" "Core (Fast 1100mV 100C Model)                         \|  2.113  0.083" {  } {  } 0 0 "Core (Fast 1100mV 100C Model)                         \|  2.113  0.083" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418175475 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 100C Model)        \|  3.731  0.848" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 100C Model)        \|  3.731  0.848" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418175475 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 100C Model)                    \|  0.648  0.357" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 100C Model)                    \|  0.648  0.357" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418175475 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 100C Model)                    \|  0.575  0.575" {  } {  } 0 0 "Postamble (Fast 1100mV 100C Model)                    \|  0.575  0.575" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418175475 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 100C Model)                 \|  0.363  0.315" {  } {  } 0 0 "Read Capture (Fast 1100mV 100C Model)                 \|  0.363  0.315" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418175476 ""}
{ "Info" "0" "" "Write (Fast 1100mV 100C Model)                        \|  0.313  0.313" {  } {  } 0 0 "Write (Fast 1100mV 100C Model)                        \|  0.313  0.313" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418175476 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418175927 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK " "Node: CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601418177522 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418177522 "|ghrd_top|CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CV_HPS_1V8_I2C0_SCL_via_TRACE_D7 " "Node: CV_HPS_1V8_I2C0_SCL_via_TRACE_D7 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 CV_HPS_1V8_I2C0_SCL_via_TRACE_D7 " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by CV_HPS_1V8_I2C0_SCL_via_TRACE_D7" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601418177523 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418177523 "|ghrd_top|CV_HPS_1V8_I2C0_SCL_via_TRACE_D7"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CV_HPS_1V8_I2C1_SCL_via_TRACE_D3 " "Node: CV_HPS_1V8_I2C1_SCL_via_TRACE_D3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 CV_HPS_1V8_I2C1_SCL_via_TRACE_D3 " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by CV_HPS_1V8_I2C1_SCL_via_TRACE_D3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601418177523 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418177523 "|ghrd_top|CV_HPS_1V8_I2C1_SCL_via_TRACE_D3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2 " "Node: CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c3_inst~FF_3393 CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2 " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c3_inst~FF_3393 is being clocked by CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601418177523 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418177523 "|ghrd_top|CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418177628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418177628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418177628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_2  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_2  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418177628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_3  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_3  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418177628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418177628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418177628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_2  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_2  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418177628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_3  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_3  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418177628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418177628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418177628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418177628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418177628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418177628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418177628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418177628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418177628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418177628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418177628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418177628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418177628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418177628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418177628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601418177628 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418177628 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418182978 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418182978 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601418183018 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418183018 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1601418183181 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418183181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.358 " "Worst-case setup slack is -2.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418183296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418183296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.358             -60.041 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.358             -60.041 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418183296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.113               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.113               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418183296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.787               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.787               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418183296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.771               0.000 altera_reserved_tck  " "   13.771               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418183296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.689               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   14.689               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418183296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418183296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.076 " "Worst-case hold slack is 0.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418183587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418183587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.076               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418183587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.089               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418183587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.125               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418183587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 altera_reserved_tck  " "    0.137               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418183587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.167               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418183587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418183587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.865 " "Worst-case recovery slack is 2.865" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418183775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418183775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.865               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.865               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418183775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.843               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.843               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418183775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.282               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.282               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418183775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.758               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   15.758               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418183775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.321               0.000 altera_reserved_tck  " "   19.321               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418183775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418183775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.199 " "Worst-case removal slack is 0.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418183966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418183966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.199               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418183966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.259               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418183966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.259               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418183966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 altera_reserved_tck  " "    0.263               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418183966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.753               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.753               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418183966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418183966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.336 " "Worst-case minimum pulse width slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418184104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418184104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.336               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418184104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418184104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.895               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.895               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418184104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.913               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.913               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418184104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.260               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.260               0.000 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418184104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.901               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    8.901               0.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418184104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.980               0.000 altera_reserved_tck  " "   18.980               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601418184104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418184104 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 108 synchronizer chains. " "Report Metastability: Found 108 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601418184409 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418184409 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418185171 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418186428 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418188908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418188908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418188908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418188908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418188908 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418188908 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.076 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.076" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418189087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418189087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418189087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418189087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418189087 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418189087 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.843 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.843" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418189271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418189271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418189271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418189271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418189271 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418189271 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.753 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.753" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418189463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418189463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418189463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418189463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601418189463 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418189463 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418189677 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418189678 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV -40C Model)              \|  0.599  0.663" {  } {  } 0 0 "Address Command (Fast 1100mV -40C Model)              \|  0.599  0.663" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418189678 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV -40C Model)          \|  3.451     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV -40C Model)          \|  3.451     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418189678 ""}
{ "Info" "0" "" "Core (Fast 1100mV -40C Model)                         \|  2.113  0.076" {  } {  } 0 0 "Core (Fast 1100mV -40C Model)                         \|  2.113  0.076" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418189678 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV -40C Model)        \|  3.843  0.753" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV -40C Model)        \|  3.843  0.753" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418189678 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV -40C Model)                    \|  0.638  0.395" {  } {  } 0 0 "DQS vs CK (Fast 1100mV -40C Model)                    \|  0.638  0.395" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418189678 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV -40C Model)                    \|  0.593  0.593" {  } {  } 0 0 "Postamble (Fast 1100mV -40C Model)                    \|  0.593  0.593" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418189678 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV -40C Model)                 \|  0.363  0.316" {  } {  } 0 0 "Read Capture (Fast 1100mV -40C Model)                 \|  0.363  0.316" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418189678 ""}
{ "Info" "0" "" "Write (Fast 1100mV -40C Model)                        \|  0.327  0.327" {  } {  } 0 0 "Write (Fast 1100mV -40C Model)                        \|  0.327  0.327" 0 0 "TimeQuest Timing Analyzer" 0 0 1601418189679 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418195476 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418195482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 554 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 554 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6259 " "Peak virtual memory: 6259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601418197316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 18:23:17 2020 " "Processing ended: Tue Sep 29 18:23:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601418197316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:01 " "Elapsed time: 00:02:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601418197316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:17 " "Total CPU time (on all processors): 00:03:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601418197316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601418197316 ""}
