#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19042
#Hostname: LAPTOP-3V5IT220
Generated by Fabric Compiler (version 2020.3 build 62942) at Sun Oct 31 23:28:20 2021
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
Check timing ...
W: Timing-4086: Port 'dht22' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'dht22' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'DIO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'RCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hum_flag_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hum_flag_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_out_io' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'over' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'succ' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx_uart' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'light_sense' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'stop' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Sun Oct 31 23:28:37 2021
| Design       : tinyriscv_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 jtag_TCK                 1000.000     {0 500}        Declared               233           0  {jtag_TCK}
 clk_Inferred             1000.000     {0 500}        Declared              3507           0  {clk} 
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                          1000.000     {0 500}        Declared                98           0  {top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q}
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                          1000.000     {0 500}        Declared                 8           0  {top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 jtag_TCK                      asynchronous               jtag_TCK                                
 Inferred_clock_group          asynchronous               clk_Inferred                            
 Inferred_clock_group_0        asynchronous               top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
 Inferred_clock_group_1        asynchronous               top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 jtag_TCK                     1.000 MHz     128.008 MHz       1000.000          7.812        496.094
 clk_Inferred                 1.000 MHz      33.668 MHz       1000.000         29.702        970.298
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                              1.000 MHz     126.646 MHz       1000.000          7.896        992.104
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                              1.000 MHz     494.071 MHz       1000.000          2.024        997.976
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                   496.094       0.000              0            751
 clk_Inferred           clk_Inferred               970.298       0.000              0          18658
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   992.104       0.000              0            298
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                   997.976       0.000              0             12
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                     0.374       0.000              0            751
 clk_Inferred           clk_Inferred                 0.161       0.000              0          18658
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                     0.072       0.000              0            298
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                     0.377       0.000              0             12
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK                                          499.480       0.000              0            233
 clk_Inferred                                      498.011       0.000              0           3507
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   499.296       0.000              0             98
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred     499.426       0.000              0              8
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                   496.952       0.000              0            751
 clk_Inferred           clk_Inferred               974.448       0.000              0          18658
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   993.710       0.000              0            298
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                   998.424       0.000              0             12
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                     0.340       0.000              0            751
 clk_Inferred           clk_Inferred                 0.163       0.000              0          18658
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                     0.167       0.000              0            298
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                     0.344       0.000              0             12
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK                                          499.492       0.000              0            233
 clk_Inferred                                      499.055       0.000              0           3507
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   499.630       0.000              0             98
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred     499.615       0.000              0              8
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[7]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.866
  Launch Clock Delay      :  5.733
  Clock Pessimism Removal :  0.832

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.560     503.956         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.956 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.777     505.733         ntclkbufg_0      
 CLMA_146_188/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_146_188/Q0                   tco                   0.241     505.974 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.902     506.876         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_126_192/Y0                   td                    0.214     507.090 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.795     507.885         u_jtag_top/u_jtag_driver/_N13377
 CLMA_146_189/Y0                   td                    0.164     508.049 r       u_jtag_top/u_jtag_driver/N230_20[8]_3/gateop_perm/Z
                                   net (fanout=24)       1.328     509.377         u_jtag_top/u_jtag_driver/_N24787
 CLMA_118_193/AD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[7]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 509.377         Logic Levels: 2  
                                                                                   Logic: 0.619ns(16.987%), Route: 3.025ns(83.013%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.246    1003.359         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.359 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.507    1004.866         ntclkbufg_0      
 CLMA_118_193/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[7]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.832    1005.698                          
 clock uncertainty                                      -0.050    1005.648                          

 Setup time                                             -0.177    1005.471                          

 Data required time                                               1005.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.471                          
 Data arrival time                                                -509.377                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.094                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[20]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.866
  Launch Clock Delay      :  5.733
  Clock Pessimism Removal :  0.832

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.560     503.956         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.956 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.777     505.733         ntclkbufg_0      
 CLMA_146_188/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_146_188/Q0                   tco                   0.241     505.974 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.902     506.876         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_126_192/Y0                   td                    0.214     507.090 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.795     507.885         u_jtag_top/u_jtag_driver/_N13377
 CLMA_146_189/Y0                   td                    0.164     508.049 r       u_jtag_top/u_jtag_driver/N230_20[8]_3/gateop_perm/Z
                                   net (fanout=24)       1.328     509.377         u_jtag_top/u_jtag_driver/_N24787
 CLMA_118_192/AD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[20]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 509.377         Logic Levels: 2  
                                                                                   Logic: 0.619ns(16.987%), Route: 3.025ns(83.013%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.246    1003.359         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.359 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.507    1004.866         ntclkbufg_0      
 CLMA_118_192/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[20]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.832    1005.698                          
 clock uncertainty                                      -0.050    1005.648                          

 Setup time                                             -0.177    1005.471                          

 Data required time                                               1005.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.471                          
 Data arrival time                                                -509.377                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.094                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[24]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.866
  Launch Clock Delay      :  5.733
  Clock Pessimism Removal :  0.832

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.560     503.956         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.956 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.777     505.733         ntclkbufg_0      
 CLMA_146_188/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_146_188/Q0                   tco                   0.241     505.974 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.902     506.876         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_126_192/Y0                   td                    0.214     507.090 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.795     507.885         u_jtag_top/u_jtag_driver/_N13377
 CLMA_146_189/Y0                   td                    0.164     508.049 r       u_jtag_top/u_jtag_driver/N230_20[8]_3/gateop_perm/Z
                                   net (fanout=24)       1.328     509.377         u_jtag_top/u_jtag_driver/_N24787
 CLMA_118_192/BD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[24]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 509.377         Logic Levels: 2  
                                                                                   Logic: 0.619ns(16.987%), Route: 3.025ns(83.013%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.246    1003.359         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.359 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.507    1004.866         ntclkbufg_0      
 CLMA_118_192/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[24]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.832    1005.698                          
 clock uncertainty                                      -0.050    1005.648                          

 Setup time                                             -0.171    1005.477                          

 Data required time                                               1005.477                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.477                          
 Data arrival time                                                -509.377                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/tx/ack_d/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/tx/ack/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.840
  Launch Clock Delay      :  4.889
  Clock Pessimism Removal :  -0.951

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.246       3.359         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.359 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.530       4.889         ntclkbufg_0      
 CLMA_142_196/CLK                                                          r       u_jtag_top/u_jtag_driver/tx/ack_d/opit_0_inv/CLK

 CLMA_142_196/Q1                   tco                   0.224       5.113 r       u_jtag_top/u_jtag_driver/tx/ack_d/opit_0_inv/Q
                                   net (fanout=1)        0.138       5.251         u_jtag_top/u_jtag_driver/tx/ack_d
 CLMA_142_196/M1                                                           r       u_jtag_top/u_jtag_driver/tx/ack/opit_0_inv/D

 Data arrival time                                                   5.251         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.737       4.032         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.032 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.808       5.840         ntclkbufg_0      
 CLMA_142_196/CLK                                                          r       u_jtag_top/u_jtag_driver/tx/ack/opit_0_inv/CLK
 clock pessimism                                        -0.951       4.889                          
 clock uncertainty                                       0.000       4.889                          

 Hold time                                              -0.012       4.877                          

 Data required time                                                  4.877                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.877                          
 Data arrival time                                                  -5.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[9]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.834
  Launch Clock Delay      :  4.885
  Clock Pessimism Removal :  -0.899

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.246       3.359         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.359 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.526       4.885         ntclkbufg_0      
 CLMA_130_200/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[9]/opit_0_L5Q_perm/CLK

 CLMA_130_200/Q2                   tco                   0.223       5.108 f       u_jtag_top/u_jtag_driver/shift_reg[9]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.259       5.367         u_jtag_top/u_jtag_driver/shift_reg [9]
 CLMA_134_196/CD                                                           f       u_jtag_top/u_jtag_driver/dtm_req_data[9]/opit_0_inv/D

 Data arrival time                                                   5.367         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.737       4.032         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.032 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.802       5.834         ntclkbufg_0      
 CLMA_134_196/CLK                                                          r       u_jtag_top/u_jtag_driver/dtm_req_data[9]/opit_0_inv/CLK
 clock pessimism                                        -0.899       4.935                          
 clock uncertainty                                       0.000       4.935                          

 Hold time                                               0.033       4.968                          

 Data required time                                                  4.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.968                          
 Data arrival time                                                  -5.367                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.399                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[5]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.858
  Launch Clock Delay      :  4.897
  Clock Pessimism Removal :  -0.918

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.246       3.359         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.359 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.538       4.897         ntclkbufg_0      
 CLMA_126_212/CLK                                                          r       u_jtag_top/u_jtag_driver/rx/recv_data[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_212/Q0                   tco                   0.223       5.120 f       u_jtag_top/u_jtag_driver/rx/recv_data[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.260       5.380         u_jtag_top/u_jtag_driver/rx_data [5]
 CLMA_126_220/CD                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[5]/opit_0_inv/D

 Data arrival time                                                   5.380         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.170%), Route: 0.260ns(53.830%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.737       4.032         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.032 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.826       5.858         ntclkbufg_0      
 CLMA_126_220/CLK                                                          r       u_jtag_top/u_jtag_driver/dm_resp_data[5]/opit_0_inv/CLK
 clock pessimism                                        -0.918       4.940                          
 clock uncertainty                                       0.000       4.940                          

 Hold time                                               0.033       4.973                          

 Data required time                                                  4.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.973                          
 Data arrival time                                                  -5.380                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.407                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_1_13/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.722
  Launch Clock Delay      :  4.439
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.875       4.439         ntclkbufg_1      
 CLMA_90_260/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK

 CLMA_90_260/Q1                    tco                   0.261       4.700 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/Q
                                   net (fanout=121)      1.947       6.647         u_tinyriscv/ie_inst_o [5]
 CLMA_66_168/Y2                    td                    0.284       6.931 r       u_tinyriscv/u_ex/mem_raddr_o_9[31]_3/gateop_perm/Z
                                   net (fanout=18)       1.090       8.021         u_tinyriscv/u_ex/_N24681
 CLMA_86_180/Y1                    td                    0.209       8.230 r       u_tinyriscv/u_ex/N717/gateop_perm/Z
                                   net (fanout=19)       1.512       9.742         u_tinyriscv/u_ex/N717
 CLMA_82_252/Y0                    td                    0.164       9.906 r       u_tinyriscv/u_ex/mem_raddr_o_10[29]/gateop/F
                                   net (fanout=83)       1.029      10.935         _N7562           
 CLMA_82_273/Y2                    td                    0.284      11.219 r       u_rib/N308_4/gateop_perm/Z
                                   net (fanout=13)       0.837      12.056         u_rib/_N24910    
 CLMA_98_285/Y6AB                  td                    0.207      12.263 r       u_rib/N274_3[2]_muxf6/F
                                   net (fanout=2048)     3.835      16.098         _N11384          
 CLMS_26_157/Y0                    td                    0.214      16.312 r       u_rom/rom1_7_29/gateop/Z
                                   net (fanout=1)        2.353      18.665         u_rom/_N1136     
 CLMA_30_273/L7OUT                 td                    0.274      18.939 r       u_rom/N6_49[29]_muxf7/Fother
                                   net (fanout=1)        0.000      18.939         L7OUT29          
 CLMA_30_272/Y3                    td                    0.160      19.099 r       u_rom/N6_65[29]_muxf8/F
                                   net (fanout=1)        5.105      24.204         u_rom/_N14600    
 CLMA_94_56/Y0                     td                    0.164      24.368 r       u_rom/N6_66[29]/gateop_perm/Z
                                   net (fanout=3)        0.442      24.810         _N17027          
 CLMA_98_57/Y1                     td                    0.276      25.086 r       u_rib/m0_data_o_1[29]/gateop_perm/Z
                                   net (fanout=5)        1.426      26.512         _N21326          
 CLMA_114_120/Y3                   td                    0.207      26.719 r       u_tinyriscv/u_ex/reg_wdata_31[13]/gateop/F
                                   net (fanout=1)        0.421      27.140         u_tinyriscv/u_ex/_N16386
 CLMA_114_116/Y2                   td                    0.213      27.353 r       u_tinyriscv/u_ex/reg_wdata_34[13]_1/gateop/F
                                   net (fanout=1)        1.247      28.600         u_tinyriscv/u_ex/_N21248
 CLMA_78_124/Y6AB                  td                    0.166      28.766 r       u_tinyriscv/u_ex/reg_wdata_35[13]_muxf6_perm/Z
                                   net (fanout=6)        1.413      30.179         u_tinyriscv/_N16514
 CLMA_26_136/Y0                    td                    0.282      30.461 r       u_tinyriscv/u_ex/N37_69/gateop_perm/Z
                                   net (fanout=3)        1.836      32.297         u_tinyriscv/ex_reg_wdata_o [13]
 CLMA_94_168/Y1                    td                    0.169      32.466 r       u_tinyriscv/u_regs/N79[13]/gateop_perm/Z
                                   net (fanout=6)        1.571      34.037         u_tinyriscv/u_regs/N79 [13]
 CLMS_46_161/BD                                                            r       u_tinyriscv/u_regs/regs_1_1_13/gateop/WD

 Data arrival time                                                  34.037         Logic Levels: 15 
                                                                                   Logic: 3.534ns(11.940%), Route: 26.064ns(88.060%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N15             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.530    1003.722         ntclkbufg_1      
 CLMS_46_161/CLK                                                           r       u_tinyriscv/u_regs/regs_1_1_13/gateop/WCLK
 clock pessimism                                         0.372    1004.094                          
 clock uncertainty                                      -0.050    1004.044                          

 Setup time                                              0.291    1004.335                          

 Data required time                                               1004.335                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.335                          
 Data arrival time                                                 -34.037                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       970.298                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_0_13/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.335  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.732
  Launch Clock Delay      :  4.439
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.875       4.439         ntclkbufg_1      
 CLMA_90_260/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK

 CLMA_90_260/Q1                    tco                   0.261       4.700 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/Q
                                   net (fanout=121)      1.947       6.647         u_tinyriscv/ie_inst_o [5]
 CLMA_66_168/Y2                    td                    0.284       6.931 r       u_tinyriscv/u_ex/mem_raddr_o_9[31]_3/gateop_perm/Z
                                   net (fanout=18)       1.090       8.021         u_tinyriscv/u_ex/_N24681
 CLMA_86_180/Y1                    td                    0.209       8.230 r       u_tinyriscv/u_ex/N717/gateop_perm/Z
                                   net (fanout=19)       1.512       9.742         u_tinyriscv/u_ex/N717
 CLMA_82_252/Y0                    td                    0.164       9.906 r       u_tinyriscv/u_ex/mem_raddr_o_10[29]/gateop/F
                                   net (fanout=83)       1.029      10.935         _N7562           
 CLMA_82_273/Y2                    td                    0.284      11.219 r       u_rib/N308_4/gateop_perm/Z
                                   net (fanout=13)       0.837      12.056         u_rib/_N24910    
 CLMA_98_285/Y6AB                  td                    0.207      12.263 r       u_rib/N274_3[2]_muxf6/F
                                   net (fanout=2048)     3.835      16.098         _N11384          
 CLMS_26_157/Y0                    td                    0.214      16.312 r       u_rom/rom1_7_29/gateop/Z
                                   net (fanout=1)        2.353      18.665         u_rom/_N1136     
 CLMA_30_273/L7OUT                 td                    0.274      18.939 r       u_rom/N6_49[29]_muxf7/Fother
                                   net (fanout=1)        0.000      18.939         L7OUT29          
 CLMA_30_272/Y3                    td                    0.160      19.099 r       u_rom/N6_65[29]_muxf8/F
                                   net (fanout=1)        5.105      24.204         u_rom/_N14600    
 CLMA_94_56/Y0                     td                    0.164      24.368 r       u_rom/N6_66[29]/gateop_perm/Z
                                   net (fanout=3)        0.442      24.810         _N17027          
 CLMA_98_57/Y1                     td                    0.276      25.086 r       u_rib/m0_data_o_1[29]/gateop_perm/Z
                                   net (fanout=5)        1.426      26.512         _N21326          
 CLMA_114_120/Y3                   td                    0.207      26.719 r       u_tinyriscv/u_ex/reg_wdata_31[13]/gateop/F
                                   net (fanout=1)        0.421      27.140         u_tinyriscv/u_ex/_N16386
 CLMA_114_116/Y2                   td                    0.213      27.353 r       u_tinyriscv/u_ex/reg_wdata_34[13]_1/gateop/F
                                   net (fanout=1)        1.247      28.600         u_tinyriscv/u_ex/_N21248
 CLMA_78_124/Y6AB                  td                    0.166      28.766 r       u_tinyriscv/u_ex/reg_wdata_35[13]_muxf6_perm/Z
                                   net (fanout=6)        1.413      30.179         u_tinyriscv/_N16514
 CLMA_26_136/Y0                    td                    0.282      30.461 r       u_tinyriscv/u_ex/N37_69/gateop_perm/Z
                                   net (fanout=3)        1.836      32.297         u_tinyriscv/ex_reg_wdata_o [13]
 CLMA_94_168/Y1                    td                    0.169      32.466 r       u_tinyriscv/u_regs/N79[13]/gateop_perm/Z
                                   net (fanout=6)        1.275      33.741         u_tinyriscv/u_regs/N79 [13]
 CLMS_46_153/AD                                                            r       u_tinyriscv/u_regs/regs_1_0_13/gateop/WD

 Data arrival time                                                  33.741         Logic Levels: 15 
                                                                                   Logic: 3.534ns(12.061%), Route: 25.768ns(87.939%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N15             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.540    1003.732         ntclkbufg_1      
 CLMS_46_153/CLK                                                           r       u_tinyriscv/u_regs/regs_1_0_13/gateop/WCLK
 clock pessimism                                         0.372    1004.104                          
 clock uncertainty                                      -0.050    1004.054                          

 Setup time                                              0.291    1004.345                          

 Data required time                                               1004.345                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.345                          
 Data arrival time                                                 -33.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       970.604                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_2_0_13/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.288  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.779
  Launch Clock Delay      :  4.439
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.875       4.439         ntclkbufg_1      
 CLMA_90_260/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK

 CLMA_90_260/Q1                    tco                   0.261       4.700 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/Q
                                   net (fanout=121)      1.947       6.647         u_tinyriscv/ie_inst_o [5]
 CLMA_66_168/Y2                    td                    0.284       6.931 r       u_tinyriscv/u_ex/mem_raddr_o_9[31]_3/gateop_perm/Z
                                   net (fanout=18)       1.090       8.021         u_tinyriscv/u_ex/_N24681
 CLMA_86_180/Y1                    td                    0.209       8.230 r       u_tinyriscv/u_ex/N717/gateop_perm/Z
                                   net (fanout=19)       1.512       9.742         u_tinyriscv/u_ex/N717
 CLMA_82_252/Y0                    td                    0.164       9.906 r       u_tinyriscv/u_ex/mem_raddr_o_10[29]/gateop/F
                                   net (fanout=83)       1.029      10.935         _N7562           
 CLMA_82_273/Y2                    td                    0.284      11.219 r       u_rib/N308_4/gateop_perm/Z
                                   net (fanout=13)       0.837      12.056         u_rib/_N24910    
 CLMA_98_285/Y6AB                  td                    0.207      12.263 r       u_rib/N274_3[2]_muxf6/F
                                   net (fanout=2048)     3.835      16.098         _N11384          
 CLMS_26_157/Y0                    td                    0.214      16.312 r       u_rom/rom1_7_29/gateop/Z
                                   net (fanout=1)        2.353      18.665         u_rom/_N1136     
 CLMA_30_273/L7OUT                 td                    0.274      18.939 r       u_rom/N6_49[29]_muxf7/Fother
                                   net (fanout=1)        0.000      18.939         L7OUT29          
 CLMA_30_272/Y3                    td                    0.160      19.099 r       u_rom/N6_65[29]_muxf8/F
                                   net (fanout=1)        5.105      24.204         u_rom/_N14600    
 CLMA_94_56/Y0                     td                    0.164      24.368 r       u_rom/N6_66[29]/gateop_perm/Z
                                   net (fanout=3)        0.442      24.810         _N17027          
 CLMA_98_57/Y1                     td                    0.276      25.086 r       u_rib/m0_data_o_1[29]/gateop_perm/Z
                                   net (fanout=5)        1.426      26.512         _N21326          
 CLMA_114_120/Y3                   td                    0.207      26.719 r       u_tinyriscv/u_ex/reg_wdata_31[13]/gateop/F
                                   net (fanout=1)        0.421      27.140         u_tinyriscv/u_ex/_N16386
 CLMA_114_116/Y2                   td                    0.213      27.353 r       u_tinyriscv/u_ex/reg_wdata_34[13]_1/gateop/F
                                   net (fanout=1)        1.247      28.600         u_tinyriscv/u_ex/_N21248
 CLMA_78_124/Y6AB                  td                    0.166      28.766 r       u_tinyriscv/u_ex/reg_wdata_35[13]_muxf6_perm/Z
                                   net (fanout=6)        1.413      30.179         u_tinyriscv/_N16514
 CLMA_26_136/Y0                    td                    0.282      30.461 r       u_tinyriscv/u_ex/N37_69/gateop_perm/Z
                                   net (fanout=3)        1.836      32.297         u_tinyriscv/ex_reg_wdata_o [13]
 CLMA_94_168/Y1                    td                    0.169      32.466 r       u_tinyriscv/u_regs/N79[13]/gateop_perm/Z
                                   net (fanout=6)        1.127      33.593         u_tinyriscv/u_regs/N79 [13]
 CLMS_78_137/BD                                                            r       u_tinyriscv/u_regs/regs_2_0_13/gateop/WD

 Data arrival time                                                  33.593         Logic Levels: 15 
                                                                                   Logic: 3.534ns(12.122%), Route: 25.620ns(87.878%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N15             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.587    1003.779         ntclkbufg_1      
 CLMS_78_137/CLK                                                           r       u_tinyriscv/u_regs/regs_2_0_13/gateop/WCLK
 clock pessimism                                         0.372    1004.151                          
 clock uncertainty                                      -0.050    1004.101                          

 Setup time                                              0.291    1004.392                          

 Data required time                                               1004.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.392                          
 Data arrival time                                                 -33.593                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       970.799                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_csr_reg/mstatus[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_clint/data_o[24]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.257  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.421
  Launch Clock Delay      :  3.792
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.600       3.792         ntclkbufg_1      
 CLMA_58_248/CLK                                                           r       u_tinyriscv/u_csr_reg/mstatus[24]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_248/Q0                    tco                   0.223       4.015 f       u_tinyriscv/u_csr_reg/mstatus[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.114       4.129         u_tinyriscv/csr_clint_csr_mstatus [24]
 CLMA_58_240/A4                                                            f       u_tinyriscv/u_clint/data_o[24]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.129         Logic Levels: 0  
                                                                                   Logic: 0.223ns(66.172%), Route: 0.114ns(33.828%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.857       4.421         ntclkbufg_1      
 CLMA_58_240/CLK                                                           r       u_tinyriscv/u_clint/data_o[24]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.049                          
 clock uncertainty                                       0.000       4.049                          

 Hold time                                              -0.081       3.968                          

 Data required time                                                  3.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.968                          
 Data arrival time                                                  -4.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.161                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_div/reg_waddr_o[1]/opit_0/CLK
Endpoint    : u_tinyriscv/u_regs/regs_2_0_28/gateop/WADM1
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.277  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.438
  Launch Clock Delay      :  3.789
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.597       3.789         ntclkbufg_1      
 CLMA_78_116/CLK                                                           r       u_tinyriscv/u_div/reg_waddr_o[1]/opit_0/CLK

 CLMA_78_116/Q3                    tco                   0.223       4.012 f       u_tinyriscv/u_div/reg_waddr_o[1]/opit_0/Q
                                   net (fanout=4)        0.176       4.188         u_tinyriscv/div_reg_waddr_o [1]
 CLMA_78_120/Y3                    td                    0.156       4.344 f       u_tinyriscv/u_ex/N41_1/gateop_perm/Z
                                   net (fanout=128)      0.285       4.629         u_tinyriscv/ex_reg_waddr_o [1]
 CLMS_86_121/M1                                                            f       u_tinyriscv/u_regs/regs_2_0_28/gateop/WADM1

 Data arrival time                                                   4.629         Logic Levels: 1  
                                                                                   Logic: 0.379ns(45.119%), Route: 0.461ns(54.881%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.874       4.438         ntclkbufg_1      
 CLMS_86_121/CLK                                                           r       u_tinyriscv/u_regs/regs_2_0_28/gateop/WCLK
 clock pessimism                                        -0.372       4.066                          
 clock uncertainty                                       0.000       4.066                          

 Hold time                                               0.402       4.468                          

 Data required time                                                  4.468                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.468                          
 Data arrival time                                                  -4.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.161                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_clint/data_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_csr_reg/mepc[4]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.448
  Launch Clock Delay      :  3.774
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.582       3.774         ntclkbufg_1      
 CLMA_22_240/CLK                                                           r       u_tinyriscv/u_clint/data_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_240/Q0                    tco                   0.223       3.997 f       u_tinyriscv/u_clint/data_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.116       4.113         u_tinyriscv/clint_data_o [4]
 CLMA_22_248/A0                                                            f       u_tinyriscv/u_csr_reg/mepc[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.113         Logic Levels: 0  
                                                                                   Logic: 0.223ns(65.782%), Route: 0.116ns(34.218%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.884       4.448         ntclkbufg_1      
 CLMA_22_248/CLK                                                           r       u_tinyriscv/u_csr_reg/mepc[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.076                          
 clock uncertainty                                       0.000       4.076                          

 Hold time                                              -0.125       3.951                          

 Data required time                                                  3.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.951                          
 Data arrival time                                                  -4.113                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.162                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.855  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.598
  Launch Clock Delay      :  1.486
  Clock Pessimism Removal :  0.033

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_336/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.486       1.486         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_313/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_313/Q1                   tco                   0.261       1.747 r       top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.751       2.498         top_dht22_inst/DHT22_drive_inst/data_temp [32]
                                                         0.334       2.832 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.832         top_dht22_inst/DHT22_drive_inst/_N3490
 CLMA_94_300/Y3                    td                    0.380       3.212 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.426       3.638         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_98_301/COUT                  td                    0.431       4.069 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.069         top_dht22_inst/DHT22_drive_inst/_N3501
 CLMA_98_305/Y1                    td                    0.381       4.450 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.421       4.871         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       5.258 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       5.258         top_dht22_inst/DHT22_drive_inst/_N3512
 CLMA_102_304/Y3                   td                    0.380       5.638 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.597       6.235         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_106_301/Y3                   td                    0.505       6.740 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        1.075       7.815         _N10             
 CLMA_126_320/Y1                   td                    0.169       7.984 r       top_dht22_inst/DHT22_drive_inst/N241_1/gateop_perm/Z
                                   net (fanout=1)        0.216       8.200         top_dht22_inst/DHT22_drive_inst/N241
 CLMA_126_320/CE                                                           r       top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CE

 Data arrival time                                                   8.200         Logic Levels: 6  
                                                                                   Logic: 3.228ns(48.079%), Route: 3.486ns(51.921%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_138_336/Q1                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.598    1000.598         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_320/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.033    1000.631                          
 clock uncertainty                                      -0.050    1000.581                          

 Setup time                                             -0.277    1000.304                          

 Data required time                                               1000.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.304                          
 Data arrival time                                                  -8.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.104                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/L4
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.855  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.598
  Launch Clock Delay      :  1.486
  Clock Pessimism Removal :  0.033

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_336/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.486       1.486         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_313/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_313/Q1                   tco                   0.261       1.747 r       top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.751       2.498         top_dht22_inst/DHT22_drive_inst/data_temp [32]
                                                         0.334       2.832 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.832         top_dht22_inst/DHT22_drive_inst/_N3490
 CLMA_94_300/Y3                    td                    0.380       3.212 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.426       3.638         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_98_301/COUT                  td                    0.431       4.069 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.069         top_dht22_inst/DHT22_drive_inst/_N3501
 CLMA_98_305/Y1                    td                    0.381       4.450 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.421       4.871         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       5.258 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       5.258         top_dht22_inst/DHT22_drive_inst/_N3512
 CLMA_102_304/Y3                   td                    0.380       5.638 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.597       6.235         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_106_301/Y3                   td                    0.505       6.740 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        1.075       7.815         _N10             
 CLMA_126_320/A4                                                           r       top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.815         Logic Levels: 5  
                                                                                   Logic: 3.059ns(48.333%), Route: 3.270ns(51.667%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_138_336/Q1                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.598    1000.598         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_320/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.033    1000.631                          
 clock uncertainty                                      -0.050    1000.581                          

 Setup time                                             -0.130    1000.451                          

 Data required time                                               1000.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.451                          
 Data arrival time                                                  -7.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.636                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[29]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.365  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.039
  Launch Clock Delay      :  1.486
  Clock Pessimism Removal :  0.082

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_336/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.486       1.486         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_313/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_313/Q1                   tco                   0.261       1.747 r       top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.751       2.498         top_dht22_inst/DHT22_drive_inst/data_temp [32]
                                                         0.334       2.832 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.832         top_dht22_inst/DHT22_drive_inst/_N3490
 CLMA_94_300/Y3                    td                    0.380       3.212 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.426       3.638         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_98_301/COUT                  td                    0.431       4.069 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.069         top_dht22_inst/DHT22_drive_inst/_N3501
 CLMA_98_305/Y1                    td                    0.381       4.450 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.421       4.871         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       5.258 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       5.258         top_dht22_inst/DHT22_drive_inst/_N3512
 CLMA_102_304/Y3                   td                    0.380       5.638 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.597       6.235         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_106_301/Y3                   td                    0.505       6.740 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.481       7.221         _N10             
 CLMA_114_300/Y2                   td                    0.165       7.386 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=20)       0.759       8.145         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_106_317/CE                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[29]/opit_0/CE

 Data arrival time                                                   8.145         Logic Levels: 6  
                                                                                   Logic: 3.224ns(48.416%), Route: 3.435ns(51.584%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_138_336/Q1                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.039    1001.039         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_317/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[29]/opit_0/CLK
 clock pessimism                                         0.082    1001.121                          
 clock uncertainty                                      -0.050    1001.071                          

 Setup time                                             -0.277    1000.794                          

 Data required time                                               1000.794                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.794                          
 Data arrival time                                                  -8.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.649                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[1]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.402  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.505
  Launch Clock Delay      :  0.970
  Clock Pessimism Removal :  -0.133

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_336/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.970       0.970         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_114_296/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_296/Q2                   tco                   0.223       1.193 f       top_dht22_inst/DHT22_drive_inst/data_temp[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.235       1.428         top_dht22_inst/DHT22_drive_inst/data_temp [9]
 CLMA_118_296/M0                                                           f       top_dht22_inst/DHT22_drive_inst/data_out[1]/opit_0/D

 Data arrival time                                                   1.428         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.690%), Route: 0.235ns(51.310%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_336/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.505       1.505         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_118_296/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[1]/opit_0/CLK
 clock pessimism                                        -0.133       1.372                          
 clock uncertainty                                       0.000       1.372                          

 Hold time                                              -0.016       1.356                          

 Data required time                                                  1.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.356                          
 Data arrival time                                                  -1.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.072                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[15]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.239  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.402
  Launch Clock Delay      :  1.081
  Clock Pessimism Removal :  -0.082

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_336/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.081       1.081         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_102_316/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[23]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_316/Q0                   tco                   0.223       1.304 f       top_dht22_inst/DHT22_drive_inst/data_temp[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.189       1.493         top_dht22_inst/DHT22_drive_inst/data_temp [23]
 CLMA_106_320/AD                                                           f       top_dht22_inst/DHT22_drive_inst/data_out[15]/opit_0/D

 Data arrival time                                                   1.493         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.126%), Route: 0.189ns(45.874%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_336/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.402       1.402         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_320/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[15]/opit_0/CLK
 clock pessimism                                        -0.082       1.320                          
 clock uncertainty                                       0.000       1.320                          

 Hold time                                               0.033       1.353                          

 Data required time                                                  1.353                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.353                          
 Data arrival time                                                  -1.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.140                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/cur_state[1]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/next_state[1]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.454  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.286
  Launch Clock Delay      :  0.724
  Clock Pessimism Removal :  -0.108

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_336/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.724       0.724         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_300/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/cur_state[1]/opit_0_inv/CLK

 CLMA_126_300/Q2                   tco                   0.223       0.947 f       top_dht22_inst/DHT22_drive_inst/cur_state[1]/opit_0_inv/Q
                                   net (fanout=19)       0.246       1.193         top_dht22_inst/DHT22_drive_inst/cur_state [1]
 CLMA_126_296/A0                                                           f       top_dht22_inst/DHT22_drive_inst/next_state[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.193         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.548%), Route: 0.246ns(52.452%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_336/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.286       1.286         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_296/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/next_state[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.108       1.178                          
 clock uncertainty                                       0.000       1.178                          

 Hold time                                              -0.125       1.053                          

 Data required time                                                  1.053                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.053                          
 Data arrival time                                                  -1.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.140                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.970
  Launch Clock Delay      :  1.303
  Clock Pessimism Removal :  0.125

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.303       1.303         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_82_289/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK

 CLMA_82_289/Q3                    tco                   0.261       1.564 r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/Q
                                   net (fanout=5)        0.642       2.206         top_dht22_inst/HEX8_inst/N84 [3]
 CLMA_70_293/Y0                    td                    0.282       2.488 r       top_dht22_inst/HEX8_inst/N69_1/gateop_perm/Z
                                   net (fanout=5)        0.401       2.889         top_dht22_inst/HEX8_inst/_N24665
 CLMA_78_292/A0                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.889         Logic Levels: 1  
                                                                                   Logic: 0.543ns(34.237%), Route: 1.043ns(65.763%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_14_293/Q0                                          0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.970    1000.970         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_78_292/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.125    1001.095                          
 clock uncertainty                                      -0.050    1001.045                          

 Setup time                                             -0.180    1000.865                          

 Data required time                                               1000.865                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.865                          
 Data arrival time                                                  -2.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.976                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.970
  Launch Clock Delay      :  1.150
  Clock Pessimism Removal :  0.180

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.150       1.150         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_78_292/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK

 CLMA_78_292/Q2                    tco                   0.261       1.411 r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/Q
                                   net (fanout=4)        0.426       1.837         top_dht22_inst/HEX8_inst/N84 [5]
 CLMA_82_288/Y0                    td                    0.282       2.119 r       top_dht22_inst/HEX8_inst/N73_1/gateop_perm/Z
                                   net (fanout=6)        0.431       2.550         top_dht22_inst/HEX8_inst/_N24925
 CLMA_78_292/A3                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   2.550         Logic Levels: 1  
                                                                                   Logic: 0.543ns(38.786%), Route: 0.857ns(61.214%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_14_293/Q0                                          0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.970    1000.970         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_78_292/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.180    1001.150                          
 clock uncertainty                                      -0.050    1001.100                          

 Setup time                                             -0.349    1000.751                          

 Data required time                                               1000.751                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.751                          
 Data arrival time                                                  -2.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.201                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.970
  Launch Clock Delay      :  1.303
  Clock Pessimism Removal :  0.125

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.303       1.303         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_82_289/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/CLK

 CLMA_82_289/Q2                    tco                   0.261       1.564 r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/Q
                                   net (fanout=4)        0.870       2.434         top_dht22_inst/sel [7]
 CLMA_78_292/A2                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   2.434         Logic Levels: 0  
                                                                                   Logic: 0.261ns(23.077%), Route: 0.870ns(76.923%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_14_293/Q0                                          0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.970    1000.970         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_78_292/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.125    1001.095                          
 clock uncertainty                                      -0.050    1001.045                          

 Setup time                                             -0.353    1000.692                          

 Data required time                                               1000.692                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.692                          
 Data arrival time                                                  -2.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.258                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.150
  Launch Clock Delay      :  0.970
  Clock Pessimism Removal :  -0.180

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.970       0.970         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_78_292/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK

 CLMA_78_292/Q3                    tco                   0.224       1.194 r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/Q
                                   net (fanout=4)        0.141       1.335         top_dht22_inst/HEX8_inst/N84 [4]
 CLMA_78_292/M1                                                            r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/D

 Data arrival time                                                   1.335         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.370%), Route: 0.141ns(38.630%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.150       1.150         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_78_292/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
 clock pessimism                                        -0.180       0.970                          
 clock uncertainty                                       0.000       0.970                          

 Hold time                                              -0.012       0.958                          

 Data required time                                                  0.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.958                          
 Data arrival time                                                  -1.335                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.377                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.303
  Launch Clock Delay      :  1.095
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.095       1.095         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_82_289/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK

 CLMA_82_289/Q0                    tco                   0.224       1.319 r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/Q
                                   net (fanout=5)        0.142       1.461         top_dht22_inst/HEX8_inst/N84 [7]
 CLMA_82_289/M1                                                            r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/D

 Data arrival time                                                   1.461         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.202%), Route: 0.142ns(38.798%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.303       1.303         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_82_289/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/CLK
 clock pessimism                                        -0.208       1.095                          
 clock uncertainty                                       0.000       1.095                          

 Hold time                                              -0.012       1.083                          

 Data required time                                                  1.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.083                          
 Data arrival time                                                  -1.461                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.378                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.303
  Launch Clock Delay      :  1.095
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.095       1.095         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_82_289/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK

 CLMA_82_289/Q1                    tco                   0.224       1.319 r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/Q
                                   net (fanout=5)        0.142       1.461         top_dht22_inst/HEX8_inst/N84 [6]
 CLMA_82_289/M0                                                            r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/D

 Data arrival time                                                   1.461         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.202%), Route: 0.142ns(38.798%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.303       1.303         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_82_289/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
 clock pessimism                                        -0.208       1.095                          
 clock uncertainty                                       0.000       1.095                          

 Hold time                                              -0.012       1.083                          

 Data required time                                                  1.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.083                          
 Data arrival time                                                  -1.461                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.378                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_1_26/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=873)      2.491       3.847         nt_rst           
 CLMA_114_264/Y0                   td                    0.214       4.061 r       u_tinyriscv/u_regs/N157_1/gateop_perm/Z
                                   net (fanout=10)       1.128       5.189         _N24562          
 CLMA_130_240/Y0                   td                    0.282       5.471 r       u_pwm/N89[7]/gateop/F
                                   net (fanout=3)        0.904       6.375         _N16819          
 CLMA_142_244/Y6CD                 td                    0.288       6.663 r       u_rib/N70_8[7]_2_muxf6_perm/Z
                                   net (fanout=1)        0.580       7.243         u_rib/_N28022    
 CLMA_138_233/Y0                   td                    0.164       7.407 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        2.507       9.914         _N21304          
 CLMA_106_116/Y3                   td                    0.381      10.295 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.425      10.720         u_tinyriscv/u_ex/N427 [7]
 CLMA_106_113/Y0                   td                    0.164      10.884 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       1.081      11.965         u_tinyriscv/u_ex/_N16356
 CLMA_86_104/Y0                    td                    0.211      12.176 r       u_tinyriscv/u_ex/reg_wdata_34[26]_1/gateop/F
                                   net (fanout=1)        0.835      13.011         u_tinyriscv/u_ex/_N21033
 CLMA_70_112/Y6CD                  td                    0.217      13.228 r       u_tinyriscv/u_ex/reg_wdata_35[26]_muxf6/F
                                   net (fanout=6)        1.707      14.935         u_tinyriscv/_N16527
 CLMA_30_68/Y2                     td                    0.165      15.100 r       u_tinyriscv/u_ex/N37_108/gateop_perm/Z
                                   net (fanout=3)        2.392      17.492         u_tinyriscv/ex_reg_wdata_o [26]
 CLMA_114_112/Y3                   td                    0.276      17.768 r       u_tinyriscv/u_regs/N79[26]/gateop_perm/Z
                                   net (fanout=6)        1.654      19.422         u_tinyriscv/u_regs/N79 [26]
 CLMS_54_125/AD                                                            r       u_tinyriscv/u_regs/regs_1_1_26/gateop/WD

 Data arrival time                                                  19.422         Logic Levels: 12 
                                                                                   Logic: 3.573ns(18.397%), Route: 15.849ns(81.603%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_0_29/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=873)      2.491       3.847         nt_rst           
 CLMA_114_264/Y0                   td                    0.214       4.061 r       u_tinyriscv/u_regs/N157_1/gateop_perm/Z
                                   net (fanout=10)       1.128       5.189         _N24562          
 CLMA_130_240/Y0                   td                    0.282       5.471 r       u_pwm/N89[7]/gateop/F
                                   net (fanout=3)        0.904       6.375         _N16819          
 CLMA_142_244/Y6CD                 td                    0.288       6.663 r       u_rib/N70_8[7]_2_muxf6_perm/Z
                                   net (fanout=1)        0.580       7.243         u_rib/_N28022    
 CLMA_138_233/Y0                   td                    0.164       7.407 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        2.507       9.914         _N21304          
 CLMA_106_116/Y3                   td                    0.381      10.295 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.425      10.720         u_tinyriscv/u_ex/N427 [7]
 CLMA_106_113/Y0                   td                    0.164      10.884 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       1.129      12.013         u_tinyriscv/u_ex/_N16356
 CLMA_82_105/Y0                    td                    0.211      12.224 r       u_tinyriscv/u_ex/reg_wdata_34[29]_1/gateop/F
                                   net (fanout=1)        0.478      12.702         u_tinyriscv/u_ex/_N20939
 CLMA_70_105/Y6AB                  td                    0.214      12.916 r       u_tinyriscv/u_ex/reg_wdata_35[29]_muxf6/F
                                   net (fanout=6)        1.511      14.427         u_tinyriscv/_N16530
 CLMA_38_56/Y1                     td                    0.382      14.809 r       u_tinyriscv/u_ex/N37_117/gateop_perm/Z
                                   net (fanout=3)        2.230      17.039         u_tinyriscv/ex_reg_wdata_o [29]
 CLMA_90_165/Y3                    td                    0.169      17.208 r       u_tinyriscv/u_regs/N79[29]/gateop_perm/Z
                                   net (fanout=6)        2.049      19.257         u_tinyriscv/u_regs/N79 [29]
 CLMS_54_121/BD                                                            r       u_tinyriscv/u_regs/regs_1_0_29/gateop/WD

 Data arrival time                                                  19.257         Logic Levels: 12 
                                                                                   Logic: 3.680ns(19.110%), Route: 15.577ns(80.890%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_1_29/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=873)      2.491       3.847         nt_rst           
 CLMA_114_264/Y0                   td                    0.214       4.061 r       u_tinyriscv/u_regs/N157_1/gateop_perm/Z
                                   net (fanout=10)       1.128       5.189         _N24562          
 CLMA_130_240/Y0                   td                    0.282       5.471 r       u_pwm/N89[7]/gateop/F
                                   net (fanout=3)        0.904       6.375         _N16819          
 CLMA_142_244/Y6CD                 td                    0.288       6.663 r       u_rib/N70_8[7]_2_muxf6_perm/Z
                                   net (fanout=1)        0.580       7.243         u_rib/_N28022    
 CLMA_138_233/Y0                   td                    0.164       7.407 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        2.507       9.914         _N21304          
 CLMA_106_116/Y3                   td                    0.381      10.295 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.425      10.720         u_tinyriscv/u_ex/N427 [7]
 CLMA_106_113/Y0                   td                    0.164      10.884 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       1.129      12.013         u_tinyriscv/u_ex/_N16356
 CLMA_82_105/Y0                    td                    0.211      12.224 r       u_tinyriscv/u_ex/reg_wdata_34[29]_1/gateop/F
                                   net (fanout=1)        0.478      12.702         u_tinyriscv/u_ex/_N20939
 CLMA_70_105/Y6AB                  td                    0.214      12.916 r       u_tinyriscv/u_ex/reg_wdata_35[29]_muxf6/F
                                   net (fanout=6)        1.511      14.427         u_tinyriscv/_N16530
 CLMA_38_56/Y1                     td                    0.382      14.809 r       u_tinyriscv/u_ex/N37_117/gateop_perm/Z
                                   net (fanout=3)        2.230      17.039         u_tinyriscv/ex_reg_wdata_o [29]
 CLMA_90_165/Y3                    td                    0.169      17.208 r       u_tinyriscv/u_regs/N79[29]/gateop_perm/Z
                                   net (fanout=6)        2.048      19.256         u_tinyriscv/u_regs/N79 [29]
 CLMS_54_137/CD                                                            r       u_tinyriscv/u_regs/regs_1_1_29/gateop/WD

 Data arrival time                                                  19.256         Logic Levels: 12 
                                                                                   Logic: 3.680ns(19.111%), Route: 15.576ns(80.889%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : uart_0/uart_ctrl[15]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ibuf/opit_1/OUT
                                   net (fanout=873)      0.433       1.607         nt_rst           
 CLMA_130_104/RS                                                           r       uart_0/uart_ctrl[15]/opit_0_inv/RS

 Data arrival time                                                   1.607         Logic Levels: 2  
                                                                                   Logic: 1.029ns(64.032%), Route: 0.578ns(35.968%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : gpio_0/gpio_data[15]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ibuf/opit_1/OUT
                                   net (fanout=873)      0.433       1.607         nt_rst           
 CLMA_130_101/RS                                                           r       gpio_0/gpio_data[15]/opit_0_inv/RS

 Data arrival time                                                   1.607         Logic Levels: 2  
                                                                                   Logic: 1.029ns(64.032%), Route: 0.578ns(35.968%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : uart_0/uart_baud[15]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ibuf/opit_1/OUT
                                   net (fanout=873)      0.529       1.703         nt_rst           
 CLMA_130_113/RS                                                           r       uart_0/uart_baud[15]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.703         Logic Levels: 2  
                                                                                   Logic: 1.029ns(60.423%), Route: 0.674ns(39.577%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[7]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.032
  Launch Clock Delay      :  4.835
  Clock Pessimism Removal :  0.784

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.281     503.405         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.405 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.430     504.835         ntclkbufg_0      
 CLMA_146_188/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_146_188/Q0                   tco                   0.193     505.028 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.715     505.743         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_126_192/Y0                   td                    0.192     505.935 f       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.608     506.543         u_jtag_top/u_jtag_driver/_N13377
 CLMA_146_189/Y0                   td                    0.131     506.674 r       u_jtag_top/u_jtag_driver/N230_20[8]_3/gateop_perm/Z
                                   net (fanout=24)       1.029     507.703         u_jtag_top/u_jtag_driver/_N24787
 CLMA_118_193/AD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[7]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.703         Logic Levels: 2  
                                                                                   Logic: 0.516ns(17.992%), Route: 2.352ns(82.008%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.851    1002.787         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.787 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.245    1004.032         ntclkbufg_0      
 CLMA_118_193/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[7]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.784    1004.816                          
 clock uncertainty                                      -0.050    1004.766                          

 Setup time                                             -0.111    1004.655                          

 Data required time                                               1004.655                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.655                          
 Data arrival time                                                -507.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.952                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[20]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.032
  Launch Clock Delay      :  4.835
  Clock Pessimism Removal :  0.784

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.281     503.405         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.405 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.430     504.835         ntclkbufg_0      
 CLMA_146_188/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_146_188/Q0                   tco                   0.193     505.028 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.715     505.743         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_126_192/Y0                   td                    0.192     505.935 f       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.608     506.543         u_jtag_top/u_jtag_driver/_N13377
 CLMA_146_189/Y0                   td                    0.131     506.674 r       u_jtag_top/u_jtag_driver/N230_20[8]_3/gateop_perm/Z
                                   net (fanout=24)       1.029     507.703         u_jtag_top/u_jtag_driver/_N24787
 CLMA_118_192/AD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[20]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.703         Logic Levels: 2  
                                                                                   Logic: 0.516ns(17.992%), Route: 2.352ns(82.008%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.851    1002.787         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.787 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.245    1004.032         ntclkbufg_0      
 CLMA_118_192/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[20]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.784    1004.816                          
 clock uncertainty                                      -0.050    1004.766                          

 Setup time                                             -0.111    1004.655                          

 Data required time                                               1004.655                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.655                          
 Data arrival time                                                -507.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.952                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[24]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.032
  Launch Clock Delay      :  4.835
  Clock Pessimism Removal :  0.784

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.281     503.405         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.405 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.430     504.835         ntclkbufg_0      
 CLMA_146_188/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_146_188/Q0                   tco                   0.193     505.028 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.715     505.743         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_126_192/Y0                   td                    0.192     505.935 f       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.608     506.543         u_jtag_top/u_jtag_driver/_N13377
 CLMA_146_189/Y0                   td                    0.131     506.674 r       u_jtag_top/u_jtag_driver/N230_20[8]_3/gateop_perm/Z
                                   net (fanout=24)       1.029     507.703         u_jtag_top/u_jtag_driver/_N24787
 CLMA_118_192/BD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[24]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.703         Logic Levels: 2  
                                                                                   Logic: 0.516ns(17.992%), Route: 2.352ns(82.008%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.851    1002.787         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.787 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.245    1004.032         ntclkbufg_0      
 CLMA_118_192/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[24]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.784    1004.816                          
 clock uncertainty                                      -0.050    1004.766                          

 Setup time                                             -0.105    1004.661                          

 Data required time                                               1004.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.661                          
 Data arrival time                                                -507.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.958                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/tx/ack_d/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/tx/ack/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.641
  Launch Clock Delay      :  4.057
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.851       2.787         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.787 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.270       4.057         ntclkbufg_0      
 CLMA_142_196/CLK                                                          r       u_jtag_top/u_jtag_driver/tx/ack_d/opit_0_inv/CLK

 CLMA_142_196/Q1                   tco                   0.198       4.255 r       u_jtag_top/u_jtag_driver/tx/ack_d/opit_0_inv/Q
                                   net (fanout=1)        0.140       4.395         u_jtag_top/u_jtag_driver/tx/ack_d
 CLMA_142_196/M1                                                           r       u_jtag_top/u_jtag_driver/tx/ack/opit_0_inv/D

 Data arrival time                                                   4.395         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.111       3.174         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.174 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.467       4.641         ntclkbufg_0      
 CLMA_142_196/CLK                                                          r       u_jtag_top/u_jtag_driver/tx/ack/opit_0_inv/CLK
 clock pessimism                                        -0.583       4.058                          
 clock uncertainty                                       0.000       4.058                          

 Hold time                                              -0.003       4.055                          

 Data required time                                                  4.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.055                          
 Data arrival time                                                  -4.395                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/jtag_state_12/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/jtag_state_13/opit_0_inv_L5Q_perm/L4
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.640
  Launch Clock Delay      :  4.056
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.851       2.787         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.787 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.269       4.056         ntclkbufg_0      
 CLMA_146_192/CLK                                                          r       u_jtag_top/u_jtag_driver/jtag_state_12/opit_0_inv_L5Q_perm/CLK

 CLMA_146_192/Q3                   tco                   0.197       4.253 f       u_jtag_top/u_jtag_driver/jtag_state_12/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.139       4.392         u_jtag_top/u_jtag_driver/jtag_state_12
 CLMA_146_193/D4                                                           f       u_jtag_top/u_jtag_driver/jtag_state_13/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.392         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.111       3.174         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.174 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.466       4.640         ntclkbufg_0      
 CLMA_146_193/CLK                                                          r       u_jtag_top/u_jtag_driver/jtag_state_13/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.557       4.083                          
 clock uncertainty                                       0.000       4.083                          

 Hold time                                              -0.056       4.027                          

 Data required time                                                  4.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.027                          
 Data arrival time                                                  -4.392                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.365                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[9]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.634
  Launch Clock Delay      :  4.051
  Clock Pessimism Removal :  -0.545

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.851       2.787         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.787 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.264       4.051         ntclkbufg_0      
 CLMA_130_200/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[9]/opit_0_L5Q_perm/CLK

 CLMA_130_200/Q2                   tco                   0.197       4.248 f       u_jtag_top/u_jtag_driver/shift_reg[9]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.249       4.497         u_jtag_top/u_jtag_driver/shift_reg [9]
 CLMA_134_196/CD                                                           f       u_jtag_top/u_jtag_driver/dtm_req_data[9]/opit_0_inv/D

 Data arrival time                                                   4.497         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.170%), Route: 0.249ns(55.830%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.111       3.174         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.174 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.460       4.634         ntclkbufg_0      
 CLMA_134_196/CLK                                                          r       u_jtag_top/u_jtag_driver/dtm_req_data[9]/opit_0_inv/CLK
 clock pessimism                                        -0.545       4.089                          
 clock uncertainty                                       0.000       4.089                          

 Hold time                                               0.027       4.116                          

 Data required time                                                  4.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.116                          
 Data arrival time                                                  -4.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.381                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op2_ff/qout_r[24]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_1_13/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.233  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.076
  Launch Clock Delay      :  3.567
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.500       3.567         ntclkbufg_1      
 CLMA_82_92/CLK                                                            r       u_tinyriscv/u_id_ex/op2_ff/qout_r[24]/opit_0_MUX4TO1Q/CLK

 CLMA_82_92/Q0                     tco                   0.206       3.773 f       u_tinyriscv/u_id_ex/op2_ff/qout_r[24]/opit_0_MUX4TO1Q/Q
                                   net (fanout=8)        3.100       6.873         u_tinyriscv/ie_op2_o [24]
                                                         0.267       7.140 r       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       7.140         u_tinyriscv/u_ex/_N2744
 CLMA_58_245/COUT                  td                    0.083       7.223 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.223         u_tinyriscv/u_ex/_N2746
 CLMA_58_249/Y1                    td                    0.305       7.528 r       u_tinyriscv/u_ex/N6_29/gateop_A2/Y1
                                   net (fanout=5)        0.669       8.197         u_tinyriscv/u_ex/op1_add_op2_res [29]
 CLMA_82_252/Y0                    td                    0.226       8.423 r       u_tinyriscv/u_ex/mem_raddr_o_10[29]/gateop/F
                                   net (fanout=83)       0.807       9.230         _N7562           
 CLMA_82_273/Y2                    td                    0.227       9.457 r       u_rib/N308_4/gateop_perm/Z
                                   net (fanout=13)       0.644      10.101         u_rib/_N24910    
 CLMA_98_285/Y6AB                  td                    0.174      10.275 f       u_rib/N274_3[2]_muxf6/F
                                   net (fanout=2048)     3.413      13.688         _N11384          
 CLMS_26_157/Y0                    td                    0.192      13.880 f       u_rom/rom1_7_29/gateop/Z
                                   net (fanout=1)        2.108      15.988         u_rom/_N1136     
 CLMA_30_273/L7OUT                 td                    0.235      16.223 f       u_rom/N6_49[29]_muxf7/Fother
                                   net (fanout=1)        0.000      16.223         L7OUT29          
 CLMA_30_272/Y3                    td                    0.126      16.349 f       u_rom/N6_65[29]_muxf8/F
                                   net (fanout=1)        4.824      21.173         u_rom/_N14600    
 CLMA_94_56/Y0                     td                    0.131      21.304 r       u_rom/N6_66[29]/gateop_perm/Z
                                   net (fanout=3)        0.377      21.681         _N17027          
 CLMA_98_57/Y1                     td                    0.217      21.898 f       u_rib/m0_data_o_1[29]/gateop_perm/Z
                                   net (fanout=5)        1.107      23.005         _N21326          
 CLMA_114_120/Y3                   td                    0.165      23.170 r       u_tinyriscv/u_ex/reg_wdata_31[13]/gateop/F
                                   net (fanout=1)        0.356      23.526         u_tinyriscv/u_ex/_N16386
 CLMA_114_116/Y2                   td                    0.171      23.697 r       u_tinyriscv/u_ex/reg_wdata_34[13]_1/gateop/F
                                   net (fanout=1)        0.970      24.667         u_tinyriscv/u_ex/_N21248
 CLMA_78_124/Y6AB                  td                    0.133      24.800 r       u_tinyriscv/u_ex/reg_wdata_35[13]_muxf6_perm/Z
                                   net (fanout=6)        1.159      25.959         u_tinyriscv/_N16514
 CLMA_26_136/Y0                    td                    0.225      26.184 f       u_tinyriscv/u_ex/N37_69/gateop_perm/Z
                                   net (fanout=3)        1.477      27.661         u_tinyriscv/ex_reg_wdata_o [13]
 CLMA_94_168/Y1                    td                    0.135      27.796 r       u_tinyriscv/u_regs/N79[13]/gateop_perm/Z
                                   net (fanout=6)        1.279      29.075         u_tinyriscv/u_regs/N79 [13]
 CLMS_46_161/BD                                                            r       u_tinyriscv/u_regs/regs_1_1_13/gateop/WD

 Data arrival time                                                  29.075         Logic Levels: 15 
                                                                                   Logic: 3.218ns(12.616%), Route: 22.290ns(87.384%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N15             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.267    1003.076         ntclkbufg_1      
 CLMS_46_161/CLK                                                           r       u_tinyriscv/u_regs/regs_1_1_13/gateop/WCLK
 clock pessimism                                         0.258    1003.334                          
 clock uncertainty                                      -0.050    1003.284                          

 Setup time                                              0.239    1003.523                          

 Data required time                                               1003.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.523                          
 Data arrival time                                                 -29.075                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       974.448                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op2_ff/qout_r[24]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_1_29/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.110
  Launch Clock Delay      :  3.567
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.500       3.567         ntclkbufg_1      
 CLMA_82_92/CLK                                                            r       u_tinyriscv/u_id_ex/op2_ff/qout_r[24]/opit_0_MUX4TO1Q/CLK

 CLMA_82_92/Q0                     tco                   0.206       3.773 f       u_tinyriscv/u_id_ex/op2_ff/qout_r[24]/opit_0_MUX4TO1Q/Q
                                   net (fanout=8)        3.100       6.873         u_tinyriscv/ie_op2_o [24]
                                                         0.267       7.140 r       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       7.140         u_tinyriscv/u_ex/_N2744
 CLMA_58_245/COUT                  td                    0.083       7.223 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.223         u_tinyriscv/u_ex/_N2746
 CLMA_58_249/Y1                    td                    0.305       7.528 r       u_tinyriscv/u_ex/N6_29/gateop_A2/Y1
                                   net (fanout=5)        0.669       8.197         u_tinyriscv/u_ex/op1_add_op2_res [29]
 CLMA_82_252/Y0                    td                    0.226       8.423 r       u_tinyriscv/u_ex/mem_raddr_o_10[29]/gateop/F
                                   net (fanout=83)       0.807       9.230         _N7562           
 CLMA_82_273/Y2                    td                    0.227       9.457 r       u_rib/N308_4/gateop_perm/Z
                                   net (fanout=13)       0.644      10.101         u_rib/_N24910    
 CLMA_98_285/Y6AB                  td                    0.174      10.275 f       u_rib/N274_3[2]_muxf6/F
                                   net (fanout=2048)     3.413      13.688         _N11384          
 CLMS_26_157/Y0                    td                    0.192      13.880 f       u_rom/rom1_7_29/gateop/Z
                                   net (fanout=1)        2.108      15.988         u_rom/_N1136     
 CLMA_30_273/L7OUT                 td                    0.235      16.223 f       u_rom/N6_49[29]_muxf7/Fother
                                   net (fanout=1)        0.000      16.223         L7OUT29          
 CLMA_30_272/Y3                    td                    0.126      16.349 f       u_rom/N6_65[29]_muxf8/F
                                   net (fanout=1)        4.824      21.173         u_rom/_N14600    
 CLMA_94_56/Y0                     td                    0.131      21.304 r       u_rom/N6_66[29]/gateop_perm/Z
                                   net (fanout=3)        0.377      21.681         _N17027          
 CLMA_98_57/Y1                     td                    0.221      21.902 r       u_rib/m0_data_o_1[29]/gateop_perm/Z
                                   net (fanout=5)        0.943      22.845         _N21326          
 CLMA_82_105/Y0                    td                    0.171      23.016 r       u_tinyriscv/u_ex/reg_wdata_34[29]_1/gateop/F
                                   net (fanout=1)        0.401      23.417         u_tinyriscv/u_ex/_N20939
 CLMA_70_105/Y6AB                  td                    0.182      23.599 f       u_tinyriscv/u_ex/reg_wdata_35[29]_muxf6/F
                                   net (fanout=6)        1.154      24.753         u_tinyriscv/_N16530
 CLMA_38_56/Y1                     td                    0.288      25.041 f       u_tinyriscv/u_ex/N37_117/gateop_perm/Z
                                   net (fanout=3)        1.972      27.013         u_tinyriscv/ex_reg_wdata_o [29]
 CLMA_90_165/Y3                    td                    0.143      27.156 f       u_tinyriscv/u_regs/N79[29]/gateop_perm/Z
                                   net (fanout=6)        1.819      28.975         u_tinyriscv/u_regs/N79 [29]
 CLMS_54_137/CD                                                            f       u_tinyriscv/u_regs/regs_1_1_29/gateop/WD

 Data arrival time                                                  28.975         Logic Levels: 14 
                                                                                   Logic: 3.177ns(12.504%), Route: 22.231ns(87.496%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N15             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.301    1003.110         ntclkbufg_1      
 CLMS_54_137/CLK                                                           r       u_tinyriscv/u_regs/regs_1_1_29/gateop/WCLK
 clock pessimism                                         0.258    1003.368                          
 clock uncertainty                                      -0.050    1003.318                          

 Setup time                                              0.287    1003.605                          

 Data required time                                               1003.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.605                          
 Data arrival time                                                 -28.975                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       974.630                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op2_ff/qout_r[24]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_0_13/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.224  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.085
  Launch Clock Delay      :  3.567
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.500       3.567         ntclkbufg_1      
 CLMA_82_92/CLK                                                            r       u_tinyriscv/u_id_ex/op2_ff/qout_r[24]/opit_0_MUX4TO1Q/CLK

 CLMA_82_92/Q0                     tco                   0.206       3.773 f       u_tinyriscv/u_id_ex/op2_ff/qout_r[24]/opit_0_MUX4TO1Q/Q
                                   net (fanout=8)        3.100       6.873         u_tinyriscv/ie_op2_o [24]
                                                         0.267       7.140 r       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       7.140         u_tinyriscv/u_ex/_N2744
 CLMA_58_245/COUT                  td                    0.083       7.223 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.223         u_tinyriscv/u_ex/_N2746
 CLMA_58_249/Y1                    td                    0.305       7.528 r       u_tinyriscv/u_ex/N6_29/gateop_A2/Y1
                                   net (fanout=5)        0.669       8.197         u_tinyriscv/u_ex/op1_add_op2_res [29]
 CLMA_82_252/Y0                    td                    0.226       8.423 r       u_tinyriscv/u_ex/mem_raddr_o_10[29]/gateop/F
                                   net (fanout=83)       0.807       9.230         _N7562           
 CLMA_82_273/Y2                    td                    0.227       9.457 r       u_rib/N308_4/gateop_perm/Z
                                   net (fanout=13)       0.644      10.101         u_rib/_N24910    
 CLMA_98_285/Y6AB                  td                    0.174      10.275 f       u_rib/N274_3[2]_muxf6/F
                                   net (fanout=2048)     3.413      13.688         _N11384          
 CLMS_26_157/Y0                    td                    0.192      13.880 f       u_rom/rom1_7_29/gateop/Z
                                   net (fanout=1)        2.108      15.988         u_rom/_N1136     
 CLMA_30_273/L7OUT                 td                    0.235      16.223 f       u_rom/N6_49[29]_muxf7/Fother
                                   net (fanout=1)        0.000      16.223         L7OUT29          
 CLMA_30_272/Y3                    td                    0.126      16.349 f       u_rom/N6_65[29]_muxf8/F
                                   net (fanout=1)        4.824      21.173         u_rom/_N14600    
 CLMA_94_56/Y0                     td                    0.131      21.304 r       u_rom/N6_66[29]/gateop_perm/Z
                                   net (fanout=3)        0.377      21.681         _N17027          
 CLMA_98_57/Y1                     td                    0.217      21.898 f       u_rib/m0_data_o_1[29]/gateop_perm/Z
                                   net (fanout=5)        1.107      23.005         _N21326          
 CLMA_114_120/Y3                   td                    0.165      23.170 r       u_tinyriscv/u_ex/reg_wdata_31[13]/gateop/F
                                   net (fanout=1)        0.356      23.526         u_tinyriscv/u_ex/_N16386
 CLMA_114_116/Y2                   td                    0.171      23.697 r       u_tinyriscv/u_ex/reg_wdata_34[13]_1/gateop/F
                                   net (fanout=1)        0.970      24.667         u_tinyriscv/u_ex/_N21248
 CLMA_78_124/Y6AB                  td                    0.133      24.800 r       u_tinyriscv/u_ex/reg_wdata_35[13]_muxf6_perm/Z
                                   net (fanout=6)        1.159      25.959         u_tinyriscv/_N16514
 CLMA_26_136/Y0                    td                    0.225      26.184 f       u_tinyriscv/u_ex/N37_69/gateop_perm/Z
                                   net (fanout=3)        1.477      27.661         u_tinyriscv/ex_reg_wdata_o [13]
 CLMA_94_168/Y1                    td                    0.135      27.796 r       u_tinyriscv/u_regs/N79[13]/gateop_perm/Z
                                   net (fanout=6)        1.038      28.834         u_tinyriscv/u_regs/N79 [13]
 CLMS_46_153/AD                                                            r       u_tinyriscv/u_regs/regs_1_0_13/gateop/WD

 Data arrival time                                                  28.834         Logic Levels: 15 
                                                                                   Logic: 3.218ns(12.736%), Route: 22.049ns(87.264%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N15             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.276    1003.085         ntclkbufg_1      
 CLMS_46_153/CLK                                                           r       u_tinyriscv/u_regs/regs_1_0_13/gateop/WCLK
 clock pessimism                                         0.258    1003.343                          
 clock uncertainty                                      -0.050    1003.293                          

 Setup time                                              0.239    1003.532                          

 Data required time                                               1003.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.532                          
 Data arrival time                                                 -28.834                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       974.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_clint/data_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_csr_reg/mepc[4]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.227  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.611
  Launch Clock Delay      :  3.126
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.317       3.126         ntclkbufg_1      
 CLMA_22_240/CLK                                                           r       u_tinyriscv/u_clint/data_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_240/Q0                    tco                   0.197       3.323 f       u_tinyriscv/u_clint/data_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.111       3.434         u_tinyriscv/clint_data_o [4]
 CLMA_22_248/A0                                                            f       u_tinyriscv/u_csr_reg/mepc[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.434         Logic Levels: 0  
                                                                                   Logic: 0.197ns(63.961%), Route: 0.111ns(36.039%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.544       3.611         ntclkbufg_1      
 CLMA_22_248/CLK                                                           r       u_tinyriscv/u_csr_reg/mepc[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.353                          
 clock uncertainty                                       0.000       3.353                          

 Hold time                                              -0.082       3.271                          

 Data required time                                                  3.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.271                          
 Data arrival time                                                  -3.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.163                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_csr_reg/mtvec[21]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_clint/int_addr_o[21]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.217  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.596
  Launch Clock Delay      :  3.121
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.312       3.121         ntclkbufg_1      
 CLMA_50_244/CLK                                                           r       u_tinyriscv/u_csr_reg/mtvec[21]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_244/Q0                    tco                   0.197       3.318 f       u_tinyriscv/u_csr_reg/mtvec[21]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.109       3.427         u_tinyriscv/csr_clint_csr_mtvec [21]
 CLMA_50_252/A0                                                            f       u_tinyriscv/u_clint/int_addr_o[21]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.427         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.379%), Route: 0.109ns(35.621%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.529       3.596         ntclkbufg_1      
 CLMA_50_252/CLK                                                           r       u_tinyriscv/u_clint/int_addr_o[21]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.338                          
 clock uncertainty                                       0.000       3.338                          

 Hold time                                              -0.082       3.256                          

 Data required time                                                  3.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.256                          
 Data arrival time                                                  -3.427                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.171                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_csr_reg/mstatus[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_clint/data_o[24]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.171  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.578
  Launch Clock Delay      :  3.149
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.340       3.149         ntclkbufg_1      
 CLMA_58_248/CLK                                                           r       u_tinyriscv/u_csr_reg/mstatus[24]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_248/Q0                    tco                   0.197       3.346 f       u_tinyriscv/u_csr_reg/mstatus[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.110       3.456         u_tinyriscv/csr_clint_csr_mstatus [24]
 CLMA_58_240/A4                                                            f       u_tinyriscv/u_clint/data_o[24]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.456         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.169%), Route: 0.110ns(35.831%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3507)     1.511       3.578         ntclkbufg_1      
 CLMA_58_240/CLK                                                           r       u_tinyriscv/u_clint/data_o[24]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.320                          
 clock uncertainty                                       0.000       3.320                          

 Hold time                                              -0.055       3.265                          

 Data required time                                                  3.265                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.265                          
 Data arrival time                                                  -3.456                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.191                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.609  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.489
  Launch Clock Delay      :  1.114
  Clock Pessimism Removal :  0.016

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_336/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.114       1.114         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_313/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_313/Q1                   tco                   0.209       1.323 r       top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.583       1.906         top_dht22_inst/DHT22_drive_inst/data_temp [32]
                                                         0.267       2.173 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.173         top_dht22_inst/DHT22_drive_inst/_N3490
 CLMA_94_300/Y3                    td                    0.305       2.478 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.359       2.837         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_98_301/COUT                  td                    0.346       3.183 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.183         top_dht22_inst/DHT22_drive_inst/_N3501
 CLMA_98_305/Y1                    td                    0.305       3.488 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.356       3.844         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       4.154 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.154         top_dht22_inst/DHT22_drive_inst/_N3512
 CLMA_102_304/Y3                   td                    0.305       4.459 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.487       4.946         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_106_301/Y3                   td                    0.405       5.351 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.838       6.189         _N10             
 CLMA_126_320/Y1                   td                    0.135       6.324 r       top_dht22_inst/DHT22_drive_inst/N241_1/gateop_perm/Z
                                   net (fanout=1)        0.198       6.522         top_dht22_inst/DHT22_drive_inst/N241
 CLMA_126_320/CE                                                           r       top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CE

 Data arrival time                                                   6.522         Logic Levels: 6  
                                                                                   Logic: 2.587ns(47.837%), Route: 2.821ns(52.163%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_138_336/Q1                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.489    1000.489         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_320/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.016    1000.505                          
 clock uncertainty                                      -0.050    1000.455                          

 Setup time                                             -0.223    1000.232                          

 Data required time                                               1000.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.232                          
 Data arrival time                                                  -6.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.710                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[17]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.455  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.640
  Launch Clock Delay      :  1.114
  Clock Pessimism Removal :  0.019

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_336/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.114       1.114         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_313/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_313/Q1                   tco                   0.209       1.323 r       top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.583       1.906         top_dht22_inst/DHT22_drive_inst/data_temp [32]
                                                         0.267       2.173 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.173         top_dht22_inst/DHT22_drive_inst/_N3490
 CLMA_94_300/Y3                    td                    0.305       2.478 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.359       2.837         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_98_301/COUT                  td                    0.346       3.183 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.183         top_dht22_inst/DHT22_drive_inst/_N3501
 CLMA_98_305/Y1                    td                    0.305       3.488 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.356       3.844         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       4.154 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.154         top_dht22_inst/DHT22_drive_inst/_N3512
 CLMA_102_304/Y3                   td                    0.305       4.459 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.487       4.946         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_106_301/Y3                   td                    0.405       5.351 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.403       5.754         _N10             
 CLMA_114_300/Y2                   td                    0.141       5.895 f       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=20)       0.376       6.271         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_114_324/CE                                                           f       top_dht22_inst/DHT22_drive_inst/data_out[17]/opit_0/CE

 Data arrival time                                                   6.271         Logic Levels: 6  
                                                                                   Logic: 2.593ns(50.281%), Route: 2.564ns(49.719%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_138_336/Q1                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.640    1000.640         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_114_324/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[17]/opit_0/CLK
 clock pessimism                                         0.019    1000.659                          
 clock uncertainty                                      -0.050    1000.609                          

 Setup time                                             -0.212    1000.397                          

 Data required time                                               1000.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.397                          
 Data arrival time                                                  -6.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.126                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[16]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.455  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.640
  Launch Clock Delay      :  1.114
  Clock Pessimism Removal :  0.019

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_336/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.114       1.114         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_313/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_313/Q1                   tco                   0.209       1.323 r       top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.583       1.906         top_dht22_inst/DHT22_drive_inst/data_temp [32]
                                                         0.267       2.173 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.173         top_dht22_inst/DHT22_drive_inst/_N3490
 CLMA_94_300/Y3                    td                    0.305       2.478 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.359       2.837         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_98_301/COUT                  td                    0.346       3.183 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.183         top_dht22_inst/DHT22_drive_inst/_N3501
 CLMA_98_305/Y1                    td                    0.305       3.488 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.356       3.844         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       4.154 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.154         top_dht22_inst/DHT22_drive_inst/_N3512
 CLMA_102_304/Y3                   td                    0.305       4.459 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.487       4.946         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_106_301/Y3                   td                    0.405       5.351 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.403       5.754         _N10             
 CLMA_114_300/Y2                   td                    0.141       5.895 f       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=20)       0.376       6.271         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_114_324/CE                                                           f       top_dht22_inst/DHT22_drive_inst/data_out[16]/opit_0/CE

 Data arrival time                                                   6.271         Logic Levels: 6  
                                                                                   Logic: 2.593ns(50.281%), Route: 2.564ns(49.719%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_138_336/Q1                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.640    1000.640         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_114_324/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[16]/opit_0/CLK
 clock pessimism                                         0.019    1000.659                          
 clock uncertainty                                      -0.050    1000.609                          

 Setup time                                             -0.212    1000.397                          

 Data required time                                               1000.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.397                          
 Data arrival time                                                  -6.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.126                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[1]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.272  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.131
  Launch Clock Delay      :  0.802
  Clock Pessimism Removal :  -0.057

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_336/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.802       0.802         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_114_296/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_296/Q2                   tco                   0.198       1.000 r       top_dht22_inst/DHT22_drive_inst/data_temp[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.238       1.238         top_dht22_inst/DHT22_drive_inst/data_temp [9]
 CLMA_118_296/M0                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[1]/opit_0/D

 Data arrival time                                                   1.238         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.413%), Route: 0.238ns(54.587%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_336/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.131       1.131         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_118_296/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[1]/opit_0/CLK
 clock pessimism                                        -0.057       1.074                          
 clock uncertainty                                       0.000       1.074                          

 Hold time                                              -0.003       1.071                          

 Data required time                                                  1.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.071                          
 Data arrival time                                                  -1.238                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.167                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[15]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.076
  Launch Clock Delay      :  0.876
  Clock Pessimism Removal :  -0.023

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_336/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.876       0.876         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_102_316/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[23]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_316/Q0                   tco                   0.197       1.073 f       top_dht22_inst/DHT22_drive_inst/data_temp[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.185       1.258         top_dht22_inst/DHT22_drive_inst/data_temp [23]
 CLMA_106_320/AD                                                           f       top_dht22_inst/DHT22_drive_inst/data_out[15]/opit_0/D

 Data arrival time                                                   1.258         Logic Levels: 0  
                                                                                   Logic: 0.197ns(51.571%), Route: 0.185ns(48.429%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_336/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.076       1.076         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_320/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[15]/opit_0/CLK
 clock pessimism                                        -0.023       1.053                          
 clock uncertainty                                       0.000       1.053                          

 Hold time                                               0.028       1.081                          

 Data required time                                                  1.081                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.081                          
 Data arrival time                                                  -1.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.177                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/cur_state[1]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/next_state[1]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.969
  Launch Clock Delay      :  0.604
  Clock Pessimism Removal :  -0.054

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_336/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.604       0.604         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_300/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/cur_state[1]/opit_0_inv/CLK

 CLMA_126_300/Q2                   tco                   0.197       0.801 f       top_dht22_inst/DHT22_drive_inst/cur_state[1]/opit_0_inv/Q
                                   net (fanout=19)       0.238       1.039         top_dht22_inst/DHT22_drive_inst/cur_state [1]
 CLMA_126_296/A0                                                           f       top_dht22_inst/DHT22_drive_inst/next_state[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.039         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.287%), Route: 0.238ns(54.713%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_336/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.969       0.969         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_296/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/next_state[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.054       0.915                          
 clock uncertainty                                       0.000       0.915                          

 Hold time                                              -0.082       0.833                          

 Data required time                                                  0.833                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.833                          
 Data arrival time                                                  -1.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.206                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.788
  Launch Clock Delay      :  0.978
  Clock Pessimism Removal :  0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.978       0.978         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_82_289/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK

 CLMA_82_289/Q3                    tco                   0.209       1.187 r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/Q
                                   net (fanout=5)        0.520       1.707         top_dht22_inst/HEX8_inst/N84 [3]
 CLMA_70_293/Y0                    td                    0.226       1.933 r       top_dht22_inst/HEX8_inst/N69_1/gateop_perm/Z
                                   net (fanout=5)        0.318       2.251         top_dht22_inst/HEX8_inst/_N24665
 CLMA_78_292/A0                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.251         Logic Levels: 1  
                                                                                   Logic: 0.435ns(34.171%), Route: 0.838ns(65.829%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_14_293/Q0                                          0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.788    1000.788         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_78_292/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.046    1000.834                          
 clock uncertainty                                      -0.050    1000.784                          

 Setup time                                             -0.109    1000.675                          

 Data required time                                               1000.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.675                          
 Data arrival time                                                  -2.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.424                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.788
  Launch Clock Delay      :  0.865
  Clock Pessimism Removal :  0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.865       0.865         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_78_292/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK

 CLMA_78_292/Q2                    tco                   0.209       1.074 r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/Q
                                   net (fanout=4)        0.364       1.438         top_dht22_inst/HEX8_inst/N84 [5]
 CLMA_82_288/Y0                    td                    0.226       1.664 r       top_dht22_inst/HEX8_inst/N73_1/gateop_perm/Z
                                   net (fanout=6)        0.369       2.033         top_dht22_inst/HEX8_inst/_N24925
 CLMA_78_292/A3                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   2.033         Logic Levels: 1  
                                                                                   Logic: 0.435ns(37.243%), Route: 0.733ns(62.757%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_14_293/Q0                                          0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.788    1000.788         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_78_292/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.077    1000.865                          
 clock uncertainty                                      -0.050    1000.815                          

 Setup time                                             -0.221    1000.594                          

 Data required time                                               1000.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.594                          
 Data arrival time                                                  -2.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.561                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.788
  Launch Clock Delay      :  0.978
  Clock Pessimism Removal :  0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.978       0.978         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_82_289/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK

 CLMA_82_289/Q1                    tco                   0.209       1.187 r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/Q
                                   net (fanout=5)        0.244       1.431         top_dht22_inst/HEX8_inst/N84 [6]
 CLMA_82_289/Y2                    td                    0.173       1.604 r       top_dht22_inst/HEX8_inst/N69_4/gateop_perm/Z
                                   net (fanout=5)        0.477       2.081         top_dht22_inst/HEX8_inst/_N24989
 CLMA_78_292/A4                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 0.382ns(34.633%), Route: 0.721ns(65.367%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_14_293/Q0                                          0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.788    1000.788         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_78_292/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.046    1000.834                          
 clock uncertainty                                      -0.050    1000.784                          

 Setup time                                             -0.071    1000.713                          

 Data required time                                               1000.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.713                          
 Data arrival time                                                  -2.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.632                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.978
  Launch Clock Delay      :  0.888
  Clock Pessimism Removal :  -0.089

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.888       0.888         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_82_289/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK

 CLMA_82_289/Q1                    tco                   0.198       1.086 r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/Q
                                   net (fanout=5)        0.144       1.230         top_dht22_inst/HEX8_inst/N84 [6]
 CLMA_82_289/M0                                                            r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/D

 Data arrival time                                                   1.230         Logic Levels: 0  
                                                                                   Logic: 0.198ns(57.895%), Route: 0.144ns(42.105%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.978       0.978         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_82_289/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
 clock pessimism                                        -0.089       0.889                          
 clock uncertainty                                       0.000       0.889                          

 Hold time                                              -0.003       0.886                          

 Data required time                                                  0.886                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.886                          
 Data arrival time                                                  -1.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.865
  Launch Clock Delay      :  0.788
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.788       0.788         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_78_292/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK

 CLMA_78_292/Q3                    tco                   0.198       0.986 r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/Q
                                   net (fanout=4)        0.143       1.129         top_dht22_inst/HEX8_inst/N84 [4]
 CLMA_78_292/M1                                                            r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/D

 Data arrival time                                                   1.129         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.865       0.865         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_78_292/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
 clock pessimism                                        -0.077       0.788                          
 clock uncertainty                                       0.000       0.788                          

 Hold time                                              -0.003       0.785                          

 Data required time                                                  0.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.785                          
 Data arrival time                                                  -1.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.978
  Launch Clock Delay      :  0.888
  Clock Pessimism Removal :  -0.089

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.888       0.888         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_82_289/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK

 CLMA_82_289/Q0                    tco                   0.198       1.086 r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/Q
                                   net (fanout=5)        0.145       1.231         top_dht22_inst/HEX8_inst/N84 [7]
 CLMA_82_289/M1                                                            r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/D

 Data arrival time                                                   1.231         Logic Levels: 0  
                                                                                   Logic: 0.198ns(57.726%), Route: 0.145ns(42.274%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_293/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.978       0.978         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_82_289/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/CLK
 clock pessimism                                        -0.089       0.889                          
 clock uncertainty                                       0.000       0.889                          

 Hold time                                              -0.003       0.886                          

 Data required time                                                  0.886                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.886                          
 Data arrival time                                                  -1.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_1_29/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=873)      1.983       3.168         nt_rst           
 CLMA_114_264/Y0                   td                    0.171       3.339 r       u_tinyriscv/u_regs/N157_1/gateop_perm/Z
                                   net (fanout=10)       0.880       4.219         _N24562          
 CLMA_130_240/Y0                   td                    0.226       4.445 r       u_pwm/N89[7]/gateop/F
                                   net (fanout=3)        0.709       5.154         _N16819          
 CLMA_142_244/Y6CD                 td                    0.231       5.385 r       u_rib/N70_8[7]_2_muxf6_perm/Z
                                   net (fanout=1)        0.476       5.861         u_rib/_N28022    
 CLMA_138_233/Y0                   td                    0.139       6.000 f       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        2.183       8.183         _N21304          
 CLMA_106_116/Y3                   td                    0.305       8.488 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.361       8.849         u_tinyriscv/u_ex/N427 [7]
 CLMA_106_113/Y0                   td                    0.131       8.980 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.875       9.855         u_tinyriscv/u_ex/_N16356
 CLMA_82_105/Y0                    td                    0.169      10.024 r       u_tinyriscv/u_ex/reg_wdata_34[29]_1/gateop/F
                                   net (fanout=1)        0.401      10.425         u_tinyriscv/u_ex/_N20939
 CLMA_70_105/Y6AB                  td                    0.182      10.607 f       u_tinyriscv/u_ex/reg_wdata_35[29]_muxf6/F
                                   net (fanout=6)        1.154      11.761         u_tinyriscv/_N16530
 CLMA_38_56/Y1                     td                    0.288      12.049 f       u_tinyriscv/u_ex/N37_117/gateop_perm/Z
                                   net (fanout=3)        1.972      14.021         u_tinyriscv/ex_reg_wdata_o [29]
 CLMA_90_165/Y3                    td                    0.143      14.164 f       u_tinyriscv/u_regs/N79[29]/gateop_perm/Z
                                   net (fanout=6)        1.819      15.983         u_tinyriscv/u_regs/N79 [29]
 CLMS_54_137/CD                                                            f       u_tinyriscv/u_regs/regs_1_1_29/gateop/WD

 Data arrival time                                                  15.983         Logic Levels: 12 
                                                                                   Logic: 3.025ns(18.926%), Route: 12.958ns(81.074%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_0_29/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=873)      1.983       3.168         nt_rst           
 CLMA_114_264/Y0                   td                    0.171       3.339 r       u_tinyriscv/u_regs/N157_1/gateop_perm/Z
                                   net (fanout=10)       0.880       4.219         _N24562          
 CLMA_130_240/Y0                   td                    0.226       4.445 r       u_pwm/N89[7]/gateop/F
                                   net (fanout=3)        0.709       5.154         _N16819          
 CLMA_142_244/Y6CD                 td                    0.231       5.385 r       u_rib/N70_8[7]_2_muxf6_perm/Z
                                   net (fanout=1)        0.476       5.861         u_rib/_N28022    
 CLMA_138_233/Y0                   td                    0.139       6.000 f       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        2.183       8.183         _N21304          
 CLMA_106_116/Y3                   td                    0.305       8.488 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.361       8.849         u_tinyriscv/u_ex/N427 [7]
 CLMA_106_113/Y0                   td                    0.131       8.980 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.875       9.855         u_tinyriscv/u_ex/_N16356
 CLMA_82_105/Y0                    td                    0.169      10.024 r       u_tinyriscv/u_ex/reg_wdata_34[29]_1/gateop/F
                                   net (fanout=1)        0.401      10.425         u_tinyriscv/u_ex/_N20939
 CLMA_70_105/Y6AB                  td                    0.182      10.607 f       u_tinyriscv/u_ex/reg_wdata_35[29]_muxf6/F
                                   net (fanout=6)        1.154      11.761         u_tinyriscv/_N16530
 CLMA_38_56/Y1                     td                    0.288      12.049 f       u_tinyriscv/u_ex/N37_117/gateop_perm/Z
                                   net (fanout=3)        1.972      14.021         u_tinyriscv/ex_reg_wdata_o [29]
 CLMA_90_165/Y3                    td                    0.143      14.164 f       u_tinyriscv/u_regs/N79[29]/gateop_perm/Z
                                   net (fanout=6)        1.819      15.983         u_tinyriscv/u_regs/N79 [29]
 CLMS_54_121/BD                                                            f       u_tinyriscv/u_regs/regs_1_0_29/gateop/WD

 Data arrival time                                                  15.983         Logic Levels: 12 
                                                                                   Logic: 3.025ns(18.926%), Route: 12.958ns(81.074%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_1_26/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=873)      1.983       3.168         nt_rst           
 CLMA_114_264/Y0                   td                    0.171       3.339 r       u_tinyriscv/u_regs/N157_1/gateop_perm/Z
                                   net (fanout=10)       0.880       4.219         _N24562          
 CLMA_130_240/Y0                   td                    0.226       4.445 r       u_pwm/N89[7]/gateop/F
                                   net (fanout=3)        0.709       5.154         _N16819          
 CLMA_142_244/Y6CD                 td                    0.231       5.385 r       u_rib/N70_8[7]_2_muxf6_perm/Z
                                   net (fanout=1)        0.476       5.861         u_rib/_N28022    
 CLMA_138_233/Y0                   td                    0.139       6.000 f       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        2.183       8.183         _N21304          
 CLMA_106_116/Y3                   td                    0.305       8.488 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.361       8.849         u_tinyriscv/u_ex/N427 [7]
 CLMA_106_113/Y0                   td                    0.131       8.980 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.837       9.817         u_tinyriscv/u_ex/_N16356
 CLMA_86_104/Y0                    td                    0.169       9.986 r       u_tinyriscv/u_ex/reg_wdata_34[26]_1/gateop/F
                                   net (fanout=1)        0.665      10.651         u_tinyriscv/u_ex/_N21033
 CLMA_70_112/Y6CD                  td                    0.186      10.837 f       u_tinyriscv/u_ex/reg_wdata_35[26]_muxf6/F
                                   net (fanout=6)        1.301      12.138         u_tinyriscv/_N16527
 CLMA_30_68/Y2                     td                    0.141      12.279 f       u_tinyriscv/u_ex/N37_108/gateop_perm/Z
                                   net (fanout=3)        1.915      14.194         u_tinyriscv/ex_reg_wdata_o [26]
 CLMA_114_112/Y3                   td                    0.221      14.415 r       u_tinyriscv/u_regs/N79[26]/gateop_perm/Z
                                   net (fanout=6)        1.335      15.750         u_tinyriscv/u_regs/N79 [26]
 CLMS_54_125/AD                                                            r       u_tinyriscv/u_regs/regs_1_1_26/gateop/WD

 Data arrival time                                                  15.750         Logic Levels: 12 
                                                                                   Logic: 2.960ns(18.794%), Route: 12.790ns(81.206%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : gpio_0/gpio_data[15]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ibuf/opit_1/OUT
                                   net (fanout=873)      0.405       1.402         nt_rst           
 CLMA_130_101/RS                                                           r       gpio_0/gpio_data[15]/opit_0_inv/RS

 Data arrival time                                                   1.402         Logic Levels: 2  
                                                                                   Logic: 0.852ns(60.770%), Route: 0.550ns(39.230%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : uart_0/uart_ctrl[15]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ibuf/opit_1/OUT
                                   net (fanout=873)      0.405       1.402         nt_rst           
 CLMA_130_104/RS                                                           r       uart_0/uart_ctrl[15]/opit_0_inv/RS

 Data arrival time                                                   1.402         Logic Levels: 2  
                                                                                   Logic: 0.852ns(60.770%), Route: 0.550ns(39.230%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : uart_0/uart_baud[15]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ibuf/opit_1/OUT
                                   net (fanout=873)      0.483       1.480         nt_rst           
 CLMA_130_113/RS                                                           r       uart_0/uart_baud[15]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.480         Logic Levels: 2  
                                                                                   Logic: 0.852ns(57.568%), Route: 0.628ns(42.432%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 19.000 sec
Action report_timing: CPU time elapsed is 17.375 sec
Current time: Sun Oct 31 23:28:37 2021
Action report_timing: Peak memory pool usage is 498,622,464 bytes
Report timing is finished successfully.
