{"vcs1":{"timestamp_begin":1684268893.348520699, "rt":1.45, "ut":0.53, "st":0.21}}
{"vcselab":{"timestamp_begin":1684268894.885833381, "rt":1.34, "ut":0.53, "st":0.19}}
{"link":{"timestamp_begin":1684268896.295259120, "rt":0.49, "ut":0.23, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684268892.669732947}
{"VCS_COMP_START_TIME": 1684268892.669732947}
{"VCS_COMP_END_TIME": 1684268898.344282258}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 331072}}
{"stitch_vcselab": {"peak_mem": 220988}}
