
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)
	S3= ICache[addr]={12,rS,rD,UIMM}                            Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F6)
	S9= ALU.Out=>ALUOut_MEM.In                                  Premise(F7)
	S10= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F8)
	S11= A_MEM.Out=>A_WB.In                                     Premise(F9)
	S12= LIMMEXT.Out=>B_EX.In                                   Premise(F10)
	S13= B_MEM.Out=>B_WB.In                                     Premise(F11)
	S14= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F12)
	S15= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F13)
	S16= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S17= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F15)
	S18= FU.Bub_IF=>CU_IF.Bub                                   Premise(F16)
	S19= FU.Halt_IF=>CU_IF.Halt                                 Premise(F17)
	S20= ICache.Hit=>CU_IF.ICacheHit                            Premise(F18)
	S21= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F19)
	S22= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F20)
	S23= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F21)
	S24= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F22)
	S25= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F23)
	S26= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F24)
	S27= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F25)
	S28= ICache.Hit=>FU.ICacheHit                               Premise(F26)
	S29= IR_EX.Out=>FU.IR_EX                                    Premise(F27)
	S30= IR_MEM.Out=>FU.IR_MEM                                  Premise(F28)
	S31= IR_WB.Out=>FU.IR_WB                                    Premise(F29)
	S32= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F30)
	S33= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F31)
	S34= ALU.Out=>FU.InEX                                       Premise(F32)
	S35= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F33)
	S36= ALUOut_MEM.Out=>FU.InMEM                               Premise(F34)
	S37= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F35)
	S38= ALUOut_WB.Out=>FU.InWB                                 Premise(F36)
	S39= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F37)
	S40= ALUOut_WB.Out=>GPR.WData                               Premise(F38)
	S41= IR_WB.Out20_16=>GPR.WReg                               Premise(F39)
	S42= IMMU.Addr=>IAddrReg.In                                 Premise(F40)
	S43= PC.Out=>ICache.IEA                                     Premise(F41)
	S44= ICache.IEA=addr                                        Path(S5,S43)
	S45= ICache.Hit=ICacheHit(addr)                             ICache-Search(S44)
	S46= ICache.Out={12,rS,rD,UIMM}                             ICache-Search(S44,S3)
	S47= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S45,S20)
	S48= FU.ICacheHit=ICacheHit(addr)                           Path(S45,S28)
	S49= ICache.Out=>ICacheReg.In                               Premise(F42)
	S50= ICacheReg.In={12,rS,rD,UIMM}                           Path(S46,S49)
	S51= PC.Out=>IMMU.IEA                                       Premise(F43)
	S52= IMMU.IEA=addr                                          Path(S5,S51)
	S53= CP0.ASID=>IMMU.PID                                     Premise(F44)
	S54= IMMU.PID=pid                                           Path(S4,S53)
	S55= IMMU.Addr={pid,addr}                                   IMMU-Search(S54,S52)
	S56= IAddrReg.In={pid,addr}                                 Path(S55,S42)
	S57= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S54,S52)
	S58= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S57,S21)
	S59= IR_MEM.Out=>IR_DMMU1.In                                Premise(F45)
	S60= ICache.Out=>IR_ID.In                                   Premise(F46)
	S61= IR_ID.In={12,rS,rD,UIMM}                               Path(S46,S60)
	S62= ICache.Out=>IR_IMMU.In                                 Premise(F47)
	S63= IR_IMMU.In={12,rS,rD,UIMM}                             Path(S46,S62)
	S64= IR_EX.Out=>IR_MEM.In                                   Premise(F48)
	S65= IR_MEM.Out=>IR_WB.In                                   Premise(F49)
	S66= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F50)
	S67= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F51)
	S68= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F52)
	S69= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F53)
	S70= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F54)
	S71= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F55)
	S72= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F56)
	S73= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F57)
	S74= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F58)
	S75= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F59)
	S76= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F60)
	S77= IR_EX.Out31_26=>CU_EX.Op                               Premise(F61)
	S78= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F62)
	S79= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F63)
	S80= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F64)
	S81= IR_ID.Out31_26=>CU_ID.Op                               Premise(F65)
	S82= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F66)
	S83= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F67)
	S84= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F68)
	S85= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F69)
	S86= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F70)
	S87= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F71)
	S88= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F72)
	S89= IR_WB.Out31_26=>CU_WB.Op                               Premise(F73)
	S90= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F74)
	S91= CtrlA_EX=0                                             Premise(F75)
	S92= CtrlB_EX=0                                             Premise(F76)
	S93= CtrlALUOut_MEM=0                                       Premise(F77)
	S94= CtrlALUOut_DMMU1=0                                     Premise(F78)
	S95= CtrlALUOut_DMMU2=0                                     Premise(F79)
	S96= CtrlALUOut_WB=0                                        Premise(F80)
	S97= CtrlA_MEM=0                                            Premise(F81)
	S98= CtrlA_WB=0                                             Premise(F82)
	S99= CtrlB_MEM=0                                            Premise(F83)
	S100= CtrlB_WB=0                                            Premise(F84)
	S101= CtrlICache=0                                          Premise(F85)
	S102= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S3,S101)
	S103= CtrlIMMU=0                                            Premise(F86)
	S104= CtrlIR_DMMU1=0                                        Premise(F87)
	S105= CtrlIR_DMMU2=0                                        Premise(F88)
	S106= CtrlIR_EX=0                                           Premise(F89)
	S107= CtrlIR_ID=1                                           Premise(F90)
	S108= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S61,S107)
	S109= CtrlIR_IMMU=0                                         Premise(F91)
	S110= CtrlIR_MEM=0                                          Premise(F92)
	S111= CtrlIR_WB=0                                           Premise(F93)
	S112= CtrlGPR=0                                             Premise(F94)
	S113= CtrlIAddrReg=0                                        Premise(F95)
	S114= CtrlPC=0                                              Premise(F96)
	S115= CtrlPCInc=1                                           Premise(F97)
	S116= PC[Out]=addr+4                                        PC-Inc(S1,S114,S115)
	S117= PC[CIA]=addr                                          PC-Inc(S1,S114,S115)
	S118= CtrlIMem=0                                            Premise(F98)
	S119= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S118)
	S120= CtrlICacheReg=0                                       Premise(F99)
	S121= CtrlASIDIn=0                                          Premise(F100)
	S122= CtrlCP0=0                                             Premise(F101)
	S123= CP0[ASID]=pid                                         CP0-Hold(S0,S122)
	S124= CtrlEPCIn=0                                           Premise(F102)
	S125= CtrlExCodeIn=0                                        Premise(F103)
	S126= CtrlIRMux=0                                           Premise(F104)
	S127= GPR[rS]=a                                             Premise(F105)

ID	S128= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S108)
	S129= IR_ID.Out31_26=12                                     IR-Out(S108)
	S130= IR_ID.Out25_21=rS                                     IR-Out(S108)
	S131= IR_ID.Out20_16=rD                                     IR-Out(S108)
	S132= IR_ID.Out15_0=UIMM                                    IR-Out(S108)
	S133= PC.Out=addr+4                                         PC-Out(S116)
	S134= PC.CIA=addr                                           PC-Out(S117)
	S135= PC.CIA31_28=addr[31:28]                               PC-Out(S117)
	S136= CP0.ASID=pid                                          CP0-Read-ASID(S123)
	S137= A_EX.Out=>ALU.A                                       Premise(F207)
	S138= B_EX.Out=>ALU.B                                       Premise(F208)
	S139= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F209)
	S140= ALU.Out=>ALUOut_MEM.In                                Premise(F210)
	S141= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F211)
	S142= A_MEM.Out=>A_WB.In                                    Premise(F212)
	S143= LIMMEXT.Out=>B_EX.In                                  Premise(F213)
	S144= B_MEM.Out=>B_WB.In                                    Premise(F214)
	S145= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F215)
	S146= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F216)
	S147= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F217)
	S148= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F218)
	S149= FU.Bub_IF=>CU_IF.Bub                                  Premise(F219)
	S150= FU.Halt_IF=>CU_IF.Halt                                Premise(F220)
	S151= ICache.Hit=>CU_IF.ICacheHit                           Premise(F221)
	S152= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F222)
	S153= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F223)
	S154= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F224)
	S155= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F225)
	S156= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F226)
	S157= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F227)
	S158= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F228)
	S159= ICache.Hit=>FU.ICacheHit                              Premise(F229)
	S160= IR_EX.Out=>FU.IR_EX                                   Premise(F230)
	S161= IR_MEM.Out=>FU.IR_MEM                                 Premise(F231)
	S162= IR_WB.Out=>FU.IR_WB                                   Premise(F232)
	S163= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F233)
	S164= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F234)
	S165= ALU.Out=>FU.InEX                                      Premise(F235)
	S166= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F236)
	S167= FU.InID2_RReg=5'b00000                                Premise(F237)
	S168= ALUOut_MEM.Out=>FU.InMEM                              Premise(F238)
	S169= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F239)
	S170= ALUOut_WB.Out=>FU.InWB                                Premise(F240)
	S171= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F241)
	S172= ALUOut_WB.Out=>GPR.WData                              Premise(F242)
	S173= IR_WB.Out20_16=>GPR.WReg                              Premise(F243)
	S174= IMMU.Addr=>IAddrReg.In                                Premise(F244)
	S175= PC.Out=>ICache.IEA                                    Premise(F245)
	S176= ICache.IEA=addr+4                                     Path(S133,S175)
	S177= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S176)
	S178= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S177,S151)
	S179= FU.ICacheHit=ICacheHit(addr+4)                        Path(S177,S159)
	S180= ICache.Out=>ICacheReg.In                              Premise(F246)
	S181= PC.Out=>IMMU.IEA                                      Premise(F247)
	S182= IMMU.IEA=addr+4                                       Path(S133,S181)
	S183= CP0.ASID=>IMMU.PID                                    Premise(F248)
	S184= IMMU.PID=pid                                          Path(S136,S183)
	S185= IMMU.Addr={pid,addr+4}                                IMMU-Search(S184,S182)
	S186= IAddrReg.In={pid,addr+4}                              Path(S185,S174)
	S187= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S184,S182)
	S188= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S187,S152)
	S189= IR_MEM.Out=>IR_DMMU1.In                               Premise(F249)
	S190= ICache.Out=>IR_ID.In                                  Premise(F250)
	S191= ICache.Out=>IR_IMMU.In                                Premise(F251)
	S192= IR_EX.Out=>IR_MEM.In                                  Premise(F252)
	S193= IR_MEM.Out=>IR_WB.In                                  Premise(F253)
	S194= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F254)
	S195= LIMMEXT.In=UIMM                                       Path(S132,S194)
	S196= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S195)
	S197= B_EX.In={16{0},UIMM}                                  Path(S196,S143)
	S198= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F255)
	S199= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F256)
	S200= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F257)
	S201= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F258)
	S202= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F259)
	S203= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F260)
	S204= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F261)
	S205= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F262)
	S206= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F263)
	S207= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F264)
	S208= IR_EX.Out31_26=>CU_EX.Op                              Premise(F265)
	S209= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F266)
	S210= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F267)
	S211= CU_ID.IRFunc1=rD                                      Path(S131,S210)
	S212= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F268)
	S213= CU_ID.IRFunc2=rS                                      Path(S130,S212)
	S214= IR_ID.Out31_26=>CU_ID.Op                              Premise(F269)
	S215= CU_ID.Op=12                                           Path(S129,S214)
	S216= CU_ID.Func=alu_add                                    CU_ID(S215)
	S217= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F270)
	S218= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F271)
	S219= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F272)
	S220= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F273)
	S221= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F274)
	S222= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F275)
	S223= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F276)
	S224= IR_WB.Out31_26=>CU_WB.Op                              Premise(F277)
	S225= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F278)
	S226= CtrlA_EX=1                                            Premise(F279)
	S227= CtrlB_EX=1                                            Premise(F280)
	S228= [B_EX]={16{0},UIMM}                                   B_EX-Write(S197,S227)
	S229= CtrlALUOut_MEM=0                                      Premise(F281)
	S230= CtrlALUOut_DMMU1=0                                    Premise(F282)
	S231= CtrlALUOut_DMMU2=0                                    Premise(F283)
	S232= CtrlALUOut_WB=0                                       Premise(F284)
	S233= CtrlA_MEM=0                                           Premise(F285)
	S234= CtrlA_WB=0                                            Premise(F286)
	S235= CtrlB_MEM=0                                           Premise(F287)
	S236= CtrlB_WB=0                                            Premise(F288)
	S237= CtrlICache=0                                          Premise(F289)
	S238= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S102,S237)
	S239= CtrlIMMU=0                                            Premise(F290)
	S240= CtrlIR_DMMU1=0                                        Premise(F291)
	S241= CtrlIR_DMMU2=0                                        Premise(F292)
	S242= CtrlIR_EX=1                                           Premise(F293)
	S243= CtrlIR_ID=0                                           Premise(F294)
	S244= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S108,S243)
	S245= CtrlIR_IMMU=0                                         Premise(F295)
	S246= CtrlIR_MEM=0                                          Premise(F296)
	S247= CtrlIR_WB=0                                           Premise(F297)
	S248= CtrlGPR=0                                             Premise(F298)
	S249= GPR[rS]=a                                             GPR-Hold(S127,S248)
	S250= CtrlIAddrReg=0                                        Premise(F299)
	S251= CtrlPC=0                                              Premise(F300)
	S252= CtrlPCInc=0                                           Premise(F301)
	S253= PC[CIA]=addr                                          PC-Hold(S117,S252)
	S254= PC[Out]=addr+4                                        PC-Hold(S116,S251,S252)
	S255= CtrlIMem=0                                            Premise(F302)
	S256= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S119,S255)
	S257= CtrlICacheReg=0                                       Premise(F303)
	S258= CtrlASIDIn=0                                          Premise(F304)
	S259= CtrlCP0=0                                             Premise(F305)
	S260= CP0[ASID]=pid                                         CP0-Hold(S123,S259)
	S261= CtrlEPCIn=0                                           Premise(F306)
	S262= CtrlExCodeIn=0                                        Premise(F307)
	S263= CtrlIRMux=0                                           Premise(F308)

EX	S264= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S228)
	S265= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S228)
	S266= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S228)
	S267= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S244)
	S268= IR_ID.Out31_26=12                                     IR-Out(S244)
	S269= IR_ID.Out25_21=rS                                     IR-Out(S244)
	S270= IR_ID.Out20_16=rD                                     IR-Out(S244)
	S271= IR_ID.Out15_0=UIMM                                    IR-Out(S244)
	S272= PC.CIA=addr                                           PC-Out(S253)
	S273= PC.CIA31_28=addr[31:28]                               PC-Out(S253)
	S274= PC.Out=addr+4                                         PC-Out(S254)
	S275= CP0.ASID=pid                                          CP0-Read-ASID(S260)
	S276= A_EX.Out=>ALU.A                                       Premise(F309)
	S277= B_EX.Out=>ALU.B                                       Premise(F310)
	S278= ALU.B={16{0},UIMM}                                    Path(S264,S277)
	S279= ALU.Func=6'b000000                                    Premise(F311)
	S280= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F312)
	S281= ALU.Out=>ALUOut_MEM.In                                Premise(F313)
	S282= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F314)
	S283= A_MEM.Out=>A_WB.In                                    Premise(F315)
	S284= LIMMEXT.Out=>B_EX.In                                  Premise(F316)
	S285= B_MEM.Out=>B_WB.In                                    Premise(F317)
	S286= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F318)
	S287= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F319)
	S288= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F320)
	S289= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F321)
	S290= FU.Bub_IF=>CU_IF.Bub                                  Premise(F322)
	S291= FU.Halt_IF=>CU_IF.Halt                                Premise(F323)
	S292= ICache.Hit=>CU_IF.ICacheHit                           Premise(F324)
	S293= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F325)
	S294= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F326)
	S295= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F327)
	S296= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F328)
	S297= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F329)
	S298= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F330)
	S299= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F331)
	S300= ICache.Hit=>FU.ICacheHit                              Premise(F332)
	S301= IR_EX.Out=>FU.IR_EX                                   Premise(F333)
	S302= IR_MEM.Out=>FU.IR_MEM                                 Premise(F334)
	S303= IR_WB.Out=>FU.IR_WB                                   Premise(F335)
	S304= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F336)
	S305= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F337)
	S306= ALU.Out=>FU.InEX                                      Premise(F338)
	S307= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F339)
	S308= ALUOut_MEM.Out=>FU.InMEM                              Premise(F340)
	S309= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F341)
	S310= ALUOut_WB.Out=>FU.InWB                                Premise(F342)
	S311= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F343)
	S312= ALUOut_WB.Out=>GPR.WData                              Premise(F344)
	S313= IR_WB.Out20_16=>GPR.WReg                              Premise(F345)
	S314= IMMU.Addr=>IAddrReg.In                                Premise(F346)
	S315= PC.Out=>ICache.IEA                                    Premise(F347)
	S316= ICache.IEA=addr+4                                     Path(S274,S315)
	S317= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S316)
	S318= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S317,S292)
	S319= FU.ICacheHit=ICacheHit(addr+4)                        Path(S317,S300)
	S320= ICache.Out=>ICacheReg.In                              Premise(F348)
	S321= PC.Out=>IMMU.IEA                                      Premise(F349)
	S322= IMMU.IEA=addr+4                                       Path(S274,S321)
	S323= CP0.ASID=>IMMU.PID                                    Premise(F350)
	S324= IMMU.PID=pid                                          Path(S275,S323)
	S325= IMMU.Addr={pid,addr+4}                                IMMU-Search(S324,S322)
	S326= IAddrReg.In={pid,addr+4}                              Path(S325,S314)
	S327= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S324,S322)
	S328= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S327,S293)
	S329= IR_MEM.Out=>IR_DMMU1.In                               Premise(F351)
	S330= ICache.Out=>IR_ID.In                                  Premise(F352)
	S331= ICache.Out=>IR_IMMU.In                                Premise(F353)
	S332= IR_EX.Out=>IR_MEM.In                                  Premise(F354)
	S333= IR_MEM.Out=>IR_WB.In                                  Premise(F355)
	S334= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F356)
	S335= LIMMEXT.In=UIMM                                       Path(S271,S334)
	S336= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S335)
	S337= B_EX.In={16{0},UIMM}                                  Path(S336,S284)
	S338= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F357)
	S339= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F358)
	S340= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F359)
	S341= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F360)
	S342= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F361)
	S343= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F362)
	S344= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F363)
	S345= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F364)
	S346= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F365)
	S347= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F366)
	S348= IR_EX.Out31_26=>CU_EX.Op                              Premise(F367)
	S349= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F368)
	S350= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F369)
	S351= CU_ID.IRFunc1=rD                                      Path(S270,S350)
	S352= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F370)
	S353= CU_ID.IRFunc2=rS                                      Path(S269,S352)
	S354= IR_ID.Out31_26=>CU_ID.Op                              Premise(F371)
	S355= CU_ID.Op=12                                           Path(S268,S354)
	S356= CU_ID.Func=alu_add                                    CU_ID(S355)
	S357= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F372)
	S358= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F373)
	S359= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F374)
	S360= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F375)
	S361= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F376)
	S362= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F377)
	S363= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F378)
	S364= IR_WB.Out31_26=>CU_WB.Op                              Premise(F379)
	S365= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F380)
	S366= CtrlA_EX=0                                            Premise(F381)
	S367= CtrlB_EX=0                                            Premise(F382)
	S368= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S228,S367)
	S369= CtrlALUOut_MEM=1                                      Premise(F383)
	S370= CtrlALUOut_DMMU1=0                                    Premise(F384)
	S371= CtrlALUOut_DMMU2=0                                    Premise(F385)
	S372= CtrlALUOut_WB=0                                       Premise(F386)
	S373= CtrlA_MEM=0                                           Premise(F387)
	S374= CtrlA_WB=0                                            Premise(F388)
	S375= CtrlB_MEM=0                                           Premise(F389)
	S376= CtrlB_WB=0                                            Premise(F390)
	S377= CtrlICache=0                                          Premise(F391)
	S378= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S238,S377)
	S379= CtrlIMMU=0                                            Premise(F392)
	S380= CtrlIR_DMMU1=0                                        Premise(F393)
	S381= CtrlIR_DMMU2=0                                        Premise(F394)
	S382= CtrlIR_EX=0                                           Premise(F395)
	S383= CtrlIR_ID=0                                           Premise(F396)
	S384= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S244,S383)
	S385= CtrlIR_IMMU=0                                         Premise(F397)
	S386= CtrlIR_MEM=1                                          Premise(F398)
	S387= CtrlIR_WB=0                                           Premise(F399)
	S388= CtrlGPR=0                                             Premise(F400)
	S389= GPR[rS]=a                                             GPR-Hold(S249,S388)
	S390= CtrlIAddrReg=0                                        Premise(F401)
	S391= CtrlPC=0                                              Premise(F402)
	S392= CtrlPCInc=0                                           Premise(F403)
	S393= PC[CIA]=addr                                          PC-Hold(S253,S392)
	S394= PC[Out]=addr+4                                        PC-Hold(S254,S391,S392)
	S395= CtrlIMem=0                                            Premise(F404)
	S396= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S256,S395)
	S397= CtrlICacheReg=0                                       Premise(F405)
	S398= CtrlASIDIn=0                                          Premise(F406)
	S399= CtrlCP0=0                                             Premise(F407)
	S400= CP0[ASID]=pid                                         CP0-Hold(S260,S399)
	S401= CtrlEPCIn=0                                           Premise(F408)
	S402= CtrlExCodeIn=0                                        Premise(F409)
	S403= CtrlIRMux=0                                           Premise(F410)

MEM	S404= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S368)
	S405= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S368)
	S406= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S368)
	S407= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S384)
	S408= IR_ID.Out31_26=12                                     IR-Out(S384)
	S409= IR_ID.Out25_21=rS                                     IR-Out(S384)
	S410= IR_ID.Out20_16=rD                                     IR-Out(S384)
	S411= IR_ID.Out15_0=UIMM                                    IR-Out(S384)
	S412= PC.CIA=addr                                           PC-Out(S393)
	S413= PC.CIA31_28=addr[31:28]                               PC-Out(S393)
	S414= PC.Out=addr+4                                         PC-Out(S394)
	S415= CP0.ASID=pid                                          CP0-Read-ASID(S400)
	S416= A_EX.Out=>ALU.A                                       Premise(F411)
	S417= B_EX.Out=>ALU.B                                       Premise(F412)
	S418= ALU.B={16{0},UIMM}                                    Path(S404,S417)
	S419= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F413)
	S420= ALU.Out=>ALUOut_MEM.In                                Premise(F414)
	S421= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F415)
	S422= A_MEM.Out=>A_WB.In                                    Premise(F416)
	S423= LIMMEXT.Out=>B_EX.In                                  Premise(F417)
	S424= B_MEM.Out=>B_WB.In                                    Premise(F418)
	S425= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F419)
	S426= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F420)
	S427= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F421)
	S428= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F422)
	S429= FU.Bub_IF=>CU_IF.Bub                                  Premise(F423)
	S430= FU.Halt_IF=>CU_IF.Halt                                Premise(F424)
	S431= ICache.Hit=>CU_IF.ICacheHit                           Premise(F425)
	S432= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F426)
	S433= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F427)
	S434= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F428)
	S435= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F429)
	S436= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F430)
	S437= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F431)
	S438= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F432)
	S439= ICache.Hit=>FU.ICacheHit                              Premise(F433)
	S440= IR_EX.Out=>FU.IR_EX                                   Premise(F434)
	S441= IR_MEM.Out=>FU.IR_MEM                                 Premise(F435)
	S442= IR_WB.Out=>FU.IR_WB                                   Premise(F436)
	S443= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F437)
	S444= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F438)
	S445= ALU.Out=>FU.InEX                                      Premise(F439)
	S446= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F440)
	S447= ALUOut_MEM.Out=>FU.InMEM                              Premise(F441)
	S448= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F442)
	S449= ALUOut_WB.Out=>FU.InWB                                Premise(F443)
	S450= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F444)
	S451= ALUOut_WB.Out=>GPR.WData                              Premise(F445)
	S452= IR_WB.Out20_16=>GPR.WReg                              Premise(F446)
	S453= IMMU.Addr=>IAddrReg.In                                Premise(F447)
	S454= PC.Out=>ICache.IEA                                    Premise(F448)
	S455= ICache.IEA=addr+4                                     Path(S414,S454)
	S456= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S455)
	S457= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S456,S431)
	S458= FU.ICacheHit=ICacheHit(addr+4)                        Path(S456,S439)
	S459= ICache.Out=>ICacheReg.In                              Premise(F449)
	S460= PC.Out=>IMMU.IEA                                      Premise(F450)
	S461= IMMU.IEA=addr+4                                       Path(S414,S460)
	S462= CP0.ASID=>IMMU.PID                                    Premise(F451)
	S463= IMMU.PID=pid                                          Path(S415,S462)
	S464= IMMU.Addr={pid,addr+4}                                IMMU-Search(S463,S461)
	S465= IAddrReg.In={pid,addr+4}                              Path(S464,S453)
	S466= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S463,S461)
	S467= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S466,S432)
	S468= IR_MEM.Out=>IR_DMMU1.In                               Premise(F452)
	S469= ICache.Out=>IR_ID.In                                  Premise(F453)
	S470= ICache.Out=>IR_IMMU.In                                Premise(F454)
	S471= IR_EX.Out=>IR_MEM.In                                  Premise(F455)
	S472= IR_MEM.Out=>IR_WB.In                                  Premise(F456)
	S473= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F457)
	S474= LIMMEXT.In=UIMM                                       Path(S411,S473)
	S475= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S474)
	S476= B_EX.In={16{0},UIMM}                                  Path(S475,S423)
	S477= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F458)
	S478= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F459)
	S479= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F460)
	S480= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F461)
	S481= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F462)
	S482= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F463)
	S483= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F464)
	S484= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F465)
	S485= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F466)
	S486= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F467)
	S487= IR_EX.Out31_26=>CU_EX.Op                              Premise(F468)
	S488= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F469)
	S489= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F470)
	S490= CU_ID.IRFunc1=rD                                      Path(S410,S489)
	S491= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F471)
	S492= CU_ID.IRFunc2=rS                                      Path(S409,S491)
	S493= IR_ID.Out31_26=>CU_ID.Op                              Premise(F472)
	S494= CU_ID.Op=12                                           Path(S408,S493)
	S495= CU_ID.Func=alu_add                                    CU_ID(S494)
	S496= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F473)
	S497= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F474)
	S498= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F475)
	S499= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F476)
	S500= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F477)
	S501= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F478)
	S502= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F479)
	S503= IR_WB.Out31_26=>CU_WB.Op                              Premise(F480)
	S504= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F481)
	S505= CtrlA_EX=0                                            Premise(F482)
	S506= CtrlB_EX=0                                            Premise(F483)
	S507= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S368,S506)
	S508= CtrlALUOut_MEM=0                                      Premise(F484)
	S509= CtrlALUOut_DMMU1=1                                    Premise(F485)
	S510= CtrlALUOut_DMMU2=0                                    Premise(F486)
	S511= CtrlALUOut_WB=1                                       Premise(F487)
	S512= CtrlA_MEM=0                                           Premise(F488)
	S513= CtrlA_WB=1                                            Premise(F489)
	S514= CtrlB_MEM=0                                           Premise(F490)
	S515= CtrlB_WB=1                                            Premise(F491)
	S516= CtrlICache=0                                          Premise(F492)
	S517= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S378,S516)
	S518= CtrlIMMU=0                                            Premise(F493)
	S519= CtrlIR_DMMU1=1                                        Premise(F494)
	S520= CtrlIR_DMMU2=0                                        Premise(F495)
	S521= CtrlIR_EX=0                                           Premise(F496)
	S522= CtrlIR_ID=0                                           Premise(F497)
	S523= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S384,S522)
	S524= CtrlIR_IMMU=0                                         Premise(F498)
	S525= CtrlIR_MEM=0                                          Premise(F499)
	S526= CtrlIR_WB=1                                           Premise(F500)
	S527= CtrlGPR=0                                             Premise(F501)
	S528= GPR[rS]=a                                             GPR-Hold(S389,S527)
	S529= CtrlIAddrReg=0                                        Premise(F502)
	S530= CtrlPC=0                                              Premise(F503)
	S531= CtrlPCInc=0                                           Premise(F504)
	S532= PC[CIA]=addr                                          PC-Hold(S393,S531)
	S533= PC[Out]=addr+4                                        PC-Hold(S394,S530,S531)
	S534= CtrlIMem=0                                            Premise(F505)
	S535= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S396,S534)
	S536= CtrlICacheReg=0                                       Premise(F506)
	S537= CtrlASIDIn=0                                          Premise(F507)
	S538= CtrlCP0=0                                             Premise(F508)
	S539= CP0[ASID]=pid                                         CP0-Hold(S400,S538)
	S540= CtrlEPCIn=0                                           Premise(F509)
	S541= CtrlExCodeIn=0                                        Premise(F510)
	S542= CtrlIRMux=0                                           Premise(F511)

WB	S543= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S507)
	S544= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S507)
	S545= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S507)
	S546= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S523)
	S547= IR_ID.Out31_26=12                                     IR-Out(S523)
	S548= IR_ID.Out25_21=rS                                     IR-Out(S523)
	S549= IR_ID.Out20_16=rD                                     IR-Out(S523)
	S550= IR_ID.Out15_0=UIMM                                    IR-Out(S523)
	S551= PC.CIA=addr                                           PC-Out(S532)
	S552= PC.CIA31_28=addr[31:28]                               PC-Out(S532)
	S553= PC.Out=addr+4                                         PC-Out(S533)
	S554= CP0.ASID=pid                                          CP0-Read-ASID(S539)
	S555= A_EX.Out=>ALU.A                                       Premise(F714)
	S556= B_EX.Out=>ALU.B                                       Premise(F715)
	S557= ALU.B={16{0},UIMM}                                    Path(S543,S556)
	S558= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F716)
	S559= ALU.Out=>ALUOut_MEM.In                                Premise(F717)
	S560= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F718)
	S561= A_MEM.Out=>A_WB.In                                    Premise(F719)
	S562= LIMMEXT.Out=>B_EX.In                                  Premise(F720)
	S563= B_MEM.Out=>B_WB.In                                    Premise(F721)
	S564= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F722)
	S565= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F723)
	S566= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F724)
	S567= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F725)
	S568= FU.Bub_IF=>CU_IF.Bub                                  Premise(F726)
	S569= FU.Halt_IF=>CU_IF.Halt                                Premise(F727)
	S570= ICache.Hit=>CU_IF.ICacheHit                           Premise(F728)
	S571= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F729)
	S572= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F730)
	S573= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F731)
	S574= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F732)
	S575= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F733)
	S576= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F734)
	S577= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F735)
	S578= ICache.Hit=>FU.ICacheHit                              Premise(F736)
	S579= IR_EX.Out=>FU.IR_EX                                   Premise(F737)
	S580= IR_MEM.Out=>FU.IR_MEM                                 Premise(F738)
	S581= IR_WB.Out=>FU.IR_WB                                   Premise(F739)
	S582= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F740)
	S583= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F741)
	S584= ALU.Out=>FU.InEX                                      Premise(F742)
	S585= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F743)
	S586= ALUOut_MEM.Out=>FU.InMEM                              Premise(F744)
	S587= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F745)
	S588= ALUOut_WB.Out=>FU.InWB                                Premise(F746)
	S589= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F747)
	S590= ALUOut_WB.Out=>GPR.WData                              Premise(F748)
	S591= IR_WB.Out20_16=>GPR.WReg                              Premise(F749)
	S592= IMMU.Addr=>IAddrReg.In                                Premise(F750)
	S593= PC.Out=>ICache.IEA                                    Premise(F751)
	S594= ICache.IEA=addr+4                                     Path(S553,S593)
	S595= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S594)
	S596= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S595,S570)
	S597= FU.ICacheHit=ICacheHit(addr+4)                        Path(S595,S578)
	S598= ICache.Out=>ICacheReg.In                              Premise(F752)
	S599= PC.Out=>IMMU.IEA                                      Premise(F753)
	S600= IMMU.IEA=addr+4                                       Path(S553,S599)
	S601= CP0.ASID=>IMMU.PID                                    Premise(F754)
	S602= IMMU.PID=pid                                          Path(S554,S601)
	S603= IMMU.Addr={pid,addr+4}                                IMMU-Search(S602,S600)
	S604= IAddrReg.In={pid,addr+4}                              Path(S603,S592)
	S605= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S602,S600)
	S606= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S605,S571)
	S607= IR_MEM.Out=>IR_DMMU1.In                               Premise(F755)
	S608= ICache.Out=>IR_ID.In                                  Premise(F756)
	S609= ICache.Out=>IR_IMMU.In                                Premise(F757)
	S610= IR_EX.Out=>IR_MEM.In                                  Premise(F758)
	S611= IR_MEM.Out=>IR_WB.In                                  Premise(F759)
	S612= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F760)
	S613= LIMMEXT.In=UIMM                                       Path(S550,S612)
	S614= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S613)
	S615= B_EX.In={16{0},UIMM}                                  Path(S614,S562)
	S616= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F761)
	S617= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F762)
	S618= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F763)
	S619= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F764)
	S620= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F765)
	S621= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F766)
	S622= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F767)
	S623= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F768)
	S624= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F769)
	S625= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F770)
	S626= IR_EX.Out31_26=>CU_EX.Op                              Premise(F771)
	S627= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F772)
	S628= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F773)
	S629= CU_ID.IRFunc1=rD                                      Path(S549,S628)
	S630= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F774)
	S631= CU_ID.IRFunc2=rS                                      Path(S548,S630)
	S632= IR_ID.Out31_26=>CU_ID.Op                              Premise(F775)
	S633= CU_ID.Op=12                                           Path(S547,S632)
	S634= CU_ID.Func=alu_add                                    CU_ID(S633)
	S635= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F776)
	S636= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F777)
	S637= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F778)
	S638= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F779)
	S639= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F780)
	S640= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F781)
	S641= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F782)
	S642= IR_WB.Out31_26=>CU_WB.Op                              Premise(F783)
	S643= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F784)
	S644= CtrlA_EX=0                                            Premise(F785)
	S645= CtrlB_EX=0                                            Premise(F786)
	S646= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S507,S645)
	S647= CtrlALUOut_MEM=0                                      Premise(F787)
	S648= CtrlALUOut_DMMU1=0                                    Premise(F788)
	S649= CtrlALUOut_DMMU2=0                                    Premise(F789)
	S650= CtrlALUOut_WB=0                                       Premise(F790)
	S651= CtrlA_MEM=0                                           Premise(F791)
	S652= CtrlA_WB=0                                            Premise(F792)
	S653= CtrlB_MEM=0                                           Premise(F793)
	S654= CtrlB_WB=0                                            Premise(F794)
	S655= CtrlICache=0                                          Premise(F795)
	S656= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S517,S655)
	S657= CtrlIMMU=0                                            Premise(F796)
	S658= CtrlIR_DMMU1=0                                        Premise(F797)
	S659= CtrlIR_DMMU2=0                                        Premise(F798)
	S660= CtrlIR_EX=0                                           Premise(F799)
	S661= CtrlIR_ID=0                                           Premise(F800)
	S662= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S523,S661)
	S663= CtrlIR_IMMU=0                                         Premise(F801)
	S664= CtrlIR_MEM=0                                          Premise(F802)
	S665= CtrlIR_WB=0                                           Premise(F803)
	S666= CtrlGPR=1                                             Premise(F804)
	S667= CtrlIAddrReg=0                                        Premise(F805)
	S668= CtrlPC=0                                              Premise(F806)
	S669= CtrlPCInc=0                                           Premise(F807)
	S670= PC[CIA]=addr                                          PC-Hold(S532,S669)
	S671= PC[Out]=addr+4                                        PC-Hold(S533,S668,S669)
	S672= CtrlIMem=0                                            Premise(F808)
	S673= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S535,S672)
	S674= CtrlICacheReg=0                                       Premise(F809)
	S675= CtrlASIDIn=0                                          Premise(F810)
	S676= CtrlCP0=0                                             Premise(F811)
	S677= CP0[ASID]=pid                                         CP0-Hold(S539,S676)
	S678= CtrlEPCIn=0                                           Premise(F812)
	S679= CtrlExCodeIn=0                                        Premise(F813)
	S680= CtrlIRMux=0                                           Premise(F814)

POST	S646= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S507,S645)
	S656= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S517,S655)
	S662= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S523,S661)
	S670= PC[CIA]=addr                                          PC-Hold(S532,S669)
	S671= PC[Out]=addr+4                                        PC-Hold(S533,S668,S669)
	S673= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S535,S672)
	S677= CP0[ASID]=pid                                         CP0-Hold(S539,S676)

