-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition"

-- DATE "01/02/2020 14:26:05"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for QuestaSim (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Theremin_top IS
    PORT (
	clk : IN std_logic;
	square_freq : IN std_logic;
	key : IN std_logic_vector(3 DOWNTO 0);
	I2C_SDAT : BUFFER std_logic;
	I2C_SCLK : BUFFER std_logic;
	AUD_BCLK : IN std_logic;
	AUD_DACDAT : BUFFER std_logic;
	AUD_DACLRCK : IN std_logic;
	AUD_XCK : BUFFER std_logic
	);
END Theremin_top;

-- Design Ports Information
-- key[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- I2C_SCLK	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AUD_DACDAT	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AUD_XCK	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- I2C_SDAT	=>  Location: PIN_K12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- clk	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- key[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- AUD_DACLRCK	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- AUD_BCLK	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- square_freq	=>  Location: PIN_AK16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- key[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- key[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF Theremin_top IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_square_freq : std_logic;
SIGNAL ww_key : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_I2C_SDAT : std_logic;
SIGNAL ww_I2C_SCLK : std_logic;
SIGNAL ww_AUD_BCLK : std_logic;
SIGNAL ww_AUD_DACDAT : std_logic;
SIGNAL ww_AUD_DACLRCK : std_logic;
SIGNAL ww_AUD_XCK : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~8_ACLR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cordic_pipelined_1|Mult0~8_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cordic_pipelined_1|Mult0~8_ENA_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cordic_pipelined_1|Mult0~8_AX_bus\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \cordic_pipelined_1|Mult0~8_AY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \cordic_pipelined_1|Mult0~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \cordic_Control_1|Mult0~8_AX_bus\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \cordic_Control_1|Mult0~8_AY_bus\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \cordic_Control_1|Mult0~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cordic_pipelined_1|Mult0~8_resulta\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~9\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~11\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~12\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~13\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~15\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~16\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~17\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~19\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~20\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~21\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~23\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~24\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~25\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~27\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~28\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~29\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~31\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~32\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~33\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~35\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~36\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~37\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~39\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~40\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~41\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~43\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~44\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~45\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~47\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~48\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~49\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~51\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~52\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~53\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Mult0~55\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~8_resulta\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~9\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~10\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~11\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~12\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~13\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~14\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~15\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~16\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~17\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~18\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~19\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~20\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~21\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~22\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~23\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~24\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~25\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~26\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~27\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~28\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~29\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~30\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~31\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~32\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~33\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~34\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~35\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~36\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~37\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~38\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~39\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~40\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~41\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~42\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~43\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~44\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~45\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~46\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~47\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~48\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~49\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~50\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~51\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~52\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~53\ : std_logic;
SIGNAL \cordic_Control_1|Mult0~54\ : std_logic;
SIGNAL \key[1]~input_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \clk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \rsync_2|rst_reg[0]~feeder_combout\ : std_logic;
SIGNAL \key[0]~input_o\ : std_logic;
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5\ : std_logic;
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~25_sumout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~26\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~21_sumout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~22\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~13_sumout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~14\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~9_sumout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~10\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~41_sumout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~42\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~37_sumout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~38\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~33_sumout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~34\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~29_sumout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~1_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[11]~DUPLICATE_q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~30\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~17_sumout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~18\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~5_sumout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~6\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~1_sumout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~0_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~2_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address~0_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~0_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~DUPLICATE_q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector1~0_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|Add0~4_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|Add0~2_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|Add0~0_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|Add0~1_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out~0_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~0_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~1_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[14]~11_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[12]~9_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~10_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[5]~4_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[4]~3_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[3]~2_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[2]~1_combout\ : std_logic;
SIGNAL \I2C_SDAT~input_o\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|new_data~0_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|new_data~q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~27_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[1]~0_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~26_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~25_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~24_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~23_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~22_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[6]~5_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~21_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[7]~6_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~20_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[8]~7_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~19_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~18_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~2_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~17_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[11]~8_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~16_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~15_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[13]~10_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~14_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~13_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~3_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~12_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~11_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~9_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~8_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~7_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~6_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~5_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~4_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~3_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~2_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~4_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~1_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~0_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector1~1_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT~q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter~0_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter~1_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter~2_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Add0~0_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter~3_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter~4_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always1~0_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector4~0_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT~q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|always1~0_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|transfer_data~q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|transfer_complete~0_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|transfer_complete~q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~1_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|Add0~3_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|transfer_complete~DUPLICATE_q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|always3~0_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~0_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT~DUPLICATE_q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol~11_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE~q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol~12_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[0]~27_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~26_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~25_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~24_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~23_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~22_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~21_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~20_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~19_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~18_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~17_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~16_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~15_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~14_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~13_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~12_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~11_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~10_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~9_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~8_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~7_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~6_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~5_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~4_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~3_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~2_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~1_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector2~0_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT~q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector3~0_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER~q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|serial_data~1_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|serial_data~2_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|new_clk~q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|serial_clk~0_combout\ : std_logic;
SIGNAL \AUD_DACLRCK~input_o\ : std_logic;
SIGNAL \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~feeder_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|done_dac_channel_sync~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|done_dac_channel_sync~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]~DUPLICATE_q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~30\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~22\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~14\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~18\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~26\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~6\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~1_sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~13_sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~2\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~9_sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~5_sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~21_sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~17_sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|WideOr0~0_combout\ : std_logic;
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\ : std_logic;
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \cic_1|Add2~37_sumout\ : std_logic;
SIGNAL \rsync_1|rst_reg[0]~feeder_combout\ : std_logic;
SIGNAL \cic_1|Add2~38\ : std_logic;
SIGNAL \cic_1|Add2~33_sumout\ : std_logic;
SIGNAL \cic_1|Add2~34\ : std_logic;
SIGNAL \cic_1|Add2~29_sumout\ : std_logic;
SIGNAL \cic_1|Add2~30\ : std_logic;
SIGNAL \cic_1|Add2~9_sumout\ : std_logic;
SIGNAL \cic_1|Add2~10\ : std_logic;
SIGNAL \cic_1|Add2~5_sumout\ : std_logic;
SIGNAL \cic_1|Add2~6\ : std_logic;
SIGNAL \cic_1|Add2~25_sumout\ : std_logic;
SIGNAL \cic_1|Add2~26\ : std_logic;
SIGNAL \cic_1|Add2~1_sumout\ : std_logic;
SIGNAL \cic_1|Add2~2\ : std_logic;
SIGNAL \cic_1|Add2~13_sumout\ : std_logic;
SIGNAL \cic_1|Add2~14\ : std_logic;
SIGNAL \cic_1|Add2~21_sumout\ : std_logic;
SIGNAL \cic_1|Add2~22\ : std_logic;
SIGNAL \cic_1|Add2~17_sumout\ : std_logic;
SIGNAL \cic_1|LessThan0~0_combout\ : std_logic;
SIGNAL \cic_1|LessThan0~1_combout\ : std_logic;
SIGNAL \cic_1|en_comb~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~29_sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~25_sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|WideOr0~1_combout\ : std_logic;
SIGNAL \cic_1|valid_L_int~0_combout\ : std_logic;
SIGNAL \cic_1|valid_L_int~q\ : std_logic;
SIGNAL \cic_1|valid_L~feeder_combout\ : std_logic;
SIGNAL \cic_1|valid_L~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]~DUPLICATE_q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~2\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~5_sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~6\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~26\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~21_sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~1_sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~22\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~17_sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~18\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~30\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~14\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~9_sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~13_sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|WideOr1~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~25_sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~29_sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|WideOr1~1_combout\ : std_logic;
SIGNAL \cic_1|valid_R_int~0_combout\ : std_logic;
SIGNAL \cic_1|valid_R_int~q\ : std_logic;
SIGNAL \cic_1|valid_R~feeder_combout\ : std_logic;
SIGNAL \cic_1|valid_R~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~DUPLICATE_q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \square_freq~input_o\ : std_logic;
SIGNAL \cordic_Control_1|Add1~1_sumout\ : std_logic;
SIGNAL \key[3]~input_o\ : std_logic;
SIGNAL \isync_2|odata_s~0_combout\ : std_logic;
SIGNAL \cordic_Control_1|freq_up_down_3~0_combout\ : std_logic;
SIGNAL \key[2]~input_o\ : std_logic;
SIGNAL \isync_2|idata_2[2]~feeder_combout\ : std_logic;
SIGNAL \isync_2|odata_s~1_combout\ : std_logic;
SIGNAL \cordic_Control_1|freq_up_down_3~1_combout\ : std_logic;
SIGNAL \cordic_Control_1|sig_Freq_cmb[2]~0_combout\ : std_logic;
SIGNAL \cordic_Control_1|Add1~2\ : std_logic;
SIGNAL \cordic_Control_1|Add1~5_sumout\ : std_logic;
SIGNAL \cordic_Control_1|sig_Freq[3]~DUPLICATE_q\ : std_logic;
SIGNAL \cordic_Control_1|Add1~6\ : std_logic;
SIGNAL \cordic_Control_1|Add1~9_sumout\ : std_logic;
SIGNAL \cordic_Control_1|Add1~10\ : std_logic;
SIGNAL \cordic_Control_1|Add1~13_sumout\ : std_logic;
SIGNAL \cordic_Control_1|sig_Freq[5]~DUPLICATE_q\ : std_logic;
SIGNAL \cordic_Control_1|Add1~14\ : std_logic;
SIGNAL \cordic_Control_1|Add1~17_sumout\ : std_logic;
SIGNAL \cordic_Control_1|sig_Freq[6]~0_combout\ : std_logic;
SIGNAL \cordic_Control_1|Add1~18\ : std_logic;
SIGNAL \cordic_Control_1|Add1~21_sumout\ : std_logic;
SIGNAL \cordic_Control_1|sig_Freq[7]~DUPLICATE_q\ : std_logic;
SIGNAL \cordic_Control_1|Add1~22\ : std_logic;
SIGNAL \cordic_Control_1|Add1~25_sumout\ : std_logic;
SIGNAL \cordic_Control_1|sig_Freq[8]~DUPLICATE_q\ : std_logic;
SIGNAL \cordic_Control_1|Add1~26\ : std_logic;
SIGNAL \cordic_Control_1|Add1~29_sumout\ : std_logic;
SIGNAL \cordic_Control_1|Add1~30\ : std_logic;
SIGNAL \cordic_Control_1|Add1~33_sumout\ : std_logic;
SIGNAL \cordic_Control_1|sig_Freq[10]~1_combout\ : std_logic;
SIGNAL \cordic_Control_1|Add1~34\ : std_logic;
SIGNAL \cordic_Control_1|Add1~37_sumout\ : std_logic;
SIGNAL \cordic_Control_1|sig_Freq[11]~2_combout\ : std_logic;
SIGNAL \cordic_Control_1|Add1~38\ : std_logic;
SIGNAL \cordic_Control_1|Add1~41_sumout\ : std_logic;
SIGNAL \cordic_Control_1|Add1~42\ : std_logic;
SIGNAL \cordic_Control_1|Add1~45_sumout\ : std_logic;
SIGNAL \cordic_Control_1|sig_Freq[13]~3_combout\ : std_logic;
SIGNAL \cordic_Control_1|Add1~46\ : std_logic;
SIGNAL \cordic_Control_1|Add1~49_sumout\ : std_logic;
SIGNAL \cordic_Control_1|sig_Freq[14]~4_combout\ : std_logic;
SIGNAL \cordic_Control_1|Add1~50\ : std_logic;
SIGNAL \cordic_Control_1|Add1~53_sumout\ : std_logic;
SIGNAL \cordic_Control_1|Add1~54\ : std_logic;
SIGNAL \cordic_Control_1|Add1~57_sumout\ : std_logic;
SIGNAL \cordic_Control_1|Add1~58\ : std_logic;
SIGNAL \cordic_Control_1|Add1~61_sumout\ : std_logic;
SIGNAL \cordic_Control_1|Add1~62\ : std_logic;
SIGNAL \cordic_Control_1|Add1~65_sumout\ : std_logic;
SIGNAL \cordic_Control_1|sig_Freq[18]~DUPLICATE_q\ : std_logic;
SIGNAL \cordic_Control_1|Add1~66\ : std_logic;
SIGNAL \cordic_Control_1|Add1~69_sumout\ : std_logic;
SIGNAL \cordic_Control_1|sig_Freq[19]~5_combout\ : std_logic;
SIGNAL \cordic_Control_1|Add1~70\ : std_logic;
SIGNAL \cordic_Control_1|Add1~73_sumout\ : std_logic;
SIGNAL \cordic_Control_1|sig_Freq[20]~DUPLICATE_q\ : std_logic;
SIGNAL \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[37]\ : std_logic;
SIGNAL \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[36]\ : std_logic;
SIGNAL \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[35]\ : std_logic;
SIGNAL \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[34]\ : std_logic;
SIGNAL \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[33]\ : std_logic;
SIGNAL \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[32]\ : std_logic;
SIGNAL \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[31]\ : std_logic;
SIGNAL \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[30]\ : std_logic;
SIGNAL \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[29]\ : std_logic;
SIGNAL \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[28]\ : std_logic;
SIGNAL \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[27]\ : std_logic;
SIGNAL \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[26]\ : std_logic;
SIGNAL \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[25]\ : std_logic;
SIGNAL \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[24]\ : std_logic;
SIGNAL \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[23]\ : std_logic;
SIGNAL \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[22]\ : std_logic;
SIGNAL \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[21]\ : std_logic;
SIGNAL \cordic_Control_1|Add0~57_sumout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~58\ : std_logic;
SIGNAL \cordic_Control_1|Add0~49_sumout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~50\ : std_logic;
SIGNAL \cordic_Control_1|Add0~41_sumout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~42\ : std_logic;
SIGNAL \cordic_Control_1|Add0~33_sumout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~34\ : std_logic;
SIGNAL \cordic_Control_1|Add0~25_sumout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~26\ : std_logic;
SIGNAL \cordic_Control_1|Add0~65_sumout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~66\ : std_logic;
SIGNAL \cordic_Control_1|Add0~81_sumout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~82\ : std_logic;
SIGNAL \cordic_Control_1|Add0~77_sumout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~78\ : std_logic;
SIGNAL \cordic_Control_1|Add0~73_sumout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~74\ : std_logic;
SIGNAL \cordic_Control_1|Add0~69_sumout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~70\ : std_logic;
SIGNAL \cordic_Control_1|Add0~61_sumout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~62\ : std_logic;
SIGNAL \cordic_Control_1|Add0~53_sumout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~54\ : std_logic;
SIGNAL \cordic_Control_1|Add0~45_sumout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~46\ : std_logic;
SIGNAL \cordic_Control_1|Add0~37_sumout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~38\ : std_logic;
SIGNAL \cordic_Control_1|Add0~29_sumout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~30\ : std_logic;
SIGNAL \cordic_Control_1|Add0~21_sumout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~22\ : std_logic;
SIGNAL \cordic_Control_1|Add0~17_sumout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~18\ : std_logic;
SIGNAL \cordic_Control_1|Add0~13_sumout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~14\ : std_logic;
SIGNAL \cordic_Control_1|Add0~1_sumout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~1_wirecell_combout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~2\ : std_logic;
SIGNAL \cordic_Control_1|Add0~5_sumout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~6\ : std_logic;
SIGNAL \cordic_Control_1|Add0~9_sumout\ : std_logic;
SIGNAL \cordic_Control_1|p_cmb_phicalc~0_combout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~13_wirecell_combout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~17_wirecell_combout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~21_wirecell_combout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~29_wirecell_combout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~37_wirecell_combout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~45_wirecell_combout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~53_wirecell_combout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~61_wirecell_combout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~69_wirecell_combout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~73_wirecell_combout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~77_wirecell_combout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add10~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add10~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add10~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add10~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add10~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add10~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add10~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add10~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add10~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add10~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add10~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add10~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add10~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add10~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add10~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add10~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add10~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add10~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add10~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add10~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add10~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add10~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add10~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add10~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add10~49_sumout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~81_wirecell_combout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~65_wirecell_combout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add16~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add16~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add16~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add16~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add16~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add16~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add16~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add16~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add16~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add16~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add16~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add16~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add16~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add16~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add16~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add16~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add16~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add16~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add16~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add16~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add16~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add16~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add16~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add16~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add16~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add16~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add16~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add16~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add16~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add22~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add22~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add22~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add22~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add22~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add22~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add22~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add22~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add22~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add22~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add22~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add22~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add22~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add22~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add22~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add22~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add22~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add22~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add22~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add22~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add22~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add22~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add22~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add22~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add22~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add22~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add22~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add22~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add22~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add28~58_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add28~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add28~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add28~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add28~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add28~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add28~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add28~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add28~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add28~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add28~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add28~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add28~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add28~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add28~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add28~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add28~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add28~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add28~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add28~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add28~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add28~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add28~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add28~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add28~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add28~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add28~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add28~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|cordic_rec_reg[1].z[1]~0_combout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~25_wirecell_combout\ : std_logic;
SIGNAL \cordic_pipelined_1|cordic_rec_reg[1].z[0]~DUPLICATE_q\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~62\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add34~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~62\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add46~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add46~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add46~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add46~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add46~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add46~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add46~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add46~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add46~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add46~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add46~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add46~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add46~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add46~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add46~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add46~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add46~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add46~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add46~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add46~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add46~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add46~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add46~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add46~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add46~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add46~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add46~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add46~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add46~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add40~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add52~62_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add52~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add52~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add52~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add52~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add52~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add52~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add52~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add52~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add52~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add52~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add52~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add52~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add52~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add52~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add52~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add52~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add52~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add52~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add52~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add52~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add52~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add52~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add52~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add52~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add52~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add52~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add52~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add58~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add58~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add58~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add58~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add58~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add58~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add58~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add58~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add58~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add58~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add58~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add58~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add58~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add58~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add58~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add58~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add58~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add58~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add58~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add58~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add58~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add58~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add58~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add58~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add58~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add52~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add64~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add64~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add64~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add64~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add64~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add64~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add64~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add64~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add64~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add64~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add64~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add64~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add64~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add64~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add64~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add64~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add64~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add64~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add64~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add64~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add64~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add64~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add64~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add64~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add64~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add64~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add64~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add52~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add70~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add70~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add70~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add70~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add70~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add70~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add70~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add70~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add70~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add70~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add70~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add70~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add70~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add70~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add70~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add70~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add70~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add70~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add70~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add70~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add70~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add70~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add70~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add70~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add70~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add70~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add70~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add70~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add70~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|cordic_rec_reg[2].z[0]~0_combout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add73~62_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add73~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add73~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add73~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add73~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add73~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add73~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add73~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add73~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add73~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add73~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add73~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add73~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add73~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add73~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add73~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add76~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add76~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add76~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add76~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add76~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add76~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add76~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add76~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add76~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add76~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add76~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add76~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add76~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add76~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add76~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add76~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add73~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add76~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add73~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add76~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add73~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add76~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add73~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add76~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add73~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add76~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add73~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add76~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add73~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add76~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add73~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add76~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add73~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add76~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add73~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add76~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add73~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add76~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add73~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add76~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add73~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|cordic_rec_cmb[12].z[2]~0_combout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add73~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add76~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add79~60_combout\ : std_logic;
SIGNAL \cordic_pipelined_1|cordic_rec_cmb[12].z[1]~1_combout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add79~58_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add79~54_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add79~50_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add79~46_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add79~42_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add79~38_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add79~34_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add79~30_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add79~26_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add79~22_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add79~18_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add79~14_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add79~10_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add79~6_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add79~1_sumout\ : std_logic;
SIGNAL \cordic_Control_1|Add0~5_wirecell_combout\ : std_logic;
SIGNAL \cordic_pipelined_1|cordic_rec_reg[0].x[0]~feeder_combout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add2~0_combout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add2~1_combout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add2~2_combout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~70_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~66\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~62\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~70_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~62\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~66\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add6~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~70_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~62\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~66\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add8~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~70_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~66\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~62\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add14~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~70_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~66\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~62\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add12~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~70_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~62\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~66\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add18~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~70_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~62\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~66\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add20~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~70_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~66\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~62\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add26~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~70_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~66\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~62\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add24~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~70_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~62\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~66\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add30~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~70_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~62\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~66\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add32~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~70_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~66\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~62\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add38~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~70_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~66\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~62\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add36~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~70_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~62\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~66\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add44~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~70_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~66\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~62\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add42~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~70_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~62\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~66\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add48~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~70_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~62\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~66\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add50~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~70_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~66\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~62\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|cordic_rec_reg[2].y[15]~DUPLICATE_q\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|cordic_rec_reg[2].y[11]~DUPLICATE_q\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add56~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~70_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~66\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~62\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|cordic_rec_reg[2].x[11]~DUPLICATE_q\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add54~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~70_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~62\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~66\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add62~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~70_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~66\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~62\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add60~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~70_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~62\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~66\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add66~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~70_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~62\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~66\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add68~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~70_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~66\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~62\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add77~70_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add77~66_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add77~62_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add77~58_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add77~54_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add77~50_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add77~46_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add77~42_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add77~38_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add77~34_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add77~30_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add77~26_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add77~22_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add77~18_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add77~14_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add77~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~70_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~70_cout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~2\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add77~2\ : std_logic;
SIGNAL \cordic_pipelined_1|Add77~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~2\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~2\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add74~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add77~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add77~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~6\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~10\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~14\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~18\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~22\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~26\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~30\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~34\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~38\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~42\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add72~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~46\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~50\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~54\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~58\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~62\ : std_logic;
SIGNAL \cordic_pipelined_1|Add78~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~62\ : std_logic;
SIGNAL \cordic_pipelined_1|Add83~65_sumout\ : std_logic;
SIGNAL \mixer_1|Add0~61_sumout\ : std_logic;
SIGNAL \cic_1|Add0~101_sumout\ : std_logic;
SIGNAL \cic_1|comb_in_reg[0]~feeder_combout\ : std_logic;
SIGNAL \cic_1|comb_old_reg[0]~feeder_combout\ : std_logic;
SIGNAL \cic_1|comb_cmb[0]~101_sumout\ : std_logic;
SIGNAL \cic_1|audio_reg[6]~feeder_combout\ : std_logic;
SIGNAL \cic_1|audio_reg[24]~0_combout\ : std_logic;
SIGNAL \mixer_1|Add0~62\ : std_logic;
SIGNAL \mixer_1|Add0~57_sumout\ : std_logic;
SIGNAL \cic_1|Add0~102\ : std_logic;
SIGNAL \cic_1|Add0~97_sumout\ : std_logic;
SIGNAL \cic_1|comb_old_reg[1]~feeder_combout\ : std_logic;
SIGNAL \cic_1|comb_cmb[0]~102\ : std_logic;
SIGNAL \cic_1|comb_cmb[0]~103\ : std_logic;
SIGNAL \cic_1|comb_cmb[1]~97_sumout\ : std_logic;
SIGNAL \mixer_1|Add0~58\ : std_logic;
SIGNAL \mixer_1|Add0~53_sumout\ : std_logic;
SIGNAL \cic_1|Add0~98\ : std_logic;
SIGNAL \cic_1|Add0~93_sumout\ : std_logic;
SIGNAL \cic_1|comb_cmb[1]~98\ : std_logic;
SIGNAL \cic_1|comb_cmb[1]~99\ : std_logic;
SIGNAL \cic_1|comb_cmb[2]~93_sumout\ : std_logic;
SIGNAL \cic_1|audio_reg[8]~feeder_combout\ : std_logic;
SIGNAL \mixer_1|Add0~54\ : std_logic;
SIGNAL \mixer_1|Add0~49_sumout\ : std_logic;
SIGNAL \cic_1|Add0~94\ : std_logic;
SIGNAL \cic_1|Add0~89_sumout\ : std_logic;
SIGNAL \cic_1|comb_cmb[2]~94\ : std_logic;
SIGNAL \cic_1|comb_cmb[2]~95\ : std_logic;
SIGNAL \cic_1|comb_cmb[3]~89_sumout\ : std_logic;
SIGNAL \mixer_1|Add0~50\ : std_logic;
SIGNAL \mixer_1|Add0~45_sumout\ : std_logic;
SIGNAL \cic_1|Add0~90\ : std_logic;
SIGNAL \cic_1|Add0~85_sumout\ : std_logic;
SIGNAL \cic_1|comb_cmb[3]~90\ : std_logic;
SIGNAL \cic_1|comb_cmb[3]~91\ : std_logic;
SIGNAL \cic_1|comb_cmb[4]~85_sumout\ : std_logic;
SIGNAL \mixer_1|Add0~46\ : std_logic;
SIGNAL \mixer_1|Add0~41_sumout\ : std_logic;
SIGNAL \cic_1|Add0~86\ : std_logic;
SIGNAL \cic_1|Add0~81_sumout\ : std_logic;
SIGNAL \cic_1|comb_cmb[4]~86\ : std_logic;
SIGNAL \cic_1|comb_cmb[4]~87\ : std_logic;
SIGNAL \cic_1|comb_cmb[5]~81_sumout\ : std_logic;
SIGNAL \mixer_1|Add0~42\ : std_logic;
SIGNAL \mixer_1|Add0~37_sumout\ : std_logic;
SIGNAL \cic_1|Add0~82\ : std_logic;
SIGNAL \cic_1|Add0~77_sumout\ : std_logic;
SIGNAL \cic_1|comb_cmb[5]~82\ : std_logic;
SIGNAL \cic_1|comb_cmb[5]~83\ : std_logic;
SIGNAL \cic_1|comb_cmb[6]~77_sumout\ : std_logic;
SIGNAL \cic_1|integrator_reg[7]~DUPLICATE_q\ : std_logic;
SIGNAL \mixer_1|Add0~38\ : std_logic;
SIGNAL \mixer_1|Add0~33_sumout\ : std_logic;
SIGNAL \cic_1|Add0~78\ : std_logic;
SIGNAL \cic_1|Add0~73_sumout\ : std_logic;
SIGNAL \cic_1|comb_cmb[6]~78\ : std_logic;
SIGNAL \cic_1|comb_cmb[6]~79\ : std_logic;
SIGNAL \cic_1|comb_cmb[7]~73_sumout\ : std_logic;
SIGNAL \cic_1|audio_reg[13]~feeder_combout\ : std_logic;
SIGNAL \mixer_1|Add0~34\ : std_logic;
SIGNAL \mixer_1|Add0~29_sumout\ : std_logic;
SIGNAL \cic_1|Add0~74\ : std_logic;
SIGNAL \cic_1|Add0~69_sumout\ : std_logic;
SIGNAL \cic_1|comb_cmb[7]~74\ : std_logic;
SIGNAL \cic_1|comb_cmb[7]~75\ : std_logic;
SIGNAL \cic_1|comb_cmb[8]~69_sumout\ : std_logic;
SIGNAL \mixer_1|Add0~30\ : std_logic;
SIGNAL \mixer_1|Add0~25_sumout\ : std_logic;
SIGNAL \cic_1|Add0~70\ : std_logic;
SIGNAL \cic_1|Add0~65_sumout\ : std_logic;
SIGNAL \cic_1|comb_cmb[8]~70\ : std_logic;
SIGNAL \cic_1|comb_cmb[8]~71\ : std_logic;
SIGNAL \cic_1|comb_cmb[9]~65_sumout\ : std_logic;
SIGNAL \mixer_1|Add0~26\ : std_logic;
SIGNAL \mixer_1|Add0~21_sumout\ : std_logic;
SIGNAL \cic_1|Add0~66\ : std_logic;
SIGNAL \cic_1|Add0~61_sumout\ : std_logic;
SIGNAL \cic_1|comb_cmb[9]~66\ : std_logic;
SIGNAL \cic_1|comb_cmb[9]~67\ : std_logic;
SIGNAL \cic_1|comb_cmb[10]~61_sumout\ : std_logic;
SIGNAL \cic_1|audio_reg[16]~feeder_combout\ : std_logic;
SIGNAL \mixer_1|Add0~22\ : std_logic;
SIGNAL \mixer_1|Add0~17_sumout\ : std_logic;
SIGNAL \cic_1|Add0~62\ : std_logic;
SIGNAL \cic_1|Add0~57_sumout\ : std_logic;
SIGNAL \cic_1|integrator_reg[11]~DUPLICATE_q\ : std_logic;
SIGNAL \cic_1|comb_cmb[10]~62\ : std_logic;
SIGNAL \cic_1|comb_cmb[10]~63\ : std_logic;
SIGNAL \cic_1|comb_cmb[11]~57_sumout\ : std_logic;
SIGNAL \cic_1|audio_reg[17]~feeder_combout\ : std_logic;
SIGNAL \mixer_1|Add0~18\ : std_logic;
SIGNAL \mixer_1|Add0~13_sumout\ : std_logic;
SIGNAL \cic_1|Add0~58\ : std_logic;
SIGNAL \cic_1|Add0~53_sumout\ : std_logic;
SIGNAL \cic_1|comb_cmb[11]~58\ : std_logic;
SIGNAL \cic_1|comb_cmb[11]~59\ : std_logic;
SIGNAL \cic_1|comb_cmb[12]~53_sumout\ : std_logic;
SIGNAL \cic_1|audio_reg[18]~feeder_combout\ : std_logic;
SIGNAL \mixer_1|Add0~14\ : std_logic;
SIGNAL \mixer_1|Add0~9_sumout\ : std_logic;
SIGNAL \cic_1|Add0~54\ : std_logic;
SIGNAL \cic_1|Add0~49_sumout\ : std_logic;
SIGNAL \cic_1|comb_cmb[12]~54\ : std_logic;
SIGNAL \cic_1|comb_cmb[12]~55\ : std_logic;
SIGNAL \cic_1|comb_cmb[13]~49_sumout\ : std_logic;
SIGNAL \cic_1|audio_reg[19]~feeder_combout\ : std_logic;
SIGNAL \mixer_1|Add0~10\ : std_logic;
SIGNAL \mixer_1|Add0~5_sumout\ : std_logic;
SIGNAL \cic_1|Add0~50\ : std_logic;
SIGNAL \cic_1|Add0~45_sumout\ : std_logic;
SIGNAL \cic_1|comb_in_reg[14]~feeder_combout\ : std_logic;
SIGNAL \cic_1|comb_cmb[13]~50\ : std_logic;
SIGNAL \cic_1|comb_cmb[13]~51\ : std_logic;
SIGNAL \cic_1|comb_cmb[14]~45_sumout\ : std_logic;
SIGNAL \mixer_1|Add0~6\ : std_logic;
SIGNAL \mixer_1|Add0~1_sumout\ : std_logic;
SIGNAL \cic_1|Add0~46\ : std_logic;
SIGNAL \cic_1|Add0~41_sumout\ : std_logic;
SIGNAL \cic_1|comb_old_reg[15]~feeder_combout\ : std_logic;
SIGNAL \cic_1|comb_cmb[14]~46\ : std_logic;
SIGNAL \cic_1|comb_cmb[14]~47\ : std_logic;
SIGNAL \cic_1|comb_cmb[15]~41_sumout\ : std_logic;
SIGNAL \cic_1|comb_reg[15]~feeder_combout\ : std_logic;
SIGNAL \cic_1|Add0~42\ : std_logic;
SIGNAL \cic_1|Add0~37_sumout\ : std_logic;
SIGNAL \cic_1|integrator_reg[16]~DUPLICATE_q\ : std_logic;
SIGNAL \cic_1|comb_cmb[15]~42\ : std_logic;
SIGNAL \cic_1|comb_cmb[15]~43\ : std_logic;
SIGNAL \cic_1|comb_cmb[16]~37_sumout\ : std_logic;
SIGNAL \cic_1|comb_reg[16]~feeder_combout\ : std_logic;
SIGNAL \cic_1|audio_reg[22]~feeder_combout\ : std_logic;
SIGNAL \cic_1|Add0~38\ : std_logic;
SIGNAL \cic_1|Add0~33_sumout\ : std_logic;
SIGNAL \cic_1|comb_in_reg[17]~feeder_combout\ : std_logic;
SIGNAL \cic_1|comb_cmb[16]~38\ : std_logic;
SIGNAL \cic_1|comb_cmb[16]~39\ : std_logic;
SIGNAL \cic_1|comb_cmb[17]~33_sumout\ : std_logic;
SIGNAL \cic_1|comb_reg[17]~feeder_combout\ : std_logic;
SIGNAL \cic_1|Add0~34\ : std_logic;
SIGNAL \cic_1|Add0~29_sumout\ : std_logic;
SIGNAL \cic_1|comb_cmb[17]~34\ : std_logic;
SIGNAL \cic_1|comb_cmb[17]~35\ : std_logic;
SIGNAL \cic_1|comb_cmb[18]~29_sumout\ : std_logic;
SIGNAL \cic_1|audio_reg[24]~feeder_combout\ : std_logic;
SIGNAL \cic_1|Add0~30\ : std_logic;
SIGNAL \cic_1|Add0~25_sumout\ : std_logic;
SIGNAL \cic_1|integrator_reg[19]~DUPLICATE_q\ : std_logic;
SIGNAL \cic_1|comb_cmb[18]~30\ : std_logic;
SIGNAL \cic_1|comb_cmb[18]~31\ : std_logic;
SIGNAL \cic_1|comb_cmb[19]~25_sumout\ : std_logic;
SIGNAL \cic_1|audio_reg[25]~feeder_combout\ : std_logic;
SIGNAL \cic_1|Add0~26\ : std_logic;
SIGNAL \cic_1|Add0~21_sumout\ : std_logic;
SIGNAL \cic_1|comb_in_reg[20]~DUPLICATE_q\ : std_logic;
SIGNAL \cic_1|comb_cmb[19]~26\ : std_logic;
SIGNAL \cic_1|comb_cmb[19]~27\ : std_logic;
SIGNAL \cic_1|comb_cmb[20]~21_sumout\ : std_logic;
SIGNAL \cic_1|audio_reg[26]~feeder_combout\ : std_logic;
SIGNAL \cic_1|Add0~22\ : std_logic;
SIGNAL \cic_1|Add0~17_sumout\ : std_logic;
SIGNAL \cic_1|integrator_reg[21]~DUPLICATE_q\ : std_logic;
SIGNAL \cic_1|comb_cmb[20]~22\ : std_logic;
SIGNAL \cic_1|comb_cmb[20]~23\ : std_logic;
SIGNAL \cic_1|comb_cmb[21]~17_sumout\ : std_logic;
SIGNAL \cic_1|Add0~18\ : std_logic;
SIGNAL \cic_1|Add0~13_sumout\ : std_logic;
SIGNAL \cic_1|integrator_reg[22]~DUPLICATE_q\ : std_logic;
SIGNAL \cic_1|comb_old_reg[22]~feeder_combout\ : std_logic;
SIGNAL \cic_1|comb_cmb[21]~18\ : std_logic;
SIGNAL \cic_1|comb_cmb[21]~19\ : std_logic;
SIGNAL \cic_1|comb_cmb[22]~13_sumout\ : std_logic;
SIGNAL \cic_1|audio_reg[28]~feeder_combout\ : std_logic;
SIGNAL \cic_1|Add0~14\ : std_logic;
SIGNAL \cic_1|Add0~9_sumout\ : std_logic;
SIGNAL \cic_1|integrator_reg[23]~DUPLICATE_q\ : std_logic;
SIGNAL \cic_1|comb_in_reg[23]~feeder_combout\ : std_logic;
SIGNAL \cic_1|comb_cmb[22]~14\ : std_logic;
SIGNAL \cic_1|comb_cmb[22]~15\ : std_logic;
SIGNAL \cic_1|comb_cmb[23]~9_sumout\ : std_logic;
SIGNAL \cic_1|Add0~10\ : std_logic;
SIGNAL \cic_1|Add0~5_sumout\ : std_logic;
SIGNAL \cic_1|comb_cmb[23]~10\ : std_logic;
SIGNAL \cic_1|comb_cmb[23]~11\ : std_logic;
SIGNAL \cic_1|comb_cmb[24]~5_sumout\ : std_logic;
SIGNAL \cic_1|audio_reg[30]~feeder_combout\ : std_logic;
SIGNAL \cic_1|Add0~6\ : std_logic;
SIGNAL \cic_1|Add0~1_sumout\ : std_logic;
SIGNAL \cic_1|comb_in_reg[25]~feeder_combout\ : std_logic;
SIGNAL \cic_1|comb_cmb[24]~6\ : std_logic;
SIGNAL \cic_1|comb_cmb[24]~7\ : std_logic;
SIGNAL \cic_1|comb_cmb[25]~1_sumout\ : std_logic;
SIGNAL \cic_1|audio_reg[31]~1_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~35_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~34_combout\ : std_logic;
SIGNAL \AUD_BCLK~input_o\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Bit_Clock_Edges|cur_test_clk~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Bit_Clock_Edges|last_test_clk~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~33_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~36_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~32_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~31_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~30_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~29_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~28_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~27_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~26_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~25_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~24_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~23_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~22_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~21_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~20_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~19_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~18_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~17_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~16_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~15_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~14_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~13_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~12_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~11_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~10_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~9_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~8_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~7_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~6_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~5_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~4_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~3_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|serial_audio_out_data~q\ : std_logic;
SIGNAL \cordic_pipelined_1|cordic_rec_reg[2].z\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \isync_2|idata_1\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cic_1|valid_L_sync_int\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\ : std_logic_vector(11 DOWNTO 1);
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \cordic_pipelined_1|cordic_rec_reg[0].x\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \cordic_pipelined_1|cordic_rec_reg[0].z\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \cordic_Control_1|freq_up_down_1\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \rsync_2|rst_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \cordic_Control_1|freq_up_down_2\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \cordic_pipelined_1|cordic_rec_reg[2].y\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \cic_1|count_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|fboutclk_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \mixer_1|mixer_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \cordic_pipelined_1|cordic_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cordic_Control_1|phi_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cordic_Control_1|phi_noninv_reg\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|fboutclk_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \cordic_Control_1|sig_Freq\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \cic_1|audio_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \cic_1|comb_reg\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \rsync_1|rst_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \isync_2|idata_2\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cic_1|valid_R_sync_int\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \cic_1|comb_in_reg\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \cic_1|comb_old_reg\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \cic_1|integrator_reg\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \cordic_pipelined_1|cordic_rec_reg[3].y\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \cordic_pipelined_1|cordic_rec_reg[2].x\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \cordic_pipelined_1|cordic_rec_reg[1].z\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cordic_pipelined_1|cordic_rec_reg[1].y\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \cordic_pipelined_1|cordic_rec_reg[1].x\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \cordic_Control_1|freq_up_down_3\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \isync_2|odata_s\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z[0]~DUPLICATE_q\ : std_logic;
SIGNAL \cic_1|ALT_INV_integrator_reg[7]~DUPLICATE_q\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y[15]~DUPLICATE_q\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y[11]~DUPLICATE_q\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x[11]~DUPLICATE_q\ : std_logic;
SIGNAL \cic_1|ALT_INV_integrator_reg[23]~DUPLICATE_q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~DUPLICATE_q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[2]~DUPLICATE_q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[1]~DUPLICATE_q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[3]~DUPLICATE_q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[4]~DUPLICATE_q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[5]~DUPLICATE_q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_middle_of_low_level~DUPLICATE_q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_5_STOP_BIT~DUPLICATE_q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_transfer_complete~DUPLICATE_q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter[11]~DUPLICATE_q\ : std_logic;
SIGNAL \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ALT_INV_square_freq~input_o\ : std_logic;
SIGNAL \ALT_INV_AUD_DACLRCK~input_o\ : std_logic;
SIGNAL \ALT_INV_I2C_SDAT~input_o\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_phi_noninv_reg\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\ : std_logic_vector(15 DOWNTO 1);
SIGNAL \isync_2|ALT_INV_idata_2\ : std_logic_vector(3 DOWNTO 2);
SIGNAL \isync_2|ALT_INV_idata_1\ : std_logic_vector(3 DOWNTO 2);
SIGNAL \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cordic_Control_1|ALT_INV_freq_up_down_2\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cordic_Control_1|ALT_INV_freq_up_down_1\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mixer_1|ALT_INV_mixer_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cordic_Control_1|ALT_INV_freq_up_down_3\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg~35_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg~34_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg[10]~33_combout\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_sig_Freq\ : std_logic_vector(20 DOWNTO 2);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \cic_1|ALT_INV_integrator_reg\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \cic_1|ALT_INV_comb_old_reg\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \cic_1|ALT_INV_comb_in_reg\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cordic_pipelined_1|ALT_INV_Add2~2_combout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \cordic_pipelined_1|ALT_INV_Add2~1_combout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add2~0_combout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \cordic_pipelined_1|ALT_INV_cordic_rec_cmb[12].z[1]~1_combout\ : std_logic;
SIGNAL \cic_1|ALT_INV_comb_reg\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \cordic_pipelined_1|ALT_INV_cordic_rec_cmb[12].z[2]~0_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data~10_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\ : std_logic_vector(25 DOWNTO 1);
SIGNAL \cic_1|ALT_INV_valid_R_sync_int\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \cic_1|ALT_INV_en_comb~q\ : std_logic;
SIGNAL \cic_1|ALT_INV_valid_L_sync_int\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~4_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~3_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~1_combout\ : std_logic;
SIGNAL \cic_1|ALT_INV_valid_R_int~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~3_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~2_combout\ : std_logic;
SIGNAL \cic_1|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \rsync_1|ALT_INV_rst_reg\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~0_combout\ : std_logic;
SIGNAL \cic_1|ALT_INV_valid_L_int~q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_Selector1~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_comb~1_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|ALT_INV_WideOr1~1_combout\ : std_logic;
SIGNAL \cic_1|ALT_INV_valid_R~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|ALT_INV_WideOr1~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_comb~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|ALT_INV_WideOr0~1_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \cic_1|ALT_INV_valid_L~q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Bit_Clock_Edges|ALT_INV_cur_test_clk~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Bit_Clock_Edges|ALT_INV_last_test_clk~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_always3~0_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always1~0_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_middle_of_high_level~1_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_middle_of_high_level~0_combout\ : std_logic;
SIGNAL \rsync_2|ALT_INV_rst_reg\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_always1~0_combout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_0_IDLE~q\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add79~60_combout\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add16~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add10~49_sumout\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add22~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add16~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add16~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add10~45_sumout\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add22~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add22~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add16~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add10~41_sumout\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add22~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add16~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add10~37_sumout\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add22~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add16~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add10~33_sumout\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add34~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add34~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add34~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add34~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add22~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add16~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add10~29_sumout\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add40~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add40~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add40~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add40~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add34~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add22~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add16~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add10~25_sumout\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_Add1~69_sumout\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_Add1~49_sumout\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_Add1~45_sumout\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cordic_pipelined_1|ALT_INV_Add46~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add46~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add46~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add40~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add34~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add22~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add16~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add10~21_sumout\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add52~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add46~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add40~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add34~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add22~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add16~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add10~17_sumout\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[37]\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[36]\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[35]\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[34]\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[33]\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[32]\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[31]\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[30]\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[29]\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[28]\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[27]\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[26]\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[25]\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[24]\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[23]\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[22]\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[21]\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add8~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add14~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add20~65_sumout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \cic_1|ALT_INV_count_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_3_START_BIT~q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_2_RESTART_BIT~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\ : std_logic;
SIGNAL \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_middle_of_low_level~q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_4_TRANSFER~q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\ : std_logic_vector(11 DOWNTO 1);
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_transfer_complete~q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_auto_init_complete~q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_5_STOP_BIT~q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_transfer_data~q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_middle_of_high_level~q\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_new_clk~q\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add52~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add46~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add40~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add34~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add22~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add16~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add10~13_sumout\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \cordic_Control_1|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add8~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add14~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add20~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add32~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add38~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add44~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add50~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add70~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add64~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add52~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add46~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add40~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add34~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add22~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add16~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add10~9_sumout\ : std_logic;
SIGNAL \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_new_data~q\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add6~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add6~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add6~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add6~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add6~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add8~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add14~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add8~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add6~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add20~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add8~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add6~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add8~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add6~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add32~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add8~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add6~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add38~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add8~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add6~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add44~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add8~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add6~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add50~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add8~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add6~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add8~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add6~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add8~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add62~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add8~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add6~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add68~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add8~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add6~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add74~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add8~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add6~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add8~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add6~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add8~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add76~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add73~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add76~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add73~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add70~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add64~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add52~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add46~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add40~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add34~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add22~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add16~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add10~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add12~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add12~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add12~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add12~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add12~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add12~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add12~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add14~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add20~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add14~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add12~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add14~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add12~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add32~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add14~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add12~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add38~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add14~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add12~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add44~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add14~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add12~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add14~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add50~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add14~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add12~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add14~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add12~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add62~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add14~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add12~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add68~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add14~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add12~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add74~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add14~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add14~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add14~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add12~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add76~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add73~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add70~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add64~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add52~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add46~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add40~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add34~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add22~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add16~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add10~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add18~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add18~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add18~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add18~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add18~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add18~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add18~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add18~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add18~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add20~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add20~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add18~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add32~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add20~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add18~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add20~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add38~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add20~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add18~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add44~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add20~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add18~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add50~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add20~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add18~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add20~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add18~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add62~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add20~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add18~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add68~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add20~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add74~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add20~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add20~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add18~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add20~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add76~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add73~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add70~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add64~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add52~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add46~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add40~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add34~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add22~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add16~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add32~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add38~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add44~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add50~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add62~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add68~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add74~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add76~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add73~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add70~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add64~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add52~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add46~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add40~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add34~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add22~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add32~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add38~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add44~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add50~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add62~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add68~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add74~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add76~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add73~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add70~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add64~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add52~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add46~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add40~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add34~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add30~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add30~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add30~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add30~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add30~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add30~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add30~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add30~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add30~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add30~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add30~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add30~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add32~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add30~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add32~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add38~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add32~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add30~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add44~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add32~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add30~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add50~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add32~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add30~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add32~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add62~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add32~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add68~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add32~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add74~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add32~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add32~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add30~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add32~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add76~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add73~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add70~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add64~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add52~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add46~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add40~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add34~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add36~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add36~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add36~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add36~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add36~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add36~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add36~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add36~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add36~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add36~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add36~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add36~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add36~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add36~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add38~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add36~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add38~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add44~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add38~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add36~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add50~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add38~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add38~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add62~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add38~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add68~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add38~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add74~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add38~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add38~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add38~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add36~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add76~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add73~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add70~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add64~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add52~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add46~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add40~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add34~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add42~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add42~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add42~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add42~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add42~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add42~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add42~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add42~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add42~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add42~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add42~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add42~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add42~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add42~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add42~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add44~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add42~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add44~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add50~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add44~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add44~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add62~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add44~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add68~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add44~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add74~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add44~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add44~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add42~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add44~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add76~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add73~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add70~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add64~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add52~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add46~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add40~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add48~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add48~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add48~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add48~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add48~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add48~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add48~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add48~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add48~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add48~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add48~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add48~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add48~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add48~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add48~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add50~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add48~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add50~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add50~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add62~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add50~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add68~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add50~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add74~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add50~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add50~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add50~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add48~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add76~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add73~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add70~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add64~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add52~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add46~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add62~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add68~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add74~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add76~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add73~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add70~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add64~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add52~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add62~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add68~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add74~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add76~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add73~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add70~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add64~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add60~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add60~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add60~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add60~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add60~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add60~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add60~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add60~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add60~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add60~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add60~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add60~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add60~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add60~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add60~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add62~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add60~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add62~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add68~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add62~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add74~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add62~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add62~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add62~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add60~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add76~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add73~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add70~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add64~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add66~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add66~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add66~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add66~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add66~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add66~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add66~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add66~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add66~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add66~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add66~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add66~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add66~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add66~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add66~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add68~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add66~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add68~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add74~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add68~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add68~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add66~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add68~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add76~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add73~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add70~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add64~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add72~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add72~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add72~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add72~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add72~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add72~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add72~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add72~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add72~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add72~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add72~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add72~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add72~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add72~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add74~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add72~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add74~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add72~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add74~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add74~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add72~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add76~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add73~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add70~1_sumout\ : std_logic;
SIGNAL \cic_1|ALT_INV_comb_cmb[15]~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add78~65_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add78~61_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add78~57_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add78~53_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add78~49_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add78~45_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add78~41_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add78~37_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add78~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add78~29_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add78~25_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add78~21_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add78~17_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add78~13_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add78~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add77~9_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add78~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add77~5_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add78~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add77~1_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_Add79~1_sumout\ : std_logic;
SIGNAL \cic_1|ALT_INV_comb_cmb[16]~37_sumout\ : std_logic;
SIGNAL \cic_1|ALT_INV_comb_cmb[17]~33_sumout\ : std_logic;
SIGNAL \cordic_pipelined_1|ALT_INV_cordic_reg\ : std_logic_vector(15 DOWNTO 0);

BEGIN

ww_clk <= clk;
ww_square_freq <= square_freq;
ww_key <= key;
I2C_SDAT <= ww_I2C_SDAT;
I2C_SCLK <= ww_I2C_SCLK;
ww_AUD_BCLK <= AUD_BCLK;
AUD_DACDAT <= ww_AUD_DACDAT;
ww_AUD_DACLRCK <= AUD_DACLRCK;
AUD_XCK <= ww_AUD_XCK;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\cordic_pipelined_1|Mult0~8_ACLR_bus\ <= (NOT \rsync_1|rst_reg\(1) & gnd);

\cordic_pipelined_1|Mult0~8_CLK_bus\ <= (gnd & gnd & \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\);

\cordic_pipelined_1|Mult0~8_ENA_bus\ <= (vcc & vcc & vcc);

\cordic_pipelined_1|Mult0~8_AX_bus\ <= (vcc & gnd & gnd & vcc & vcc & gnd & vcc & vcc & gnd & vcc & vcc & vcc & gnd & vcc & gnd);

\cordic_pipelined_1|Mult0~8_AY_bus\ <= (\cordic_pipelined_1|cordic_rec_reg[3].y\(16) & \cordic_pipelined_1|cordic_rec_reg[3].y\(16) & \cordic_pipelined_1|cordic_rec_reg[3].y\(16) & \cordic_pipelined_1|cordic_rec_reg[3].y\(15) & 
\cordic_pipelined_1|cordic_rec_reg[3].y\(14) & \cordic_pipelined_1|cordic_rec_reg[3].y\(13) & \cordic_pipelined_1|cordic_rec_reg[3].y\(12) & \cordic_pipelined_1|cordic_rec_reg[3].y\(11) & \cordic_pipelined_1|cordic_rec_reg[3].y\(10) & 
\cordic_pipelined_1|cordic_rec_reg[3].y\(9) & \cordic_pipelined_1|cordic_rec_reg[3].y\(8) & \cordic_pipelined_1|cordic_rec_reg[3].y\(7) & \cordic_pipelined_1|cordic_rec_reg[3].y\(6) & \cordic_pipelined_1|cordic_rec_reg[3].y\(5) & 
\cordic_pipelined_1|cordic_rec_reg[3].y\(4) & \cordic_pipelined_1|cordic_rec_reg[3].y\(3) & \cordic_pipelined_1|cordic_rec_reg[3].y\(2) & \cordic_pipelined_1|cordic_rec_reg[3].y\(1) & \cordic_pipelined_1|cordic_rec_reg[3].y\(0));

\cordic_pipelined_1|Mult0~8_resulta\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(0);
\cordic_pipelined_1|Mult0~9\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(1);
\cordic_pipelined_1|Mult0~10\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(2);
\cordic_pipelined_1|Mult0~11\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(3);
\cordic_pipelined_1|Mult0~12\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(4);
\cordic_pipelined_1|Mult0~13\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(5);
\cordic_pipelined_1|Mult0~14\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(6);
\cordic_pipelined_1|Mult0~15\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(7);
\cordic_pipelined_1|Mult0~16\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(8);
\cordic_pipelined_1|Mult0~17\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(9);
\cordic_pipelined_1|Mult0~18\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(10);
\cordic_pipelined_1|Mult0~19\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(11);
\cordic_pipelined_1|Mult0~20\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(12);
\cordic_pipelined_1|Mult0~21\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(13);
\cordic_pipelined_1|Mult0~22\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(14);
\cordic_pipelined_1|cordic_reg\(0) <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(15);
\cordic_pipelined_1|cordic_reg\(1) <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(16);
\cordic_pipelined_1|cordic_reg\(2) <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(17);
\cordic_pipelined_1|cordic_reg\(3) <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(18);
\cordic_pipelined_1|cordic_reg\(4) <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(19);
\cordic_pipelined_1|cordic_reg\(5) <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(20);
\cordic_pipelined_1|cordic_reg\(6) <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(21);
\cordic_pipelined_1|cordic_reg\(7) <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(22);
\cordic_pipelined_1|cordic_reg\(8) <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(23);
\cordic_pipelined_1|cordic_reg\(9) <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(24);
\cordic_pipelined_1|cordic_reg\(10) <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(25);
\cordic_pipelined_1|cordic_reg\(11) <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(26);
\cordic_pipelined_1|cordic_reg\(12) <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(27);
\cordic_pipelined_1|cordic_reg\(13) <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(28);
\cordic_pipelined_1|cordic_reg\(14) <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(29);
\cordic_pipelined_1|cordic_reg\(15) <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(30);
\cordic_pipelined_1|Mult0~23\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(31);
\cordic_pipelined_1|Mult0~24\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(32);
\cordic_pipelined_1|Mult0~25\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(33);
\cordic_pipelined_1|Mult0~26\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(34);
\cordic_pipelined_1|Mult0~27\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(35);
\cordic_pipelined_1|Mult0~28\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(36);
\cordic_pipelined_1|Mult0~29\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(37);
\cordic_pipelined_1|Mult0~30\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(38);
\cordic_pipelined_1|Mult0~31\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(39);
\cordic_pipelined_1|Mult0~32\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(40);
\cordic_pipelined_1|Mult0~33\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(41);
\cordic_pipelined_1|Mult0~34\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(42);
\cordic_pipelined_1|Mult0~35\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(43);
\cordic_pipelined_1|Mult0~36\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(44);
\cordic_pipelined_1|Mult0~37\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(45);
\cordic_pipelined_1|Mult0~38\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(46);
\cordic_pipelined_1|Mult0~39\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(47);
\cordic_pipelined_1|Mult0~40\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(48);
\cordic_pipelined_1|Mult0~41\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(49);
\cordic_pipelined_1|Mult0~42\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(50);
\cordic_pipelined_1|Mult0~43\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(51);
\cordic_pipelined_1|Mult0~44\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(52);
\cordic_pipelined_1|Mult0~45\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(53);
\cordic_pipelined_1|Mult0~46\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(54);
\cordic_pipelined_1|Mult0~47\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(55);
\cordic_pipelined_1|Mult0~48\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(56);
\cordic_pipelined_1|Mult0~49\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(57);
\cordic_pipelined_1|Mult0~50\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(58);
\cordic_pipelined_1|Mult0~51\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(59);
\cordic_pipelined_1|Mult0~52\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(60);
\cordic_pipelined_1|Mult0~53\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(61);
\cordic_pipelined_1|Mult0~54\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(62);
\cordic_pipelined_1|Mult0~55\ <= \cordic_pipelined_1|Mult0~8_RESULTA_bus\(63);

\cordic_Control_1|Mult0~8_AX_bus\ <= (\cordic_Control_1|sig_Freq[20]~DUPLICATE_q\ & \cordic_Control_1|sig_Freq\(20) & \cordic_Control_1|sig_Freq[20]~DUPLICATE_q\ & \cordic_Control_1|sig_Freq\(20) & \cordic_Control_1|sig_Freq[20]~DUPLICATE_q\ & 
\cordic_Control_1|sig_Freq\(20) & \cordic_Control_1|sig_Freq[20]~DUPLICATE_q\ & NOT \cordic_Control_1|sig_Freq\(19) & \cordic_Control_1|sig_Freq[18]~DUPLICATE_q\ & \cordic_Control_1|sig_Freq\(17) & \cordic_Control_1|sig_Freq\(16) & 
\cordic_Control_1|sig_Freq\(15) & NOT \cordic_Control_1|sig_Freq\(14) & NOT \cordic_Control_1|sig_Freq\(13) & \cordic_Control_1|sig_Freq\(12) & NOT \cordic_Control_1|sig_Freq\(11) & NOT \cordic_Control_1|sig_Freq\(10) & 
\cordic_Control_1|sig_Freq\(9) & \cordic_Control_1|sig_Freq[8]~DUPLICATE_q\ & \cordic_Control_1|sig_Freq[7]~DUPLICATE_q\ & NOT \cordic_Control_1|sig_Freq\(6) & \cordic_Control_1|sig_Freq[5]~DUPLICATE_q\ & \cordic_Control_1|sig_Freq\(4) & 
\cordic_Control_1|sig_Freq[3]~DUPLICATE_q\ & \cordic_Control_1|sig_Freq\(2) & gnd & gnd);

\cordic_Control_1|Mult0~8_AY_bus\ <= (vcc & gnd & vcc & vcc & gnd & gnd & vcc & gnd & vcc & vcc & vcc & vcc & gnd & vcc & gnd & vcc & gnd);

\cordic_Control_1|Mult0~8_resulta\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(0);
\cordic_Control_1|Mult0~9\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(1);
\cordic_Control_1|Mult0~10\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(2);
\cordic_Control_1|Mult0~11\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(3);
\cordic_Control_1|Mult0~12\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(4);
\cordic_Control_1|Mult0~13\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(5);
\cordic_Control_1|Mult0~14\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(6);
\cordic_Control_1|Mult0~15\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(7);
\cordic_Control_1|Mult0~16\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(8);
\cordic_Control_1|Mult0~17\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(9);
\cordic_Control_1|Mult0~18\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(10);
\cordic_Control_1|Mult0~19\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(11);
\cordic_Control_1|Mult0~20\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(12);
\cordic_Control_1|Mult0~21\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(13);
\cordic_Control_1|Mult0~22\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(14);
\cordic_Control_1|Mult0~23\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(15);
\cordic_Control_1|Mult0~24\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(16);
\cordic_Control_1|Mult0~25\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(17);
\cordic_Control_1|Mult0~26\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(18);
\cordic_Control_1|Mult0~27\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(19);
\cordic_Control_1|Mult0~28\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(20);
\cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[21]\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(21);
\cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[22]\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(22);
\cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[23]\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(23);
\cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[24]\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(24);
\cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[25]\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(25);
\cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[26]\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(26);
\cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[27]\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(27);
\cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[28]\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(28);
\cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[29]\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(29);
\cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[30]\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(30);
\cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[31]\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(31);
\cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[32]\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(32);
\cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[33]\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(33);
\cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[34]\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(34);
\cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[35]\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(35);
\cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[36]\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(36);
\cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[37]\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(37);
\cordic_Control_1|Mult0~29\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(38);
\cordic_Control_1|Mult0~30\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(39);
\cordic_Control_1|Mult0~31\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(40);
\cordic_Control_1|Mult0~32\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(41);
\cordic_Control_1|Mult0~33\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(42);
\cordic_Control_1|Mult0~34\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(43);
\cordic_Control_1|Mult0~35\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(44);
\cordic_Control_1|Mult0~36\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(45);
\cordic_Control_1|Mult0~37\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(46);
\cordic_Control_1|Mult0~38\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(47);
\cordic_Control_1|Mult0~39\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(48);
\cordic_Control_1|Mult0~40\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(49);
\cordic_Control_1|Mult0~41\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(50);
\cordic_Control_1|Mult0~42\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(51);
\cordic_Control_1|Mult0~43\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(52);
\cordic_Control_1|Mult0~44\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(53);
\cordic_Control_1|Mult0~45\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(54);
\cordic_Control_1|Mult0~46\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(55);
\cordic_Control_1|Mult0~47\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(56);
\cordic_Control_1|Mult0~48\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(57);
\cordic_Control_1|Mult0~49\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(58);
\cordic_Control_1|Mult0~50\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(59);
\cordic_Control_1|Mult0~51\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(60);
\cordic_Control_1|Mult0~52\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(61);
\cordic_Control_1|Mult0~53\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(62);
\cordic_Control_1|Mult0~54\ <= \cordic_Control_1|Mult0~8_RESULTA_bus\(63);

\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \cic_1|audio_reg\(31) & \cic_1|audio_reg\(30) & 
\cic_1|audio_reg\(29) & \cic_1|audio_reg\(28) & \cic_1|audio_reg\(27) & \cic_1|audio_reg\(26) & \cic_1|audio_reg\(25) & \cic_1|audio_reg\(24) & \cic_1|audio_reg\(23) & \cic_1|audio_reg\(22) & \cic_1|audio_reg\(21) & \cic_1|audio_reg\(20) & 
\cic_1|audio_reg\(19) & \cic_1|audio_reg\(18) & \cic_1|audio_reg\(17) & \cic_1|audio_reg\(16) & \cic_1|audio_reg\(15) & \cic_1|audio_reg\(14) & \cic_1|audio_reg\(13) & \cic_1|audio_reg\(12) & \cic_1|audio_reg\(11) & \cic_1|audio_reg\(10) & 
\cic_1|audio_reg\(9) & \cic_1|audio_reg\(8) & \cic_1|audio_reg\(7) & \cic_1|audio_reg\(6) & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & 
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & 
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(8);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(9);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(10);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(11);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(12);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(13);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(14);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(15);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(16);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(17);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(18);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(19);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(20);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(21);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(22);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(23);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(24);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(25);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(26);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(27);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(28);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(29);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(30);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(31);

\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \cic_1|audio_reg\(31) & \cic_1|audio_reg\(30) & 
\cic_1|audio_reg\(29) & \cic_1|audio_reg\(28) & \cic_1|audio_reg\(27) & \cic_1|audio_reg\(26) & \cic_1|audio_reg\(25) & \cic_1|audio_reg\(24) & \cic_1|audio_reg\(23) & \cic_1|audio_reg\(22) & \cic_1|audio_reg\(21) & \cic_1|audio_reg\(20) & 
\cic_1|audio_reg\(19) & \cic_1|audio_reg\(18) & \cic_1|audio_reg\(17) & \cic_1|audio_reg\(16) & \cic_1|audio_reg\(15) & \cic_1|audio_reg\(14) & \cic_1|audio_reg\(13) & \cic_1|audio_reg\(12) & \cic_1|audio_reg\(11) & \cic_1|audio_reg\(10) & 
\cic_1|audio_reg\(9) & \cic_1|audio_reg\(8) & \cic_1|audio_reg\(7) & \cic_1|audio_reg\(6) & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & 
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & 
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(8);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(9);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(10);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(11);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(12);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(13);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(14);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(15);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(16);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(17);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(18);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(19);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(20);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(21);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(22);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(23);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(24);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(25);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(26);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(27);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(28);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(29);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(30);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31) <= \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(31);

\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ <= \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(0);
\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ <= \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(1);
\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ <= \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(2);
\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ <= \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(3);
\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ <= \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(4);
\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ <= \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(5);
\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ <= \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(6);
\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ <= \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(7);

\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ <= \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(0);
\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ <= \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(1);
\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ <= \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(2);
\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ <= \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(3);
\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ <= \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(4);
\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ <= \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(5);
\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ <= \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(6);
\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ <= \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(7);

\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \clk~input_o\);

\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ <= (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ & 
\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ & \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ & 
\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ & \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ & 
\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ & \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ & 
\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\);

\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5\ <= \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\(5);

\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ & 
\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ & \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ & 
\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ & \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ & 
\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ & \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ & 
\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\);

\pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ <= \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(0);
\pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ <= \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(1);
\pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ <= \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(2);
\pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ <= \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(3);
\pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ <= \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(4);
\pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ <= \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(5);
\pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ <= \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(6);
\pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ <= \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(7);

\pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ <= \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(0);
\pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ <= \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(1);
\pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ <= \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(2);
\pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ <= \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(3);
\pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ <= \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(4);
\pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ <= \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(5);
\pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ <= \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(6);
\pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ <= \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(7);

\pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \clk~input_o\);

\pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ <= (\pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ & \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ & 
\pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ & \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ & \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ & 
\pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ & \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ & \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\);

\pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\ <= \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\(6);

\pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ & \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ & 
\pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ & \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ & \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ & 
\pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ & \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ & \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z[0]~DUPLICATE_q\ <= NOT \cordic_pipelined_1|cordic_rec_reg[1].z[0]~DUPLICATE_q\;
\cic_1|ALT_INV_integrator_reg[7]~DUPLICATE_q\ <= NOT \cic_1|integrator_reg[7]~DUPLICATE_q\;
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y[15]~DUPLICATE_q\ <= NOT \cordic_pipelined_1|cordic_rec_reg[2].y[15]~DUPLICATE_q\;
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y[11]~DUPLICATE_q\ <= NOT \cordic_pipelined_1|cordic_rec_reg[2].y[11]~DUPLICATE_q\;
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x[11]~DUPLICATE_q\ <= NOT \cordic_pipelined_1|cordic_rec_reg[2].x[11]~DUPLICATE_q\;
\cic_1|ALT_INV_integrator_reg[23]~DUPLICATE_q\ <= NOT \cic_1|integrator_reg[23]~DUPLICATE_q\;
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~DUPLICATE_q\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~DUPLICATE_q\;
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]~DUPLICATE_q\;
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]~DUPLICATE_q\;
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[2]~DUPLICATE_q\ <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\;
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[1]~DUPLICATE_q\ <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\;
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[3]~DUPLICATE_q\ <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\;
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[4]~DUPLICATE_q\ <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\;
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[5]~DUPLICATE_q\ <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_middle_of_low_level~DUPLICATE_q\ <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~DUPLICATE_q\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_5_STOP_BIT~DUPLICATE_q\ <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT~DUPLICATE_q\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_transfer_complete~DUPLICATE_q\ <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|transfer_complete~DUPLICATE_q\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter[11]~DUPLICATE_q\ <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[11]~DUPLICATE_q\;
\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0) <= NOT \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0);
\ALT_INV_square_freq~input_o\ <= NOT \square_freq~input_o\;
\ALT_INV_AUD_DACLRCK~input_o\ <= NOT \AUD_DACLRCK~input_o\;
\ALT_INV_I2C_SDAT~input_o\ <= NOT \I2C_SDAT~input_o\;
\cordic_Control_1|ALT_INV_phi_noninv_reg\(6) <= NOT \cordic_Control_1|phi_noninv_reg\(6);
\cordic_Control_1|ALT_INV_phi_noninv_reg\(7) <= NOT \cordic_Control_1|phi_noninv_reg\(7);
\cordic_Control_1|ALT_INV_phi_noninv_reg\(8) <= NOT \cordic_Control_1|phi_noninv_reg\(8);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(3) <= NOT \cordic_pipelined_1|cordic_rec_reg[0].z\(3);
\cordic_Control_1|ALT_INV_phi_noninv_reg\(9) <= NOT \cordic_Control_1|phi_noninv_reg\(9);
\cordic_Control_1|ALT_INV_phi_noninv_reg\(5) <= NOT \cordic_Control_1|phi_noninv_reg\(5);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(2) <= NOT \cordic_pipelined_1|cordic_rec_reg[0].z\(2);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(4) <= NOT \cordic_pipelined_1|cordic_rec_reg[0].z\(4);
\cordic_Control_1|ALT_INV_phi_noninv_reg\(10) <= NOT \cordic_Control_1|phi_noninv_reg\(10);
\cordic_Control_1|ALT_INV_phi_noninv_reg\(0) <= NOT \cordic_Control_1|phi_noninv_reg\(0);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(5) <= NOT \cordic_pipelined_1|cordic_rec_reg[0].z\(5);
\cordic_Control_1|ALT_INV_phi_noninv_reg\(11) <= NOT \cordic_Control_1|phi_noninv_reg\(11);
\cordic_Control_1|ALT_INV_phi_noninv_reg\(1) <= NOT \cordic_Control_1|phi_noninv_reg\(1);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(6) <= NOT \cordic_pipelined_1|cordic_rec_reg[0].z\(6);
\cordic_Control_1|ALT_INV_phi_noninv_reg\(12) <= NOT \cordic_Control_1|phi_noninv_reg\(12);
\cordic_Control_1|ALT_INV_phi_noninv_reg\(2) <= NOT \cordic_Control_1|phi_noninv_reg\(2);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(1) <= NOT \cordic_pipelined_1|cordic_rec_reg[0].z\(1);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(7) <= NOT \cordic_pipelined_1|cordic_rec_reg[0].z\(7);
\cordic_Control_1|ALT_INV_phi_noninv_reg\(13) <= NOT \cordic_Control_1|phi_noninv_reg\(13);
\isync_2|ALT_INV_idata_2\(2) <= NOT \isync_2|idata_2\(2);
\isync_2|ALT_INV_idata_1\(2) <= NOT \isync_2|idata_1\(2);
\isync_2|ALT_INV_idata_2\(3) <= NOT \isync_2|idata_2\(3);
\isync_2|ALT_INV_idata_1\(3) <= NOT \isync_2|idata_1\(3);
\cordic_Control_1|ALT_INV_phi_noninv_reg\(3) <= NOT \cordic_Control_1|phi_noninv_reg\(3);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(1) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].z\(1);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(2) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].z\(2);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(3) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].z\(3);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(8) <= NOT \cordic_pipelined_1|cordic_rec_reg[0].z\(8);
\cordic_Control_1|ALT_INV_phi_noninv_reg\(14) <= NOT \cordic_Control_1|phi_noninv_reg\(14);
\cordic_Control_1|ALT_INV_phi_noninv_reg\(4) <= NOT \cordic_Control_1|phi_noninv_reg\(4);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(4) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].z\(4);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(9) <= NOT \cordic_pipelined_1|cordic_rec_reg[0].z\(9);
\cordic_Control_1|ALT_INV_phi_noninv_reg\(15) <= NOT \cordic_Control_1|phi_noninv_reg\(15);
\cordic_Control_1|ALT_INV_freq_up_down_2\(0) <= NOT \cordic_Control_1|freq_up_down_2\(0);
\cordic_Control_1|ALT_INV_freq_up_down_1\(0) <= NOT \cordic_Control_1|freq_up_down_1\(0);
\cordic_Control_1|ALT_INV_freq_up_down_2\(1) <= NOT \cordic_Control_1|freq_up_down_2\(1);
\cordic_Control_1|ALT_INV_freq_up_down_1\(1) <= NOT \cordic_Control_1|freq_up_down_1\(1);
\mixer_1|ALT_INV_mixer_reg\(0) <= NOT \mixer_1|mixer_reg\(0);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(5) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].z\(5);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(10) <= NOT \cordic_pipelined_1|cordic_rec_reg[0].z\(10);
\cordic_Control_1|ALT_INV_phi_noninv_reg\(16) <= NOT \cordic_Control_1|phi_noninv_reg\(16);
\cordic_Control_1|ALT_INV_freq_up_down_3\(0) <= NOT \cordic_Control_1|freq_up_down_3\(0);
\cordic_Control_1|ALT_INV_freq_up_down_3\(1) <= NOT \cordic_Control_1|freq_up_down_3\(1);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg~35_combout\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~35_combout\;
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg~34_combout\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~34_combout\;
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg[10]~33_combout\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~33_combout\;
\mixer_1|ALT_INV_mixer_reg\(1) <= NOT \mixer_1|mixer_reg\(1);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(6) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].z\(6);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(11) <= NOT \cordic_pipelined_1|cordic_rec_reg[0].z\(11);
\cordic_Control_1|ALT_INV_phi_noninv_reg\(17) <= NOT \cordic_Control_1|phi_noninv_reg\(17);
\cordic_Control_1|ALT_INV_sig_Freq\(20) <= NOT \cordic_Control_1|sig_Freq\(20);
\cordic_Control_1|ALT_INV_sig_Freq\(19) <= NOT \cordic_Control_1|sig_Freq\(19);
\cordic_Control_1|ALT_INV_sig_Freq\(18) <= NOT \cordic_Control_1|sig_Freq\(18);
\cordic_Control_1|ALT_INV_sig_Freq\(17) <= NOT \cordic_Control_1|sig_Freq\(17);
\cordic_Control_1|ALT_INV_sig_Freq\(16) <= NOT \cordic_Control_1|sig_Freq\(16);
\cordic_Control_1|ALT_INV_sig_Freq\(15) <= NOT \cordic_Control_1|sig_Freq\(15);
\cordic_Control_1|ALT_INV_sig_Freq\(14) <= NOT \cordic_Control_1|sig_Freq\(14);
\cordic_Control_1|ALT_INV_sig_Freq\(13) <= NOT \cordic_Control_1|sig_Freq\(13);
\cordic_Control_1|ALT_INV_sig_Freq\(12) <= NOT \cordic_Control_1|sig_Freq\(12);
\cordic_Control_1|ALT_INV_sig_Freq\(11) <= NOT \cordic_Control_1|sig_Freq\(11);
\cordic_Control_1|ALT_INV_sig_Freq\(10) <= NOT \cordic_Control_1|sig_Freq\(10);
\cordic_Control_1|ALT_INV_sig_Freq\(9) <= NOT \cordic_Control_1|sig_Freq\(9);
\cordic_Control_1|ALT_INV_sig_Freq\(8) <= NOT \cordic_Control_1|sig_Freq\(8);
\cordic_Control_1|ALT_INV_sig_Freq\(7) <= NOT \cordic_Control_1|sig_Freq\(7);
\cordic_Control_1|ALT_INV_sig_Freq\(6) <= NOT \cordic_Control_1|sig_Freq\(6);
\cordic_Control_1|ALT_INV_sig_Freq\(5) <= NOT \cordic_Control_1|sig_Freq\(5);
\cordic_Control_1|ALT_INV_sig_Freq\(4) <= NOT \cordic_Control_1|sig_Freq\(4);
\cordic_Control_1|ALT_INV_sig_Freq\(3) <= NOT \cordic_Control_1|sig_Freq\(3);
\cordic_Control_1|ALT_INV_sig_Freq\(2) <= NOT \cordic_Control_1|sig_Freq\(2);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(0) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(0);
\cic_1|ALT_INV_integrator_reg\(0) <= NOT \cic_1|integrator_reg\(0);
\mixer_1|ALT_INV_mixer_reg\(2) <= NOT \mixer_1|mixer_reg\(2);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(7) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].z\(7);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(12) <= NOT \cordic_pipelined_1|cordic_rec_reg[0].z\(12);
\cordic_Control_1|ALT_INV_phi_noninv_reg\(20) <= NOT \cordic_Control_1|phi_noninv_reg\(20);
\cordic_Control_1|ALT_INV_phi_noninv_reg\(19) <= NOT \cordic_Control_1|phi_noninv_reg\(19);
\cordic_Control_1|ALT_INV_phi_noninv_reg\(18) <= NOT \cordic_Control_1|phi_noninv_reg\(18);
\cic_1|ALT_INV_comb_old_reg\(0) <= NOT \cic_1|comb_old_reg\(0);
\cic_1|ALT_INV_comb_in_reg\(0) <= NOT \cic_1|comb_in_reg\(0);
\cic_1|ALT_INV_integrator_reg\(1) <= NOT \cic_1|integrator_reg\(1);
\mixer_1|ALT_INV_mixer_reg\(3) <= NOT \mixer_1|mixer_reg\(3);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(0) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].x\(0);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(0) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].z\(0);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(1) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].z\(1);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(2) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].z\(2);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(8) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].z\(8);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(13) <= NOT \cordic_pipelined_1|cordic_rec_reg[0].z\(13);
\cic_1|ALT_INV_comb_old_reg\(1) <= NOT \cic_1|comb_old_reg\(1);
\cic_1|ALT_INV_comb_in_reg\(1) <= NOT \cic_1|comb_in_reg\(1);
\cic_1|ALT_INV_integrator_reg\(2) <= NOT \cic_1|integrator_reg\(2);
\mixer_1|ALT_INV_mixer_reg\(4) <= NOT \mixer_1|mixer_reg\(4);
\cordic_pipelined_1|ALT_INV_Add2~2_combout\ <= NOT \cordic_pipelined_1|Add2~2_combout\;
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(1) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].x\(1);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(0) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].x\(0);
\cordic_pipelined_1|ALT_INV_Add2~1_combout\ <= NOT \cordic_pipelined_1|Add2~1_combout\;
\cordic_pipelined_1|ALT_INV_Add2~0_combout\ <= NOT \cordic_pipelined_1|Add2~0_combout\;
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0) <= NOT \cordic_pipelined_1|cordic_rec_reg[0].x\(0);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(15) <= NOT \cordic_pipelined_1|cordic_rec_reg[0].z\(15);
\cordic_pipelined_1|ALT_INV_cordic_rec_cmb[12].z[1]~1_combout\ <= NOT \cordic_pipelined_1|cordic_rec_cmb[12].z[1]~1_combout\;
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(0) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].z\(0);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(3) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].z\(3);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(9) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].z\(9);
\cic_1|ALT_INV_comb_reg\(0) <= NOT \cic_1|comb_reg\(0);
\cic_1|ALT_INV_comb_old_reg\(2) <= NOT \cic_1|comb_old_reg\(2);
\cic_1|ALT_INV_comb_in_reg\(2) <= NOT \cic_1|comb_in_reg\(2);
\cic_1|ALT_INV_integrator_reg\(3) <= NOT \cic_1|integrator_reg\(3);
\mixer_1|ALT_INV_mixer_reg\(5) <= NOT \mixer_1|mixer_reg\(5);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(2) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].x\(2);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(1) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].x\(1);
\cordic_pipelined_1|ALT_INV_cordic_rec_cmb[12].z[2]~0_combout\ <= NOT \cordic_pipelined_1|cordic_rec_cmb[12].z[2]~0_combout\;
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(4) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].z\(4);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(10) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].z\(10);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14) <= NOT \cordic_pipelined_1|cordic_rec_reg[0].z\(14);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(0) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(0);
\cic_1|ALT_INV_comb_old_reg\(3) <= NOT \cic_1|comb_old_reg\(3);
\cic_1|ALT_INV_comb_in_reg\(3) <= NOT \cic_1|comb_in_reg\(3);
\cic_1|ALT_INV_integrator_reg\(4) <= NOT \cic_1|integrator_reg\(4);
\mixer_1|ALT_INV_mixer_reg\(6) <= NOT \mixer_1|mixer_reg\(6);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(3) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].x\(3);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(2) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].x\(2);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(5) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].z\(5);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(11) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].z\(11);
\cic_1|ALT_INV_comb_reg\(2) <= NOT \cic_1|comb_reg\(2);
\cic_1|ALT_INV_comb_old_reg\(4) <= NOT \cic_1|comb_old_reg\(4);
\cic_1|ALT_INV_comb_in_reg\(4) <= NOT \cic_1|comb_in_reg\(4);
\cic_1|ALT_INV_integrator_reg\(5) <= NOT \cic_1|integrator_reg\(5);
\mixer_1|ALT_INV_mixer_reg\(7) <= NOT \mixer_1|mixer_reg\(7);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(4) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].x\(4);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(3) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].x\(3);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(6) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].z\(6);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(12) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].z\(12);
\cic_1|ALT_INV_comb_old_reg\(5) <= NOT \cic_1|comb_old_reg\(5);
\cic_1|ALT_INV_comb_in_reg\(5) <= NOT \cic_1|comb_in_reg\(5);
\cic_1|ALT_INV_integrator_reg\(6) <= NOT \cic_1|integrator_reg\(6);
\mixer_1|ALT_INV_mixer_reg\(8) <= NOT \mixer_1|mixer_reg\(8);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(4) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].x\(4);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(7) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].z\(7);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(13) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].z\(13);
\cic_1|ALT_INV_comb_old_reg\(6) <= NOT \cic_1|comb_old_reg\(6);
\cic_1|ALT_INV_comb_in_reg\(6) <= NOT \cic_1|comb_in_reg\(6);
\mixer_1|ALT_INV_mixer_reg\(9) <= NOT \mixer_1|mixer_reg\(9);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(10) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].y\(10);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(9) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].y\(9);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(8) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].y\(8);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(7) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].y\(7);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(6) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].y\(6);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(5) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].y\(5);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(4) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].y\(4);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(3) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].y\(3);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(2) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].y\(2);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(1) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].y\(1);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(15) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].x\(15);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(0) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].y\(0);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(5) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].x\(5);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(6) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].x\(6);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(11) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].y\(11);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(7) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].x\(7);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(12) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].y\(12);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(8) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].x\(8);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(13) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].y\(13);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(9) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].x\(9);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(14) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].y\(14);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(10) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].x\(10);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(15) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].y\(15);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(5) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].x\(5);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(11) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].x\(11);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(12) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].x\(12);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(13) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].x\(13);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(14) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].x\(14);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(16) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].x\(16);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(16) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].y\(16);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(8) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].z\(8);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(14) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].z\(14);
\cic_1|ALT_INV_comb_old_reg\(7) <= NOT \cic_1|comb_old_reg\(7);
\cic_1|ALT_INV_comb_in_reg\(7) <= NOT \cic_1|comb_in_reg\(7);
\cic_1|ALT_INV_integrator_reg\(8) <= NOT \cic_1|integrator_reg\(8);
\mixer_1|ALT_INV_mixer_reg\(10) <= NOT \mixer_1|mixer_reg\(10);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(6) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].x\(6);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(9) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].z\(9);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15) <= NOT \cordic_pipelined_1|cordic_rec_reg[1].z\(15);
\cic_1|ALT_INV_comb_old_reg\(8) <= NOT \cic_1|comb_old_reg\(8);
\cic_1|ALT_INV_comb_in_reg\(8) <= NOT \cic_1|comb_in_reg\(8);
\cic_1|ALT_INV_integrator_reg\(9) <= NOT \cic_1|integrator_reg\(9);
\mixer_1|ALT_INV_mixer_reg\(11) <= NOT \mixer_1|mixer_reg\(11);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(7) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].x\(7);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(10) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].z\(10);
\cic_1|ALT_INV_comb_reg\(7) <= NOT \cic_1|comb_reg\(7);
\cic_1|ALT_INV_comb_old_reg\(9) <= NOT \cic_1|comb_old_reg\(9);
\cic_1|ALT_INV_comb_in_reg\(9) <= NOT \cic_1|comb_in_reg\(9);
\cic_1|ALT_INV_integrator_reg\(10) <= NOT \cic_1|integrator_reg\(10);
\mixer_1|ALT_INV_mixer_reg\(12) <= NOT \mixer_1|mixer_reg\(12);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(8) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].x\(8);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(11) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].z\(11);
\cic_1|ALT_INV_comb_old_reg\(10) <= NOT \cic_1|comb_old_reg\(10);
\cic_1|ALT_INV_comb_in_reg\(10) <= NOT \cic_1|comb_in_reg\(10);
\cic_1|ALT_INV_integrator_reg\(11) <= NOT \cic_1|integrator_reg\(11);
\mixer_1|ALT_INV_mixer_reg\(13) <= NOT \mixer_1|mixer_reg\(13);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(9) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].x\(9);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(12) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].z\(12);
\cic_1|ALT_INV_comb_old_reg\(11) <= NOT \cic_1|comb_old_reg\(11);
\cic_1|ALT_INV_comb_in_reg\(11) <= NOT \cic_1|comb_in_reg\(11);
\cic_1|ALT_INV_integrator_reg\(12) <= NOT \cic_1|integrator_reg\(12);
\mixer_1|ALT_INV_mixer_reg\(14) <= NOT \mixer_1|mixer_reg\(14);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(13) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].z\(13);
\cic_1|ALT_INV_comb_reg\(10) <= NOT \cic_1|comb_reg\(10);
\cic_1|ALT_INV_comb_old_reg\(12) <= NOT \cic_1|comb_old_reg\(12);
\cic_1|ALT_INV_comb_in_reg\(12) <= NOT \cic_1|comb_in_reg\(12);
\cic_1|ALT_INV_integrator_reg\(13) <= NOT \cic_1|integrator_reg\(13);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(15) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].y\(15);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(14) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].y\(14);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(13) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].y\(13);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(12) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].y\(12);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(11) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].y\(11);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(10) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].y\(10);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(9) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].y\(9);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(8) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].y\(8);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(7) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].y\(7);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(6) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].y\(6);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(5) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].y\(5);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(4) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].y\(4);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(3) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].y\(3);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(2) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].y\(2);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(1) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].y\(1);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(15) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].x\(15);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(0) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].y\(0);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(10) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].x\(10);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(11) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].x\(11);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(12) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].x\(12);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(13) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].x\(13);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(14) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].x\(14);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(16) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].y\(16);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(16) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].x\(16);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(14) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].z\(14);
\cic_1|ALT_INV_comb_reg\(11) <= NOT \cic_1|comb_reg\(11);
\cic_1|ALT_INV_comb_old_reg\(13) <= NOT \cic_1|comb_old_reg\(13);
\cic_1|ALT_INV_comb_in_reg\(13) <= NOT \cic_1|comb_in_reg\(13);
\cic_1|ALT_INV_integrator_reg\(14) <= NOT \cic_1|integrator_reg\(14);
\cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15) <= NOT \cordic_pipelined_1|cordic_rec_reg[2].z\(15);
\cic_1|ALT_INV_comb_reg\(12) <= NOT \cic_1|comb_reg\(12);
\cic_1|ALT_INV_comb_old_reg\(14) <= NOT \cic_1|comb_old_reg\(14);
\cic_1|ALT_INV_comb_in_reg\(14) <= NOT \cic_1|comb_in_reg\(14);
\cic_1|ALT_INV_integrator_reg\(15) <= NOT \cic_1|integrator_reg\(15);
\cic_1|ALT_INV_comb_reg\(13) <= NOT \cic_1|comb_reg\(13);
\cic_1|ALT_INV_comb_old_reg\(15) <= NOT \cic_1|comb_old_reg\(15);
\cic_1|ALT_INV_comb_in_reg\(15) <= NOT \cic_1|comb_in_reg\(15);
\cic_1|ALT_INV_integrator_reg\(16) <= NOT \cic_1|integrator_reg\(16);
\cic_1|ALT_INV_comb_old_reg\(16) <= NOT \cic_1|comb_old_reg\(16);
\cic_1|ALT_INV_comb_in_reg\(16) <= NOT \cic_1|comb_in_reg\(16);
\cic_1|ALT_INV_integrator_reg\(17) <= NOT \cic_1|integrator_reg\(17);
\cic_1|ALT_INV_comb_old_reg\(17) <= NOT \cic_1|comb_old_reg\(17);
\cic_1|ALT_INV_comb_in_reg\(17) <= NOT \cic_1|comb_in_reg\(17);
\cic_1|ALT_INV_integrator_reg\(18) <= NOT \cic_1|integrator_reg\(18);
\cic_1|ALT_INV_comb_reg\(16) <= NOT \cic_1|comb_reg\(16);
\cic_1|ALT_INV_comb_old_reg\(18) <= NOT \cic_1|comb_old_reg\(18);
\cic_1|ALT_INV_comb_in_reg\(18) <= NOT \cic_1|comb_in_reg\(18);
\cic_1|ALT_INV_integrator_reg\(19) <= NOT \cic_1|integrator_reg\(19);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data~10_combout\ <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~10_combout\;
\cic_1|ALT_INV_comb_old_reg\(19) <= NOT \cic_1|comb_old_reg\(19);
\cic_1|ALT_INV_comb_in_reg\(19) <= NOT \cic_1|comb_in_reg\(19);
\cic_1|ALT_INV_integrator_reg\(20) <= NOT \cic_1|integrator_reg\(20);
\cic_1|ALT_INV_comb_reg\(18) <= NOT \cic_1|comb_reg\(18);
\cic_1|ALT_INV_comb_old_reg\(20) <= NOT \cic_1|comb_old_reg\(20);
\cic_1|ALT_INV_comb_in_reg\(20) <= NOT \cic_1|comb_in_reg\(20);
\cic_1|ALT_INV_integrator_reg\(21) <= NOT \cic_1|integrator_reg\(21);
\cic_1|ALT_INV_comb_reg\(19) <= NOT \cic_1|comb_reg\(19);
\cic_1|ALT_INV_comb_old_reg\(21) <= NOT \cic_1|comb_old_reg\(21);
\cic_1|ALT_INV_comb_in_reg\(21) <= NOT \cic_1|comb_in_reg\(21);
\cic_1|ALT_INV_integrator_reg\(22) <= NOT \cic_1|integrator_reg\(22);
\cic_1|ALT_INV_comb_reg\(20) <= NOT \cic_1|comb_reg\(20);
\cic_1|ALT_INV_comb_old_reg\(22) <= NOT \cic_1|comb_old_reg\(22);
\cic_1|ALT_INV_comb_in_reg\(22) <= NOT \cic_1|comb_in_reg\(22);
\cic_1|ALT_INV_integrator_reg\(23) <= NOT \cic_1|integrator_reg\(23);
\mixer_1|ALT_INV_mixer_reg\(15) <= NOT \mixer_1|mixer_reg\(15);
\cic_1|ALT_INV_comb_old_reg\(23) <= NOT \cic_1|comb_old_reg\(23);
\cic_1|ALT_INV_comb_in_reg\(23) <= NOT \cic_1|comb_in_reg\(23);
\cic_1|ALT_INV_integrator_reg\(24) <= NOT \cic_1|integrator_reg\(24);
\cic_1|ALT_INV_comb_reg\(22) <= NOT \cic_1|comb_reg\(22);
\cic_1|ALT_INV_comb_old_reg\(24) <= NOT \cic_1|comb_old_reg\(24);
\cic_1|ALT_INV_comb_in_reg\(24) <= NOT \cic_1|comb_in_reg\(24);
\cic_1|ALT_INV_integrator_reg\(25) <= NOT \cic_1|integrator_reg\(25);
\cic_1|ALT_INV_comb_old_reg\(25) <= NOT \cic_1|comb_old_reg\(25);
\cic_1|ALT_INV_comb_in_reg\(25) <= NOT \cic_1|comb_in_reg\(25);
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(24) <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(24);
\cic_1|ALT_INV_comb_reg\(24) <= NOT \cic_1|comb_reg\(24);
\cic_1|ALT_INV_valid_R_sync_int\(1) <= NOT \cic_1|valid_R_sync_int\(1);
\cic_1|ALT_INV_en_comb~q\ <= NOT \cic_1|en_comb~q\;
\cic_1|ALT_INV_valid_L_sync_int\(1) <= NOT \cic_1|valid_L_sync_int\(1);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~4_combout\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\;
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~3_combout\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\;
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~1_combout\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\;
\cic_1|ALT_INV_valid_R_int~q\ <= NOT \cic_1|valid_R_int~q\;
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~0_combout\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\;
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~3_combout\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\;
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~2_combout\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\;
\cic_1|ALT_INV_LessThan0~0_combout\ <= NOT \cic_1|LessThan0~0_combout\;
\rsync_1|ALT_INV_rst_reg\(1) <= NOT \rsync_1|rst_reg\(1);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~0_combout\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\;
\cic_1|ALT_INV_comb_reg\(25) <= NOT \cic_1|comb_reg\(25);
\cic_1|ALT_INV_valid_L_int~q\ <= NOT \cic_1|valid_L_int~q\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_Selector1~0_combout\ <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector1~0_combout\;
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[6]~6_combout\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\;
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[5]~5_combout\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\;
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[4]~4_combout\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\;
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[3]~3_combout\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\;
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[2]~2_combout\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\;
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[1]~1_combout\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\;
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[0]~0_combout\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\;
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\;
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\;
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\;
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_comb~1_combout\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\;
\audio_ip_1|audio_0|ALT_INV_WideOr1~1_combout\ <= NOT \audio_ip_1|audio_0|WideOr1~1_combout\;
\cic_1|ALT_INV_valid_R~q\ <= NOT \cic_1|valid_R~q\;
\audio_ip_1|audio_0|ALT_INV_WideOr1~0_combout\ <= NOT \audio_ip_1|audio_0|WideOr1~0_combout\;
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\;
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\;
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\;
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0);
\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\ <= NOT \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\;
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_comb~0_combout\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\;
\audio_ip_1|audio_0|ALT_INV_WideOr0~1_combout\ <= NOT \audio_ip_1|audio_0|WideOr0~1_combout\;
\audio_ip_1|audio_0|ALT_INV_WideOr0~0_combout\ <= NOT \audio_ip_1|audio_0|WideOr0~0_combout\;
\cic_1|ALT_INV_valid_L~q\ <= NOT \cic_1|valid_L~q\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_Add0~0_combout\ <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Add0~0_combout\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\ <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\ <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\;
\audio_ip_1|audio_0|Bit_Clock_Edges|ALT_INV_cur_test_clk~q\ <= NOT \audio_ip_1|audio_0|Bit_Clock_Edges|cur_test_clk~q\;
\audio_ip_1|audio_0|Bit_Clock_Edges|ALT_INV_last_test_clk~q\ <= NOT \audio_ip_1|audio_0|Bit_Clock_Edges|last_test_clk~q\;
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\;
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\;
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\;
\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\ <= NOT \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\;
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\;
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\;
\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\ <= NOT \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\;
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_always3~0_combout\ <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|always3~0_combout\;
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(0) <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always1~0_combout\ <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always1~0_combout\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_middle_of_high_level~1_combout\ <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~1_combout\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_middle_of_high_level~0_combout\ <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~0_combout\;
\rsync_2|ALT_INV_rst_reg\(1) <= NOT \rsync_2|rst_reg\(1);
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_always1~0_combout\ <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|always1~0_combout\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_0_IDLE~q\ <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE~q\;
\cordic_pipelined_1|ALT_INV_Add79~60_combout\ <= NOT \cordic_pipelined_1|Add79~60_combout\;
\cordic_Control_1|ALT_INV_Add0~81_sumout\ <= NOT \cordic_Control_1|Add0~81_sumout\;
\cordic_Control_1|ALT_INV_Add0~77_sumout\ <= NOT \cordic_Control_1|Add0~77_sumout\;
\cordic_Control_1|ALT_INV_Add0~73_sumout\ <= NOT \cordic_Control_1|Add0~73_sumout\;
\cordic_pipelined_1|ALT_INV_Add16~57_sumout\ <= NOT \cordic_pipelined_1|Add16~57_sumout\;
\cordic_pipelined_1|ALT_INV_Add10~49_sumout\ <= NOT \cordic_pipelined_1|Add10~49_sumout\;
\cordic_Control_1|ALT_INV_Add0~69_sumout\ <= NOT \cordic_Control_1|Add0~69_sumout\;
\cordic_Control_1|ALT_INV_Add0~65_sumout\ <= NOT \cordic_Control_1|Add0~65_sumout\;
\cordic_pipelined_1|ALT_INV_Add22~57_sumout\ <= NOT \cordic_pipelined_1|Add22~57_sumout\;
\cordic_pipelined_1|ALT_INV_Add16~53_sumout\ <= NOT \cordic_pipelined_1|Add16~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add16~49_sumout\ <= NOT \cordic_pipelined_1|Add16~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add10~45_sumout\ <= NOT \cordic_pipelined_1|Add10~45_sumout\;
\cordic_Control_1|ALT_INV_Add0~61_sumout\ <= NOT \cordic_Control_1|Add0~61_sumout\;
\cordic_pipelined_1|ALT_INV_Add22~53_sumout\ <= NOT \cordic_pipelined_1|Add22~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add22~49_sumout\ <= NOT \cordic_pipelined_1|Add22~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add16~45_sumout\ <= NOT \cordic_pipelined_1|Add16~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add10~41_sumout\ <= NOT \cordic_pipelined_1|Add10~41_sumout\;
\cordic_Control_1|ALT_INV_Add0~53_sumout\ <= NOT \cordic_Control_1|Add0~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add22~45_sumout\ <= NOT \cordic_pipelined_1|Add22~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add16~41_sumout\ <= NOT \cordic_pipelined_1|Add16~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add10~37_sumout\ <= NOT \cordic_pipelined_1|Add10~37_sumout\;
\cordic_Control_1|ALT_INV_Add0~45_sumout\ <= NOT \cordic_Control_1|Add0~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add22~41_sumout\ <= NOT \cordic_pipelined_1|Add22~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add16~37_sumout\ <= NOT \cordic_pipelined_1|Add16~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add10~33_sumout\ <= NOT \cordic_pipelined_1|Add10~33_sumout\;
\cordic_Control_1|ALT_INV_Add0~37_sumout\ <= NOT \cordic_Control_1|Add0~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add34~61_sumout\ <= NOT \cordic_pipelined_1|Add34~61_sumout\;
\cordic_pipelined_1|ALT_INV_Add34~57_sumout\ <= NOT \cordic_pipelined_1|Add34~57_sumout\;
\cordic_pipelined_1|ALT_INV_Add34~53_sumout\ <= NOT \cordic_pipelined_1|Add34~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add34~49_sumout\ <= NOT \cordic_pipelined_1|Add34~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add22~37_sumout\ <= NOT \cordic_pipelined_1|Add22~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add16~33_sumout\ <= NOT \cordic_pipelined_1|Add16~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add10~29_sumout\ <= NOT \cordic_pipelined_1|Add10~29_sumout\;
\cordic_Control_1|ALT_INV_Add0~29_sumout\ <= NOT \cordic_Control_1|Add0~29_sumout\;
\cordic_Control_1|ALT_INV_Add0~25_sumout\ <= NOT \cordic_Control_1|Add0~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add40~61_sumout\ <= NOT \cordic_pipelined_1|Add40~61_sumout\;
\cordic_pipelined_1|ALT_INV_Add40~57_sumout\ <= NOT \cordic_pipelined_1|Add40~57_sumout\;
\cordic_pipelined_1|ALT_INV_Add40~53_sumout\ <= NOT \cordic_pipelined_1|Add40~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add40~49_sumout\ <= NOT \cordic_pipelined_1|Add40~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add34~45_sumout\ <= NOT \cordic_pipelined_1|Add34~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add22~33_sumout\ <= NOT \cordic_pipelined_1|Add22~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add16~29_sumout\ <= NOT \cordic_pipelined_1|Add16~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add10~25_sumout\ <= NOT \cordic_pipelined_1|Add10~25_sumout\;
\cordic_Control_1|ALT_INV_Add0~21_sumout\ <= NOT \cordic_Control_1|Add0~21_sumout\;
\cordic_Control_1|ALT_INV_Add1~69_sumout\ <= NOT \cordic_Control_1|Add1~69_sumout\;
\cordic_Control_1|ALT_INV_Add1~49_sumout\ <= NOT \cordic_Control_1|Add1~49_sumout\;
\cordic_Control_1|ALT_INV_Add1~45_sumout\ <= NOT \cordic_Control_1|Add1~45_sumout\;
\cordic_Control_1|ALT_INV_Add1~37_sumout\ <= NOT \cordic_Control_1|Add1~37_sumout\;
\cordic_Control_1|ALT_INV_Add1~33_sumout\ <= NOT \cordic_Control_1|Add1~33_sumout\;
\cordic_Control_1|ALT_INV_Add1~17_sumout\ <= NOT \cordic_Control_1|Add1~17_sumout\;
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0);
\cordic_pipelined_1|ALT_INV_Add46~57_sumout\ <= NOT \cordic_pipelined_1|Add46~57_sumout\;
\cordic_pipelined_1|ALT_INV_Add46~53_sumout\ <= NOT \cordic_pipelined_1|Add46~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add46~49_sumout\ <= NOT \cordic_pipelined_1|Add46~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add40~45_sumout\ <= NOT \cordic_pipelined_1|Add40~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add34~41_sumout\ <= NOT \cordic_pipelined_1|Add34~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add22~29_sumout\ <= NOT \cordic_pipelined_1|Add22~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add16~25_sumout\ <= NOT \cordic_pipelined_1|Add16~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add10~21_sumout\ <= NOT \cordic_pipelined_1|Add10~21_sumout\;
\cordic_Control_1|ALT_INV_Add0~17_sumout\ <= NOT \cordic_Control_1|Add0~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add52~49_sumout\ <= NOT \cordic_pipelined_1|Add52~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add46~45_sumout\ <= NOT \cordic_pipelined_1|Add46~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add40~41_sumout\ <= NOT \cordic_pipelined_1|Add40~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add34~37_sumout\ <= NOT \cordic_pipelined_1|Add34~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add22~25_sumout\ <= NOT \cordic_pipelined_1|Add22~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add16~21_sumout\ <= NOT \cordic_pipelined_1|Add16~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add10~17_sumout\ <= NOT \cordic_pipelined_1|Add10~17_sumout\;
\cordic_Control_1|ALT_INV_Add0~13_sumout\ <= NOT \cordic_Control_1|Add0~13_sumout\;
\cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[37]\ <= NOT \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[37]\;
\cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[36]\ <= NOT \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[36]\;
\cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[35]\ <= NOT \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[35]\;
\cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[34]\ <= NOT \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[34]\;
\cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[33]\ <= NOT \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[33]\;
\cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[32]\ <= NOT \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[32]\;
\cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[31]\ <= NOT \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[31]\;
\cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[30]\ <= NOT \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[30]\;
\cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[29]\ <= NOT \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[29]\;
\cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[28]\ <= NOT \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[28]\;
\cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[27]\ <= NOT \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[27]\;
\cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[26]\ <= NOT \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[26]\;
\cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[25]\ <= NOT \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[25]\;
\cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[24]\ <= NOT \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[24]\;
\cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[23]\ <= NOT \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[23]\;
\cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[22]\ <= NOT \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[22]\;
\cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[21]\ <= NOT \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[21]\;
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(1) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(1);
\cordic_pipelined_1|ALT_INV_Add8~65_sumout\ <= NOT \cordic_pipelined_1|Add8~65_sumout\;
\cordic_pipelined_1|ALT_INV_Add14~65_sumout\ <= NOT \cordic_pipelined_1|Add14~65_sumout\;
\cordic_pipelined_1|ALT_INV_Add20~65_sumout\ <= NOT \cordic_pipelined_1|Add20~65_sumout\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(24) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(24);
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(25) <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(25);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(24) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(24);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(28) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(28);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\cic_1|ALT_INV_count_reg\(5) <= NOT \cic_1|count_reg\(5);
\cic_1|ALT_INV_count_reg\(8) <= NOT \cic_1|count_reg\(8);
\cic_1|ALT_INV_count_reg\(9) <= NOT \cic_1|count_reg\(9);
\cic_1|ALT_INV_count_reg\(7) <= NOT \cic_1|count_reg\(7);
\cic_1|ALT_INV_count_reg\(3) <= NOT \cic_1|count_reg\(3);
\cic_1|ALT_INV_count_reg\(4) <= NOT \cic_1|count_reg\(4);
\cic_1|ALT_INV_count_reg\(6) <= NOT \cic_1|count_reg\(6);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(25) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(25);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(25) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(25);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(29) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(29);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\;
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(5) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space\(5);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(2) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space\(2);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(3) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space\(3);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(4) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space\(4);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(6) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space\(6);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(7) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space\(7);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(1) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space\(1);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(0) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space\(0);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\;
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\;
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(0) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space\(0);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(4) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space\(4);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(1) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space\(1);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(3) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space\(3);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(2) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space\(2);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(7) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space\(7);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(5) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space\(5);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(6) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space\(6);
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_3_START_BIT~q\ <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT~q\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(26) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(26);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_2_RESTART_BIT~q\ <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT~q\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(26) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(26);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(30) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(30);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\ <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~q\;
\audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\ <= NOT \audio_ip_1|audio_0|done_dac_channel_sync~q\;
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(2) <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(2);
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(1) <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1);
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(3) <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(3);
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(5) <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(5);
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(4) <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_counter\(4) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter\(4);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_counter\(3) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter\(3);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_counter\(2) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter\(2);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_counter\(1) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter\(1);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_counter\(0) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter\(0);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_middle_of_low_level~q\ <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~q\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_4_TRANSFER~q\ <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER~q\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(5) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(5);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(6) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(6);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(7) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(7);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(8) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(8);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(1) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(1);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(2) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(2);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(9) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(9);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(10) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(10);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(3) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(3);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(4) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(4);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_transfer_complete~q\ <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|transfer_complete~q\;
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_auto_init_complete~q\ <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_5_STOP_BIT~q\ <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT~q\;
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_transfer_data~q\ <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|transfer_data~q\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_middle_of_high_level~q\ <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(11) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(11);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_new_clk~q\ <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|new_clk~q\;
\cordic_pipelined_1|ALT_INV_Add52~45_sumout\ <= NOT \cordic_pipelined_1|Add52~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add46~41_sumout\ <= NOT \cordic_pipelined_1|Add46~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add40~37_sumout\ <= NOT \cordic_pipelined_1|Add40~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add34~33_sumout\ <= NOT \cordic_pipelined_1|Add34~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add22~21_sumout\ <= NOT \cordic_pipelined_1|Add22~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add16~17_sumout\ <= NOT \cordic_pipelined_1|Add16~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add10~13_sumout\ <= NOT \cordic_pipelined_1|Add10~13_sumout\;
\cordic_Control_1|ALT_INV_Add0~9_sumout\ <= NOT \cordic_Control_1|Add0~9_sumout\;
\cordic_Control_1|ALT_INV_Add0~5_sumout\ <= NOT \cordic_Control_1|Add0~5_sumout\;
\cordic_Control_1|ALT_INV_Add0~1_sumout\ <= NOT \cordic_Control_1|Add0~1_sumout\;
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(2) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(2);
\cordic_pipelined_1|ALT_INV_Add8~61_sumout\ <= NOT \cordic_pipelined_1|Add8~61_sumout\;
\cordic_pipelined_1|ALT_INV_Add14~61_sumout\ <= NOT \cordic_pipelined_1|Add14~61_sumout\;
\cordic_pipelined_1|ALT_INV_Add20~61_sumout\ <= NOT \cordic_pipelined_1|Add20~61_sumout\;
\cordic_pipelined_1|ALT_INV_Add32~65_sumout\ <= NOT \cordic_pipelined_1|Add32~65_sumout\;
\cordic_pipelined_1|ALT_INV_Add38~65_sumout\ <= NOT \cordic_pipelined_1|Add38~65_sumout\;
\cordic_pipelined_1|ALT_INV_Add44~65_sumout\ <= NOT \cordic_pipelined_1|Add44~65_sumout\;
\cordic_pipelined_1|ALT_INV_Add50~65_sumout\ <= NOT \cordic_pipelined_1|Add50~65_sumout\;
\cordic_pipelined_1|ALT_INV_Add70~57_sumout\ <= NOT \cordic_pipelined_1|Add70~57_sumout\;
\cordic_pipelined_1|ALT_INV_Add64~53_sumout\ <= NOT \cordic_pipelined_1|Add64~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add52~41_sumout\ <= NOT \cordic_pipelined_1|Add52~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add46~37_sumout\ <= NOT \cordic_pipelined_1|Add46~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add40~33_sumout\ <= NOT \cordic_pipelined_1|Add40~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add34~29_sumout\ <= NOT \cordic_pipelined_1|Add34~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add22~17_sumout\ <= NOT \cordic_pipelined_1|Add22~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add16~13_sumout\ <= NOT \cordic_pipelined_1|Add16~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add10~9_sumout\ <= NOT \cordic_pipelined_1|Add10~9_sumout\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_new_data~q\ <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|new_data~q\;
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(3) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(3);
\cordic_pipelined_1|ALT_INV_Add6~65_sumout\ <= NOT \cordic_pipelined_1|Add6~65_sumout\;
\cordic_pipelined_1|ALT_INV_Add6~61_sumout\ <= NOT \cordic_pipelined_1|Add6~61_sumout\;
\cordic_pipelined_1|ALT_INV_Add6~57_sumout\ <= NOT \cordic_pipelined_1|Add6~57_sumout\;
\cordic_pipelined_1|ALT_INV_Add6~53_sumout\ <= NOT \cordic_pipelined_1|Add6~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add6~49_sumout\ <= NOT \cordic_pipelined_1|Add6~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add8~57_sumout\ <= NOT \cordic_pipelined_1|Add8~57_sumout\;
\cordic_pipelined_1|ALT_INV_Add14~57_sumout\ <= NOT \cordic_pipelined_1|Add14~57_sumout\;
\cordic_pipelined_1|ALT_INV_Add8~53_sumout\ <= NOT \cordic_pipelined_1|Add8~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add6~45_sumout\ <= NOT \cordic_pipelined_1|Add6~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add20~57_sumout\ <= NOT \cordic_pipelined_1|Add20~57_sumout\;
\cordic_pipelined_1|ALT_INV_Add8~49_sumout\ <= NOT \cordic_pipelined_1|Add8~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add6~41_sumout\ <= NOT \cordic_pipelined_1|Add6~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add8~45_sumout\ <= NOT \cordic_pipelined_1|Add8~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add6~37_sumout\ <= NOT \cordic_pipelined_1|Add6~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add32~61_sumout\ <= NOT \cordic_pipelined_1|Add32~61_sumout\;
\cordic_pipelined_1|ALT_INV_Add8~41_sumout\ <= NOT \cordic_pipelined_1|Add8~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add6~33_sumout\ <= NOT \cordic_pipelined_1|Add6~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add38~61_sumout\ <= NOT \cordic_pipelined_1|Add38~61_sumout\;
\cordic_pipelined_1|ALT_INV_Add8~37_sumout\ <= NOT \cordic_pipelined_1|Add8~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add6~29_sumout\ <= NOT \cordic_pipelined_1|Add6~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add44~61_sumout\ <= NOT \cordic_pipelined_1|Add44~61_sumout\;
\cordic_pipelined_1|ALT_INV_Add8~33_sumout\ <= NOT \cordic_pipelined_1|Add8~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add6~25_sumout\ <= NOT \cordic_pipelined_1|Add6~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add50~61_sumout\ <= NOT \cordic_pipelined_1|Add50~61_sumout\;
\cordic_pipelined_1|ALT_INV_Add8~29_sumout\ <= NOT \cordic_pipelined_1|Add8~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add6~21_sumout\ <= NOT \cordic_pipelined_1|Add6~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add8~25_sumout\ <= NOT \cordic_pipelined_1|Add8~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add6~17_sumout\ <= NOT \cordic_pipelined_1|Add6~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add8~21_sumout\ <= NOT \cordic_pipelined_1|Add8~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add62~65_sumout\ <= NOT \cordic_pipelined_1|Add62~65_sumout\;
\cordic_pipelined_1|ALT_INV_Add8~17_sumout\ <= NOT \cordic_pipelined_1|Add8~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add6~13_sumout\ <= NOT \cordic_pipelined_1|Add6~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add68~65_sumout\ <= NOT \cordic_pipelined_1|Add68~65_sumout\;
\cordic_pipelined_1|ALT_INV_Add8~13_sumout\ <= NOT \cordic_pipelined_1|Add8~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add6~9_sumout\ <= NOT \cordic_pipelined_1|Add6~9_sumout\;
\cordic_pipelined_1|ALT_INV_Add74~65_sumout\ <= NOT \cordic_pipelined_1|Add74~65_sumout\;
\cordic_pipelined_1|ALT_INV_Add8~9_sumout\ <= NOT \cordic_pipelined_1|Add8~9_sumout\;
\cordic_pipelined_1|ALT_INV_Add6~5_sumout\ <= NOT \cordic_pipelined_1|Add6~5_sumout\;
\cordic_pipelined_1|ALT_INV_Add8~5_sumout\ <= NOT \cordic_pipelined_1|Add8~5_sumout\;
\cordic_pipelined_1|ALT_INV_Add6~1_sumout\ <= NOT \cordic_pipelined_1|Add6~1_sumout\;
\cordic_pipelined_1|ALT_INV_Add8~1_sumout\ <= NOT \cordic_pipelined_1|Add8~1_sumout\;
\cordic_pipelined_1|ALT_INV_Add76~57_sumout\ <= NOT \cordic_pipelined_1|Add76~57_sumout\;
\cordic_pipelined_1|ALT_INV_Add73~57_sumout\ <= NOT \cordic_pipelined_1|Add73~57_sumout\;
\cordic_pipelined_1|ALT_INV_Add76~53_sumout\ <= NOT \cordic_pipelined_1|Add76~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add73~53_sumout\ <= NOT \cordic_pipelined_1|Add73~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add70~53_sumout\ <= NOT \cordic_pipelined_1|Add70~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add64~49_sumout\ <= NOT \cordic_pipelined_1|Add64~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add52~37_sumout\ <= NOT \cordic_pipelined_1|Add52~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add46~33_sumout\ <= NOT \cordic_pipelined_1|Add46~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add40~29_sumout\ <= NOT \cordic_pipelined_1|Add40~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add34~25_sumout\ <= NOT \cordic_pipelined_1|Add34~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add22~13_sumout\ <= NOT \cordic_pipelined_1|Add22~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add16~9_sumout\ <= NOT \cordic_pipelined_1|Add16~9_sumout\;
\cordic_pipelined_1|ALT_INV_Add10~5_sumout\ <= NOT \cordic_pipelined_1|Add10~5_sumout\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(0) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(0);
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(1) <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(1);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(4) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(4);
\cordic_pipelined_1|ALT_INV_Add12~65_sumout\ <= NOT \cordic_pipelined_1|Add12~65_sumout\;
\cordic_pipelined_1|ALT_INV_Add12~61_sumout\ <= NOT \cordic_pipelined_1|Add12~61_sumout\;
\cordic_pipelined_1|ALT_INV_Add12~57_sumout\ <= NOT \cordic_pipelined_1|Add12~57_sumout\;
\cordic_pipelined_1|ALT_INV_Add12~53_sumout\ <= NOT \cordic_pipelined_1|Add12~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add12~49_sumout\ <= NOT \cordic_pipelined_1|Add12~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add12~45_sumout\ <= NOT \cordic_pipelined_1|Add12~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add12~41_sumout\ <= NOT \cordic_pipelined_1|Add12~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add14~53_sumout\ <= NOT \cordic_pipelined_1|Add14~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add20~53_sumout\ <= NOT \cordic_pipelined_1|Add20~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add14~49_sumout\ <= NOT \cordic_pipelined_1|Add14~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add12~37_sumout\ <= NOT \cordic_pipelined_1|Add12~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add14~45_sumout\ <= NOT \cordic_pipelined_1|Add14~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add12~33_sumout\ <= NOT \cordic_pipelined_1|Add12~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add32~57_sumout\ <= NOT \cordic_pipelined_1|Add32~57_sumout\;
\cordic_pipelined_1|ALT_INV_Add14~41_sumout\ <= NOT \cordic_pipelined_1|Add14~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add12~29_sumout\ <= NOT \cordic_pipelined_1|Add12~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add38~57_sumout\ <= NOT \cordic_pipelined_1|Add38~57_sumout\;
\cordic_pipelined_1|ALT_INV_Add14~37_sumout\ <= NOT \cordic_pipelined_1|Add14~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add12~25_sumout\ <= NOT \cordic_pipelined_1|Add12~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add44~57_sumout\ <= NOT \cordic_pipelined_1|Add44~57_sumout\;
\cordic_pipelined_1|ALT_INV_Add14~33_sumout\ <= NOT \cordic_pipelined_1|Add14~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add12~21_sumout\ <= NOT \cordic_pipelined_1|Add12~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add14~29_sumout\ <= NOT \cordic_pipelined_1|Add14~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add50~57_sumout\ <= NOT \cordic_pipelined_1|Add50~57_sumout\;
\cordic_pipelined_1|ALT_INV_Add14~25_sumout\ <= NOT \cordic_pipelined_1|Add14~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add12~17_sumout\ <= NOT \cordic_pipelined_1|Add12~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add14~21_sumout\ <= NOT \cordic_pipelined_1|Add14~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add12~13_sumout\ <= NOT \cordic_pipelined_1|Add12~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add62~61_sumout\ <= NOT \cordic_pipelined_1|Add62~61_sumout\;
\cordic_pipelined_1|ALT_INV_Add14~17_sumout\ <= NOT \cordic_pipelined_1|Add14~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add12~9_sumout\ <= NOT \cordic_pipelined_1|Add12~9_sumout\;
\cordic_pipelined_1|ALT_INV_Add68~61_sumout\ <= NOT \cordic_pipelined_1|Add68~61_sumout\;
\cordic_pipelined_1|ALT_INV_Add14~13_sumout\ <= NOT \cordic_pipelined_1|Add14~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add12~5_sumout\ <= NOT \cordic_pipelined_1|Add12~5_sumout\;
\cordic_pipelined_1|ALT_INV_Add74~61_sumout\ <= NOT \cordic_pipelined_1|Add74~61_sumout\;
\cordic_pipelined_1|ALT_INV_Add14~9_sumout\ <= NOT \cordic_pipelined_1|Add14~9_sumout\;
\cordic_pipelined_1|ALT_INV_Add14~5_sumout\ <= NOT \cordic_pipelined_1|Add14~5_sumout\;
\cordic_pipelined_1|ALT_INV_Add14~1_sumout\ <= NOT \cordic_pipelined_1|Add14~1_sumout\;
\cordic_pipelined_1|ALT_INV_Add12~1_sumout\ <= NOT \cordic_pipelined_1|Add12~1_sumout\;
\cordic_pipelined_1|ALT_INV_Add76~49_sumout\ <= NOT \cordic_pipelined_1|Add76~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add73~49_sumout\ <= NOT \cordic_pipelined_1|Add73~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add70~49_sumout\ <= NOT \cordic_pipelined_1|Add70~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add64~45_sumout\ <= NOT \cordic_pipelined_1|Add64~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add52~33_sumout\ <= NOT \cordic_pipelined_1|Add52~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add46~29_sumout\ <= NOT \cordic_pipelined_1|Add46~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add40~25_sumout\ <= NOT \cordic_pipelined_1|Add40~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add34~21_sumout\ <= NOT \cordic_pipelined_1|Add34~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add22~9_sumout\ <= NOT \cordic_pipelined_1|Add22~9_sumout\;
\cordic_pipelined_1|ALT_INV_Add16~5_sumout\ <= NOT \cordic_pipelined_1|Add16~5_sumout\;
\cordic_pipelined_1|ALT_INV_Add10~1_sumout\ <= NOT \cordic_pipelined_1|Add10~1_sumout\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(1) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(1);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(1) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(1);
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(2) <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(2);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(5) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(5);
\cordic_pipelined_1|ALT_INV_Add18~65_sumout\ <= NOT \cordic_pipelined_1|Add18~65_sumout\;
\cordic_pipelined_1|ALT_INV_Add18~61_sumout\ <= NOT \cordic_pipelined_1|Add18~61_sumout\;
\cordic_pipelined_1|ALT_INV_Add18~57_sumout\ <= NOT \cordic_pipelined_1|Add18~57_sumout\;
\cordic_pipelined_1|ALT_INV_Add18~53_sumout\ <= NOT \cordic_pipelined_1|Add18~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add18~49_sumout\ <= NOT \cordic_pipelined_1|Add18~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add18~45_sumout\ <= NOT \cordic_pipelined_1|Add18~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add18~41_sumout\ <= NOT \cordic_pipelined_1|Add18~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add18~37_sumout\ <= NOT \cordic_pipelined_1|Add18~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add18~33_sumout\ <= NOT \cordic_pipelined_1|Add18~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add20~49_sumout\ <= NOT \cordic_pipelined_1|Add20~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add20~45_sumout\ <= NOT \cordic_pipelined_1|Add20~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add18~29_sumout\ <= NOT \cordic_pipelined_1|Add18~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add32~53_sumout\ <= NOT \cordic_pipelined_1|Add32~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add20~41_sumout\ <= NOT \cordic_pipelined_1|Add20~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add18~25_sumout\ <= NOT \cordic_pipelined_1|Add18~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add20~37_sumout\ <= NOT \cordic_pipelined_1|Add20~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add38~53_sumout\ <= NOT \cordic_pipelined_1|Add38~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add20~33_sumout\ <= NOT \cordic_pipelined_1|Add20~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add18~21_sumout\ <= NOT \cordic_pipelined_1|Add18~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add44~53_sumout\ <= NOT \cordic_pipelined_1|Add44~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add20~29_sumout\ <= NOT \cordic_pipelined_1|Add20~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add18~17_sumout\ <= NOT \cordic_pipelined_1|Add18~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add50~53_sumout\ <= NOT \cordic_pipelined_1|Add50~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add20~25_sumout\ <= NOT \cordic_pipelined_1|Add20~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add18~13_sumout\ <= NOT \cordic_pipelined_1|Add18~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add20~21_sumout\ <= NOT \cordic_pipelined_1|Add20~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add18~9_sumout\ <= NOT \cordic_pipelined_1|Add18~9_sumout\;
\cordic_pipelined_1|ALT_INV_Add62~57_sumout\ <= NOT \cordic_pipelined_1|Add62~57_sumout\;
\cordic_pipelined_1|ALT_INV_Add20~17_sumout\ <= NOT \cordic_pipelined_1|Add20~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add18~5_sumout\ <= NOT \cordic_pipelined_1|Add18~5_sumout\;
\cordic_pipelined_1|ALT_INV_Add68~57_sumout\ <= NOT \cordic_pipelined_1|Add68~57_sumout\;
\cordic_pipelined_1|ALT_INV_Add20~13_sumout\ <= NOT \cordic_pipelined_1|Add20~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add74~57_sumout\ <= NOT \cordic_pipelined_1|Add74~57_sumout\;
\cordic_pipelined_1|ALT_INV_Add20~9_sumout\ <= NOT \cordic_pipelined_1|Add20~9_sumout\;
\cordic_pipelined_1|ALT_INV_Add20~5_sumout\ <= NOT \cordic_pipelined_1|Add20~5_sumout\;
\cordic_pipelined_1|ALT_INV_Add18~1_sumout\ <= NOT \cordic_pipelined_1|Add18~1_sumout\;
\cordic_pipelined_1|ALT_INV_Add20~1_sumout\ <= NOT \cordic_pipelined_1|Add20~1_sumout\;
\cordic_pipelined_1|ALT_INV_Add76~45_sumout\ <= NOT \cordic_pipelined_1|Add76~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add73~45_sumout\ <= NOT \cordic_pipelined_1|Add73~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add70~45_sumout\ <= NOT \cordic_pipelined_1|Add70~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add64~41_sumout\ <= NOT \cordic_pipelined_1|Add64~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add52~29_sumout\ <= NOT \cordic_pipelined_1|Add52~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add46~25_sumout\ <= NOT \cordic_pipelined_1|Add46~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add40~21_sumout\ <= NOT \cordic_pipelined_1|Add40~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add34~17_sumout\ <= NOT \cordic_pipelined_1|Add34~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add22~5_sumout\ <= NOT \cordic_pipelined_1|Add22~5_sumout\;
\cordic_pipelined_1|ALT_INV_Add16~1_sumout\ <= NOT \cordic_pipelined_1|Add16~1_sumout\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(2) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(2);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(2) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(2);
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(3) <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(3);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(6) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(6);
\cordic_pipelined_1|ALT_INV_Add32~49_sumout\ <= NOT \cordic_pipelined_1|Add32~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add38~49_sumout\ <= NOT \cordic_pipelined_1|Add38~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add44~49_sumout\ <= NOT \cordic_pipelined_1|Add44~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add50~49_sumout\ <= NOT \cordic_pipelined_1|Add50~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add62~53_sumout\ <= NOT \cordic_pipelined_1|Add62~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add68~53_sumout\ <= NOT \cordic_pipelined_1|Add68~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add74~53_sumout\ <= NOT \cordic_pipelined_1|Add74~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add76~41_sumout\ <= NOT \cordic_pipelined_1|Add76~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add73~41_sumout\ <= NOT \cordic_pipelined_1|Add73~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add70~41_sumout\ <= NOT \cordic_pipelined_1|Add70~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add64~37_sumout\ <= NOT \cordic_pipelined_1|Add64~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add52~25_sumout\ <= NOT \cordic_pipelined_1|Add52~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add46~21_sumout\ <= NOT \cordic_pipelined_1|Add46~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add40~17_sumout\ <= NOT \cordic_pipelined_1|Add40~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add34~13_sumout\ <= NOT \cordic_pipelined_1|Add34~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add22~1_sumout\ <= NOT \cordic_pipelined_1|Add22~1_sumout\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(3) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(3);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(3) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(3);
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(4) <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(4);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(7) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(7);
\cordic_pipelined_1|ALT_INV_Add32~45_sumout\ <= NOT \cordic_pipelined_1|Add32~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add38~45_sumout\ <= NOT \cordic_pipelined_1|Add38~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add44~45_sumout\ <= NOT \cordic_pipelined_1|Add44~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add50~45_sumout\ <= NOT \cordic_pipelined_1|Add50~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add62~49_sumout\ <= NOT \cordic_pipelined_1|Add62~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add68~49_sumout\ <= NOT \cordic_pipelined_1|Add68~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add74~49_sumout\ <= NOT \cordic_pipelined_1|Add74~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add76~37_sumout\ <= NOT \cordic_pipelined_1|Add76~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add73~37_sumout\ <= NOT \cordic_pipelined_1|Add73~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add70~37_sumout\ <= NOT \cordic_pipelined_1|Add70~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add64~33_sumout\ <= NOT \cordic_pipelined_1|Add64~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add52~21_sumout\ <= NOT \cordic_pipelined_1|Add52~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add46~17_sumout\ <= NOT \cordic_pipelined_1|Add46~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add40~13_sumout\ <= NOT \cordic_pipelined_1|Add40~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add34~9_sumout\ <= NOT \cordic_pipelined_1|Add34~9_sumout\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(4) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(4);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(4) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(4);
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(5) <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(5);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(8) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(8);
\cordic_pipelined_1|ALT_INV_Add30~65_sumout\ <= NOT \cordic_pipelined_1|Add30~65_sumout\;
\cordic_pipelined_1|ALT_INV_Add30~61_sumout\ <= NOT \cordic_pipelined_1|Add30~61_sumout\;
\cordic_pipelined_1|ALT_INV_Add30~57_sumout\ <= NOT \cordic_pipelined_1|Add30~57_sumout\;
\cordic_pipelined_1|ALT_INV_Add30~53_sumout\ <= NOT \cordic_pipelined_1|Add30~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add30~49_sumout\ <= NOT \cordic_pipelined_1|Add30~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add30~45_sumout\ <= NOT \cordic_pipelined_1|Add30~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add30~41_sumout\ <= NOT \cordic_pipelined_1|Add30~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add30~37_sumout\ <= NOT \cordic_pipelined_1|Add30~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add30~33_sumout\ <= NOT \cordic_pipelined_1|Add30~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add30~29_sumout\ <= NOT \cordic_pipelined_1|Add30~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add30~25_sumout\ <= NOT \cordic_pipelined_1|Add30~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add30~21_sumout\ <= NOT \cordic_pipelined_1|Add30~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add32~41_sumout\ <= NOT \cordic_pipelined_1|Add32~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add30~17_sumout\ <= NOT \cordic_pipelined_1|Add30~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add32~37_sumout\ <= NOT \cordic_pipelined_1|Add32~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add38~41_sumout\ <= NOT \cordic_pipelined_1|Add38~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add32~33_sumout\ <= NOT \cordic_pipelined_1|Add32~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add30~13_sumout\ <= NOT \cordic_pipelined_1|Add30~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add44~41_sumout\ <= NOT \cordic_pipelined_1|Add44~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add32~29_sumout\ <= NOT \cordic_pipelined_1|Add32~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add30~9_sumout\ <= NOT \cordic_pipelined_1|Add30~9_sumout\;
\cordic_pipelined_1|ALT_INV_Add50~41_sumout\ <= NOT \cordic_pipelined_1|Add50~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add32~25_sumout\ <= NOT \cordic_pipelined_1|Add32~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add30~5_sumout\ <= NOT \cordic_pipelined_1|Add30~5_sumout\;
\cordic_pipelined_1|ALT_INV_Add32~21_sumout\ <= NOT \cordic_pipelined_1|Add32~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add62~45_sumout\ <= NOT \cordic_pipelined_1|Add62~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add32~17_sumout\ <= NOT \cordic_pipelined_1|Add32~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add68~45_sumout\ <= NOT \cordic_pipelined_1|Add68~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add32~13_sumout\ <= NOT \cordic_pipelined_1|Add32~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add74~45_sumout\ <= NOT \cordic_pipelined_1|Add74~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add32~9_sumout\ <= NOT \cordic_pipelined_1|Add32~9_sumout\;
\cordic_pipelined_1|ALT_INV_Add32~5_sumout\ <= NOT \cordic_pipelined_1|Add32~5_sumout\;
\cordic_pipelined_1|ALT_INV_Add30~1_sumout\ <= NOT \cordic_pipelined_1|Add30~1_sumout\;
\cordic_pipelined_1|ALT_INV_Add32~1_sumout\ <= NOT \cordic_pipelined_1|Add32~1_sumout\;
\cordic_pipelined_1|ALT_INV_Add76~33_sumout\ <= NOT \cordic_pipelined_1|Add76~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add73~33_sumout\ <= NOT \cordic_pipelined_1|Add73~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add70~33_sumout\ <= NOT \cordic_pipelined_1|Add70~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add64~29_sumout\ <= NOT \cordic_pipelined_1|Add64~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add52~17_sumout\ <= NOT \cordic_pipelined_1|Add52~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add46~13_sumout\ <= NOT \cordic_pipelined_1|Add46~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add40~9_sumout\ <= NOT \cordic_pipelined_1|Add40~9_sumout\;
\cordic_pipelined_1|ALT_INV_Add34~5_sumout\ <= NOT \cordic_pipelined_1|Add34~5_sumout\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(5) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(5);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(5) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(5);
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(6) <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(6);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(9) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(9);
\cordic_pipelined_1|ALT_INV_Add36~65_sumout\ <= NOT \cordic_pipelined_1|Add36~65_sumout\;
\cordic_pipelined_1|ALT_INV_Add36~61_sumout\ <= NOT \cordic_pipelined_1|Add36~61_sumout\;
\cordic_pipelined_1|ALT_INV_Add36~57_sumout\ <= NOT \cordic_pipelined_1|Add36~57_sumout\;
\cordic_pipelined_1|ALT_INV_Add36~53_sumout\ <= NOT \cordic_pipelined_1|Add36~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add36~49_sumout\ <= NOT \cordic_pipelined_1|Add36~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add36~45_sumout\ <= NOT \cordic_pipelined_1|Add36~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add36~41_sumout\ <= NOT \cordic_pipelined_1|Add36~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add36~37_sumout\ <= NOT \cordic_pipelined_1|Add36~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add36~33_sumout\ <= NOT \cordic_pipelined_1|Add36~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add36~29_sumout\ <= NOT \cordic_pipelined_1|Add36~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add36~25_sumout\ <= NOT \cordic_pipelined_1|Add36~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add36~21_sumout\ <= NOT \cordic_pipelined_1|Add36~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add36~17_sumout\ <= NOT \cordic_pipelined_1|Add36~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add36~13_sumout\ <= NOT \cordic_pipelined_1|Add36~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add38~37_sumout\ <= NOT \cordic_pipelined_1|Add38~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add36~9_sumout\ <= NOT \cordic_pipelined_1|Add36~9_sumout\;
\cordic_pipelined_1|ALT_INV_Add38~33_sumout\ <= NOT \cordic_pipelined_1|Add38~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add44~37_sumout\ <= NOT \cordic_pipelined_1|Add44~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add38~29_sumout\ <= NOT \cordic_pipelined_1|Add38~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add36~5_sumout\ <= NOT \cordic_pipelined_1|Add36~5_sumout\;
\cordic_pipelined_1|ALT_INV_Add50~37_sumout\ <= NOT \cordic_pipelined_1|Add50~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add38~25_sumout\ <= NOT \cordic_pipelined_1|Add38~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add38~21_sumout\ <= NOT \cordic_pipelined_1|Add38~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add62~41_sumout\ <= NOT \cordic_pipelined_1|Add62~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add38~17_sumout\ <= NOT \cordic_pipelined_1|Add38~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add68~41_sumout\ <= NOT \cordic_pipelined_1|Add68~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add38~13_sumout\ <= NOT \cordic_pipelined_1|Add38~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add74~41_sumout\ <= NOT \cordic_pipelined_1|Add74~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add38~9_sumout\ <= NOT \cordic_pipelined_1|Add38~9_sumout\;
\cordic_pipelined_1|ALT_INV_Add38~5_sumout\ <= NOT \cordic_pipelined_1|Add38~5_sumout\;
\cordic_pipelined_1|ALT_INV_Add38~1_sumout\ <= NOT \cordic_pipelined_1|Add38~1_sumout\;
\cordic_pipelined_1|ALT_INV_Add36~1_sumout\ <= NOT \cordic_pipelined_1|Add36~1_sumout\;
\cordic_pipelined_1|ALT_INV_Add76~29_sumout\ <= NOT \cordic_pipelined_1|Add76~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add73~29_sumout\ <= NOT \cordic_pipelined_1|Add73~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add70~29_sumout\ <= NOT \cordic_pipelined_1|Add70~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add64~25_sumout\ <= NOT \cordic_pipelined_1|Add64~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add52~13_sumout\ <= NOT \cordic_pipelined_1|Add52~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add46~9_sumout\ <= NOT \cordic_pipelined_1|Add46~9_sumout\;
\cordic_pipelined_1|ALT_INV_Add40~5_sumout\ <= NOT \cordic_pipelined_1|Add40~5_sumout\;
\cordic_pipelined_1|ALT_INV_Add34~1_sumout\ <= NOT \cordic_pipelined_1|Add34~1_sumout\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(6) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(6);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(6) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(6);
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(7) <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(7);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(10) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(10);
\cordic_pipelined_1|ALT_INV_Add42~65_sumout\ <= NOT \cordic_pipelined_1|Add42~65_sumout\;
\cordic_pipelined_1|ALT_INV_Add42~61_sumout\ <= NOT \cordic_pipelined_1|Add42~61_sumout\;
\cordic_pipelined_1|ALT_INV_Add42~57_sumout\ <= NOT \cordic_pipelined_1|Add42~57_sumout\;
\cordic_pipelined_1|ALT_INV_Add42~53_sumout\ <= NOT \cordic_pipelined_1|Add42~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add42~49_sumout\ <= NOT \cordic_pipelined_1|Add42~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add42~45_sumout\ <= NOT \cordic_pipelined_1|Add42~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add42~41_sumout\ <= NOT \cordic_pipelined_1|Add42~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add42~37_sumout\ <= NOT \cordic_pipelined_1|Add42~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add42~33_sumout\ <= NOT \cordic_pipelined_1|Add42~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add42~29_sumout\ <= NOT \cordic_pipelined_1|Add42~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add42~25_sumout\ <= NOT \cordic_pipelined_1|Add42~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add42~21_sumout\ <= NOT \cordic_pipelined_1|Add42~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add42~17_sumout\ <= NOT \cordic_pipelined_1|Add42~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add42~13_sumout\ <= NOT \cordic_pipelined_1|Add42~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add42~9_sumout\ <= NOT \cordic_pipelined_1|Add42~9_sumout\;
\cordic_pipelined_1|ALT_INV_Add44~33_sumout\ <= NOT \cordic_pipelined_1|Add44~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add42~5_sumout\ <= NOT \cordic_pipelined_1|Add42~5_sumout\;
\cordic_pipelined_1|ALT_INV_Add44~29_sumout\ <= NOT \cordic_pipelined_1|Add44~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add50~33_sumout\ <= NOT \cordic_pipelined_1|Add50~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add44~25_sumout\ <= NOT \cordic_pipelined_1|Add44~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add44~21_sumout\ <= NOT \cordic_pipelined_1|Add44~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add62~37_sumout\ <= NOT \cordic_pipelined_1|Add62~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add44~17_sumout\ <= NOT \cordic_pipelined_1|Add44~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add68~37_sumout\ <= NOT \cordic_pipelined_1|Add68~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add44~13_sumout\ <= NOT \cordic_pipelined_1|Add44~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add74~37_sumout\ <= NOT \cordic_pipelined_1|Add74~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add44~9_sumout\ <= NOT \cordic_pipelined_1|Add44~9_sumout\;
\cordic_pipelined_1|ALT_INV_Add44~5_sumout\ <= NOT \cordic_pipelined_1|Add44~5_sumout\;
\cordic_pipelined_1|ALT_INV_Add42~1_sumout\ <= NOT \cordic_pipelined_1|Add42~1_sumout\;
\cordic_pipelined_1|ALT_INV_Add44~1_sumout\ <= NOT \cordic_pipelined_1|Add44~1_sumout\;
\cordic_pipelined_1|ALT_INV_Add76~25_sumout\ <= NOT \cordic_pipelined_1|Add76~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add73~25_sumout\ <= NOT \cordic_pipelined_1|Add73~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add70~25_sumout\ <= NOT \cordic_pipelined_1|Add70~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add64~21_sumout\ <= NOT \cordic_pipelined_1|Add64~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add52~9_sumout\ <= NOT \cordic_pipelined_1|Add52~9_sumout\;
\cordic_pipelined_1|ALT_INV_Add46~5_sumout\ <= NOT \cordic_pipelined_1|Add46~5_sumout\;
\cordic_pipelined_1|ALT_INV_Add40~1_sumout\ <= NOT \cordic_pipelined_1|Add40~1_sumout\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(7) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(7);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(7) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(7);
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(8) <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(8);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(11) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(11);
\cordic_pipelined_1|ALT_INV_Add48~65_sumout\ <= NOT \cordic_pipelined_1|Add48~65_sumout\;
\cordic_pipelined_1|ALT_INV_Add48~61_sumout\ <= NOT \cordic_pipelined_1|Add48~61_sumout\;
\cordic_pipelined_1|ALT_INV_Add48~57_sumout\ <= NOT \cordic_pipelined_1|Add48~57_sumout\;
\cordic_pipelined_1|ALT_INV_Add48~53_sumout\ <= NOT \cordic_pipelined_1|Add48~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add48~49_sumout\ <= NOT \cordic_pipelined_1|Add48~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add48~45_sumout\ <= NOT \cordic_pipelined_1|Add48~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add48~41_sumout\ <= NOT \cordic_pipelined_1|Add48~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add48~37_sumout\ <= NOT \cordic_pipelined_1|Add48~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add48~33_sumout\ <= NOT \cordic_pipelined_1|Add48~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add48~29_sumout\ <= NOT \cordic_pipelined_1|Add48~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add48~25_sumout\ <= NOT \cordic_pipelined_1|Add48~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add48~21_sumout\ <= NOT \cordic_pipelined_1|Add48~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add48~17_sumout\ <= NOT \cordic_pipelined_1|Add48~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add48~13_sumout\ <= NOT \cordic_pipelined_1|Add48~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add48~9_sumout\ <= NOT \cordic_pipelined_1|Add48~9_sumout\;
\cordic_pipelined_1|ALT_INV_Add50~29_sumout\ <= NOT \cordic_pipelined_1|Add50~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add48~5_sumout\ <= NOT \cordic_pipelined_1|Add48~5_sumout\;
\cordic_pipelined_1|ALT_INV_Add50~25_sumout\ <= NOT \cordic_pipelined_1|Add50~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add50~21_sumout\ <= NOT \cordic_pipelined_1|Add50~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add62~33_sumout\ <= NOT \cordic_pipelined_1|Add62~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add50~17_sumout\ <= NOT \cordic_pipelined_1|Add50~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add68~33_sumout\ <= NOT \cordic_pipelined_1|Add68~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add50~13_sumout\ <= NOT \cordic_pipelined_1|Add50~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add74~33_sumout\ <= NOT \cordic_pipelined_1|Add74~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add50~9_sumout\ <= NOT \cordic_pipelined_1|Add50~9_sumout\;
\cordic_pipelined_1|ALT_INV_Add50~5_sumout\ <= NOT \cordic_pipelined_1|Add50~5_sumout\;
\cordic_pipelined_1|ALT_INV_Add50~1_sumout\ <= NOT \cordic_pipelined_1|Add50~1_sumout\;
\cordic_pipelined_1|ALT_INV_Add48~1_sumout\ <= NOT \cordic_pipelined_1|Add48~1_sumout\;
\cordic_pipelined_1|ALT_INV_Add76~21_sumout\ <= NOT \cordic_pipelined_1|Add76~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add73~21_sumout\ <= NOT \cordic_pipelined_1|Add73~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add70~21_sumout\ <= NOT \cordic_pipelined_1|Add70~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add64~17_sumout\ <= NOT \cordic_pipelined_1|Add64~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add52~5_sumout\ <= NOT \cordic_pipelined_1|Add52~5_sumout\;
\cordic_pipelined_1|ALT_INV_Add46~1_sumout\ <= NOT \cordic_pipelined_1|Add46~1_sumout\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(8) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(8);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(8) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(8);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(12) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(12);
\cordic_pipelined_1|ALT_INV_Add62~29_sumout\ <= NOT \cordic_pipelined_1|Add62~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add68~29_sumout\ <= NOT \cordic_pipelined_1|Add68~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add74~29_sumout\ <= NOT \cordic_pipelined_1|Add74~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add76~17_sumout\ <= NOT \cordic_pipelined_1|Add76~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add73~17_sumout\ <= NOT \cordic_pipelined_1|Add73~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add70~17_sumout\ <= NOT \cordic_pipelined_1|Add70~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add64~13_sumout\ <= NOT \cordic_pipelined_1|Add64~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add52~1_sumout\ <= NOT \cordic_pipelined_1|Add52~1_sumout\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(9) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(9);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(9) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(9);
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(10) <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(10);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(13) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(13);
\cordic_pipelined_1|ALT_INV_Add62~25_sumout\ <= NOT \cordic_pipelined_1|Add62~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add68~25_sumout\ <= NOT \cordic_pipelined_1|Add68~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add74~25_sumout\ <= NOT \cordic_pipelined_1|Add74~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add76~13_sumout\ <= NOT \cordic_pipelined_1|Add76~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add73~13_sumout\ <= NOT \cordic_pipelined_1|Add73~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add70~13_sumout\ <= NOT \cordic_pipelined_1|Add70~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add64~9_sumout\ <= NOT \cordic_pipelined_1|Add64~9_sumout\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(10) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(10);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(10) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(10);
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(11) <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(11);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(14) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(14);
\cordic_pipelined_1|ALT_INV_Add60~65_sumout\ <= NOT \cordic_pipelined_1|Add60~65_sumout\;
\cordic_pipelined_1|ALT_INV_Add60~61_sumout\ <= NOT \cordic_pipelined_1|Add60~61_sumout\;
\cordic_pipelined_1|ALT_INV_Add60~57_sumout\ <= NOT \cordic_pipelined_1|Add60~57_sumout\;
\cordic_pipelined_1|ALT_INV_Add60~53_sumout\ <= NOT \cordic_pipelined_1|Add60~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add60~49_sumout\ <= NOT \cordic_pipelined_1|Add60~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add60~45_sumout\ <= NOT \cordic_pipelined_1|Add60~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add60~41_sumout\ <= NOT \cordic_pipelined_1|Add60~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add60~37_sumout\ <= NOT \cordic_pipelined_1|Add60~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add60~33_sumout\ <= NOT \cordic_pipelined_1|Add60~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add60~29_sumout\ <= NOT \cordic_pipelined_1|Add60~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add60~25_sumout\ <= NOT \cordic_pipelined_1|Add60~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add60~21_sumout\ <= NOT \cordic_pipelined_1|Add60~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add60~17_sumout\ <= NOT \cordic_pipelined_1|Add60~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add60~13_sumout\ <= NOT \cordic_pipelined_1|Add60~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add60~9_sumout\ <= NOT \cordic_pipelined_1|Add60~9_sumout\;
\cordic_pipelined_1|ALT_INV_Add62~21_sumout\ <= NOT \cordic_pipelined_1|Add62~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add60~5_sumout\ <= NOT \cordic_pipelined_1|Add60~5_sumout\;
\cordic_pipelined_1|ALT_INV_Add62~17_sumout\ <= NOT \cordic_pipelined_1|Add62~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add68~21_sumout\ <= NOT \cordic_pipelined_1|Add68~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add62~13_sumout\ <= NOT \cordic_pipelined_1|Add62~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add74~21_sumout\ <= NOT \cordic_pipelined_1|Add74~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add62~9_sumout\ <= NOT \cordic_pipelined_1|Add62~9_sumout\;
\cordic_pipelined_1|ALT_INV_Add62~5_sumout\ <= NOT \cordic_pipelined_1|Add62~5_sumout\;
\cordic_pipelined_1|ALT_INV_Add62~1_sumout\ <= NOT \cordic_pipelined_1|Add62~1_sumout\;
\cordic_pipelined_1|ALT_INV_Add60~1_sumout\ <= NOT \cordic_pipelined_1|Add60~1_sumout\;
\cordic_pipelined_1|ALT_INV_Add76~9_sumout\ <= NOT \cordic_pipelined_1|Add76~9_sumout\;
\cordic_pipelined_1|ALT_INV_Add73~9_sumout\ <= NOT \cordic_pipelined_1|Add73~9_sumout\;
\cordic_pipelined_1|ALT_INV_Add70~9_sumout\ <= NOT \cordic_pipelined_1|Add70~9_sumout\;
\cordic_pipelined_1|ALT_INV_Add64~5_sumout\ <= NOT \cordic_pipelined_1|Add64~5_sumout\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(11) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(11);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(11) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(11);
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(12) <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(12);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(15) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(15);
\cordic_pipelined_1|ALT_INV_Add66~65_sumout\ <= NOT \cordic_pipelined_1|Add66~65_sumout\;
\cordic_pipelined_1|ALT_INV_Add66~61_sumout\ <= NOT \cordic_pipelined_1|Add66~61_sumout\;
\cordic_pipelined_1|ALT_INV_Add66~57_sumout\ <= NOT \cordic_pipelined_1|Add66~57_sumout\;
\cordic_pipelined_1|ALT_INV_Add66~53_sumout\ <= NOT \cordic_pipelined_1|Add66~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add66~49_sumout\ <= NOT \cordic_pipelined_1|Add66~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add66~45_sumout\ <= NOT \cordic_pipelined_1|Add66~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add66~41_sumout\ <= NOT \cordic_pipelined_1|Add66~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add66~37_sumout\ <= NOT \cordic_pipelined_1|Add66~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add66~33_sumout\ <= NOT \cordic_pipelined_1|Add66~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add66~29_sumout\ <= NOT \cordic_pipelined_1|Add66~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add66~25_sumout\ <= NOT \cordic_pipelined_1|Add66~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add66~21_sumout\ <= NOT \cordic_pipelined_1|Add66~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add66~17_sumout\ <= NOT \cordic_pipelined_1|Add66~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add66~13_sumout\ <= NOT \cordic_pipelined_1|Add66~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add66~9_sumout\ <= NOT \cordic_pipelined_1|Add66~9_sumout\;
\cordic_pipelined_1|ALT_INV_Add68~17_sumout\ <= NOT \cordic_pipelined_1|Add68~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add66~5_sumout\ <= NOT \cordic_pipelined_1|Add66~5_sumout\;
\cordic_pipelined_1|ALT_INV_Add68~13_sumout\ <= NOT \cordic_pipelined_1|Add68~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add74~17_sumout\ <= NOT \cordic_pipelined_1|Add74~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add68~9_sumout\ <= NOT \cordic_pipelined_1|Add68~9_sumout\;
\cordic_pipelined_1|ALT_INV_Add68~5_sumout\ <= NOT \cordic_pipelined_1|Add68~5_sumout\;
\cordic_pipelined_1|ALT_INV_Add66~1_sumout\ <= NOT \cordic_pipelined_1|Add66~1_sumout\;
\cordic_pipelined_1|ALT_INV_Add68~1_sumout\ <= NOT \cordic_pipelined_1|Add68~1_sumout\;
\cordic_pipelined_1|ALT_INV_Add76~5_sumout\ <= NOT \cordic_pipelined_1|Add76~5_sumout\;
\cordic_pipelined_1|ALT_INV_Add73~5_sumout\ <= NOT \cordic_pipelined_1|Add73~5_sumout\;
\cordic_pipelined_1|ALT_INV_Add70~5_sumout\ <= NOT \cordic_pipelined_1|Add70~5_sumout\;
\cordic_pipelined_1|ALT_INV_Add64~1_sumout\ <= NOT \cordic_pipelined_1|Add64~1_sumout\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(12) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(12);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(12) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(12);
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(13) <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(13);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(16) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(16);
\cordic_pipelined_1|ALT_INV_Add72~65_sumout\ <= NOT \cordic_pipelined_1|Add72~65_sumout\;
\cordic_pipelined_1|ALT_INV_Add72~61_sumout\ <= NOT \cordic_pipelined_1|Add72~61_sumout\;
\cordic_pipelined_1|ALT_INV_Add72~57_sumout\ <= NOT \cordic_pipelined_1|Add72~57_sumout\;
\cordic_pipelined_1|ALT_INV_Add72~53_sumout\ <= NOT \cordic_pipelined_1|Add72~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add72~49_sumout\ <= NOT \cordic_pipelined_1|Add72~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add72~45_sumout\ <= NOT \cordic_pipelined_1|Add72~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add72~41_sumout\ <= NOT \cordic_pipelined_1|Add72~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add72~37_sumout\ <= NOT \cordic_pipelined_1|Add72~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add72~33_sumout\ <= NOT \cordic_pipelined_1|Add72~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add72~29_sumout\ <= NOT \cordic_pipelined_1|Add72~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add72~25_sumout\ <= NOT \cordic_pipelined_1|Add72~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add72~21_sumout\ <= NOT \cordic_pipelined_1|Add72~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add72~17_sumout\ <= NOT \cordic_pipelined_1|Add72~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add72~13_sumout\ <= NOT \cordic_pipelined_1|Add72~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add74~13_sumout\ <= NOT \cordic_pipelined_1|Add74~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add72~9_sumout\ <= NOT \cordic_pipelined_1|Add72~9_sumout\;
\cordic_pipelined_1|ALT_INV_Add74~9_sumout\ <= NOT \cordic_pipelined_1|Add74~9_sumout\;
\cordic_pipelined_1|ALT_INV_Add72~5_sumout\ <= NOT \cordic_pipelined_1|Add72~5_sumout\;
\cordic_pipelined_1|ALT_INV_Add74~5_sumout\ <= NOT \cordic_pipelined_1|Add74~5_sumout\;
\cordic_pipelined_1|ALT_INV_Add74~1_sumout\ <= NOT \cordic_pipelined_1|Add74~1_sumout\;
\cordic_pipelined_1|ALT_INV_Add72~1_sumout\ <= NOT \cordic_pipelined_1|Add72~1_sumout\;
\cordic_pipelined_1|ALT_INV_Add76~1_sumout\ <= NOT \cordic_pipelined_1|Add76~1_sumout\;
\cordic_pipelined_1|ALT_INV_Add73~1_sumout\ <= NOT \cordic_pipelined_1|Add73~1_sumout\;
\cordic_pipelined_1|ALT_INV_Add70~1_sumout\ <= NOT \cordic_pipelined_1|Add70~1_sumout\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(13) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(13);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(13) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(13);
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(14) <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(14);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(17) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(17);
\cic_1|ALT_INV_comb_cmb[15]~41_sumout\ <= NOT \cic_1|comb_cmb[15]~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add78~65_sumout\ <= NOT \cordic_pipelined_1|Add78~65_sumout\;
\cordic_pipelined_1|ALT_INV_Add78~61_sumout\ <= NOT \cordic_pipelined_1|Add78~61_sumout\;
\cordic_pipelined_1|ALT_INV_Add78~57_sumout\ <= NOT \cordic_pipelined_1|Add78~57_sumout\;
\cordic_pipelined_1|ALT_INV_Add78~53_sumout\ <= NOT \cordic_pipelined_1|Add78~53_sumout\;
\cordic_pipelined_1|ALT_INV_Add78~49_sumout\ <= NOT \cordic_pipelined_1|Add78~49_sumout\;
\cordic_pipelined_1|ALT_INV_Add78~45_sumout\ <= NOT \cordic_pipelined_1|Add78~45_sumout\;
\cordic_pipelined_1|ALT_INV_Add78~41_sumout\ <= NOT \cordic_pipelined_1|Add78~41_sumout\;
\cordic_pipelined_1|ALT_INV_Add78~37_sumout\ <= NOT \cordic_pipelined_1|Add78~37_sumout\;
\cordic_pipelined_1|ALT_INV_Add78~33_sumout\ <= NOT \cordic_pipelined_1|Add78~33_sumout\;
\cordic_pipelined_1|ALT_INV_Add78~29_sumout\ <= NOT \cordic_pipelined_1|Add78~29_sumout\;
\cordic_pipelined_1|ALT_INV_Add78~25_sumout\ <= NOT \cordic_pipelined_1|Add78~25_sumout\;
\cordic_pipelined_1|ALT_INV_Add78~21_sumout\ <= NOT \cordic_pipelined_1|Add78~21_sumout\;
\cordic_pipelined_1|ALT_INV_Add78~17_sumout\ <= NOT \cordic_pipelined_1|Add78~17_sumout\;
\cordic_pipelined_1|ALT_INV_Add78~13_sumout\ <= NOT \cordic_pipelined_1|Add78~13_sumout\;
\cordic_pipelined_1|ALT_INV_Add78~9_sumout\ <= NOT \cordic_pipelined_1|Add78~9_sumout\;
\cordic_pipelined_1|ALT_INV_Add77~9_sumout\ <= NOT \cordic_pipelined_1|Add77~9_sumout\;
\cordic_pipelined_1|ALT_INV_Add78~5_sumout\ <= NOT \cordic_pipelined_1|Add78~5_sumout\;
\cordic_pipelined_1|ALT_INV_Add77~5_sumout\ <= NOT \cordic_pipelined_1|Add77~5_sumout\;
\cordic_pipelined_1|ALT_INV_Add78~1_sumout\ <= NOT \cordic_pipelined_1|Add78~1_sumout\;
\cordic_pipelined_1|ALT_INV_Add77~1_sumout\ <= NOT \cordic_pipelined_1|Add77~1_sumout\;
\cordic_pipelined_1|ALT_INV_Add79~1_sumout\ <= NOT \cordic_pipelined_1|Add79~1_sumout\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(14) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(14);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(14) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(14);
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(15) <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(15);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(18) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(18);
\cic_1|ALT_INV_comb_cmb[16]~37_sumout\ <= NOT \cic_1|comb_cmb[16]~37_sumout\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(15) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(15);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(15) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(15);
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(16) <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(16);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(19) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(19);
\cic_1|ALT_INV_comb_cmb[17]~33_sumout\ <= NOT \cic_1|comb_cmb[17]~33_sumout\;
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(16) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(16);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(16) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(16);
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(17) <= NOT \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(17);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(20) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(20);
\cordic_pipelined_1|ALT_INV_cordic_reg\(15) <= NOT \cordic_pipelined_1|cordic_reg\(15);
\cordic_pipelined_1|ALT_INV_cordic_reg\(14) <= NOT \cordic_pipelined_1|cordic_reg\(14);
\cordic_pipelined_1|ALT_INV_cordic_reg\(13) <= NOT \cordic_pipelined_1|cordic_reg\(13);
\cordic_pipelined_1|ALT_INV_cordic_reg\(12) <= NOT \cordic_pipelined_1|cordic_reg\(12);
\cordic_pipelined_1|ALT_INV_cordic_reg\(11) <= NOT \cordic_pipelined_1|cordic_reg\(11);
\cordic_pipelined_1|ALT_INV_cordic_reg\(10) <= NOT \cordic_pipelined_1|cordic_reg\(10);
\cordic_pipelined_1|ALT_INV_cordic_reg\(9) <= NOT \cordic_pipelined_1|cordic_reg\(9);
\cordic_pipelined_1|ALT_INV_cordic_reg\(8) <= NOT \cordic_pipelined_1|cordic_reg\(8);
\cordic_pipelined_1|ALT_INV_cordic_reg\(7) <= NOT \cordic_pipelined_1|cordic_reg\(7);
\cordic_pipelined_1|ALT_INV_cordic_reg\(6) <= NOT \cordic_pipelined_1|cordic_reg\(6);
\cordic_pipelined_1|ALT_INV_cordic_reg\(5) <= NOT \cordic_pipelined_1|cordic_reg\(5);
\cordic_pipelined_1|ALT_INV_cordic_reg\(4) <= NOT \cordic_pipelined_1|cordic_reg\(4);
\cordic_pipelined_1|ALT_INV_cordic_reg\(3) <= NOT \cordic_pipelined_1|cordic_reg\(3);
\cordic_pipelined_1|ALT_INV_cordic_reg\(2) <= NOT \cordic_pipelined_1|cordic_reg\(2);
\cordic_pipelined_1|ALT_INV_cordic_reg\(1) <= NOT \cordic_pipelined_1|cordic_reg\(1);
\cordic_pipelined_1|ALT_INV_cordic_reg\(0) <= NOT \cordic_pipelined_1|cordic_reg\(0);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(17) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(17);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(17) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(17);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(21) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(21);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(18) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(18);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(18) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(18);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(22) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(22);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(19) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(19);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(19) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(19);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(23) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(23);
\cic_1|ALT_INV_count_reg\(0) <= NOT \cic_1|count_reg\(0);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(20) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(20);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(20) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(20);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(24) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(24);
\cic_1|ALT_INV_count_reg\(1) <= NOT \cic_1|count_reg\(1);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(21) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(21);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(21) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(21);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(25) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(25);
\cic_1|ALT_INV_count_reg\(2) <= NOT \cic_1|count_reg\(2);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(22) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(22);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(22) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(22);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(26) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(26);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(23) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(23);
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(23) <= NOT \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(23);
\audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(27) <= NOT \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(27);

-- Location: IOOBUF_X12_Y81_N19
\I2C_SCLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|serial_clk~0_combout\,
	devoe => ww_devoe,
	o => ww_I2C_SCLK);

-- Location: IOOBUF_X16_Y81_N2
\AUD_DACDAT~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \audio_ip_1|audio_0|Audio_Out_Serializer|serial_audio_out_data~q\,
	devoe => ww_devoe,
	o => ww_AUD_DACDAT);

-- Location: IOOBUF_X2_Y81_N76
\AUD_XCK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_AUD_XCK);

-- Location: IOOBUF_X12_Y81_N2
\I2C_SDAT~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|serial_data~1_combout\,
	oe => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|serial_data~2_combout\,
	devoe => ww_devoe,
	o => ww_I2C_SDAT);

-- Location: IOIBUF_X32_Y0_N1
\clk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: PLLREFCLKSELECT_X0_Y7_N0
\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: CLKCTRL_G5
\clk~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clk~input_o\,
	outclk => \clk~inputCLKENA0_outclk\);

-- Location: MLABCELL_X15_Y19_N3
\rsync_2|rst_reg[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rsync_2|rst_reg[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \rsync_2|rst_reg[0]~feeder_combout\);

-- Location: IOIBUF_X36_Y0_N1
\key[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(0),
	o => \key[0]~input_o\);

-- Location: FF_X15_Y19_N5
\rsync_2|rst_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \rsync_2|rst_reg[0]~feeder_combout\,
	clrn => \key[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rsync_2|rst_reg\(0));

-- Location: FF_X15_Y19_N2
\rsync_2|rst_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \rsync_2|rst_reg\(0),
	clrn => \key[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rsync_2|rst_reg\(1));

-- Location: FRACTIONALPLL_X0_Y1_N0
\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "none",
	nreset_invert => "true",
	output_clock_frequency => "725.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 4000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 20,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "m_cnt",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 15,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 14,
	pll_m_cnt_odd_div_duty_en => "true",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 1,
	pll_n_cnt_lo_div => 1,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 1,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|fboutclk_wire\(0),
	ecnc1test => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => \rsync_2|ALT_INV_rst_reg\(1),
	refclkin => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	cntnen => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|fboutclk_wire\(0),
	lock => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0),
	tclk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y5_N0
\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\,
	shift => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	shiften => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y5_N1
\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 30,
	dprio0_cnt_lo_div => 29,
	dprio0_cnt_odd_div_even_duty_en => "true",
	duty_cycle => 50,
	output_clock_frequency => "12.288135 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 5)
-- pragma translate_on
PORT MAP (
	nen0 => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5\,
	tclk0 => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	up0 => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	vco0ph => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire\(0));

-- Location: CLKCTRL_G4
\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire\(0),
	outclk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\);

-- Location: LABCELL_X9_Y32_N0
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~25_sumout\ = SUM(( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(1) ) + ( VCC ) + ( !VCC ))
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~26\ = CARRY(( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(1),
	cin => GND,
	sumout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~25_sumout\,
	cout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~26\);

-- Location: FF_X9_Y32_N2
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~25_sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(1));

-- Location: LABCELL_X9_Y32_N3
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~21_sumout\ = SUM(( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(2) ) + ( GND ) + ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~26\ ))
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~22\ = CARRY(( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(2) ) + ( GND ) + ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(2),
	cin => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~26\,
	sumout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~21_sumout\,
	cout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~22\);

-- Location: FF_X9_Y32_N5
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~21_sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(2));

-- Location: LABCELL_X9_Y32_N6
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~13_sumout\ = SUM(( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(3) ) + ( GND ) + ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~22\ ))
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~14\ = CARRY(( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(3) ) + ( GND ) + ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(3),
	cin => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~22\,
	sumout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~13_sumout\,
	cout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~14\);

-- Location: FF_X9_Y32_N8
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~13_sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(3));

-- Location: LABCELL_X9_Y32_N9
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~9_sumout\ = SUM(( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(4) ) + ( GND ) + ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~14\ ))
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~10\ = CARRY(( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(4) ) + ( GND ) + ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(4),
	cin => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~14\,
	sumout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~9_sumout\,
	cout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~10\);

-- Location: FF_X9_Y32_N10
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~9_sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(4));

-- Location: LABCELL_X9_Y32_N12
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~41_sumout\ = SUM(( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(5) ) + ( GND ) + ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~10\ ))
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~42\ = CARRY(( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(5) ) + ( GND ) + ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(5),
	cin => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~10\,
	sumout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~41_sumout\,
	cout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~42\);

-- Location: FF_X9_Y32_N14
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~41_sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(5));

-- Location: LABCELL_X9_Y32_N15
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~37_sumout\ = SUM(( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(6) ) + ( GND ) + ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~42\ ))
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~38\ = CARRY(( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(6) ) + ( GND ) + ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(6),
	cin => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~42\,
	sumout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~37_sumout\,
	cout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~38\);

-- Location: FF_X9_Y32_N17
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~37_sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(6));

-- Location: LABCELL_X9_Y32_N18
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~33_sumout\ = SUM(( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(7) ) + ( GND ) + ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~38\ ))
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~34\ = CARRY(( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(7) ) + ( GND ) + ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(7),
	cin => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~38\,
	sumout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~33_sumout\,
	cout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~34\);

-- Location: FF_X9_Y32_N20
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~33_sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(7));

-- Location: LABCELL_X9_Y32_N21
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~29_sumout\ = SUM(( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(8) ) + ( GND ) + ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~34\ ))
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~30\ = CARRY(( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(8) ) + ( GND ) + ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(8),
	cin => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~34\,
	sumout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~29_sumout\,
	cout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~30\);

-- Location: FF_X9_Y32_N23
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~29_sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(8));

-- Location: LABCELL_X9_Y32_N51
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~1_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(7) & ( 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(6) & (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(5) & 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(6),
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(5),
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(8),
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(7),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~1_combout\);

-- Location: FF_X9_Y32_N32
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~1_sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[11]~DUPLICATE_q\);

-- Location: LABCELL_X9_Y32_N24
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~17_sumout\ = SUM(( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(9) ) + ( GND ) + ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~30\ ))
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~18\ = CARRY(( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(9) ) + ( GND ) + ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(9),
	cin => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~30\,
	sumout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~17_sumout\,
	cout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~18\);

-- Location: FF_X9_Y32_N26
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~17_sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(9));

-- Location: LABCELL_X9_Y32_N27
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~5_sumout\ = SUM(( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(10) ) + ( GND ) + ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~18\ ))
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~6\ = CARRY(( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(10) ) + ( GND ) + ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(10),
	cin => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~18\,
	sumout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~5_sumout\,
	cout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~6\);

-- Location: FF_X9_Y32_N29
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~5_sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(10));

-- Location: LABCELL_X9_Y32_N30
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~1_sumout\ = SUM(( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[11]~DUPLICATE_q\ ) + ( GND ) + ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter[11]~DUPLICATE_q\,
	cin => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~6\,
	sumout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~1_sumout\);

-- Location: FF_X9_Y32_N31
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~1_sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(11));

-- Location: LABCELL_X9_Y32_N48
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~0_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(9) & ( 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(2) & (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(10) & 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(2),
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(10),
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(1),
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(9),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~0_combout\);

-- Location: LABCELL_X9_Y32_N42
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~2_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~0_combout\ & 
-- ( (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~1_combout\ & (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(3) & 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(11) & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_middle_of_high_level~1_combout\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(3),
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(11),
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(4),
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_middle_of_high_level~0_combout\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~2_combout\);

-- Location: FF_X9_Y32_N43
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~2_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q\);

-- Location: LABCELL_X7_Y32_N12
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address~0_combout\ = ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & ( \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(0),
	dataf => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	combout => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address~0_combout\);

-- Location: LABCELL_X9_Y32_N45
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~0_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~0_combout\ & 
-- ( (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~1_combout\ & (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(3) & 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[11]~DUPLICATE_q\ & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_middle_of_high_level~1_combout\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(3),
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter[11]~DUPLICATE_q\,
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_clk_counter\(4),
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_middle_of_high_level~0_combout\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~0_combout\);

-- Location: FF_X9_Y32_N46
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~0_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~DUPLICATE_q\);

-- Location: MLABCELL_X8_Y32_N12
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector1~0_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER~q\ & ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_middle_of_low_level~DUPLICATE_q\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_4_TRANSFER~q\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector1~0_combout\);

-- Location: FF_X7_Y33_N20
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|Add0~4_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(2));

-- Location: FF_X7_Y33_N23
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|Add0~3_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1));

-- Location: LABCELL_X7_Y33_N18
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|Add0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|Add0~4_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1) & ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) $ 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(2)) ) ) # ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1) & ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(0),
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(2),
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(1),
	combout => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|Add0~4_combout\);

-- Location: FF_X7_Y33_N19
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|Add0~4_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\);

-- Location: FF_X7_Y33_N11
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|Add0~2_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(3));

-- Location: LABCELL_X7_Y33_N9
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|Add0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|Add0~2_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1) & ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(3) $ 
-- (((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0)) # (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(2)))) ) ) # ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1) & ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100010001111011100001000111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(0),
	datab => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(2),
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(3),
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(1),
	combout => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|Add0~2_combout\);

-- Location: FF_X7_Y33_N10
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|Add0~2_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\);

-- Location: FF_X7_Y33_N8
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|Add0~0_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4));

-- Location: LABCELL_X7_Y33_N6
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|Add0~0_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(3) & ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) $ 
-- (((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0)) # ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(2)) # (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1))))) ) ) # 
-- ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(3) & ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111111100000000111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(0),
	datab => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(2),
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(1),
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(4),
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(3),
	combout => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|Add0~0_combout\);

-- Location: FF_X7_Y33_N7
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|Add0~0_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\);

-- Location: FF_X7_Y33_N44
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|Add0~1_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(5));

-- Location: LABCELL_X7_Y33_N42
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|Add0~1_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(5) & ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(3) & ( 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1)) # ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(2)) # ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0)) # 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4)))) ) ) ) # ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(5) & ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(3) & ( 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1) & (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(2) & (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4)))) ) ) ) # ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(5) & ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000011111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(1),
	datab => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(2),
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(0),
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(4),
	datae => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(5),
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(3),
	combout => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|Add0~1_combout\);

-- Location: FF_X7_Y33_N43
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|Add0~1_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\);

-- Location: LABCELL_X9_Y33_N18
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out~0_combout\ = ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\ & ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & 
-- ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\) # ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[1]~DUPLICATE_q\,
	datab => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[2]~DUPLICATE_q\,
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[3]~DUPLICATE_q\,
	datad => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datae => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[4]~DUPLICATE_q\,
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[5]~DUPLICATE_q\,
	combout => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out~0_combout\);

-- Location: FF_X9_Y33_N19
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(24));

-- Location: LABCELL_X7_Y33_N54
\audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~0_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1) & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(5)))) ) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) & ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(5) ) ) 
-- ) # ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) & ( 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100000000111111110000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(1),
	datab => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[2]~DUPLICATE_q\,
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(0),
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(5),
	datae => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[3]~DUPLICATE_q\,
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(4),
	combout => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~0_combout\);

-- Location: FF_X7_Y33_N55
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~0_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(17));

-- Location: LABCELL_X7_Y33_N0
\audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~1_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1) & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(5)))) ) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) & ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(5) ) ) 
-- ) # ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) & ( 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(5) & ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1) & (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1) & ((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0)) # 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001011100000000111111110000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(1),
	datab => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[2]~DUPLICATE_q\,
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(0),
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(5),
	datae => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[3]~DUPLICATE_q\,
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(4),
	combout => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~1_combout\);

-- Location: FF_X7_Y33_N1
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~1_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(16));

-- Location: LABCELL_X7_Y33_N36
\audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[14]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[14]~11_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(2) & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1) & \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(5)))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1) & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) $ (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(5))))) ) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(2) & ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) $ 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(5)) ) ) ) # ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(2) & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(5) & 
-- ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1)))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(5) & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4))))) # 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1)))) ) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(2) & ( (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(5) & 
-- ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4)) # ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101100111000001100100000110011110011000000000110000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(0),
	datab => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(4),
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(1),
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(5),
	datae => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[3]~DUPLICATE_q\,
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(2),
	combout => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[14]~11_combout\);

-- Location: FF_X7_Y33_N37
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[14]~11_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(14));

-- Location: LABCELL_X7_Y33_N12
\audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[12]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[12]~9_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(2) & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) & ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1) & 
-- ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1) & 
-- ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0)) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\))))) ) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(2) & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & 
-- (((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1)))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1) $ (((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4)))))) ) ) ) # ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(2) & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) $ 
-- (((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1)) # (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\))))) # 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4)) # 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1))))) ) ) ) # ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(2) & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1) & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & (((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1) 
-- & !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\)) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001110101000100101111100000110110111011101110001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(0),
	datab => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(1),
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[3]~DUPLICATE_q\,
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(4),
	datae => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[5]~DUPLICATE_q\,
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(2),
	combout => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[12]~9_combout\);

-- Location: FF_X7_Y33_N13
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[12]~9_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(12));

-- Location: MLABCELL_X8_Y32_N27
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~10_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q\ & ( 
-- (!\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0)) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT~q\) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q\ & ( !\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_2_RESTART_BIT~q\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_middle_of_high_level~q\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~10_combout\);

-- Location: LABCELL_X9_Y33_N42
\audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[5]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[5]~4_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\ & 
-- ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ $ 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\)))) # 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\ & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\))) ) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\ & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\))) # 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\ & (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & 
-- ((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\)))) ) ) ) # ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\ & ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0)) # 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\)))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & 
-- (((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\ & ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\) # 
-- ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\)))) # 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\ & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) $ 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ $ (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111011000001010100000100110010000000000100010110100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[4]~DUPLICATE_q\,
	datab => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(0),
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[1]~DUPLICATE_q\,
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[2]~DUPLICATE_q\,
	datae => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[3]~DUPLICATE_q\,
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[5]~DUPLICATE_q\,
	combout => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[5]~4_combout\);

-- Location: FF_X9_Y33_N43
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[5]~4_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(5));

-- Location: LABCELL_X10_Y33_N36
\audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[4]~3_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4)))) ) ) ) # ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & 
-- ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4))))) ) ) ) # ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ $ (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4))))) # 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & 
-- ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4)))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\)))) ) ) ) # ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4)) # 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\)))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & 
-- (((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100100000101100100000101000000100100000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[2]~DUPLICATE_q\,
	datab => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[1]~DUPLICATE_q\,
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[3]~DUPLICATE_q\,
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(4),
	datae => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(0),
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[5]~DUPLICATE_q\,
	combout => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[4]~3_combout\);

-- Location: FF_X10_Y33_N38
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[4]~3_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(4));

-- Location: LABCELL_X7_Y33_N24
\audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[3]~2_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) & (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(3) & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1) $ (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0))))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(3) & ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1)) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0))))) ) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1) & ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4)) # ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(3))))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1) & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) $ (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(3))))) ) ) ) # ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1) & (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) & ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0)) # 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(3))))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1) & (((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(3))))) ) ) ) # ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & ( (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) & ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1) & 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(3))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1) & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) $ (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(3)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000000001011100100010000010001100111010000010001110000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(1),
	datab => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(4),
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(0),
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(3),
	datae => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[5]~DUPLICATE_q\,
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[2]~DUPLICATE_q\,
	combout => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[3]~2_combout\);

-- Location: FF_X7_Y33_N25
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[3]~2_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(3));

-- Location: LABCELL_X10_Y33_N48
\audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[2]~1_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4)))) ) ) ) # ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ $ 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\)))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ $ 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4))))) ) ) ) # ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ $ (((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4)))))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ $ 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4))))) ) ) ) # ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ $ 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4))))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) 
-- & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ $ (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000101000000111000001001001011000010000100000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[2]~DUPLICATE_q\,
	datab => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[1]~DUPLICATE_q\,
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[3]~DUPLICATE_q\,
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(4),
	datae => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(0),
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[5]~DUPLICATE_q\,
	combout => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[2]~1_combout\);

-- Location: FF_X10_Y33_N50
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[2]~1_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(2));

-- Location: IOIBUF_X12_Y81_N1
\I2C_SDAT~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2C_SDAT,
	o => \I2C_SDAT~input_o\);

-- Location: LABCELL_X7_Y32_N33
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|new_data~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|new_data~0_combout\ = ( \I2C_SDAT~input_o\ & ( ((\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER~q\ & 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q\)) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|new_data~q\) ) ) # ( !\I2C_SDAT~input_o\ & ( 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|new_data~q\ & ((!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER~q\) # 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110000000001110111000010001111111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_4_TRANSFER~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_middle_of_high_level~q\,
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_new_data~q\,
	dataf => \ALT_INV_I2C_SDAT~input_o\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|new_data~0_combout\);

-- Location: FF_X7_Y32_N34
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|new_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|new_data~0_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|new_data~q\);

-- Location: LABCELL_X10_Y32_N30
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~27_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(0) & ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(9) & ( ((!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector1~0_combout\) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|new_data~q\)) # 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\) ) ) ) # ( !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(0) & ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(9) & ( ((\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector1~0_combout\ & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|new_data~q\)) # 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\) ) ) ) # ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(0) & ( 
-- !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(9) & ( ((!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector1~0_combout\) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|new_data~q\)) # 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\) ) ) ) # ( !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(0) & ( 
-- !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(9) & ( (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\ & 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector1~0_combout\ & (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|new_data~q\))) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\ & 
-- (((\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111110111111101111101010111010101111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_Selector1~0_combout\,
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_new_data~q\,
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(18),
	datae => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(0),
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(9),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~27_combout\);

-- Location: LABCELL_X10_Y32_N6
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: FF_X10_Y32_N31
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~27_combout\,
	asdata => \~GND~combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	sload => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(0));

-- Location: LABCELL_X10_Y33_N54
\audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[1]~0_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ $ (((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4)))))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4)))) ) ) ) # ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ $ 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\)))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\))) ) ) ) # ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & (((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4))))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4)) # 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\)))) ) ) ) # ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & 
-- ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4))))) # 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ $ 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ $ (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000100011010001111000001000000010000010110001000001010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[2]~DUPLICATE_q\,
	datab => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[1]~DUPLICATE_q\,
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[3]~DUPLICATE_q\,
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(4),
	datae => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(0),
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[5]~DUPLICATE_q\,
	combout => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[1]~0_combout\);

-- Location: FF_X10_Y33_N56
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[1]~0_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(1));

-- Location: LABCELL_X10_Y33_N33
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~26_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\ & (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(0))) ) ) # ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\ & 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(0)))) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- (((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101100001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(0),
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(1),
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_auto_init_complete~q\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~26_combout\);

-- Location: MLABCELL_X8_Y32_N48
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~DUPLICATE_q\ ) ) # ( !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~DUPLICATE_q\ & ( (!\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0)) # 
-- (((\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q\ & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT~q\)) # 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER~q\)) ) ) ) # ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & ( 
-- !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~DUPLICATE_q\ ) ) # ( !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & ( 
-- !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~DUPLICATE_q\ & ( (!\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0)) # 
-- ((\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q\ & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110111001101111111111111111111001101111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_middle_of_high_level~q\,
	datab => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_2_RESTART_BIT~q\,
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_4_TRANSFER~q\,
	datae => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_middle_of_low_level~DUPLICATE_q\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\);

-- Location: FF_X10_Y33_N34
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~26_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(1));

-- Location: LABCELL_X10_Y33_N12
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~25_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\ & (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(1))) ) ) # ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\ & 
-- ((\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(1))))) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- (((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101100000000100010000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(2),
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(1),
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_auto_init_complete~q\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~25_combout\);

-- Location: FF_X10_Y33_N13
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~25_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(2));

-- Location: LABCELL_X10_Y33_N15
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~24_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\ & (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(2))) ) ) # ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\ & 
-- ((\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(2))))) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- (((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101100000000100010000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(3),
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(2),
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_auto_init_complete~q\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~24_combout\);

-- Location: FF_X10_Y33_N16
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~24_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(3));

-- Location: LABCELL_X10_Y33_N0
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~23_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(3) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\)) # 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & (((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(4))))) ) ) # ( !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(3) & ( 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000010001000101110001000100010111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_auto_init_complete~q\,
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(4),
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(3),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~23_combout\);

-- Location: FF_X10_Y33_N2
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~23_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(4));

-- Location: LABCELL_X10_Y33_N3
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~22_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\ & (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(4))) ) ) # ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\ & 
-- ((\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(4))))) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- (((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101100000000100010000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(5),
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(4),
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_auto_init_complete~q\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~22_combout\);

-- Location: FF_X10_Y33_N5
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~22_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(5));

-- Location: LABCELL_X10_Y33_N24
\audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[6]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[6]~5_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & 
-- (((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4))))) # 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4)))) ) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4)))) # 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & (((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4))))) ) ) ) # ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & 
-- ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ $ (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4)))))) ) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & 
-- (((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\)) # 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100101111001000001000001000000010010100000000000110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[2]~DUPLICATE_q\,
	datab => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[1]~DUPLICATE_q\,
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[3]~DUPLICATE_q\,
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(4),
	datae => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(0),
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[5]~DUPLICATE_q\,
	combout => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[6]~5_combout\);

-- Location: FF_X10_Y33_N25
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[6]~5_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(6));

-- Location: LABCELL_X10_Y33_N42
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~21_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(6) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & (((\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(5) & 
-- !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\)))) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\)) ) ) # ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(6) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(5) & 
-- !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000101110001000100010111000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_auto_init_complete~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(5),
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(6),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~21_combout\);

-- Location: FF_X10_Y33_N44
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~21_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(6));

-- Location: LABCELL_X10_Y33_N18
\audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[7]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[7]~6_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & 
-- ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & 
-- ((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4)))))) ) ) ) # ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & ((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4)) # 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\)))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & 
-- (((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4))))) ) ) ) # ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ $ (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4))))) # 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) & 
-- ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\) # (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & 
-- (((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\)) # 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100101111001101100000100000001000110110001000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[2]~DUPLICATE_q\,
	datab => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[1]~DUPLICATE_q\,
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[3]~DUPLICATE_q\,
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(4),
	datae => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(0),
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[5]~DUPLICATE_q\,
	combout => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[7]~6_combout\);

-- Location: FF_X10_Y33_N19
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[7]~6_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(7));

-- Location: LABCELL_X10_Y33_N45
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~20_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(7) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & (((\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(6) & 
-- !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\)))) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\)) ) ) # ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(7) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(6) & 
-- !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000101110001000100010111000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_auto_init_complete~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(6),
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(7),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~20_combout\);

-- Location: FF_X10_Y33_N47
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~20_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(7));

-- Location: LABCELL_X10_Y33_N6
\audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[8]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[8]~7_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4))) ) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) & 
-- ((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\)) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4))))) ) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4)))) # 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & (((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000001111000000100001001000101010000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[2]~DUPLICATE_q\,
	datab => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[1]~DUPLICATE_q\,
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[3]~DUPLICATE_q\,
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(4),
	datae => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(0),
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[5]~DUPLICATE_q\,
	combout => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[8]~7_combout\);

-- Location: FF_X10_Y33_N7
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[8]~7_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(8));

-- Location: LABCELL_X10_Y33_N30
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~19_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(8) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\ & 
-- ((\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(7))))) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- (((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\)))) ) ) # ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(8) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\ & (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000110000101110000011000010111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_auto_init_complete~q\,
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(7),
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(8),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~19_combout\);

-- Location: FF_X10_Y33_N31
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~19_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(8));

-- Location: LABCELL_X10_Y31_N36
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~18_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(8) & ( 
-- !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data~10_combout\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(8),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~18_combout\);

-- Location: FF_X10_Y31_N37
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~18_combout\,
	sclr => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\,
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(9));

-- Location: LABCELL_X7_Y33_N48
\audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~2_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(2) & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & (((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(5))))) # 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1) & 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(5)))) ) ) ) # ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(2) & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & 
-- ((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(5))))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) $ 
-- (((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1)) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(5)))))) ) ) ) # ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(2) & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) $ (((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(5)))))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & 
-- ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) & (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1) & !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(5))))) ) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(2) & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) 
-- & ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) & ((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(5)))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) & 
-- ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1)) # (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(5)))))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) & ((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(5)) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001110111001001101101000110000010010100110011010101001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(0),
	datab => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(4),
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(1),
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(5),
	datae => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[3]~DUPLICATE_q\,
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(2),
	combout => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~2_combout\);

-- Location: FF_X7_Y33_N49
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~2_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(10));

-- Location: MLABCELL_X8_Y33_N30
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~17_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(9)) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & ( (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(9))) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- ((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(9),
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(10),
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_auto_init_complete~q\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~17_combout\);

-- Location: FF_X8_Y33_N31
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~17_combout\,
	sclr => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~10_combout\,
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(10));

-- Location: LABCELL_X9_Y33_N6
\audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[11]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[11]~8_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\ & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & ((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\) # 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0))))) ) ) ) # ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ $ 
-- (((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0)) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\))) ) ) ) # ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\ & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ $ 
-- (((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0)) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\))))) # 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\ & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) $ 
-- ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\)))) ) ) ) # ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\ & 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\ & ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ $ (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\))) # 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001100100110001101001001111000101101001011010010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[4]~DUPLICATE_q\,
	datab => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(0),
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[1]~DUPLICATE_q\,
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[2]~DUPLICATE_q\,
	datae => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[3]~DUPLICATE_q\,
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[5]~DUPLICATE_q\,
	combout => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[11]~8_combout\);

-- Location: FF_X9_Y33_N7
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[11]~8_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(11));

-- Location: MLABCELL_X8_Y33_N21
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~16_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & ( 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(10) & !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & ( (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(10))) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- ((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(10),
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(11),
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_auto_init_complete~q\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~16_combout\);

-- Location: FF_X8_Y33_N23
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~16_combout\,
	sclr => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~10_combout\,
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(11));

-- Location: MLABCELL_X8_Y33_N18
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~15_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(11)) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & ( (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- ((\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(11)))) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(12))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(12),
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(11),
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_auto_init_complete~q\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~15_combout\);

-- Location: FF_X8_Y33_N20
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~15_combout\,
	sclr => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~10_combout\,
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(12));

-- Location: LABCELL_X9_Y33_N0
\audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[13]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[13]~10_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\ & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ $ (((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\))))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\ & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\))) ) ) ) # ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\ & 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\ & 
-- (((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\)) # 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\))) ) ) ) # ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\ & 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\ & 
-- ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0)) # (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ $ 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\)))) ) ) ) # ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\ & 
-- (((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\)))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\ & 
-- ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\) # ((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101011010001010101011001000000010101111110100000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[4]~DUPLICATE_q\,
	datab => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(0),
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[1]~DUPLICATE_q\,
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[2]~DUPLICATE_q\,
	datae => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[3]~DUPLICATE_q\,
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[5]~DUPLICATE_q\,
	combout => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[13]~10_combout\);

-- Location: FF_X9_Y33_N1
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[13]~10_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(13));

-- Location: MLABCELL_X8_Y33_N45
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~14_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & ( 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(12) & !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & ( (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(12))) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- ((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011101000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(12),
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(13),
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_auto_init_complete~q\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~14_combout\);

-- Location: FF_X8_Y33_N47
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~14_combout\,
	sclr => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~10_combout\,
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(13));

-- Location: MLABCELL_X8_Y33_N42
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~13_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(13)) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & ( (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- ((\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(13)))) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(14),
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(13),
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_auto_init_complete~q\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~13_combout\);

-- Location: FF_X8_Y33_N44
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~13_combout\,
	sclr => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~10_combout\,
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(14));

-- Location: LABCELL_X9_Y33_N24
\audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~3_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\ & 
-- ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\) # 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\))) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\)))) # 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\ & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\))) ) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\) # (((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\) # 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\)) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0))) ) ) ) # ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\ & (((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\) # 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\)) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101010101010110111111111111111110100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[4]~DUPLICATE_q\,
	datab => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(0),
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[1]~DUPLICATE_q\,
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[2]~DUPLICATE_q\,
	datae => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[3]~DUPLICATE_q\,
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[5]~DUPLICATE_q\,
	combout => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~3_combout\);

-- Location: FF_X9_Y33_N25
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~3_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(15));

-- Location: MLABCELL_X8_Y33_N9
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~12_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(14)) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & ( (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(14))) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- ((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(14),
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(15),
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_auto_init_complete~q\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~12_combout\);

-- Location: FF_X8_Y33_N10
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~12_combout\,
	sclr => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~10_combout\,
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(15));

-- Location: MLABCELL_X8_Y33_N6
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~11_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(15)) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & ( (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- ((\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(15)))) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(16))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(16),
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(15),
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_auto_init_complete~q\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~11_combout\);

-- Location: FF_X8_Y33_N8
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~11_combout\,
	sclr => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~10_combout\,
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(16));

-- Location: MLABCELL_X8_Y33_N33
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~9_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(16)) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & ( (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- ((\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(16)))) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(17))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(17),
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(16),
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_auto_init_complete~q\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~9_combout\);

-- Location: FF_X8_Y33_N35
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~9_combout\,
	sclr => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~10_combout\,
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(17));

-- Location: MLABCELL_X8_Y32_N18
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~8_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(17) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(17),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~8_combout\);

-- Location: FF_X8_Y32_N19
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~8_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(18));

-- Location: MLABCELL_X8_Y32_N21
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~7_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(18) & ( 
-- !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ ) ) # ( !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(18) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(18),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~7_combout\);

-- Location: FF_X8_Y32_N23
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~7_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(19));

-- Location: LABCELL_X10_Y31_N33
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~6_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(19) & ( \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(19) & ( (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(19),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~6_combout\);

-- Location: FF_X10_Y31_N34
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~6_combout\,
	sclr => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\,
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(20));

-- Location: LABCELL_X9_Y33_N48
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~5_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(24) & ( ((!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\ 
-- & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(20))) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(24) & ( (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\ & (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(20)))) # 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & (((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110101011101010111010101110101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(20),
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_auto_init_complete~q\,
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(24),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~5_combout\);

-- Location: FF_X9_Y33_N50
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~5_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(21));

-- Location: LABCELL_X9_Y33_N51
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~4_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(21) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(21),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~4_combout\);

-- Location: FF_X9_Y33_N52
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~4_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(22));

-- Location: LABCELL_X9_Y33_N39
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~3_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(24) & ( ((!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\ 
-- & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(22))) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(24) & ( (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- (((!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\ & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(22))))) # 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110110001000100011011000101010101111101010101010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datab => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_auto_init_complete~q\,
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(22),
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(24),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~3_combout\);

-- Location: FF_X9_Y33_N40
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~3_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(23));

-- Location: LABCELL_X9_Y33_N36
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~2_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(23) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & (((!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\)))) # 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & (((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(24))) # 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\))) ) ) # ( !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(23) & ( 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & ((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(24)) # 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101010101000100010101010110110001111101011011000111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datab => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_auto_init_complete~q\,
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(24),
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(23),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~2_combout\);

-- Location: FF_X9_Y33_N38
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~2_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(24));

-- Location: LABCELL_X9_Y33_N12
\audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~4_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\) # 
-- ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\))) ) ) ) # ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ ) ) # ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( ((\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\) # 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\)) # (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\) ) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]~DUPLICATE_q\ & ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010111111111111111111111111111111110101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[4]~DUPLICATE_q\,
	datab => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(0),
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[1]~DUPLICATE_q\,
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[2]~DUPLICATE_q\,
	datae => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[3]~DUPLICATE_q\,
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[5]~DUPLICATE_q\,
	combout => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~4_combout\);

-- Location: FF_X9_Y33_N13
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~4_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(25));

-- Location: LABCELL_X9_Y33_N33
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~1_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(25) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & (((\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(24))) # 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\))) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- (((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\)))) ) ) # ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|data_out\(25) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & ((\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(24)) # 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010101010001000101010101001110010111110100111001011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_auto_init_complete~q\,
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(24),
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_data_out\(25),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~1_combout\);

-- Location: FF_X9_Y33_N35
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~1_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(25));

-- Location: LABCELL_X9_Y33_N30
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~0_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(25) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(25),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~0_combout\);

-- Location: FF_X9_Y33_N31
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~0_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(26));

-- Location: MLABCELL_X8_Y32_N36
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector1~1_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT~q\ & ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q\ & ( (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(26) & 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector1~0_combout\ & (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always1~0_combout\ & 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(26)))) ) ) ) # ( !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT~q\ & ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q\ & ( (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(26) & 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector1~0_combout\ & (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always1~0_combout\ & 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(26)))) ) ) ) # ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT~q\ & ( 
-- !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q\ ) ) # ( !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT~q\ & ( 
-- !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q\ & ( (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(26) & 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector1~0_combout\ & (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always1~0_combout\ & 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000111111111111111100000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(26),
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_Selector1~0_combout\,
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always1~0_combout\,
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(26),
	datae => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_2_RESTART_BIT~q\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_middle_of_high_level~q\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector1~1_combout\);

-- Location: FF_X8_Y32_N37
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector1~1_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT~q\);

-- Location: MLABCELL_X8_Y32_N42
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT~q\ & ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_2_RESTART_BIT~q\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_middle_of_high_level~q\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\);

-- Location: LABCELL_X7_Y32_N42
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter~0_combout\ = ( !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter\(0)) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011111111110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_counter\(0),
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter~0_combout\);

-- Location: FF_X7_Y32_N44
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter~0_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter\(0));

-- Location: LABCELL_X7_Y32_N45
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter~1_combout\ = ( !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\ & (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter\(0) $ (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011000000000011001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_counter\(0),
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_counter\(1),
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter~1_combout\);

-- Location: FF_X7_Y32_N47
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter~1_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter\(1));

-- Location: LABCELL_X7_Y32_N48
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter~2_combout\ = ( !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter\(2) $ 
-- (((!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter\(1)) # (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter\(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011100000000100001110000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_counter\(1),
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_counter\(0),
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_counter\(2),
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter~2_combout\);

-- Location: FF_X7_Y32_N49
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter~2_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter\(2));

-- Location: LABCELL_X7_Y32_N51
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Add0~0_combout\ = (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter\(1) & (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter\(0) & 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_counter\(1),
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_counter\(0),
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_counter\(2),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Add0~0_combout\);

-- Location: LABCELL_X7_Y32_N27
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter~3_combout\ = ( !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Add0~0_combout\ $ (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter\(3))) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011110111011011101111011101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_Add0~0_combout\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_counter\(3),
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter~3_combout\);

-- Location: FF_X7_Y32_N28
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter~3_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter\(3));

-- Location: LABCELL_X7_Y32_N24
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter~4_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter\(3) & ( (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\ & 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Add0~0_combout\ $ 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter\(4))))) ) ) # ( !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter\(3) & ( (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\ & 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000001000000100000000100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_Add0~0_combout\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_counter\(4),
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_counter\(3),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter~4_combout\);

-- Location: FF_X7_Y32_N26
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter~4_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter\(4));

-- Location: LABCELL_X7_Y32_N36
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always1~0_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~DUPLICATE_q\ & ( 
-- !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter\(0) & ( (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter\(3) & (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter\(2) & 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter\(4) & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|counter\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_counter\(3),
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_counter\(2),
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_counter\(4),
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_counter\(1),
	datae => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_middle_of_low_level~DUPLICATE_q\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_counter\(0),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always1~0_combout\);

-- Location: LABCELL_X7_Y32_N30
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector4~0_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always1~0_combout\ & ( 
-- ((!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q\ & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT~q\)) # 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER~q\) ) ) # ( !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always1~0_combout\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q\ & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110001010101110111010101010111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_4_TRANSFER~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_middle_of_high_level~q\,
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_5_STOP_BIT~q\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always1~0_combout\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector4~0_combout\);

-- Location: FF_X7_Y32_N32
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector4~0_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT~q\);

-- Location: LABCELL_X7_Y32_N9
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|always1~0_combout\ = (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|transfer_complete~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_auto_init_complete~q\,
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_transfer_complete~q\,
	combout => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|always1~0_combout\);

-- Location: FF_X7_Y32_N11
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|transfer_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|always1~0_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|transfer_data~q\);

-- Location: LABCELL_X7_Y32_N6
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|transfer_complete~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|transfer_complete~0_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|transfer_data~q\ & ( 
-- ((!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|transfer_complete~q\)) # 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT~q\) ) ) # ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|transfer_data~q\ & ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011101110110011001110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_auto_init_complete~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_5_STOP_BIT~q\,
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_transfer_complete~q\,
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_transfer_data~q\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|transfer_complete~0_combout\);

-- Location: FF_X7_Y32_N8
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|transfer_complete\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|transfer_complete~0_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|transfer_complete~q\);

-- Location: LABCELL_X7_Y32_N54
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~1_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|transfer_data~q\ & ( (!\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0)) # 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|transfer_complete~q\) ) ) # ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|transfer_data~q\ & ( !\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_transfer_complete~q\,
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_transfer_data~q\,
	combout => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~1_combout\);

-- Location: FF_X7_Y32_N13
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address~0_combout\,
	ena => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0));

-- Location: LABCELL_X7_Y33_N21
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|Add0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|Add0~3_combout\ = !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) $ (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101001010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(0),
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(1),
	combout => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|Add0~3_combout\);

-- Location: FF_X7_Y33_N22
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|Add0~3_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\);

-- Location: FF_X7_Y32_N7
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|transfer_complete~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|transfer_complete~0_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|transfer_complete~DUPLICATE_q\);

-- Location: MLABCELL_X8_Y33_N57
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|always3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|always3~0_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|transfer_complete~DUPLICATE_q\ & ( 
-- !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE_q\ & ( (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE_q\ & 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]~DUPLICATE_q\ & \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|transfer_data~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[1]~DUPLICATE_q\,
	datab => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[3]~DUPLICATE_q\,
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_transfer_data~q\,
	datae => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_transfer_complete~DUPLICATE_q\,
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address[2]~DUPLICATE_q\,
	combout => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|always3~0_combout\);

-- Location: LABCELL_X7_Y33_N30
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~0_combout\ = ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) ) ) # ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & ( \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) & ( 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|always3~0_combout\ & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(0) & \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(5))) ) ) ) # ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & ( !\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|rom_address\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000001100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_always3~0_combout\,
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(0),
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(5),
	datae => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_auto_init_complete~q\,
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_rom_address\(4),
	combout => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~0_combout\);

-- Location: FF_X7_Y33_N31
\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~0_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\);

-- Location: FF_X7_Y32_N31
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector4~0_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT~DUPLICATE_q\);

-- Location: LABCELL_X7_Y32_N0
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol~11_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE~q\ & ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT~DUPLICATE_q\ & ( (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & 
-- !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q\) ) ) ) # ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE~q\ & ( 
-- !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT~DUPLICATE_q\ & ( \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) ) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE~q\ & ( !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT~DUPLICATE_q\ & ( 
-- (\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|transfer_data~q\ & (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q\ & \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|always1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001001100110011001100000000000000000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_transfer_data~q\,
	datab => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_middle_of_high_level~q\,
	datad => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_always1~0_combout\,
	datae => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_0_IDLE~q\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_5_STOP_BIT~DUPLICATE_q\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol~11_combout\);

-- Location: FF_X7_Y32_N1
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE~q\);

-- Location: LABCELL_X7_Y32_N18
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol~12_combout\ = ( !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE~q\ & ( 
-- \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|transfer_data~q\ & ( (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q\ & 
-- (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & (!\audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~q\ & !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|transfer_complete~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_middle_of_high_level~q\,
	datab => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datac => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_auto_init_complete~q\,
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_transfer_complete~q\,
	datae => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_0_IDLE~q\,
	dataf => \audio_config_1|audio_and_video_config_0|AV_Config_Auto_Init|ALT_INV_transfer_data~q\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol~12_combout\);

-- Location: FF_X7_Y32_N20
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\);

-- Location: MLABCELL_X8_Y32_N24
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[0]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[0]~27_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector1~0_combout\ & ( (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & 
-- ((\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\))) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector1~0_combout\ & ( (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & (((\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(0)) # 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\)) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101010101000101010101010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(0),
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_Selector1~0_combout\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[0]~27_combout\);

-- Location: FF_X8_Y32_N25
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(0));

-- Location: MLABCELL_X8_Y32_N9
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~26_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(0) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(0),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~26_combout\);

-- Location: FF_X8_Y32_N11
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~26_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(1));

-- Location: MLABCELL_X8_Y32_N6
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~25_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(1) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(1),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~25_combout\);

-- Location: FF_X8_Y32_N7
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~25_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(2));

-- Location: MLABCELL_X8_Y32_N0
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~24_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(2) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(2),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~24_combout\);

-- Location: FF_X8_Y32_N1
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~24_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(3));

-- Location: MLABCELL_X8_Y32_N3
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~23_combout\ = ( !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\ & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(3),
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~23_combout\);

-- Location: FF_X8_Y32_N5
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~23_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(4));

-- Location: MLABCELL_X8_Y32_N54
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~22_combout\ = (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\ & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(4),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~22_combout\);

-- Location: FF_X8_Y32_N55
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~22_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(5));

-- Location: MLABCELL_X8_Y32_N57
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~21_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(5) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(5),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~21_combout\);

-- Location: FF_X8_Y32_N58
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~21_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(6));

-- Location: LABCELL_X11_Y32_N57
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~20_combout\ = (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\ & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(6),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~20_combout\);

-- Location: FF_X11_Y32_N58
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~20_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(7));

-- Location: LABCELL_X11_Y32_N54
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~19_combout\ = (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\ & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000000000100010000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(7),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~19_combout\);

-- Location: FF_X11_Y32_N56
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~19_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(8));

-- Location: LABCELL_X11_Y32_N21
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~18_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(8) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(8) & ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(8),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~18_combout\);

-- Location: FF_X11_Y32_N22
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~18_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(9));

-- Location: LABCELL_X11_Y32_N18
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~17_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(9) & ( 
-- !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ ) ) # ( !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(9) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(9),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~17_combout\);

-- Location: FF_X11_Y32_N19
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~17_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(10));

-- Location: LABCELL_X11_Y32_N45
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~16_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(10) & ( 
-- !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ ) ) # ( !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(10) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(10),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~16_combout\);

-- Location: FF_X11_Y32_N46
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~16_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(11));

-- Location: LABCELL_X11_Y32_N42
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~15_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(11) & ( 
-- !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ ) ) # ( !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(11) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(11),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~15_combout\);

-- Location: FF_X11_Y32_N44
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~15_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(12));

-- Location: LABCELL_X11_Y32_N39
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~14_combout\ = (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- ((\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(12)) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101000101010001010100010101000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(12),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~14_combout\);

-- Location: FF_X11_Y32_N40
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~14_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(13));

-- Location: LABCELL_X11_Y32_N36
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~13_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(13) & ( 
-- !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ ) ) # ( !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(13) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(13),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~13_combout\);

-- Location: FF_X11_Y32_N37
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~13_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(14));

-- Location: LABCELL_X11_Y32_N3
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~12_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(14) & ( 
-- !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ ) ) # ( !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(14) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(14),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~12_combout\);

-- Location: FF_X11_Y32_N5
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~12_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(15));

-- Location: LABCELL_X11_Y32_N30
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~11_combout\ = (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- ((\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(15)) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101000101010001010100010101000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(15),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~11_combout\);

-- Location: FF_X11_Y32_N32
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~11_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(16));

-- Location: LABCELL_X11_Y32_N33
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~10_combout\ = (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- ((\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(16)) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101000101010001010100010101000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(16),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~10_combout\);

-- Location: FF_X11_Y32_N34
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~10_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(17));

-- Location: LABCELL_X11_Y32_N24
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~9_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(17) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(17) & ( (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\) # 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(17),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~9_combout\);

-- Location: FF_X11_Y32_N25
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~9_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(18));

-- Location: LABCELL_X11_Y32_N27
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~8_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(18) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(18),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~8_combout\);

-- Location: FF_X11_Y32_N28
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~8_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(19));

-- Location: LABCELL_X11_Y32_N48
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~7_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(19) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(19),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~7_combout\);

-- Location: FF_X11_Y32_N49
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~7_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(20));

-- Location: LABCELL_X11_Y32_N51
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~6_combout\ = (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\ & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(20)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000000000100010000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(20),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~6_combout\);

-- Location: FF_X11_Y32_N53
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~6_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(21));

-- Location: LABCELL_X11_Y32_N12
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~5_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(21) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(21),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~5_combout\);

-- Location: FF_X11_Y32_N14
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~5_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(22));

-- Location: LABCELL_X11_Y32_N15
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~4_combout\ = (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\ & \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(22)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(22),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~4_combout\);

-- Location: FF_X11_Y32_N17
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~4_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(23));

-- Location: LABCELL_X11_Y32_N6
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~3_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(23) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(23),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~3_combout\);

-- Location: FF_X11_Y32_N7
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~3_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(24));

-- Location: LABCELL_X11_Y32_N9
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~2_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(24) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(24),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~2_combout\);

-- Location: FF_X11_Y32_N10
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~2_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(25));

-- Location: LABCELL_X11_Y32_N0
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~1_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(25) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\ & !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(25),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~1_combout\);

-- Location: FF_X11_Y32_N1
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~1_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(26));

-- Location: MLABCELL_X8_Y32_N15
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector2~0_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~DUPLICATE_q\ & ( 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\) ) ) # ( 
-- !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~DUPLICATE_q\ & ( ((\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT~q\) # 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always4~0_combout\)) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111111111010111111111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_1_INITIALIZE~q\,
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always4~0_combout\,
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_3_START_BIT~q\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_middle_of_low_level~DUPLICATE_q\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector2~0_combout\);

-- Location: FF_X8_Y32_N17
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector2~0_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT~q\);

-- Location: FF_X9_Y32_N47
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~0_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~q\);

-- Location: MLABCELL_X8_Y32_N30
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector3~0_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER~q\ & ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always1~0_combout\ & ( (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT~q\ & 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~q\) ) ) ) # ( !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER~q\ & ( 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always1~0_combout\ & ( (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT~q\ & 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~q\) ) ) ) # ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER~q\ & ( 
-- !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always1~0_combout\ & ( (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(26)) # 
-- (((!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~q\) # (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(26))) # 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT~q\)) ) ) ) # ( !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER~q\ & ( 
-- !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|always1~0_combout\ & ( (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT~q\ & 
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111111111111101100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(26),
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_3_START_BIT~q\,
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_middle_of_low_level~q\,
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(26),
	datae => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_4_TRANSFER~q\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_always1~0_combout\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector3~0_combout\);

-- Location: FF_X8_Y32_N31
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Selector3~0_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER~q\);

-- Location: LABCELL_X9_Y32_N39
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|serial_data~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|serial_data~1_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(26) & ( 
-- ((!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE~q\) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT~q\)) # 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER~q\) ) ) # ( !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data\(26) & ( 
-- (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE~q\) # (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_4_TRANSFER~q\,
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_0_IDLE~q\,
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_2_RESTART_BIT~q\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_data\(26),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|serial_data~1_combout\);

-- Location: LABCELL_X9_Y32_N54
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|serial_data~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|serial_data~2_combout\ = ( \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(26) & ( 
-- !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER~q\ ) ) # ( !\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask\(26) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_4_TRANSFER~q\,
	dataf => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_shiftreg_mask\(26),
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|serial_data~2_combout\);

-- Location: FF_X9_Y32_N38
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|new_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter\(11),
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|new_clk~q\);

-- Location: LABCELL_X9_Y32_N36
\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|serial_clk~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|serial_clk~0_combout\ = (!\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE~q\) # 
-- (\audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|new_clk~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111110011001111111111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|ALT_INV_s_serial_protocol.STATE_0_IDLE~q\,
	datad => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|ALT_INV_new_clk~q\,
	combout => \audio_config_1|audio_and_video_config_0|Serial_Bus_Controller|serial_clk~0_combout\);

-- Location: IOIBUF_X24_Y81_N1
\AUD_DACLRCK~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_DACLRCK,
	o => \AUD_DACLRCK~input_o\);

-- Location: LABCELL_X13_Y23_N0
\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~feeder_combout\ = ( \AUD_DACLRCK~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_AUD_DACLRCK~input_o\,
	combout => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~feeder_combout\);

-- Location: FF_X13_Y23_N2
\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\);

-- Location: FF_X13_Y22_N7
\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\);

-- Location: LABCELL_X13_Y21_N3
\audio_ip_1|audio_0|done_dac_channel_sync~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|done_dac_channel_sync~0_combout\ = ( \audio_ip_1|audio_0|done_dac_channel_sync~q\ & ( \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ ) ) # ( \audio_ip_1|audio_0|done_dac_channel_sync~q\ & ( 
-- !\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ ) ) # ( !\audio_ip_1|audio_0|done_dac_channel_sync~q\ & ( !\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\,
	datae => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	dataf => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	combout => \audio_ip_1|audio_0|done_dac_channel_sync~0_combout\);

-- Location: FF_X13_Y21_N4
\audio_ip_1|audio_0|done_dac_channel_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|done_dac_channel_sync~0_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|done_dac_channel_sync~q\);

-- Location: LABCELL_X13_Y17_N0
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: LABCELL_X13_Y17_N6
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( !\audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\ ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( !\audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\ ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_comb~0_combout\,
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: LABCELL_X13_Y17_N9
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( !\audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\ ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( !\audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\ ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_comb~0_combout\,
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: FF_X13_Y17_N10
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

-- Location: LABCELL_X13_Y17_N12
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( !\audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\ ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( !\audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\ ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_comb~0_combout\,
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: FF_X13_Y17_N13
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

-- Location: LABCELL_X13_Y17_N15
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( !\audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\ ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( !\audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\ ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_comb~0_combout\,
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: FF_X13_Y17_N16
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

-- Location: LABCELL_X13_Y17_N18
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( !\audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\ ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_comb~0_combout\,
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\);

-- Location: FF_X13_Y17_N19
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

-- Location: FF_X13_Y17_N7
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y17_N0
\audio_ip_1|audio_0|Audio_Out_Serializer|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~29_sumout\ = SUM(( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~30\ = CARRY(( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~29_sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~30\);

-- Location: LABCELL_X10_Y17_N3
\audio_ip_1|audio_0|Audio_Out_Serializer|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~21_sumout\ = SUM(( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~30\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~22\ = CARRY(( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~30\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~21_sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~22\);

-- Location: LABCELL_X10_Y17_N6
\audio_ip_1|audio_0|Audio_Out_Serializer|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~13_sumout\ = SUM(( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]~DUPLICATE_q\ ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~22\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~14\ = CARRY(( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]~DUPLICATE_q\ ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\,
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~22\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~13_sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~14\);

-- Location: LABCELL_X10_Y17_N9
\audio_ip_1|audio_0|Audio_Out_Serializer|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~17_sumout\ = SUM(( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~14\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~18\ = CARRY(( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~14\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~17_sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~18\);

-- Location: LABCELL_X10_Y17_N12
\audio_ip_1|audio_0|Audio_Out_Serializer|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~25_sumout\ = SUM(( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~18\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~26\ = CARRY(( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~18\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~25_sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~26\);

-- Location: LABCELL_X10_Y17_N15
\audio_ip_1|audio_0|Audio_Out_Serializer|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~5_sumout\ = SUM(( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~26\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~6\ = CARRY(( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~26\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~5_sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~6\);

-- Location: LABCELL_X10_Y17_N18
\audio_ip_1|audio_0|Audio_Out_Serializer|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~1_sumout\ = SUM(( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~6\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~2\ = CARRY(( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~6\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~1_sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~2\);

-- Location: FF_X10_Y17_N20
\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~1_sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space\(6));

-- Location: FF_X10_Y17_N8
\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~13_sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space\(2));

-- Location: LABCELL_X10_Y17_N21
\audio_ip_1|audio_0|Audio_Out_Serializer|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~9_sumout\ = SUM(( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ ) + ( VCC ) + ( \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~2\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~9_sumout\);

-- Location: FF_X10_Y17_N23
\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~9_sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space\(7));

-- Location: FF_X10_Y17_N17
\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~5_sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space\(5));

-- Location: FF_X10_Y17_N5
\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~21_sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space\(1));

-- Location: FF_X10_Y17_N11
\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~17_sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space\(3));

-- Location: LABCELL_X10_Y17_N30
\audio_ip_1|audio_0|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|WideOr0~0_combout\ = ( !\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space\(1) & ( !\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space\(3) & ( 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space\(6) & (!\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space\(2) & (!\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space\(7) & 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(6),
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(2),
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(7),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(5),
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(1),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(3),
	combout => \audio_ip_1|audio_0|WideOr0~0_combout\);

-- Location: PLLREFCLKSELECT_X0_Y21_N0
\pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: FRACTIONALPLL_X0_Y15_N0
\pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "none",
	nreset_invert => "true",
	output_clock_frequency => "480.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 10000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 20,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "m_cnt",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 24,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 24,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 6,
	pll_m_cnt_prst => 5,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 3,
	pll_n_cnt_lo_div => 2,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 1)
-- pragma translate_on
PORT MAP (
	coreclkfb => \pll_ip_1|pll_ip_inst|altera_pll_i|fboutclk_wire\(0),
	ecnc1test => \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => \rsync_2|ALT_INV_rst_reg\(1),
	refclkin => \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	cntnen => \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \pll_ip_1|pll_ip_inst|altera_pll_i|fboutclk_wire\(0),
	tclk => \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y19_N0
\pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 1)
-- pragma translate_on
PORT MAP (
	cntnen => \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\,
	shift => \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	shiften => \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y20_N1
\pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 5,
	dprio0_cnt_lo_div => 5,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "48.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 1,
  output_counter_index => 6)
-- pragma translate_on
PORT MAP (
	nen0 => \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\,
	tclk0 => \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	up0 => \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	vco0ph => \pll_ip_1|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire\(0));

-- Location: CLKCTRL_G6
\pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire\(0),
	outclk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\);

-- Location: MLABCELL_X15_Y19_N30
\cic_1|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add2~37_sumout\ = SUM(( \cic_1|count_reg\(0) ) + ( VCC ) + ( !VCC ))
-- \cic_1|Add2~38\ = CARRY(( \cic_1|count_reg\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cic_1|ALT_INV_count_reg\(0),
	cin => GND,
	sumout => \cic_1|Add2~37_sumout\,
	cout => \cic_1|Add2~38\);

-- Location: MLABCELL_X15_Y19_N9
\rsync_1|rst_reg[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rsync_1|rst_reg[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \rsync_1|rst_reg[0]~feeder_combout\);

-- Location: FF_X15_Y19_N11
\rsync_1|rst_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \rsync_1|rst_reg[0]~feeder_combout\,
	clrn => \key[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rsync_1|rst_reg\(0));

-- Location: FF_X15_Y19_N8
\rsync_1|rst_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \rsync_1|rst_reg\(0),
	clrn => \key[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rsync_1|rst_reg\(1));

-- Location: FF_X15_Y19_N32
\cic_1|count_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add2~37_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	sclr => \cic_1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|count_reg\(0));

-- Location: MLABCELL_X15_Y19_N33
\cic_1|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add2~33_sumout\ = SUM(( \cic_1|count_reg\(1) ) + ( GND ) + ( \cic_1|Add2~38\ ))
-- \cic_1|Add2~34\ = CARRY(( \cic_1|count_reg\(1) ) + ( GND ) + ( \cic_1|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cic_1|ALT_INV_count_reg\(1),
	cin => \cic_1|Add2~38\,
	sumout => \cic_1|Add2~33_sumout\,
	cout => \cic_1|Add2~34\);

-- Location: FF_X15_Y19_N35
\cic_1|count_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add2~33_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	sclr => \cic_1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|count_reg\(1));

-- Location: MLABCELL_X15_Y19_N36
\cic_1|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add2~29_sumout\ = SUM(( \cic_1|count_reg\(2) ) + ( GND ) + ( \cic_1|Add2~34\ ))
-- \cic_1|Add2~30\ = CARRY(( \cic_1|count_reg\(2) ) + ( GND ) + ( \cic_1|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cic_1|ALT_INV_count_reg\(2),
	cin => \cic_1|Add2~34\,
	sumout => \cic_1|Add2~29_sumout\,
	cout => \cic_1|Add2~30\);

-- Location: FF_X15_Y19_N38
\cic_1|count_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add2~29_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	sclr => \cic_1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|count_reg\(2));

-- Location: MLABCELL_X15_Y19_N39
\cic_1|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add2~9_sumout\ = SUM(( \cic_1|count_reg\(3) ) + ( GND ) + ( \cic_1|Add2~30\ ))
-- \cic_1|Add2~10\ = CARRY(( \cic_1|count_reg\(3) ) + ( GND ) + ( \cic_1|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cic_1|ALT_INV_count_reg\(3),
	cin => \cic_1|Add2~30\,
	sumout => \cic_1|Add2~9_sumout\,
	cout => \cic_1|Add2~10\);

-- Location: FF_X15_Y19_N41
\cic_1|count_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add2~9_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	sclr => \cic_1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|count_reg\(3));

-- Location: MLABCELL_X15_Y19_N42
\cic_1|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add2~5_sumout\ = SUM(( \cic_1|count_reg\(4) ) + ( GND ) + ( \cic_1|Add2~10\ ))
-- \cic_1|Add2~6\ = CARRY(( \cic_1|count_reg\(4) ) + ( GND ) + ( \cic_1|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cic_1|ALT_INV_count_reg\(4),
	cin => \cic_1|Add2~10\,
	sumout => \cic_1|Add2~5_sumout\,
	cout => \cic_1|Add2~6\);

-- Location: FF_X15_Y19_N44
\cic_1|count_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add2~5_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	sclr => \cic_1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|count_reg\(4));

-- Location: MLABCELL_X15_Y19_N45
\cic_1|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add2~25_sumout\ = SUM(( \cic_1|count_reg\(5) ) + ( GND ) + ( \cic_1|Add2~6\ ))
-- \cic_1|Add2~26\ = CARRY(( \cic_1|count_reg\(5) ) + ( GND ) + ( \cic_1|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cic_1|ALT_INV_count_reg\(5),
	cin => \cic_1|Add2~6\,
	sumout => \cic_1|Add2~25_sumout\,
	cout => \cic_1|Add2~26\);

-- Location: FF_X15_Y19_N47
\cic_1|count_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add2~25_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	sclr => \cic_1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|count_reg\(5));

-- Location: MLABCELL_X15_Y19_N48
\cic_1|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add2~1_sumout\ = SUM(( \cic_1|count_reg\(6) ) + ( GND ) + ( \cic_1|Add2~26\ ))
-- \cic_1|Add2~2\ = CARRY(( \cic_1|count_reg\(6) ) + ( GND ) + ( \cic_1|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cic_1|ALT_INV_count_reg\(6),
	cin => \cic_1|Add2~26\,
	sumout => \cic_1|Add2~1_sumout\,
	cout => \cic_1|Add2~2\);

-- Location: FF_X15_Y19_N49
\cic_1|count_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add2~1_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	sclr => \cic_1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|count_reg\(6));

-- Location: MLABCELL_X15_Y19_N51
\cic_1|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add2~13_sumout\ = SUM(( \cic_1|count_reg\(7) ) + ( GND ) + ( \cic_1|Add2~2\ ))
-- \cic_1|Add2~14\ = CARRY(( \cic_1|count_reg\(7) ) + ( GND ) + ( \cic_1|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cic_1|ALT_INV_count_reg\(7),
	cin => \cic_1|Add2~2\,
	sumout => \cic_1|Add2~13_sumout\,
	cout => \cic_1|Add2~14\);

-- Location: FF_X15_Y19_N53
\cic_1|count_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add2~13_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	sclr => \cic_1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|count_reg\(7));

-- Location: MLABCELL_X15_Y19_N54
\cic_1|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add2~21_sumout\ = SUM(( \cic_1|count_reg\(8) ) + ( GND ) + ( \cic_1|Add2~14\ ))
-- \cic_1|Add2~22\ = CARRY(( \cic_1|count_reg\(8) ) + ( GND ) + ( \cic_1|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cic_1|ALT_INV_count_reg\(8),
	cin => \cic_1|Add2~14\,
	sumout => \cic_1|Add2~21_sumout\,
	cout => \cic_1|Add2~22\);

-- Location: FF_X15_Y19_N56
\cic_1|count_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add2~21_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	sclr => \cic_1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|count_reg\(8));

-- Location: MLABCELL_X15_Y19_N57
\cic_1|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add2~17_sumout\ = SUM(( \cic_1|count_reg\(9) ) + ( GND ) + ( \cic_1|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cic_1|ALT_INV_count_reg\(9),
	cin => \cic_1|Add2~22\,
	sumout => \cic_1|Add2~17_sumout\);

-- Location: FF_X15_Y19_N58
\cic_1|count_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add2~17_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	sclr => \cic_1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|count_reg\(9));

-- Location: MLABCELL_X15_Y19_N12
\cic_1|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|LessThan0~0_combout\ = ( \cic_1|count_reg\(9) & ( (\cic_1|count_reg\(7) & (\cic_1|count_reg\(8) & \cic_1|count_reg\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cic_1|ALT_INV_count_reg\(7),
	datac => \cic_1|ALT_INV_count_reg\(8),
	datad => \cic_1|ALT_INV_count_reg\(5),
	dataf => \cic_1|ALT_INV_count_reg\(9),
	combout => \cic_1|LessThan0~0_combout\);

-- Location: MLABCELL_X15_Y19_N15
\cic_1|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|LessThan0~1_combout\ = ( \cic_1|LessThan0~0_combout\ & ( (\cic_1|count_reg\(6) & ((\cic_1|count_reg\(4)) # (\cic_1|count_reg\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001111110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cic_1|ALT_INV_count_reg\(3),
	datac => \cic_1|ALT_INV_count_reg\(4),
	datad => \cic_1|ALT_INV_count_reg\(6),
	dataf => \cic_1|ALT_INV_LessThan0~0_combout\,
	combout => \cic_1|LessThan0~1_combout\);

-- Location: FF_X15_Y19_N17
\cic_1|en_comb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|LessThan0~1_combout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|en_comb~q\);

-- Location: FF_X10_Y17_N2
\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~29_sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space\(0));

-- Location: FF_X10_Y17_N14
\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Add0~25_sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space\(4));

-- Location: LABCELL_X10_Y17_N39
\audio_ip_1|audio_0|WideOr0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|WideOr0~1_combout\ = ( !\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space\(0) & ( !\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_fifo_write_space\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(0),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(4),
	combout => \audio_ip_1|audio_0|WideOr0~1_combout\);

-- Location: FF_X10_Y17_N29
\cic_1|valid_L_sync_int[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|valid_L~q\,
	sload => VCC,
	ena => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|valid_L_sync_int\(0));

-- Location: FF_X10_Y17_N50
\cic_1|valid_L_sync_int[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|valid_L_sync_int\(0),
	sload => VCC,
	ena => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|valid_L_sync_int\(1));

-- Location: LABCELL_X10_Y17_N48
\cic_1|valid_L_int~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|valid_L_int~0_combout\ = ( !\cic_1|valid_L_sync_int\(1) & ( ((\cic_1|en_comb~q\ & ((!\audio_ip_1|audio_0|WideOr0~0_combout\) # (!\audio_ip_1|audio_0|WideOr0~1_combout\)))) # (\cic_1|valid_L_int~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101001111000000000000000001011111010011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cic_1|ALT_INV_en_comb~q\,
	datab => \audio_ip_1|audio_0|ALT_INV_WideOr0~0_combout\,
	datac => \cic_1|ALT_INV_valid_L_int~q\,
	datad => \audio_ip_1|audio_0|ALT_INV_WideOr0~1_combout\,
	datae => \cic_1|ALT_INV_valid_L_sync_int\(1),
	combout => \cic_1|valid_L_int~0_combout\);

-- Location: FF_X10_Y17_N53
\cic_1|valid_L_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|valid_L_int~0_combout\,
	sload => VCC,
	ena => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|valid_L_int~q\);

-- Location: LABCELL_X10_Y17_N57
\cic_1|valid_L~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|valid_L~feeder_combout\ = ( \cic_1|valid_L_int~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cic_1|ALT_INV_valid_L_int~q\,
	combout => \cic_1|valid_L~feeder_combout\);

-- Location: FF_X10_Y17_N59
\cic_1|valid_L\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|valid_L~feeder_combout\,
	clrn => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|valid_L~q\);

-- Location: LABCELL_X11_Y21_N30
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: LABCELL_X11_Y21_N36
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( !\audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( !\audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: LABCELL_X11_Y21_N39
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( !\audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( !\audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: FF_X11_Y21_N40
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

-- Location: LABCELL_X11_Y21_N42
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( !\audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( !\audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: FF_X11_Y21_N44
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

-- Location: LABCELL_X11_Y21_N45
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( !\audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( !\audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: FF_X11_Y21_N47
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

-- Location: LABCELL_X11_Y21_N48
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( !\audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\);

-- Location: FF_X11_Y21_N50
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

-- Location: LABCELL_X11_Y21_N18
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) 
-- & ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & ( 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\);

-- Location: LABCELL_X11_Y21_N0
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) 
-- & ( (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ & \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~0_combout\,
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\);

-- Location: LABCELL_X11_Y21_N3
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ & ( 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\) # (\audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\))) 
-- # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\ & \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\)) ) ) 
-- # ( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ & ( (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ & 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ $ (\audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100101000000001010010100001010101011110000101010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~1_combout\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\);

-- Location: FF_X11_Y21_N5
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\);

-- Location: FF_X11_Y21_N34
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y21_N0
\audio_ip_1|audio_0|Audio_Out_Serializer|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~1_sumout\ = SUM(( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~2\ = CARRY(( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~1_sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~2\);

-- Location: LABCELL_X10_Y21_N3
\audio_ip_1|audio_0|Audio_Out_Serializer|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~5_sumout\ = SUM(( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]~DUPLICATE_q\ ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~2\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~6\ = CARRY(( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]~DUPLICATE_q\ ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\,
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~2\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~5_sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~6\);

-- Location: FF_X10_Y21_N5
\audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~5_sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space\(1));

-- Location: LABCELL_X10_Y21_N6
\audio_ip_1|audio_0|Audio_Out_Serializer|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~25_sumout\ = SUM(( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~6\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~26\ = CARRY(( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~6\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~25_sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~26\);

-- Location: LABCELL_X10_Y21_N9
\audio_ip_1|audio_0|Audio_Out_Serializer|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~21_sumout\ = SUM(( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~26\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~22\ = CARRY(( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~26\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~21_sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~22\);

-- Location: FF_X10_Y21_N11
\audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~21_sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space\(3));

-- Location: FF_X10_Y21_N2
\audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~1_sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space\(0));

-- Location: LABCELL_X10_Y21_N12
\audio_ip_1|audio_0|Audio_Out_Serializer|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~17_sumout\ = SUM(( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~22\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~18\ = CARRY(( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~22\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~17_sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~18\);

-- Location: FF_X10_Y21_N14
\audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~17_sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space\(4));

-- Location: LABCELL_X10_Y21_N15
\audio_ip_1|audio_0|Audio_Out_Serializer|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~29_sumout\ = SUM(( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~18\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~30\ = CARRY(( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~18\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~29_sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~30\);

-- Location: LABCELL_X10_Y21_N18
\audio_ip_1|audio_0|Audio_Out_Serializer|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~13_sumout\ = SUM(( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~30\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~14\ = CARRY(( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~30\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~13_sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~14\);

-- Location: LABCELL_X10_Y21_N21
\audio_ip_1|audio_0|Audio_Out_Serializer|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~9_sumout\ = SUM(( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ ) + ( VCC ) + ( \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~14\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~9_sumout\);

-- Location: FF_X10_Y21_N23
\audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~9_sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space\(7));

-- Location: FF_X10_Y21_N19
\audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~13_sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space\(6));

-- Location: LABCELL_X10_Y21_N30
\audio_ip_1|audio_0|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|WideOr1~0_combout\ = ( !\audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space\(7) & ( !\audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space\(6) & ( 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space\(1) & (!\audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space\(3) & (!\audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space\(0) & 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(1),
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(3),
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(0),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(4),
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(7),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(6),
	combout => \audio_ip_1|audio_0|WideOr1~0_combout\);

-- Location: LABCELL_X11_Y21_N54
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\ = ( \cic_1|valid_R~q\ & ( \audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & ( 
-- ((!\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0)) # ((\audio_ip_1|audio_0|WideOr1~0_combout\ & \audio_ip_1|audio_0|WideOr1~1_combout\))) # 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\) ) ) ) # ( !\cic_1|valid_R~q\ & ( \audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ ) ) # ( \cic_1|valid_R~q\ & ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & ( (!\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0)) # 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ & ((!\audio_ip_1|audio_0|WideOr1~0_combout\) # (!\audio_ip_1|audio_0|WideOr1~1_combout\)))) ) ) ) # ( !\cic_1|valid_R~q\ & ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & ( !\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111011101110110011111111111111111101110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datab => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datac => \audio_ip_1|audio_0|ALT_INV_WideOr1~0_combout\,
	datad => \audio_ip_1|audio_0|ALT_INV_WideOr1~1_combout\,
	datae => \cic_1|ALT_INV_valid_R~q\,
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\);

-- Location: FF_X11_Y21_N32
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

-- Location: LABCELL_X11_Y21_N33
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( !\audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( !\audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: FF_X11_Y21_N35
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

-- Location: FF_X11_Y21_N38
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

-- Location: FF_X10_Y21_N7
\audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~25_sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space\(2));

-- Location: FF_X10_Y21_N16
\audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Add1~29_sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space\(5));

-- Location: LABCELL_X11_Y21_N9
\audio_ip_1|audio_0|WideOr1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|WideOr1~1_combout\ = ( !\audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space\(2) & ( !\audio_ip_1|audio_0|Audio_Out_Serializer|right_channel_fifo_write_space\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(2),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(5),
	combout => \audio_ip_1|audio_0|WideOr1~1_combout\);

-- Location: FF_X10_Y21_N50
\cic_1|valid_R_sync_int[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|valid_R~q\,
	sload => VCC,
	ena => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|valid_R_sync_int\(0));

-- Location: FF_X10_Y21_N38
\cic_1|valid_R_sync_int[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|valid_R_sync_int\(0),
	sload => VCC,
	ena => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|valid_R_sync_int\(1));

-- Location: LABCELL_X10_Y21_N36
\cic_1|valid_R_int~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|valid_R_int~0_combout\ = ( !\cic_1|valid_R_sync_int\(1) & ( ((\cic_1|en_comb~q\ & ((!\audio_ip_1|audio_0|WideOr1~1_combout\) # (!\audio_ip_1|audio_0|WideOr1~0_combout\)))) # (\cic_1|valid_R_int~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111011000000000000000000111111001110110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|ALT_INV_WideOr1~1_combout\,
	datab => \cic_1|ALT_INV_valid_R_int~q\,
	datac => \cic_1|ALT_INV_en_comb~q\,
	datad => \audio_ip_1|audio_0|ALT_INV_WideOr1~0_combout\,
	datae => \cic_1|ALT_INV_valid_R_sync_int\(1),
	combout => \cic_1|valid_R_int~0_combout\);

-- Location: FF_X10_Y21_N41
\cic_1|valid_R_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|valid_R_int~0_combout\,
	sload => VCC,
	ena => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|valid_R_int~q\);

-- Location: LABCELL_X10_Y21_N27
\cic_1|valid_R~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|valid_R~feeder_combout\ = ( \cic_1|valid_R_int~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cic_1|ALT_INV_valid_R_int~q\,
	combout => \cic_1|valid_R~feeder_combout\);

-- Location: FF_X10_Y21_N29
\cic_1|valid_R\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|valid_R~feeder_combout\,
	clrn => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|valid_R~q\);

-- Location: LABCELL_X11_Y21_N15
\audio_ip_1|audio_0|Audio_Out_Serializer|comb~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\ = ( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ & ( \audio_ip_1|audio_0|WideOr1~0_combout\ & ( (\cic_1|valid_R~q\ & 
-- !\audio_ip_1|audio_0|WideOr1~1_combout\) ) ) ) # ( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ & ( !\audio_ip_1|audio_0|WideOr1~0_combout\ & ( \cic_1|valid_R~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010000010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cic_1|ALT_INV_valid_R~q\,
	datac => \audio_ip_1|audio_0|ALT_INV_WideOr1~1_combout\,
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	dataf => \audio_ip_1|audio_0|ALT_INV_WideOr1~0_combout\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\);

-- Location: LABCELL_X10_Y21_N45
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ = ( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) 
-- & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\);

-- Location: LABCELL_X10_Y21_N42
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) 
-- & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]~DUPLICATE_q\ & 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\,
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~3_combout\,
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\);

-- Location: LABCELL_X13_Y21_N12
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ & 
-- ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\) # 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\)) # (\audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\) ) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\ & \audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\)) # 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\ & ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\))) ) ) ) # ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\ & ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\) # 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\ & 
-- ((\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\))) ) ) ) # ( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\ & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\ & \audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010101001111010011101010010010100101111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~4_combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\);

-- Location: FF_X13_Y21_N14
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\);

-- Location: LABCELL_X13_Y21_N42
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & 
-- ( \audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & ( (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & 
-- ((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\) # (\audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\))) ) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( \audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & ( 
-- (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & (!\audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\ & \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\)) 
-- ) ) ) # ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( !\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & ( 
-- (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & ((!\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\) # 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\))) ) ) ) # ( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\ & 
-- (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & \audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010001100100011001000000000001100000000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	datab => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\);

-- Location: FF_X13_Y21_N43
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\);

-- Location: LABCELL_X13_Y21_N51
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\) # (\audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\))) ) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\ & (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & !\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\)) ) ) ) # ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) ) ) ) # ( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & (!\audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\ 
-- $ (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001010000011110000111100000101000000000000111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	datac => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\);

-- Location: FF_X13_Y21_N53
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\);

-- Location: LABCELL_X13_Y21_N18
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\ & ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\)) ) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\ & ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\)) ) ) ) # ( \audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\ & ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\) ) ) ) # ( !\audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\ & ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & 
-- ((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000000110000001100000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\);

-- Location: FF_X13_Y21_N19
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\);

-- Location: LABCELL_X13_Y21_N24
\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ = ( \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ 
-- & (\audio_ip_1|audio_0|done_dac_channel_sync~q\ & (!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ & \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	datac => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\,
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	dataf => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\);

-- Location: LABCELL_X10_Y17_N24
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & ( \audio_ip_1|audio_0|WideOr0~1_combout\ & ( 
-- (((!\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0)) # (!\cic_1|valid_L~q\)) # (\audio_ip_1|audio_0|WideOr0~0_combout\)) # 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\) ) ) ) # ( !\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & ( \audio_ip_1|audio_0|WideOr0~1_combout\ & ( 
-- (!\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0)) # ((!\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ & (!\audio_ip_1|audio_0|WideOr0~0_combout\ & \cic_1|valid_L~q\))) 
-- ) ) ) # ( \audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & ( !\audio_ip_1|audio_0|WideOr0~1_combout\ & ( ((!\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0)) # (!\cic_1|valid_L~q\)) # 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\) ) ) ) # ( !\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & ( !\audio_ip_1|audio_0|WideOr0~1_combout\ & ( 
-- (!\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0)) # ((!\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ & \cic_1|valid_L~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111010111111111111010111110000111110001111111111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datab => \audio_ip_1|audio_0|ALT_INV_WideOr0~0_combout\,
	datac => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datad => \cic_1|ALT_INV_valid_L~q\,
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	dataf => \audio_ip_1|audio_0|ALT_INV_WideOr0~1_combout\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\);

-- Location: FF_X13_Y17_N1
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

-- Location: LABCELL_X13_Y17_N3
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( !\audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\ ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( !\audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\ ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_comb~0_combout\,
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: FF_X13_Y17_N4
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

-- Location: FF_X13_Y17_N8
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

-- Location: LABCELL_X13_Y17_N48
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & 
-- ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & ( 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\);

-- Location: LABCELL_X13_Y17_N24
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ & ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\ & ( !\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ ) ) ) # ( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ & 
-- ( \audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\ & ( (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & !\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\))) ) ) ) # ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ & ( !\audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\ & ( !\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000001000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~0_combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_comb~0_combout\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\);

-- Location: FF_X13_Y17_N25
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\);

-- Location: LABCELL_X10_Y17_N45
\audio_ip_1|audio_0|Audio_Out_Serializer|comb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\ = ( \audio_ip_1|audio_0|WideOr0~0_combout\ & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ & 
-- (!\audio_ip_1|audio_0|WideOr0~1_combout\ & \cic_1|valid_L~q\)) ) ) # ( !\audio_ip_1|audio_0|WideOr0~0_combout\ & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ & \cic_1|valid_L~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datab => \audio_ip_1|audio_0|ALT_INV_WideOr0~1_combout\,
	datac => \cic_1|ALT_INV_valid_L~q\,
	dataf => \audio_ip_1|audio_0|ALT_INV_WideOr0~0_combout\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\);

-- Location: LABCELL_X13_Y17_N57
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\ = ( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & 
-- ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\);

-- Location: LABCELL_X13_Y17_N54
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ = ( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- ( (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~2_combout\,
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\);

-- Location: LABCELL_X13_Y17_N30
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\) # 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\)) # (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\) ) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & ((\audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ & !\audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\)) ) ) ) # ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & ((!\audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((\audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\) # (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\))) ) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & !\audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000110100111101001100011100000111001101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~3_combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_comb~0_combout\,
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\);

-- Location: FF_X13_Y17_N31
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\);

-- Location: FF_X13_Y17_N41
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~DUPLICATE_q\);

-- Location: LABCELL_X13_Y17_N42
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & ( (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & ((\audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\) # 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\))) ) ) ) # ( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & 
-- ( \audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & ( (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ & 
-- (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & !\audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\)) ) ) ) # ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( !\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & ( 
-- (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & ((!\audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\) # 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~DUPLICATE_q\))) ) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( !\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & ( 
-- (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & (\audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\ & 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000001100110011000000010000000100000001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	datab => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_comb~0_combout\,
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~DUPLICATE_q\,
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\);

-- Location: FF_X13_Y17_N43
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\);

-- Location: LABCELL_X13_Y17_N39
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & ((!\audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\ & (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\)) # (\audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\ & ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\) 
-- # (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\))))) ) ) # ( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ 
-- & ( (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & ((!\audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\ $ (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\)) # 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000110011000100100011001100010000001100010001000000110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_comb~0_combout\,
	datab => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\);

-- Location: FF_X13_Y17_N40
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\);

-- Location: LABCELL_X13_Y17_N36
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\)) ) ) # ( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & (((!\audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\ & \audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\)) # 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000110011000000100011001100000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_comb~0_combout\,
	datab => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\);

-- Location: FF_X13_Y17_N37
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\);

-- Location: LABCELL_X13_Y21_N36
\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~0_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~q\ & ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & ( (!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\) # ((!\audio_ip_1|audio_0|done_dac_channel_sync~q\) # 
-- (\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\)) ) ) ) # ( !\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~q\ & ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & ( (!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ & (\audio_ip_1|audio_0|done_dac_channel_sync~q\ & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\))) ) ) ) # ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~q\ & ( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & ( 
-- (!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\) # ((!\audio_ip_1|audio_0|done_dac_channel_sync~q\) # (\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101111111100000000000000101110111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\,
	datab => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datad => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\,
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~0_combout\);

-- Location: FF_X13_Y21_N37
\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~0_combout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~q\);

-- Location: LABCELL_X13_Y22_N15
\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ = ( !\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ & ( 
-- (\audio_ip_1|audio_0|done_dac_channel_sync~q\ & \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\,
	datae => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	dataf => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\);

-- Location: LABCELL_X12_Y22_N0
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: LABCELL_X10_Y17_N42
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\ = ( \audio_ip_1|audio_0|WideOr0~0_combout\ & ( (!\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0)) # 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ & (!\audio_ip_1|audio_0|WideOr0~1_combout\ & \cic_1|valid_L~q\))) ) ) # ( !\audio_ip_1|audio_0|WideOr0~0_combout\ & ( 
-- (!\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0)) # ((!\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ & \cic_1|valid_L~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111010111100001111101011110000111110001111000011111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datab => \audio_ip_1|audio_0|ALT_INV_WideOr0~1_combout\,
	datac => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datad => \cic_1|ALT_INV_valid_L~q\,
	dataf => \audio_ip_1|audio_0|ALT_INV_WideOr0~0_combout\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\);

-- Location: FF_X12_Y22_N1
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LABCELL_X12_Y22_N3
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X12_Y22_N4
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LABCELL_X12_Y22_N6
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X12_Y22_N7
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LABCELL_X12_Y22_N9
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X12_Y22_N11
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LABCELL_X12_Y22_N12
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X12_Y22_N13
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LABCELL_X12_Y22_N15
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\);

-- Location: FF_X12_Y22_N16
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LABCELL_X12_Y22_N18
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\);

-- Location: FF_X12_Y22_N19
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6));

-- Location: LABCELL_X13_Y21_N33
\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\ = ( \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ 
-- & \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	dataf => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\);

-- Location: LABCELL_X13_Y22_N3
\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ = ( \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ & ( !\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ ) ) # ( 
-- !\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ & ( \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	dataf => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\,
	combout => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\);

-- Location: LABCELL_X13_Y21_N27
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = ( \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	dataf => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: LABCELL_X13_Y21_N54
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & ( 
-- \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( (!\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0)) # 
-- ((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & (!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ & \audio_ip_1|audio_0|done_dac_channel_sync~q\))) ) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & ( \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( !\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) 
-- ) ) ) # ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & ( !\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( 
-- !\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) ) ) ) # ( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & ( 
-- !\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( !\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datac => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\,
	datad => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	dataf => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\);

-- Location: FF_X13_Y21_N28
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\);

-- Location: LABCELL_X13_Y21_N6
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0) & ( 
-- \audio_ip_1|audio_0|done_dac_channel_sync~q\ & ( (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & ((!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\) # 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\) # (!\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\)))) ) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0) & ( \audio_ip_1|audio_0|done_dac_channel_sync~q\ & ( (\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ & 
-- (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\ & 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) ) ) # ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0) & ( 
-- !\audio_ip_1|audio_0|done_dac_channel_sync~q\ & ( \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000001000000000011001100110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\,
	datab => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	dataf => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\);

-- Location: FF_X13_Y21_N7
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0));

-- Location: LABCELL_X11_Y22_N3
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\ & ( 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0) & ((!\audio_ip_1|audio_0|done_dac_channel_sync~q\) # ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\) # 
-- (!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\)))) ) ) # ( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\ & ( ((\audio_ip_1|audio_0|done_dac_channel_sync~q\ & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\ & \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\))) # 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011111000011110001111100001111000011100000111100001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	datad => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\,
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: LABCELL_X11_Y22_N30
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: LABCELL_X11_Y22_N24
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\ = ( \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & ( (\audio_ip_1|audio_0|done_dac_channel_sync~q\ & 
-- (\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ & (!\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\ & 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\))) ) ) # ( !\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	datab => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	dataf => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\);

-- Location: FF_X11_Y22_N31
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

-- Location: LABCELL_X11_Y22_N6
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1) & ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) ) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1) & ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) 
-- & ( (\audio_ip_1|audio_0|done_dac_channel_sync~q\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\ & (\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ & 
-- \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0)))) ) ) ) # ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1) & ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & 
-- ((!\audio_ip_1|audio_0|done_dac_channel_sync~q\) # ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\) # (!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111000000000000000010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	datac => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\,
	datad => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\);

-- Location: FF_X11_Y22_N7
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1));

-- Location: LABCELL_X11_Y22_N12
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ & ( (!\audio_ip_1|audio_0|done_dac_channel_sync~q\ 
-- & (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1))))) # (\audio_ip_1|audio_0|done_dac_channel_sync~q\ & ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\ & 
-- ((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\ & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0))))) ) ) # ( !\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ & ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	dataf => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: LABCELL_X11_Y22_N33
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: FF_X11_Y22_N34
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

-- Location: LABCELL_X11_Y22_N48
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2) & ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) ) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2) & ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) 
-- & ( (\audio_ip_1|audio_0|done_dac_channel_sync~q\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\ & (\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ & 
-- \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0)))) ) ) ) # ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2) & ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & 
-- ((!\audio_ip_1|audio_0|done_dac_channel_sync~q\) # ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\) # (!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111000000000000000010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	datac => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\,
	datad => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\);

-- Location: FF_X11_Y22_N49
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2));

-- Location: LABCELL_X11_Y22_N27
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( ((\audio_ip_1|audio_0|done_dac_channel_sync~q\ & (\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ 
-- & \audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2)) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2) 
-- & ((!\audio_ip_1|audio_0|done_dac_channel_sync~q\) # ((!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\) # (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001110000011110000111000001111000111110000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	datab => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: LABCELL_X11_Y22_N36
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: FF_X11_Y22_N37
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

-- Location: LABCELL_X11_Y22_N21
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3) & ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) ) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3) & ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) 
-- & ( (\audio_ip_1|audio_0|done_dac_channel_sync~q\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\ & (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & 
-- \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\))) ) ) ) # ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3) & ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & 
-- ((!\audio_ip_1|audio_0|done_dac_channel_sync~q\) # ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\) # (!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111000000000000000010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	datac => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datad => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\,
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\);

-- Location: FF_X11_Y22_N23
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3));

-- Location: LABCELL_X11_Y22_N57
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ & ( (!\audio_ip_1|audio_0|done_dac_channel_sync~q\ 
-- & (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3))))) # (\audio_ip_1|audio_0|done_dac_channel_sync~q\ & ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\ & 
-- ((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\ & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2))))) ) ) # ( !\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ & ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	dataf => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: LABCELL_X11_Y22_N39
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: FF_X11_Y22_N40
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

-- Location: LABCELL_X11_Y22_N51
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4) & ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) ) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4) & ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) 
-- & ( (\audio_ip_1|audio_0|done_dac_channel_sync~q\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\ & (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & 
-- \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\))) ) ) ) # ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4) & ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & 
-- ((!\audio_ip_1|audio_0|done_dac_channel_sync~q\) # ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\) # (!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111000000000000000010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	datac => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datad => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\,
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\);

-- Location: FF_X11_Y22_N53
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4));

-- Location: LABCELL_X11_Y22_N0
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( ((\audio_ip_1|audio_0|done_dac_channel_sync~q\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\ 
-- & \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4)) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4) 
-- & ((!\audio_ip_1|audio_0|done_dac_channel_sync~q\) # ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\) # (!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001110000011110000111000001111000111110000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	datad => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\,
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: LABCELL_X11_Y22_N42
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: FF_X11_Y22_N43
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

-- Location: LABCELL_X11_Y22_N9
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5) & ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) ) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5) & ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) 
-- & ( (\audio_ip_1|audio_0|done_dac_channel_sync~q\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\ & (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & 
-- \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\))) ) ) ) # ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5) & ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & 
-- ((!\audio_ip_1|audio_0|done_dac_channel_sync~q\) # ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\) # (!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111000000000000000010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	datac => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datad => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\,
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\);

-- Location: FF_X11_Y22_N11
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5));

-- Location: LABCELL_X11_Y22_N15
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( ((\audio_ip_1|audio_0|done_dac_channel_sync~q\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\ 
-- & \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5)) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5) 
-- & ((!\audio_ip_1|audio_0|done_dac_channel_sync~q\) # ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\) # (!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001110000011110000111000001111000111110000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	datad => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\,
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: LABCELL_X11_Y22_N45
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\);

-- Location: FF_X11_Y22_N46
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

-- Location: LABCELL_X11_Y22_N18
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6) & ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) ) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6) & ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) 
-- & ( (\audio_ip_1|audio_0|done_dac_channel_sync~q\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\ & (\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ & 
-- \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0)))) ) ) ) # ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6) & ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & 
-- ((!\audio_ip_1|audio_0|done_dac_channel_sync~q\) # ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\) # (!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111000000000000000010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	datac => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\,
	datad => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\);

-- Location: FF_X11_Y22_N20
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6));

-- Location: LABCELL_X11_Y22_N54
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( ((\audio_ip_1|audio_0|done_dac_channel_sync~q\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\ 
-- & \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6)) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6) 
-- & ((!\audio_ip_1|audio_0|done_dac_channel_sync~q\) # ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\) # (!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|found_edge~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001110000011110000111000001111000111110000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	datad => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\,
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: IOIBUF_X54_Y0_N52
\square_freq~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_square_freq,
	o => \square_freq~input_o\);

-- Location: FF_X22_Y15_N26
\cordic_Control_1|phi_noninv_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~1_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_noninv_reg\(18));

-- Location: MLABCELL_X21_Y16_N0
\cordic_Control_1|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add1~1_sumout\ = SUM(( \cordic_Control_1|sig_Freq\(2) ) + ( VCC ) + ( !VCC ))
-- \cordic_Control_1|Add1~2\ = CARRY(( \cordic_Control_1|sig_Freq\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_Control_1|ALT_INV_sig_Freq\(2),
	cin => GND,
	sumout => \cordic_Control_1|Add1~1_sumout\,
	cout => \cordic_Control_1|Add1~2\);

-- Location: IOIBUF_X40_Y0_N18
\key[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(3),
	o => \key[3]~input_o\);

-- Location: FF_X22_Y15_N35
\isync_2|idata_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \key[3]~input_o\,
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \isync_2|idata_1\(3));

-- Location: FF_X22_Y19_N47
\isync_2|idata_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \isync_2|idata_1\(3),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \isync_2|idata_2\(3));

-- Location: LABCELL_X22_Y19_N57
\isync_2|odata_s~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \isync_2|odata_s~0_combout\ = (\isync_2|idata_2\(3) & !\isync_2|idata_1\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \isync_2|ALT_INV_idata_2\(3),
	datac => \isync_2|ALT_INV_idata_1\(3),
	combout => \isync_2|odata_s~0_combout\);

-- Location: FF_X22_Y19_N58
\isync_2|odata_s[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \isync_2|odata_s~0_combout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \isync_2|odata_s\(3));

-- Location: FF_X22_Y16_N20
\cordic_Control_1|freq_up_down_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \isync_2|odata_s\(3),
	sload => VCC,
	ena => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|freq_up_down_1\(1));

-- Location: FF_X22_Y16_N17
\cordic_Control_1|freq_up_down_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cordic_Control_1|freq_up_down_1\(1),
	sload => VCC,
	ena => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|freq_up_down_2\(1));

-- Location: LABCELL_X22_Y16_N12
\cordic_Control_1|freq_up_down_3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|freq_up_down_3~0_combout\ = (!\cordic_Control_1|freq_up_down_2\(1) & \cordic_Control_1|freq_up_down_1\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_Control_1|ALT_INV_freq_up_down_2\(1),
	datac => \cordic_Control_1|ALT_INV_freq_up_down_1\(1),
	combout => \cordic_Control_1|freq_up_down_3~0_combout\);

-- Location: FF_X22_Y16_N14
\cordic_Control_1|freq_up_down_3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|freq_up_down_3~0_combout\,
	ena => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|freq_up_down_3\(1));

-- Location: IOIBUF_X40_Y0_N1
\key[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(2),
	o => \key[2]~input_o\);

-- Location: FF_X23_Y16_N41
\isync_2|idata_1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \key[2]~input_o\,
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \isync_2|idata_1\(2));

-- Location: LABCELL_X23_Y16_N42
\isync_2|idata_2[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \isync_2|idata_2[2]~feeder_combout\ = ( \isync_2|idata_1\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \isync_2|ALT_INV_idata_1\(2),
	combout => \isync_2|idata_2[2]~feeder_combout\);

-- Location: FF_X23_Y16_N43
\isync_2|idata_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \isync_2|idata_2[2]~feeder_combout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \isync_2|idata_2\(2));

-- Location: LABCELL_X23_Y16_N36
\isync_2|odata_s~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \isync_2|odata_s~1_combout\ = ( \isync_2|idata_2\(2) & ( !\isync_2|idata_1\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \isync_2|ALT_INV_idata_2\(2),
	dataf => \isync_2|ALT_INV_idata_1\(2),
	combout => \isync_2|odata_s~1_combout\);

-- Location: FF_X23_Y16_N38
\isync_2|odata_s[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \isync_2|odata_s~1_combout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \isync_2|odata_s\(2));

-- Location: FF_X23_Y16_N34
\cordic_Control_1|freq_up_down_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \isync_2|odata_s\(2),
	sload => VCC,
	ena => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|freq_up_down_1\(0));

-- Location: FF_X22_Y16_N29
\cordic_Control_1|freq_up_down_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cordic_Control_1|freq_up_down_1\(0),
	sload => VCC,
	ena => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|freq_up_down_2\(0));

-- Location: LABCELL_X22_Y16_N21
\cordic_Control_1|freq_up_down_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|freq_up_down_3~1_combout\ = ( \cordic_Control_1|freq_up_down_1\(0) & ( !\cordic_Control_1|freq_up_down_2\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cordic_Control_1|ALT_INV_freq_up_down_2\(0),
	dataf => \cordic_Control_1|ALT_INV_freq_up_down_1\(0),
	combout => \cordic_Control_1|freq_up_down_3~1_combout\);

-- Location: FF_X22_Y16_N23
\cordic_Control_1|freq_up_down_3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|freq_up_down_3~1_combout\,
	ena => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|freq_up_down_3\(0));

-- Location: LABCELL_X22_Y16_N24
\cordic_Control_1|sig_Freq_cmb[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|sig_Freq_cmb[2]~0_combout\ = ( \cordic_Control_1|freq_up_down_3\(0) ) # ( !\cordic_Control_1|freq_up_down_3\(0) & ( \cordic_Control_1|freq_up_down_3\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011111111111111111100110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_Control_1|ALT_INV_freq_up_down_3\(1),
	datae => \cordic_Control_1|ALT_INV_freq_up_down_3\(0),
	combout => \cordic_Control_1|sig_Freq_cmb[2]~0_combout\);

-- Location: FF_X21_Y16_N2
\cordic_Control_1|sig_Freq[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add1~1_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cordic_Control_1|sig_Freq_cmb[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|sig_Freq\(2));

-- Location: FF_X21_Y16_N5
\cordic_Control_1|sig_Freq[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add1~5_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cordic_Control_1|sig_Freq_cmb[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|sig_Freq\(3));

-- Location: MLABCELL_X21_Y16_N3
\cordic_Control_1|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add1~5_sumout\ = SUM(( \cordic_Control_1|sig_Freq\(3) ) + ( !\cordic_Control_1|freq_up_down_3\(1) ) + ( \cordic_Control_1|Add1~2\ ))
-- \cordic_Control_1|Add1~6\ = CARRY(( \cordic_Control_1|sig_Freq\(3) ) + ( !\cordic_Control_1|freq_up_down_3\(1) ) + ( \cordic_Control_1|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_Control_1|ALT_INV_freq_up_down_3\(1),
	datad => \cordic_Control_1|ALT_INV_sig_Freq\(3),
	cin => \cordic_Control_1|Add1~2\,
	sumout => \cordic_Control_1|Add1~5_sumout\,
	cout => \cordic_Control_1|Add1~6\);

-- Location: FF_X21_Y16_N4
\cordic_Control_1|sig_Freq[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add1~5_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cordic_Control_1|sig_Freq_cmb[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|sig_Freq[3]~DUPLICATE_q\);

-- Location: MLABCELL_X21_Y16_N6
\cordic_Control_1|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add1~9_sumout\ = SUM(( \cordic_Control_1|sig_Freq\(4) ) + ( !\cordic_Control_1|freq_up_down_3\(1) ) + ( \cordic_Control_1|Add1~6\ ))
-- \cordic_Control_1|Add1~10\ = CARRY(( \cordic_Control_1|sig_Freq\(4) ) + ( !\cordic_Control_1|freq_up_down_3\(1) ) + ( \cordic_Control_1|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_Control_1|ALT_INV_sig_Freq\(4),
	dataf => \cordic_Control_1|ALT_INV_freq_up_down_3\(1),
	cin => \cordic_Control_1|Add1~6\,
	sumout => \cordic_Control_1|Add1~9_sumout\,
	cout => \cordic_Control_1|Add1~10\);

-- Location: FF_X21_Y16_N8
\cordic_Control_1|sig_Freq[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add1~9_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cordic_Control_1|sig_Freq_cmb[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|sig_Freq\(4));

-- Location: FF_X21_Y16_N11
\cordic_Control_1|sig_Freq[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add1~13_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cordic_Control_1|sig_Freq_cmb[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|sig_Freq\(5));

-- Location: MLABCELL_X21_Y16_N9
\cordic_Control_1|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add1~13_sumout\ = SUM(( \cordic_Control_1|sig_Freq\(5) ) + ( \cordic_Control_1|freq_up_down_3\(1) ) + ( \cordic_Control_1|Add1~10\ ))
-- \cordic_Control_1|Add1~14\ = CARRY(( \cordic_Control_1|sig_Freq\(5) ) + ( \cordic_Control_1|freq_up_down_3\(1) ) + ( \cordic_Control_1|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_Control_1|ALT_INV_sig_Freq\(5),
	dataf => \cordic_Control_1|ALT_INV_freq_up_down_3\(1),
	cin => \cordic_Control_1|Add1~10\,
	sumout => \cordic_Control_1|Add1~13_sumout\,
	cout => \cordic_Control_1|Add1~14\);

-- Location: FF_X21_Y16_N10
\cordic_Control_1|sig_Freq[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add1~13_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cordic_Control_1|sig_Freq_cmb[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|sig_Freq[5]~DUPLICATE_q\);

-- Location: MLABCELL_X21_Y16_N12
\cordic_Control_1|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add1~17_sumout\ = SUM(( \cordic_Control_1|freq_up_down_3\(1) ) + ( !\cordic_Control_1|sig_Freq\(6) ) + ( \cordic_Control_1|Add1~14\ ))
-- \cordic_Control_1|Add1~18\ = CARRY(( \cordic_Control_1|freq_up_down_3\(1) ) + ( !\cordic_Control_1|sig_Freq\(6) ) + ( \cordic_Control_1|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_Control_1|ALT_INV_freq_up_down_3\(1),
	datac => \cordic_Control_1|ALT_INV_sig_Freq\(6),
	cin => \cordic_Control_1|Add1~14\,
	sumout => \cordic_Control_1|Add1~17_sumout\,
	cout => \cordic_Control_1|Add1~18\);

-- Location: LABCELL_X22_Y16_N6
\cordic_Control_1|sig_Freq[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|sig_Freq[6]~0_combout\ = !\cordic_Control_1|Add1~17_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_Control_1|ALT_INV_Add1~17_sumout\,
	combout => \cordic_Control_1|sig_Freq[6]~0_combout\);

-- Location: FF_X22_Y16_N7
\cordic_Control_1|sig_Freq[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|sig_Freq[6]~0_combout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cordic_Control_1|sig_Freq_cmb[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|sig_Freq\(6));

-- Location: FF_X21_Y16_N17
\cordic_Control_1|sig_Freq[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add1~21_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cordic_Control_1|sig_Freq_cmb[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|sig_Freq\(7));

-- Location: MLABCELL_X21_Y16_N15
\cordic_Control_1|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add1~21_sumout\ = SUM(( !\cordic_Control_1|freq_up_down_3\(1) ) + ( \cordic_Control_1|sig_Freq\(7) ) + ( \cordic_Control_1|Add1~18\ ))
-- \cordic_Control_1|Add1~22\ = CARRY(( !\cordic_Control_1|freq_up_down_3\(1) ) + ( \cordic_Control_1|sig_Freq\(7) ) + ( \cordic_Control_1|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_Control_1|ALT_INV_freq_up_down_3\(1),
	datac => \cordic_Control_1|ALT_INV_sig_Freq\(7),
	cin => \cordic_Control_1|Add1~18\,
	sumout => \cordic_Control_1|Add1~21_sumout\,
	cout => \cordic_Control_1|Add1~22\);

-- Location: FF_X21_Y16_N16
\cordic_Control_1|sig_Freq[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add1~21_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cordic_Control_1|sig_Freq_cmb[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|sig_Freq[7]~DUPLICATE_q\);

-- Location: FF_X21_Y16_N20
\cordic_Control_1|sig_Freq[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add1~25_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cordic_Control_1|sig_Freq_cmb[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|sig_Freq\(8));

-- Location: MLABCELL_X21_Y16_N18
\cordic_Control_1|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add1~25_sumout\ = SUM(( !\cordic_Control_1|freq_up_down_3\(1) ) + ( \cordic_Control_1|sig_Freq\(8) ) + ( \cordic_Control_1|Add1~22\ ))
-- \cordic_Control_1|Add1~26\ = CARRY(( !\cordic_Control_1|freq_up_down_3\(1) ) + ( \cordic_Control_1|sig_Freq\(8) ) + ( \cordic_Control_1|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_Control_1|ALT_INV_freq_up_down_3\(1),
	datac => \cordic_Control_1|ALT_INV_sig_Freq\(8),
	cin => \cordic_Control_1|Add1~22\,
	sumout => \cordic_Control_1|Add1~25_sumout\,
	cout => \cordic_Control_1|Add1~26\);

-- Location: FF_X21_Y16_N19
\cordic_Control_1|sig_Freq[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add1~25_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cordic_Control_1|sig_Freq_cmb[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|sig_Freq[8]~DUPLICATE_q\);

-- Location: MLABCELL_X21_Y16_N21
\cordic_Control_1|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add1~29_sumout\ = SUM(( \cordic_Control_1|sig_Freq\(9) ) + ( !\cordic_Control_1|freq_up_down_3\(1) ) + ( \cordic_Control_1|Add1~26\ ))
-- \cordic_Control_1|Add1~30\ = CARRY(( \cordic_Control_1|sig_Freq\(9) ) + ( !\cordic_Control_1|freq_up_down_3\(1) ) + ( \cordic_Control_1|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_Control_1|ALT_INV_freq_up_down_3\(1),
	datad => \cordic_Control_1|ALT_INV_sig_Freq\(9),
	cin => \cordic_Control_1|Add1~26\,
	sumout => \cordic_Control_1|Add1~29_sumout\,
	cout => \cordic_Control_1|Add1~30\);

-- Location: FF_X21_Y16_N23
\cordic_Control_1|sig_Freq[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add1~29_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cordic_Control_1|sig_Freq_cmb[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|sig_Freq\(9));

-- Location: MLABCELL_X21_Y16_N24
\cordic_Control_1|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add1~33_sumout\ = SUM(( !\cordic_Control_1|sig_Freq\(10) ) + ( !\cordic_Control_1|freq_up_down_3\(1) ) + ( \cordic_Control_1|Add1~30\ ))
-- \cordic_Control_1|Add1~34\ = CARRY(( !\cordic_Control_1|sig_Freq\(10) ) + ( !\cordic_Control_1|freq_up_down_3\(1) ) + ( \cordic_Control_1|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_Control_1|ALT_INV_freq_up_down_3\(1),
	datad => \cordic_Control_1|ALT_INV_sig_Freq\(10),
	cin => \cordic_Control_1|Add1~30\,
	sumout => \cordic_Control_1|Add1~33_sumout\,
	cout => \cordic_Control_1|Add1~34\);

-- Location: LABCELL_X22_Y17_N48
\cordic_Control_1|sig_Freq[10]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|sig_Freq[10]~1_combout\ = ( !\cordic_Control_1|Add1~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cordic_Control_1|ALT_INV_Add1~33_sumout\,
	combout => \cordic_Control_1|sig_Freq[10]~1_combout\);

-- Location: FF_X22_Y17_N49
\cordic_Control_1|sig_Freq[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|sig_Freq[10]~1_combout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cordic_Control_1|sig_Freq_cmb[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|sig_Freq\(10));

-- Location: MLABCELL_X21_Y16_N27
\cordic_Control_1|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add1~37_sumout\ = SUM(( !\cordic_Control_1|freq_up_down_3\(1) ) + ( !\cordic_Control_1|sig_Freq\(11) ) + ( \cordic_Control_1|Add1~34\ ))
-- \cordic_Control_1|Add1~38\ = CARRY(( !\cordic_Control_1|freq_up_down_3\(1) ) + ( !\cordic_Control_1|sig_Freq\(11) ) + ( \cordic_Control_1|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_Control_1|ALT_INV_sig_Freq\(11),
	datab => \cordic_Control_1|ALT_INV_freq_up_down_3\(1),
	cin => \cordic_Control_1|Add1~34\,
	sumout => \cordic_Control_1|Add1~37_sumout\,
	cout => \cordic_Control_1|Add1~38\);

-- Location: LABCELL_X22_Y17_N51
\cordic_Control_1|sig_Freq[11]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|sig_Freq[11]~2_combout\ = ( !\cordic_Control_1|Add1~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cordic_Control_1|ALT_INV_Add1~37_sumout\,
	combout => \cordic_Control_1|sig_Freq[11]~2_combout\);

-- Location: FF_X22_Y17_N52
\cordic_Control_1|sig_Freq[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|sig_Freq[11]~2_combout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cordic_Control_1|sig_Freq_cmb[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|sig_Freq\(11));

-- Location: MLABCELL_X21_Y16_N30
\cordic_Control_1|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add1~41_sumout\ = SUM(( \cordic_Control_1|sig_Freq\(12) ) + ( !\cordic_Control_1|freq_up_down_3\(1) ) + ( \cordic_Control_1|Add1~38\ ))
-- \cordic_Control_1|Add1~42\ = CARRY(( \cordic_Control_1|sig_Freq\(12) ) + ( !\cordic_Control_1|freq_up_down_3\(1) ) + ( \cordic_Control_1|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_Control_1|ALT_INV_sig_Freq\(12),
	dataf => \cordic_Control_1|ALT_INV_freq_up_down_3\(1),
	cin => \cordic_Control_1|Add1~38\,
	sumout => \cordic_Control_1|Add1~41_sumout\,
	cout => \cordic_Control_1|Add1~42\);

-- Location: FF_X21_Y16_N32
\cordic_Control_1|sig_Freq[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add1~41_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cordic_Control_1|sig_Freq_cmb[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|sig_Freq\(12));

-- Location: MLABCELL_X21_Y16_N33
\cordic_Control_1|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add1~45_sumout\ = SUM(( !\cordic_Control_1|freq_up_down_3\(1) ) + ( !\cordic_Control_1|sig_Freq\(13) ) + ( \cordic_Control_1|Add1~42\ ))
-- \cordic_Control_1|Add1~46\ = CARRY(( !\cordic_Control_1|freq_up_down_3\(1) ) + ( !\cordic_Control_1|sig_Freq\(13) ) + ( \cordic_Control_1|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_Control_1|ALT_INV_sig_Freq\(13),
	datac => \cordic_Control_1|ALT_INV_freq_up_down_3\(1),
	cin => \cordic_Control_1|Add1~42\,
	sumout => \cordic_Control_1|Add1~45_sumout\,
	cout => \cordic_Control_1|Add1~46\);

-- Location: LABCELL_X22_Y16_N9
\cordic_Control_1|sig_Freq[13]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|sig_Freq[13]~3_combout\ = !\cordic_Control_1|Add1~45_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_Control_1|ALT_INV_Add1~45_sumout\,
	combout => \cordic_Control_1|sig_Freq[13]~3_combout\);

-- Location: FF_X22_Y16_N10
\cordic_Control_1|sig_Freq[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|sig_Freq[13]~3_combout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cordic_Control_1|sig_Freq_cmb[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|sig_Freq\(13));

-- Location: MLABCELL_X21_Y16_N36
\cordic_Control_1|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add1~49_sumout\ = SUM(( !\cordic_Control_1|sig_Freq\(14) ) + ( !\cordic_Control_1|freq_up_down_3\(1) ) + ( \cordic_Control_1|Add1~46\ ))
-- \cordic_Control_1|Add1~50\ = CARRY(( !\cordic_Control_1|sig_Freq\(14) ) + ( !\cordic_Control_1|freq_up_down_3\(1) ) + ( \cordic_Control_1|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_Control_1|ALT_INV_sig_Freq\(14),
	dataf => \cordic_Control_1|ALT_INV_freq_up_down_3\(1),
	cin => \cordic_Control_1|Add1~46\,
	sumout => \cordic_Control_1|Add1~49_sumout\,
	cout => \cordic_Control_1|Add1~50\);

-- Location: LABCELL_X22_Y17_N54
\cordic_Control_1|sig_Freq[14]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|sig_Freq[14]~4_combout\ = !\cordic_Control_1|Add1~49_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_Control_1|ALT_INV_Add1~49_sumout\,
	combout => \cordic_Control_1|sig_Freq[14]~4_combout\);

-- Location: FF_X22_Y17_N55
\cordic_Control_1|sig_Freq[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|sig_Freq[14]~4_combout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cordic_Control_1|sig_Freq_cmb[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|sig_Freq\(14));

-- Location: MLABCELL_X21_Y16_N39
\cordic_Control_1|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add1~53_sumout\ = SUM(( \cordic_Control_1|sig_Freq\(15) ) + ( !\cordic_Control_1|freq_up_down_3\(1) ) + ( \cordic_Control_1|Add1~50\ ))
-- \cordic_Control_1|Add1~54\ = CARRY(( \cordic_Control_1|sig_Freq\(15) ) + ( !\cordic_Control_1|freq_up_down_3\(1) ) + ( \cordic_Control_1|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_Control_1|ALT_INV_sig_Freq\(15),
	dataf => \cordic_Control_1|ALT_INV_freq_up_down_3\(1),
	cin => \cordic_Control_1|Add1~50\,
	sumout => \cordic_Control_1|Add1~53_sumout\,
	cout => \cordic_Control_1|Add1~54\);

-- Location: FF_X21_Y16_N41
\cordic_Control_1|sig_Freq[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add1~53_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cordic_Control_1|sig_Freq_cmb[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|sig_Freq\(15));

-- Location: MLABCELL_X21_Y16_N42
\cordic_Control_1|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add1~57_sumout\ = SUM(( \cordic_Control_1|sig_Freq\(16) ) + ( !\cordic_Control_1|freq_up_down_3\(1) ) + ( \cordic_Control_1|Add1~54\ ))
-- \cordic_Control_1|Add1~58\ = CARRY(( \cordic_Control_1|sig_Freq\(16) ) + ( !\cordic_Control_1|freq_up_down_3\(1) ) + ( \cordic_Control_1|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_Control_1|ALT_INV_sig_Freq\(16),
	dataf => \cordic_Control_1|ALT_INV_freq_up_down_3\(1),
	cin => \cordic_Control_1|Add1~54\,
	sumout => \cordic_Control_1|Add1~57_sumout\,
	cout => \cordic_Control_1|Add1~58\);

-- Location: FF_X21_Y16_N44
\cordic_Control_1|sig_Freq[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add1~57_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cordic_Control_1|sig_Freq_cmb[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|sig_Freq\(16));

-- Location: MLABCELL_X21_Y16_N45
\cordic_Control_1|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add1~61_sumout\ = SUM(( \cordic_Control_1|sig_Freq\(17) ) + ( !\cordic_Control_1|freq_up_down_3\(1) ) + ( \cordic_Control_1|Add1~58\ ))
-- \cordic_Control_1|Add1~62\ = CARRY(( \cordic_Control_1|sig_Freq\(17) ) + ( !\cordic_Control_1|freq_up_down_3\(1) ) + ( \cordic_Control_1|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_Control_1|ALT_INV_freq_up_down_3\(1),
	datad => \cordic_Control_1|ALT_INV_sig_Freq\(17),
	cin => \cordic_Control_1|Add1~58\,
	sumout => \cordic_Control_1|Add1~61_sumout\,
	cout => \cordic_Control_1|Add1~62\);

-- Location: FF_X21_Y16_N47
\cordic_Control_1|sig_Freq[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add1~61_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cordic_Control_1|sig_Freq_cmb[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|sig_Freq\(17));

-- Location: FF_X21_Y16_N50
\cordic_Control_1|sig_Freq[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add1~65_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cordic_Control_1|sig_Freq_cmb[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|sig_Freq\(18));

-- Location: MLABCELL_X21_Y16_N48
\cordic_Control_1|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add1~65_sumout\ = SUM(( !\cordic_Control_1|freq_up_down_3\(1) ) + ( \cordic_Control_1|sig_Freq\(18) ) + ( \cordic_Control_1|Add1~62\ ))
-- \cordic_Control_1|Add1~66\ = CARRY(( !\cordic_Control_1|freq_up_down_3\(1) ) + ( \cordic_Control_1|sig_Freq\(18) ) + ( \cordic_Control_1|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_Control_1|ALT_INV_freq_up_down_3\(1),
	datac => \cordic_Control_1|ALT_INV_sig_Freq\(18),
	cin => \cordic_Control_1|Add1~62\,
	sumout => \cordic_Control_1|Add1~65_sumout\,
	cout => \cordic_Control_1|Add1~66\);

-- Location: FF_X21_Y16_N49
\cordic_Control_1|sig_Freq[18]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add1~65_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cordic_Control_1|sig_Freq_cmb[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|sig_Freq[18]~DUPLICATE_q\);

-- Location: MLABCELL_X21_Y16_N51
\cordic_Control_1|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add1~69_sumout\ = SUM(( !\cordic_Control_1|freq_up_down_3\(1) ) + ( !\cordic_Control_1|sig_Freq\(19) ) + ( \cordic_Control_1|Add1~66\ ))
-- \cordic_Control_1|Add1~70\ = CARRY(( !\cordic_Control_1|freq_up_down_3\(1) ) + ( !\cordic_Control_1|sig_Freq\(19) ) + ( \cordic_Control_1|Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_Control_1|ALT_INV_freq_up_down_3\(1),
	datac => \cordic_Control_1|ALT_INV_sig_Freq\(19),
	cin => \cordic_Control_1|Add1~66\,
	sumout => \cordic_Control_1|Add1~69_sumout\,
	cout => \cordic_Control_1|Add1~70\);

-- Location: LABCELL_X22_Y17_N57
\cordic_Control_1|sig_Freq[19]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|sig_Freq[19]~5_combout\ = ( !\cordic_Control_1|Add1~69_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cordic_Control_1|ALT_INV_Add1~69_sumout\,
	combout => \cordic_Control_1|sig_Freq[19]~5_combout\);

-- Location: FF_X22_Y17_N59
\cordic_Control_1|sig_Freq[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|sig_Freq[19]~5_combout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cordic_Control_1|sig_Freq_cmb[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|sig_Freq\(19));

-- Location: FF_X21_Y16_N56
\cordic_Control_1|sig_Freq[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add1~73_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cordic_Control_1|sig_Freq_cmb[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|sig_Freq\(20));

-- Location: MLABCELL_X21_Y16_N54
\cordic_Control_1|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add1~73_sumout\ = SUM(( !\cordic_Control_1|freq_up_down_3\(1) ) + ( \cordic_Control_1|sig_Freq\(20) ) + ( \cordic_Control_1|Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_Control_1|ALT_INV_freq_up_down_3\(1),
	datac => \cordic_Control_1|ALT_INV_sig_Freq\(20),
	cin => \cordic_Control_1|Add1~70\,
	sumout => \cordic_Control_1|Add1~73_sumout\);

-- Location: FF_X21_Y16_N55
\cordic_Control_1|sig_Freq[20]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add1~73_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cordic_Control_1|sig_Freq_cmb[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|sig_Freq[20]~DUPLICATE_q\);

-- Location: DSP_X20_Y16_N0
\cordic_Control_1|Mult0~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 27,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 17,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m27x27",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \cordic_Control_1|Mult0~8_AX_bus\,
	ay => \cordic_Control_1|Mult0~8_AY_bus\,
	resulta => \cordic_Control_1|Mult0~8_RESULTA_bus\);

-- Location: LABCELL_X22_Y16_N30
\cordic_Control_1|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~57_sumout\ = SUM(( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[21]\ ) + ( \cordic_Control_1|phi_noninv_reg\(0) ) + ( !VCC ))
-- \cordic_Control_1|Add0~58\ = CARRY(( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[21]\ ) + ( \cordic_Control_1|phi_noninv_reg\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_Control_1|ALT_INV_phi_noninv_reg\(0),
	datad => \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[21]\,
	cin => GND,
	sumout => \cordic_Control_1|Add0~57_sumout\,
	cout => \cordic_Control_1|Add0~58\);

-- Location: FF_X22_Y16_N32
\cordic_Control_1|phi_noninv_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~57_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_noninv_reg\(0));

-- Location: LABCELL_X22_Y16_N33
\cordic_Control_1|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~49_sumout\ = SUM(( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[22]\ ) + ( \cordic_Control_1|phi_noninv_reg\(1) ) + ( \cordic_Control_1|Add0~58\ ))
-- \cordic_Control_1|Add0~50\ = CARRY(( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[22]\ ) + ( \cordic_Control_1|phi_noninv_reg\(1) ) + ( \cordic_Control_1|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_Control_1|ALT_INV_phi_noninv_reg\(1),
	datac => \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[22]\,
	cin => \cordic_Control_1|Add0~58\,
	sumout => \cordic_Control_1|Add0~49_sumout\,
	cout => \cordic_Control_1|Add0~50\);

-- Location: FF_X22_Y16_N35
\cordic_Control_1|phi_noninv_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~49_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_noninv_reg\(1));

-- Location: LABCELL_X22_Y16_N36
\cordic_Control_1|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~41_sumout\ = SUM(( \cordic_Control_1|phi_noninv_reg\(2) ) + ( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[23]\ ) + ( \cordic_Control_1|Add0~50\ ))
-- \cordic_Control_1|Add0~42\ = CARRY(( \cordic_Control_1|phi_noninv_reg\(2) ) + ( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[23]\ ) + ( \cordic_Control_1|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[23]\,
	datad => \cordic_Control_1|ALT_INV_phi_noninv_reg\(2),
	cin => \cordic_Control_1|Add0~50\,
	sumout => \cordic_Control_1|Add0~41_sumout\,
	cout => \cordic_Control_1|Add0~42\);

-- Location: FF_X22_Y16_N38
\cordic_Control_1|phi_noninv_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~41_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_noninv_reg\(2));

-- Location: LABCELL_X22_Y16_N39
\cordic_Control_1|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~33_sumout\ = SUM(( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[24]\ ) + ( \cordic_Control_1|phi_noninv_reg\(3) ) + ( \cordic_Control_1|Add0~42\ ))
-- \cordic_Control_1|Add0~34\ = CARRY(( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[24]\ ) + ( \cordic_Control_1|phi_noninv_reg\(3) ) + ( \cordic_Control_1|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[24]\,
	datac => \cordic_Control_1|ALT_INV_phi_noninv_reg\(3),
	cin => \cordic_Control_1|Add0~42\,
	sumout => \cordic_Control_1|Add0~33_sumout\,
	cout => \cordic_Control_1|Add0~34\);

-- Location: FF_X22_Y16_N41
\cordic_Control_1|phi_noninv_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~33_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_noninv_reg\(3));

-- Location: LABCELL_X22_Y16_N42
\cordic_Control_1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~25_sumout\ = SUM(( \cordic_Control_1|phi_noninv_reg\(4) ) + ( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[25]\ ) + ( \cordic_Control_1|Add0~34\ ))
-- \cordic_Control_1|Add0~26\ = CARRY(( \cordic_Control_1|phi_noninv_reg\(4) ) + ( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[25]\ ) + ( \cordic_Control_1|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[25]\,
	datad => \cordic_Control_1|ALT_INV_phi_noninv_reg\(4),
	cin => \cordic_Control_1|Add0~34\,
	sumout => \cordic_Control_1|Add0~25_sumout\,
	cout => \cordic_Control_1|Add0~26\);

-- Location: FF_X22_Y16_N43
\cordic_Control_1|phi_noninv_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~25_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_noninv_reg\(4));

-- Location: LABCELL_X22_Y16_N45
\cordic_Control_1|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~65_sumout\ = SUM(( \cordic_Control_1|phi_noninv_reg\(5) ) + ( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[26]\ ) + ( \cordic_Control_1|Add0~26\ ))
-- \cordic_Control_1|Add0~66\ = CARRY(( \cordic_Control_1|phi_noninv_reg\(5) ) + ( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[26]\ ) + ( \cordic_Control_1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[26]\,
	datad => \cordic_Control_1|ALT_INV_phi_noninv_reg\(5),
	cin => \cordic_Control_1|Add0~26\,
	sumout => \cordic_Control_1|Add0~65_sumout\,
	cout => \cordic_Control_1|Add0~66\);

-- Location: FF_X22_Y16_N47
\cordic_Control_1|phi_noninv_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~65_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_noninv_reg\(5));

-- Location: LABCELL_X22_Y16_N48
\cordic_Control_1|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~81_sumout\ = SUM(( \cordic_Control_1|phi_noninv_reg\(6) ) + ( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[27]\ ) + ( \cordic_Control_1|Add0~66\ ))
-- \cordic_Control_1|Add0~82\ = CARRY(( \cordic_Control_1|phi_noninv_reg\(6) ) + ( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[27]\ ) + ( \cordic_Control_1|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_Control_1|ALT_INV_phi_noninv_reg\(6),
	dataf => \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[27]\,
	cin => \cordic_Control_1|Add0~66\,
	sumout => \cordic_Control_1|Add0~81_sumout\,
	cout => \cordic_Control_1|Add0~82\);

-- Location: FF_X22_Y16_N50
\cordic_Control_1|phi_noninv_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~81_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_noninv_reg\(6));

-- Location: LABCELL_X22_Y16_N51
\cordic_Control_1|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~77_sumout\ = SUM(( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[28]\ ) + ( \cordic_Control_1|phi_noninv_reg\(7) ) + ( \cordic_Control_1|Add0~82\ ))
-- \cordic_Control_1|Add0~78\ = CARRY(( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[28]\ ) + ( \cordic_Control_1|phi_noninv_reg\(7) ) + ( \cordic_Control_1|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[28]\,
	datac => \cordic_Control_1|ALT_INV_phi_noninv_reg\(7),
	cin => \cordic_Control_1|Add0~82\,
	sumout => \cordic_Control_1|Add0~77_sumout\,
	cout => \cordic_Control_1|Add0~78\);

-- Location: FF_X22_Y16_N52
\cordic_Control_1|phi_noninv_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~77_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_noninv_reg\(7));

-- Location: LABCELL_X22_Y16_N54
\cordic_Control_1|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~73_sumout\ = SUM(( \cordic_Control_1|phi_noninv_reg\(8) ) + ( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[29]\ ) + ( \cordic_Control_1|Add0~78\ ))
-- \cordic_Control_1|Add0~74\ = CARRY(( \cordic_Control_1|phi_noninv_reg\(8) ) + ( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[29]\ ) + ( \cordic_Control_1|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[29]\,
	datad => \cordic_Control_1|ALT_INV_phi_noninv_reg\(8),
	cin => \cordic_Control_1|Add0~78\,
	sumout => \cordic_Control_1|Add0~73_sumout\,
	cout => \cordic_Control_1|Add0~74\);

-- Location: FF_X22_Y16_N56
\cordic_Control_1|phi_noninv_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~73_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_noninv_reg\(8));

-- Location: LABCELL_X22_Y16_N57
\cordic_Control_1|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~69_sumout\ = SUM(( \cordic_Control_1|phi_noninv_reg\(9) ) + ( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[30]\ ) + ( \cordic_Control_1|Add0~74\ ))
-- \cordic_Control_1|Add0~70\ = CARRY(( \cordic_Control_1|phi_noninv_reg\(9) ) + ( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[30]\ ) + ( \cordic_Control_1|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[30]\,
	datad => \cordic_Control_1|ALT_INV_phi_noninv_reg\(9),
	cin => \cordic_Control_1|Add0~74\,
	sumout => \cordic_Control_1|Add0~69_sumout\,
	cout => \cordic_Control_1|Add0~70\);

-- Location: FF_X22_Y16_N59
\cordic_Control_1|phi_noninv_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~69_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_noninv_reg\(9));

-- Location: LABCELL_X22_Y15_N0
\cordic_Control_1|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~61_sumout\ = SUM(( \cordic_Control_1|phi_noninv_reg\(10) ) + ( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[31]\ ) + ( \cordic_Control_1|Add0~70\ ))
-- \cordic_Control_1|Add0~62\ = CARRY(( \cordic_Control_1|phi_noninv_reg\(10) ) + ( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[31]\ ) + ( \cordic_Control_1|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[31]\,
	datad => \cordic_Control_1|ALT_INV_phi_noninv_reg\(10),
	cin => \cordic_Control_1|Add0~70\,
	sumout => \cordic_Control_1|Add0~61_sumout\,
	cout => \cordic_Control_1|Add0~62\);

-- Location: FF_X22_Y15_N2
\cordic_Control_1|phi_noninv_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~61_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_noninv_reg\(10));

-- Location: LABCELL_X22_Y15_N3
\cordic_Control_1|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~53_sumout\ = SUM(( \cordic_Control_1|phi_noninv_reg\(11) ) + ( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[32]\ ) + ( \cordic_Control_1|Add0~62\ ))
-- \cordic_Control_1|Add0~54\ = CARRY(( \cordic_Control_1|phi_noninv_reg\(11) ) + ( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[32]\ ) + ( \cordic_Control_1|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[32]\,
	datad => \cordic_Control_1|ALT_INV_phi_noninv_reg\(11),
	cin => \cordic_Control_1|Add0~62\,
	sumout => \cordic_Control_1|Add0~53_sumout\,
	cout => \cordic_Control_1|Add0~54\);

-- Location: FF_X22_Y15_N5
\cordic_Control_1|phi_noninv_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~53_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_noninv_reg\(11));

-- Location: LABCELL_X22_Y15_N6
\cordic_Control_1|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~45_sumout\ = SUM(( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[33]\ ) + ( \cordic_Control_1|phi_noninv_reg\(12) ) + ( \cordic_Control_1|Add0~54\ ))
-- \cordic_Control_1|Add0~46\ = CARRY(( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[33]\ ) + ( \cordic_Control_1|phi_noninv_reg\(12) ) + ( \cordic_Control_1|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_Control_1|ALT_INV_phi_noninv_reg\(12),
	datac => \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[33]\,
	cin => \cordic_Control_1|Add0~54\,
	sumout => \cordic_Control_1|Add0~45_sumout\,
	cout => \cordic_Control_1|Add0~46\);

-- Location: FF_X22_Y15_N7
\cordic_Control_1|phi_noninv_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~45_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_noninv_reg\(12));

-- Location: LABCELL_X22_Y15_N9
\cordic_Control_1|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~37_sumout\ = SUM(( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[34]\ ) + ( \cordic_Control_1|phi_noninv_reg\(13) ) + ( \cordic_Control_1|Add0~46\ ))
-- \cordic_Control_1|Add0~38\ = CARRY(( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[34]\ ) + ( \cordic_Control_1|phi_noninv_reg\(13) ) + ( \cordic_Control_1|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[34]\,
	datac => \cordic_Control_1|ALT_INV_phi_noninv_reg\(13),
	cin => \cordic_Control_1|Add0~46\,
	sumout => \cordic_Control_1|Add0~37_sumout\,
	cout => \cordic_Control_1|Add0~38\);

-- Location: FF_X22_Y15_N11
\cordic_Control_1|phi_noninv_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~37_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_noninv_reg\(13));

-- Location: LABCELL_X22_Y15_N12
\cordic_Control_1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~29_sumout\ = SUM(( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[35]\ ) + ( \cordic_Control_1|phi_noninv_reg\(14) ) + ( \cordic_Control_1|Add0~38\ ))
-- \cordic_Control_1|Add0~30\ = CARRY(( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[35]\ ) + ( \cordic_Control_1|phi_noninv_reg\(14) ) + ( \cordic_Control_1|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_Control_1|ALT_INV_phi_noninv_reg\(14),
	datac => \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[35]\,
	cin => \cordic_Control_1|Add0~38\,
	sumout => \cordic_Control_1|Add0~29_sumout\,
	cout => \cordic_Control_1|Add0~30\);

-- Location: FF_X22_Y15_N14
\cordic_Control_1|phi_noninv_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~29_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_noninv_reg\(14));

-- Location: LABCELL_X22_Y15_N15
\cordic_Control_1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~21_sumout\ = SUM(( \cordic_Control_1|phi_noninv_reg\(15) ) + ( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[36]\ ) + ( \cordic_Control_1|Add0~30\ ))
-- \cordic_Control_1|Add0~22\ = CARRY(( \cordic_Control_1|phi_noninv_reg\(15) ) + ( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[36]\ ) + ( \cordic_Control_1|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_Control_1|ALT_INV_phi_noninv_reg\(15),
	dataf => \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[36]\,
	cin => \cordic_Control_1|Add0~30\,
	sumout => \cordic_Control_1|Add0~21_sumout\,
	cout => \cordic_Control_1|Add0~22\);

-- Location: FF_X22_Y15_N17
\cordic_Control_1|phi_noninv_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~21_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_noninv_reg\(15));

-- Location: LABCELL_X22_Y15_N18
\cordic_Control_1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~17_sumout\ = SUM(( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[37]\ ) + ( \cordic_Control_1|phi_noninv_reg\(16) ) + ( \cordic_Control_1|Add0~22\ ))
-- \cordic_Control_1|Add0~18\ = CARRY(( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[37]\ ) + ( \cordic_Control_1|phi_noninv_reg\(16) ) + ( \cordic_Control_1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_Control_1|ALT_INV_phi_noninv_reg\(16),
	datad => \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[37]\,
	cin => \cordic_Control_1|Add0~22\,
	sumout => \cordic_Control_1|Add0~17_sumout\,
	cout => \cordic_Control_1|Add0~18\);

-- Location: FF_X22_Y15_N20
\cordic_Control_1|phi_noninv_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~17_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_noninv_reg\(16));

-- Location: LABCELL_X22_Y15_N21
\cordic_Control_1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~13_sumout\ = SUM(( \cordic_Control_1|phi_noninv_reg\(17) ) + ( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[37]\ ) + ( \cordic_Control_1|Add0~18\ ))
-- \cordic_Control_1|Add0~14\ = CARRY(( \cordic_Control_1|phi_noninv_reg\(17) ) + ( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[37]\ ) + ( \cordic_Control_1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[37]\,
	datad => \cordic_Control_1|ALT_INV_phi_noninv_reg\(17),
	cin => \cordic_Control_1|Add0~18\,
	sumout => \cordic_Control_1|Add0~13_sumout\,
	cout => \cordic_Control_1|Add0~14\);

-- Location: FF_X22_Y15_N23
\cordic_Control_1|phi_noninv_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~13_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_noninv_reg\(17));

-- Location: LABCELL_X22_Y15_N24
\cordic_Control_1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~1_sumout\ = SUM(( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[37]\ ) + ( \cordic_Control_1|phi_noninv_reg\(18) ) + ( \cordic_Control_1|Add0~14\ ))
-- \cordic_Control_1|Add0~2\ = CARRY(( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[37]\ ) + ( \cordic_Control_1|phi_noninv_reg\(18) ) + ( \cordic_Control_1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_Control_1|ALT_INV_phi_noninv_reg\(18),
	datad => \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[37]\,
	cin => \cordic_Control_1|Add0~14\,
	sumout => \cordic_Control_1|Add0~1_sumout\,
	cout => \cordic_Control_1|Add0~2\);

-- Location: LABCELL_X22_Y19_N48
\cordic_Control_1|Add0~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~1_wirecell_combout\ = !\cordic_Control_1|Add0~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cordic_Control_1|ALT_INV_Add0~1_sumout\,
	combout => \cordic_Control_1|Add0~1_wirecell_combout\);

-- Location: FF_X22_Y15_N29
\cordic_Control_1|phi_noninv_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~5_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_noninv_reg\(19));

-- Location: LABCELL_X22_Y15_N27
\cordic_Control_1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~5_sumout\ = SUM(( \cordic_Control_1|phi_noninv_reg\(19) ) + ( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[37]\ ) + ( \cordic_Control_1|Add0~2\ ))
-- \cordic_Control_1|Add0~6\ = CARRY(( \cordic_Control_1|phi_noninv_reg\(19) ) + ( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[37]\ ) + ( \cordic_Control_1|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[37]\,
	datad => \cordic_Control_1|ALT_INV_phi_noninv_reg\(19),
	cin => \cordic_Control_1|Add0~2\,
	sumout => \cordic_Control_1|Add0~5_sumout\,
	cout => \cordic_Control_1|Add0~6\);

-- Location: FF_X22_Y15_N31
\cordic_Control_1|phi_noninv_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~9_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_noninv_reg\(20));

-- Location: LABCELL_X22_Y15_N30
\cordic_Control_1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~9_sumout\ = SUM(( \cordic_Control_1|p_cmb_stepcalc:phi_step_tmp[37]\ ) + ( \cordic_Control_1|phi_noninv_reg\(20) ) + ( \cordic_Control_1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_Control_1|ALT_INV_phi_noninv_reg\(20),
	datad => \cordic_Control_1|ALT_INV_p_cmb_stepcalc:phi_step_tmp[37]\,
	cin => \cordic_Control_1|Add0~6\,
	sumout => \cordic_Control_1|Add0~9_sumout\);

-- Location: LABCELL_X22_Y15_N39
\cordic_Control_1|p_cmb_phicalc~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|p_cmb_phicalc~0_combout\ = ( \cordic_Control_1|Add0~9_sumout\ & ( \cordic_Control_1|Add0~5_sumout\ ) ) # ( !\cordic_Control_1|Add0~9_sumout\ & ( !\cordic_Control_1|Add0~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_Control_1|ALT_INV_Add0~5_sumout\,
	dataf => \cordic_Control_1|ALT_INV_Add0~9_sumout\,
	combout => \cordic_Control_1|p_cmb_phicalc~0_combout\);

-- Location: FF_X22_Y19_N49
\cordic_Control_1|phi_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~1_wirecell_combout\,
	asdata => \cordic_Control_1|Add0~1_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	sload => \cordic_Control_1|p_cmb_phicalc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_reg\(14));

-- Location: FF_X25_Y18_N56
\cordic_pipelined_1|cordic_rec_reg[0].z[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cordic_Control_1|phi_reg\(14),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[0].z\(14));

-- Location: LABCELL_X22_Y15_N42
\cordic_Control_1|Add0~13_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~13_wirecell_combout\ = !\cordic_Control_1|Add0~13_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cordic_Control_1|ALT_INV_Add0~13_sumout\,
	combout => \cordic_Control_1|Add0~13_wirecell_combout\);

-- Location: FF_X22_Y15_N43
\cordic_Control_1|phi_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~13_wirecell_combout\,
	asdata => \cordic_Control_1|Add0~13_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	sload => \cordic_Control_1|p_cmb_phicalc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_reg\(13));

-- Location: FF_X22_Y17_N32
\cordic_pipelined_1|cordic_rec_reg[0].z[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cordic_Control_1|phi_reg\(13),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[0].z\(13));

-- Location: LABCELL_X22_Y15_N48
\cordic_Control_1|Add0~17_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~17_wirecell_combout\ = !\cordic_Control_1|Add0~17_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_Control_1|ALT_INV_Add0~17_sumout\,
	combout => \cordic_Control_1|Add0~17_wirecell_combout\);

-- Location: FF_X22_Y15_N49
\cordic_Control_1|phi_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~17_wirecell_combout\,
	asdata => \cordic_Control_1|Add0~17_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	sload => \cordic_Control_1|p_cmb_phicalc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_reg\(12));

-- Location: FF_X22_Y17_N29
\cordic_pipelined_1|cordic_rec_reg[0].z[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cordic_Control_1|phi_reg\(12),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[0].z\(12));

-- Location: LABCELL_X22_Y15_N51
\cordic_Control_1|Add0~21_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~21_wirecell_combout\ = !\cordic_Control_1|Add0~21_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cordic_Control_1|ALT_INV_Add0~21_sumout\,
	combout => \cordic_Control_1|Add0~21_wirecell_combout\);

-- Location: FF_X22_Y15_N53
\cordic_Control_1|phi_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~21_wirecell_combout\,
	asdata => \cordic_Control_1|Add0~21_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	sload => \cordic_Control_1|p_cmb_phicalc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_reg\(11));

-- Location: FF_X22_Y17_N25
\cordic_pipelined_1|cordic_rec_reg[0].z[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cordic_Control_1|phi_reg\(11),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[0].z\(11));

-- Location: MLABCELL_X25_Y19_N54
\cordic_Control_1|Add0~29_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~29_wirecell_combout\ = ( !\cordic_Control_1|Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cordic_Control_1|ALT_INV_Add0~29_sumout\,
	combout => \cordic_Control_1|Add0~29_wirecell_combout\);

-- Location: FF_X25_Y19_N55
\cordic_Control_1|phi_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~29_wirecell_combout\,
	asdata => \cordic_Control_1|Add0~29_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	sload => \cordic_Control_1|p_cmb_phicalc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_reg\(10));

-- Location: FF_X22_Y17_N23
\cordic_pipelined_1|cordic_rec_reg[0].z[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cordic_Control_1|phi_reg\(10),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[0].z\(10));

-- Location: LABCELL_X22_Y15_N54
\cordic_Control_1|Add0~37_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~37_wirecell_combout\ = !\cordic_Control_1|Add0~37_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cordic_Control_1|ALT_INV_Add0~37_sumout\,
	combout => \cordic_Control_1|Add0~37_wirecell_combout\);

-- Location: FF_X22_Y15_N55
\cordic_Control_1|phi_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~37_wirecell_combout\,
	asdata => \cordic_Control_1|Add0~37_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	sload => \cordic_Control_1|p_cmb_phicalc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_reg\(9));

-- Location: FF_X22_Y17_N20
\cordic_pipelined_1|cordic_rec_reg[0].z[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cordic_Control_1|phi_reg\(9),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[0].z\(9));

-- Location: LABCELL_X22_Y15_N45
\cordic_Control_1|Add0~45_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~45_wirecell_combout\ = ( !\cordic_Control_1|Add0~45_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cordic_Control_1|ALT_INV_Add0~45_sumout\,
	combout => \cordic_Control_1|Add0~45_wirecell_combout\);

-- Location: FF_X22_Y15_N47
\cordic_Control_1|phi_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~45_wirecell_combout\,
	asdata => \cordic_Control_1|Add0~45_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	sload => \cordic_Control_1|p_cmb_phicalc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_reg\(8));

-- Location: FF_X22_Y17_N17
\cordic_pipelined_1|cordic_rec_reg[0].z[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cordic_Control_1|phi_reg\(8),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[0].z\(8));

-- Location: LABCELL_X22_Y15_N57
\cordic_Control_1|Add0~53_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~53_wirecell_combout\ = ( !\cordic_Control_1|Add0~53_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cordic_Control_1|ALT_INV_Add0~53_sumout\,
	combout => \cordic_Control_1|Add0~53_wirecell_combout\);

-- Location: FF_X22_Y15_N58
\cordic_Control_1|phi_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~53_wirecell_combout\,
	asdata => \cordic_Control_1|Add0~53_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	sload => \cordic_Control_1|p_cmb_phicalc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_reg\(7));

-- Location: FF_X22_Y17_N14
\cordic_pipelined_1|cordic_rec_reg[0].z[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cordic_Control_1|phi_reg\(7),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[0].z\(7));

-- Location: LABCELL_X22_Y17_N42
\cordic_Control_1|Add0~61_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~61_wirecell_combout\ = !\cordic_Control_1|Add0~61_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cordic_Control_1|ALT_INV_Add0~61_sumout\,
	combout => \cordic_Control_1|Add0~61_wirecell_combout\);

-- Location: FF_X22_Y17_N44
\cordic_Control_1|phi_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~61_wirecell_combout\,
	asdata => \cordic_Control_1|Add0~61_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	sload => \cordic_Control_1|p_cmb_phicalc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_reg\(6));

-- Location: FF_X22_Y17_N11
\cordic_pipelined_1|cordic_rec_reg[0].z[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cordic_Control_1|phi_reg\(6),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[0].z\(6));

-- Location: LABCELL_X22_Y16_N0
\cordic_Control_1|Add0~69_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~69_wirecell_combout\ = ( !\cordic_Control_1|Add0~69_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cordic_Control_1|ALT_INV_Add0~69_sumout\,
	combout => \cordic_Control_1|Add0~69_wirecell_combout\);

-- Location: FF_X22_Y16_N1
\cordic_Control_1|phi_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~69_wirecell_combout\,
	asdata => \cordic_Control_1|Add0~69_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	sload => \cordic_Control_1|p_cmb_phicalc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_reg\(5));

-- Location: FF_X22_Y17_N7
\cordic_pipelined_1|cordic_rec_reg[0].z[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cordic_Control_1|phi_reg\(5),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[0].z\(5));

-- Location: LABCELL_X22_Y16_N3
\cordic_Control_1|Add0~73_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~73_wirecell_combout\ = !\cordic_Control_1|Add0~73_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cordic_Control_1|ALT_INV_Add0~73_sumout\,
	combout => \cordic_Control_1|Add0~73_wirecell_combout\);

-- Location: FF_X22_Y16_N4
\cordic_Control_1|phi_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~73_wirecell_combout\,
	asdata => \cordic_Control_1|Add0~73_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	sload => \cordic_Control_1|p_cmb_phicalc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_reg\(4));

-- Location: FF_X22_Y17_N5
\cordic_pipelined_1|cordic_rec_reg[0].z[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cordic_Control_1|phi_reg\(4),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[0].z\(4));

-- Location: LABCELL_X22_Y17_N45
\cordic_Control_1|Add0~77_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~77_wirecell_combout\ = !\cordic_Control_1|Add0~77_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cordic_Control_1|ALT_INV_Add0~77_sumout\,
	combout => \cordic_Control_1|Add0~77_wirecell_combout\);

-- Location: FF_X22_Y17_N47
\cordic_Control_1|phi_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~77_wirecell_combout\,
	asdata => \cordic_Control_1|Add0~77_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	sload => \cordic_Control_1|p_cmb_phicalc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_reg\(3));

-- Location: FF_X22_Y17_N2
\cordic_pipelined_1|cordic_rec_reg[0].z[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cordic_Control_1|phi_reg\(3),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[0].z\(3));

-- Location: LABCELL_X22_Y17_N0
\cordic_pipelined_1|Add10~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add10~49_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[0].z\(3) ) + ( VCC ) + ( !VCC ))
-- \cordic_pipelined_1|Add10~50\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[0].z\(3) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(3),
	cin => GND,
	sumout => \cordic_pipelined_1|Add10~49_sumout\,
	cout => \cordic_pipelined_1|Add10~50\);

-- Location: LABCELL_X22_Y17_N3
\cordic_pipelined_1|Add10~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add10~45_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].z\(4) ) + ( \cordic_pipelined_1|Add10~50\ ))
-- \cordic_pipelined_1|Add10~46\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].z\(4) ) + ( \cordic_pipelined_1|Add10~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(4),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	cin => \cordic_pipelined_1|Add10~50\,
	sumout => \cordic_pipelined_1|Add10~45_sumout\,
	cout => \cordic_pipelined_1|Add10~46\);

-- Location: LABCELL_X22_Y17_N6
\cordic_pipelined_1|Add10~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add10~41_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].z\(5) ) + ( \cordic_pipelined_1|Add10~46\ ))
-- \cordic_pipelined_1|Add10~42\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].z\(5) ) + ( \cordic_pipelined_1|Add10~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(5),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	cin => \cordic_pipelined_1|Add10~46\,
	sumout => \cordic_pipelined_1|Add10~41_sumout\,
	cout => \cordic_pipelined_1|Add10~42\);

-- Location: LABCELL_X22_Y17_N9
\cordic_pipelined_1|Add10~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add10~37_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].z\(6) ) + ( \cordic_pipelined_1|Add10~42\ ))
-- \cordic_pipelined_1|Add10~38\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].z\(6) ) + ( \cordic_pipelined_1|Add10~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(6),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	cin => \cordic_pipelined_1|Add10~42\,
	sumout => \cordic_pipelined_1|Add10~37_sumout\,
	cout => \cordic_pipelined_1|Add10~38\);

-- Location: LABCELL_X22_Y17_N12
\cordic_pipelined_1|Add10~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add10~33_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[0].z\(7) ) + ( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( \cordic_pipelined_1|Add10~38\ ))
-- \cordic_pipelined_1|Add10~34\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[0].z\(7) ) + ( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( \cordic_pipelined_1|Add10~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(7),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	cin => \cordic_pipelined_1|Add10~38\,
	sumout => \cordic_pipelined_1|Add10~33_sumout\,
	cout => \cordic_pipelined_1|Add10~34\);

-- Location: LABCELL_X22_Y17_N15
\cordic_pipelined_1|Add10~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add10~29_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].z\(8) ) + ( \cordic_pipelined_1|Add10~34\ ))
-- \cordic_pipelined_1|Add10~30\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].z\(8) ) + ( \cordic_pipelined_1|Add10~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(8),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	cin => \cordic_pipelined_1|Add10~34\,
	sumout => \cordic_pipelined_1|Add10~29_sumout\,
	cout => \cordic_pipelined_1|Add10~30\);

-- Location: LABCELL_X22_Y17_N18
\cordic_pipelined_1|Add10~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add10~25_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].z\(9) ) + ( \cordic_pipelined_1|Add10~30\ ))
-- \cordic_pipelined_1|Add10~26\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].z\(9) ) + ( \cordic_pipelined_1|Add10~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(9),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	cin => \cordic_pipelined_1|Add10~30\,
	sumout => \cordic_pipelined_1|Add10~25_sumout\,
	cout => \cordic_pipelined_1|Add10~26\);

-- Location: LABCELL_X22_Y17_N21
\cordic_pipelined_1|Add10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add10~21_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].z\(10) ) + ( \cordic_pipelined_1|Add10~26\ ))
-- \cordic_pipelined_1|Add10~22\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].z\(10) ) + ( \cordic_pipelined_1|Add10~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(10),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	cin => \cordic_pipelined_1|Add10~26\,
	sumout => \cordic_pipelined_1|Add10~21_sumout\,
	cout => \cordic_pipelined_1|Add10~22\);

-- Location: LABCELL_X22_Y17_N24
\cordic_pipelined_1|Add10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add10~17_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[0].z\(11) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( \cordic_pipelined_1|Add10~22\ ))
-- \cordic_pipelined_1|Add10~18\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[0].z\(11) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( \cordic_pipelined_1|Add10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(11),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	cin => \cordic_pipelined_1|Add10~22\,
	sumout => \cordic_pipelined_1|Add10~17_sumout\,
	cout => \cordic_pipelined_1|Add10~18\);

-- Location: LABCELL_X22_Y17_N27
\cordic_pipelined_1|Add10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add10~13_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].z\(12) ) + ( \cordic_pipelined_1|Add10~18\ ))
-- \cordic_pipelined_1|Add10~14\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].z\(12) ) + ( \cordic_pipelined_1|Add10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(12),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	cin => \cordic_pipelined_1|Add10~18\,
	sumout => \cordic_pipelined_1|Add10~13_sumout\,
	cout => \cordic_pipelined_1|Add10~14\);

-- Location: LABCELL_X22_Y17_N30
\cordic_pipelined_1|Add10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add10~9_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].z\(13) ) + ( \cordic_pipelined_1|Add10~14\ ))
-- \cordic_pipelined_1|Add10~10\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].z\(13) ) + ( \cordic_pipelined_1|Add10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(13),
	cin => \cordic_pipelined_1|Add10~14\,
	sumout => \cordic_pipelined_1|Add10~9_sumout\,
	cout => \cordic_pipelined_1|Add10~10\);

-- Location: LABCELL_X22_Y17_N33
\cordic_pipelined_1|Add10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add10~5_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( \cordic_pipelined_1|Add10~10\ ))
-- \cordic_pipelined_1|Add10~6\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( \cordic_pipelined_1|Add10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	cin => \cordic_pipelined_1|Add10~10\,
	sumout => \cordic_pipelined_1|Add10~5_sumout\,
	cout => \cordic_pipelined_1|Add10~6\);

-- Location: LABCELL_X22_Y17_N36
\cordic_pipelined_1|Add10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add10~1_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( \cordic_pipelined_1|Add10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	cin => \cordic_pipelined_1|Add10~6\,
	sumout => \cordic_pipelined_1|Add10~1_sumout\);

-- Location: LABCELL_X22_Y19_N51
\cordic_Control_1|Add0~81_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~81_wirecell_combout\ = !\cordic_Control_1|Add0~81_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cordic_Control_1|ALT_INV_Add0~81_sumout\,
	combout => \cordic_Control_1|Add0~81_wirecell_combout\);

-- Location: FF_X22_Y19_N53
\cordic_Control_1|phi_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~81_wirecell_combout\,
	asdata => \cordic_Control_1|Add0~81_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	sload => \cordic_Control_1|p_cmb_phicalc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_reg\(2));

-- Location: FF_X22_Y19_N5
\cordic_pipelined_1|cordic_rec_reg[0].z[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cordic_Control_1|phi_reg\(2),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[0].z\(2));

-- Location: LABCELL_X22_Y19_N54
\cordic_Control_1|Add0~65_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~65_wirecell_combout\ = ( !\cordic_Control_1|Add0~65_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cordic_Control_1|ALT_INV_Add0~65_sumout\,
	combout => \cordic_Control_1|Add0~65_wirecell_combout\);

-- Location: FF_X22_Y19_N56
\cordic_Control_1|phi_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~65_wirecell_combout\,
	asdata => \cordic_Control_1|Add0~65_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	sload => \cordic_Control_1|p_cmb_phicalc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_reg\(1));

-- Location: FF_X22_Y19_N2
\cordic_pipelined_1|cordic_rec_reg[0].z[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cordic_Control_1|phi_reg\(1),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[0].z\(1));

-- Location: LABCELL_X22_Y19_N0
\cordic_pipelined_1|Add16~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add16~57_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[0].z\(1) ) + ( VCC ) + ( !VCC ))
-- \cordic_pipelined_1|Add16~58\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[0].z\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(1),
	cin => GND,
	sumout => \cordic_pipelined_1|Add16~57_sumout\,
	cout => \cordic_pipelined_1|Add16~58\);

-- Location: LABCELL_X22_Y19_N3
\cordic_pipelined_1|Add16~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add16~53_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[0].z\(2) ) + ( \cordic_pipelined_1|Add10~1_sumout\ ) + ( \cordic_pipelined_1|Add16~58\ ))
-- \cordic_pipelined_1|Add16~54\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[0].z\(2) ) + ( \cordic_pipelined_1|Add10~1_sumout\ ) + ( \cordic_pipelined_1|Add16~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(2),
	cin => \cordic_pipelined_1|Add16~58\,
	sumout => \cordic_pipelined_1|Add16~53_sumout\,
	cout => \cordic_pipelined_1|Add16~54\);

-- Location: LABCELL_X22_Y19_N6
\cordic_pipelined_1|Add16~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add16~49_sumout\ = SUM(( !\cordic_pipelined_1|Add10~1_sumout\ ) + ( \cordic_pipelined_1|Add10~49_sumout\ ) + ( \cordic_pipelined_1|Add16~54\ ))
-- \cordic_pipelined_1|Add16~50\ = CARRY(( !\cordic_pipelined_1|Add10~1_sumout\ ) + ( \cordic_pipelined_1|Add10~49_sumout\ ) + ( \cordic_pipelined_1|Add16~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add10~49_sumout\,
	cin => \cordic_pipelined_1|Add16~54\,
	sumout => \cordic_pipelined_1|Add16~49_sumout\,
	cout => \cordic_pipelined_1|Add16~50\);

-- Location: LABCELL_X22_Y19_N9
\cordic_pipelined_1|Add16~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add16~45_sumout\ = SUM(( \cordic_pipelined_1|Add10~45_sumout\ ) + ( \cordic_pipelined_1|Add10~1_sumout\ ) + ( \cordic_pipelined_1|Add16~50\ ))
-- \cordic_pipelined_1|Add16~46\ = CARRY(( \cordic_pipelined_1|Add10~45_sumout\ ) + ( \cordic_pipelined_1|Add10~1_sumout\ ) + ( \cordic_pipelined_1|Add16~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add10~45_sumout\,
	cin => \cordic_pipelined_1|Add16~50\,
	sumout => \cordic_pipelined_1|Add16~45_sumout\,
	cout => \cordic_pipelined_1|Add16~46\);

-- Location: LABCELL_X22_Y19_N12
\cordic_pipelined_1|Add16~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add16~41_sumout\ = SUM(( \cordic_pipelined_1|Add10~1_sumout\ ) + ( \cordic_pipelined_1|Add10~41_sumout\ ) + ( \cordic_pipelined_1|Add16~46\ ))
-- \cordic_pipelined_1|Add16~42\ = CARRY(( \cordic_pipelined_1|Add10~1_sumout\ ) + ( \cordic_pipelined_1|Add10~41_sumout\ ) + ( \cordic_pipelined_1|Add16~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add10~41_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	cin => \cordic_pipelined_1|Add16~46\,
	sumout => \cordic_pipelined_1|Add16~41_sumout\,
	cout => \cordic_pipelined_1|Add16~42\);

-- Location: LABCELL_X22_Y19_N15
\cordic_pipelined_1|Add16~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add16~37_sumout\ = SUM(( \cordic_pipelined_1|Add10~1_sumout\ ) + ( \cordic_pipelined_1|Add10~37_sumout\ ) + ( \cordic_pipelined_1|Add16~42\ ))
-- \cordic_pipelined_1|Add16~38\ = CARRY(( \cordic_pipelined_1|Add10~1_sumout\ ) + ( \cordic_pipelined_1|Add10~37_sumout\ ) + ( \cordic_pipelined_1|Add16~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add10~37_sumout\,
	cin => \cordic_pipelined_1|Add16~42\,
	sumout => \cordic_pipelined_1|Add16~37_sumout\,
	cout => \cordic_pipelined_1|Add16~38\);

-- Location: LABCELL_X22_Y19_N18
\cordic_pipelined_1|Add16~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add16~33_sumout\ = SUM(( \cordic_pipelined_1|Add10~1_sumout\ ) + ( \cordic_pipelined_1|Add10~33_sumout\ ) + ( \cordic_pipelined_1|Add16~38\ ))
-- \cordic_pipelined_1|Add16~34\ = CARRY(( \cordic_pipelined_1|Add10~1_sumout\ ) + ( \cordic_pipelined_1|Add10~33_sumout\ ) + ( \cordic_pipelined_1|Add16~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add10~33_sumout\,
	cin => \cordic_pipelined_1|Add16~38\,
	sumout => \cordic_pipelined_1|Add16~33_sumout\,
	cout => \cordic_pipelined_1|Add16~34\);

-- Location: LABCELL_X22_Y19_N21
\cordic_pipelined_1|Add16~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add16~29_sumout\ = SUM(( \cordic_pipelined_1|Add10~29_sumout\ ) + ( \cordic_pipelined_1|Add10~1_sumout\ ) + ( \cordic_pipelined_1|Add16~34\ ))
-- \cordic_pipelined_1|Add16~30\ = CARRY(( \cordic_pipelined_1|Add10~29_sumout\ ) + ( \cordic_pipelined_1|Add10~1_sumout\ ) + ( \cordic_pipelined_1|Add16~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~29_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	cin => \cordic_pipelined_1|Add16~34\,
	sumout => \cordic_pipelined_1|Add16~29_sumout\,
	cout => \cordic_pipelined_1|Add16~30\);

-- Location: LABCELL_X22_Y19_N24
\cordic_pipelined_1|Add16~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add16~25_sumout\ = SUM(( \cordic_pipelined_1|Add10~1_sumout\ ) + ( \cordic_pipelined_1|Add10~25_sumout\ ) + ( \cordic_pipelined_1|Add16~30\ ))
-- \cordic_pipelined_1|Add16~26\ = CARRY(( \cordic_pipelined_1|Add10~1_sumout\ ) + ( \cordic_pipelined_1|Add10~25_sumout\ ) + ( \cordic_pipelined_1|Add16~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add10~25_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	cin => \cordic_pipelined_1|Add16~30\,
	sumout => \cordic_pipelined_1|Add16~25_sumout\,
	cout => \cordic_pipelined_1|Add16~26\);

-- Location: LABCELL_X22_Y19_N27
\cordic_pipelined_1|Add16~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add16~21_sumout\ = SUM(( \cordic_pipelined_1|Add10~21_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ ) + ( \cordic_pipelined_1|Add16~26\ ))
-- \cordic_pipelined_1|Add16~22\ = CARRY(( \cordic_pipelined_1|Add10~21_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ ) + ( \cordic_pipelined_1|Add16~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~21_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	cin => \cordic_pipelined_1|Add16~26\,
	sumout => \cordic_pipelined_1|Add16~21_sumout\,
	cout => \cordic_pipelined_1|Add16~22\);

-- Location: LABCELL_X22_Y19_N30
\cordic_pipelined_1|Add16~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add16~17_sumout\ = SUM(( !\cordic_pipelined_1|Add10~1_sumout\ ) + ( \cordic_pipelined_1|Add10~17_sumout\ ) + ( \cordic_pipelined_1|Add16~22\ ))
-- \cordic_pipelined_1|Add16~18\ = CARRY(( !\cordic_pipelined_1|Add10~1_sumout\ ) + ( \cordic_pipelined_1|Add10~17_sumout\ ) + ( \cordic_pipelined_1|Add16~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add10~17_sumout\,
	cin => \cordic_pipelined_1|Add16~22\,
	sumout => \cordic_pipelined_1|Add16~17_sumout\,
	cout => \cordic_pipelined_1|Add16~18\);

-- Location: LABCELL_X22_Y19_N33
\cordic_pipelined_1|Add16~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add16~13_sumout\ = SUM(( \cordic_pipelined_1|Add10~1_sumout\ ) + ( \cordic_pipelined_1|Add10~13_sumout\ ) + ( \cordic_pipelined_1|Add16~18\ ))
-- \cordic_pipelined_1|Add16~14\ = CARRY(( \cordic_pipelined_1|Add10~1_sumout\ ) + ( \cordic_pipelined_1|Add10~13_sumout\ ) + ( \cordic_pipelined_1|Add16~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add10~13_sumout\,
	cin => \cordic_pipelined_1|Add16~18\,
	sumout => \cordic_pipelined_1|Add16~13_sumout\,
	cout => \cordic_pipelined_1|Add16~14\);

-- Location: LABCELL_X22_Y19_N36
\cordic_pipelined_1|Add16~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add16~9_sumout\ = SUM(( !\cordic_pipelined_1|Add10~1_sumout\ ) + ( \cordic_pipelined_1|Add10~9_sumout\ ) + ( \cordic_pipelined_1|Add16~14\ ))
-- \cordic_pipelined_1|Add16~10\ = CARRY(( !\cordic_pipelined_1|Add10~1_sumout\ ) + ( \cordic_pipelined_1|Add10~9_sumout\ ) + ( \cordic_pipelined_1|Add16~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add10~9_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	cin => \cordic_pipelined_1|Add16~14\,
	sumout => \cordic_pipelined_1|Add16~9_sumout\,
	cout => \cordic_pipelined_1|Add16~10\);

-- Location: LABCELL_X22_Y19_N39
\cordic_pipelined_1|Add16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add16~5_sumout\ = SUM(( \cordic_pipelined_1|Add10~5_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ ) + ( \cordic_pipelined_1|Add16~10\ ))
-- \cordic_pipelined_1|Add16~6\ = CARRY(( \cordic_pipelined_1|Add10~5_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ ) + ( \cordic_pipelined_1|Add16~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~5_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	cin => \cordic_pipelined_1|Add16~10\,
	sumout => \cordic_pipelined_1|Add16~5_sumout\,
	cout => \cordic_pipelined_1|Add16~6\);

-- Location: LABCELL_X22_Y19_N42
\cordic_pipelined_1|Add16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add16~1_sumout\ = SUM(( !\cordic_pipelined_1|Add10~1_sumout\ ) + ( \cordic_pipelined_1|Add10~1_sumout\ ) + ( \cordic_pipelined_1|Add16~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	cin => \cordic_pipelined_1|Add16~6\,
	sumout => \cordic_pipelined_1|Add16~1_sumout\);

-- Location: LABCELL_X23_Y19_N0
\cordic_pipelined_1|Add22~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add22~57_sumout\ = SUM(( \cordic_pipelined_1|Add16~57_sumout\ ) + ( VCC ) + ( !VCC ))
-- \cordic_pipelined_1|Add22~58\ = CARRY(( \cordic_pipelined_1|Add16~57_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add16~57_sumout\,
	cin => GND,
	sumout => \cordic_pipelined_1|Add22~57_sumout\,
	cout => \cordic_pipelined_1|Add22~58\);

-- Location: LABCELL_X23_Y19_N3
\cordic_pipelined_1|Add22~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add22~53_sumout\ = SUM(( !\cordic_pipelined_1|Add16~1_sumout\ ) + ( \cordic_pipelined_1|Add16~53_sumout\ ) + ( \cordic_pipelined_1|Add22~58\ ))
-- \cordic_pipelined_1|Add22~54\ = CARRY(( !\cordic_pipelined_1|Add16~1_sumout\ ) + ( \cordic_pipelined_1|Add16~53_sumout\ ) + ( \cordic_pipelined_1|Add22~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add16~53_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	cin => \cordic_pipelined_1|Add22~58\,
	sumout => \cordic_pipelined_1|Add22~53_sumout\,
	cout => \cordic_pipelined_1|Add22~54\);

-- Location: LABCELL_X23_Y19_N6
\cordic_pipelined_1|Add22~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add22~49_sumout\ = SUM(( !\cordic_pipelined_1|Add16~1_sumout\ ) + ( \cordic_pipelined_1|Add16~49_sumout\ ) + ( \cordic_pipelined_1|Add22~54\ ))
-- \cordic_pipelined_1|Add22~50\ = CARRY(( !\cordic_pipelined_1|Add16~1_sumout\ ) + ( \cordic_pipelined_1|Add16~49_sumout\ ) + ( \cordic_pipelined_1|Add22~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add16~49_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	cin => \cordic_pipelined_1|Add22~54\,
	sumout => \cordic_pipelined_1|Add22~49_sumout\,
	cout => \cordic_pipelined_1|Add22~50\);

-- Location: LABCELL_X23_Y19_N9
\cordic_pipelined_1|Add22~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add22~45_sumout\ = SUM(( !\cordic_pipelined_1|Add16~1_sumout\ ) + ( \cordic_pipelined_1|Add16~45_sumout\ ) + ( \cordic_pipelined_1|Add22~50\ ))
-- \cordic_pipelined_1|Add22~46\ = CARRY(( !\cordic_pipelined_1|Add16~1_sumout\ ) + ( \cordic_pipelined_1|Add16~45_sumout\ ) + ( \cordic_pipelined_1|Add22~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add16~45_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	cin => \cordic_pipelined_1|Add22~50\,
	sumout => \cordic_pipelined_1|Add22~45_sumout\,
	cout => \cordic_pipelined_1|Add22~46\);

-- Location: LABCELL_X23_Y19_N12
\cordic_pipelined_1|Add22~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add22~41_sumout\ = SUM(( \cordic_pipelined_1|Add16~1_sumout\ ) + ( \cordic_pipelined_1|Add16~41_sumout\ ) + ( \cordic_pipelined_1|Add22~46\ ))
-- \cordic_pipelined_1|Add22~42\ = CARRY(( \cordic_pipelined_1|Add16~1_sumout\ ) + ( \cordic_pipelined_1|Add16~41_sumout\ ) + ( \cordic_pipelined_1|Add22~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add16~41_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	cin => \cordic_pipelined_1|Add22~46\,
	sumout => \cordic_pipelined_1|Add22~41_sumout\,
	cout => \cordic_pipelined_1|Add22~42\);

-- Location: LABCELL_X23_Y19_N15
\cordic_pipelined_1|Add22~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add22~37_sumout\ = SUM(( !\cordic_pipelined_1|Add16~1_sumout\ ) + ( \cordic_pipelined_1|Add16~37_sumout\ ) + ( \cordic_pipelined_1|Add22~42\ ))
-- \cordic_pipelined_1|Add22~38\ = CARRY(( !\cordic_pipelined_1|Add16~1_sumout\ ) + ( \cordic_pipelined_1|Add16~37_sumout\ ) + ( \cordic_pipelined_1|Add22~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add16~37_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	cin => \cordic_pipelined_1|Add22~42\,
	sumout => \cordic_pipelined_1|Add22~37_sumout\,
	cout => \cordic_pipelined_1|Add22~38\);

-- Location: LABCELL_X23_Y19_N18
\cordic_pipelined_1|Add22~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add22~33_sumout\ = SUM(( !\cordic_pipelined_1|Add16~1_sumout\ ) + ( \cordic_pipelined_1|Add16~33_sumout\ ) + ( \cordic_pipelined_1|Add22~38\ ))
-- \cordic_pipelined_1|Add22~34\ = CARRY(( !\cordic_pipelined_1|Add16~1_sumout\ ) + ( \cordic_pipelined_1|Add16~33_sumout\ ) + ( \cordic_pipelined_1|Add22~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add16~33_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	cin => \cordic_pipelined_1|Add22~38\,
	sumout => \cordic_pipelined_1|Add22~33_sumout\,
	cout => \cordic_pipelined_1|Add22~34\);

-- Location: LABCELL_X23_Y19_N21
\cordic_pipelined_1|Add22~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add22~29_sumout\ = SUM(( \cordic_pipelined_1|Add16~29_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ ) + ( \cordic_pipelined_1|Add22~34\ ))
-- \cordic_pipelined_1|Add22~30\ = CARRY(( \cordic_pipelined_1|Add16~29_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ ) + ( \cordic_pipelined_1|Add22~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~29_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	cin => \cordic_pipelined_1|Add22~34\,
	sumout => \cordic_pipelined_1|Add22~29_sumout\,
	cout => \cordic_pipelined_1|Add22~30\);

-- Location: LABCELL_X23_Y19_N24
\cordic_pipelined_1|Add22~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add22~25_sumout\ = SUM(( \cordic_pipelined_1|Add16~1_sumout\ ) + ( \cordic_pipelined_1|Add16~25_sumout\ ) + ( \cordic_pipelined_1|Add22~30\ ))
-- \cordic_pipelined_1|Add22~26\ = CARRY(( \cordic_pipelined_1|Add16~1_sumout\ ) + ( \cordic_pipelined_1|Add16~25_sumout\ ) + ( \cordic_pipelined_1|Add22~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add16~25_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	cin => \cordic_pipelined_1|Add22~30\,
	sumout => \cordic_pipelined_1|Add22~25_sumout\,
	cout => \cordic_pipelined_1|Add22~26\);

-- Location: LABCELL_X23_Y19_N27
\cordic_pipelined_1|Add22~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add22~21_sumout\ = SUM(( \cordic_pipelined_1|Add16~21_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ ) + ( \cordic_pipelined_1|Add22~26\ ))
-- \cordic_pipelined_1|Add22~22\ = CARRY(( \cordic_pipelined_1|Add16~21_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ ) + ( \cordic_pipelined_1|Add22~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~21_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	cin => \cordic_pipelined_1|Add22~26\,
	sumout => \cordic_pipelined_1|Add22~21_sumout\,
	cout => \cordic_pipelined_1|Add22~22\);

-- Location: LABCELL_X23_Y19_N30
\cordic_pipelined_1|Add22~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add22~17_sumout\ = SUM(( \cordic_pipelined_1|Add16~1_sumout\ ) + ( \cordic_pipelined_1|Add16~17_sumout\ ) + ( \cordic_pipelined_1|Add22~22\ ))
-- \cordic_pipelined_1|Add22~18\ = CARRY(( \cordic_pipelined_1|Add16~1_sumout\ ) + ( \cordic_pipelined_1|Add16~17_sumout\ ) + ( \cordic_pipelined_1|Add22~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add16~17_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	cin => \cordic_pipelined_1|Add22~22\,
	sumout => \cordic_pipelined_1|Add22~17_sumout\,
	cout => \cordic_pipelined_1|Add22~18\);

-- Location: LABCELL_X23_Y19_N33
\cordic_pipelined_1|Add22~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add22~13_sumout\ = SUM(( !\cordic_pipelined_1|Add16~1_sumout\ ) + ( \cordic_pipelined_1|Add16~13_sumout\ ) + ( \cordic_pipelined_1|Add22~18\ ))
-- \cordic_pipelined_1|Add22~14\ = CARRY(( !\cordic_pipelined_1|Add16~1_sumout\ ) + ( \cordic_pipelined_1|Add16~13_sumout\ ) + ( \cordic_pipelined_1|Add22~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add16~13_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	cin => \cordic_pipelined_1|Add22~18\,
	sumout => \cordic_pipelined_1|Add22~13_sumout\,
	cout => \cordic_pipelined_1|Add22~14\);

-- Location: LABCELL_X23_Y19_N36
\cordic_pipelined_1|Add22~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add22~9_sumout\ = SUM(( !\cordic_pipelined_1|Add16~1_sumout\ ) + ( \cordic_pipelined_1|Add16~9_sumout\ ) + ( \cordic_pipelined_1|Add22~14\ ))
-- \cordic_pipelined_1|Add22~10\ = CARRY(( !\cordic_pipelined_1|Add16~1_sumout\ ) + ( \cordic_pipelined_1|Add16~9_sumout\ ) + ( \cordic_pipelined_1|Add22~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add16~9_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	cin => \cordic_pipelined_1|Add22~14\,
	sumout => \cordic_pipelined_1|Add22~9_sumout\,
	cout => \cordic_pipelined_1|Add22~10\);

-- Location: LABCELL_X23_Y19_N39
\cordic_pipelined_1|Add22~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add22~5_sumout\ = SUM(( \cordic_pipelined_1|Add16~5_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ ) + ( \cordic_pipelined_1|Add22~10\ ))
-- \cordic_pipelined_1|Add22~6\ = CARRY(( \cordic_pipelined_1|Add16~5_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ ) + ( \cordic_pipelined_1|Add22~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~5_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	cin => \cordic_pipelined_1|Add22~10\,
	sumout => \cordic_pipelined_1|Add22~5_sumout\,
	cout => \cordic_pipelined_1|Add22~6\);

-- Location: LABCELL_X23_Y19_N42
\cordic_pipelined_1|Add22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add22~1_sumout\ = SUM(( \cordic_pipelined_1|Add16~1_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ ) + ( \cordic_pipelined_1|Add22~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	cin => \cordic_pipelined_1|Add22~6\,
	sumout => \cordic_pipelined_1|Add22~1_sumout\);

-- Location: LABCELL_X24_Y19_N0
\cordic_pipelined_1|Add28~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add28~58_cout\ = CARRY(( \cordic_pipelined_1|Add22~57_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~57_sumout\,
	cin => GND,
	cout => \cordic_pipelined_1|Add28~58_cout\);

-- Location: LABCELL_X24_Y19_N3
\cordic_pipelined_1|Add28~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add28~53_sumout\ = SUM(( \cordic_pipelined_1|Add22~1_sumout\ ) + ( \cordic_pipelined_1|Add22~53_sumout\ ) + ( \cordic_pipelined_1|Add28~58_cout\ ))
-- \cordic_pipelined_1|Add28~54\ = CARRY(( \cordic_pipelined_1|Add22~1_sumout\ ) + ( \cordic_pipelined_1|Add22~53_sumout\ ) + ( \cordic_pipelined_1|Add28~58_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add22~53_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	cin => \cordic_pipelined_1|Add28~58_cout\,
	sumout => \cordic_pipelined_1|Add28~53_sumout\,
	cout => \cordic_pipelined_1|Add28~54\);

-- Location: LABCELL_X24_Y19_N6
\cordic_pipelined_1|Add28~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add28~49_sumout\ = SUM(( !\cordic_pipelined_1|Add22~1_sumout\ ) + ( \cordic_pipelined_1|Add22~49_sumout\ ) + ( \cordic_pipelined_1|Add28~54\ ))
-- \cordic_pipelined_1|Add28~50\ = CARRY(( !\cordic_pipelined_1|Add22~1_sumout\ ) + ( \cordic_pipelined_1|Add22~49_sumout\ ) + ( \cordic_pipelined_1|Add28~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add22~49_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	cin => \cordic_pipelined_1|Add28~54\,
	sumout => \cordic_pipelined_1|Add28~49_sumout\,
	cout => \cordic_pipelined_1|Add28~50\);

-- Location: LABCELL_X24_Y19_N9
\cordic_pipelined_1|Add28~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add28~45_sumout\ = SUM(( \cordic_pipelined_1|Add22~1_sumout\ ) + ( \cordic_pipelined_1|Add22~45_sumout\ ) + ( \cordic_pipelined_1|Add28~50\ ))
-- \cordic_pipelined_1|Add28~46\ = CARRY(( \cordic_pipelined_1|Add22~1_sumout\ ) + ( \cordic_pipelined_1|Add22~45_sumout\ ) + ( \cordic_pipelined_1|Add28~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add22~45_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	cin => \cordic_pipelined_1|Add28~50\,
	sumout => \cordic_pipelined_1|Add28~45_sumout\,
	cout => \cordic_pipelined_1|Add28~46\);

-- Location: LABCELL_X24_Y19_N12
\cordic_pipelined_1|Add28~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add28~41_sumout\ = SUM(( !\cordic_pipelined_1|Add22~1_sumout\ ) + ( \cordic_pipelined_1|Add22~41_sumout\ ) + ( \cordic_pipelined_1|Add28~46\ ))
-- \cordic_pipelined_1|Add28~42\ = CARRY(( !\cordic_pipelined_1|Add22~1_sumout\ ) + ( \cordic_pipelined_1|Add22~41_sumout\ ) + ( \cordic_pipelined_1|Add28~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add22~41_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	cin => \cordic_pipelined_1|Add28~46\,
	sumout => \cordic_pipelined_1|Add28~41_sumout\,
	cout => \cordic_pipelined_1|Add28~42\);

-- Location: LABCELL_X24_Y19_N15
\cordic_pipelined_1|Add28~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add28~37_sumout\ = SUM(( !\cordic_pipelined_1|Add22~1_sumout\ ) + ( \cordic_pipelined_1|Add22~37_sumout\ ) + ( \cordic_pipelined_1|Add28~42\ ))
-- \cordic_pipelined_1|Add28~38\ = CARRY(( !\cordic_pipelined_1|Add22~1_sumout\ ) + ( \cordic_pipelined_1|Add22~37_sumout\ ) + ( \cordic_pipelined_1|Add28~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add22~37_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	cin => \cordic_pipelined_1|Add28~42\,
	sumout => \cordic_pipelined_1|Add28~37_sumout\,
	cout => \cordic_pipelined_1|Add28~38\);

-- Location: LABCELL_X24_Y19_N18
\cordic_pipelined_1|Add28~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add28~33_sumout\ = SUM(( !\cordic_pipelined_1|Add22~1_sumout\ ) + ( \cordic_pipelined_1|Add22~33_sumout\ ) + ( \cordic_pipelined_1|Add28~38\ ))
-- \cordic_pipelined_1|Add28~34\ = CARRY(( !\cordic_pipelined_1|Add22~1_sumout\ ) + ( \cordic_pipelined_1|Add22~33_sumout\ ) + ( \cordic_pipelined_1|Add28~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~33_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	cin => \cordic_pipelined_1|Add28~38\,
	sumout => \cordic_pipelined_1|Add28~33_sumout\,
	cout => \cordic_pipelined_1|Add28~34\);

-- Location: LABCELL_X24_Y19_N21
\cordic_pipelined_1|Add28~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add28~29_sumout\ = SUM(( \cordic_pipelined_1|Add22~29_sumout\ ) + ( \cordic_pipelined_1|Add22~1_sumout\ ) + ( \cordic_pipelined_1|Add28~34\ ))
-- \cordic_pipelined_1|Add28~30\ = CARRY(( \cordic_pipelined_1|Add22~29_sumout\ ) + ( \cordic_pipelined_1|Add22~1_sumout\ ) + ( \cordic_pipelined_1|Add28~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add22~29_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	cin => \cordic_pipelined_1|Add28~34\,
	sumout => \cordic_pipelined_1|Add28~29_sumout\,
	cout => \cordic_pipelined_1|Add28~30\);

-- Location: LABCELL_X24_Y19_N24
\cordic_pipelined_1|Add28~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add28~25_sumout\ = SUM(( !\cordic_pipelined_1|Add22~1_sumout\ ) + ( \cordic_pipelined_1|Add22~25_sumout\ ) + ( \cordic_pipelined_1|Add28~30\ ))
-- \cordic_pipelined_1|Add28~26\ = CARRY(( !\cordic_pipelined_1|Add22~1_sumout\ ) + ( \cordic_pipelined_1|Add22~25_sumout\ ) + ( \cordic_pipelined_1|Add28~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~25_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	cin => \cordic_pipelined_1|Add28~30\,
	sumout => \cordic_pipelined_1|Add28~25_sumout\,
	cout => \cordic_pipelined_1|Add28~26\);

-- Location: LABCELL_X24_Y19_N27
\cordic_pipelined_1|Add28~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add28~21_sumout\ = SUM(( \cordic_pipelined_1|Add22~21_sumout\ ) + ( \cordic_pipelined_1|Add22~1_sumout\ ) + ( \cordic_pipelined_1|Add28~26\ ))
-- \cordic_pipelined_1|Add28~22\ = CARRY(( \cordic_pipelined_1|Add22~21_sumout\ ) + ( \cordic_pipelined_1|Add22~1_sumout\ ) + ( \cordic_pipelined_1|Add28~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add22~21_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	cin => \cordic_pipelined_1|Add28~26\,
	sumout => \cordic_pipelined_1|Add28~21_sumout\,
	cout => \cordic_pipelined_1|Add28~22\);

-- Location: LABCELL_X24_Y19_N30
\cordic_pipelined_1|Add28~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add28~17_sumout\ = SUM(( !\cordic_pipelined_1|Add22~1_sumout\ ) + ( \cordic_pipelined_1|Add22~17_sumout\ ) + ( \cordic_pipelined_1|Add28~22\ ))
-- \cordic_pipelined_1|Add28~18\ = CARRY(( !\cordic_pipelined_1|Add22~1_sumout\ ) + ( \cordic_pipelined_1|Add22~17_sumout\ ) + ( \cordic_pipelined_1|Add28~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add22~17_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	cin => \cordic_pipelined_1|Add28~22\,
	sumout => \cordic_pipelined_1|Add28~17_sumout\,
	cout => \cordic_pipelined_1|Add28~18\);

-- Location: LABCELL_X24_Y19_N33
\cordic_pipelined_1|Add28~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add28~13_sumout\ = SUM(( !\cordic_pipelined_1|Add22~1_sumout\ ) + ( \cordic_pipelined_1|Add22~13_sumout\ ) + ( \cordic_pipelined_1|Add28~18\ ))
-- \cordic_pipelined_1|Add28~14\ = CARRY(( !\cordic_pipelined_1|Add22~1_sumout\ ) + ( \cordic_pipelined_1|Add22~13_sumout\ ) + ( \cordic_pipelined_1|Add28~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add22~13_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	cin => \cordic_pipelined_1|Add28~18\,
	sumout => \cordic_pipelined_1|Add28~13_sumout\,
	cout => \cordic_pipelined_1|Add28~14\);

-- Location: LABCELL_X24_Y19_N36
\cordic_pipelined_1|Add28~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add28~9_sumout\ = SUM(( !\cordic_pipelined_1|Add22~1_sumout\ ) + ( \cordic_pipelined_1|Add22~9_sumout\ ) + ( \cordic_pipelined_1|Add28~14\ ))
-- \cordic_pipelined_1|Add28~10\ = CARRY(( !\cordic_pipelined_1|Add22~1_sumout\ ) + ( \cordic_pipelined_1|Add22~9_sumout\ ) + ( \cordic_pipelined_1|Add28~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add22~9_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	cin => \cordic_pipelined_1|Add28~14\,
	sumout => \cordic_pipelined_1|Add28~9_sumout\,
	cout => \cordic_pipelined_1|Add28~10\);

-- Location: LABCELL_X24_Y19_N39
\cordic_pipelined_1|Add28~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add28~5_sumout\ = SUM(( \cordic_pipelined_1|Add22~5_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ ) + ( \cordic_pipelined_1|Add28~10\ ))
-- \cordic_pipelined_1|Add28~6\ = CARRY(( \cordic_pipelined_1|Add22~5_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ ) + ( \cordic_pipelined_1|Add28~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add22~5_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	cin => \cordic_pipelined_1|Add28~10\,
	sumout => \cordic_pipelined_1|Add28~5_sumout\,
	cout => \cordic_pipelined_1|Add28~6\);

-- Location: LABCELL_X24_Y19_N42
\cordic_pipelined_1|Add28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add28~1_sumout\ = SUM(( \cordic_pipelined_1|Add22~1_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ ) + ( \cordic_pipelined_1|Add28~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	cin => \cordic_pipelined_1|Add28~6\,
	sumout => \cordic_pipelined_1|Add28~1_sumout\);

-- Location: FF_X24_Y19_N43
\cordic_pipelined_1|cordic_rec_reg[1].z[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add28~1_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].z\(15));

-- Location: FF_X24_Y19_N40
\cordic_pipelined_1|cordic_rec_reg[1].z[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add28~5_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].z\(14));

-- Location: FF_X24_Y19_N37
\cordic_pipelined_1|cordic_rec_reg[1].z[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add28~9_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].z\(13));

-- Location: FF_X24_Y19_N34
\cordic_pipelined_1|cordic_rec_reg[1].z[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add28~13_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].z\(12));

-- Location: FF_X24_Y19_N31
\cordic_pipelined_1|cordic_rec_reg[1].z[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add28~17_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].z\(11));

-- Location: FF_X24_Y19_N28
\cordic_pipelined_1|cordic_rec_reg[1].z[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add28~21_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].z\(10));

-- Location: FF_X24_Y19_N25
\cordic_pipelined_1|cordic_rec_reg[1].z[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add28~25_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].z\(9));

-- Location: FF_X24_Y19_N22
\cordic_pipelined_1|cordic_rec_reg[1].z[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add28~29_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].z\(8));

-- Location: FF_X24_Y19_N19
\cordic_pipelined_1|cordic_rec_reg[1].z[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add28~33_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].z\(7));

-- Location: FF_X24_Y19_N16
\cordic_pipelined_1|cordic_rec_reg[1].z[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add28~37_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].z\(6));

-- Location: FF_X24_Y19_N13
\cordic_pipelined_1|cordic_rec_reg[1].z[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add28~41_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].z\(5));

-- Location: FF_X24_Y19_N10
\cordic_pipelined_1|cordic_rec_reg[1].z[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add28~45_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].z\(4));

-- Location: FF_X24_Y19_N7
\cordic_pipelined_1|cordic_rec_reg[1].z[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add28~49_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].z\(3));

-- Location: FF_X24_Y19_N4
\cordic_pipelined_1|cordic_rec_reg[1].z[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add28~53_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].z\(2));

-- Location: MLABCELL_X25_Y19_N57
\cordic_pipelined_1|cordic_rec_reg[1].z[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|cordic_rec_reg[1].z[1]~0_combout\ = !\cordic_pipelined_1|cordic_rec_reg[0].z\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(1),
	combout => \cordic_pipelined_1|cordic_rec_reg[1].z[1]~0_combout\);

-- Location: FF_X25_Y19_N59
\cordic_pipelined_1|cordic_rec_reg[1].z[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|cordic_rec_reg[1].z[1]~0_combout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].z\(1));

-- Location: MLABCELL_X25_Y19_N48
\cordic_Control_1|Add0~25_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~25_wirecell_combout\ = ( !\cordic_Control_1|Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cordic_Control_1|ALT_INV_Add0~25_sumout\,
	combout => \cordic_Control_1|Add0~25_wirecell_combout\);

-- Location: FF_X25_Y19_N50
\cordic_Control_1|phi_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~25_wirecell_combout\,
	asdata => \cordic_Control_1|Add0~25_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	sload => \cordic_Control_1|p_cmb_phicalc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_reg\(0));

-- Location: FF_X25_Y19_N2
\cordic_pipelined_1|cordic_rec_reg[0].z[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cordic_Control_1|phi_reg\(0),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[0].z\(0));

-- Location: FF_X25_Y19_N53
\cordic_pipelined_1|cordic_rec_reg[1].z[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cordic_pipelined_1|cordic_rec_reg[0].z\(0),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].z[0]~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y19_N0
\cordic_pipelined_1|Add34~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add34~61_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[1].z[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))
-- \cordic_pipelined_1|Add34~62\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[1].z[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \cordic_pipelined_1|Add34~61_sumout\,
	cout => \cordic_pipelined_1|Add34~62\);

-- Location: MLABCELL_X25_Y19_N3
\cordic_pipelined_1|Add34~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add34~57_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[1].z\(1) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( \cordic_pipelined_1|Add34~62\ ))
-- \cordic_pipelined_1|Add34~58\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[1].z\(1) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( \cordic_pipelined_1|Add34~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(1),
	cin => \cordic_pipelined_1|Add34~62\,
	sumout => \cordic_pipelined_1|Add34~57_sumout\,
	cout => \cordic_pipelined_1|Add34~58\);

-- Location: MLABCELL_X25_Y19_N6
\cordic_pipelined_1|Add34~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add34~53_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].z\(2) ) + ( \cordic_pipelined_1|Add34~58\ ))
-- \cordic_pipelined_1|Add34~54\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].z\(2) ) + ( \cordic_pipelined_1|Add34~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(2),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	cin => \cordic_pipelined_1|Add34~58\,
	sumout => \cordic_pipelined_1|Add34~53_sumout\,
	cout => \cordic_pipelined_1|Add34~54\);

-- Location: MLABCELL_X25_Y19_N9
\cordic_pipelined_1|Add34~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add34~49_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[1].z\(3) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( \cordic_pipelined_1|Add34~54\ ))
-- \cordic_pipelined_1|Add34~50\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[1].z\(3) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( \cordic_pipelined_1|Add34~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(3),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	cin => \cordic_pipelined_1|Add34~54\,
	sumout => \cordic_pipelined_1|Add34~49_sumout\,
	cout => \cordic_pipelined_1|Add34~50\);

-- Location: MLABCELL_X25_Y19_N12
\cordic_pipelined_1|Add34~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add34~45_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].z\(4) ) + ( \cordic_pipelined_1|Add34~50\ ))
-- \cordic_pipelined_1|Add34~46\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].z\(4) ) + ( \cordic_pipelined_1|Add34~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(4),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	cin => \cordic_pipelined_1|Add34~50\,
	sumout => \cordic_pipelined_1|Add34~45_sumout\,
	cout => \cordic_pipelined_1|Add34~46\);

-- Location: MLABCELL_X25_Y19_N15
\cordic_pipelined_1|Add34~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add34~41_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[1].z\(5) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( \cordic_pipelined_1|Add34~46\ ))
-- \cordic_pipelined_1|Add34~42\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[1].z\(5) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( \cordic_pipelined_1|Add34~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(5),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	cin => \cordic_pipelined_1|Add34~46\,
	sumout => \cordic_pipelined_1|Add34~41_sumout\,
	cout => \cordic_pipelined_1|Add34~42\);

-- Location: MLABCELL_X25_Y19_N18
\cordic_pipelined_1|Add34~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add34~37_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].z\(6) ) + ( \cordic_pipelined_1|Add34~42\ ))
-- \cordic_pipelined_1|Add34~38\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].z\(6) ) + ( \cordic_pipelined_1|Add34~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(6),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	cin => \cordic_pipelined_1|Add34~42\,
	sumout => \cordic_pipelined_1|Add34~37_sumout\,
	cout => \cordic_pipelined_1|Add34~38\);

-- Location: MLABCELL_X25_Y19_N21
\cordic_pipelined_1|Add34~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add34~33_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].z\(7) ) + ( \cordic_pipelined_1|Add34~38\ ))
-- \cordic_pipelined_1|Add34~34\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].z\(7) ) + ( \cordic_pipelined_1|Add34~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(7),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	cin => \cordic_pipelined_1|Add34~38\,
	sumout => \cordic_pipelined_1|Add34~33_sumout\,
	cout => \cordic_pipelined_1|Add34~34\);

-- Location: MLABCELL_X25_Y19_N24
\cordic_pipelined_1|Add34~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add34~29_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].z\(8) ) + ( \cordic_pipelined_1|Add34~34\ ))
-- \cordic_pipelined_1|Add34~30\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].z\(8) ) + ( \cordic_pipelined_1|Add34~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(8),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	cin => \cordic_pipelined_1|Add34~34\,
	sumout => \cordic_pipelined_1|Add34~29_sumout\,
	cout => \cordic_pipelined_1|Add34~30\);

-- Location: MLABCELL_X25_Y19_N27
\cordic_pipelined_1|Add34~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add34~25_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].z\(9) ) + ( \cordic_pipelined_1|Add34~30\ ))
-- \cordic_pipelined_1|Add34~26\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].z\(9) ) + ( \cordic_pipelined_1|Add34~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(9),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	cin => \cordic_pipelined_1|Add34~30\,
	sumout => \cordic_pipelined_1|Add34~25_sumout\,
	cout => \cordic_pipelined_1|Add34~26\);

-- Location: MLABCELL_X25_Y19_N30
\cordic_pipelined_1|Add34~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add34~21_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].z\(10) ) + ( \cordic_pipelined_1|Add34~26\ ))
-- \cordic_pipelined_1|Add34~22\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].z\(10) ) + ( \cordic_pipelined_1|Add34~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(10),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	cin => \cordic_pipelined_1|Add34~26\,
	sumout => \cordic_pipelined_1|Add34~21_sumout\,
	cout => \cordic_pipelined_1|Add34~22\);

-- Location: MLABCELL_X25_Y19_N33
\cordic_pipelined_1|Add34~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add34~17_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[1].z\(11) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( \cordic_pipelined_1|Add34~22\ ))
-- \cordic_pipelined_1|Add34~18\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[1].z\(11) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( \cordic_pipelined_1|Add34~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(11),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	cin => \cordic_pipelined_1|Add34~22\,
	sumout => \cordic_pipelined_1|Add34~17_sumout\,
	cout => \cordic_pipelined_1|Add34~18\);

-- Location: MLABCELL_X25_Y19_N36
\cordic_pipelined_1|Add34~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add34~13_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].z\(12) ) + ( \cordic_pipelined_1|Add34~18\ ))
-- \cordic_pipelined_1|Add34~14\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].z\(12) ) + ( \cordic_pipelined_1|Add34~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(12),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	cin => \cordic_pipelined_1|Add34~18\,
	sumout => \cordic_pipelined_1|Add34~13_sumout\,
	cout => \cordic_pipelined_1|Add34~14\);

-- Location: MLABCELL_X25_Y19_N39
\cordic_pipelined_1|Add34~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add34~9_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[1].z\(13) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( \cordic_pipelined_1|Add34~14\ ))
-- \cordic_pipelined_1|Add34~10\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[1].z\(13) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( \cordic_pipelined_1|Add34~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(13),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	cin => \cordic_pipelined_1|Add34~14\,
	sumout => \cordic_pipelined_1|Add34~9_sumout\,
	cout => \cordic_pipelined_1|Add34~10\);

-- Location: MLABCELL_X25_Y19_N42
\cordic_pipelined_1|Add34~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add34~5_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[1].z\(14) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( \cordic_pipelined_1|Add34~10\ ))
-- \cordic_pipelined_1|Add34~6\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[1].z\(14) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( \cordic_pipelined_1|Add34~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(14),
	cin => \cordic_pipelined_1|Add34~10\,
	sumout => \cordic_pipelined_1|Add34~5_sumout\,
	cout => \cordic_pipelined_1|Add34~6\);

-- Location: MLABCELL_X25_Y19_N45
\cordic_pipelined_1|Add34~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add34~1_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( \cordic_pipelined_1|Add34~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	cin => \cordic_pipelined_1|Add34~6\,
	sumout => \cordic_pipelined_1|Add34~1_sumout\);

-- Location: LABCELL_X24_Y18_N0
\cordic_pipelined_1|Add40~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add40~61_sumout\ = SUM(( \cordic_pipelined_1|Add34~61_sumout\ ) + ( VCC ) + ( !VCC ))
-- \cordic_pipelined_1|Add40~62\ = CARRY(( \cordic_pipelined_1|Add34~61_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add34~61_sumout\,
	cin => GND,
	sumout => \cordic_pipelined_1|Add40~61_sumout\,
	cout => \cordic_pipelined_1|Add40~62\);

-- Location: LABCELL_X24_Y18_N3
\cordic_pipelined_1|Add40~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add40~57_sumout\ = SUM(( !\cordic_pipelined_1|Add34~1_sumout\ ) + ( \cordic_pipelined_1|Add34~57_sumout\ ) + ( \cordic_pipelined_1|Add40~62\ ))
-- \cordic_pipelined_1|Add40~58\ = CARRY(( !\cordic_pipelined_1|Add34~1_sumout\ ) + ( \cordic_pipelined_1|Add34~57_sumout\ ) + ( \cordic_pipelined_1|Add40~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add34~57_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	cin => \cordic_pipelined_1|Add40~62\,
	sumout => \cordic_pipelined_1|Add40~57_sumout\,
	cout => \cordic_pipelined_1|Add40~58\);

-- Location: LABCELL_X24_Y18_N6
\cordic_pipelined_1|Add40~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add40~53_sumout\ = SUM(( \cordic_pipelined_1|Add34~1_sumout\ ) + ( \cordic_pipelined_1|Add34~53_sumout\ ) + ( \cordic_pipelined_1|Add40~58\ ))
-- \cordic_pipelined_1|Add40~54\ = CARRY(( \cordic_pipelined_1|Add34~1_sumout\ ) + ( \cordic_pipelined_1|Add34~53_sumout\ ) + ( \cordic_pipelined_1|Add40~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add34~53_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	cin => \cordic_pipelined_1|Add40~58\,
	sumout => \cordic_pipelined_1|Add40~53_sumout\,
	cout => \cordic_pipelined_1|Add40~54\);

-- Location: LABCELL_X24_Y18_N9
\cordic_pipelined_1|Add40~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add40~49_sumout\ = SUM(( !\cordic_pipelined_1|Add34~1_sumout\ ) + ( \cordic_pipelined_1|Add34~49_sumout\ ) + ( \cordic_pipelined_1|Add40~54\ ))
-- \cordic_pipelined_1|Add40~50\ = CARRY(( !\cordic_pipelined_1|Add34~1_sumout\ ) + ( \cordic_pipelined_1|Add34~49_sumout\ ) + ( \cordic_pipelined_1|Add40~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add34~49_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	cin => \cordic_pipelined_1|Add40~54\,
	sumout => \cordic_pipelined_1|Add40~49_sumout\,
	cout => \cordic_pipelined_1|Add40~50\);

-- Location: LABCELL_X24_Y18_N12
\cordic_pipelined_1|Add40~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add40~45_sumout\ = SUM(( !\cordic_pipelined_1|Add34~1_sumout\ ) + ( \cordic_pipelined_1|Add34~45_sumout\ ) + ( \cordic_pipelined_1|Add40~50\ ))
-- \cordic_pipelined_1|Add40~46\ = CARRY(( !\cordic_pipelined_1|Add34~1_sumout\ ) + ( \cordic_pipelined_1|Add34~45_sumout\ ) + ( \cordic_pipelined_1|Add40~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add34~45_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	cin => \cordic_pipelined_1|Add40~50\,
	sumout => \cordic_pipelined_1|Add40~45_sumout\,
	cout => \cordic_pipelined_1|Add40~46\);

-- Location: LABCELL_X24_Y18_N15
\cordic_pipelined_1|Add40~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add40~41_sumout\ = SUM(( !\cordic_pipelined_1|Add34~1_sumout\ ) + ( \cordic_pipelined_1|Add34~41_sumout\ ) + ( \cordic_pipelined_1|Add40~46\ ))
-- \cordic_pipelined_1|Add40~42\ = CARRY(( !\cordic_pipelined_1|Add34~1_sumout\ ) + ( \cordic_pipelined_1|Add34~41_sumout\ ) + ( \cordic_pipelined_1|Add40~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add34~41_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	cin => \cordic_pipelined_1|Add40~46\,
	sumout => \cordic_pipelined_1|Add40~41_sumout\,
	cout => \cordic_pipelined_1|Add40~42\);

-- Location: LABCELL_X24_Y18_N18
\cordic_pipelined_1|Add40~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add40~37_sumout\ = SUM(( \cordic_pipelined_1|Add34~37_sumout\ ) + ( \cordic_pipelined_1|Add34~1_sumout\ ) + ( \cordic_pipelined_1|Add40~42\ ))
-- \cordic_pipelined_1|Add40~38\ = CARRY(( \cordic_pipelined_1|Add34~37_sumout\ ) + ( \cordic_pipelined_1|Add34~1_sumout\ ) + ( \cordic_pipelined_1|Add40~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add34~37_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	cin => \cordic_pipelined_1|Add40~42\,
	sumout => \cordic_pipelined_1|Add40~37_sumout\,
	cout => \cordic_pipelined_1|Add40~38\);

-- Location: LABCELL_X24_Y18_N21
\cordic_pipelined_1|Add40~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add40~33_sumout\ = SUM(( !\cordic_pipelined_1|Add34~1_sumout\ ) + ( \cordic_pipelined_1|Add34~33_sumout\ ) + ( \cordic_pipelined_1|Add40~38\ ))
-- \cordic_pipelined_1|Add40~34\ = CARRY(( !\cordic_pipelined_1|Add34~1_sumout\ ) + ( \cordic_pipelined_1|Add34~33_sumout\ ) + ( \cordic_pipelined_1|Add40~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add34~33_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	cin => \cordic_pipelined_1|Add40~38\,
	sumout => \cordic_pipelined_1|Add40~33_sumout\,
	cout => \cordic_pipelined_1|Add40~34\);

-- Location: LABCELL_X24_Y18_N24
\cordic_pipelined_1|Add40~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add40~29_sumout\ = SUM(( \cordic_pipelined_1|Add34~29_sumout\ ) + ( \cordic_pipelined_1|Add34~1_sumout\ ) + ( \cordic_pipelined_1|Add40~34\ ))
-- \cordic_pipelined_1|Add40~30\ = CARRY(( \cordic_pipelined_1|Add34~29_sumout\ ) + ( \cordic_pipelined_1|Add34~1_sumout\ ) + ( \cordic_pipelined_1|Add40~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add34~29_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	cin => \cordic_pipelined_1|Add40~34\,
	sumout => \cordic_pipelined_1|Add40~29_sumout\,
	cout => \cordic_pipelined_1|Add40~30\);

-- Location: LABCELL_X24_Y18_N27
\cordic_pipelined_1|Add40~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add40~25_sumout\ = SUM(( !\cordic_pipelined_1|Add34~1_sumout\ ) + ( \cordic_pipelined_1|Add34~25_sumout\ ) + ( \cordic_pipelined_1|Add40~30\ ))
-- \cordic_pipelined_1|Add40~26\ = CARRY(( !\cordic_pipelined_1|Add34~1_sumout\ ) + ( \cordic_pipelined_1|Add34~25_sumout\ ) + ( \cordic_pipelined_1|Add40~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add34~25_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	cin => \cordic_pipelined_1|Add40~30\,
	sumout => \cordic_pipelined_1|Add40~25_sumout\,
	cout => \cordic_pipelined_1|Add40~26\);

-- Location: LABCELL_X24_Y18_N30
\cordic_pipelined_1|Add40~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add40~21_sumout\ = SUM(( !\cordic_pipelined_1|Add34~1_sumout\ ) + ( \cordic_pipelined_1|Add34~21_sumout\ ) + ( \cordic_pipelined_1|Add40~26\ ))
-- \cordic_pipelined_1|Add40~22\ = CARRY(( !\cordic_pipelined_1|Add34~1_sumout\ ) + ( \cordic_pipelined_1|Add34~21_sumout\ ) + ( \cordic_pipelined_1|Add40~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add34~21_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	cin => \cordic_pipelined_1|Add40~26\,
	sumout => \cordic_pipelined_1|Add40~21_sumout\,
	cout => \cordic_pipelined_1|Add40~22\);

-- Location: LABCELL_X24_Y18_N33
\cordic_pipelined_1|Add40~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add40~17_sumout\ = SUM(( !\cordic_pipelined_1|Add34~1_sumout\ ) + ( \cordic_pipelined_1|Add34~17_sumout\ ) + ( \cordic_pipelined_1|Add40~22\ ))
-- \cordic_pipelined_1|Add40~18\ = CARRY(( !\cordic_pipelined_1|Add34~1_sumout\ ) + ( \cordic_pipelined_1|Add34~17_sumout\ ) + ( \cordic_pipelined_1|Add40~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add34~17_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	cin => \cordic_pipelined_1|Add40~22\,
	sumout => \cordic_pipelined_1|Add40~17_sumout\,
	cout => \cordic_pipelined_1|Add40~18\);

-- Location: LABCELL_X24_Y18_N36
\cordic_pipelined_1|Add40~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add40~13_sumout\ = SUM(( \cordic_pipelined_1|Add34~13_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ ) + ( \cordic_pipelined_1|Add40~18\ ))
-- \cordic_pipelined_1|Add40~14\ = CARRY(( \cordic_pipelined_1|Add34~13_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ ) + ( \cordic_pipelined_1|Add40~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add34~13_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	cin => \cordic_pipelined_1|Add40~18\,
	sumout => \cordic_pipelined_1|Add40~13_sumout\,
	cout => \cordic_pipelined_1|Add40~14\);

-- Location: LABCELL_X24_Y18_N39
\cordic_pipelined_1|Add40~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add40~9_sumout\ = SUM(( !\cordic_pipelined_1|Add34~1_sumout\ ) + ( \cordic_pipelined_1|Add34~9_sumout\ ) + ( \cordic_pipelined_1|Add40~14\ ))
-- \cordic_pipelined_1|Add40~10\ = CARRY(( !\cordic_pipelined_1|Add34~1_sumout\ ) + ( \cordic_pipelined_1|Add34~9_sumout\ ) + ( \cordic_pipelined_1|Add40~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add34~9_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	cin => \cordic_pipelined_1|Add40~14\,
	sumout => \cordic_pipelined_1|Add40~9_sumout\,
	cout => \cordic_pipelined_1|Add40~10\);

-- Location: LABCELL_X24_Y18_N42
\cordic_pipelined_1|Add40~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add40~5_sumout\ = SUM(( \cordic_pipelined_1|Add34~5_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ ) + ( \cordic_pipelined_1|Add40~10\ ))
-- \cordic_pipelined_1|Add40~6\ = CARRY(( \cordic_pipelined_1|Add34~5_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ ) + ( \cordic_pipelined_1|Add40~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add34~5_sumout\,
	cin => \cordic_pipelined_1|Add40~10\,
	sumout => \cordic_pipelined_1|Add40~5_sumout\,
	cout => \cordic_pipelined_1|Add40~6\);

-- Location: LABCELL_X24_Y18_N45
\cordic_pipelined_1|Add40~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add40~1_sumout\ = SUM(( \cordic_pipelined_1|Add34~1_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ ) + ( \cordic_pipelined_1|Add40~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	cin => \cordic_pipelined_1|Add40~6\,
	sumout => \cordic_pipelined_1|Add40~1_sumout\);

-- Location: LABCELL_X23_Y18_N0
\cordic_pipelined_1|Add46~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add46~57_sumout\ = SUM(( \cordic_pipelined_1|Add40~57_sumout\ ) + ( VCC ) + ( !VCC ))
-- \cordic_pipelined_1|Add46~58\ = CARRY(( \cordic_pipelined_1|Add40~57_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add40~57_sumout\,
	cin => GND,
	sumout => \cordic_pipelined_1|Add46~57_sumout\,
	cout => \cordic_pipelined_1|Add46~58\);

-- Location: LABCELL_X23_Y18_N3
\cordic_pipelined_1|Add46~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add46~53_sumout\ = SUM(( \cordic_pipelined_1|Add40~53_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ ) + ( \cordic_pipelined_1|Add46~58\ ))
-- \cordic_pipelined_1|Add46~54\ = CARRY(( \cordic_pipelined_1|Add40~53_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ ) + ( \cordic_pipelined_1|Add46~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add40~53_sumout\,
	cin => \cordic_pipelined_1|Add46~58\,
	sumout => \cordic_pipelined_1|Add46~53_sumout\,
	cout => \cordic_pipelined_1|Add46~54\);

-- Location: LABCELL_X23_Y18_N6
\cordic_pipelined_1|Add46~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add46~49_sumout\ = SUM(( \cordic_pipelined_1|Add40~49_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ ) + ( \cordic_pipelined_1|Add46~54\ ))
-- \cordic_pipelined_1|Add46~50\ = CARRY(( \cordic_pipelined_1|Add40~49_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ ) + ( \cordic_pipelined_1|Add46~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add40~49_sumout\,
	cin => \cordic_pipelined_1|Add46~54\,
	sumout => \cordic_pipelined_1|Add46~49_sumout\,
	cout => \cordic_pipelined_1|Add46~50\);

-- Location: LABCELL_X23_Y18_N9
\cordic_pipelined_1|Add46~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add46~45_sumout\ = SUM(( \cordic_pipelined_1|Add40~45_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ ) + ( \cordic_pipelined_1|Add46~50\ ))
-- \cordic_pipelined_1|Add46~46\ = CARRY(( \cordic_pipelined_1|Add40~45_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ ) + ( \cordic_pipelined_1|Add46~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add40~45_sumout\,
	cin => \cordic_pipelined_1|Add46~50\,
	sumout => \cordic_pipelined_1|Add46~45_sumout\,
	cout => \cordic_pipelined_1|Add46~46\);

-- Location: LABCELL_X23_Y18_N12
\cordic_pipelined_1|Add46~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add46~41_sumout\ = SUM(( \cordic_pipelined_1|Add40~41_sumout\ ) + ( \cordic_pipelined_1|Add40~1_sumout\ ) + ( \cordic_pipelined_1|Add46~46\ ))
-- \cordic_pipelined_1|Add46~42\ = CARRY(( \cordic_pipelined_1|Add40~41_sumout\ ) + ( \cordic_pipelined_1|Add40~1_sumout\ ) + ( \cordic_pipelined_1|Add46~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add40~41_sumout\,
	cin => \cordic_pipelined_1|Add46~46\,
	sumout => \cordic_pipelined_1|Add46~41_sumout\,
	cout => \cordic_pipelined_1|Add46~42\);

-- Location: LABCELL_X23_Y18_N15
\cordic_pipelined_1|Add46~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add46~37_sumout\ = SUM(( \cordic_pipelined_1|Add40~37_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ ) + ( \cordic_pipelined_1|Add46~42\ ))
-- \cordic_pipelined_1|Add46~38\ = CARRY(( \cordic_pipelined_1|Add40~37_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ ) + ( \cordic_pipelined_1|Add46~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add40~37_sumout\,
	cin => \cordic_pipelined_1|Add46~42\,
	sumout => \cordic_pipelined_1|Add46~37_sumout\,
	cout => \cordic_pipelined_1|Add46~38\);

-- Location: LABCELL_X23_Y18_N18
\cordic_pipelined_1|Add46~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add46~33_sumout\ = SUM(( \cordic_pipelined_1|Add40~33_sumout\ ) + ( \cordic_pipelined_1|Add40~1_sumout\ ) + ( \cordic_pipelined_1|Add46~38\ ))
-- \cordic_pipelined_1|Add46~34\ = CARRY(( \cordic_pipelined_1|Add40~33_sumout\ ) + ( \cordic_pipelined_1|Add40~1_sumout\ ) + ( \cordic_pipelined_1|Add46~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add40~33_sumout\,
	cin => \cordic_pipelined_1|Add46~38\,
	sumout => \cordic_pipelined_1|Add46~33_sumout\,
	cout => \cordic_pipelined_1|Add46~34\);

-- Location: LABCELL_X23_Y18_N21
\cordic_pipelined_1|Add46~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add46~29_sumout\ = SUM(( \cordic_pipelined_1|Add40~29_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ ) + ( \cordic_pipelined_1|Add46~34\ ))
-- \cordic_pipelined_1|Add46~30\ = CARRY(( \cordic_pipelined_1|Add40~29_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ ) + ( \cordic_pipelined_1|Add46~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add40~29_sumout\,
	cin => \cordic_pipelined_1|Add46~34\,
	sumout => \cordic_pipelined_1|Add46~29_sumout\,
	cout => \cordic_pipelined_1|Add46~30\);

-- Location: LABCELL_X23_Y18_N24
\cordic_pipelined_1|Add46~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add46~25_sumout\ = SUM(( \cordic_pipelined_1|Add40~25_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ ) + ( \cordic_pipelined_1|Add46~30\ ))
-- \cordic_pipelined_1|Add46~26\ = CARRY(( \cordic_pipelined_1|Add40~25_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ ) + ( \cordic_pipelined_1|Add46~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add40~25_sumout\,
	cin => \cordic_pipelined_1|Add46~30\,
	sumout => \cordic_pipelined_1|Add46~25_sumout\,
	cout => \cordic_pipelined_1|Add46~26\);

-- Location: LABCELL_X23_Y18_N27
\cordic_pipelined_1|Add46~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add46~21_sumout\ = SUM(( !\cordic_pipelined_1|Add40~1_sumout\ ) + ( \cordic_pipelined_1|Add40~21_sumout\ ) + ( \cordic_pipelined_1|Add46~26\ ))
-- \cordic_pipelined_1|Add46~22\ = CARRY(( !\cordic_pipelined_1|Add40~1_sumout\ ) + ( \cordic_pipelined_1|Add40~21_sumout\ ) + ( \cordic_pipelined_1|Add46~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add40~21_sumout\,
	cin => \cordic_pipelined_1|Add46~26\,
	sumout => \cordic_pipelined_1|Add46~21_sumout\,
	cout => \cordic_pipelined_1|Add46~22\);

-- Location: LABCELL_X23_Y18_N30
\cordic_pipelined_1|Add46~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add46~17_sumout\ = SUM(( !\cordic_pipelined_1|Add40~1_sumout\ ) + ( \cordic_pipelined_1|Add40~17_sumout\ ) + ( \cordic_pipelined_1|Add46~22\ ))
-- \cordic_pipelined_1|Add46~18\ = CARRY(( !\cordic_pipelined_1|Add40~1_sumout\ ) + ( \cordic_pipelined_1|Add40~17_sumout\ ) + ( \cordic_pipelined_1|Add46~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add40~17_sumout\,
	cin => \cordic_pipelined_1|Add46~22\,
	sumout => \cordic_pipelined_1|Add46~17_sumout\,
	cout => \cordic_pipelined_1|Add46~18\);

-- Location: LABCELL_X23_Y18_N33
\cordic_pipelined_1|Add46~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add46~13_sumout\ = SUM(( \cordic_pipelined_1|Add40~13_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ ) + ( \cordic_pipelined_1|Add46~18\ ))
-- \cordic_pipelined_1|Add46~14\ = CARRY(( \cordic_pipelined_1|Add40~13_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ ) + ( \cordic_pipelined_1|Add46~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add40~13_sumout\,
	cin => \cordic_pipelined_1|Add46~18\,
	sumout => \cordic_pipelined_1|Add46~13_sumout\,
	cout => \cordic_pipelined_1|Add46~14\);

-- Location: LABCELL_X23_Y18_N36
\cordic_pipelined_1|Add46~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add46~9_sumout\ = SUM(( !\cordic_pipelined_1|Add40~1_sumout\ ) + ( \cordic_pipelined_1|Add40~9_sumout\ ) + ( \cordic_pipelined_1|Add46~14\ ))
-- \cordic_pipelined_1|Add46~10\ = CARRY(( !\cordic_pipelined_1|Add40~1_sumout\ ) + ( \cordic_pipelined_1|Add40~9_sumout\ ) + ( \cordic_pipelined_1|Add46~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add40~9_sumout\,
	cin => \cordic_pipelined_1|Add46~14\,
	sumout => \cordic_pipelined_1|Add46~9_sumout\,
	cout => \cordic_pipelined_1|Add46~10\);

-- Location: LABCELL_X23_Y18_N39
\cordic_pipelined_1|Add46~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add46~5_sumout\ = SUM(( \cordic_pipelined_1|Add40~5_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ ) + ( \cordic_pipelined_1|Add46~10\ ))
-- \cordic_pipelined_1|Add46~6\ = CARRY(( \cordic_pipelined_1|Add40~5_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ ) + ( \cordic_pipelined_1|Add46~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add40~5_sumout\,
	cin => \cordic_pipelined_1|Add46~10\,
	sumout => \cordic_pipelined_1|Add46~5_sumout\,
	cout => \cordic_pipelined_1|Add46~6\);

-- Location: LABCELL_X23_Y18_N42
\cordic_pipelined_1|Add46~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add46~1_sumout\ = SUM(( \cordic_pipelined_1|Add40~1_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ ) + ( \cordic_pipelined_1|Add46~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	cin => \cordic_pipelined_1|Add46~6\,
	sumout => \cordic_pipelined_1|Add46~1_sumout\);

-- Location: LABCELL_X22_Y18_N0
\cordic_pipelined_1|Add52~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add52~62_cout\ = CARRY(( \cordic_pipelined_1|Add40~61_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add40~61_sumout\,
	cin => GND,
	cout => \cordic_pipelined_1|Add52~62_cout\);

-- Location: LABCELL_X22_Y18_N3
\cordic_pipelined_1|Add52~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add52~57_sumout\ = SUM(( \cordic_pipelined_1|Add46~57_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ ) + ( \cordic_pipelined_1|Add52~62_cout\ ))
-- \cordic_pipelined_1|Add52~58\ = CARRY(( \cordic_pipelined_1|Add46~57_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ ) + ( \cordic_pipelined_1|Add52~62_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add46~57_sumout\,
	cin => \cordic_pipelined_1|Add52~62_cout\,
	sumout => \cordic_pipelined_1|Add52~57_sumout\,
	cout => \cordic_pipelined_1|Add52~58\);

-- Location: LABCELL_X22_Y18_N6
\cordic_pipelined_1|Add52~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add52~53_sumout\ = SUM(( !\cordic_pipelined_1|Add46~1_sumout\ ) + ( \cordic_pipelined_1|Add46~53_sumout\ ) + ( \cordic_pipelined_1|Add52~58\ ))
-- \cordic_pipelined_1|Add52~54\ = CARRY(( !\cordic_pipelined_1|Add46~1_sumout\ ) + ( \cordic_pipelined_1|Add46~53_sumout\ ) + ( \cordic_pipelined_1|Add52~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add46~53_sumout\,
	cin => \cordic_pipelined_1|Add52~58\,
	sumout => \cordic_pipelined_1|Add52~53_sumout\,
	cout => \cordic_pipelined_1|Add52~54\);

-- Location: LABCELL_X22_Y18_N9
\cordic_pipelined_1|Add52~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add52~49_sumout\ = SUM(( \cordic_pipelined_1|Add46~49_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ ) + ( \cordic_pipelined_1|Add52~54\ ))
-- \cordic_pipelined_1|Add52~50\ = CARRY(( \cordic_pipelined_1|Add46~49_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ ) + ( \cordic_pipelined_1|Add52~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add46~49_sumout\,
	cin => \cordic_pipelined_1|Add52~54\,
	sumout => \cordic_pipelined_1|Add52~49_sumout\,
	cout => \cordic_pipelined_1|Add52~50\);

-- Location: LABCELL_X22_Y18_N12
\cordic_pipelined_1|Add52~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add52~45_sumout\ = SUM(( \cordic_pipelined_1|Add46~1_sumout\ ) + ( \cordic_pipelined_1|Add46~45_sumout\ ) + ( \cordic_pipelined_1|Add52~50\ ))
-- \cordic_pipelined_1|Add52~46\ = CARRY(( \cordic_pipelined_1|Add46~1_sumout\ ) + ( \cordic_pipelined_1|Add46~45_sumout\ ) + ( \cordic_pipelined_1|Add52~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add46~45_sumout\,
	cin => \cordic_pipelined_1|Add52~50\,
	sumout => \cordic_pipelined_1|Add52~45_sumout\,
	cout => \cordic_pipelined_1|Add52~46\);

-- Location: LABCELL_X22_Y18_N15
\cordic_pipelined_1|Add52~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add52~41_sumout\ = SUM(( !\cordic_pipelined_1|Add46~1_sumout\ ) + ( \cordic_pipelined_1|Add46~41_sumout\ ) + ( \cordic_pipelined_1|Add52~46\ ))
-- \cordic_pipelined_1|Add52~42\ = CARRY(( !\cordic_pipelined_1|Add46~1_sumout\ ) + ( \cordic_pipelined_1|Add46~41_sumout\ ) + ( \cordic_pipelined_1|Add52~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add46~41_sumout\,
	cin => \cordic_pipelined_1|Add52~46\,
	sumout => \cordic_pipelined_1|Add52~41_sumout\,
	cout => \cordic_pipelined_1|Add52~42\);

-- Location: LABCELL_X22_Y18_N18
\cordic_pipelined_1|Add52~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add52~37_sumout\ = SUM(( \cordic_pipelined_1|Add46~1_sumout\ ) + ( \cordic_pipelined_1|Add46~37_sumout\ ) + ( \cordic_pipelined_1|Add52~42\ ))
-- \cordic_pipelined_1|Add52~38\ = CARRY(( \cordic_pipelined_1|Add46~1_sumout\ ) + ( \cordic_pipelined_1|Add46~37_sumout\ ) + ( \cordic_pipelined_1|Add52~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add46~37_sumout\,
	cin => \cordic_pipelined_1|Add52~42\,
	sumout => \cordic_pipelined_1|Add52~37_sumout\,
	cout => \cordic_pipelined_1|Add52~38\);

-- Location: LABCELL_X22_Y18_N21
\cordic_pipelined_1|Add52~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add52~33_sumout\ = SUM(( !\cordic_pipelined_1|Add46~1_sumout\ ) + ( \cordic_pipelined_1|Add46~33_sumout\ ) + ( \cordic_pipelined_1|Add52~38\ ))
-- \cordic_pipelined_1|Add52~34\ = CARRY(( !\cordic_pipelined_1|Add46~1_sumout\ ) + ( \cordic_pipelined_1|Add46~33_sumout\ ) + ( \cordic_pipelined_1|Add52~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add46~33_sumout\,
	cin => \cordic_pipelined_1|Add52~38\,
	sumout => \cordic_pipelined_1|Add52~33_sumout\,
	cout => \cordic_pipelined_1|Add52~34\);

-- Location: LABCELL_X22_Y18_N24
\cordic_pipelined_1|Add52~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add52~29_sumout\ = SUM(( !\cordic_pipelined_1|Add46~1_sumout\ ) + ( \cordic_pipelined_1|Add46~29_sumout\ ) + ( \cordic_pipelined_1|Add52~34\ ))
-- \cordic_pipelined_1|Add52~30\ = CARRY(( !\cordic_pipelined_1|Add46~1_sumout\ ) + ( \cordic_pipelined_1|Add46~29_sumout\ ) + ( \cordic_pipelined_1|Add52~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add46~29_sumout\,
	cin => \cordic_pipelined_1|Add52~34\,
	sumout => \cordic_pipelined_1|Add52~29_sumout\,
	cout => \cordic_pipelined_1|Add52~30\);

-- Location: LABCELL_X22_Y18_N27
\cordic_pipelined_1|Add52~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add52~25_sumout\ = SUM(( !\cordic_pipelined_1|Add46~1_sumout\ ) + ( \cordic_pipelined_1|Add46~25_sumout\ ) + ( \cordic_pipelined_1|Add52~30\ ))
-- \cordic_pipelined_1|Add52~26\ = CARRY(( !\cordic_pipelined_1|Add46~1_sumout\ ) + ( \cordic_pipelined_1|Add46~25_sumout\ ) + ( \cordic_pipelined_1|Add52~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add46~25_sumout\,
	cin => \cordic_pipelined_1|Add52~30\,
	sumout => \cordic_pipelined_1|Add52~25_sumout\,
	cout => \cordic_pipelined_1|Add52~26\);

-- Location: LABCELL_X22_Y18_N30
\cordic_pipelined_1|Add52~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add52~21_sumout\ = SUM(( !\cordic_pipelined_1|Add46~1_sumout\ ) + ( \cordic_pipelined_1|Add46~21_sumout\ ) + ( \cordic_pipelined_1|Add52~26\ ))
-- \cordic_pipelined_1|Add52~22\ = CARRY(( !\cordic_pipelined_1|Add46~1_sumout\ ) + ( \cordic_pipelined_1|Add46~21_sumout\ ) + ( \cordic_pipelined_1|Add52~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add46~21_sumout\,
	cin => \cordic_pipelined_1|Add52~26\,
	sumout => \cordic_pipelined_1|Add52~21_sumout\,
	cout => \cordic_pipelined_1|Add52~22\);

-- Location: LABCELL_X22_Y18_N33
\cordic_pipelined_1|Add52~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add52~17_sumout\ = SUM(( !\cordic_pipelined_1|Add46~1_sumout\ ) + ( \cordic_pipelined_1|Add46~17_sumout\ ) + ( \cordic_pipelined_1|Add52~22\ ))
-- \cordic_pipelined_1|Add52~18\ = CARRY(( !\cordic_pipelined_1|Add46~1_sumout\ ) + ( \cordic_pipelined_1|Add46~17_sumout\ ) + ( \cordic_pipelined_1|Add52~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add46~17_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	cin => \cordic_pipelined_1|Add52~22\,
	sumout => \cordic_pipelined_1|Add52~17_sumout\,
	cout => \cordic_pipelined_1|Add52~18\);

-- Location: LABCELL_X22_Y18_N36
\cordic_pipelined_1|Add52~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add52~13_sumout\ = SUM(( !\cordic_pipelined_1|Add46~1_sumout\ ) + ( \cordic_pipelined_1|Add46~13_sumout\ ) + ( \cordic_pipelined_1|Add52~18\ ))
-- \cordic_pipelined_1|Add52~14\ = CARRY(( !\cordic_pipelined_1|Add46~1_sumout\ ) + ( \cordic_pipelined_1|Add46~13_sumout\ ) + ( \cordic_pipelined_1|Add52~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add46~13_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	cin => \cordic_pipelined_1|Add52~18\,
	sumout => \cordic_pipelined_1|Add52~13_sumout\,
	cout => \cordic_pipelined_1|Add52~14\);

-- Location: LABCELL_X22_Y18_N39
\cordic_pipelined_1|Add52~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add52~9_sumout\ = SUM(( \cordic_pipelined_1|Add46~9_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ ) + ( \cordic_pipelined_1|Add52~14\ ))
-- \cordic_pipelined_1|Add52~10\ = CARRY(( \cordic_pipelined_1|Add46~9_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ ) + ( \cordic_pipelined_1|Add52~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add46~9_sumout\,
	cin => \cordic_pipelined_1|Add52~14\,
	sumout => \cordic_pipelined_1|Add52~9_sumout\,
	cout => \cordic_pipelined_1|Add52~10\);

-- Location: LABCELL_X22_Y18_N42
\cordic_pipelined_1|Add52~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add52~5_sumout\ = SUM(( !\cordic_pipelined_1|Add46~1_sumout\ ) + ( \cordic_pipelined_1|Add46~5_sumout\ ) + ( \cordic_pipelined_1|Add52~10\ ))
-- \cordic_pipelined_1|Add52~6\ = CARRY(( !\cordic_pipelined_1|Add46~1_sumout\ ) + ( \cordic_pipelined_1|Add46~5_sumout\ ) + ( \cordic_pipelined_1|Add52~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add46~5_sumout\,
	cin => \cordic_pipelined_1|Add52~10\,
	sumout => \cordic_pipelined_1|Add52~5_sumout\,
	cout => \cordic_pipelined_1|Add52~6\);

-- Location: LABCELL_X22_Y18_N45
\cordic_pipelined_1|Add52~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add52~1_sumout\ = SUM(( !\cordic_pipelined_1|Add46~1_sumout\ ) + ( \cordic_pipelined_1|Add46~1_sumout\ ) + ( \cordic_pipelined_1|Add52~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	cin => \cordic_pipelined_1|Add52~6\,
	sumout => \cordic_pipelined_1|Add52~1_sumout\);

-- Location: MLABCELL_X21_Y18_N0
\cordic_pipelined_1|Add58~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add58~49_sumout\ = SUM(( \cordic_pipelined_1|Add52~49_sumout\ ) + ( VCC ) + ( !VCC ))
-- \cordic_pipelined_1|Add58~50\ = CARRY(( \cordic_pipelined_1|Add52~49_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add52~49_sumout\,
	cin => GND,
	sumout => \cordic_pipelined_1|Add58~49_sumout\,
	cout => \cordic_pipelined_1|Add58~50\);

-- Location: MLABCELL_X21_Y18_N3
\cordic_pipelined_1|Add58~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add58~45_sumout\ = SUM(( \cordic_pipelined_1|Add52~45_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ ) + ( \cordic_pipelined_1|Add58~50\ ))
-- \cordic_pipelined_1|Add58~46\ = CARRY(( \cordic_pipelined_1|Add52~45_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ ) + ( \cordic_pipelined_1|Add58~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add52~45_sumout\,
	cin => \cordic_pipelined_1|Add58~50\,
	sumout => \cordic_pipelined_1|Add58~45_sumout\,
	cout => \cordic_pipelined_1|Add58~46\);

-- Location: MLABCELL_X21_Y18_N6
\cordic_pipelined_1|Add58~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add58~41_sumout\ = SUM(( \cordic_pipelined_1|Add52~41_sumout\ ) + ( \cordic_pipelined_1|Add52~1_sumout\ ) + ( \cordic_pipelined_1|Add58~46\ ))
-- \cordic_pipelined_1|Add58~42\ = CARRY(( \cordic_pipelined_1|Add52~41_sumout\ ) + ( \cordic_pipelined_1|Add52~1_sumout\ ) + ( \cordic_pipelined_1|Add58~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add52~41_sumout\,
	cin => \cordic_pipelined_1|Add58~46\,
	sumout => \cordic_pipelined_1|Add58~41_sumout\,
	cout => \cordic_pipelined_1|Add58~42\);

-- Location: MLABCELL_X21_Y18_N9
\cordic_pipelined_1|Add58~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add58~37_sumout\ = SUM(( \cordic_pipelined_1|Add52~37_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ ) + ( \cordic_pipelined_1|Add58~42\ ))
-- \cordic_pipelined_1|Add58~38\ = CARRY(( \cordic_pipelined_1|Add52~37_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ ) + ( \cordic_pipelined_1|Add58~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add52~37_sumout\,
	cin => \cordic_pipelined_1|Add58~42\,
	sumout => \cordic_pipelined_1|Add58~37_sumout\,
	cout => \cordic_pipelined_1|Add58~38\);

-- Location: MLABCELL_X21_Y18_N12
\cordic_pipelined_1|Add58~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add58~33_sumout\ = SUM(( \cordic_pipelined_1|Add52~33_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ ) + ( \cordic_pipelined_1|Add58~38\ ))
-- \cordic_pipelined_1|Add58~34\ = CARRY(( \cordic_pipelined_1|Add52~33_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ ) + ( \cordic_pipelined_1|Add58~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add52~33_sumout\,
	cin => \cordic_pipelined_1|Add58~38\,
	sumout => \cordic_pipelined_1|Add58~33_sumout\,
	cout => \cordic_pipelined_1|Add58~34\);

-- Location: MLABCELL_X21_Y18_N15
\cordic_pipelined_1|Add58~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add58~29_sumout\ = SUM(( \cordic_pipelined_1|Add52~29_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ ) + ( \cordic_pipelined_1|Add58~34\ ))
-- \cordic_pipelined_1|Add58~30\ = CARRY(( \cordic_pipelined_1|Add52~29_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ ) + ( \cordic_pipelined_1|Add58~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add52~29_sumout\,
	cin => \cordic_pipelined_1|Add58~34\,
	sumout => \cordic_pipelined_1|Add58~29_sumout\,
	cout => \cordic_pipelined_1|Add58~30\);

-- Location: MLABCELL_X21_Y18_N18
\cordic_pipelined_1|Add58~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add58~25_sumout\ = SUM(( \cordic_pipelined_1|Add52~25_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ ) + ( \cordic_pipelined_1|Add58~30\ ))
-- \cordic_pipelined_1|Add58~26\ = CARRY(( \cordic_pipelined_1|Add52~25_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ ) + ( \cordic_pipelined_1|Add58~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add52~25_sumout\,
	cin => \cordic_pipelined_1|Add58~30\,
	sumout => \cordic_pipelined_1|Add58~25_sumout\,
	cout => \cordic_pipelined_1|Add58~26\);

-- Location: MLABCELL_X21_Y18_N21
\cordic_pipelined_1|Add58~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add58~21_sumout\ = SUM(( !\cordic_pipelined_1|Add52~1_sumout\ ) + ( \cordic_pipelined_1|Add52~21_sumout\ ) + ( \cordic_pipelined_1|Add58~26\ ))
-- \cordic_pipelined_1|Add58~22\ = CARRY(( !\cordic_pipelined_1|Add52~1_sumout\ ) + ( \cordic_pipelined_1|Add52~21_sumout\ ) + ( \cordic_pipelined_1|Add58~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add52~21_sumout\,
	cin => \cordic_pipelined_1|Add58~26\,
	sumout => \cordic_pipelined_1|Add58~21_sumout\,
	cout => \cordic_pipelined_1|Add58~22\);

-- Location: MLABCELL_X21_Y18_N24
\cordic_pipelined_1|Add58~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add58~17_sumout\ = SUM(( \cordic_pipelined_1|Add52~17_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ ) + ( \cordic_pipelined_1|Add58~22\ ))
-- \cordic_pipelined_1|Add58~18\ = CARRY(( \cordic_pipelined_1|Add52~17_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ ) + ( \cordic_pipelined_1|Add58~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add52~17_sumout\,
	cin => \cordic_pipelined_1|Add58~22\,
	sumout => \cordic_pipelined_1|Add58~17_sumout\,
	cout => \cordic_pipelined_1|Add58~18\);

-- Location: MLABCELL_X21_Y18_N27
\cordic_pipelined_1|Add58~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add58~13_sumout\ = SUM(( \cordic_pipelined_1|Add52~13_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ ) + ( \cordic_pipelined_1|Add58~18\ ))
-- \cordic_pipelined_1|Add58~14\ = CARRY(( \cordic_pipelined_1|Add52~13_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ ) + ( \cordic_pipelined_1|Add58~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add52~13_sumout\,
	cin => \cordic_pipelined_1|Add58~18\,
	sumout => \cordic_pipelined_1|Add58~13_sumout\,
	cout => \cordic_pipelined_1|Add58~14\);

-- Location: MLABCELL_X21_Y18_N30
\cordic_pipelined_1|Add58~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add58~9_sumout\ = SUM(( \cordic_pipelined_1|Add52~9_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ ) + ( \cordic_pipelined_1|Add58~14\ ))
-- \cordic_pipelined_1|Add58~10\ = CARRY(( \cordic_pipelined_1|Add52~9_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ ) + ( \cordic_pipelined_1|Add58~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add52~9_sumout\,
	cin => \cordic_pipelined_1|Add58~14\,
	sumout => \cordic_pipelined_1|Add58~9_sumout\,
	cout => \cordic_pipelined_1|Add58~10\);

-- Location: MLABCELL_X21_Y18_N33
\cordic_pipelined_1|Add58~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add58~5_sumout\ = SUM(( \cordic_pipelined_1|Add52~5_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ ) + ( \cordic_pipelined_1|Add58~10\ ))
-- \cordic_pipelined_1|Add58~6\ = CARRY(( \cordic_pipelined_1|Add52~5_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ ) + ( \cordic_pipelined_1|Add58~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add52~5_sumout\,
	cin => \cordic_pipelined_1|Add58~10\,
	sumout => \cordic_pipelined_1|Add58~5_sumout\,
	cout => \cordic_pipelined_1|Add58~6\);

-- Location: MLABCELL_X21_Y18_N36
\cordic_pipelined_1|Add58~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add58~1_sumout\ = SUM(( \cordic_pipelined_1|Add52~1_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ ) + ( \cordic_pipelined_1|Add58~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	cin => \cordic_pipelined_1|Add58~6\,
	sumout => \cordic_pipelined_1|Add58~1_sumout\);

-- Location: FF_X21_Y18_N37
\cordic_pipelined_1|cordic_rec_reg[2].z[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add58~1_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].z\(15));

-- Location: FF_X21_Y18_N35
\cordic_pipelined_1|cordic_rec_reg[2].z[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add58~5_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].z\(14));

-- Location: FF_X21_Y18_N31
\cordic_pipelined_1|cordic_rec_reg[2].z[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add58~9_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].z\(13));

-- Location: FF_X21_Y18_N28
\cordic_pipelined_1|cordic_rec_reg[2].z[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add58~13_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].z\(12));

-- Location: FF_X21_Y18_N25
\cordic_pipelined_1|cordic_rec_reg[2].z[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add58~17_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].z\(11));

-- Location: FF_X21_Y18_N23
\cordic_pipelined_1|cordic_rec_reg[2].z[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add58~21_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].z\(10));

-- Location: FF_X21_Y18_N19
\cordic_pipelined_1|cordic_rec_reg[2].z[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add58~25_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].z\(9));

-- Location: FF_X21_Y18_N16
\cordic_pipelined_1|cordic_rec_reg[2].z[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add58~29_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].z\(8));

-- Location: FF_X21_Y18_N14
\cordic_pipelined_1|cordic_rec_reg[2].z[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add58~33_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].z\(7));

-- Location: FF_X21_Y18_N10
\cordic_pipelined_1|cordic_rec_reg[2].z[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add58~37_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].z\(6));

-- Location: FF_X21_Y18_N7
\cordic_pipelined_1|cordic_rec_reg[2].z[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add58~41_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].z\(5));

-- Location: FF_X21_Y18_N4
\cordic_pipelined_1|cordic_rec_reg[2].z[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add58~45_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].z\(4));

-- Location: FF_X21_Y18_N1
\cordic_pipelined_1|cordic_rec_reg[2].z[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add58~49_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].z\(3));

-- Location: FF_X22_Y18_N7
\cordic_pipelined_1|cordic_rec_reg[2].z[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add52~53_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].z\(2));

-- Location: LABCELL_X19_Y16_N0
\cordic_pipelined_1|Add64~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add64~53_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[2].z\(2) ) + ( VCC ) + ( !VCC ))
-- \cordic_pipelined_1|Add64~54\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].z\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(2),
	cin => GND,
	sumout => \cordic_pipelined_1|Add64~53_sumout\,
	cout => \cordic_pipelined_1|Add64~54\);

-- Location: LABCELL_X19_Y16_N3
\cordic_pipelined_1|Add64~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add64~49_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[2].z\(3) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) ) + ( \cordic_pipelined_1|Add64~54\ ))
-- \cordic_pipelined_1|Add64~50\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].z\(3) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) ) + ( \cordic_pipelined_1|Add64~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(3),
	cin => \cordic_pipelined_1|Add64~54\,
	sumout => \cordic_pipelined_1|Add64~49_sumout\,
	cout => \cordic_pipelined_1|Add64~50\);

-- Location: LABCELL_X19_Y16_N6
\cordic_pipelined_1|Add64~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add64~45_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[2].z\(4) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].z\(15) ) + ( \cordic_pipelined_1|Add64~50\ ))
-- \cordic_pipelined_1|Add64~46\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].z\(4) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].z\(15) ) + ( \cordic_pipelined_1|Add64~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(4),
	cin => \cordic_pipelined_1|Add64~50\,
	sumout => \cordic_pipelined_1|Add64~45_sumout\,
	cout => \cordic_pipelined_1|Add64~46\);

-- Location: LABCELL_X19_Y16_N9
\cordic_pipelined_1|Add64~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add64~41_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].z\(5) ) + ( \cordic_pipelined_1|Add64~46\ ))
-- \cordic_pipelined_1|Add64~42\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].z\(5) ) + ( \cordic_pipelined_1|Add64~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(5),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	cin => \cordic_pipelined_1|Add64~46\,
	sumout => \cordic_pipelined_1|Add64~41_sumout\,
	cout => \cordic_pipelined_1|Add64~42\);

-- Location: LABCELL_X19_Y16_N12
\cordic_pipelined_1|Add64~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add64~37_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[2].z\(6) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) ) + ( \cordic_pipelined_1|Add64~42\ ))
-- \cordic_pipelined_1|Add64~38\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].z\(6) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) ) + ( \cordic_pipelined_1|Add64~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(6),
	cin => \cordic_pipelined_1|Add64~42\,
	sumout => \cordic_pipelined_1|Add64~37_sumout\,
	cout => \cordic_pipelined_1|Add64~38\);

-- Location: LABCELL_X19_Y16_N15
\cordic_pipelined_1|Add64~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add64~33_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[2].z\(7) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) ) + ( \cordic_pipelined_1|Add64~38\ ))
-- \cordic_pipelined_1|Add64~34\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].z\(7) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) ) + ( \cordic_pipelined_1|Add64~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(7),
	cin => \cordic_pipelined_1|Add64~38\,
	sumout => \cordic_pipelined_1|Add64~33_sumout\,
	cout => \cordic_pipelined_1|Add64~34\);

-- Location: LABCELL_X19_Y16_N18
\cordic_pipelined_1|Add64~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add64~29_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[2].z\(8) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) ) + ( \cordic_pipelined_1|Add64~34\ ))
-- \cordic_pipelined_1|Add64~30\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].z\(8) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) ) + ( \cordic_pipelined_1|Add64~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(8),
	cin => \cordic_pipelined_1|Add64~34\,
	sumout => \cordic_pipelined_1|Add64~29_sumout\,
	cout => \cordic_pipelined_1|Add64~30\);

-- Location: LABCELL_X19_Y16_N21
\cordic_pipelined_1|Add64~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add64~25_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[2].z\(9) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) ) + ( \cordic_pipelined_1|Add64~30\ ))
-- \cordic_pipelined_1|Add64~26\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].z\(9) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) ) + ( \cordic_pipelined_1|Add64~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(9),
	cin => \cordic_pipelined_1|Add64~30\,
	sumout => \cordic_pipelined_1|Add64~25_sumout\,
	cout => \cordic_pipelined_1|Add64~26\);

-- Location: LABCELL_X19_Y16_N24
\cordic_pipelined_1|Add64~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add64~21_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[2].z\(10) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) ) + ( \cordic_pipelined_1|Add64~26\ ))
-- \cordic_pipelined_1|Add64~22\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].z\(10) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) ) + ( \cordic_pipelined_1|Add64~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(10),
	cin => \cordic_pipelined_1|Add64~26\,
	sumout => \cordic_pipelined_1|Add64~21_sumout\,
	cout => \cordic_pipelined_1|Add64~22\);

-- Location: LABCELL_X19_Y16_N27
\cordic_pipelined_1|Add64~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add64~17_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[2].z\(11) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) ) + ( \cordic_pipelined_1|Add64~22\ ))
-- \cordic_pipelined_1|Add64~18\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].z\(11) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) ) + ( \cordic_pipelined_1|Add64~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(11),
	cin => \cordic_pipelined_1|Add64~22\,
	sumout => \cordic_pipelined_1|Add64~17_sumout\,
	cout => \cordic_pipelined_1|Add64~18\);

-- Location: LABCELL_X19_Y16_N30
\cordic_pipelined_1|Add64~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add64~13_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].z\(12) ) + ( \cordic_pipelined_1|Add64~18\ ))
-- \cordic_pipelined_1|Add64~14\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].z\(12) ) + ( \cordic_pipelined_1|Add64~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(12),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	cin => \cordic_pipelined_1|Add64~18\,
	sumout => \cordic_pipelined_1|Add64~13_sumout\,
	cout => \cordic_pipelined_1|Add64~14\);

-- Location: LABCELL_X19_Y16_N33
\cordic_pipelined_1|Add64~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add64~9_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].z\(13) ) + ( \cordic_pipelined_1|Add64~14\ ))
-- \cordic_pipelined_1|Add64~10\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].z\(13) ) + ( \cordic_pipelined_1|Add64~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(13),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	cin => \cordic_pipelined_1|Add64~14\,
	sumout => \cordic_pipelined_1|Add64~9_sumout\,
	cout => \cordic_pipelined_1|Add64~10\);

-- Location: LABCELL_X19_Y16_N36
\cordic_pipelined_1|Add64~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add64~5_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[2].z\(14) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) ) + ( \cordic_pipelined_1|Add64~10\ ))
-- \cordic_pipelined_1|Add64~6\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].z\(14) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) ) + ( \cordic_pipelined_1|Add64~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(14),
	cin => \cordic_pipelined_1|Add64~10\,
	sumout => \cordic_pipelined_1|Add64~5_sumout\,
	cout => \cordic_pipelined_1|Add64~6\);

-- Location: LABCELL_X19_Y16_N39
\cordic_pipelined_1|Add64~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add64~1_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].z\(15) ) + ( \cordic_pipelined_1|Add64~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	cin => \cordic_pipelined_1|Add64~6\,
	sumout => \cordic_pipelined_1|Add64~1_sumout\);

-- Location: FF_X22_Y18_N4
\cordic_pipelined_1|cordic_rec_reg[2].z[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add52~57_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].z\(1));

-- Location: LABCELL_X18_Y16_N0
\cordic_pipelined_1|Add70~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add70~57_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[2].z\(1) ) + ( VCC ) + ( !VCC ))
-- \cordic_pipelined_1|Add70~58\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].z\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(1),
	cin => GND,
	sumout => \cordic_pipelined_1|Add70~57_sumout\,
	cout => \cordic_pipelined_1|Add70~58\);

-- Location: LABCELL_X18_Y16_N3
\cordic_pipelined_1|Add70~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add70~53_sumout\ = SUM(( \cordic_pipelined_1|Add64~53_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ ) + ( \cordic_pipelined_1|Add70~58\ ))
-- \cordic_pipelined_1|Add70~54\ = CARRY(( \cordic_pipelined_1|Add64~53_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ ) + ( \cordic_pipelined_1|Add70~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add64~53_sumout\,
	cin => \cordic_pipelined_1|Add70~58\,
	sumout => \cordic_pipelined_1|Add70~53_sumout\,
	cout => \cordic_pipelined_1|Add70~54\);

-- Location: LABCELL_X18_Y16_N6
\cordic_pipelined_1|Add70~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add70~49_sumout\ = SUM(( \cordic_pipelined_1|Add64~49_sumout\ ) + ( \cordic_pipelined_1|Add64~1_sumout\ ) + ( \cordic_pipelined_1|Add70~54\ ))
-- \cordic_pipelined_1|Add70~50\ = CARRY(( \cordic_pipelined_1|Add64~49_sumout\ ) + ( \cordic_pipelined_1|Add64~1_sumout\ ) + ( \cordic_pipelined_1|Add70~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add64~49_sumout\,
	cin => \cordic_pipelined_1|Add70~54\,
	sumout => \cordic_pipelined_1|Add70~49_sumout\,
	cout => \cordic_pipelined_1|Add70~50\);

-- Location: LABCELL_X18_Y16_N9
\cordic_pipelined_1|Add70~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add70~45_sumout\ = SUM(( \cordic_pipelined_1|Add64~45_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ ) + ( \cordic_pipelined_1|Add70~50\ ))
-- \cordic_pipelined_1|Add70~46\ = CARRY(( \cordic_pipelined_1|Add64~45_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ ) + ( \cordic_pipelined_1|Add70~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add64~45_sumout\,
	cin => \cordic_pipelined_1|Add70~50\,
	sumout => \cordic_pipelined_1|Add70~45_sumout\,
	cout => \cordic_pipelined_1|Add70~46\);

-- Location: LABCELL_X18_Y16_N12
\cordic_pipelined_1|Add70~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add70~41_sumout\ = SUM(( \cordic_pipelined_1|Add64~41_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ ) + ( \cordic_pipelined_1|Add70~46\ ))
-- \cordic_pipelined_1|Add70~42\ = CARRY(( \cordic_pipelined_1|Add64~41_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ ) + ( \cordic_pipelined_1|Add70~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add64~41_sumout\,
	cin => \cordic_pipelined_1|Add70~46\,
	sumout => \cordic_pipelined_1|Add70~41_sumout\,
	cout => \cordic_pipelined_1|Add70~42\);

-- Location: LABCELL_X18_Y16_N15
\cordic_pipelined_1|Add70~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add70~37_sumout\ = SUM(( !\cordic_pipelined_1|Add64~1_sumout\ ) + ( \cordic_pipelined_1|Add64~37_sumout\ ) + ( \cordic_pipelined_1|Add70~42\ ))
-- \cordic_pipelined_1|Add70~38\ = CARRY(( !\cordic_pipelined_1|Add64~1_sumout\ ) + ( \cordic_pipelined_1|Add64~37_sumout\ ) + ( \cordic_pipelined_1|Add70~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add64~37_sumout\,
	cin => \cordic_pipelined_1|Add70~42\,
	sumout => \cordic_pipelined_1|Add70~37_sumout\,
	cout => \cordic_pipelined_1|Add70~38\);

-- Location: LABCELL_X18_Y16_N18
\cordic_pipelined_1|Add70~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add70~33_sumout\ = SUM(( \cordic_pipelined_1|Add64~33_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ ) + ( \cordic_pipelined_1|Add70~38\ ))
-- \cordic_pipelined_1|Add70~34\ = CARRY(( \cordic_pipelined_1|Add64~33_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ ) + ( \cordic_pipelined_1|Add70~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add64~33_sumout\,
	cin => \cordic_pipelined_1|Add70~38\,
	sumout => \cordic_pipelined_1|Add70~33_sumout\,
	cout => \cordic_pipelined_1|Add70~34\);

-- Location: LABCELL_X18_Y16_N21
\cordic_pipelined_1|Add70~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add70~29_sumout\ = SUM(( !\cordic_pipelined_1|Add64~1_sumout\ ) + ( \cordic_pipelined_1|Add64~29_sumout\ ) + ( \cordic_pipelined_1|Add70~34\ ))
-- \cordic_pipelined_1|Add70~30\ = CARRY(( !\cordic_pipelined_1|Add64~1_sumout\ ) + ( \cordic_pipelined_1|Add64~29_sumout\ ) + ( \cordic_pipelined_1|Add70~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add64~29_sumout\,
	cin => \cordic_pipelined_1|Add70~34\,
	sumout => \cordic_pipelined_1|Add70~29_sumout\,
	cout => \cordic_pipelined_1|Add70~30\);

-- Location: LABCELL_X18_Y16_N24
\cordic_pipelined_1|Add70~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add70~25_sumout\ = SUM(( \cordic_pipelined_1|Add64~25_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ ) + ( \cordic_pipelined_1|Add70~30\ ))
-- \cordic_pipelined_1|Add70~26\ = CARRY(( \cordic_pipelined_1|Add64~25_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ ) + ( \cordic_pipelined_1|Add70~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add64~25_sumout\,
	cin => \cordic_pipelined_1|Add70~30\,
	sumout => \cordic_pipelined_1|Add70~25_sumout\,
	cout => \cordic_pipelined_1|Add70~26\);

-- Location: LABCELL_X18_Y16_N27
\cordic_pipelined_1|Add70~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add70~21_sumout\ = SUM(( !\cordic_pipelined_1|Add64~1_sumout\ ) + ( \cordic_pipelined_1|Add64~21_sumout\ ) + ( \cordic_pipelined_1|Add70~26\ ))
-- \cordic_pipelined_1|Add70~22\ = CARRY(( !\cordic_pipelined_1|Add64~1_sumout\ ) + ( \cordic_pipelined_1|Add64~21_sumout\ ) + ( \cordic_pipelined_1|Add70~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add64~21_sumout\,
	cin => \cordic_pipelined_1|Add70~26\,
	sumout => \cordic_pipelined_1|Add70~21_sumout\,
	cout => \cordic_pipelined_1|Add70~22\);

-- Location: LABCELL_X18_Y16_N30
\cordic_pipelined_1|Add70~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add70~17_sumout\ = SUM(( \cordic_pipelined_1|Add64~17_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ ) + ( \cordic_pipelined_1|Add70~22\ ))
-- \cordic_pipelined_1|Add70~18\ = CARRY(( \cordic_pipelined_1|Add64~17_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ ) + ( \cordic_pipelined_1|Add70~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add64~17_sumout\,
	cin => \cordic_pipelined_1|Add70~22\,
	sumout => \cordic_pipelined_1|Add70~17_sumout\,
	cout => \cordic_pipelined_1|Add70~18\);

-- Location: LABCELL_X18_Y16_N33
\cordic_pipelined_1|Add70~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add70~13_sumout\ = SUM(( \cordic_pipelined_1|Add64~13_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ ) + ( \cordic_pipelined_1|Add70~18\ ))
-- \cordic_pipelined_1|Add70~14\ = CARRY(( \cordic_pipelined_1|Add64~13_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ ) + ( \cordic_pipelined_1|Add70~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add64~13_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	cin => \cordic_pipelined_1|Add70~18\,
	sumout => \cordic_pipelined_1|Add70~13_sumout\,
	cout => \cordic_pipelined_1|Add70~14\);

-- Location: LABCELL_X18_Y16_N36
\cordic_pipelined_1|Add70~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add70~9_sumout\ = SUM(( !\cordic_pipelined_1|Add64~1_sumout\ ) + ( \cordic_pipelined_1|Add64~9_sumout\ ) + ( \cordic_pipelined_1|Add70~14\ ))
-- \cordic_pipelined_1|Add70~10\ = CARRY(( !\cordic_pipelined_1|Add64~1_sumout\ ) + ( \cordic_pipelined_1|Add64~9_sumout\ ) + ( \cordic_pipelined_1|Add70~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add64~9_sumout\,
	cin => \cordic_pipelined_1|Add70~14\,
	sumout => \cordic_pipelined_1|Add70~9_sumout\,
	cout => \cordic_pipelined_1|Add70~10\);

-- Location: LABCELL_X18_Y16_N39
\cordic_pipelined_1|Add70~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add70~5_sumout\ = SUM(( !\cordic_pipelined_1|Add64~1_sumout\ ) + ( \cordic_pipelined_1|Add64~5_sumout\ ) + ( \cordic_pipelined_1|Add70~10\ ))
-- \cordic_pipelined_1|Add70~6\ = CARRY(( !\cordic_pipelined_1|Add64~1_sumout\ ) + ( \cordic_pipelined_1|Add64~5_sumout\ ) + ( \cordic_pipelined_1|Add70~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add64~5_sumout\,
	cin => \cordic_pipelined_1|Add70~10\,
	sumout => \cordic_pipelined_1|Add70~5_sumout\,
	cout => \cordic_pipelined_1|Add70~6\);

-- Location: LABCELL_X18_Y16_N42
\cordic_pipelined_1|Add70~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add70~1_sumout\ = SUM(( !\cordic_pipelined_1|Add64~1_sumout\ ) + ( \cordic_pipelined_1|Add64~1_sumout\ ) + ( \cordic_pipelined_1|Add70~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	cin => \cordic_pipelined_1|Add70~6\,
	sumout => \cordic_pipelined_1|Add70~1_sumout\);

-- Location: FF_X25_Y19_N52
\cordic_pipelined_1|cordic_rec_reg[1].z[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cordic_pipelined_1|cordic_rec_reg[0].z\(0),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].z\(0));

-- Location: LABCELL_X17_Y16_N51
\cordic_pipelined_1|cordic_rec_reg[2].z[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|cordic_rec_reg[2].z[0]~0_combout\ = ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(0),
	combout => \cordic_pipelined_1|cordic_rec_reg[2].z[0]~0_combout\);

-- Location: FF_X17_Y16_N52
\cordic_pipelined_1|cordic_rec_reg[2].z[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|cordic_rec_reg[2].z[0]~0_combout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].z\(0));

-- Location: LABCELL_X17_Y16_N0
\cordic_pipelined_1|Add73~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add73~62_cout\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].z\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(0),
	cin => GND,
	cout => \cordic_pipelined_1|Add73~62_cout\);

-- Location: LABCELL_X17_Y16_N3
\cordic_pipelined_1|Add73~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add73~57_sumout\ = SUM(( \cordic_pipelined_1|Add70~57_sumout\ ) + ( VCC ) + ( \cordic_pipelined_1|Add73~62_cout\ ))
-- \cordic_pipelined_1|Add73~58\ = CARRY(( \cordic_pipelined_1|Add70~57_sumout\ ) + ( VCC ) + ( \cordic_pipelined_1|Add73~62_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add70~57_sumout\,
	cin => \cordic_pipelined_1|Add73~62_cout\,
	sumout => \cordic_pipelined_1|Add73~57_sumout\,
	cout => \cordic_pipelined_1|Add73~58\);

-- Location: LABCELL_X17_Y16_N6
\cordic_pipelined_1|Add73~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add73~53_sumout\ = SUM(( \cordic_pipelined_1|Add70~53_sumout\ ) + ( GND ) + ( \cordic_pipelined_1|Add73~58\ ))
-- \cordic_pipelined_1|Add73~54\ = CARRY(( \cordic_pipelined_1|Add70~53_sumout\ ) + ( GND ) + ( \cordic_pipelined_1|Add73~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add70~53_sumout\,
	cin => \cordic_pipelined_1|Add73~58\,
	sumout => \cordic_pipelined_1|Add73~53_sumout\,
	cout => \cordic_pipelined_1|Add73~54\);

-- Location: LABCELL_X17_Y16_N9
\cordic_pipelined_1|Add73~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add73~49_sumout\ = SUM(( \cordic_pipelined_1|Add70~49_sumout\ ) + ( VCC ) + ( \cordic_pipelined_1|Add73~54\ ))
-- \cordic_pipelined_1|Add73~50\ = CARRY(( \cordic_pipelined_1|Add70~49_sumout\ ) + ( VCC ) + ( \cordic_pipelined_1|Add73~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cordic_pipelined_1|ALT_INV_Add70~49_sumout\,
	cin => \cordic_pipelined_1|Add73~54\,
	sumout => \cordic_pipelined_1|Add73~49_sumout\,
	cout => \cordic_pipelined_1|Add73~50\);

-- Location: LABCELL_X17_Y16_N12
\cordic_pipelined_1|Add73~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add73~45_sumout\ = SUM(( \cordic_pipelined_1|Add70~45_sumout\ ) + ( VCC ) + ( \cordic_pipelined_1|Add73~50\ ))
-- \cordic_pipelined_1|Add73~46\ = CARRY(( \cordic_pipelined_1|Add70~45_sumout\ ) + ( VCC ) + ( \cordic_pipelined_1|Add73~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add70~45_sumout\,
	cin => \cordic_pipelined_1|Add73~50\,
	sumout => \cordic_pipelined_1|Add73~45_sumout\,
	cout => \cordic_pipelined_1|Add73~46\);

-- Location: LABCELL_X17_Y16_N15
\cordic_pipelined_1|Add73~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add73~41_sumout\ = SUM(( \cordic_pipelined_1|Add70~41_sumout\ ) + ( VCC ) + ( \cordic_pipelined_1|Add73~46\ ))
-- \cordic_pipelined_1|Add73~42\ = CARRY(( \cordic_pipelined_1|Add70~41_sumout\ ) + ( VCC ) + ( \cordic_pipelined_1|Add73~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add70~41_sumout\,
	cin => \cordic_pipelined_1|Add73~46\,
	sumout => \cordic_pipelined_1|Add73~41_sumout\,
	cout => \cordic_pipelined_1|Add73~42\);

-- Location: LABCELL_X17_Y16_N18
\cordic_pipelined_1|Add73~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add73~37_sumout\ = SUM(( \cordic_pipelined_1|Add70~37_sumout\ ) + ( VCC ) + ( \cordic_pipelined_1|Add73~42\ ))
-- \cordic_pipelined_1|Add73~38\ = CARRY(( \cordic_pipelined_1|Add70~37_sumout\ ) + ( VCC ) + ( \cordic_pipelined_1|Add73~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add70~37_sumout\,
	cin => \cordic_pipelined_1|Add73~42\,
	sumout => \cordic_pipelined_1|Add73~37_sumout\,
	cout => \cordic_pipelined_1|Add73~38\);

-- Location: LABCELL_X17_Y16_N21
\cordic_pipelined_1|Add73~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add73~33_sumout\ = SUM(( \cordic_pipelined_1|Add70~33_sumout\ ) + ( VCC ) + ( \cordic_pipelined_1|Add73~38\ ))
-- \cordic_pipelined_1|Add73~34\ = CARRY(( \cordic_pipelined_1|Add70~33_sumout\ ) + ( VCC ) + ( \cordic_pipelined_1|Add73~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add70~33_sumout\,
	cin => \cordic_pipelined_1|Add73~38\,
	sumout => \cordic_pipelined_1|Add73~33_sumout\,
	cout => \cordic_pipelined_1|Add73~34\);

-- Location: LABCELL_X17_Y16_N24
\cordic_pipelined_1|Add73~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add73~29_sumout\ = SUM(( \cordic_pipelined_1|Add70~29_sumout\ ) + ( VCC ) + ( \cordic_pipelined_1|Add73~34\ ))
-- \cordic_pipelined_1|Add73~30\ = CARRY(( \cordic_pipelined_1|Add70~29_sumout\ ) + ( VCC ) + ( \cordic_pipelined_1|Add73~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add70~29_sumout\,
	cin => \cordic_pipelined_1|Add73~34\,
	sumout => \cordic_pipelined_1|Add73~29_sumout\,
	cout => \cordic_pipelined_1|Add73~30\);

-- Location: LABCELL_X17_Y16_N27
\cordic_pipelined_1|Add73~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add73~25_sumout\ = SUM(( \cordic_pipelined_1|Add70~25_sumout\ ) + ( VCC ) + ( \cordic_pipelined_1|Add73~30\ ))
-- \cordic_pipelined_1|Add73~26\ = CARRY(( \cordic_pipelined_1|Add70~25_sumout\ ) + ( VCC ) + ( \cordic_pipelined_1|Add73~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add70~25_sumout\,
	cin => \cordic_pipelined_1|Add73~30\,
	sumout => \cordic_pipelined_1|Add73~25_sumout\,
	cout => \cordic_pipelined_1|Add73~26\);

-- Location: LABCELL_X17_Y16_N30
\cordic_pipelined_1|Add73~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add73~21_sumout\ = SUM(( \cordic_pipelined_1|Add70~21_sumout\ ) + ( VCC ) + ( \cordic_pipelined_1|Add73~26\ ))
-- \cordic_pipelined_1|Add73~22\ = CARRY(( \cordic_pipelined_1|Add70~21_sumout\ ) + ( VCC ) + ( \cordic_pipelined_1|Add73~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add70~21_sumout\,
	cin => \cordic_pipelined_1|Add73~26\,
	sumout => \cordic_pipelined_1|Add73~21_sumout\,
	cout => \cordic_pipelined_1|Add73~22\);

-- Location: LABCELL_X17_Y16_N33
\cordic_pipelined_1|Add73~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add73~17_sumout\ = SUM(( \cordic_pipelined_1|Add70~17_sumout\ ) + ( VCC ) + ( \cordic_pipelined_1|Add73~22\ ))
-- \cordic_pipelined_1|Add73~18\ = CARRY(( \cordic_pipelined_1|Add70~17_sumout\ ) + ( VCC ) + ( \cordic_pipelined_1|Add73~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add70~17_sumout\,
	cin => \cordic_pipelined_1|Add73~22\,
	sumout => \cordic_pipelined_1|Add73~17_sumout\,
	cout => \cordic_pipelined_1|Add73~18\);

-- Location: LABCELL_X17_Y16_N36
\cordic_pipelined_1|Add73~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add73~13_sumout\ = SUM(( \cordic_pipelined_1|Add70~13_sumout\ ) + ( VCC ) + ( \cordic_pipelined_1|Add73~18\ ))
-- \cordic_pipelined_1|Add73~14\ = CARRY(( \cordic_pipelined_1|Add70~13_sumout\ ) + ( VCC ) + ( \cordic_pipelined_1|Add73~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add70~13_sumout\,
	cin => \cordic_pipelined_1|Add73~18\,
	sumout => \cordic_pipelined_1|Add73~13_sumout\,
	cout => \cordic_pipelined_1|Add73~14\);

-- Location: LABCELL_X17_Y16_N39
\cordic_pipelined_1|Add73~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add73~9_sumout\ = SUM(( \cordic_pipelined_1|Add70~9_sumout\ ) + ( VCC ) + ( \cordic_pipelined_1|Add73~14\ ))
-- \cordic_pipelined_1|Add73~10\ = CARRY(( \cordic_pipelined_1|Add70~9_sumout\ ) + ( VCC ) + ( \cordic_pipelined_1|Add73~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add70~9_sumout\,
	cin => \cordic_pipelined_1|Add73~14\,
	sumout => \cordic_pipelined_1|Add73~9_sumout\,
	cout => \cordic_pipelined_1|Add73~10\);

-- Location: LABCELL_X17_Y16_N42
\cordic_pipelined_1|Add73~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add73~5_sumout\ = SUM(( \cordic_pipelined_1|Add70~5_sumout\ ) + ( VCC ) + ( \cordic_pipelined_1|Add73~10\ ))
-- \cordic_pipelined_1|Add73~6\ = CARRY(( \cordic_pipelined_1|Add70~5_sumout\ ) + ( VCC ) + ( \cordic_pipelined_1|Add73~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add70~5_sumout\,
	cin => \cordic_pipelined_1|Add73~10\,
	sumout => \cordic_pipelined_1|Add73~5_sumout\,
	cout => \cordic_pipelined_1|Add73~6\);

-- Location: LABCELL_X17_Y16_N45
\cordic_pipelined_1|Add73~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add73~1_sumout\ = SUM(( \cordic_pipelined_1|Add70~1_sumout\ ) + ( VCC ) + ( \cordic_pipelined_1|Add73~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	cin => \cordic_pipelined_1|Add73~6\,
	sumout => \cordic_pipelined_1|Add73~1_sumout\);

-- Location: MLABCELL_X15_Y16_N0
\cordic_pipelined_1|Add76~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add76~57_sumout\ = SUM(( \cordic_pipelined_1|Add70~57_sumout\ ) + ( \cordic_pipelined_1|cordic_rec_reg[2].z\(0) ) + ( !VCC ))
-- \cordic_pipelined_1|Add76~58\ = CARRY(( \cordic_pipelined_1|Add70~57_sumout\ ) + ( \cordic_pipelined_1|cordic_rec_reg[2].z\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(0),
	datad => \cordic_pipelined_1|ALT_INV_Add70~57_sumout\,
	cin => GND,
	sumout => \cordic_pipelined_1|Add76~57_sumout\,
	cout => \cordic_pipelined_1|Add76~58\);

-- Location: MLABCELL_X15_Y16_N3
\cordic_pipelined_1|Add76~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add76~53_sumout\ = SUM(( \cordic_pipelined_1|Add70~53_sumout\ ) + ( VCC ) + ( \cordic_pipelined_1|Add76~58\ ))
-- \cordic_pipelined_1|Add76~54\ = CARRY(( \cordic_pipelined_1|Add70~53_sumout\ ) + ( VCC ) + ( \cordic_pipelined_1|Add76~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add70~53_sumout\,
	cin => \cordic_pipelined_1|Add76~58\,
	sumout => \cordic_pipelined_1|Add76~53_sumout\,
	cout => \cordic_pipelined_1|Add76~54\);

-- Location: MLABCELL_X15_Y16_N6
\cordic_pipelined_1|Add76~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add76~49_sumout\ = SUM(( \cordic_pipelined_1|Add70~49_sumout\ ) + ( GND ) + ( \cordic_pipelined_1|Add76~54\ ))
-- \cordic_pipelined_1|Add76~50\ = CARRY(( \cordic_pipelined_1|Add70~49_sumout\ ) + ( GND ) + ( \cordic_pipelined_1|Add76~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add70~49_sumout\,
	cin => \cordic_pipelined_1|Add76~54\,
	sumout => \cordic_pipelined_1|Add76~49_sumout\,
	cout => \cordic_pipelined_1|Add76~50\);

-- Location: MLABCELL_X15_Y16_N9
\cordic_pipelined_1|Add76~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add76~45_sumout\ = SUM(( \cordic_pipelined_1|Add70~45_sumout\ ) + ( GND ) + ( \cordic_pipelined_1|Add76~50\ ))
-- \cordic_pipelined_1|Add76~46\ = CARRY(( \cordic_pipelined_1|Add70~45_sumout\ ) + ( GND ) + ( \cordic_pipelined_1|Add76~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cordic_pipelined_1|ALT_INV_Add70~45_sumout\,
	cin => \cordic_pipelined_1|Add76~50\,
	sumout => \cordic_pipelined_1|Add76~45_sumout\,
	cout => \cordic_pipelined_1|Add76~46\);

-- Location: MLABCELL_X15_Y16_N12
\cordic_pipelined_1|Add76~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add76~41_sumout\ = SUM(( \cordic_pipelined_1|Add70~41_sumout\ ) + ( GND ) + ( \cordic_pipelined_1|Add76~46\ ))
-- \cordic_pipelined_1|Add76~42\ = CARRY(( \cordic_pipelined_1|Add70~41_sumout\ ) + ( GND ) + ( \cordic_pipelined_1|Add76~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add70~41_sumout\,
	cin => \cordic_pipelined_1|Add76~46\,
	sumout => \cordic_pipelined_1|Add76~41_sumout\,
	cout => \cordic_pipelined_1|Add76~42\);

-- Location: MLABCELL_X15_Y16_N15
\cordic_pipelined_1|Add76~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add76~37_sumout\ = SUM(( \cordic_pipelined_1|Add70~37_sumout\ ) + ( GND ) + ( \cordic_pipelined_1|Add76~42\ ))
-- \cordic_pipelined_1|Add76~38\ = CARRY(( \cordic_pipelined_1|Add70~37_sumout\ ) + ( GND ) + ( \cordic_pipelined_1|Add76~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cordic_pipelined_1|ALT_INV_Add70~37_sumout\,
	cin => \cordic_pipelined_1|Add76~42\,
	sumout => \cordic_pipelined_1|Add76~37_sumout\,
	cout => \cordic_pipelined_1|Add76~38\);

-- Location: MLABCELL_X15_Y16_N18
\cordic_pipelined_1|Add76~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add76~33_sumout\ = SUM(( \cordic_pipelined_1|Add70~33_sumout\ ) + ( GND ) + ( \cordic_pipelined_1|Add76~38\ ))
-- \cordic_pipelined_1|Add76~34\ = CARRY(( \cordic_pipelined_1|Add70~33_sumout\ ) + ( GND ) + ( \cordic_pipelined_1|Add76~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add70~33_sumout\,
	cin => \cordic_pipelined_1|Add76~38\,
	sumout => \cordic_pipelined_1|Add76~33_sumout\,
	cout => \cordic_pipelined_1|Add76~34\);

-- Location: MLABCELL_X15_Y16_N21
\cordic_pipelined_1|Add76~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add76~29_sumout\ = SUM(( \cordic_pipelined_1|Add70~29_sumout\ ) + ( GND ) + ( \cordic_pipelined_1|Add76~34\ ))
-- \cordic_pipelined_1|Add76~30\ = CARRY(( \cordic_pipelined_1|Add70~29_sumout\ ) + ( GND ) + ( \cordic_pipelined_1|Add76~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cordic_pipelined_1|ALT_INV_Add70~29_sumout\,
	cin => \cordic_pipelined_1|Add76~34\,
	sumout => \cordic_pipelined_1|Add76~29_sumout\,
	cout => \cordic_pipelined_1|Add76~30\);

-- Location: MLABCELL_X15_Y16_N24
\cordic_pipelined_1|Add76~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add76~25_sumout\ = SUM(( \cordic_pipelined_1|Add70~25_sumout\ ) + ( GND ) + ( \cordic_pipelined_1|Add76~30\ ))
-- \cordic_pipelined_1|Add76~26\ = CARRY(( \cordic_pipelined_1|Add70~25_sumout\ ) + ( GND ) + ( \cordic_pipelined_1|Add76~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add70~25_sumout\,
	cin => \cordic_pipelined_1|Add76~30\,
	sumout => \cordic_pipelined_1|Add76~25_sumout\,
	cout => \cordic_pipelined_1|Add76~26\);

-- Location: MLABCELL_X15_Y16_N27
\cordic_pipelined_1|Add76~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add76~21_sumout\ = SUM(( \cordic_pipelined_1|Add70~21_sumout\ ) + ( GND ) + ( \cordic_pipelined_1|Add76~26\ ))
-- \cordic_pipelined_1|Add76~22\ = CARRY(( \cordic_pipelined_1|Add70~21_sumout\ ) + ( GND ) + ( \cordic_pipelined_1|Add76~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add70~21_sumout\,
	cin => \cordic_pipelined_1|Add76~26\,
	sumout => \cordic_pipelined_1|Add76~21_sumout\,
	cout => \cordic_pipelined_1|Add76~22\);

-- Location: MLABCELL_X15_Y16_N30
\cordic_pipelined_1|Add76~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add76~17_sumout\ = SUM(( \cordic_pipelined_1|Add70~17_sumout\ ) + ( GND ) + ( \cordic_pipelined_1|Add76~22\ ))
-- \cordic_pipelined_1|Add76~18\ = CARRY(( \cordic_pipelined_1|Add70~17_sumout\ ) + ( GND ) + ( \cordic_pipelined_1|Add76~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add70~17_sumout\,
	cin => \cordic_pipelined_1|Add76~22\,
	sumout => \cordic_pipelined_1|Add76~17_sumout\,
	cout => \cordic_pipelined_1|Add76~18\);

-- Location: MLABCELL_X15_Y16_N33
\cordic_pipelined_1|Add76~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add76~13_sumout\ = SUM(( \cordic_pipelined_1|Add70~13_sumout\ ) + ( GND ) + ( \cordic_pipelined_1|Add76~18\ ))
-- \cordic_pipelined_1|Add76~14\ = CARRY(( \cordic_pipelined_1|Add70~13_sumout\ ) + ( GND ) + ( \cordic_pipelined_1|Add76~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add70~13_sumout\,
	cin => \cordic_pipelined_1|Add76~18\,
	sumout => \cordic_pipelined_1|Add76~13_sumout\,
	cout => \cordic_pipelined_1|Add76~14\);

-- Location: MLABCELL_X15_Y16_N36
\cordic_pipelined_1|Add76~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add76~9_sumout\ = SUM(( \cordic_pipelined_1|Add70~9_sumout\ ) + ( GND ) + ( \cordic_pipelined_1|Add76~14\ ))
-- \cordic_pipelined_1|Add76~10\ = CARRY(( \cordic_pipelined_1|Add70~9_sumout\ ) + ( GND ) + ( \cordic_pipelined_1|Add76~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add70~9_sumout\,
	cin => \cordic_pipelined_1|Add76~14\,
	sumout => \cordic_pipelined_1|Add76~9_sumout\,
	cout => \cordic_pipelined_1|Add76~10\);

-- Location: MLABCELL_X15_Y16_N39
\cordic_pipelined_1|Add76~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add76~5_sumout\ = SUM(( \cordic_pipelined_1|Add70~5_sumout\ ) + ( GND ) + ( \cordic_pipelined_1|Add76~10\ ))
-- \cordic_pipelined_1|Add76~6\ = CARRY(( \cordic_pipelined_1|Add70~5_sumout\ ) + ( GND ) + ( \cordic_pipelined_1|Add76~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add70~5_sumout\,
	cin => \cordic_pipelined_1|Add76~10\,
	sumout => \cordic_pipelined_1|Add76~5_sumout\,
	cout => \cordic_pipelined_1|Add76~6\);

-- Location: MLABCELL_X15_Y16_N42
\cordic_pipelined_1|Add76~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add76~1_sumout\ = SUM(( \cordic_pipelined_1|Add70~1_sumout\ ) + ( GND ) + ( \cordic_pipelined_1|Add76~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	cin => \cordic_pipelined_1|Add76~6\,
	sumout => \cordic_pipelined_1|Add76~1_sumout\);

-- Location: LABCELL_X16_Y16_N57
\cordic_pipelined_1|cordic_rec_cmb[12].z[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|cordic_rec_cmb[12].z[2]~0_combout\ = ( \cordic_pipelined_1|Add70~1_sumout\ & ( \cordic_pipelined_1|Add76~53_sumout\ ) ) # ( !\cordic_pipelined_1|Add70~1_sumout\ & ( \cordic_pipelined_1|Add73~53_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add76~53_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add73~53_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	combout => \cordic_pipelined_1|cordic_rec_cmb[12].z[2]~0_combout\);

-- Location: LABCELL_X16_Y16_N51
\cordic_pipelined_1|Add79~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add79~60_combout\ = ( !\cordic_pipelined_1|Add76~1_sumout\ & ( (!\cordic_pipelined_1|Add70~1_sumout\ & (((!\cordic_pipelined_1|Add73~1_sumout\ & ((\cordic_pipelined_1|Add73~53_sumout\))) # (\cordic_pipelined_1|Add73~1_sumout\ & 
-- (\cordic_pipelined_1|Add73~57_sumout\))))) # (\cordic_pipelined_1|Add70~1_sumout\ & ((((\cordic_pipelined_1|Add76~53_sumout\))))) ) ) # ( \cordic_pipelined_1|Add76~1_sumout\ & ( (!\cordic_pipelined_1|Add70~1_sumout\ & 
-- (((!\cordic_pipelined_1|Add73~1_sumout\ & ((\cordic_pipelined_1|Add73~53_sumout\))) # (\cordic_pipelined_1|Add73~1_sumout\ & (\cordic_pipelined_1|Add73~57_sumout\))))) # (\cordic_pipelined_1|Add70~1_sumout\ & ((((\cordic_pipelined_1|Add76~57_sumout\))))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001101010101001100110101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add73~57_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add73~53_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~57_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datae => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datag => \cordic_pipelined_1|ALT_INV_Add76~53_sumout\,
	combout => \cordic_pipelined_1|Add79~60_combout\);

-- Location: LABCELL_X16_Y16_N54
\cordic_pipelined_1|cordic_rec_cmb[12].z[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|cordic_rec_cmb[12].z[1]~1_combout\ = ( \cordic_pipelined_1|Add70~1_sumout\ & ( \cordic_pipelined_1|Add76~57_sumout\ ) ) # ( !\cordic_pipelined_1|Add70~1_sumout\ & ( \cordic_pipelined_1|Add73~57_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add73~57_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add76~57_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	combout => \cordic_pipelined_1|cordic_rec_cmb[12].z[1]~1_combout\);

-- Location: LABCELL_X16_Y16_N0
\cordic_pipelined_1|Add79~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add79~58_cout\ = CARRY(( (\cordic_pipelined_1|cordic_rec_cmb[12].z[1]~1_combout\ & ((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( (!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & ((!\cordic_pipelined_1|Add76~1_sumout\))) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100110101001100000000000000000000000010101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_cmb[12].z[1]~1_combout\,
	cin => GND,
	cout => \cordic_pipelined_1|Add79~58_cout\);

-- Location: LABCELL_X16_Y16_N3
\cordic_pipelined_1|Add79~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add79~54_cout\ = CARRY(( ((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & ((!\cordic_pipelined_1|Add76~1_sumout\)))) # 
-- (\cordic_pipelined_1|cordic_rec_cmb[12].z[2]~0_combout\) ) + ( \cordic_pipelined_1|Add79~60_combout\ ) + ( \cordic_pipelined_1|Add79~58_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_cmb[12].z[2]~0_combout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add79~60_combout\,
	cin => \cordic_pipelined_1|Add79~58_cout\,
	cout => \cordic_pipelined_1|Add79~54_cout\);

-- Location: LABCELL_X16_Y16_N6
\cordic_pipelined_1|Add79~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add79~50_cout\ = CARRY(( (!\cordic_pipelined_1|Add70~1_sumout\ & ((\cordic_pipelined_1|Add73~49_sumout\))) # (\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add76~49_sumout\)) ) + ( (!\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add73~1_sumout\))) # (\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add76~1_sumout\)) ) + ( \cordic_pipelined_1|Add79~54_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100011011101100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~49_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add73~49_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	cin => \cordic_pipelined_1|Add79~54_cout\,
	cout => \cordic_pipelined_1|Add79~50_cout\);

-- Location: LABCELL_X16_Y16_N9
\cordic_pipelined_1|Add79~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add79~46_cout\ = CARRY(( (!\cordic_pipelined_1|Add70~1_sumout\ & ((\cordic_pipelined_1|Add73~45_sumout\))) # (\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add76~45_sumout\)) ) + ( (!\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add73~1_sumout\))) # (\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add76~1_sumout\)) ) + ( \cordic_pipelined_1|Add79~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100011011101100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~45_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add73~45_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	cin => \cordic_pipelined_1|Add79~50_cout\,
	cout => \cordic_pipelined_1|Add79~46_cout\);

-- Location: LABCELL_X16_Y16_N12
\cordic_pipelined_1|Add79~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add79~42_cout\ = CARRY(( (!\cordic_pipelined_1|Add70~1_sumout\ & ((\cordic_pipelined_1|Add73~41_sumout\))) # (\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add76~41_sumout\)) ) + ( (!\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add73~1_sumout\))) # (\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add76~1_sumout\)) ) + ( \cordic_pipelined_1|Add79~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100011011101100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~41_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add73~41_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	cin => \cordic_pipelined_1|Add79~46_cout\,
	cout => \cordic_pipelined_1|Add79~42_cout\);

-- Location: LABCELL_X16_Y16_N15
\cordic_pipelined_1|Add79~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add79~38_cout\ = CARRY(( (!\cordic_pipelined_1|Add70~1_sumout\ & ((\cordic_pipelined_1|Add73~37_sumout\))) # (\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add76~37_sumout\)) ) + ( (!\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add73~1_sumout\))) # (\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add76~1_sumout\)) ) + ( \cordic_pipelined_1|Add79~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100011011101100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~37_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add73~37_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	cin => \cordic_pipelined_1|Add79~42_cout\,
	cout => \cordic_pipelined_1|Add79~38_cout\);

-- Location: LABCELL_X16_Y16_N18
\cordic_pipelined_1|Add79~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add79~34_cout\ = CARRY(( (!\cordic_pipelined_1|Add70~1_sumout\ & ((\cordic_pipelined_1|Add73~33_sumout\))) # (\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add76~33_sumout\)) ) + ( (!\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add73~1_sumout\))) # (\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add76~1_sumout\)) ) + ( \cordic_pipelined_1|Add79~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100011101110100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~33_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add73~33_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	cin => \cordic_pipelined_1|Add79~38_cout\,
	cout => \cordic_pipelined_1|Add79~34_cout\);

-- Location: LABCELL_X16_Y16_N21
\cordic_pipelined_1|Add79~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add79~30_cout\ = CARRY(( (!\cordic_pipelined_1|Add70~1_sumout\ & ((\cordic_pipelined_1|Add73~29_sumout\))) # (\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add76~29_sumout\)) ) + ( (!\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add73~1_sumout\))) # (\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add76~1_sumout\)) ) + ( \cordic_pipelined_1|Add79~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100011101110100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~29_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add73~29_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	cin => \cordic_pipelined_1|Add79~34_cout\,
	cout => \cordic_pipelined_1|Add79~30_cout\);

-- Location: LABCELL_X16_Y16_N24
\cordic_pipelined_1|Add79~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add79~26_cout\ = CARRY(( (!\cordic_pipelined_1|Add70~1_sumout\ & ((\cordic_pipelined_1|Add73~25_sumout\))) # (\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add76~25_sumout\)) ) + ( (!\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add73~1_sumout\))) # (\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add76~1_sumout\)) ) + ( \cordic_pipelined_1|Add79~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100011011101100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~25_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add73~25_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	cin => \cordic_pipelined_1|Add79~30_cout\,
	cout => \cordic_pipelined_1|Add79~26_cout\);

-- Location: LABCELL_X16_Y16_N27
\cordic_pipelined_1|Add79~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add79~22_cout\ = CARRY(( (!\cordic_pipelined_1|Add70~1_sumout\ & ((\cordic_pipelined_1|Add73~21_sumout\))) # (\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add76~21_sumout\)) ) + ( (!\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add73~1_sumout\))) # (\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add76~1_sumout\)) ) + ( \cordic_pipelined_1|Add79~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100011011101100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~21_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add73~21_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	cin => \cordic_pipelined_1|Add79~26_cout\,
	cout => \cordic_pipelined_1|Add79~22_cout\);

-- Location: LABCELL_X16_Y16_N30
\cordic_pipelined_1|Add79~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add79~18_cout\ = CARRY(( (!\cordic_pipelined_1|Add70~1_sumout\ & ((\cordic_pipelined_1|Add73~17_sumout\))) # (\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add76~17_sumout\)) ) + ( (!\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add73~1_sumout\))) # (\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add76~1_sumout\)) ) + ( \cordic_pipelined_1|Add79~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100011011101100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~17_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add73~17_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	cin => \cordic_pipelined_1|Add79~22_cout\,
	cout => \cordic_pipelined_1|Add79~18_cout\);

-- Location: LABCELL_X16_Y16_N33
\cordic_pipelined_1|Add79~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add79~14_cout\ = CARRY(( (!\cordic_pipelined_1|Add70~1_sumout\ & ((\cordic_pipelined_1|Add73~13_sumout\))) # (\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add76~13_sumout\)) ) + ( (!\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add73~1_sumout\))) # (\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add76~1_sumout\)) ) + ( \cordic_pipelined_1|Add79~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100011011101100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~13_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add73~13_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	cin => \cordic_pipelined_1|Add79~18_cout\,
	cout => \cordic_pipelined_1|Add79~14_cout\);

-- Location: LABCELL_X16_Y16_N36
\cordic_pipelined_1|Add79~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add79~10_cout\ = CARRY(( (!\cordic_pipelined_1|Add70~1_sumout\ & ((\cordic_pipelined_1|Add73~9_sumout\))) # (\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add76~9_sumout\)) ) + ( (!\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add73~1_sumout\))) # (\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add76~1_sumout\)) ) + ( \cordic_pipelined_1|Add79~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100011011101100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~9_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add73~9_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	cin => \cordic_pipelined_1|Add79~14_cout\,
	cout => \cordic_pipelined_1|Add79~10_cout\);

-- Location: LABCELL_X16_Y16_N39
\cordic_pipelined_1|Add79~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add79~6_cout\ = CARRY(( (!\cordic_pipelined_1|Add70~1_sumout\ & ((\cordic_pipelined_1|Add73~5_sumout\))) # (\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add76~5_sumout\)) ) + ( (!\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add73~1_sumout\))) # (\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add76~1_sumout\)) ) + ( \cordic_pipelined_1|Add79~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100011011101100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~5_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add73~5_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	cin => \cordic_pipelined_1|Add79~10_cout\,
	cout => \cordic_pipelined_1|Add79~6_cout\);

-- Location: LABCELL_X16_Y16_N42
\cordic_pipelined_1|Add79~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add79~1_sumout\ = SUM(( (!\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & ((\cordic_pipelined_1|Add76~1_sumout\))) ) + ( (!\cordic_pipelined_1|Add70~1_sumout\ & 
-- (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & ((!\cordic_pipelined_1|Add76~1_sumout\))) ) + ( \cordic_pipelined_1|Add79~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100110101001100000000000000000101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	cin => \cordic_pipelined_1|Add79~6_cout\,
	sumout => \cordic_pipelined_1|Add79~1_sumout\);

-- Location: LABCELL_X22_Y15_N36
\cordic_Control_1|Add0~5_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_Control_1|Add0~5_wirecell_combout\ = ( !\cordic_Control_1|Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cordic_Control_1|ALT_INV_Add0~5_sumout\,
	combout => \cordic_Control_1|Add0~5_wirecell_combout\);

-- Location: FF_X22_Y15_N37
\cordic_Control_1|phi_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_Control_1|Add0~5_wirecell_combout\,
	asdata => \cordic_Control_1|Add0~5_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	sload => \cordic_Control_1|p_cmb_phicalc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_Control_1|phi_reg\(15));

-- Location: FF_X23_Y18_N53
\cordic_pipelined_1|cordic_rec_reg[0].z[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cordic_Control_1|phi_reg\(15),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[0].z\(15));

-- Location: MLABCELL_X28_Y20_N3
\cordic_pipelined_1|cordic_rec_reg[0].x[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|cordic_rec_reg[0].x[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \cordic_pipelined_1|cordic_rec_reg[0].x[0]~feeder_combout\);

-- Location: FF_X28_Y20_N4
\cordic_pipelined_1|cordic_rec_reg[0].x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|cordic_rec_reg[0].x[0]~feeder_combout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[0].x\(0));

-- Location: LABCELL_X23_Y18_N51
\cordic_pipelined_1|Add2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add2~0_combout\ = ( !\cordic_pipelined_1|cordic_rec_reg[0].z\(15) & ( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) ) # ( \cordic_pipelined_1|cordic_rec_reg[0].z\(15) & ( !\cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(15),
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	combout => \cordic_pipelined_1|Add2~0_combout\);

-- Location: MLABCELL_X25_Y18_N54
\cordic_pipelined_1|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add2~1_combout\ = ( \cordic_pipelined_1|cordic_rec_reg[0].z\(15) & ( !\cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(15),
	combout => \cordic_pipelined_1|Add2~1_combout\);

-- Location: MLABCELL_X25_Y18_N57
\cordic_pipelined_1|Add2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add2~2_combout\ = ( \cordic_pipelined_1|cordic_rec_reg[0].z\(15) & ( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) ) # ( !\cordic_pipelined_1|cordic_rec_reg[0].z\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(15),
	combout => \cordic_pipelined_1|Add2~2_combout\);

-- Location: LABCELL_X23_Y20_N0
\cordic_pipelined_1|Add8~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add8~70_cout\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	cin => GND,
	cout => \cordic_pipelined_1|Add8~70_cout\);

-- Location: LABCELL_X23_Y20_N3
\cordic_pipelined_1|Add8~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add8~65_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|cordic_rec_reg[0].x\(0)) # (\cordic_pipelined_1|cordic_rec_reg[0].z\(15)))) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( 
-- \cordic_pipelined_1|Add8~70_cout\ ))
-- \cordic_pipelined_1|Add8~66\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|cordic_rec_reg[0].x\(0)) # (\cordic_pipelined_1|cordic_rec_reg[0].z\(15)))) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( 
-- \cordic_pipelined_1|Add8~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(15),
	cin => \cordic_pipelined_1|Add8~70_cout\,
	sumout => \cordic_pipelined_1|Add8~65_sumout\,
	cout => \cordic_pipelined_1|Add8~66\);

-- Location: LABCELL_X23_Y20_N6
\cordic_pipelined_1|Add8~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add8~61_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|cordic_rec_reg[0].x\(0)) # (\cordic_pipelined_1|cordic_rec_reg[0].z\(15)))) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( 
-- \cordic_pipelined_1|Add8~66\ ))
-- \cordic_pipelined_1|Add8~62\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|cordic_rec_reg[0].x\(0)) # (\cordic_pipelined_1|cordic_rec_reg[0].z\(15)))) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( 
-- \cordic_pipelined_1|Add8~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000110011001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(15),
	cin => \cordic_pipelined_1|Add8~66\,
	sumout => \cordic_pipelined_1|Add8~61_sumout\,
	cout => \cordic_pipelined_1|Add8~62\);

-- Location: LABCELL_X23_Y20_N9
\cordic_pipelined_1|Add8~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add8~57_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|Add2~0_combout\) # ((!\cordic_pipelined_1|cordic_rec_reg[0].x\(0) & \cordic_pipelined_1|cordic_rec_reg[0].z\(15))))) ) + ( 
-- \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( \cordic_pipelined_1|Add8~62\ ))
-- \cordic_pipelined_1|Add8~58\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|Add2~0_combout\) # ((!\cordic_pipelined_1|cordic_rec_reg[0].x\(0) & \cordic_pipelined_1|cordic_rec_reg[0].z\(15))))) ) + ( 
-- \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( \cordic_pipelined_1|Add8~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000101101001010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	datac => \cordic_pipelined_1|ALT_INV_Add2~0_combout\,
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(15),
	cin => \cordic_pipelined_1|Add8~62\,
	sumout => \cordic_pipelined_1|Add8~57_sumout\,
	cout => \cordic_pipelined_1|Add8~58\);

-- Location: LABCELL_X23_Y20_N12
\cordic_pipelined_1|Add8~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add8~53_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|Add2~0_combout\) # (!\cordic_pipelined_1|Add2~2_combout\))) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( 
-- \cordic_pipelined_1|Add8~58\ ))
-- \cordic_pipelined_1|Add8~54\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|Add2~0_combout\) # (!\cordic_pipelined_1|Add2~2_combout\))) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( \cordic_pipelined_1|Add8~58\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011001010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	datab => \cordic_pipelined_1|ALT_INV_Add2~0_combout\,
	datac => \cordic_pipelined_1|ALT_INV_Add2~2_combout\,
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	cin => \cordic_pipelined_1|Add8~58\,
	sumout => \cordic_pipelined_1|Add8~53_sumout\,
	cout => \cordic_pipelined_1|Add8~54\);

-- Location: LABCELL_X23_Y20_N15
\cordic_pipelined_1|Add8~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add8~49_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|Add2~0_combout\) # (!\cordic_pipelined_1|Add2~2_combout\))) ) + ( 
-- \cordic_pipelined_1|Add8~54\ ))
-- \cordic_pipelined_1|Add8~50\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|Add2~0_combout\) # (!\cordic_pipelined_1|Add2~2_combout\))) ) + ( \cordic_pipelined_1|Add8~54\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101001100100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	datab => \cordic_pipelined_1|ALT_INV_Add2~0_combout\,
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	dataf => \cordic_pipelined_1|ALT_INV_Add2~2_combout\,
	cin => \cordic_pipelined_1|Add8~54\,
	sumout => \cordic_pipelined_1|Add8~49_sumout\,
	cout => \cordic_pipelined_1|Add8~50\);

-- Location: LABCELL_X23_Y20_N18
\cordic_pipelined_1|Add8~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add8~45_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|Add2~0_combout\) # (!\cordic_pipelined_1|Add2~2_combout\))) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( 
-- \cordic_pipelined_1|Add8~50\ ))
-- \cordic_pipelined_1|Add8~46\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|Add2~0_combout\) # (!\cordic_pipelined_1|Add2~2_combout\))) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( \cordic_pipelined_1|Add8~50\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011001010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	datab => \cordic_pipelined_1|ALT_INV_Add2~0_combout\,
	datac => \cordic_pipelined_1|ALT_INV_Add2~2_combout\,
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	cin => \cordic_pipelined_1|Add8~50\,
	sumout => \cordic_pipelined_1|Add8~45_sumout\,
	cout => \cordic_pipelined_1|Add8~46\);

-- Location: LABCELL_X23_Y20_N21
\cordic_pipelined_1|Add8~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add8~41_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|Add2~0_combout\) # (\cordic_pipelined_1|Add2~1_combout\))) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( 
-- \cordic_pipelined_1|Add8~46\ ))
-- \cordic_pipelined_1|Add8~42\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|Add2~0_combout\) # (\cordic_pipelined_1|Add2~1_combout\))) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( \cordic_pipelined_1|Add8~46\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000110011001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	datab => \cordic_pipelined_1|ALT_INV_Add2~0_combout\,
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	datad => \cordic_pipelined_1|ALT_INV_Add2~1_combout\,
	cin => \cordic_pipelined_1|Add8~46\,
	sumout => \cordic_pipelined_1|Add8~41_sumout\,
	cout => \cordic_pipelined_1|Add8~42\);

-- Location: LABCELL_X23_Y20_N24
\cordic_pipelined_1|Add8~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add8~37_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|Add2~0_combout\) # (\cordic_pipelined_1|Add2~1_combout\))) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( 
-- \cordic_pipelined_1|Add8~42\ ))
-- \cordic_pipelined_1|Add8~38\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|Add2~0_combout\) # (\cordic_pipelined_1|Add2~1_combout\))) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( \cordic_pipelined_1|Add8~42\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000110010101100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	datab => \cordic_pipelined_1|ALT_INV_Add2~0_combout\,
	datac => \cordic_pipelined_1|ALT_INV_Add2~1_combout\,
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	cin => \cordic_pipelined_1|Add8~42\,
	sumout => \cordic_pipelined_1|Add8~37_sumout\,
	cout => \cordic_pipelined_1|Add8~38\);

-- Location: LABCELL_X23_Y20_N27
\cordic_pipelined_1|Add8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add8~33_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|Add2~0_combout\) # (\cordic_pipelined_1|Add2~1_combout\))) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( 
-- \cordic_pipelined_1|Add8~38\ ))
-- \cordic_pipelined_1|Add8~34\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|Add2~0_combout\) # (\cordic_pipelined_1|Add2~1_combout\))) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( \cordic_pipelined_1|Add8~38\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000110011001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	datab => \cordic_pipelined_1|ALT_INV_Add2~0_combout\,
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	datad => \cordic_pipelined_1|ALT_INV_Add2~1_combout\,
	cin => \cordic_pipelined_1|Add8~38\,
	sumout => \cordic_pipelined_1|Add8~33_sumout\,
	cout => \cordic_pipelined_1|Add8~34\);

-- Location: LABCELL_X23_Y20_N30
\cordic_pipelined_1|Add8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add8~29_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|Add2~0_combout\) # (\cordic_pipelined_1|Add2~1_combout\))) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( 
-- \cordic_pipelined_1|Add8~34\ ))
-- \cordic_pipelined_1|Add8~30\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|Add2~0_combout\) # (\cordic_pipelined_1|Add2~1_combout\))) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( \cordic_pipelined_1|Add8~34\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000110010101100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	datab => \cordic_pipelined_1|ALT_INV_Add2~0_combout\,
	datac => \cordic_pipelined_1|ALT_INV_Add2~1_combout\,
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	cin => \cordic_pipelined_1|Add8~34\,
	sumout => \cordic_pipelined_1|Add8~29_sumout\,
	cout => \cordic_pipelined_1|Add8~30\);

-- Location: LABCELL_X23_Y20_N33
\cordic_pipelined_1|Add8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add8~25_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|Add2~0_combout\) # (\cordic_pipelined_1|Add2~1_combout\))) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( 
-- \cordic_pipelined_1|Add8~30\ ))
-- \cordic_pipelined_1|Add8~26\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|Add2~0_combout\) # (\cordic_pipelined_1|Add2~1_combout\))) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( \cordic_pipelined_1|Add8~30\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000110011001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	datab => \cordic_pipelined_1|ALT_INV_Add2~0_combout\,
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	datad => \cordic_pipelined_1|ALT_INV_Add2~1_combout\,
	cin => \cordic_pipelined_1|Add8~30\,
	sumout => \cordic_pipelined_1|Add8~25_sumout\,
	cout => \cordic_pipelined_1|Add8~26\);

-- Location: LABCELL_X23_Y20_N36
\cordic_pipelined_1|Add8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add8~17_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|Add2~0_combout\) # (\cordic_pipelined_1|Add2~1_combout\))) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( 
-- \cordic_pipelined_1|Add8~26\ ))
-- \cordic_pipelined_1|Add8~18\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|Add2~0_combout\) # (\cordic_pipelined_1|Add2~1_combout\))) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( \cordic_pipelined_1|Add8~26\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000110010101100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	datab => \cordic_pipelined_1|ALT_INV_Add2~0_combout\,
	datac => \cordic_pipelined_1|ALT_INV_Add2~1_combout\,
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	cin => \cordic_pipelined_1|Add8~26\,
	sumout => \cordic_pipelined_1|Add8~17_sumout\,
	cout => \cordic_pipelined_1|Add8~18\);

-- Location: LABCELL_X23_Y20_N39
\cordic_pipelined_1|Add8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add8~13_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|Add2~0_combout\) # (\cordic_pipelined_1|Add2~1_combout\))) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( 
-- \cordic_pipelined_1|Add8~18\ ))
-- \cordic_pipelined_1|Add8~14\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|Add2~0_combout\) # (\cordic_pipelined_1|Add2~1_combout\))) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( \cordic_pipelined_1|Add8~18\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000110011001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	datab => \cordic_pipelined_1|ALT_INV_Add2~0_combout\,
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	datad => \cordic_pipelined_1|ALT_INV_Add2~1_combout\,
	cin => \cordic_pipelined_1|Add8~18\,
	sumout => \cordic_pipelined_1|Add8~13_sumout\,
	cout => \cordic_pipelined_1|Add8~14\);

-- Location: LABCELL_X23_Y20_N42
\cordic_pipelined_1|Add8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add8~9_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|Add2~0_combout\) # (\cordic_pipelined_1|Add2~1_combout\))) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( 
-- \cordic_pipelined_1|Add8~14\ ))
-- \cordic_pipelined_1|Add8~10\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|Add2~0_combout\) # (\cordic_pipelined_1|Add2~1_combout\))) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( \cordic_pipelined_1|Add8~14\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	datac => \cordic_pipelined_1|ALT_INV_Add2~0_combout\,
	datad => \cordic_pipelined_1|ALT_INV_Add2~1_combout\,
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	cin => \cordic_pipelined_1|Add8~14\,
	sumout => \cordic_pipelined_1|Add8~9_sumout\,
	cout => \cordic_pipelined_1|Add8~10\);

-- Location: LABCELL_X23_Y20_N45
\cordic_pipelined_1|Add8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add8~5_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|Add2~1_combout\ & (!\cordic_pipelined_1|cordic_rec_reg[0].z\(15))) # (\cordic_pipelined_1|Add2~1_combout\ & 
-- ((!\cordic_pipelined_1|cordic_rec_reg[0].x\(0)))))) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( \cordic_pipelined_1|Add8~10\ ))
-- \cordic_pipelined_1|Add8~6\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|Add2~1_combout\ & (!\cordic_pipelined_1|cordic_rec_reg[0].z\(15))) # (\cordic_pipelined_1|Add2~1_combout\ & 
-- ((!\cordic_pipelined_1|cordic_rec_reg[0].x\(0)))))) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( \cordic_pipelined_1|Add8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000110011001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	datad => \cordic_pipelined_1|ALT_INV_Add2~1_combout\,
	cin => \cordic_pipelined_1|Add8~10\,
	sumout => \cordic_pipelined_1|Add8~5_sumout\,
	cout => \cordic_pipelined_1|Add8~6\);

-- Location: LABCELL_X23_Y20_N48
\cordic_pipelined_1|Add8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add8~21_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|cordic_rec_reg[0].z\(15)) # ((\cordic_pipelined_1|Add2~0_combout\ & \cordic_pipelined_1|Add2~1_combout\)))) ) + ( GND ) + ( 
-- \cordic_pipelined_1|Add8~6\ ))
-- \cordic_pipelined_1|Add8~22\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|cordic_rec_reg[0].z\(15)) # ((\cordic_pipelined_1|Add2~0_combout\ & \cordic_pipelined_1|Add2~1_combout\)))) ) + ( GND ) + ( 
-- \cordic_pipelined_1|Add8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000110011001100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_Add2~0_combout\,
	datad => \cordic_pipelined_1|ALT_INV_Add2~1_combout\,
	cin => \cordic_pipelined_1|Add8~6\,
	sumout => \cordic_pipelined_1|Add8~21_sumout\,
	cout => \cordic_pipelined_1|Add8~22\);

-- Location: LABCELL_X23_Y20_N51
\cordic_pipelined_1|Add8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add8~1_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (((!\cordic_pipelined_1|cordic_rec_reg[0].z\(15)) # ((\cordic_pipelined_1|Add2~0_combout\ & \cordic_pipelined_1|Add2~1_combout\)))) ) + ( GND ) + ( 
-- \cordic_pipelined_1|Add8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000110011001100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_Add2~0_combout\,
	datad => \cordic_pipelined_1|ALT_INV_Add2~1_combout\,
	cin => \cordic_pipelined_1|Add8~22\,
	sumout => \cordic_pipelined_1|Add8~1_sumout\);

-- Location: MLABCELL_X25_Y18_N0
\cordic_pipelined_1|Add6~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add6~70_cout\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	cin => GND,
	cout => \cordic_pipelined_1|Add6~70_cout\);

-- Location: MLABCELL_X25_Y18_N3
\cordic_pipelined_1|Add6~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add6~49_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].x\(0) $ (\cordic_pipelined_1|cordic_rec_reg[0].z\(14)) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( \cordic_pipelined_1|Add6~70_cout\ ))
-- \cordic_pipelined_1|Add6~50\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].x\(0) $ (\cordic_pipelined_1|cordic_rec_reg[0].z\(14)) ) + ( \cordic_pipelined_1|cordic_rec_reg[0].x\(0) ) + ( \cordic_pipelined_1|Add6~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	cin => \cordic_pipelined_1|Add6~70_cout\,
	sumout => \cordic_pipelined_1|Add6~49_sumout\,
	cout => \cordic_pipelined_1|Add6~50\);

-- Location: MLABCELL_X25_Y18_N6
\cordic_pipelined_1|Add6~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add6~53_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].x\(0) $ (\cordic_pipelined_1|cordic_rec_reg[0].z\(14)) ) + ( (\cordic_pipelined_1|cordic_rec_reg[0].x\(0) & !\cordic_pipelined_1|cordic_rec_reg[0].z\(15)) ) + ( 
-- \cordic_pipelined_1|Add6~50\ ))
-- \cordic_pipelined_1|Add6~54\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].x\(0) $ (\cordic_pipelined_1|cordic_rec_reg[0].z\(14)) ) + ( (\cordic_pipelined_1|cordic_rec_reg[0].x\(0) & !\cordic_pipelined_1|cordic_rec_reg[0].z\(15)) ) + ( 
-- \cordic_pipelined_1|Add6~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011111100111100000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(15),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	cin => \cordic_pipelined_1|Add6~50\,
	sumout => \cordic_pipelined_1|Add6~53_sumout\,
	cout => \cordic_pipelined_1|Add6~54\);

-- Location: MLABCELL_X25_Y18_N9
\cordic_pipelined_1|Add6~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add6~57_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].x\(0) $ (\cordic_pipelined_1|cordic_rec_reg[0].z\(14)) ) + ( (\cordic_pipelined_1|cordic_rec_reg[0].x\(0) & !\cordic_pipelined_1|cordic_rec_reg[0].z\(15)) ) + ( 
-- \cordic_pipelined_1|Add6~54\ ))
-- \cordic_pipelined_1|Add6~58\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].x\(0) $ (\cordic_pipelined_1|cordic_rec_reg[0].z\(14)) ) + ( (\cordic_pipelined_1|cordic_rec_reg[0].x\(0) & !\cordic_pipelined_1|cordic_rec_reg[0].z\(15)) ) + ( 
-- \cordic_pipelined_1|Add6~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001111111100000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(15),
	cin => \cordic_pipelined_1|Add6~54\,
	sumout => \cordic_pipelined_1|Add6~57_sumout\,
	cout => \cordic_pipelined_1|Add6~58\);

-- Location: MLABCELL_X25_Y18_N12
\cordic_pipelined_1|Add6~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add6~61_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].x\(0) $ (\cordic_pipelined_1|cordic_rec_reg[0].z\(14)) ) + ( (\cordic_pipelined_1|cordic_rec_reg[0].x\(0) & !\cordic_pipelined_1|cordic_rec_reg[0].z\(15)) ) + ( 
-- \cordic_pipelined_1|Add6~58\ ))
-- \cordic_pipelined_1|Add6~62\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].x\(0) $ (\cordic_pipelined_1|cordic_rec_reg[0].z\(14)) ) + ( (\cordic_pipelined_1|cordic_rec_reg[0].x\(0) & !\cordic_pipelined_1|cordic_rec_reg[0].z\(15)) ) + ( 
-- \cordic_pipelined_1|Add6~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011111100111100000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(15),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	cin => \cordic_pipelined_1|Add6~58\,
	sumout => \cordic_pipelined_1|Add6~61_sumout\,
	cout => \cordic_pipelined_1|Add6~62\);

-- Location: MLABCELL_X25_Y18_N15
\cordic_pipelined_1|Add6~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add6~65_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].x\(0) $ (\cordic_pipelined_1|cordic_rec_reg[0].z\(14)) ) + ( (\cordic_pipelined_1|Add2~0_combout\ & ((!\cordic_pipelined_1|cordic_rec_reg[0].z\(15)) # 
-- (\cordic_pipelined_1|cordic_rec_reg[0].x\(0)))) ) + ( \cordic_pipelined_1|Add6~62\ ))
-- \cordic_pipelined_1|Add6~66\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].x\(0) $ (\cordic_pipelined_1|cordic_rec_reg[0].z\(14)) ) + ( (\cordic_pipelined_1|Add2~0_combout\ & ((!\cordic_pipelined_1|cordic_rec_reg[0].z\(15)) # 
-- (\cordic_pipelined_1|cordic_rec_reg[0].x\(0)))) ) + ( \cordic_pipelined_1|Add6~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111110000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	datac => \cordic_pipelined_1|ALT_INV_Add2~0_combout\,
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(15),
	cin => \cordic_pipelined_1|Add6~62\,
	sumout => \cordic_pipelined_1|Add6~65_sumout\,
	cout => \cordic_pipelined_1|Add6~66\);

-- Location: MLABCELL_X25_Y18_N18
\cordic_pipelined_1|Add6~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add6~45_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].x\(0) $ (\cordic_pipelined_1|cordic_rec_reg[0].z\(14)) ) + ( (!\cordic_pipelined_1|Add2~0_combout\ & (!\cordic_pipelined_1|cordic_rec_reg[0].x\(0) $ 
-- ((!\cordic_pipelined_1|cordic_rec_reg[0].z\(15))))) # (\cordic_pipelined_1|Add2~0_combout\ & (\cordic_pipelined_1|Add2~2_combout\ & (!\cordic_pipelined_1|cordic_rec_reg[0].x\(0) $ (!\cordic_pipelined_1|cordic_rec_reg[0].z\(15))))) ) + ( 
-- \cordic_pipelined_1|Add6~66\ ))
-- \cordic_pipelined_1|Add6~46\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].x\(0) $ (\cordic_pipelined_1|cordic_rec_reg[0].z\(14)) ) + ( (!\cordic_pipelined_1|Add2~0_combout\ & (!\cordic_pipelined_1|cordic_rec_reg[0].x\(0) $ 
-- ((!\cordic_pipelined_1|cordic_rec_reg[0].z\(15))))) # (\cordic_pipelined_1|Add2~0_combout\ & (\cordic_pipelined_1|Add2~2_combout\ & (!\cordic_pipelined_1|cordic_rec_reg[0].x\(0) $ (!\cordic_pipelined_1|cordic_rec_reg[0].z\(15))))) ) + ( 
-- \cordic_pipelined_1|Add6~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101101111010010100000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	datab => \cordic_pipelined_1|ALT_INV_Add2~0_combout\,
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(15),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	dataf => \cordic_pipelined_1|ALT_INV_Add2~2_combout\,
	cin => \cordic_pipelined_1|Add6~66\,
	sumout => \cordic_pipelined_1|Add6~45_sumout\,
	cout => \cordic_pipelined_1|Add6~46\);

-- Location: MLABCELL_X25_Y18_N21
\cordic_pipelined_1|Add6~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add6~41_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].x\(0) $ (\cordic_pipelined_1|cordic_rec_reg[0].z\(14)) ) + ( (\cordic_pipelined_1|Add2~0_combout\ & \cordic_pipelined_1|Add2~2_combout\) ) + ( \cordic_pipelined_1|Add6~46\ 
-- ))
-- \cordic_pipelined_1|Add6~42\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].x\(0) $ (\cordic_pipelined_1|cordic_rec_reg[0].z\(14)) ) + ( (\cordic_pipelined_1|Add2~0_combout\ & \cordic_pipelined_1|Add2~2_combout\) ) + ( \cordic_pipelined_1|Add6~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	datab => \cordic_pipelined_1|ALT_INV_Add2~0_combout\,
	datac => \cordic_pipelined_1|ALT_INV_Add2~2_combout\,
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	cin => \cordic_pipelined_1|Add6~46\,
	sumout => \cordic_pipelined_1|Add6~41_sumout\,
	cout => \cordic_pipelined_1|Add6~42\);

-- Location: MLABCELL_X25_Y18_N24
\cordic_pipelined_1|Add6~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add6~37_sumout\ = SUM(( (\cordic_pipelined_1|Add2~0_combout\ & \cordic_pipelined_1|Add2~2_combout\) ) + ( !\cordic_pipelined_1|cordic_rec_reg[0].x\(0) $ (\cordic_pipelined_1|cordic_rec_reg[0].z\(14)) ) + ( \cordic_pipelined_1|Add6~42\ 
-- ))
-- \cordic_pipelined_1|Add6~38\ = CARRY(( (\cordic_pipelined_1|Add2~0_combout\ & \cordic_pipelined_1|Add2~2_combout\) ) + ( !\cordic_pipelined_1|cordic_rec_reg[0].x\(0) $ (\cordic_pipelined_1|cordic_rec_reg[0].z\(14)) ) + ( \cordic_pipelined_1|Add6~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	datab => \cordic_pipelined_1|ALT_INV_Add2~0_combout\,
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	datad => \cordic_pipelined_1|ALT_INV_Add2~2_combout\,
	cin => \cordic_pipelined_1|Add6~42\,
	sumout => \cordic_pipelined_1|Add6~37_sumout\,
	cout => \cordic_pipelined_1|Add6~38\);

-- Location: MLABCELL_X25_Y18_N27
\cordic_pipelined_1|Add6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add6~33_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].x\(0) $ (\cordic_pipelined_1|cordic_rec_reg[0].z\(14)) ) + ( (\cordic_pipelined_1|Add2~0_combout\ & !\cordic_pipelined_1|Add2~1_combout\) ) + ( \cordic_pipelined_1|Add6~38\ 
-- ))
-- \cordic_pipelined_1|Add6~34\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].x\(0) $ (\cordic_pipelined_1|cordic_rec_reg[0].z\(14)) ) + ( (\cordic_pipelined_1|Add2~0_combout\ & !\cordic_pipelined_1|Add2~1_combout\) ) + ( \cordic_pipelined_1|Add6~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011111100111100000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	datab => \cordic_pipelined_1|ALT_INV_Add2~0_combout\,
	datac => \cordic_pipelined_1|ALT_INV_Add2~1_combout\,
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	cin => \cordic_pipelined_1|Add6~38\,
	sumout => \cordic_pipelined_1|Add6~33_sumout\,
	cout => \cordic_pipelined_1|Add6~34\);

-- Location: MLABCELL_X25_Y18_N30
\cordic_pipelined_1|Add6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add6~29_sumout\ = SUM(( (\cordic_pipelined_1|Add2~0_combout\ & !\cordic_pipelined_1|Add2~1_combout\) ) + ( !\cordic_pipelined_1|cordic_rec_reg[0].x\(0) $ (\cordic_pipelined_1|cordic_rec_reg[0].z\(14)) ) + ( \cordic_pipelined_1|Add6~34\ 
-- ))
-- \cordic_pipelined_1|Add6~30\ = CARRY(( (\cordic_pipelined_1|Add2~0_combout\ & !\cordic_pipelined_1|Add2~1_combout\) ) + ( !\cordic_pipelined_1|cordic_rec_reg[0].x\(0) $ (\cordic_pipelined_1|cordic_rec_reg[0].z\(14)) ) + ( \cordic_pipelined_1|Add6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	datab => \cordic_pipelined_1|ALT_INV_Add2~0_combout\,
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	datad => \cordic_pipelined_1|ALT_INV_Add2~1_combout\,
	cin => \cordic_pipelined_1|Add6~34\,
	sumout => \cordic_pipelined_1|Add6~29_sumout\,
	cout => \cordic_pipelined_1|Add6~30\);

-- Location: MLABCELL_X25_Y18_N33
\cordic_pipelined_1|Add6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add6~25_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].x\(0) $ (\cordic_pipelined_1|cordic_rec_reg[0].z\(14)) ) + ( (\cordic_pipelined_1|Add2~0_combout\ & !\cordic_pipelined_1|Add2~1_combout\) ) + ( \cordic_pipelined_1|Add6~30\ 
-- ))
-- \cordic_pipelined_1|Add6~26\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].x\(0) $ (\cordic_pipelined_1|cordic_rec_reg[0].z\(14)) ) + ( (\cordic_pipelined_1|Add2~0_combout\ & !\cordic_pipelined_1|Add2~1_combout\) ) + ( \cordic_pipelined_1|Add6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011111100111100000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	datab => \cordic_pipelined_1|ALT_INV_Add2~0_combout\,
	datac => \cordic_pipelined_1|ALT_INV_Add2~1_combout\,
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	cin => \cordic_pipelined_1|Add6~30\,
	sumout => \cordic_pipelined_1|Add6~25_sumout\,
	cout => \cordic_pipelined_1|Add6~26\);

-- Location: MLABCELL_X25_Y18_N36
\cordic_pipelined_1|Add6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add6~21_sumout\ = SUM(( (\cordic_pipelined_1|Add2~0_combout\ & !\cordic_pipelined_1|Add2~1_combout\) ) + ( !\cordic_pipelined_1|cordic_rec_reg[0].x\(0) $ (\cordic_pipelined_1|cordic_rec_reg[0].z\(14)) ) + ( \cordic_pipelined_1|Add6~26\ 
-- ))
-- \cordic_pipelined_1|Add6~22\ = CARRY(( (\cordic_pipelined_1|Add2~0_combout\ & !\cordic_pipelined_1|Add2~1_combout\) ) + ( !\cordic_pipelined_1|cordic_rec_reg[0].x\(0) $ (\cordic_pipelined_1|cordic_rec_reg[0].z\(14)) ) + ( \cordic_pipelined_1|Add6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	datab => \cordic_pipelined_1|ALT_INV_Add2~0_combout\,
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	datad => \cordic_pipelined_1|ALT_INV_Add2~1_combout\,
	cin => \cordic_pipelined_1|Add6~26\,
	sumout => \cordic_pipelined_1|Add6~21_sumout\,
	cout => \cordic_pipelined_1|Add6~22\);

-- Location: MLABCELL_X25_Y18_N39
\cordic_pipelined_1|Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add6~17_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].x\(0) $ (\cordic_pipelined_1|cordic_rec_reg[0].z\(14)) ) + ( (\cordic_pipelined_1|Add2~0_combout\ & !\cordic_pipelined_1|Add2~1_combout\) ) + ( \cordic_pipelined_1|Add6~22\ 
-- ))
-- \cordic_pipelined_1|Add6~18\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].x\(0) $ (\cordic_pipelined_1|cordic_rec_reg[0].z\(14)) ) + ( (\cordic_pipelined_1|Add2~0_combout\ & !\cordic_pipelined_1|Add2~1_combout\) ) + ( \cordic_pipelined_1|Add6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011111100111100000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	datab => \cordic_pipelined_1|ALT_INV_Add2~0_combout\,
	datac => \cordic_pipelined_1|ALT_INV_Add2~1_combout\,
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	cin => \cordic_pipelined_1|Add6~22\,
	sumout => \cordic_pipelined_1|Add6~17_sumout\,
	cout => \cordic_pipelined_1|Add6~18\);

-- Location: MLABCELL_X25_Y18_N42
\cordic_pipelined_1|Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add6~13_sumout\ = SUM(( (\cordic_pipelined_1|Add2~0_combout\ & !\cordic_pipelined_1|Add2~1_combout\) ) + ( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (\cordic_pipelined_1|cordic_rec_reg[0].x\(0)) ) + ( \cordic_pipelined_1|Add6~18\ 
-- ))
-- \cordic_pipelined_1|Add6~14\ = CARRY(( (\cordic_pipelined_1|Add2~0_combout\ & !\cordic_pipelined_1|Add2~1_combout\) ) + ( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) $ (\cordic_pipelined_1|cordic_rec_reg[0].x\(0)) ) + ( \cordic_pipelined_1|Add6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	datab => \cordic_pipelined_1|ALT_INV_Add2~0_combout\,
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].x\(0),
	datad => \cordic_pipelined_1|ALT_INV_Add2~1_combout\,
	cin => \cordic_pipelined_1|Add6~18\,
	sumout => \cordic_pipelined_1|Add6~13_sumout\,
	cout => \cordic_pipelined_1|Add6~14\);

-- Location: MLABCELL_X25_Y18_N45
\cordic_pipelined_1|Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add6~9_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( (\cordic_pipelined_1|Add2~0_combout\ & !\cordic_pipelined_1|Add2~1_combout\) ) + ( \cordic_pipelined_1|Add6~14\ ))
-- \cordic_pipelined_1|Add6~10\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( (\cordic_pipelined_1|Add2~0_combout\ & !\cordic_pipelined_1|Add2~1_combout\) ) + ( \cordic_pipelined_1|Add6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011111100111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add2~0_combout\,
	datac => \cordic_pipelined_1|ALT_INV_Add2~1_combout\,
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	cin => \cordic_pipelined_1|Add6~14\,
	sumout => \cordic_pipelined_1|Add6~9_sumout\,
	cout => \cordic_pipelined_1|Add6~10\);

-- Location: MLABCELL_X25_Y18_N48
\cordic_pipelined_1|Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add6~5_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(15) $ (((!\cordic_pipelined_1|Add2~0_combout\) # (!\cordic_pipelined_1|Add2~1_combout\))) ) + ( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( 
-- \cordic_pipelined_1|Add6~10\ ))
-- \cordic_pipelined_1|Add6~6\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(15) $ (((!\cordic_pipelined_1|Add2~0_combout\) # (!\cordic_pipelined_1|Add2~1_combout\))) ) + ( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( 
-- \cordic_pipelined_1|Add6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000101010101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(15),
	datab => \cordic_pipelined_1|ALT_INV_Add2~0_combout\,
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	datad => \cordic_pipelined_1|ALT_INV_Add2~1_combout\,
	cin => \cordic_pipelined_1|Add6~10\,
	sumout => \cordic_pipelined_1|Add6~5_sumout\,
	cout => \cordic_pipelined_1|Add6~6\);

-- Location: MLABCELL_X25_Y18_N51
\cordic_pipelined_1|Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add6~1_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[0].z\(14) ) + ( (\cordic_pipelined_1|cordic_rec_reg[0].z\(15) & ((!\cordic_pipelined_1|Add2~0_combout\) # (!\cordic_pipelined_1|Add2~1_combout\))) ) + ( 
-- \cordic_pipelined_1|Add6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010111010101100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(15),
	datab => \cordic_pipelined_1|ALT_INV_Add2~0_combout\,
	datac => \cordic_pipelined_1|ALT_INV_Add2~1_combout\,
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[0].z\(14),
	cin => \cordic_pipelined_1|Add6~6\,
	sumout => \cordic_pipelined_1|Add6~1_sumout\);

-- Location: MLABCELL_X25_Y20_N0
\cordic_pipelined_1|Add12~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add12~70_cout\ = CARRY(( \cordic_pipelined_1|Add10~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	cin => GND,
	cout => \cordic_pipelined_1|Add12~70_cout\);

-- Location: MLABCELL_X25_Y20_N3
\cordic_pipelined_1|Add12~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add12~41_sumout\ = SUM(( \cordic_pipelined_1|Add6~49_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~57_sumout\) ) + ( \cordic_pipelined_1|Add12~70_cout\ ))
-- \cordic_pipelined_1|Add12~42\ = CARRY(( \cordic_pipelined_1|Add6~49_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~57_sumout\) ) + ( \cordic_pipelined_1|Add12~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add8~57_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add6~49_sumout\,
	cin => \cordic_pipelined_1|Add12~70_cout\,
	sumout => \cordic_pipelined_1|Add12~41_sumout\,
	cout => \cordic_pipelined_1|Add12~42\);

-- Location: MLABCELL_X25_Y20_N6
\cordic_pipelined_1|Add12~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add12~45_sumout\ = SUM(( \cordic_pipelined_1|Add6~53_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~53_sumout\) ) + ( \cordic_pipelined_1|Add12~42\ ))
-- \cordic_pipelined_1|Add12~46\ = CARRY(( \cordic_pipelined_1|Add6~53_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~53_sumout\) ) + ( \cordic_pipelined_1|Add12~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add8~53_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add6~53_sumout\,
	cin => \cordic_pipelined_1|Add12~42\,
	sumout => \cordic_pipelined_1|Add12~45_sumout\,
	cout => \cordic_pipelined_1|Add12~46\);

-- Location: MLABCELL_X25_Y20_N9
\cordic_pipelined_1|Add12~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add12~49_sumout\ = SUM(( \cordic_pipelined_1|Add6~57_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~49_sumout\) ) + ( \cordic_pipelined_1|Add12~46\ ))
-- \cordic_pipelined_1|Add12~50\ = CARRY(( \cordic_pipelined_1|Add6~57_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~49_sumout\) ) + ( \cordic_pipelined_1|Add12~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add8~49_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add6~57_sumout\,
	cin => \cordic_pipelined_1|Add12~46\,
	sumout => \cordic_pipelined_1|Add12~49_sumout\,
	cout => \cordic_pipelined_1|Add12~50\);

-- Location: MLABCELL_X25_Y20_N12
\cordic_pipelined_1|Add12~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add12~53_sumout\ = SUM(( \cordic_pipelined_1|Add6~61_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~45_sumout\) ) + ( \cordic_pipelined_1|Add12~50\ ))
-- \cordic_pipelined_1|Add12~54\ = CARRY(( \cordic_pipelined_1|Add6~61_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~45_sumout\) ) + ( \cordic_pipelined_1|Add12~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add8~45_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add6~61_sumout\,
	cin => \cordic_pipelined_1|Add12~50\,
	sumout => \cordic_pipelined_1|Add12~53_sumout\,
	cout => \cordic_pipelined_1|Add12~54\);

-- Location: MLABCELL_X25_Y20_N15
\cordic_pipelined_1|Add12~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add12~57_sumout\ = SUM(( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~41_sumout\) ) + ( \cordic_pipelined_1|Add6~65_sumout\ ) + ( \cordic_pipelined_1|Add12~54\ ))
-- \cordic_pipelined_1|Add12~58\ = CARRY(( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~41_sumout\) ) + ( \cordic_pipelined_1|Add6~65_sumout\ ) + ( \cordic_pipelined_1|Add12~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add6~65_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add8~41_sumout\,
	cin => \cordic_pipelined_1|Add12~54\,
	sumout => \cordic_pipelined_1|Add12~57_sumout\,
	cout => \cordic_pipelined_1|Add12~58\);

-- Location: MLABCELL_X25_Y20_N18
\cordic_pipelined_1|Add12~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add12~61_sumout\ = SUM(( \cordic_pipelined_1|Add6~45_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~37_sumout\) ) + ( \cordic_pipelined_1|Add12~58\ ))
-- \cordic_pipelined_1|Add12~62\ = CARRY(( \cordic_pipelined_1|Add6~45_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~37_sumout\) ) + ( \cordic_pipelined_1|Add12~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add8~37_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add6~45_sumout\,
	cin => \cordic_pipelined_1|Add12~58\,
	sumout => \cordic_pipelined_1|Add12~61_sumout\,
	cout => \cordic_pipelined_1|Add12~62\);

-- Location: MLABCELL_X25_Y20_N21
\cordic_pipelined_1|Add12~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add12~65_sumout\ = SUM(( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~33_sumout\) ) + ( \cordic_pipelined_1|Add6~41_sumout\ ) + ( \cordic_pipelined_1|Add12~62\ ))
-- \cordic_pipelined_1|Add12~66\ = CARRY(( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~33_sumout\) ) + ( \cordic_pipelined_1|Add6~41_sumout\ ) + ( \cordic_pipelined_1|Add12~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add6~41_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add8~33_sumout\,
	cin => \cordic_pipelined_1|Add12~62\,
	sumout => \cordic_pipelined_1|Add12~65_sumout\,
	cout => \cordic_pipelined_1|Add12~66\);

-- Location: MLABCELL_X25_Y20_N24
\cordic_pipelined_1|Add12~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add12~37_sumout\ = SUM(( \cordic_pipelined_1|Add6~37_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~29_sumout\) ) + ( \cordic_pipelined_1|Add12~66\ ))
-- \cordic_pipelined_1|Add12~38\ = CARRY(( \cordic_pipelined_1|Add6~37_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~29_sumout\) ) + ( \cordic_pipelined_1|Add12~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add6~37_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add8~29_sumout\,
	cin => \cordic_pipelined_1|Add12~66\,
	sumout => \cordic_pipelined_1|Add12~37_sumout\,
	cout => \cordic_pipelined_1|Add12~38\);

-- Location: MLABCELL_X25_Y20_N27
\cordic_pipelined_1|Add12~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add12~33_sumout\ = SUM(( \cordic_pipelined_1|Add6~33_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~25_sumout\) ) + ( \cordic_pipelined_1|Add12~38\ ))
-- \cordic_pipelined_1|Add12~34\ = CARRY(( \cordic_pipelined_1|Add6~33_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~25_sumout\) ) + ( \cordic_pipelined_1|Add12~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add8~25_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add6~33_sumout\,
	cin => \cordic_pipelined_1|Add12~38\,
	sumout => \cordic_pipelined_1|Add12~33_sumout\,
	cout => \cordic_pipelined_1|Add12~34\);

-- Location: MLABCELL_X25_Y20_N30
\cordic_pipelined_1|Add12~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add12~29_sumout\ = SUM(( \cordic_pipelined_1|Add6~29_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~17_sumout\) ) + ( \cordic_pipelined_1|Add12~34\ ))
-- \cordic_pipelined_1|Add12~30\ = CARRY(( \cordic_pipelined_1|Add6~29_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~17_sumout\) ) + ( \cordic_pipelined_1|Add12~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add8~17_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add6~29_sumout\,
	cin => \cordic_pipelined_1|Add12~34\,
	sumout => \cordic_pipelined_1|Add12~29_sumout\,
	cout => \cordic_pipelined_1|Add12~30\);

-- Location: MLABCELL_X25_Y20_N33
\cordic_pipelined_1|Add12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add12~25_sumout\ = SUM(( \cordic_pipelined_1|Add6~25_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~13_sumout\) ) + ( \cordic_pipelined_1|Add12~30\ ))
-- \cordic_pipelined_1|Add12~26\ = CARRY(( \cordic_pipelined_1|Add6~25_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~13_sumout\) ) + ( \cordic_pipelined_1|Add12~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add6~25_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add8~13_sumout\,
	cin => \cordic_pipelined_1|Add12~30\,
	sumout => \cordic_pipelined_1|Add12~25_sumout\,
	cout => \cordic_pipelined_1|Add12~26\);

-- Location: MLABCELL_X25_Y20_N36
\cordic_pipelined_1|Add12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add12~21_sumout\ = SUM(( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~9_sumout\) ) + ( \cordic_pipelined_1|Add6~21_sumout\ ) + ( \cordic_pipelined_1|Add12~26\ ))
-- \cordic_pipelined_1|Add12~22\ = CARRY(( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~9_sumout\) ) + ( \cordic_pipelined_1|Add6~21_sumout\ ) + ( \cordic_pipelined_1|Add12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add8~9_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add6~21_sumout\,
	cin => \cordic_pipelined_1|Add12~26\,
	sumout => \cordic_pipelined_1|Add12~21_sumout\,
	cout => \cordic_pipelined_1|Add12~22\);

-- Location: MLABCELL_X25_Y20_N39
\cordic_pipelined_1|Add12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add12~17_sumout\ = SUM(( \cordic_pipelined_1|Add6~17_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~5_sumout\) ) + ( \cordic_pipelined_1|Add12~22\ ))
-- \cordic_pipelined_1|Add12~18\ = CARRY(( \cordic_pipelined_1|Add6~17_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~5_sumout\) ) + ( \cordic_pipelined_1|Add12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add6~17_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add8~5_sumout\,
	cin => \cordic_pipelined_1|Add12~22\,
	sumout => \cordic_pipelined_1|Add12~17_sumout\,
	cout => \cordic_pipelined_1|Add12~18\);

-- Location: MLABCELL_X25_Y20_N42
\cordic_pipelined_1|Add12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add12~13_sumout\ = SUM(( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~21_sumout\) ) + ( \cordic_pipelined_1|Add6~13_sumout\ ) + ( \cordic_pipelined_1|Add12~18\ ))
-- \cordic_pipelined_1|Add12~14\ = CARRY(( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~21_sumout\) ) + ( \cordic_pipelined_1|Add6~13_sumout\ ) + ( \cordic_pipelined_1|Add12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add8~21_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add6~13_sumout\,
	cin => \cordic_pipelined_1|Add12~18\,
	sumout => \cordic_pipelined_1|Add12~13_sumout\,
	cout => \cordic_pipelined_1|Add12~14\);

-- Location: MLABCELL_X25_Y20_N45
\cordic_pipelined_1|Add12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add12~9_sumout\ = SUM(( \cordic_pipelined_1|Add6~9_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~1_sumout\) ) + ( \cordic_pipelined_1|Add12~14\ ))
-- \cordic_pipelined_1|Add12~10\ = CARRY(( \cordic_pipelined_1|Add6~9_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~1_sumout\) ) + ( \cordic_pipelined_1|Add12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add8~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add6~9_sumout\,
	cin => \cordic_pipelined_1|Add12~14\,
	sumout => \cordic_pipelined_1|Add12~9_sumout\,
	cout => \cordic_pipelined_1|Add12~10\);

-- Location: MLABCELL_X25_Y20_N48
\cordic_pipelined_1|Add12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add12~5_sumout\ = SUM(( \cordic_pipelined_1|Add6~5_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~1_sumout\) ) + ( \cordic_pipelined_1|Add12~10\ ))
-- \cordic_pipelined_1|Add12~6\ = CARRY(( \cordic_pipelined_1|Add6~5_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~1_sumout\) ) + ( \cordic_pipelined_1|Add12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add6~5_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add8~1_sumout\,
	cin => \cordic_pipelined_1|Add12~10\,
	sumout => \cordic_pipelined_1|Add12~5_sumout\,
	cout => \cordic_pipelined_1|Add12~6\);

-- Location: MLABCELL_X25_Y20_N51
\cordic_pipelined_1|Add12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add12~1_sumout\ = SUM(( \cordic_pipelined_1|Add6~1_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ $ (!\cordic_pipelined_1|Add8~1_sumout\) ) + ( \cordic_pipelined_1|Add12~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add8~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add6~1_sumout\,
	cin => \cordic_pipelined_1|Add12~6\,
	sumout => \cordic_pipelined_1|Add12~1_sumout\);

-- Location: LABCELL_X24_Y20_N0
\cordic_pipelined_1|Add14~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add14~70_cout\ = CARRY(( !\cordic_pipelined_1|Add10~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	cin => GND,
	cout => \cordic_pipelined_1|Add14~70_cout\);

-- Location: LABCELL_X24_Y20_N3
\cordic_pipelined_1|Add14~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add14~65_sumout\ = SUM(( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~57_sumout\) ) + ( \cordic_pipelined_1|Add8~65_sumout\ ) + ( \cordic_pipelined_1|Add14~70_cout\ ))
-- \cordic_pipelined_1|Add14~66\ = CARRY(( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~57_sumout\) ) + ( \cordic_pipelined_1|Add8~65_sumout\ ) + ( \cordic_pipelined_1|Add14~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add8~65_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add6~57_sumout\,
	cin => \cordic_pipelined_1|Add14~70_cout\,
	sumout => \cordic_pipelined_1|Add14~65_sumout\,
	cout => \cordic_pipelined_1|Add14~66\);

-- Location: LABCELL_X24_Y20_N6
\cordic_pipelined_1|Add14~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add14~61_sumout\ = SUM(( \cordic_pipelined_1|Add8~61_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~61_sumout\) ) + ( \cordic_pipelined_1|Add14~66\ ))
-- \cordic_pipelined_1|Add14~62\ = CARRY(( \cordic_pipelined_1|Add8~61_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~61_sumout\) ) + ( \cordic_pipelined_1|Add14~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add8~61_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add6~61_sumout\,
	cin => \cordic_pipelined_1|Add14~66\,
	sumout => \cordic_pipelined_1|Add14~61_sumout\,
	cout => \cordic_pipelined_1|Add14~62\);

-- Location: LABCELL_X24_Y20_N9
\cordic_pipelined_1|Add14~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add14~57_sumout\ = SUM(( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~65_sumout\) ) + ( \cordic_pipelined_1|Add8~57_sumout\ ) + ( \cordic_pipelined_1|Add14~62\ ))
-- \cordic_pipelined_1|Add14~58\ = CARRY(( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~65_sumout\) ) + ( \cordic_pipelined_1|Add8~57_sumout\ ) + ( \cordic_pipelined_1|Add14~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add6~65_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add8~57_sumout\,
	cin => \cordic_pipelined_1|Add14~62\,
	sumout => \cordic_pipelined_1|Add14~57_sumout\,
	cout => \cordic_pipelined_1|Add14~58\);

-- Location: LABCELL_X24_Y20_N12
\cordic_pipelined_1|Add14~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add14~53_sumout\ = SUM(( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~45_sumout\) ) + ( \cordic_pipelined_1|Add8~53_sumout\ ) + ( \cordic_pipelined_1|Add14~58\ ))
-- \cordic_pipelined_1|Add14~54\ = CARRY(( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~45_sumout\) ) + ( \cordic_pipelined_1|Add8~53_sumout\ ) + ( \cordic_pipelined_1|Add14~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add8~53_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add6~45_sumout\,
	cin => \cordic_pipelined_1|Add14~58\,
	sumout => \cordic_pipelined_1|Add14~53_sumout\,
	cout => \cordic_pipelined_1|Add14~54\);

-- Location: LABCELL_X24_Y20_N15
\cordic_pipelined_1|Add14~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add14~49_sumout\ = SUM(( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~41_sumout\) ) + ( \cordic_pipelined_1|Add8~49_sumout\ ) + ( \cordic_pipelined_1|Add14~54\ ))
-- \cordic_pipelined_1|Add14~50\ = CARRY(( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~41_sumout\) ) + ( \cordic_pipelined_1|Add8~49_sumout\ ) + ( \cordic_pipelined_1|Add14~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add6~41_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add8~49_sumout\,
	cin => \cordic_pipelined_1|Add14~54\,
	sumout => \cordic_pipelined_1|Add14~49_sumout\,
	cout => \cordic_pipelined_1|Add14~50\);

-- Location: LABCELL_X24_Y20_N18
\cordic_pipelined_1|Add14~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add14~45_sumout\ = SUM(( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~37_sumout\) ) + ( \cordic_pipelined_1|Add8~45_sumout\ ) + ( \cordic_pipelined_1|Add14~50\ ))
-- \cordic_pipelined_1|Add14~46\ = CARRY(( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~37_sumout\) ) + ( \cordic_pipelined_1|Add8~45_sumout\ ) + ( \cordic_pipelined_1|Add14~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add6~37_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add8~45_sumout\,
	cin => \cordic_pipelined_1|Add14~50\,
	sumout => \cordic_pipelined_1|Add14~45_sumout\,
	cout => \cordic_pipelined_1|Add14~46\);

-- Location: LABCELL_X24_Y20_N21
\cordic_pipelined_1|Add14~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add14~41_sumout\ = SUM(( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~33_sumout\) ) + ( \cordic_pipelined_1|Add8~41_sumout\ ) + ( \cordic_pipelined_1|Add14~46\ ))
-- \cordic_pipelined_1|Add14~42\ = CARRY(( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~33_sumout\) ) + ( \cordic_pipelined_1|Add8~41_sumout\ ) + ( \cordic_pipelined_1|Add14~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add8~41_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add6~33_sumout\,
	cin => \cordic_pipelined_1|Add14~46\,
	sumout => \cordic_pipelined_1|Add14~41_sumout\,
	cout => \cordic_pipelined_1|Add14~42\);

-- Location: LABCELL_X24_Y20_N24
\cordic_pipelined_1|Add14~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add14~37_sumout\ = SUM(( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~29_sumout\) ) + ( \cordic_pipelined_1|Add8~37_sumout\ ) + ( \cordic_pipelined_1|Add14~42\ ))
-- \cordic_pipelined_1|Add14~38\ = CARRY(( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~29_sumout\) ) + ( \cordic_pipelined_1|Add8~37_sumout\ ) + ( \cordic_pipelined_1|Add14~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add6~29_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add8~37_sumout\,
	cin => \cordic_pipelined_1|Add14~42\,
	sumout => \cordic_pipelined_1|Add14~37_sumout\,
	cout => \cordic_pipelined_1|Add14~38\);

-- Location: LABCELL_X24_Y20_N27
\cordic_pipelined_1|Add14~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add14~33_sumout\ = SUM(( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~25_sumout\) ) + ( \cordic_pipelined_1|Add8~33_sumout\ ) + ( \cordic_pipelined_1|Add14~38\ ))
-- \cordic_pipelined_1|Add14~34\ = CARRY(( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~25_sumout\) ) + ( \cordic_pipelined_1|Add8~33_sumout\ ) + ( \cordic_pipelined_1|Add14~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add8~33_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add6~25_sumout\,
	cin => \cordic_pipelined_1|Add14~38\,
	sumout => \cordic_pipelined_1|Add14~33_sumout\,
	cout => \cordic_pipelined_1|Add14~34\);

-- Location: LABCELL_X24_Y20_N30
\cordic_pipelined_1|Add14~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add14~25_sumout\ = SUM(( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~21_sumout\) ) + ( \cordic_pipelined_1|Add8~29_sumout\ ) + ( \cordic_pipelined_1|Add14~34\ ))
-- \cordic_pipelined_1|Add14~26\ = CARRY(( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~21_sumout\) ) + ( \cordic_pipelined_1|Add8~29_sumout\ ) + ( \cordic_pipelined_1|Add14~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add8~29_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add6~21_sumout\,
	cin => \cordic_pipelined_1|Add14~34\,
	sumout => \cordic_pipelined_1|Add14~25_sumout\,
	cout => \cordic_pipelined_1|Add14~26\);

-- Location: LABCELL_X24_Y20_N33
\cordic_pipelined_1|Add14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add14~21_sumout\ = SUM(( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~17_sumout\) ) + ( \cordic_pipelined_1|Add8~25_sumout\ ) + ( \cordic_pipelined_1|Add14~26\ ))
-- \cordic_pipelined_1|Add14~22\ = CARRY(( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~17_sumout\) ) + ( \cordic_pipelined_1|Add8~25_sumout\ ) + ( \cordic_pipelined_1|Add14~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add8~25_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add6~17_sumout\,
	cin => \cordic_pipelined_1|Add14~26\,
	sumout => \cordic_pipelined_1|Add14~21_sumout\,
	cout => \cordic_pipelined_1|Add14~22\);

-- Location: LABCELL_X24_Y20_N36
\cordic_pipelined_1|Add14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add14~17_sumout\ = SUM(( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~13_sumout\) ) + ( \cordic_pipelined_1|Add8~17_sumout\ ) + ( \cordic_pipelined_1|Add14~22\ ))
-- \cordic_pipelined_1|Add14~18\ = CARRY(( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~13_sumout\) ) + ( \cordic_pipelined_1|Add8~17_sumout\ ) + ( \cordic_pipelined_1|Add14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add8~17_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add6~13_sumout\,
	cin => \cordic_pipelined_1|Add14~22\,
	sumout => \cordic_pipelined_1|Add14~17_sumout\,
	cout => \cordic_pipelined_1|Add14~18\);

-- Location: LABCELL_X24_Y20_N39
\cordic_pipelined_1|Add14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add14~13_sumout\ = SUM(( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~9_sumout\) ) + ( \cordic_pipelined_1|Add8~13_sumout\ ) + ( \cordic_pipelined_1|Add14~18\ ))
-- \cordic_pipelined_1|Add14~14\ = CARRY(( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~9_sumout\) ) + ( \cordic_pipelined_1|Add8~13_sumout\ ) + ( \cordic_pipelined_1|Add14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add6~9_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add8~13_sumout\,
	cin => \cordic_pipelined_1|Add14~18\,
	sumout => \cordic_pipelined_1|Add14~13_sumout\,
	cout => \cordic_pipelined_1|Add14~14\);

-- Location: LABCELL_X24_Y20_N42
\cordic_pipelined_1|Add14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add14~9_sumout\ = SUM(( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~5_sumout\) ) + ( \cordic_pipelined_1|Add8~9_sumout\ ) + ( \cordic_pipelined_1|Add14~14\ ))
-- \cordic_pipelined_1|Add14~10\ = CARRY(( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~5_sumout\) ) + ( \cordic_pipelined_1|Add8~9_sumout\ ) + ( \cordic_pipelined_1|Add14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add8~9_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add6~5_sumout\,
	cin => \cordic_pipelined_1|Add14~14\,
	sumout => \cordic_pipelined_1|Add14~9_sumout\,
	cout => \cordic_pipelined_1|Add14~10\);

-- Location: LABCELL_X24_Y20_N45
\cordic_pipelined_1|Add14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add14~5_sumout\ = SUM(( \cordic_pipelined_1|Add8~5_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~1_sumout\) ) + ( \cordic_pipelined_1|Add14~10\ ))
-- \cordic_pipelined_1|Add14~6\ = CARRY(( \cordic_pipelined_1|Add8~5_sumout\ ) + ( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~1_sumout\) ) + ( \cordic_pipelined_1|Add14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add6~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add8~5_sumout\,
	cin => \cordic_pipelined_1|Add14~10\,
	sumout => \cordic_pipelined_1|Add14~5_sumout\,
	cout => \cordic_pipelined_1|Add14~6\);

-- Location: LABCELL_X24_Y20_N48
\cordic_pipelined_1|Add14~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add14~29_sumout\ = SUM(( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~1_sumout\) ) + ( \cordic_pipelined_1|Add8~21_sumout\ ) + ( \cordic_pipelined_1|Add14~6\ ))
-- \cordic_pipelined_1|Add14~30\ = CARRY(( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~1_sumout\) ) + ( \cordic_pipelined_1|Add8~21_sumout\ ) + ( \cordic_pipelined_1|Add14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add8~21_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add6~1_sumout\,
	cin => \cordic_pipelined_1|Add14~6\,
	sumout => \cordic_pipelined_1|Add14~29_sumout\,
	cout => \cordic_pipelined_1|Add14~30\);

-- Location: LABCELL_X24_Y20_N51
\cordic_pipelined_1|Add14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add14~1_sumout\ = SUM(( !\cordic_pipelined_1|Add10~1_sumout\ $ (\cordic_pipelined_1|Add6~1_sumout\) ) + ( \cordic_pipelined_1|Add8~1_sumout\ ) + ( \cordic_pipelined_1|Add14~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add10~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add6~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add8~1_sumout\,
	cin => \cordic_pipelined_1|Add14~30\,
	sumout => \cordic_pipelined_1|Add14~1_sumout\);

-- Location: LABCELL_X23_Y21_N0
\cordic_pipelined_1|Add20~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add20~70_cout\ = CARRY(( !\cordic_pipelined_1|Add16~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	cin => GND,
	cout => \cordic_pipelined_1|Add20~70_cout\);

-- Location: LABCELL_X23_Y21_N3
\cordic_pipelined_1|Add20~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add20~65_sumout\ = SUM(( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~53_sumout\) ) + ( \cordic_pipelined_1|Add14~65_sumout\ ) + ( \cordic_pipelined_1|Add20~70_cout\ ))
-- \cordic_pipelined_1|Add20~66\ = CARRY(( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~53_sumout\) ) + ( \cordic_pipelined_1|Add14~65_sumout\ ) + ( \cordic_pipelined_1|Add20~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add14~65_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add12~53_sumout\,
	cin => \cordic_pipelined_1|Add20~70_cout\,
	sumout => \cordic_pipelined_1|Add20~65_sumout\,
	cout => \cordic_pipelined_1|Add20~66\);

-- Location: LABCELL_X23_Y21_N6
\cordic_pipelined_1|Add20~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add20~61_sumout\ = SUM(( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~57_sumout\) ) + ( \cordic_pipelined_1|Add14~61_sumout\ ) + ( \cordic_pipelined_1|Add20~66\ ))
-- \cordic_pipelined_1|Add20~62\ = CARRY(( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~57_sumout\) ) + ( \cordic_pipelined_1|Add14~61_sumout\ ) + ( \cordic_pipelined_1|Add20~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add14~61_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add12~57_sumout\,
	cin => \cordic_pipelined_1|Add20~66\,
	sumout => \cordic_pipelined_1|Add20~61_sumout\,
	cout => \cordic_pipelined_1|Add20~62\);

-- Location: LABCELL_X23_Y21_N9
\cordic_pipelined_1|Add20~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add20~57_sumout\ = SUM(( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~61_sumout\) ) + ( \cordic_pipelined_1|Add14~57_sumout\ ) + ( \cordic_pipelined_1|Add20~62\ ))
-- \cordic_pipelined_1|Add20~58\ = CARRY(( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~61_sumout\) ) + ( \cordic_pipelined_1|Add14~57_sumout\ ) + ( \cordic_pipelined_1|Add20~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add12~61_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add14~57_sumout\,
	cin => \cordic_pipelined_1|Add20~62\,
	sumout => \cordic_pipelined_1|Add20~57_sumout\,
	cout => \cordic_pipelined_1|Add20~58\);

-- Location: LABCELL_X23_Y21_N12
\cordic_pipelined_1|Add20~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add20~53_sumout\ = SUM(( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~65_sumout\) ) + ( \cordic_pipelined_1|Add14~53_sumout\ ) + ( \cordic_pipelined_1|Add20~58\ ))
-- \cordic_pipelined_1|Add20~54\ = CARRY(( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~65_sumout\) ) + ( \cordic_pipelined_1|Add14~53_sumout\ ) + ( \cordic_pipelined_1|Add20~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add14~53_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add12~65_sumout\,
	cin => \cordic_pipelined_1|Add20~58\,
	sumout => \cordic_pipelined_1|Add20~53_sumout\,
	cout => \cordic_pipelined_1|Add20~54\);

-- Location: LABCELL_X23_Y21_N15
\cordic_pipelined_1|Add20~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add20~49_sumout\ = SUM(( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~37_sumout\) ) + ( \cordic_pipelined_1|Add14~49_sumout\ ) + ( \cordic_pipelined_1|Add20~54\ ))
-- \cordic_pipelined_1|Add20~50\ = CARRY(( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~37_sumout\) ) + ( \cordic_pipelined_1|Add14~49_sumout\ ) + ( \cordic_pipelined_1|Add20~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add14~49_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add12~37_sumout\,
	cin => \cordic_pipelined_1|Add20~54\,
	sumout => \cordic_pipelined_1|Add20~49_sumout\,
	cout => \cordic_pipelined_1|Add20~50\);

-- Location: LABCELL_X23_Y21_N18
\cordic_pipelined_1|Add20~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add20~45_sumout\ = SUM(( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~33_sumout\) ) + ( \cordic_pipelined_1|Add14~45_sumout\ ) + ( \cordic_pipelined_1|Add20~50\ ))
-- \cordic_pipelined_1|Add20~46\ = CARRY(( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~33_sumout\) ) + ( \cordic_pipelined_1|Add14~45_sumout\ ) + ( \cordic_pipelined_1|Add20~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add12~33_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add14~45_sumout\,
	cin => \cordic_pipelined_1|Add20~50\,
	sumout => \cordic_pipelined_1|Add20~45_sumout\,
	cout => \cordic_pipelined_1|Add20~46\);

-- Location: LABCELL_X23_Y21_N21
\cordic_pipelined_1|Add20~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add20~41_sumout\ = SUM(( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~29_sumout\) ) + ( \cordic_pipelined_1|Add14~41_sumout\ ) + ( \cordic_pipelined_1|Add20~46\ ))
-- \cordic_pipelined_1|Add20~42\ = CARRY(( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~29_sumout\) ) + ( \cordic_pipelined_1|Add14~41_sumout\ ) + ( \cordic_pipelined_1|Add20~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add14~41_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add12~29_sumout\,
	cin => \cordic_pipelined_1|Add20~46\,
	sumout => \cordic_pipelined_1|Add20~41_sumout\,
	cout => \cordic_pipelined_1|Add20~42\);

-- Location: LABCELL_X23_Y21_N24
\cordic_pipelined_1|Add20~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add20~33_sumout\ = SUM(( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~25_sumout\) ) + ( \cordic_pipelined_1|Add14~37_sumout\ ) + ( \cordic_pipelined_1|Add20~42\ ))
-- \cordic_pipelined_1|Add20~34\ = CARRY(( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~25_sumout\) ) + ( \cordic_pipelined_1|Add14~37_sumout\ ) + ( \cordic_pipelined_1|Add20~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add14~37_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add12~25_sumout\,
	cin => \cordic_pipelined_1|Add20~42\,
	sumout => \cordic_pipelined_1|Add20~33_sumout\,
	cout => \cordic_pipelined_1|Add20~34\);

-- Location: LABCELL_X23_Y21_N27
\cordic_pipelined_1|Add20~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add20~29_sumout\ = SUM(( \cordic_pipelined_1|Add14~33_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~21_sumout\) ) + ( \cordic_pipelined_1|Add20~34\ ))
-- \cordic_pipelined_1|Add20~30\ = CARRY(( \cordic_pipelined_1|Add14~33_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~21_sumout\) ) + ( \cordic_pipelined_1|Add20~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add12~21_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add14~33_sumout\,
	cin => \cordic_pipelined_1|Add20~34\,
	sumout => \cordic_pipelined_1|Add20~29_sumout\,
	cout => \cordic_pipelined_1|Add20~30\);

-- Location: LABCELL_X23_Y21_N30
\cordic_pipelined_1|Add20~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add20~25_sumout\ = SUM(( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~17_sumout\) ) + ( \cordic_pipelined_1|Add14~25_sumout\ ) + ( \cordic_pipelined_1|Add20~30\ ))
-- \cordic_pipelined_1|Add20~26\ = CARRY(( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~17_sumout\) ) + ( \cordic_pipelined_1|Add14~25_sumout\ ) + ( \cordic_pipelined_1|Add20~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add14~25_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add12~17_sumout\,
	cin => \cordic_pipelined_1|Add20~30\,
	sumout => \cordic_pipelined_1|Add20~25_sumout\,
	cout => \cordic_pipelined_1|Add20~26\);

-- Location: LABCELL_X23_Y21_N33
\cordic_pipelined_1|Add20~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add20~21_sumout\ = SUM(( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~13_sumout\) ) + ( \cordic_pipelined_1|Add14~21_sumout\ ) + ( \cordic_pipelined_1|Add20~26\ ))
-- \cordic_pipelined_1|Add20~22\ = CARRY(( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~13_sumout\) ) + ( \cordic_pipelined_1|Add14~21_sumout\ ) + ( \cordic_pipelined_1|Add20~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add14~21_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add12~13_sumout\,
	cin => \cordic_pipelined_1|Add20~26\,
	sumout => \cordic_pipelined_1|Add20~21_sumout\,
	cout => \cordic_pipelined_1|Add20~22\);

-- Location: LABCELL_X23_Y21_N36
\cordic_pipelined_1|Add20~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add20~17_sumout\ = SUM(( \cordic_pipelined_1|Add14~17_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~9_sumout\) ) + ( \cordic_pipelined_1|Add20~22\ ))
-- \cordic_pipelined_1|Add20~18\ = CARRY(( \cordic_pipelined_1|Add14~17_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~9_sumout\) ) + ( \cordic_pipelined_1|Add20~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add14~17_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add12~9_sumout\,
	cin => \cordic_pipelined_1|Add20~22\,
	sumout => \cordic_pipelined_1|Add20~17_sumout\,
	cout => \cordic_pipelined_1|Add20~18\);

-- Location: LABCELL_X23_Y21_N39
\cordic_pipelined_1|Add20~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add20~13_sumout\ = SUM(( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~5_sumout\) ) + ( \cordic_pipelined_1|Add14~13_sumout\ ) + ( \cordic_pipelined_1|Add20~18\ ))
-- \cordic_pipelined_1|Add20~14\ = CARRY(( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~5_sumout\) ) + ( \cordic_pipelined_1|Add14~13_sumout\ ) + ( \cordic_pipelined_1|Add20~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add12~5_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add14~13_sumout\,
	cin => \cordic_pipelined_1|Add20~18\,
	sumout => \cordic_pipelined_1|Add20~13_sumout\,
	cout => \cordic_pipelined_1|Add20~14\);

-- Location: LABCELL_X23_Y21_N42
\cordic_pipelined_1|Add20~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add20~9_sumout\ = SUM(( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~1_sumout\) ) + ( \cordic_pipelined_1|Add14~9_sumout\ ) + ( \cordic_pipelined_1|Add20~14\ ))
-- \cordic_pipelined_1|Add20~10\ = CARRY(( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~1_sumout\) ) + ( \cordic_pipelined_1|Add14~9_sumout\ ) + ( \cordic_pipelined_1|Add20~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add12~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add14~9_sumout\,
	cin => \cordic_pipelined_1|Add20~14\,
	sumout => \cordic_pipelined_1|Add20~9_sumout\,
	cout => \cordic_pipelined_1|Add20~10\);

-- Location: LABCELL_X23_Y21_N45
\cordic_pipelined_1|Add20~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add20~5_sumout\ = SUM(( \cordic_pipelined_1|Add14~5_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~1_sumout\) ) + ( \cordic_pipelined_1|Add20~10\ ))
-- \cordic_pipelined_1|Add20~6\ = CARRY(( \cordic_pipelined_1|Add14~5_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~1_sumout\) ) + ( \cordic_pipelined_1|Add20~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add14~5_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add12~1_sumout\,
	cin => \cordic_pipelined_1|Add20~10\,
	sumout => \cordic_pipelined_1|Add20~5_sumout\,
	cout => \cordic_pipelined_1|Add20~6\);

-- Location: LABCELL_X23_Y21_N48
\cordic_pipelined_1|Add20~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add20~37_sumout\ = SUM(( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~1_sumout\) ) + ( \cordic_pipelined_1|Add14~29_sumout\ ) + ( \cordic_pipelined_1|Add20~6\ ))
-- \cordic_pipelined_1|Add20~38\ = CARRY(( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~1_sumout\) ) + ( \cordic_pipelined_1|Add14~29_sumout\ ) + ( \cordic_pipelined_1|Add20~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add12~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add14~29_sumout\,
	cin => \cordic_pipelined_1|Add20~6\,
	sumout => \cordic_pipelined_1|Add20~37_sumout\,
	cout => \cordic_pipelined_1|Add20~38\);

-- Location: LABCELL_X23_Y21_N51
\cordic_pipelined_1|Add20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add20~1_sumout\ = SUM(( !\cordic_pipelined_1|Add16~1_sumout\ $ (\cordic_pipelined_1|Add12~1_sumout\) ) + ( \cordic_pipelined_1|Add14~1_sumout\ ) + ( \cordic_pipelined_1|Add20~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add12~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add14~1_sumout\,
	cin => \cordic_pipelined_1|Add20~38\,
	sumout => \cordic_pipelined_1|Add20~1_sumout\);

-- Location: LABCELL_X24_Y21_N0
\cordic_pipelined_1|Add18~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add18~70_cout\ = CARRY(( \cordic_pipelined_1|Add16~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	cin => GND,
	cout => \cordic_pipelined_1|Add18~70_cout\);

-- Location: LABCELL_X24_Y21_N3
\cordic_pipelined_1|Add18~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add18~33_sumout\ = SUM(( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~53_sumout\) ) + ( \cordic_pipelined_1|Add12~41_sumout\ ) + ( \cordic_pipelined_1|Add18~70_cout\ ))
-- \cordic_pipelined_1|Add18~34\ = CARRY(( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~53_sumout\) ) + ( \cordic_pipelined_1|Add12~41_sumout\ ) + ( \cordic_pipelined_1|Add18~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add12~41_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add14~53_sumout\,
	cin => \cordic_pipelined_1|Add18~70_cout\,
	sumout => \cordic_pipelined_1|Add18~33_sumout\,
	cout => \cordic_pipelined_1|Add18~34\);

-- Location: LABCELL_X24_Y21_N6
\cordic_pipelined_1|Add18~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add18~37_sumout\ = SUM(( \cordic_pipelined_1|Add12~45_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~49_sumout\) ) + ( \cordic_pipelined_1|Add18~34\ ))
-- \cordic_pipelined_1|Add18~38\ = CARRY(( \cordic_pipelined_1|Add12~45_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~49_sumout\) ) + ( \cordic_pipelined_1|Add18~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add14~49_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add12~45_sumout\,
	cin => \cordic_pipelined_1|Add18~34\,
	sumout => \cordic_pipelined_1|Add18~37_sumout\,
	cout => \cordic_pipelined_1|Add18~38\);

-- Location: LABCELL_X24_Y21_N9
\cordic_pipelined_1|Add18~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add18~41_sumout\ = SUM(( \cordic_pipelined_1|Add12~49_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~45_sumout\) ) + ( \cordic_pipelined_1|Add18~38\ ))
-- \cordic_pipelined_1|Add18~42\ = CARRY(( \cordic_pipelined_1|Add12~49_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~45_sumout\) ) + ( \cordic_pipelined_1|Add18~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add14~45_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add12~49_sumout\,
	cin => \cordic_pipelined_1|Add18~38\,
	sumout => \cordic_pipelined_1|Add18~41_sumout\,
	cout => \cordic_pipelined_1|Add18~42\);

-- Location: LABCELL_X24_Y21_N12
\cordic_pipelined_1|Add18~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add18~45_sumout\ = SUM(( \cordic_pipelined_1|Add12~53_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~41_sumout\) ) + ( \cordic_pipelined_1|Add18~42\ ))
-- \cordic_pipelined_1|Add18~46\ = CARRY(( \cordic_pipelined_1|Add12~53_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~41_sumout\) ) + ( \cordic_pipelined_1|Add18~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add14~41_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add12~53_sumout\,
	cin => \cordic_pipelined_1|Add18~42\,
	sumout => \cordic_pipelined_1|Add18~45_sumout\,
	cout => \cordic_pipelined_1|Add18~46\);

-- Location: LABCELL_X24_Y21_N15
\cordic_pipelined_1|Add18~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add18~49_sumout\ = SUM(( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~37_sumout\) ) + ( \cordic_pipelined_1|Add12~57_sumout\ ) + ( \cordic_pipelined_1|Add18~46\ ))
-- \cordic_pipelined_1|Add18~50\ = CARRY(( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~37_sumout\) ) + ( \cordic_pipelined_1|Add12~57_sumout\ ) + ( \cordic_pipelined_1|Add18~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add14~37_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add12~57_sumout\,
	cin => \cordic_pipelined_1|Add18~46\,
	sumout => \cordic_pipelined_1|Add18~49_sumout\,
	cout => \cordic_pipelined_1|Add18~50\);

-- Location: LABCELL_X24_Y21_N18
\cordic_pipelined_1|Add18~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add18~53_sumout\ = SUM(( \cordic_pipelined_1|Add12~61_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~33_sumout\) ) + ( \cordic_pipelined_1|Add18~50\ ))
-- \cordic_pipelined_1|Add18~54\ = CARRY(( \cordic_pipelined_1|Add12~61_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~33_sumout\) ) + ( \cordic_pipelined_1|Add18~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add14~33_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add12~61_sumout\,
	cin => \cordic_pipelined_1|Add18~50\,
	sumout => \cordic_pipelined_1|Add18~53_sumout\,
	cout => \cordic_pipelined_1|Add18~54\);

-- Location: LABCELL_X24_Y21_N21
\cordic_pipelined_1|Add18~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add18~57_sumout\ = SUM(( \cordic_pipelined_1|Add12~65_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~25_sumout\) ) + ( \cordic_pipelined_1|Add18~54\ ))
-- \cordic_pipelined_1|Add18~58\ = CARRY(( \cordic_pipelined_1|Add12~65_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~25_sumout\) ) + ( \cordic_pipelined_1|Add18~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add14~25_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add12~65_sumout\,
	cin => \cordic_pipelined_1|Add18~54\,
	sumout => \cordic_pipelined_1|Add18~57_sumout\,
	cout => \cordic_pipelined_1|Add18~58\);

-- Location: LABCELL_X24_Y21_N24
\cordic_pipelined_1|Add18~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add18~61_sumout\ = SUM(( \cordic_pipelined_1|Add12~37_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~21_sumout\) ) + ( \cordic_pipelined_1|Add18~58\ ))
-- \cordic_pipelined_1|Add18~62\ = CARRY(( \cordic_pipelined_1|Add12~37_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~21_sumout\) ) + ( \cordic_pipelined_1|Add18~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add14~21_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add12~37_sumout\,
	cin => \cordic_pipelined_1|Add18~58\,
	sumout => \cordic_pipelined_1|Add18~61_sumout\,
	cout => \cordic_pipelined_1|Add18~62\);

-- Location: LABCELL_X24_Y21_N27
\cordic_pipelined_1|Add18~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add18~65_sumout\ = SUM(( \cordic_pipelined_1|Add12~33_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~17_sumout\) ) + ( \cordic_pipelined_1|Add18~62\ ))
-- \cordic_pipelined_1|Add18~66\ = CARRY(( \cordic_pipelined_1|Add12~33_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~17_sumout\) ) + ( \cordic_pipelined_1|Add18~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add14~17_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add12~33_sumout\,
	cin => \cordic_pipelined_1|Add18~62\,
	sumout => \cordic_pipelined_1|Add18~65_sumout\,
	cout => \cordic_pipelined_1|Add18~66\);

-- Location: LABCELL_X24_Y21_N30
\cordic_pipelined_1|Add18~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add18~29_sumout\ = SUM(( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~13_sumout\) ) + ( \cordic_pipelined_1|Add12~29_sumout\ ) + ( \cordic_pipelined_1|Add18~66\ ))
-- \cordic_pipelined_1|Add18~30\ = CARRY(( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~13_sumout\) ) + ( \cordic_pipelined_1|Add12~29_sumout\ ) + ( \cordic_pipelined_1|Add18~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add12~29_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add14~13_sumout\,
	cin => \cordic_pipelined_1|Add18~66\,
	sumout => \cordic_pipelined_1|Add18~29_sumout\,
	cout => \cordic_pipelined_1|Add18~30\);

-- Location: LABCELL_X24_Y21_N33
\cordic_pipelined_1|Add18~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add18~25_sumout\ = SUM(( \cordic_pipelined_1|Add12~25_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~9_sumout\) ) + ( \cordic_pipelined_1|Add18~30\ ))
-- \cordic_pipelined_1|Add18~26\ = CARRY(( \cordic_pipelined_1|Add12~25_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~9_sumout\) ) + ( \cordic_pipelined_1|Add18~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add12~25_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add14~9_sumout\,
	cin => \cordic_pipelined_1|Add18~30\,
	sumout => \cordic_pipelined_1|Add18~25_sumout\,
	cout => \cordic_pipelined_1|Add18~26\);

-- Location: LABCELL_X24_Y21_N36
\cordic_pipelined_1|Add18~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add18~21_sumout\ = SUM(( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~5_sumout\) ) + ( \cordic_pipelined_1|Add12~21_sumout\ ) + ( \cordic_pipelined_1|Add18~26\ ))
-- \cordic_pipelined_1|Add18~22\ = CARRY(( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~5_sumout\) ) + ( \cordic_pipelined_1|Add12~21_sumout\ ) + ( \cordic_pipelined_1|Add18~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add14~5_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add12~21_sumout\,
	cin => \cordic_pipelined_1|Add18~26\,
	sumout => \cordic_pipelined_1|Add18~21_sumout\,
	cout => \cordic_pipelined_1|Add18~22\);

-- Location: LABCELL_X24_Y21_N39
\cordic_pipelined_1|Add18~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add18~17_sumout\ = SUM(( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~29_sumout\) ) + ( \cordic_pipelined_1|Add12~17_sumout\ ) + ( \cordic_pipelined_1|Add18~22\ ))
-- \cordic_pipelined_1|Add18~18\ = CARRY(( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~29_sumout\) ) + ( \cordic_pipelined_1|Add12~17_sumout\ ) + ( \cordic_pipelined_1|Add18~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add14~29_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add12~17_sumout\,
	cin => \cordic_pipelined_1|Add18~22\,
	sumout => \cordic_pipelined_1|Add18~17_sumout\,
	cout => \cordic_pipelined_1|Add18~18\);

-- Location: LABCELL_X24_Y21_N42
\cordic_pipelined_1|Add18~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add18~13_sumout\ = SUM(( \cordic_pipelined_1|Add12~13_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~1_sumout\) ) + ( \cordic_pipelined_1|Add18~18\ ))
-- \cordic_pipelined_1|Add18~14\ = CARRY(( \cordic_pipelined_1|Add12~13_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~1_sumout\) ) + ( \cordic_pipelined_1|Add18~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add14~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add12~13_sumout\,
	cin => \cordic_pipelined_1|Add18~18\,
	sumout => \cordic_pipelined_1|Add18~13_sumout\,
	cout => \cordic_pipelined_1|Add18~14\);

-- Location: LABCELL_X24_Y21_N45
\cordic_pipelined_1|Add18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add18~9_sumout\ = SUM(( \cordic_pipelined_1|Add12~9_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~1_sumout\) ) + ( \cordic_pipelined_1|Add18~14\ ))
-- \cordic_pipelined_1|Add18~10\ = CARRY(( \cordic_pipelined_1|Add12~9_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~1_sumout\) ) + ( \cordic_pipelined_1|Add18~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add12~9_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add14~1_sumout\,
	cin => \cordic_pipelined_1|Add18~14\,
	sumout => \cordic_pipelined_1|Add18~9_sumout\,
	cout => \cordic_pipelined_1|Add18~10\);

-- Location: LABCELL_X24_Y21_N48
\cordic_pipelined_1|Add18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add18~5_sumout\ = SUM(( \cordic_pipelined_1|Add12~5_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~1_sumout\) ) + ( \cordic_pipelined_1|Add18~10\ ))
-- \cordic_pipelined_1|Add18~6\ = CARRY(( \cordic_pipelined_1|Add12~5_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~1_sumout\) ) + ( \cordic_pipelined_1|Add18~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add14~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add12~5_sumout\,
	cin => \cordic_pipelined_1|Add18~10\,
	sumout => \cordic_pipelined_1|Add18~5_sumout\,
	cout => \cordic_pipelined_1|Add18~6\);

-- Location: LABCELL_X24_Y21_N51
\cordic_pipelined_1|Add18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add18~1_sumout\ = SUM(( \cordic_pipelined_1|Add12~1_sumout\ ) + ( !\cordic_pipelined_1|Add16~1_sumout\ $ (!\cordic_pipelined_1|Add14~1_sumout\) ) + ( \cordic_pipelined_1|Add18~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add16~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add12~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add14~1_sumout\,
	cin => \cordic_pipelined_1|Add18~6\,
	sumout => \cordic_pipelined_1|Add18~1_sumout\);

-- Location: MLABCELL_X25_Y21_N0
\cordic_pipelined_1|Add24~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add24~70_cout\ = CARRY(( \cordic_pipelined_1|Add22~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	cin => GND,
	cout => \cordic_pipelined_1|Add24~70_cout\);

-- Location: MLABCELL_X25_Y21_N3
\cordic_pipelined_1|Add24~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add24~25_sumout\ = SUM(( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~49_sumout\) ) + ( \cordic_pipelined_1|Add18~33_sumout\ ) + ( \cordic_pipelined_1|Add24~70_cout\ ))
-- \cordic_pipelined_1|Add24~26\ = CARRY(( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~49_sumout\) ) + ( \cordic_pipelined_1|Add18~33_sumout\ ) + ( \cordic_pipelined_1|Add24~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add18~33_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add20~49_sumout\,
	cin => \cordic_pipelined_1|Add24~70_cout\,
	sumout => \cordic_pipelined_1|Add24~25_sumout\,
	cout => \cordic_pipelined_1|Add24~26\);

-- Location: MLABCELL_X25_Y21_N6
\cordic_pipelined_1|Add24~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add24~29_sumout\ = SUM(( \cordic_pipelined_1|Add18~37_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~45_sumout\) ) + ( \cordic_pipelined_1|Add24~26\ ))
-- \cordic_pipelined_1|Add24~30\ = CARRY(( \cordic_pipelined_1|Add18~37_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~45_sumout\) ) + ( \cordic_pipelined_1|Add24~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add20~45_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add18~37_sumout\,
	cin => \cordic_pipelined_1|Add24~26\,
	sumout => \cordic_pipelined_1|Add24~29_sumout\,
	cout => \cordic_pipelined_1|Add24~30\);

-- Location: MLABCELL_X25_Y21_N9
\cordic_pipelined_1|Add24~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add24~33_sumout\ = SUM(( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~41_sumout\) ) + ( \cordic_pipelined_1|Add18~41_sumout\ ) + ( \cordic_pipelined_1|Add24~30\ ))
-- \cordic_pipelined_1|Add24~34\ = CARRY(( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~41_sumout\) ) + ( \cordic_pipelined_1|Add18~41_sumout\ ) + ( \cordic_pipelined_1|Add24~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add18~41_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add20~41_sumout\,
	cin => \cordic_pipelined_1|Add24~30\,
	sumout => \cordic_pipelined_1|Add24~33_sumout\,
	cout => \cordic_pipelined_1|Add24~34\);

-- Location: MLABCELL_X25_Y21_N12
\cordic_pipelined_1|Add24~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add24~37_sumout\ = SUM(( \cordic_pipelined_1|Add18~45_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~33_sumout\) ) + ( \cordic_pipelined_1|Add24~34\ ))
-- \cordic_pipelined_1|Add24~38\ = CARRY(( \cordic_pipelined_1|Add18~45_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~33_sumout\) ) + ( \cordic_pipelined_1|Add24~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add20~33_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add18~45_sumout\,
	cin => \cordic_pipelined_1|Add24~34\,
	sumout => \cordic_pipelined_1|Add24~37_sumout\,
	cout => \cordic_pipelined_1|Add24~38\);

-- Location: MLABCELL_X25_Y21_N15
\cordic_pipelined_1|Add24~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add24~41_sumout\ = SUM(( \cordic_pipelined_1|Add18~49_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~29_sumout\) ) + ( \cordic_pipelined_1|Add24~38\ ))
-- \cordic_pipelined_1|Add24~42\ = CARRY(( \cordic_pipelined_1|Add18~49_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~29_sumout\) ) + ( \cordic_pipelined_1|Add24~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add20~29_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add18~49_sumout\,
	cin => \cordic_pipelined_1|Add24~38\,
	sumout => \cordic_pipelined_1|Add24~41_sumout\,
	cout => \cordic_pipelined_1|Add24~42\);

-- Location: MLABCELL_X25_Y21_N18
\cordic_pipelined_1|Add24~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add24~45_sumout\ = SUM(( \cordic_pipelined_1|Add18~53_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~25_sumout\) ) + ( \cordic_pipelined_1|Add24~42\ ))
-- \cordic_pipelined_1|Add24~46\ = CARRY(( \cordic_pipelined_1|Add18~53_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~25_sumout\) ) + ( \cordic_pipelined_1|Add24~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add18~53_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add20~25_sumout\,
	cin => \cordic_pipelined_1|Add24~42\,
	sumout => \cordic_pipelined_1|Add24~45_sumout\,
	cout => \cordic_pipelined_1|Add24~46\);

-- Location: MLABCELL_X25_Y21_N21
\cordic_pipelined_1|Add24~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add24~49_sumout\ = SUM(( \cordic_pipelined_1|Add18~57_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~21_sumout\) ) + ( \cordic_pipelined_1|Add24~46\ ))
-- \cordic_pipelined_1|Add24~50\ = CARRY(( \cordic_pipelined_1|Add18~57_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~21_sumout\) ) + ( \cordic_pipelined_1|Add24~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add20~21_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add18~57_sumout\,
	cin => \cordic_pipelined_1|Add24~46\,
	sumout => \cordic_pipelined_1|Add24~49_sumout\,
	cout => \cordic_pipelined_1|Add24~50\);

-- Location: MLABCELL_X25_Y21_N24
\cordic_pipelined_1|Add24~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add24~53_sumout\ = SUM(( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~17_sumout\) ) + ( \cordic_pipelined_1|Add18~61_sumout\ ) + ( \cordic_pipelined_1|Add24~50\ ))
-- \cordic_pipelined_1|Add24~54\ = CARRY(( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~17_sumout\) ) + ( \cordic_pipelined_1|Add18~61_sumout\ ) + ( \cordic_pipelined_1|Add24~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add20~17_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add18~61_sumout\,
	cin => \cordic_pipelined_1|Add24~50\,
	sumout => \cordic_pipelined_1|Add24~53_sumout\,
	cout => \cordic_pipelined_1|Add24~54\);

-- Location: MLABCELL_X25_Y21_N27
\cordic_pipelined_1|Add24~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add24~57_sumout\ = SUM(( \cordic_pipelined_1|Add18~65_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~13_sumout\) ) + ( \cordic_pipelined_1|Add24~54\ ))
-- \cordic_pipelined_1|Add24~58\ = CARRY(( \cordic_pipelined_1|Add18~65_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~13_sumout\) ) + ( \cordic_pipelined_1|Add24~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add20~13_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add18~65_sumout\,
	cin => \cordic_pipelined_1|Add24~54\,
	sumout => \cordic_pipelined_1|Add24~57_sumout\,
	cout => \cordic_pipelined_1|Add24~58\);

-- Location: MLABCELL_X25_Y21_N30
\cordic_pipelined_1|Add24~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add24~61_sumout\ = SUM(( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~9_sumout\) ) + ( \cordic_pipelined_1|Add18~29_sumout\ ) + ( \cordic_pipelined_1|Add24~58\ ))
-- \cordic_pipelined_1|Add24~62\ = CARRY(( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~9_sumout\) ) + ( \cordic_pipelined_1|Add18~29_sumout\ ) + ( \cordic_pipelined_1|Add24~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add18~29_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add20~9_sumout\,
	cin => \cordic_pipelined_1|Add24~58\,
	sumout => \cordic_pipelined_1|Add24~61_sumout\,
	cout => \cordic_pipelined_1|Add24~62\);

-- Location: MLABCELL_X25_Y21_N33
\cordic_pipelined_1|Add24~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add24~65_sumout\ = SUM(( \cordic_pipelined_1|Add18~25_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~5_sumout\) ) + ( \cordic_pipelined_1|Add24~62\ ))
-- \cordic_pipelined_1|Add24~66\ = CARRY(( \cordic_pipelined_1|Add18~25_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~5_sumout\) ) + ( \cordic_pipelined_1|Add24~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add18~25_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add20~5_sumout\,
	cin => \cordic_pipelined_1|Add24~62\,
	sumout => \cordic_pipelined_1|Add24~65_sumout\,
	cout => \cordic_pipelined_1|Add24~66\);

-- Location: MLABCELL_X25_Y21_N36
\cordic_pipelined_1|Add24~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add24~21_sumout\ = SUM(( \cordic_pipelined_1|Add18~21_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~37_sumout\) ) + ( \cordic_pipelined_1|Add24~66\ ))
-- \cordic_pipelined_1|Add24~22\ = CARRY(( \cordic_pipelined_1|Add18~21_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~37_sumout\) ) + ( \cordic_pipelined_1|Add24~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add18~21_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add20~37_sumout\,
	cin => \cordic_pipelined_1|Add24~66\,
	sumout => \cordic_pipelined_1|Add24~21_sumout\,
	cout => \cordic_pipelined_1|Add24~22\);

-- Location: MLABCELL_X25_Y21_N39
\cordic_pipelined_1|Add24~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add24~17_sumout\ = SUM(( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~1_sumout\) ) + ( \cordic_pipelined_1|Add18~17_sumout\ ) + ( \cordic_pipelined_1|Add24~22\ ))
-- \cordic_pipelined_1|Add24~18\ = CARRY(( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~1_sumout\) ) + ( \cordic_pipelined_1|Add18~17_sumout\ ) + ( \cordic_pipelined_1|Add24~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add20~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add18~17_sumout\,
	cin => \cordic_pipelined_1|Add24~22\,
	sumout => \cordic_pipelined_1|Add24~17_sumout\,
	cout => \cordic_pipelined_1|Add24~18\);

-- Location: MLABCELL_X25_Y21_N42
\cordic_pipelined_1|Add24~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add24~13_sumout\ = SUM(( \cordic_pipelined_1|Add18~13_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~1_sumout\) ) + ( \cordic_pipelined_1|Add24~18\ ))
-- \cordic_pipelined_1|Add24~14\ = CARRY(( \cordic_pipelined_1|Add18~13_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~1_sumout\) ) + ( \cordic_pipelined_1|Add24~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add20~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add18~13_sumout\,
	cin => \cordic_pipelined_1|Add24~18\,
	sumout => \cordic_pipelined_1|Add24~13_sumout\,
	cout => \cordic_pipelined_1|Add24~14\);

-- Location: MLABCELL_X25_Y21_N45
\cordic_pipelined_1|Add24~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add24~9_sumout\ = SUM(( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~1_sumout\) ) + ( \cordic_pipelined_1|Add18~9_sumout\ ) + ( \cordic_pipelined_1|Add24~14\ ))
-- \cordic_pipelined_1|Add24~10\ = CARRY(( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~1_sumout\) ) + ( \cordic_pipelined_1|Add18~9_sumout\ ) + ( \cordic_pipelined_1|Add24~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add20~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add18~9_sumout\,
	cin => \cordic_pipelined_1|Add24~14\,
	sumout => \cordic_pipelined_1|Add24~9_sumout\,
	cout => \cordic_pipelined_1|Add24~10\);

-- Location: MLABCELL_X25_Y21_N48
\cordic_pipelined_1|Add24~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add24~5_sumout\ = SUM(( \cordic_pipelined_1|Add18~5_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~1_sumout\) ) + ( \cordic_pipelined_1|Add24~10\ ))
-- \cordic_pipelined_1|Add24~6\ = CARRY(( \cordic_pipelined_1|Add18~5_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~1_sumout\) ) + ( \cordic_pipelined_1|Add24~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add20~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add18~5_sumout\,
	cin => \cordic_pipelined_1|Add24~10\,
	sumout => \cordic_pipelined_1|Add24~5_sumout\,
	cout => \cordic_pipelined_1|Add24~6\);

-- Location: MLABCELL_X25_Y21_N51
\cordic_pipelined_1|Add24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add24~1_sumout\ = SUM(( !\cordic_pipelined_1|Add22~1_sumout\ $ (!\cordic_pipelined_1|Add20~1_sumout\) ) + ( \cordic_pipelined_1|Add18~1_sumout\ ) + ( \cordic_pipelined_1|Add24~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add20~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add18~1_sumout\,
	cin => \cordic_pipelined_1|Add24~6\,
	sumout => \cordic_pipelined_1|Add24~1_sumout\);

-- Location: FF_X25_Y21_N52
\cordic_pipelined_1|cordic_rec_reg[1].y[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add24~1_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].y\(16));

-- Location: LABCELL_X27_Y21_N0
\cordic_pipelined_1|Add26~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add26~70_cout\ = CARRY(( !\cordic_pipelined_1|Add22~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	cin => GND,
	cout => \cordic_pipelined_1|Add26~70_cout\);

-- Location: LABCELL_X27_Y21_N3
\cordic_pipelined_1|Add26~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add26~65_sumout\ = SUM(( \cordic_pipelined_1|Add20~65_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~49_sumout\) ) + ( \cordic_pipelined_1|Add26~70_cout\ ))
-- \cordic_pipelined_1|Add26~66\ = CARRY(( \cordic_pipelined_1|Add20~65_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~49_sumout\) ) + ( \cordic_pipelined_1|Add26~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add18~49_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add20~65_sumout\,
	cin => \cordic_pipelined_1|Add26~70_cout\,
	sumout => \cordic_pipelined_1|Add26~65_sumout\,
	cout => \cordic_pipelined_1|Add26~66\);

-- Location: LABCELL_X27_Y21_N6
\cordic_pipelined_1|Add26~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add26~61_sumout\ = SUM(( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~53_sumout\) ) + ( \cordic_pipelined_1|Add20~61_sumout\ ) + ( \cordic_pipelined_1|Add26~66\ ))
-- \cordic_pipelined_1|Add26~62\ = CARRY(( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~53_sumout\) ) + ( \cordic_pipelined_1|Add20~61_sumout\ ) + ( \cordic_pipelined_1|Add26~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add20~61_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add18~53_sumout\,
	cin => \cordic_pipelined_1|Add26~66\,
	sumout => \cordic_pipelined_1|Add26~61_sumout\,
	cout => \cordic_pipelined_1|Add26~62\);

-- Location: LABCELL_X27_Y21_N9
\cordic_pipelined_1|Add26~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add26~57_sumout\ = SUM(( \cordic_pipelined_1|Add20~57_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~57_sumout\) ) + ( \cordic_pipelined_1|Add26~62\ ))
-- \cordic_pipelined_1|Add26~58\ = CARRY(( \cordic_pipelined_1|Add20~57_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~57_sumout\) ) + ( \cordic_pipelined_1|Add26~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add18~57_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add20~57_sumout\,
	cin => \cordic_pipelined_1|Add26~62\,
	sumout => \cordic_pipelined_1|Add26~57_sumout\,
	cout => \cordic_pipelined_1|Add26~58\);

-- Location: LABCELL_X27_Y21_N12
\cordic_pipelined_1|Add26~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add26~53_sumout\ = SUM(( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~61_sumout\) ) + ( \cordic_pipelined_1|Add20~53_sumout\ ) + ( \cordic_pipelined_1|Add26~58\ ))
-- \cordic_pipelined_1|Add26~54\ = CARRY(( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~61_sumout\) ) + ( \cordic_pipelined_1|Add20~53_sumout\ ) + ( \cordic_pipelined_1|Add26~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add20~53_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add18~61_sumout\,
	cin => \cordic_pipelined_1|Add26~58\,
	sumout => \cordic_pipelined_1|Add26~53_sumout\,
	cout => \cordic_pipelined_1|Add26~54\);

-- Location: LABCELL_X27_Y21_N15
\cordic_pipelined_1|Add26~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add26~49_sumout\ = SUM(( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~65_sumout\) ) + ( \cordic_pipelined_1|Add20~49_sumout\ ) + ( \cordic_pipelined_1|Add26~54\ ))
-- \cordic_pipelined_1|Add26~50\ = CARRY(( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~65_sumout\) ) + ( \cordic_pipelined_1|Add20~49_sumout\ ) + ( \cordic_pipelined_1|Add26~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add20~49_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add18~65_sumout\,
	cin => \cordic_pipelined_1|Add26~54\,
	sumout => \cordic_pipelined_1|Add26~49_sumout\,
	cout => \cordic_pipelined_1|Add26~50\);

-- Location: LABCELL_X27_Y21_N18
\cordic_pipelined_1|Add26~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add26~41_sumout\ = SUM(( \cordic_pipelined_1|Add20~45_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~29_sumout\) ) + ( \cordic_pipelined_1|Add26~50\ ))
-- \cordic_pipelined_1|Add26~42\ = CARRY(( \cordic_pipelined_1|Add20~45_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~29_sumout\) ) + ( \cordic_pipelined_1|Add26~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add18~29_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add20~45_sumout\,
	cin => \cordic_pipelined_1|Add26~50\,
	sumout => \cordic_pipelined_1|Add26~41_sumout\,
	cout => \cordic_pipelined_1|Add26~42\);

-- Location: LABCELL_X27_Y21_N21
\cordic_pipelined_1|Add26~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add26~37_sumout\ = SUM(( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~25_sumout\) ) + ( \cordic_pipelined_1|Add20~41_sumout\ ) + ( \cordic_pipelined_1|Add26~42\ ))
-- \cordic_pipelined_1|Add26~38\ = CARRY(( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~25_sumout\) ) + ( \cordic_pipelined_1|Add20~41_sumout\ ) + ( \cordic_pipelined_1|Add26~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add18~25_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add20~41_sumout\,
	cin => \cordic_pipelined_1|Add26~42\,
	sumout => \cordic_pipelined_1|Add26~37_sumout\,
	cout => \cordic_pipelined_1|Add26~38\);

-- Location: LABCELL_X27_Y21_N24
\cordic_pipelined_1|Add26~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add26~33_sumout\ = SUM(( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~21_sumout\) ) + ( \cordic_pipelined_1|Add20~33_sumout\ ) + ( \cordic_pipelined_1|Add26~38\ ))
-- \cordic_pipelined_1|Add26~34\ = CARRY(( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~21_sumout\) ) + ( \cordic_pipelined_1|Add20~33_sumout\ ) + ( \cordic_pipelined_1|Add26~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add20~33_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add18~21_sumout\,
	cin => \cordic_pipelined_1|Add26~38\,
	sumout => \cordic_pipelined_1|Add26~33_sumout\,
	cout => \cordic_pipelined_1|Add26~34\);

-- Location: LABCELL_X27_Y21_N27
\cordic_pipelined_1|Add26~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add26~29_sumout\ = SUM(( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~17_sumout\) ) + ( \cordic_pipelined_1|Add20~29_sumout\ ) + ( \cordic_pipelined_1|Add26~34\ ))
-- \cordic_pipelined_1|Add26~30\ = CARRY(( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~17_sumout\) ) + ( \cordic_pipelined_1|Add20~29_sumout\ ) + ( \cordic_pipelined_1|Add26~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add20~29_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add18~17_sumout\,
	cin => \cordic_pipelined_1|Add26~34\,
	sumout => \cordic_pipelined_1|Add26~29_sumout\,
	cout => \cordic_pipelined_1|Add26~30\);

-- Location: LABCELL_X27_Y21_N30
\cordic_pipelined_1|Add26~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add26~25_sumout\ = SUM(( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~13_sumout\) ) + ( \cordic_pipelined_1|Add20~25_sumout\ ) + ( \cordic_pipelined_1|Add26~30\ ))
-- \cordic_pipelined_1|Add26~26\ = CARRY(( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~13_sumout\) ) + ( \cordic_pipelined_1|Add20~25_sumout\ ) + ( \cordic_pipelined_1|Add26~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add18~13_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add20~25_sumout\,
	cin => \cordic_pipelined_1|Add26~30\,
	sumout => \cordic_pipelined_1|Add26~25_sumout\,
	cout => \cordic_pipelined_1|Add26~26\);

-- Location: LABCELL_X27_Y21_N33
\cordic_pipelined_1|Add26~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add26~21_sumout\ = SUM(( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~9_sumout\) ) + ( \cordic_pipelined_1|Add20~21_sumout\ ) + ( \cordic_pipelined_1|Add26~26\ ))
-- \cordic_pipelined_1|Add26~22\ = CARRY(( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~9_sumout\) ) + ( \cordic_pipelined_1|Add20~21_sumout\ ) + ( \cordic_pipelined_1|Add26~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add20~21_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add18~9_sumout\,
	cin => \cordic_pipelined_1|Add26~26\,
	sumout => \cordic_pipelined_1|Add26~21_sumout\,
	cout => \cordic_pipelined_1|Add26~22\);

-- Location: LABCELL_X27_Y21_N36
\cordic_pipelined_1|Add26~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add26~17_sumout\ = SUM(( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~5_sumout\) ) + ( \cordic_pipelined_1|Add20~17_sumout\ ) + ( \cordic_pipelined_1|Add26~22\ ))
-- \cordic_pipelined_1|Add26~18\ = CARRY(( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~5_sumout\) ) + ( \cordic_pipelined_1|Add20~17_sumout\ ) + ( \cordic_pipelined_1|Add26~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add18~5_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add20~17_sumout\,
	cin => \cordic_pipelined_1|Add26~22\,
	sumout => \cordic_pipelined_1|Add26~17_sumout\,
	cout => \cordic_pipelined_1|Add26~18\);

-- Location: LABCELL_X27_Y21_N39
\cordic_pipelined_1|Add26~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add26~13_sumout\ = SUM(( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~1_sumout\) ) + ( \cordic_pipelined_1|Add20~13_sumout\ ) + ( \cordic_pipelined_1|Add26~18\ ))
-- \cordic_pipelined_1|Add26~14\ = CARRY(( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~1_sumout\) ) + ( \cordic_pipelined_1|Add20~13_sumout\ ) + ( \cordic_pipelined_1|Add26~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add18~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add20~13_sumout\,
	cin => \cordic_pipelined_1|Add26~18\,
	sumout => \cordic_pipelined_1|Add26~13_sumout\,
	cout => \cordic_pipelined_1|Add26~14\);

-- Location: LABCELL_X27_Y21_N42
\cordic_pipelined_1|Add26~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add26~9_sumout\ = SUM(( \cordic_pipelined_1|Add20~9_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~1_sumout\) ) + ( \cordic_pipelined_1|Add26~14\ ))
-- \cordic_pipelined_1|Add26~10\ = CARRY(( \cordic_pipelined_1|Add20~9_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~1_sumout\) ) + ( \cordic_pipelined_1|Add26~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add18~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add20~9_sumout\,
	cin => \cordic_pipelined_1|Add26~14\,
	sumout => \cordic_pipelined_1|Add26~9_sumout\,
	cout => \cordic_pipelined_1|Add26~10\);

-- Location: LABCELL_X27_Y21_N45
\cordic_pipelined_1|Add26~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add26~5_sumout\ = SUM(( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~1_sumout\) ) + ( \cordic_pipelined_1|Add20~5_sumout\ ) + ( \cordic_pipelined_1|Add26~10\ ))
-- \cordic_pipelined_1|Add26~6\ = CARRY(( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~1_sumout\) ) + ( \cordic_pipelined_1|Add20~5_sumout\ ) + ( \cordic_pipelined_1|Add26~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add18~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add20~5_sumout\,
	cin => \cordic_pipelined_1|Add26~10\,
	sumout => \cordic_pipelined_1|Add26~5_sumout\,
	cout => \cordic_pipelined_1|Add26~6\);

-- Location: LABCELL_X27_Y21_N48
\cordic_pipelined_1|Add26~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add26~45_sumout\ = SUM(( \cordic_pipelined_1|Add20~37_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~1_sumout\) ) + ( \cordic_pipelined_1|Add26~6\ ))
-- \cordic_pipelined_1|Add26~46\ = CARRY(( \cordic_pipelined_1|Add20~37_sumout\ ) + ( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~1_sumout\) ) + ( \cordic_pipelined_1|Add26~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add18~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add20~37_sumout\,
	cin => \cordic_pipelined_1|Add26~6\,
	sumout => \cordic_pipelined_1|Add26~45_sumout\,
	cout => \cordic_pipelined_1|Add26~46\);

-- Location: LABCELL_X27_Y21_N51
\cordic_pipelined_1|Add26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add26~1_sumout\ = SUM(( !\cordic_pipelined_1|Add22~1_sumout\ $ (\cordic_pipelined_1|Add18~1_sumout\) ) + ( \cordic_pipelined_1|Add20~1_sumout\ ) + ( \cordic_pipelined_1|Add26~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add22~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add20~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add18~1_sumout\,
	cin => \cordic_pipelined_1|Add26~46\,
	sumout => \cordic_pipelined_1|Add26~1_sumout\);

-- Location: FF_X27_Y21_N52
\cordic_pipelined_1|cordic_rec_reg[1].x[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add26~1_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].x\(16));

-- Location: FF_X27_Y21_N50
\cordic_pipelined_1|cordic_rec_reg[1].x[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add26~45_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].x\(15));

-- Location: FF_X27_Y21_N47
\cordic_pipelined_1|cordic_rec_reg[1].x[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add26~5_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].x\(14));

-- Location: FF_X27_Y21_N44
\cordic_pipelined_1|cordic_rec_reg[1].x[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add26~9_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].x\(13));

-- Location: FF_X27_Y21_N40
\cordic_pipelined_1|cordic_rec_reg[1].x[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add26~13_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].x\(12));

-- Location: FF_X27_Y21_N37
\cordic_pipelined_1|cordic_rec_reg[1].x[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add26~17_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].x\(11));

-- Location: FF_X25_Y21_N49
\cordic_pipelined_1|cordic_rec_reg[1].y[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add24~5_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].y\(15));

-- Location: FF_X27_Y21_N34
\cordic_pipelined_1|cordic_rec_reg[1].x[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add26~21_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].x\(10));

-- Location: FF_X25_Y21_N47
\cordic_pipelined_1|cordic_rec_reg[1].y[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add24~9_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].y\(14));

-- Location: FF_X27_Y21_N31
\cordic_pipelined_1|cordic_rec_reg[1].x[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add26~25_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].x\(9));

-- Location: FF_X25_Y21_N44
\cordic_pipelined_1|cordic_rec_reg[1].y[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add24~13_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].y\(13));

-- Location: FF_X27_Y21_N28
\cordic_pipelined_1|cordic_rec_reg[1].x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add26~29_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].x\(8));

-- Location: FF_X27_Y21_N26
\cordic_pipelined_1|cordic_rec_reg[1].x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add26~33_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].x\(7));

-- Location: FF_X25_Y21_N40
\cordic_pipelined_1|cordic_rec_reg[1].y[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add24~17_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].y\(12));

-- Location: FF_X25_Y21_N38
\cordic_pipelined_1|cordic_rec_reg[1].y[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add24~21_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].y\(11));

-- Location: FF_X27_Y21_N22
\cordic_pipelined_1|cordic_rec_reg[1].x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add26~37_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].x\(6));

-- Location: FF_X27_Y21_N20
\cordic_pipelined_1|cordic_rec_reg[1].x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add26~41_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].x\(5));

-- Location: FF_X25_Y21_N34
\cordic_pipelined_1|cordic_rec_reg[1].y[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add24~65_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].y\(10));

-- Location: FF_X25_Y21_N31
\cordic_pipelined_1|cordic_rec_reg[1].y[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add24~61_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].y\(9));

-- Location: FF_X27_Y21_N16
\cordic_pipelined_1|cordic_rec_reg[1].x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add26~49_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].x\(4));

-- Location: FF_X25_Y21_N28
\cordic_pipelined_1|cordic_rec_reg[1].y[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add24~57_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].y\(8));

-- Location: FF_X27_Y21_N13
\cordic_pipelined_1|cordic_rec_reg[1].x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add26~53_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].x\(3));

-- Location: FF_X27_Y21_N10
\cordic_pipelined_1|cordic_rec_reg[1].x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add26~57_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].x\(2));

-- Location: FF_X25_Y21_N26
\cordic_pipelined_1|cordic_rec_reg[1].y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add24~53_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].y\(7));

-- Location: FF_X25_Y21_N22
\cordic_pipelined_1|cordic_rec_reg[1].y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add24~49_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].y\(6));

-- Location: FF_X27_Y21_N8
\cordic_pipelined_1|cordic_rec_reg[1].x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add26~61_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].x\(1));

-- Location: FF_X25_Y21_N19
\cordic_pipelined_1|cordic_rec_reg[1].y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add24~45_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].y\(5));

-- Location: FF_X27_Y21_N4
\cordic_pipelined_1|cordic_rec_reg[1].x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add26~65_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].x\(0));

-- Location: LABCELL_X27_Y22_N0
\cordic_pipelined_1|Add32~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add32~70_cout\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	cin => GND,
	cout => \cordic_pipelined_1|Add32~70_cout\);

-- Location: LABCELL_X27_Y22_N3
\cordic_pipelined_1|Add32~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add32~65_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[1].x\(0) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(5)) ) + ( \cordic_pipelined_1|Add32~70_cout\ ))
-- \cordic_pipelined_1|Add32~66\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[1].x\(0) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(5)) ) + ( \cordic_pipelined_1|Add32~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(5),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(0),
	cin => \cordic_pipelined_1|Add32~70_cout\,
	sumout => \cordic_pipelined_1|Add32~65_sumout\,
	cout => \cordic_pipelined_1|Add32~66\);

-- Location: LABCELL_X27_Y22_N6
\cordic_pipelined_1|Add32~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add32~61_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[1].x\(1) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(6)) ) + ( \cordic_pipelined_1|Add32~66\ ))
-- \cordic_pipelined_1|Add32~62\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[1].x\(1) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(6)) ) + ( \cordic_pipelined_1|Add32~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(6),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(1),
	cin => \cordic_pipelined_1|Add32~66\,
	sumout => \cordic_pipelined_1|Add32~61_sumout\,
	cout => \cordic_pipelined_1|Add32~62\);

-- Location: LABCELL_X27_Y22_N9
\cordic_pipelined_1|Add32~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add32~57_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[1].x\(2) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(7)) ) + ( \cordic_pipelined_1|Add32~62\ ))
-- \cordic_pipelined_1|Add32~58\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[1].x\(2) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(7)) ) + ( \cordic_pipelined_1|Add32~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(2),
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(7),
	cin => \cordic_pipelined_1|Add32~62\,
	sumout => \cordic_pipelined_1|Add32~57_sumout\,
	cout => \cordic_pipelined_1|Add32~58\);

-- Location: LABCELL_X27_Y22_N12
\cordic_pipelined_1|Add32~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add32~53_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[1].x\(3) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(8)) ) + ( \cordic_pipelined_1|Add32~58\ ))
-- \cordic_pipelined_1|Add32~54\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[1].x\(3) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(8)) ) + ( \cordic_pipelined_1|Add32~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(8),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(3),
	cin => \cordic_pipelined_1|Add32~58\,
	sumout => \cordic_pipelined_1|Add32~53_sumout\,
	cout => \cordic_pipelined_1|Add32~54\);

-- Location: LABCELL_X27_Y22_N15
\cordic_pipelined_1|Add32~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add32~49_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[1].x\(4) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(9)) ) + ( \cordic_pipelined_1|Add32~54\ ))
-- \cordic_pipelined_1|Add32~50\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[1].x\(4) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(9)) ) + ( \cordic_pipelined_1|Add32~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(9),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(4),
	cin => \cordic_pipelined_1|Add32~54\,
	sumout => \cordic_pipelined_1|Add32~49_sumout\,
	cout => \cordic_pipelined_1|Add32~50\);

-- Location: LABCELL_X27_Y22_N18
\cordic_pipelined_1|Add32~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add32~45_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[1].x\(5) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(10)) ) + ( \cordic_pipelined_1|Add32~50\ ))
-- \cordic_pipelined_1|Add32~46\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[1].x\(5) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(10)) ) + ( \cordic_pipelined_1|Add32~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(5),
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(10),
	cin => \cordic_pipelined_1|Add32~50\,
	sumout => \cordic_pipelined_1|Add32~45_sumout\,
	cout => \cordic_pipelined_1|Add32~46\);

-- Location: LABCELL_X27_Y22_N21
\cordic_pipelined_1|Add32~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add32~37_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[1].y\(11) $ (\cordic_pipelined_1|cordic_rec_reg[1].z\(15)) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].x\(6) ) + ( \cordic_pipelined_1|Add32~46\ ))
-- \cordic_pipelined_1|Add32~38\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[1].y\(11) $ (\cordic_pipelined_1|cordic_rec_reg[1].z\(15)) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].x\(6) ) + ( \cordic_pipelined_1|Add32~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(11),
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(6),
	cin => \cordic_pipelined_1|Add32~46\,
	sumout => \cordic_pipelined_1|Add32~37_sumout\,
	cout => \cordic_pipelined_1|Add32~38\);

-- Location: LABCELL_X27_Y22_N24
\cordic_pipelined_1|Add32~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add32~33_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(12)) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].x\(7) ) + ( \cordic_pipelined_1|Add32~38\ ))
-- \cordic_pipelined_1|Add32~34\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(12)) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].x\(7) ) + ( \cordic_pipelined_1|Add32~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(7),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(12),
	cin => \cordic_pipelined_1|Add32~38\,
	sumout => \cordic_pipelined_1|Add32~33_sumout\,
	cout => \cordic_pipelined_1|Add32~34\);

-- Location: LABCELL_X27_Y22_N27
\cordic_pipelined_1|Add32~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add32~29_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[1].x\(8) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(13)) ) + ( \cordic_pipelined_1|Add32~34\ ))
-- \cordic_pipelined_1|Add32~30\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[1].x\(8) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(13)) ) + ( \cordic_pipelined_1|Add32~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(13),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(8),
	cin => \cordic_pipelined_1|Add32~34\,
	sumout => \cordic_pipelined_1|Add32~29_sumout\,
	cout => \cordic_pipelined_1|Add32~30\);

-- Location: LABCELL_X27_Y22_N30
\cordic_pipelined_1|Add32~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add32~25_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[1].x\(9) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(14)) ) + ( \cordic_pipelined_1|Add32~30\ ))
-- \cordic_pipelined_1|Add32~26\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[1].x\(9) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(14)) ) + ( \cordic_pipelined_1|Add32~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(14),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(9),
	cin => \cordic_pipelined_1|Add32~30\,
	sumout => \cordic_pipelined_1|Add32~25_sumout\,
	cout => \cordic_pipelined_1|Add32~26\);

-- Location: LABCELL_X27_Y22_N33
\cordic_pipelined_1|Add32~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add32~21_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[1].x\(10) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(15)) ) + ( \cordic_pipelined_1|Add32~26\ ))
-- \cordic_pipelined_1|Add32~22\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[1].x\(10) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(15)) ) + ( \cordic_pipelined_1|Add32~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(15),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(10),
	cin => \cordic_pipelined_1|Add32~26\,
	sumout => \cordic_pipelined_1|Add32~21_sumout\,
	cout => \cordic_pipelined_1|Add32~22\);

-- Location: LABCELL_X27_Y22_N36
\cordic_pipelined_1|Add32~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add32~17_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].x\(11) ) + ( \cordic_pipelined_1|Add32~22\ ))
-- \cordic_pipelined_1|Add32~18\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].x\(11) ) + ( \cordic_pipelined_1|Add32~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(11),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(16),
	cin => \cordic_pipelined_1|Add32~22\,
	sumout => \cordic_pipelined_1|Add32~17_sumout\,
	cout => \cordic_pipelined_1|Add32~18\);

-- Location: LABCELL_X27_Y22_N39
\cordic_pipelined_1|Add32~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add32~13_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].x\(12) ) + ( \cordic_pipelined_1|Add32~18\ ))
-- \cordic_pipelined_1|Add32~14\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].x\(12) ) + ( \cordic_pipelined_1|Add32~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(16),
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(12),
	cin => \cordic_pipelined_1|Add32~18\,
	sumout => \cordic_pipelined_1|Add32~13_sumout\,
	cout => \cordic_pipelined_1|Add32~14\);

-- Location: LABCELL_X27_Y22_N42
\cordic_pipelined_1|Add32~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add32~9_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].x\(13) ) + ( \cordic_pipelined_1|Add32~14\ ))
-- \cordic_pipelined_1|Add32~10\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].x\(13) ) + ( \cordic_pipelined_1|Add32~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(13),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(16),
	cin => \cordic_pipelined_1|Add32~14\,
	sumout => \cordic_pipelined_1|Add32~9_sumout\,
	cout => \cordic_pipelined_1|Add32~10\);

-- Location: LABCELL_X27_Y22_N45
\cordic_pipelined_1|Add32~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add32~5_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[1].x\(14) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(16)) ) + ( \cordic_pipelined_1|Add32~10\ ))
-- \cordic_pipelined_1|Add32~6\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[1].x\(14) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(16)) ) + ( \cordic_pipelined_1|Add32~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(16),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(14),
	cin => \cordic_pipelined_1|Add32~10\,
	sumout => \cordic_pipelined_1|Add32~5_sumout\,
	cout => \cordic_pipelined_1|Add32~6\);

-- Location: LABCELL_X27_Y22_N48
\cordic_pipelined_1|Add32~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add32~41_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].x\(15) ) + ( \cordic_pipelined_1|Add32~6\ ))
-- \cordic_pipelined_1|Add32~42\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].x\(15) ) + ( \cordic_pipelined_1|Add32~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(15),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(16),
	cin => \cordic_pipelined_1|Add32~6\,
	sumout => \cordic_pipelined_1|Add32~41_sumout\,
	cout => \cordic_pipelined_1|Add32~42\);

-- Location: LABCELL_X27_Y22_N51
\cordic_pipelined_1|Add32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add32~1_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[1].x\(16) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[1].y\(16)) ) + ( \cordic_pipelined_1|Add32~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(16),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(16),
	cin => \cordic_pipelined_1|Add32~42\,
	sumout => \cordic_pipelined_1|Add32~1_sumout\);

-- Location: FF_X25_Y21_N16
\cordic_pipelined_1|cordic_rec_reg[1].y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add24~41_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].y\(4));

-- Location: FF_X25_Y21_N13
\cordic_pipelined_1|cordic_rec_reg[1].y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add24~37_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].y\(3));

-- Location: FF_X25_Y21_N10
\cordic_pipelined_1|cordic_rec_reg[1].y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add24~33_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].y\(2));

-- Location: FF_X25_Y21_N7
\cordic_pipelined_1|cordic_rec_reg[1].y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add24~29_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].y\(1));

-- Location: FF_X25_Y21_N4
\cordic_pipelined_1|cordic_rec_reg[1].y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add24~25_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[1].y\(0));

-- Location: MLABCELL_X25_Y22_N0
\cordic_pipelined_1|Add30~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add30~70_cout\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[1].z\(15) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	cin => GND,
	cout => \cordic_pipelined_1|Add30~70_cout\);

-- Location: MLABCELL_X25_Y22_N3
\cordic_pipelined_1|Add30~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add30~17_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(5)) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].y\(0) ) + ( \cordic_pipelined_1|Add30~70_cout\ ))
-- \cordic_pipelined_1|Add30~18\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(5)) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].y\(0) ) + ( \cordic_pipelined_1|Add30~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(5),
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(0),
	cin => \cordic_pipelined_1|Add30~70_cout\,
	sumout => \cordic_pipelined_1|Add30~17_sumout\,
	cout => \cordic_pipelined_1|Add30~18\);

-- Location: MLABCELL_X25_Y22_N6
\cordic_pipelined_1|Add30~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add30~21_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(6)) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].y\(1) ) + ( \cordic_pipelined_1|Add30~18\ ))
-- \cordic_pipelined_1|Add30~22\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(6)) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].y\(1) ) + ( \cordic_pipelined_1|Add30~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(1),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(6),
	cin => \cordic_pipelined_1|Add30~18\,
	sumout => \cordic_pipelined_1|Add30~21_sumout\,
	cout => \cordic_pipelined_1|Add30~22\);

-- Location: MLABCELL_X25_Y22_N9
\cordic_pipelined_1|Add30~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add30~25_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[1].y\(2) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(7)) ) + ( \cordic_pipelined_1|Add30~22\ ))
-- \cordic_pipelined_1|Add30~26\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[1].y\(2) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(7)) ) + ( \cordic_pipelined_1|Add30~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(7),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(2),
	cin => \cordic_pipelined_1|Add30~22\,
	sumout => \cordic_pipelined_1|Add30~25_sumout\,
	cout => \cordic_pipelined_1|Add30~26\);

-- Location: MLABCELL_X25_Y22_N12
\cordic_pipelined_1|Add30~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add30~29_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(8)) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].y\(3) ) + ( \cordic_pipelined_1|Add30~26\ ))
-- \cordic_pipelined_1|Add30~30\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(8)) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].y\(3) ) + ( \cordic_pipelined_1|Add30~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(3),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(8),
	cin => \cordic_pipelined_1|Add30~26\,
	sumout => \cordic_pipelined_1|Add30~29_sumout\,
	cout => \cordic_pipelined_1|Add30~30\);

-- Location: MLABCELL_X25_Y22_N15
\cordic_pipelined_1|Add30~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add30~33_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(9)) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].y\(4) ) + ( \cordic_pipelined_1|Add30~30\ ))
-- \cordic_pipelined_1|Add30~34\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(9)) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].y\(4) ) + ( \cordic_pipelined_1|Add30~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(9),
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(4),
	cin => \cordic_pipelined_1|Add30~30\,
	sumout => \cordic_pipelined_1|Add30~33_sumout\,
	cout => \cordic_pipelined_1|Add30~34\);

-- Location: MLABCELL_X25_Y22_N18
\cordic_pipelined_1|Add30~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add30~37_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(10)) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].y\(5) ) + ( \cordic_pipelined_1|Add30~34\ ))
-- \cordic_pipelined_1|Add30~38\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(10)) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].y\(5) ) + ( \cordic_pipelined_1|Add30~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(10),
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(5),
	cin => \cordic_pipelined_1|Add30~34\,
	sumout => \cordic_pipelined_1|Add30~37_sumout\,
	cout => \cordic_pipelined_1|Add30~38\);

-- Location: MLABCELL_X25_Y22_N21
\cordic_pipelined_1|Add30~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add30~41_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(11)) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].y\(6) ) + ( \cordic_pipelined_1|Add30~38\ ))
-- \cordic_pipelined_1|Add30~42\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(11)) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].y\(6) ) + ( \cordic_pipelined_1|Add30~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(11),
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(6),
	cin => \cordic_pipelined_1|Add30~38\,
	sumout => \cordic_pipelined_1|Add30~41_sumout\,
	cout => \cordic_pipelined_1|Add30~42\);

-- Location: MLABCELL_X25_Y22_N24
\cordic_pipelined_1|Add30~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add30~45_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(12)) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].y\(7) ) + ( \cordic_pipelined_1|Add30~42\ ))
-- \cordic_pipelined_1|Add30~46\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(12)) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].y\(7) ) + ( \cordic_pipelined_1|Add30~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(7),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(12),
	cin => \cordic_pipelined_1|Add30~42\,
	sumout => \cordic_pipelined_1|Add30~45_sumout\,
	cout => \cordic_pipelined_1|Add30~46\);

-- Location: MLABCELL_X25_Y22_N27
\cordic_pipelined_1|Add30~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add30~49_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(13)) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].y\(8) ) + ( \cordic_pipelined_1|Add30~46\ ))
-- \cordic_pipelined_1|Add30~50\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(13)) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].y\(8) ) + ( \cordic_pipelined_1|Add30~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(8),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(13),
	cin => \cordic_pipelined_1|Add30~46\,
	sumout => \cordic_pipelined_1|Add30~49_sumout\,
	cout => \cordic_pipelined_1|Add30~50\);

-- Location: MLABCELL_X25_Y22_N30
\cordic_pipelined_1|Add30~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add30~53_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[1].y\(9) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(14)) ) + ( \cordic_pipelined_1|Add30~50\ ))
-- \cordic_pipelined_1|Add30~54\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[1].y\(9) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(14)) ) + ( \cordic_pipelined_1|Add30~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(14),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(9),
	cin => \cordic_pipelined_1|Add30~50\,
	sumout => \cordic_pipelined_1|Add30~53_sumout\,
	cout => \cordic_pipelined_1|Add30~54\);

-- Location: MLABCELL_X25_Y22_N33
\cordic_pipelined_1|Add30~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add30~57_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[1].y\(10) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(15)) ) + ( \cordic_pipelined_1|Add30~54\ ))
-- \cordic_pipelined_1|Add30~58\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[1].y\(10) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(15)) ) + ( \cordic_pipelined_1|Add30~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(10),
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(15),
	cin => \cordic_pipelined_1|Add30~54\,
	sumout => \cordic_pipelined_1|Add30~57_sumout\,
	cout => \cordic_pipelined_1|Add30~58\);

-- Location: MLABCELL_X25_Y22_N36
\cordic_pipelined_1|Add30~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add30~61_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[1].y\(11) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(16)) ) + ( \cordic_pipelined_1|Add30~58\ ))
-- \cordic_pipelined_1|Add30~62\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[1].y\(11) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(16)) ) + ( \cordic_pipelined_1|Add30~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(11),
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(16),
	cin => \cordic_pipelined_1|Add30~58\,
	sumout => \cordic_pipelined_1|Add30~61_sumout\,
	cout => \cordic_pipelined_1|Add30~62\);

-- Location: MLABCELL_X25_Y22_N39
\cordic_pipelined_1|Add30~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add30~65_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[1].y\(12) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(16)) ) + ( \cordic_pipelined_1|Add30~62\ ))
-- \cordic_pipelined_1|Add30~66\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[1].y\(12) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(16)) ) + ( \cordic_pipelined_1|Add30~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(12),
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(16),
	cin => \cordic_pipelined_1|Add30~62\,
	sumout => \cordic_pipelined_1|Add30~65_sumout\,
	cout => \cordic_pipelined_1|Add30~66\);

-- Location: MLABCELL_X25_Y22_N42
\cordic_pipelined_1|Add30~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add30~13_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].y\(13) ) + ( \cordic_pipelined_1|Add30~66\ ))
-- \cordic_pipelined_1|Add30~14\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[1].y\(13) ) + ( \cordic_pipelined_1|Add30~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(16),
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(13),
	cin => \cordic_pipelined_1|Add30~66\,
	sumout => \cordic_pipelined_1|Add30~13_sumout\,
	cout => \cordic_pipelined_1|Add30~14\);

-- Location: MLABCELL_X25_Y22_N45
\cordic_pipelined_1|Add30~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add30~9_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[1].y\(14) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(16)) ) + ( \cordic_pipelined_1|Add30~14\ ))
-- \cordic_pipelined_1|Add30~10\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[1].y\(14) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(16)) ) + ( \cordic_pipelined_1|Add30~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(14),
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(16),
	cin => \cordic_pipelined_1|Add30~14\,
	sumout => \cordic_pipelined_1|Add30~9_sumout\,
	cout => \cordic_pipelined_1|Add30~10\);

-- Location: MLABCELL_X25_Y22_N48
\cordic_pipelined_1|Add30~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add30~5_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[1].y\(15) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(16)) ) + ( \cordic_pipelined_1|Add30~10\ ))
-- \cordic_pipelined_1|Add30~6\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[1].y\(15) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(16)) ) + ( \cordic_pipelined_1|Add30~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(16),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(15),
	cin => \cordic_pipelined_1|Add30~10\,
	sumout => \cordic_pipelined_1|Add30~5_sumout\,
	cout => \cordic_pipelined_1|Add30~6\);

-- Location: MLABCELL_X25_Y22_N51
\cordic_pipelined_1|Add30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add30~1_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[1].y\(16) ) + ( !\cordic_pipelined_1|cordic_rec_reg[1].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[1].x\(16)) ) + ( \cordic_pipelined_1|Add30~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].y\(16),
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[1].x\(16),
	cin => \cordic_pipelined_1|Add30~6\,
	sumout => \cordic_pipelined_1|Add30~1_sumout\);

-- Location: LABCELL_X24_Y22_N0
\cordic_pipelined_1|Add36~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add36~70_cout\ = CARRY(( \cordic_pipelined_1|Add34~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	cin => GND,
	cout => \cordic_pipelined_1|Add36~70_cout\);

-- Location: LABCELL_X24_Y22_N3
\cordic_pipelined_1|Add36~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add36~9_sumout\ = SUM(( \cordic_pipelined_1|Add30~17_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~37_sumout\) ) + ( \cordic_pipelined_1|Add36~70_cout\ ))
-- \cordic_pipelined_1|Add36~10\ = CARRY(( \cordic_pipelined_1|Add30~17_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~37_sumout\) ) + ( \cordic_pipelined_1|Add36~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add32~37_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add30~17_sumout\,
	cin => \cordic_pipelined_1|Add36~70_cout\,
	sumout => \cordic_pipelined_1|Add36~9_sumout\,
	cout => \cordic_pipelined_1|Add36~10\);

-- Location: LABCELL_X24_Y22_N6
\cordic_pipelined_1|Add36~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add36~13_sumout\ = SUM(( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~33_sumout\) ) + ( \cordic_pipelined_1|Add30~21_sumout\ ) + ( \cordic_pipelined_1|Add36~10\ ))
-- \cordic_pipelined_1|Add36~14\ = CARRY(( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~33_sumout\) ) + ( \cordic_pipelined_1|Add30~21_sumout\ ) + ( \cordic_pipelined_1|Add36~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add30~21_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add32~33_sumout\,
	cin => \cordic_pipelined_1|Add36~10\,
	sumout => \cordic_pipelined_1|Add36~13_sumout\,
	cout => \cordic_pipelined_1|Add36~14\);

-- Location: LABCELL_X24_Y22_N9
\cordic_pipelined_1|Add36~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add36~17_sumout\ = SUM(( \cordic_pipelined_1|Add30~25_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~29_sumout\) ) + ( \cordic_pipelined_1|Add36~14\ ))
-- \cordic_pipelined_1|Add36~18\ = CARRY(( \cordic_pipelined_1|Add30~25_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~29_sumout\) ) + ( \cordic_pipelined_1|Add36~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add32~29_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add30~25_sumout\,
	cin => \cordic_pipelined_1|Add36~14\,
	sumout => \cordic_pipelined_1|Add36~17_sumout\,
	cout => \cordic_pipelined_1|Add36~18\);

-- Location: LABCELL_X24_Y22_N12
\cordic_pipelined_1|Add36~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add36~21_sumout\ = SUM(( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~25_sumout\) ) + ( \cordic_pipelined_1|Add30~29_sumout\ ) + ( \cordic_pipelined_1|Add36~18\ ))
-- \cordic_pipelined_1|Add36~22\ = CARRY(( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~25_sumout\) ) + ( \cordic_pipelined_1|Add30~29_sumout\ ) + ( \cordic_pipelined_1|Add36~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add32~25_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add30~29_sumout\,
	cin => \cordic_pipelined_1|Add36~18\,
	sumout => \cordic_pipelined_1|Add36~21_sumout\,
	cout => \cordic_pipelined_1|Add36~22\);

-- Location: LABCELL_X24_Y22_N15
\cordic_pipelined_1|Add36~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add36~25_sumout\ = SUM(( \cordic_pipelined_1|Add30~33_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~21_sumout\) ) + ( \cordic_pipelined_1|Add36~22\ ))
-- \cordic_pipelined_1|Add36~26\ = CARRY(( \cordic_pipelined_1|Add30~33_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~21_sumout\) ) + ( \cordic_pipelined_1|Add36~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add30~33_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add32~21_sumout\,
	cin => \cordic_pipelined_1|Add36~22\,
	sumout => \cordic_pipelined_1|Add36~25_sumout\,
	cout => \cordic_pipelined_1|Add36~26\);

-- Location: LABCELL_X24_Y22_N18
\cordic_pipelined_1|Add36~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add36~29_sumout\ = SUM(( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~17_sumout\) ) + ( \cordic_pipelined_1|Add30~37_sumout\ ) + ( \cordic_pipelined_1|Add36~26\ ))
-- \cordic_pipelined_1|Add36~30\ = CARRY(( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~17_sumout\) ) + ( \cordic_pipelined_1|Add30~37_sumout\ ) + ( \cordic_pipelined_1|Add36~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add32~17_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add30~37_sumout\,
	cin => \cordic_pipelined_1|Add36~26\,
	sumout => \cordic_pipelined_1|Add36~29_sumout\,
	cout => \cordic_pipelined_1|Add36~30\);

-- Location: LABCELL_X24_Y22_N21
\cordic_pipelined_1|Add36~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add36~33_sumout\ = SUM(( \cordic_pipelined_1|Add30~41_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~13_sumout\) ) + ( \cordic_pipelined_1|Add36~30\ ))
-- \cordic_pipelined_1|Add36~34\ = CARRY(( \cordic_pipelined_1|Add30~41_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~13_sumout\) ) + ( \cordic_pipelined_1|Add36~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add32~13_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add30~41_sumout\,
	cin => \cordic_pipelined_1|Add36~30\,
	sumout => \cordic_pipelined_1|Add36~33_sumout\,
	cout => \cordic_pipelined_1|Add36~34\);

-- Location: LABCELL_X24_Y22_N24
\cordic_pipelined_1|Add36~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add36~37_sumout\ = SUM(( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~9_sumout\) ) + ( \cordic_pipelined_1|Add30~45_sumout\ ) + ( \cordic_pipelined_1|Add36~34\ ))
-- \cordic_pipelined_1|Add36~38\ = CARRY(( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~9_sumout\) ) + ( \cordic_pipelined_1|Add30~45_sumout\ ) + ( \cordic_pipelined_1|Add36~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add32~9_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add30~45_sumout\,
	cin => \cordic_pipelined_1|Add36~34\,
	sumout => \cordic_pipelined_1|Add36~37_sumout\,
	cout => \cordic_pipelined_1|Add36~38\);

-- Location: LABCELL_X24_Y22_N27
\cordic_pipelined_1|Add36~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add36~41_sumout\ = SUM(( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~5_sumout\) ) + ( \cordic_pipelined_1|Add30~49_sumout\ ) + ( \cordic_pipelined_1|Add36~38\ ))
-- \cordic_pipelined_1|Add36~42\ = CARRY(( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~5_sumout\) ) + ( \cordic_pipelined_1|Add30~49_sumout\ ) + ( \cordic_pipelined_1|Add36~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add30~49_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add32~5_sumout\,
	cin => \cordic_pipelined_1|Add36~38\,
	sumout => \cordic_pipelined_1|Add36~41_sumout\,
	cout => \cordic_pipelined_1|Add36~42\);

-- Location: LABCELL_X24_Y22_N30
\cordic_pipelined_1|Add36~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add36~45_sumout\ = SUM(( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~41_sumout\) ) + ( \cordic_pipelined_1|Add30~53_sumout\ ) + ( \cordic_pipelined_1|Add36~42\ ))
-- \cordic_pipelined_1|Add36~46\ = CARRY(( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~41_sumout\) ) + ( \cordic_pipelined_1|Add30~53_sumout\ ) + ( \cordic_pipelined_1|Add36~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add30~53_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add32~41_sumout\,
	cin => \cordic_pipelined_1|Add36~42\,
	sumout => \cordic_pipelined_1|Add36~45_sumout\,
	cout => \cordic_pipelined_1|Add36~46\);

-- Location: LABCELL_X24_Y22_N33
\cordic_pipelined_1|Add36~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add36~49_sumout\ = SUM(( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~1_sumout\) ) + ( \cordic_pipelined_1|Add30~57_sumout\ ) + ( \cordic_pipelined_1|Add36~46\ ))
-- \cordic_pipelined_1|Add36~50\ = CARRY(( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~1_sumout\) ) + ( \cordic_pipelined_1|Add30~57_sumout\ ) + ( \cordic_pipelined_1|Add36~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add30~57_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add32~1_sumout\,
	cin => \cordic_pipelined_1|Add36~46\,
	sumout => \cordic_pipelined_1|Add36~49_sumout\,
	cout => \cordic_pipelined_1|Add36~50\);

-- Location: LABCELL_X24_Y22_N36
\cordic_pipelined_1|Add36~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add36~53_sumout\ = SUM(( \cordic_pipelined_1|Add30~61_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~1_sumout\) ) + ( \cordic_pipelined_1|Add36~50\ ))
-- \cordic_pipelined_1|Add36~54\ = CARRY(( \cordic_pipelined_1|Add30~61_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~1_sumout\) ) + ( \cordic_pipelined_1|Add36~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add32~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add30~61_sumout\,
	cin => \cordic_pipelined_1|Add36~50\,
	sumout => \cordic_pipelined_1|Add36~53_sumout\,
	cout => \cordic_pipelined_1|Add36~54\);

-- Location: LABCELL_X24_Y22_N39
\cordic_pipelined_1|Add36~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add36~57_sumout\ = SUM(( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~1_sumout\) ) + ( \cordic_pipelined_1|Add30~65_sumout\ ) + ( \cordic_pipelined_1|Add36~54\ ))
-- \cordic_pipelined_1|Add36~58\ = CARRY(( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~1_sumout\) ) + ( \cordic_pipelined_1|Add30~65_sumout\ ) + ( \cordic_pipelined_1|Add36~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add30~65_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add32~1_sumout\,
	cin => \cordic_pipelined_1|Add36~54\,
	sumout => \cordic_pipelined_1|Add36~57_sumout\,
	cout => \cordic_pipelined_1|Add36~58\);

-- Location: LABCELL_X24_Y22_N42
\cordic_pipelined_1|Add36~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add36~61_sumout\ = SUM(( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~1_sumout\) ) + ( \cordic_pipelined_1|Add30~13_sumout\ ) + ( \cordic_pipelined_1|Add36~58\ ))
-- \cordic_pipelined_1|Add36~62\ = CARRY(( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~1_sumout\) ) + ( \cordic_pipelined_1|Add30~13_sumout\ ) + ( \cordic_pipelined_1|Add36~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add30~13_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add32~1_sumout\,
	cin => \cordic_pipelined_1|Add36~58\,
	sumout => \cordic_pipelined_1|Add36~61_sumout\,
	cout => \cordic_pipelined_1|Add36~62\);

-- Location: LABCELL_X24_Y22_N45
\cordic_pipelined_1|Add36~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add36~65_sumout\ = SUM(( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~1_sumout\) ) + ( \cordic_pipelined_1|Add30~9_sumout\ ) + ( \cordic_pipelined_1|Add36~62\ ))
-- \cordic_pipelined_1|Add36~66\ = CARRY(( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~1_sumout\) ) + ( \cordic_pipelined_1|Add30~9_sumout\ ) + ( \cordic_pipelined_1|Add36~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add32~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add30~9_sumout\,
	cin => \cordic_pipelined_1|Add36~62\,
	sumout => \cordic_pipelined_1|Add36~65_sumout\,
	cout => \cordic_pipelined_1|Add36~66\);

-- Location: LABCELL_X24_Y22_N48
\cordic_pipelined_1|Add36~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add36~5_sumout\ = SUM(( \cordic_pipelined_1|Add30~5_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~1_sumout\) ) + ( \cordic_pipelined_1|Add36~66\ ))
-- \cordic_pipelined_1|Add36~6\ = CARRY(( \cordic_pipelined_1|Add30~5_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~1_sumout\) ) + ( \cordic_pipelined_1|Add36~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add32~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add30~5_sumout\,
	cin => \cordic_pipelined_1|Add36~66\,
	sumout => \cordic_pipelined_1|Add36~5_sumout\,
	cout => \cordic_pipelined_1|Add36~6\);

-- Location: LABCELL_X24_Y22_N51
\cordic_pipelined_1|Add36~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add36~1_sumout\ = SUM(( !\cordic_pipelined_1|Add34~1_sumout\ $ (!\cordic_pipelined_1|Add32~1_sumout\) ) + ( \cordic_pipelined_1|Add30~1_sumout\ ) + ( \cordic_pipelined_1|Add36~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add32~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add30~1_sumout\,
	cin => \cordic_pipelined_1|Add36~6\,
	sumout => \cordic_pipelined_1|Add36~1_sumout\);

-- Location: LABCELL_X22_Y22_N0
\cordic_pipelined_1|Add38~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add38~70_cout\ = CARRY(( !\cordic_pipelined_1|Add34~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	cin => GND,
	cout => \cordic_pipelined_1|Add38~70_cout\);

-- Location: LABCELL_X22_Y22_N3
\cordic_pipelined_1|Add38~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add38~65_sumout\ = SUM(( \cordic_pipelined_1|Add32~65_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~41_sumout\) ) + ( \cordic_pipelined_1|Add38~70_cout\ ))
-- \cordic_pipelined_1|Add38~66\ = CARRY(( \cordic_pipelined_1|Add32~65_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~41_sumout\) ) + ( \cordic_pipelined_1|Add38~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add30~41_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add32~65_sumout\,
	cin => \cordic_pipelined_1|Add38~70_cout\,
	sumout => \cordic_pipelined_1|Add38~65_sumout\,
	cout => \cordic_pipelined_1|Add38~66\);

-- Location: LABCELL_X22_Y22_N6
\cordic_pipelined_1|Add38~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add38~61_sumout\ = SUM(( \cordic_pipelined_1|Add32~61_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~45_sumout\) ) + ( \cordic_pipelined_1|Add38~66\ ))
-- \cordic_pipelined_1|Add38~62\ = CARRY(( \cordic_pipelined_1|Add32~61_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~45_sumout\) ) + ( \cordic_pipelined_1|Add38~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add30~45_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add32~61_sumout\,
	cin => \cordic_pipelined_1|Add38~66\,
	sumout => \cordic_pipelined_1|Add38~61_sumout\,
	cout => \cordic_pipelined_1|Add38~62\);

-- Location: LABCELL_X22_Y22_N9
\cordic_pipelined_1|Add38~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add38~57_sumout\ = SUM(( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~49_sumout\) ) + ( \cordic_pipelined_1|Add32~57_sumout\ ) + ( \cordic_pipelined_1|Add38~62\ ))
-- \cordic_pipelined_1|Add38~58\ = CARRY(( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~49_sumout\) ) + ( \cordic_pipelined_1|Add32~57_sumout\ ) + ( \cordic_pipelined_1|Add38~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add32~57_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add30~49_sumout\,
	cin => \cordic_pipelined_1|Add38~62\,
	sumout => \cordic_pipelined_1|Add38~57_sumout\,
	cout => \cordic_pipelined_1|Add38~58\);

-- Location: LABCELL_X22_Y22_N12
\cordic_pipelined_1|Add38~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add38~53_sumout\ = SUM(( \cordic_pipelined_1|Add32~53_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~53_sumout\) ) + ( \cordic_pipelined_1|Add38~58\ ))
-- \cordic_pipelined_1|Add38~54\ = CARRY(( \cordic_pipelined_1|Add32~53_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~53_sumout\) ) + ( \cordic_pipelined_1|Add38~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add30~53_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add32~53_sumout\,
	cin => \cordic_pipelined_1|Add38~58\,
	sumout => \cordic_pipelined_1|Add38~53_sumout\,
	cout => \cordic_pipelined_1|Add38~54\);

-- Location: LABCELL_X22_Y22_N15
\cordic_pipelined_1|Add38~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add38~49_sumout\ = SUM(( \cordic_pipelined_1|Add32~49_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~57_sumout\) ) + ( \cordic_pipelined_1|Add38~54\ ))
-- \cordic_pipelined_1|Add38~50\ = CARRY(( \cordic_pipelined_1|Add32~49_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~57_sumout\) ) + ( \cordic_pipelined_1|Add38~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add30~57_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add32~49_sumout\,
	cin => \cordic_pipelined_1|Add38~54\,
	sumout => \cordic_pipelined_1|Add38~49_sumout\,
	cout => \cordic_pipelined_1|Add38~50\);

-- Location: LABCELL_X22_Y22_N18
\cordic_pipelined_1|Add38~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add38~45_sumout\ = SUM(( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~61_sumout\) ) + ( \cordic_pipelined_1|Add32~45_sumout\ ) + ( \cordic_pipelined_1|Add38~50\ ))
-- \cordic_pipelined_1|Add38~46\ = CARRY(( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~61_sumout\) ) + ( \cordic_pipelined_1|Add32~45_sumout\ ) + ( \cordic_pipelined_1|Add38~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add32~45_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add30~61_sumout\,
	cin => \cordic_pipelined_1|Add38~50\,
	sumout => \cordic_pipelined_1|Add38~45_sumout\,
	cout => \cordic_pipelined_1|Add38~46\);

-- Location: LABCELL_X22_Y22_N21
\cordic_pipelined_1|Add38~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add38~41_sumout\ = SUM(( \cordic_pipelined_1|Add32~37_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~65_sumout\) ) + ( \cordic_pipelined_1|Add38~46\ ))
-- \cordic_pipelined_1|Add38~42\ = CARRY(( \cordic_pipelined_1|Add32~37_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~65_sumout\) ) + ( \cordic_pipelined_1|Add38~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add30~65_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add32~37_sumout\,
	cin => \cordic_pipelined_1|Add38~46\,
	sumout => \cordic_pipelined_1|Add38~41_sumout\,
	cout => \cordic_pipelined_1|Add38~42\);

-- Location: LABCELL_X22_Y22_N24
\cordic_pipelined_1|Add38~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add38~33_sumout\ = SUM(( \cordic_pipelined_1|Add32~33_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~13_sumout\) ) + ( \cordic_pipelined_1|Add38~42\ ))
-- \cordic_pipelined_1|Add38~34\ = CARRY(( \cordic_pipelined_1|Add32~33_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~13_sumout\) ) + ( \cordic_pipelined_1|Add38~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add30~13_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add32~33_sumout\,
	cin => \cordic_pipelined_1|Add38~42\,
	sumout => \cordic_pipelined_1|Add38~33_sumout\,
	cout => \cordic_pipelined_1|Add38~34\);

-- Location: LABCELL_X22_Y22_N27
\cordic_pipelined_1|Add38~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add38~29_sumout\ = SUM(( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~9_sumout\) ) + ( \cordic_pipelined_1|Add32~29_sumout\ ) + ( \cordic_pipelined_1|Add38~34\ ))
-- \cordic_pipelined_1|Add38~30\ = CARRY(( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~9_sumout\) ) + ( \cordic_pipelined_1|Add32~29_sumout\ ) + ( \cordic_pipelined_1|Add38~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add32~29_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add30~9_sumout\,
	cin => \cordic_pipelined_1|Add38~34\,
	sumout => \cordic_pipelined_1|Add38~29_sumout\,
	cout => \cordic_pipelined_1|Add38~30\);

-- Location: LABCELL_X22_Y22_N30
\cordic_pipelined_1|Add38~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add38~25_sumout\ = SUM(( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~5_sumout\) ) + ( \cordic_pipelined_1|Add32~25_sumout\ ) + ( \cordic_pipelined_1|Add38~30\ ))
-- \cordic_pipelined_1|Add38~26\ = CARRY(( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~5_sumout\) ) + ( \cordic_pipelined_1|Add32~25_sumout\ ) + ( \cordic_pipelined_1|Add38~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add32~25_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add30~5_sumout\,
	cin => \cordic_pipelined_1|Add38~30\,
	sumout => \cordic_pipelined_1|Add38~25_sumout\,
	cout => \cordic_pipelined_1|Add38~26\);

-- Location: LABCELL_X22_Y22_N33
\cordic_pipelined_1|Add38~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add38~21_sumout\ = SUM(( \cordic_pipelined_1|Add32~21_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~1_sumout\) ) + ( \cordic_pipelined_1|Add38~26\ ))
-- \cordic_pipelined_1|Add38~22\ = CARRY(( \cordic_pipelined_1|Add32~21_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~1_sumout\) ) + ( \cordic_pipelined_1|Add38~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add32~21_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add30~1_sumout\,
	cin => \cordic_pipelined_1|Add38~26\,
	sumout => \cordic_pipelined_1|Add38~21_sumout\,
	cout => \cordic_pipelined_1|Add38~22\);

-- Location: LABCELL_X22_Y22_N36
\cordic_pipelined_1|Add38~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add38~17_sumout\ = SUM(( \cordic_pipelined_1|Add32~17_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~1_sumout\) ) + ( \cordic_pipelined_1|Add38~22\ ))
-- \cordic_pipelined_1|Add38~18\ = CARRY(( \cordic_pipelined_1|Add32~17_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~1_sumout\) ) + ( \cordic_pipelined_1|Add38~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add32~17_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add30~1_sumout\,
	cin => \cordic_pipelined_1|Add38~22\,
	sumout => \cordic_pipelined_1|Add38~17_sumout\,
	cout => \cordic_pipelined_1|Add38~18\);

-- Location: LABCELL_X22_Y22_N39
\cordic_pipelined_1|Add38~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add38~13_sumout\ = SUM(( \cordic_pipelined_1|Add32~13_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~1_sumout\) ) + ( \cordic_pipelined_1|Add38~18\ ))
-- \cordic_pipelined_1|Add38~14\ = CARRY(( \cordic_pipelined_1|Add32~13_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~1_sumout\) ) + ( \cordic_pipelined_1|Add38~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add32~13_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add30~1_sumout\,
	cin => \cordic_pipelined_1|Add38~18\,
	sumout => \cordic_pipelined_1|Add38~13_sumout\,
	cout => \cordic_pipelined_1|Add38~14\);

-- Location: LABCELL_X22_Y22_N42
\cordic_pipelined_1|Add38~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add38~9_sumout\ = SUM(( \cordic_pipelined_1|Add32~9_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~1_sumout\) ) + ( \cordic_pipelined_1|Add38~14\ ))
-- \cordic_pipelined_1|Add38~10\ = CARRY(( \cordic_pipelined_1|Add32~9_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~1_sumout\) ) + ( \cordic_pipelined_1|Add38~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add32~9_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add30~1_sumout\,
	cin => \cordic_pipelined_1|Add38~14\,
	sumout => \cordic_pipelined_1|Add38~9_sumout\,
	cout => \cordic_pipelined_1|Add38~10\);

-- Location: LABCELL_X22_Y22_N45
\cordic_pipelined_1|Add38~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add38~5_sumout\ = SUM(( \cordic_pipelined_1|Add32~5_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~1_sumout\) ) + ( \cordic_pipelined_1|Add38~10\ ))
-- \cordic_pipelined_1|Add38~6\ = CARRY(( \cordic_pipelined_1|Add32~5_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~1_sumout\) ) + ( \cordic_pipelined_1|Add38~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add32~5_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add30~1_sumout\,
	cin => \cordic_pipelined_1|Add38~10\,
	sumout => \cordic_pipelined_1|Add38~5_sumout\,
	cout => \cordic_pipelined_1|Add38~6\);

-- Location: LABCELL_X22_Y22_N48
\cordic_pipelined_1|Add38~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add38~37_sumout\ = SUM(( \cordic_pipelined_1|Add32~41_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~1_sumout\) ) + ( \cordic_pipelined_1|Add38~6\ ))
-- \cordic_pipelined_1|Add38~38\ = CARRY(( \cordic_pipelined_1|Add32~41_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~1_sumout\) ) + ( \cordic_pipelined_1|Add38~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add32~41_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add30~1_sumout\,
	cin => \cordic_pipelined_1|Add38~6\,
	sumout => \cordic_pipelined_1|Add38~37_sumout\,
	cout => \cordic_pipelined_1|Add38~38\);

-- Location: LABCELL_X22_Y22_N51
\cordic_pipelined_1|Add38~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add38~1_sumout\ = SUM(( \cordic_pipelined_1|Add32~1_sumout\ ) + ( !\cordic_pipelined_1|Add34~1_sumout\ $ (\cordic_pipelined_1|Add30~1_sumout\) ) + ( \cordic_pipelined_1|Add38~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add34~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add32~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add30~1_sumout\,
	cin => \cordic_pipelined_1|Add38~38\,
	sumout => \cordic_pipelined_1|Add38~1_sumout\);

-- Location: MLABCELL_X21_Y22_N0
\cordic_pipelined_1|Add44~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add44~70_cout\ = CARRY(( !\cordic_pipelined_1|Add40~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	cin => GND,
	cout => \cordic_pipelined_1|Add44~70_cout\);

-- Location: MLABCELL_X21_Y22_N3
\cordic_pipelined_1|Add44~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add44~65_sumout\ = SUM(( \cordic_pipelined_1|Add38~65_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~37_sumout\) ) + ( \cordic_pipelined_1|Add44~70_cout\ ))
-- \cordic_pipelined_1|Add44~66\ = CARRY(( \cordic_pipelined_1|Add38~65_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~37_sumout\) ) + ( \cordic_pipelined_1|Add44~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add36~37_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add38~65_sumout\,
	cin => \cordic_pipelined_1|Add44~70_cout\,
	sumout => \cordic_pipelined_1|Add44~65_sumout\,
	cout => \cordic_pipelined_1|Add44~66\);

-- Location: MLABCELL_X21_Y22_N6
\cordic_pipelined_1|Add44~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add44~61_sumout\ = SUM(( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~41_sumout\) ) + ( \cordic_pipelined_1|Add38~61_sumout\ ) + ( \cordic_pipelined_1|Add44~66\ ))
-- \cordic_pipelined_1|Add44~62\ = CARRY(( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~41_sumout\) ) + ( \cordic_pipelined_1|Add38~61_sumout\ ) + ( \cordic_pipelined_1|Add44~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add38~61_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add36~41_sumout\,
	cin => \cordic_pipelined_1|Add44~66\,
	sumout => \cordic_pipelined_1|Add44~61_sumout\,
	cout => \cordic_pipelined_1|Add44~62\);

-- Location: MLABCELL_X21_Y22_N9
\cordic_pipelined_1|Add44~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add44~57_sumout\ = SUM(( \cordic_pipelined_1|Add38~57_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~45_sumout\) ) + ( \cordic_pipelined_1|Add44~62\ ))
-- \cordic_pipelined_1|Add44~58\ = CARRY(( \cordic_pipelined_1|Add38~57_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~45_sumout\) ) + ( \cordic_pipelined_1|Add44~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add36~45_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add38~57_sumout\,
	cin => \cordic_pipelined_1|Add44~62\,
	sumout => \cordic_pipelined_1|Add44~57_sumout\,
	cout => \cordic_pipelined_1|Add44~58\);

-- Location: MLABCELL_X21_Y22_N12
\cordic_pipelined_1|Add44~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add44~53_sumout\ = SUM(( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~49_sumout\) ) + ( \cordic_pipelined_1|Add38~53_sumout\ ) + ( \cordic_pipelined_1|Add44~58\ ))
-- \cordic_pipelined_1|Add44~54\ = CARRY(( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~49_sumout\) ) + ( \cordic_pipelined_1|Add38~53_sumout\ ) + ( \cordic_pipelined_1|Add44~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add36~49_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add38~53_sumout\,
	cin => \cordic_pipelined_1|Add44~58\,
	sumout => \cordic_pipelined_1|Add44~53_sumout\,
	cout => \cordic_pipelined_1|Add44~54\);

-- Location: MLABCELL_X21_Y22_N15
\cordic_pipelined_1|Add44~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add44~49_sumout\ = SUM(( \cordic_pipelined_1|Add38~49_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~53_sumout\) ) + ( \cordic_pipelined_1|Add44~54\ ))
-- \cordic_pipelined_1|Add44~50\ = CARRY(( \cordic_pipelined_1|Add38~49_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~53_sumout\) ) + ( \cordic_pipelined_1|Add44~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add36~53_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add38~49_sumout\,
	cin => \cordic_pipelined_1|Add44~54\,
	sumout => \cordic_pipelined_1|Add44~49_sumout\,
	cout => \cordic_pipelined_1|Add44~50\);

-- Location: MLABCELL_X21_Y22_N18
\cordic_pipelined_1|Add44~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add44~45_sumout\ = SUM(( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~57_sumout\) ) + ( \cordic_pipelined_1|Add38~45_sumout\ ) + ( \cordic_pipelined_1|Add44~50\ ))
-- \cordic_pipelined_1|Add44~46\ = CARRY(( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~57_sumout\) ) + ( \cordic_pipelined_1|Add38~45_sumout\ ) + ( \cordic_pipelined_1|Add44~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add36~57_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add38~45_sumout\,
	cin => \cordic_pipelined_1|Add44~50\,
	sumout => \cordic_pipelined_1|Add44~45_sumout\,
	cout => \cordic_pipelined_1|Add44~46\);

-- Location: MLABCELL_X21_Y22_N21
\cordic_pipelined_1|Add44~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add44~41_sumout\ = SUM(( \cordic_pipelined_1|Add38~41_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~61_sumout\) ) + ( \cordic_pipelined_1|Add44~46\ ))
-- \cordic_pipelined_1|Add44~42\ = CARRY(( \cordic_pipelined_1|Add38~41_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~61_sumout\) ) + ( \cordic_pipelined_1|Add44~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add36~61_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add38~41_sumout\,
	cin => \cordic_pipelined_1|Add44~46\,
	sumout => \cordic_pipelined_1|Add44~41_sumout\,
	cout => \cordic_pipelined_1|Add44~42\);

-- Location: MLABCELL_X21_Y22_N24
\cordic_pipelined_1|Add44~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add44~37_sumout\ = SUM(( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~65_sumout\) ) + ( \cordic_pipelined_1|Add38~33_sumout\ ) + ( \cordic_pipelined_1|Add44~42\ ))
-- \cordic_pipelined_1|Add44~38\ = CARRY(( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~65_sumout\) ) + ( \cordic_pipelined_1|Add38~33_sumout\ ) + ( \cordic_pipelined_1|Add44~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add36~65_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add38~33_sumout\,
	cin => \cordic_pipelined_1|Add44~42\,
	sumout => \cordic_pipelined_1|Add44~37_sumout\,
	cout => \cordic_pipelined_1|Add44~38\);

-- Location: MLABCELL_X21_Y22_N27
\cordic_pipelined_1|Add44~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add44~29_sumout\ = SUM(( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~5_sumout\) ) + ( \cordic_pipelined_1|Add38~29_sumout\ ) + ( \cordic_pipelined_1|Add44~38\ ))
-- \cordic_pipelined_1|Add44~30\ = CARRY(( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~5_sumout\) ) + ( \cordic_pipelined_1|Add38~29_sumout\ ) + ( \cordic_pipelined_1|Add44~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add38~29_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add36~5_sumout\,
	cin => \cordic_pipelined_1|Add44~38\,
	sumout => \cordic_pipelined_1|Add44~29_sumout\,
	cout => \cordic_pipelined_1|Add44~30\);

-- Location: MLABCELL_X21_Y22_N30
\cordic_pipelined_1|Add44~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add44~25_sumout\ = SUM(( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~1_sumout\) ) + ( \cordic_pipelined_1|Add38~25_sumout\ ) + ( \cordic_pipelined_1|Add44~30\ ))
-- \cordic_pipelined_1|Add44~26\ = CARRY(( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~1_sumout\) ) + ( \cordic_pipelined_1|Add38~25_sumout\ ) + ( \cordic_pipelined_1|Add44~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add36~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add38~25_sumout\,
	cin => \cordic_pipelined_1|Add44~30\,
	sumout => \cordic_pipelined_1|Add44~25_sumout\,
	cout => \cordic_pipelined_1|Add44~26\);

-- Location: MLABCELL_X21_Y22_N33
\cordic_pipelined_1|Add44~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add44~21_sumout\ = SUM(( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~1_sumout\) ) + ( \cordic_pipelined_1|Add38~21_sumout\ ) + ( \cordic_pipelined_1|Add44~26\ ))
-- \cordic_pipelined_1|Add44~22\ = CARRY(( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~1_sumout\) ) + ( \cordic_pipelined_1|Add38~21_sumout\ ) + ( \cordic_pipelined_1|Add44~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add36~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add38~21_sumout\,
	cin => \cordic_pipelined_1|Add44~26\,
	sumout => \cordic_pipelined_1|Add44~21_sumout\,
	cout => \cordic_pipelined_1|Add44~22\);

-- Location: MLABCELL_X21_Y22_N36
\cordic_pipelined_1|Add44~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add44~17_sumout\ = SUM(( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~1_sumout\) ) + ( \cordic_pipelined_1|Add38~17_sumout\ ) + ( \cordic_pipelined_1|Add44~22\ ))
-- \cordic_pipelined_1|Add44~18\ = CARRY(( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~1_sumout\) ) + ( \cordic_pipelined_1|Add38~17_sumout\ ) + ( \cordic_pipelined_1|Add44~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add38~17_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add36~1_sumout\,
	cin => \cordic_pipelined_1|Add44~22\,
	sumout => \cordic_pipelined_1|Add44~17_sumout\,
	cout => \cordic_pipelined_1|Add44~18\);

-- Location: MLABCELL_X21_Y22_N39
\cordic_pipelined_1|Add44~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add44~13_sumout\ = SUM(( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~1_sumout\) ) + ( \cordic_pipelined_1|Add38~13_sumout\ ) + ( \cordic_pipelined_1|Add44~18\ ))
-- \cordic_pipelined_1|Add44~14\ = CARRY(( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~1_sumout\) ) + ( \cordic_pipelined_1|Add38~13_sumout\ ) + ( \cordic_pipelined_1|Add44~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add36~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add38~13_sumout\,
	cin => \cordic_pipelined_1|Add44~18\,
	sumout => \cordic_pipelined_1|Add44~13_sumout\,
	cout => \cordic_pipelined_1|Add44~14\);

-- Location: MLABCELL_X21_Y22_N42
\cordic_pipelined_1|Add44~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add44~9_sumout\ = SUM(( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~1_sumout\) ) + ( \cordic_pipelined_1|Add38~9_sumout\ ) + ( \cordic_pipelined_1|Add44~14\ ))
-- \cordic_pipelined_1|Add44~10\ = CARRY(( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~1_sumout\) ) + ( \cordic_pipelined_1|Add38~9_sumout\ ) + ( \cordic_pipelined_1|Add44~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add38~9_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add36~1_sumout\,
	cin => \cordic_pipelined_1|Add44~14\,
	sumout => \cordic_pipelined_1|Add44~9_sumout\,
	cout => \cordic_pipelined_1|Add44~10\);

-- Location: MLABCELL_X21_Y22_N45
\cordic_pipelined_1|Add44~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add44~5_sumout\ = SUM(( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~1_sumout\) ) + ( \cordic_pipelined_1|Add38~5_sumout\ ) + ( \cordic_pipelined_1|Add44~10\ ))
-- \cordic_pipelined_1|Add44~6\ = CARRY(( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~1_sumout\) ) + ( \cordic_pipelined_1|Add38~5_sumout\ ) + ( \cordic_pipelined_1|Add44~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add36~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add38~5_sumout\,
	cin => \cordic_pipelined_1|Add44~10\,
	sumout => \cordic_pipelined_1|Add44~5_sumout\,
	cout => \cordic_pipelined_1|Add44~6\);

-- Location: MLABCELL_X21_Y22_N48
\cordic_pipelined_1|Add44~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add44~33_sumout\ = SUM(( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~1_sumout\) ) + ( \cordic_pipelined_1|Add38~37_sumout\ ) + ( \cordic_pipelined_1|Add44~6\ ))
-- \cordic_pipelined_1|Add44~34\ = CARRY(( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~1_sumout\) ) + ( \cordic_pipelined_1|Add38~37_sumout\ ) + ( \cordic_pipelined_1|Add44~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add38~37_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add36~1_sumout\,
	cin => \cordic_pipelined_1|Add44~6\,
	sumout => \cordic_pipelined_1|Add44~33_sumout\,
	cout => \cordic_pipelined_1|Add44~34\);

-- Location: MLABCELL_X21_Y22_N51
\cordic_pipelined_1|Add44~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add44~1_sumout\ = SUM(( !\cordic_pipelined_1|Add40~1_sumout\ $ (\cordic_pipelined_1|Add36~1_sumout\) ) + ( \cordic_pipelined_1|Add38~1_sumout\ ) + ( \cordic_pipelined_1|Add44~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add36~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add38~1_sumout\,
	cin => \cordic_pipelined_1|Add44~34\,
	sumout => \cordic_pipelined_1|Add44~1_sumout\);

-- Location: LABCELL_X23_Y22_N0
\cordic_pipelined_1|Add42~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add42~70_cout\ = CARRY(( \cordic_pipelined_1|Add40~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	cin => GND,
	cout => \cordic_pipelined_1|Add42~70_cout\);

-- Location: LABCELL_X23_Y22_N3
\cordic_pipelined_1|Add42~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add42~5_sumout\ = SUM(( \cordic_pipelined_1|Add36~9_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~33_sumout\) ) + ( \cordic_pipelined_1|Add42~70_cout\ ))
-- \cordic_pipelined_1|Add42~6\ = CARRY(( \cordic_pipelined_1|Add36~9_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~33_sumout\) ) + ( \cordic_pipelined_1|Add42~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add38~33_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add36~9_sumout\,
	cin => \cordic_pipelined_1|Add42~70_cout\,
	sumout => \cordic_pipelined_1|Add42~5_sumout\,
	cout => \cordic_pipelined_1|Add42~6\);

-- Location: LABCELL_X23_Y22_N6
\cordic_pipelined_1|Add42~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add42~9_sumout\ = SUM(( \cordic_pipelined_1|Add36~13_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~29_sumout\) ) + ( \cordic_pipelined_1|Add42~6\ ))
-- \cordic_pipelined_1|Add42~10\ = CARRY(( \cordic_pipelined_1|Add36~13_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~29_sumout\) ) + ( \cordic_pipelined_1|Add42~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add38~29_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add36~13_sumout\,
	cin => \cordic_pipelined_1|Add42~6\,
	sumout => \cordic_pipelined_1|Add42~9_sumout\,
	cout => \cordic_pipelined_1|Add42~10\);

-- Location: LABCELL_X23_Y22_N9
\cordic_pipelined_1|Add42~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add42~13_sumout\ = SUM(( \cordic_pipelined_1|Add36~17_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~25_sumout\) ) + ( \cordic_pipelined_1|Add42~10\ ))
-- \cordic_pipelined_1|Add42~14\ = CARRY(( \cordic_pipelined_1|Add36~17_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~25_sumout\) ) + ( \cordic_pipelined_1|Add42~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add36~17_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add38~25_sumout\,
	cin => \cordic_pipelined_1|Add42~10\,
	sumout => \cordic_pipelined_1|Add42~13_sumout\,
	cout => \cordic_pipelined_1|Add42~14\);

-- Location: LABCELL_X23_Y22_N12
\cordic_pipelined_1|Add42~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add42~17_sumout\ = SUM(( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~21_sumout\) ) + ( \cordic_pipelined_1|Add36~21_sumout\ ) + ( \cordic_pipelined_1|Add42~14\ ))
-- \cordic_pipelined_1|Add42~18\ = CARRY(( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~21_sumout\) ) + ( \cordic_pipelined_1|Add36~21_sumout\ ) + ( \cordic_pipelined_1|Add42~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add38~21_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add36~21_sumout\,
	cin => \cordic_pipelined_1|Add42~14\,
	sumout => \cordic_pipelined_1|Add42~17_sumout\,
	cout => \cordic_pipelined_1|Add42~18\);

-- Location: LABCELL_X23_Y22_N15
\cordic_pipelined_1|Add42~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add42~21_sumout\ = SUM(( \cordic_pipelined_1|Add36~25_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~17_sumout\) ) + ( \cordic_pipelined_1|Add42~18\ ))
-- \cordic_pipelined_1|Add42~22\ = CARRY(( \cordic_pipelined_1|Add36~25_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~17_sumout\) ) + ( \cordic_pipelined_1|Add42~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add38~17_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add36~25_sumout\,
	cin => \cordic_pipelined_1|Add42~18\,
	sumout => \cordic_pipelined_1|Add42~21_sumout\,
	cout => \cordic_pipelined_1|Add42~22\);

-- Location: LABCELL_X23_Y22_N18
\cordic_pipelined_1|Add42~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add42~25_sumout\ = SUM(( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~13_sumout\) ) + ( \cordic_pipelined_1|Add36~29_sumout\ ) + ( \cordic_pipelined_1|Add42~22\ ))
-- \cordic_pipelined_1|Add42~26\ = CARRY(( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~13_sumout\) ) + ( \cordic_pipelined_1|Add36~29_sumout\ ) + ( \cordic_pipelined_1|Add42~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add38~13_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add36~29_sumout\,
	cin => \cordic_pipelined_1|Add42~22\,
	sumout => \cordic_pipelined_1|Add42~25_sumout\,
	cout => \cordic_pipelined_1|Add42~26\);

-- Location: LABCELL_X23_Y22_N21
\cordic_pipelined_1|Add42~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add42~29_sumout\ = SUM(( \cordic_pipelined_1|Add36~33_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~9_sumout\) ) + ( \cordic_pipelined_1|Add42~26\ ))
-- \cordic_pipelined_1|Add42~30\ = CARRY(( \cordic_pipelined_1|Add36~33_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~9_sumout\) ) + ( \cordic_pipelined_1|Add42~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add38~9_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add36~33_sumout\,
	cin => \cordic_pipelined_1|Add42~26\,
	sumout => \cordic_pipelined_1|Add42~29_sumout\,
	cout => \cordic_pipelined_1|Add42~30\);

-- Location: LABCELL_X23_Y22_N24
\cordic_pipelined_1|Add42~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add42~33_sumout\ = SUM(( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~5_sumout\) ) + ( \cordic_pipelined_1|Add36~37_sumout\ ) + ( \cordic_pipelined_1|Add42~30\ ))
-- \cordic_pipelined_1|Add42~34\ = CARRY(( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~5_sumout\) ) + ( \cordic_pipelined_1|Add36~37_sumout\ ) + ( \cordic_pipelined_1|Add42~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add38~5_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add36~37_sumout\,
	cin => \cordic_pipelined_1|Add42~30\,
	sumout => \cordic_pipelined_1|Add42~33_sumout\,
	cout => \cordic_pipelined_1|Add42~34\);

-- Location: LABCELL_X23_Y22_N27
\cordic_pipelined_1|Add42~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add42~37_sumout\ = SUM(( \cordic_pipelined_1|Add36~41_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~37_sumout\) ) + ( \cordic_pipelined_1|Add42~34\ ))
-- \cordic_pipelined_1|Add42~38\ = CARRY(( \cordic_pipelined_1|Add36~41_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~37_sumout\) ) + ( \cordic_pipelined_1|Add42~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add38~37_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add36~41_sumout\,
	cin => \cordic_pipelined_1|Add42~34\,
	sumout => \cordic_pipelined_1|Add42~37_sumout\,
	cout => \cordic_pipelined_1|Add42~38\);

-- Location: LABCELL_X23_Y22_N30
\cordic_pipelined_1|Add42~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add42~41_sumout\ = SUM(( \cordic_pipelined_1|Add36~45_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~1_sumout\) ) + ( \cordic_pipelined_1|Add42~38\ ))
-- \cordic_pipelined_1|Add42~42\ = CARRY(( \cordic_pipelined_1|Add36~45_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~1_sumout\) ) + ( \cordic_pipelined_1|Add42~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add36~45_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add38~1_sumout\,
	cin => \cordic_pipelined_1|Add42~38\,
	sumout => \cordic_pipelined_1|Add42~41_sumout\,
	cout => \cordic_pipelined_1|Add42~42\);

-- Location: LABCELL_X23_Y22_N33
\cordic_pipelined_1|Add42~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add42~45_sumout\ = SUM(( \cordic_pipelined_1|Add36~49_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~1_sumout\) ) + ( \cordic_pipelined_1|Add42~42\ ))
-- \cordic_pipelined_1|Add42~46\ = CARRY(( \cordic_pipelined_1|Add36~49_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~1_sumout\) ) + ( \cordic_pipelined_1|Add42~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add36~49_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add38~1_sumout\,
	cin => \cordic_pipelined_1|Add42~42\,
	sumout => \cordic_pipelined_1|Add42~45_sumout\,
	cout => \cordic_pipelined_1|Add42~46\);

-- Location: LABCELL_X23_Y22_N36
\cordic_pipelined_1|Add42~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add42~49_sumout\ = SUM(( \cordic_pipelined_1|Add36~53_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~1_sumout\) ) + ( \cordic_pipelined_1|Add42~46\ ))
-- \cordic_pipelined_1|Add42~50\ = CARRY(( \cordic_pipelined_1|Add36~53_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~1_sumout\) ) + ( \cordic_pipelined_1|Add42~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add38~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add36~53_sumout\,
	cin => \cordic_pipelined_1|Add42~46\,
	sumout => \cordic_pipelined_1|Add42~49_sumout\,
	cout => \cordic_pipelined_1|Add42~50\);

-- Location: LABCELL_X23_Y22_N39
\cordic_pipelined_1|Add42~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add42~53_sumout\ = SUM(( \cordic_pipelined_1|Add36~57_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~1_sumout\) ) + ( \cordic_pipelined_1|Add42~50\ ))
-- \cordic_pipelined_1|Add42~54\ = CARRY(( \cordic_pipelined_1|Add36~57_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~1_sumout\) ) + ( \cordic_pipelined_1|Add42~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add36~57_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add38~1_sumout\,
	cin => \cordic_pipelined_1|Add42~50\,
	sumout => \cordic_pipelined_1|Add42~53_sumout\,
	cout => \cordic_pipelined_1|Add42~54\);

-- Location: LABCELL_X23_Y22_N42
\cordic_pipelined_1|Add42~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add42~57_sumout\ = SUM(( \cordic_pipelined_1|Add36~61_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~1_sumout\) ) + ( \cordic_pipelined_1|Add42~54\ ))
-- \cordic_pipelined_1|Add42~58\ = CARRY(( \cordic_pipelined_1|Add36~61_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~1_sumout\) ) + ( \cordic_pipelined_1|Add42~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add36~61_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add38~1_sumout\,
	cin => \cordic_pipelined_1|Add42~54\,
	sumout => \cordic_pipelined_1|Add42~57_sumout\,
	cout => \cordic_pipelined_1|Add42~58\);

-- Location: LABCELL_X23_Y22_N45
\cordic_pipelined_1|Add42~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add42~61_sumout\ = SUM(( \cordic_pipelined_1|Add36~65_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~1_sumout\) ) + ( \cordic_pipelined_1|Add42~58\ ))
-- \cordic_pipelined_1|Add42~62\ = CARRY(( \cordic_pipelined_1|Add36~65_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~1_sumout\) ) + ( \cordic_pipelined_1|Add42~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add36~65_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add38~1_sumout\,
	cin => \cordic_pipelined_1|Add42~58\,
	sumout => \cordic_pipelined_1|Add42~61_sumout\,
	cout => \cordic_pipelined_1|Add42~62\);

-- Location: LABCELL_X23_Y22_N48
\cordic_pipelined_1|Add42~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add42~65_sumout\ = SUM(( \cordic_pipelined_1|Add36~5_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~1_sumout\) ) + ( \cordic_pipelined_1|Add42~62\ ))
-- \cordic_pipelined_1|Add42~66\ = CARRY(( \cordic_pipelined_1|Add36~5_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~1_sumout\) ) + ( \cordic_pipelined_1|Add42~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add36~5_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add38~1_sumout\,
	cin => \cordic_pipelined_1|Add42~62\,
	sumout => \cordic_pipelined_1|Add42~65_sumout\,
	cout => \cordic_pipelined_1|Add42~66\);

-- Location: LABCELL_X23_Y22_N51
\cordic_pipelined_1|Add42~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add42~1_sumout\ = SUM(( \cordic_pipelined_1|Add36~1_sumout\ ) + ( !\cordic_pipelined_1|Add40~1_sumout\ $ (!\cordic_pipelined_1|Add38~1_sumout\) ) + ( \cordic_pipelined_1|Add42~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add36~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add40~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add38~1_sumout\,
	cin => \cordic_pipelined_1|Add42~66\,
	sumout => \cordic_pipelined_1|Add42~1_sumout\);

-- Location: LABCELL_X18_Y22_N0
\cordic_pipelined_1|Add50~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add50~70_cout\ = CARRY(( !\cordic_pipelined_1|Add46~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	cin => GND,
	cout => \cordic_pipelined_1|Add50~70_cout\);

-- Location: LABCELL_X18_Y22_N3
\cordic_pipelined_1|Add50~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add50~65_sumout\ = SUM(( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~37_sumout\) ) + ( \cordic_pipelined_1|Add44~65_sumout\ ) + ( \cordic_pipelined_1|Add50~70_cout\ ))
-- \cordic_pipelined_1|Add50~66\ = CARRY(( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~37_sumout\) ) + ( \cordic_pipelined_1|Add44~65_sumout\ ) + ( \cordic_pipelined_1|Add50~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add44~65_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add42~37_sumout\,
	cin => \cordic_pipelined_1|Add50~70_cout\,
	sumout => \cordic_pipelined_1|Add50~65_sumout\,
	cout => \cordic_pipelined_1|Add50~66\);

-- Location: LABCELL_X18_Y22_N6
\cordic_pipelined_1|Add50~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add50~61_sumout\ = SUM(( \cordic_pipelined_1|Add44~61_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~41_sumout\) ) + ( \cordic_pipelined_1|Add50~66\ ))
-- \cordic_pipelined_1|Add50~62\ = CARRY(( \cordic_pipelined_1|Add44~61_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~41_sumout\) ) + ( \cordic_pipelined_1|Add50~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add42~41_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add44~61_sumout\,
	cin => \cordic_pipelined_1|Add50~66\,
	sumout => \cordic_pipelined_1|Add50~61_sumout\,
	cout => \cordic_pipelined_1|Add50~62\);

-- Location: LABCELL_X18_Y22_N9
\cordic_pipelined_1|Add50~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add50~57_sumout\ = SUM(( \cordic_pipelined_1|Add44~57_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~45_sumout\) ) + ( \cordic_pipelined_1|Add50~62\ ))
-- \cordic_pipelined_1|Add50~58\ = CARRY(( \cordic_pipelined_1|Add44~57_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~45_sumout\) ) + ( \cordic_pipelined_1|Add50~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add44~57_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add42~45_sumout\,
	cin => \cordic_pipelined_1|Add50~62\,
	sumout => \cordic_pipelined_1|Add50~57_sumout\,
	cout => \cordic_pipelined_1|Add50~58\);

-- Location: LABCELL_X18_Y22_N12
\cordic_pipelined_1|Add50~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add50~53_sumout\ = SUM(( \cordic_pipelined_1|Add44~53_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~49_sumout\) ) + ( \cordic_pipelined_1|Add50~58\ ))
-- \cordic_pipelined_1|Add50~54\ = CARRY(( \cordic_pipelined_1|Add44~53_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~49_sumout\) ) + ( \cordic_pipelined_1|Add50~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add42~49_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add44~53_sumout\,
	cin => \cordic_pipelined_1|Add50~58\,
	sumout => \cordic_pipelined_1|Add50~53_sumout\,
	cout => \cordic_pipelined_1|Add50~54\);

-- Location: LABCELL_X18_Y22_N15
\cordic_pipelined_1|Add50~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add50~49_sumout\ = SUM(( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~53_sumout\) ) + ( \cordic_pipelined_1|Add44~49_sumout\ ) + ( \cordic_pipelined_1|Add50~54\ ))
-- \cordic_pipelined_1|Add50~50\ = CARRY(( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~53_sumout\) ) + ( \cordic_pipelined_1|Add44~49_sumout\ ) + ( \cordic_pipelined_1|Add50~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add44~49_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add42~53_sumout\,
	cin => \cordic_pipelined_1|Add50~54\,
	sumout => \cordic_pipelined_1|Add50~49_sumout\,
	cout => \cordic_pipelined_1|Add50~50\);

-- Location: LABCELL_X18_Y22_N18
\cordic_pipelined_1|Add50~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add50~45_sumout\ = SUM(( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~57_sumout\) ) + ( \cordic_pipelined_1|Add44~45_sumout\ ) + ( \cordic_pipelined_1|Add50~50\ ))
-- \cordic_pipelined_1|Add50~46\ = CARRY(( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~57_sumout\) ) + ( \cordic_pipelined_1|Add44~45_sumout\ ) + ( \cordic_pipelined_1|Add50~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add44~45_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add42~57_sumout\,
	cin => \cordic_pipelined_1|Add50~50\,
	sumout => \cordic_pipelined_1|Add50~45_sumout\,
	cout => \cordic_pipelined_1|Add50~46\);

-- Location: LABCELL_X18_Y22_N21
\cordic_pipelined_1|Add50~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add50~41_sumout\ = SUM(( \cordic_pipelined_1|Add44~41_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~61_sumout\) ) + ( \cordic_pipelined_1|Add50~46\ ))
-- \cordic_pipelined_1|Add50~42\ = CARRY(( \cordic_pipelined_1|Add44~41_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~61_sumout\) ) + ( \cordic_pipelined_1|Add50~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add42~61_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add44~41_sumout\,
	cin => \cordic_pipelined_1|Add50~46\,
	sumout => \cordic_pipelined_1|Add50~41_sumout\,
	cout => \cordic_pipelined_1|Add50~42\);

-- Location: LABCELL_X18_Y22_N24
\cordic_pipelined_1|Add50~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add50~37_sumout\ = SUM(( \cordic_pipelined_1|Add44~37_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~65_sumout\) ) + ( \cordic_pipelined_1|Add50~42\ ))
-- \cordic_pipelined_1|Add50~38\ = CARRY(( \cordic_pipelined_1|Add44~37_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~65_sumout\) ) + ( \cordic_pipelined_1|Add50~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add42~65_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add44~37_sumout\,
	cin => \cordic_pipelined_1|Add50~42\,
	sumout => \cordic_pipelined_1|Add50~37_sumout\,
	cout => \cordic_pipelined_1|Add50~38\);

-- Location: LABCELL_X18_Y22_N27
\cordic_pipelined_1|Add50~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add50~33_sumout\ = SUM(( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~1_sumout\) ) + ( \cordic_pipelined_1|Add44~29_sumout\ ) + ( \cordic_pipelined_1|Add50~38\ ))
-- \cordic_pipelined_1|Add50~34\ = CARRY(( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~1_sumout\) ) + ( \cordic_pipelined_1|Add44~29_sumout\ ) + ( \cordic_pipelined_1|Add50~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add44~29_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add42~1_sumout\,
	cin => \cordic_pipelined_1|Add50~38\,
	sumout => \cordic_pipelined_1|Add50~33_sumout\,
	cout => \cordic_pipelined_1|Add50~34\);

-- Location: LABCELL_X18_Y22_N30
\cordic_pipelined_1|Add50~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add50~25_sumout\ = SUM(( \cordic_pipelined_1|Add44~25_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~1_sumout\) ) + ( \cordic_pipelined_1|Add50~34\ ))
-- \cordic_pipelined_1|Add50~26\ = CARRY(( \cordic_pipelined_1|Add44~25_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~1_sumout\) ) + ( \cordic_pipelined_1|Add50~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add42~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add44~25_sumout\,
	cin => \cordic_pipelined_1|Add50~34\,
	sumout => \cordic_pipelined_1|Add50~25_sumout\,
	cout => \cordic_pipelined_1|Add50~26\);

-- Location: LABCELL_X18_Y22_N33
\cordic_pipelined_1|Add50~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add50~21_sumout\ = SUM(( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~1_sumout\) ) + ( \cordic_pipelined_1|Add44~21_sumout\ ) + ( \cordic_pipelined_1|Add50~26\ ))
-- \cordic_pipelined_1|Add50~22\ = CARRY(( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~1_sumout\) ) + ( \cordic_pipelined_1|Add44~21_sumout\ ) + ( \cordic_pipelined_1|Add50~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add44~21_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add42~1_sumout\,
	cin => \cordic_pipelined_1|Add50~26\,
	sumout => \cordic_pipelined_1|Add50~21_sumout\,
	cout => \cordic_pipelined_1|Add50~22\);

-- Location: LABCELL_X18_Y22_N36
\cordic_pipelined_1|Add50~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add50~17_sumout\ = SUM(( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~1_sumout\) ) + ( \cordic_pipelined_1|Add44~17_sumout\ ) + ( \cordic_pipelined_1|Add50~22\ ))
-- \cordic_pipelined_1|Add50~18\ = CARRY(( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~1_sumout\) ) + ( \cordic_pipelined_1|Add44~17_sumout\ ) + ( \cordic_pipelined_1|Add50~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add44~17_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add42~1_sumout\,
	cin => \cordic_pipelined_1|Add50~22\,
	sumout => \cordic_pipelined_1|Add50~17_sumout\,
	cout => \cordic_pipelined_1|Add50~18\);

-- Location: LABCELL_X18_Y22_N39
\cordic_pipelined_1|Add50~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add50~13_sumout\ = SUM(( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~1_sumout\) ) + ( \cordic_pipelined_1|Add44~13_sumout\ ) + ( \cordic_pipelined_1|Add50~18\ ))
-- \cordic_pipelined_1|Add50~14\ = CARRY(( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~1_sumout\) ) + ( \cordic_pipelined_1|Add44~13_sumout\ ) + ( \cordic_pipelined_1|Add50~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add44~13_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add42~1_sumout\,
	cin => \cordic_pipelined_1|Add50~18\,
	sumout => \cordic_pipelined_1|Add50~13_sumout\,
	cout => \cordic_pipelined_1|Add50~14\);

-- Location: LABCELL_X18_Y22_N42
\cordic_pipelined_1|Add50~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add50~9_sumout\ = SUM(( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~1_sumout\) ) + ( \cordic_pipelined_1|Add44~9_sumout\ ) + ( \cordic_pipelined_1|Add50~14\ ))
-- \cordic_pipelined_1|Add50~10\ = CARRY(( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~1_sumout\) ) + ( \cordic_pipelined_1|Add44~9_sumout\ ) + ( \cordic_pipelined_1|Add50~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add44~9_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add42~1_sumout\,
	cin => \cordic_pipelined_1|Add50~14\,
	sumout => \cordic_pipelined_1|Add50~9_sumout\,
	cout => \cordic_pipelined_1|Add50~10\);

-- Location: LABCELL_X18_Y22_N45
\cordic_pipelined_1|Add50~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add50~5_sumout\ = SUM(( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~1_sumout\) ) + ( \cordic_pipelined_1|Add44~5_sumout\ ) + ( \cordic_pipelined_1|Add50~10\ ))
-- \cordic_pipelined_1|Add50~6\ = CARRY(( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~1_sumout\) ) + ( \cordic_pipelined_1|Add44~5_sumout\ ) + ( \cordic_pipelined_1|Add50~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add42~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add44~5_sumout\,
	cin => \cordic_pipelined_1|Add50~10\,
	sumout => \cordic_pipelined_1|Add50~5_sumout\,
	cout => \cordic_pipelined_1|Add50~6\);

-- Location: LABCELL_X18_Y22_N48
\cordic_pipelined_1|Add50~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add50~29_sumout\ = SUM(( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~1_sumout\) ) + ( \cordic_pipelined_1|Add44~33_sumout\ ) + ( \cordic_pipelined_1|Add50~6\ ))
-- \cordic_pipelined_1|Add50~30\ = CARRY(( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~1_sumout\) ) + ( \cordic_pipelined_1|Add44~33_sumout\ ) + ( \cordic_pipelined_1|Add50~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add44~33_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add42~1_sumout\,
	cin => \cordic_pipelined_1|Add50~6\,
	sumout => \cordic_pipelined_1|Add50~29_sumout\,
	cout => \cordic_pipelined_1|Add50~30\);

-- Location: LABCELL_X18_Y22_N51
\cordic_pipelined_1|Add50~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add50~1_sumout\ = SUM(( !\cordic_pipelined_1|Add46~1_sumout\ $ (\cordic_pipelined_1|Add42~1_sumout\) ) + ( \cordic_pipelined_1|Add44~1_sumout\ ) + ( \cordic_pipelined_1|Add50~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add44~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add42~1_sumout\,
	cin => \cordic_pipelined_1|Add50~30\,
	sumout => \cordic_pipelined_1|Add50~1_sumout\);

-- Location: LABCELL_X19_Y22_N0
\cordic_pipelined_1|Add48~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add48~70_cout\ = CARRY(( \cordic_pipelined_1|Add46~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	cin => GND,
	cout => \cordic_pipelined_1|Add48~70_cout\);

-- Location: LABCELL_X19_Y22_N3
\cordic_pipelined_1|Add48~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add48~5_sumout\ = SUM(( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~29_sumout\) ) + ( \cordic_pipelined_1|Add42~5_sumout\ ) + ( \cordic_pipelined_1|Add48~70_cout\ ))
-- \cordic_pipelined_1|Add48~6\ = CARRY(( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~29_sumout\) ) + ( \cordic_pipelined_1|Add42~5_sumout\ ) + ( \cordic_pipelined_1|Add48~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add42~5_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add44~29_sumout\,
	cin => \cordic_pipelined_1|Add48~70_cout\,
	sumout => \cordic_pipelined_1|Add48~5_sumout\,
	cout => \cordic_pipelined_1|Add48~6\);

-- Location: LABCELL_X19_Y22_N6
\cordic_pipelined_1|Add48~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add48~9_sumout\ = SUM(( \cordic_pipelined_1|Add42~9_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~25_sumout\) ) + ( \cordic_pipelined_1|Add48~6\ ))
-- \cordic_pipelined_1|Add48~10\ = CARRY(( \cordic_pipelined_1|Add42~9_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~25_sumout\) ) + ( \cordic_pipelined_1|Add48~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add44~25_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add42~9_sumout\,
	cin => \cordic_pipelined_1|Add48~6\,
	sumout => \cordic_pipelined_1|Add48~9_sumout\,
	cout => \cordic_pipelined_1|Add48~10\);

-- Location: LABCELL_X19_Y22_N9
\cordic_pipelined_1|Add48~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add48~13_sumout\ = SUM(( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~21_sumout\) ) + ( \cordic_pipelined_1|Add42~13_sumout\ ) + ( \cordic_pipelined_1|Add48~10\ ))
-- \cordic_pipelined_1|Add48~14\ = CARRY(( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~21_sumout\) ) + ( \cordic_pipelined_1|Add42~13_sumout\ ) + ( \cordic_pipelined_1|Add48~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add44~21_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add42~13_sumout\,
	cin => \cordic_pipelined_1|Add48~10\,
	sumout => \cordic_pipelined_1|Add48~13_sumout\,
	cout => \cordic_pipelined_1|Add48~14\);

-- Location: LABCELL_X19_Y22_N12
\cordic_pipelined_1|Add48~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add48~17_sumout\ = SUM(( \cordic_pipelined_1|Add42~17_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~17_sumout\) ) + ( \cordic_pipelined_1|Add48~14\ ))
-- \cordic_pipelined_1|Add48~18\ = CARRY(( \cordic_pipelined_1|Add42~17_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~17_sumout\) ) + ( \cordic_pipelined_1|Add48~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add44~17_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add42~17_sumout\,
	cin => \cordic_pipelined_1|Add48~14\,
	sumout => \cordic_pipelined_1|Add48~17_sumout\,
	cout => \cordic_pipelined_1|Add48~18\);

-- Location: LABCELL_X19_Y22_N15
\cordic_pipelined_1|Add48~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add48~21_sumout\ = SUM(( \cordic_pipelined_1|Add42~21_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~13_sumout\) ) + ( \cordic_pipelined_1|Add48~18\ ))
-- \cordic_pipelined_1|Add48~22\ = CARRY(( \cordic_pipelined_1|Add42~21_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~13_sumout\) ) + ( \cordic_pipelined_1|Add48~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add44~13_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add42~21_sumout\,
	cin => \cordic_pipelined_1|Add48~18\,
	sumout => \cordic_pipelined_1|Add48~21_sumout\,
	cout => \cordic_pipelined_1|Add48~22\);

-- Location: LABCELL_X19_Y22_N18
\cordic_pipelined_1|Add48~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add48~25_sumout\ = SUM(( \cordic_pipelined_1|Add42~25_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~9_sumout\) ) + ( \cordic_pipelined_1|Add48~22\ ))
-- \cordic_pipelined_1|Add48~26\ = CARRY(( \cordic_pipelined_1|Add42~25_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~9_sumout\) ) + ( \cordic_pipelined_1|Add48~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add44~9_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add42~25_sumout\,
	cin => \cordic_pipelined_1|Add48~22\,
	sumout => \cordic_pipelined_1|Add48~25_sumout\,
	cout => \cordic_pipelined_1|Add48~26\);

-- Location: LABCELL_X19_Y22_N21
\cordic_pipelined_1|Add48~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add48~29_sumout\ = SUM(( \cordic_pipelined_1|Add42~29_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~5_sumout\) ) + ( \cordic_pipelined_1|Add48~26\ ))
-- \cordic_pipelined_1|Add48~30\ = CARRY(( \cordic_pipelined_1|Add42~29_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~5_sumout\) ) + ( \cordic_pipelined_1|Add48~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add44~5_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add42~29_sumout\,
	cin => \cordic_pipelined_1|Add48~26\,
	sumout => \cordic_pipelined_1|Add48~29_sumout\,
	cout => \cordic_pipelined_1|Add48~30\);

-- Location: LABCELL_X19_Y22_N24
\cordic_pipelined_1|Add48~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add48~33_sumout\ = SUM(( \cordic_pipelined_1|Add42~33_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~33_sumout\) ) + ( \cordic_pipelined_1|Add48~30\ ))
-- \cordic_pipelined_1|Add48~34\ = CARRY(( \cordic_pipelined_1|Add42~33_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~33_sumout\) ) + ( \cordic_pipelined_1|Add48~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add42~33_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add44~33_sumout\,
	cin => \cordic_pipelined_1|Add48~30\,
	sumout => \cordic_pipelined_1|Add48~33_sumout\,
	cout => \cordic_pipelined_1|Add48~34\);

-- Location: LABCELL_X19_Y22_N27
\cordic_pipelined_1|Add48~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add48~37_sumout\ = SUM(( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~1_sumout\) ) + ( \cordic_pipelined_1|Add42~37_sumout\ ) + ( \cordic_pipelined_1|Add48~34\ ))
-- \cordic_pipelined_1|Add48~38\ = CARRY(( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~1_sumout\) ) + ( \cordic_pipelined_1|Add42~37_sumout\ ) + ( \cordic_pipelined_1|Add48~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add42~37_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add44~1_sumout\,
	cin => \cordic_pipelined_1|Add48~34\,
	sumout => \cordic_pipelined_1|Add48~37_sumout\,
	cout => \cordic_pipelined_1|Add48~38\);

-- Location: LABCELL_X19_Y22_N30
\cordic_pipelined_1|Add48~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add48~41_sumout\ = SUM(( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~1_sumout\) ) + ( \cordic_pipelined_1|Add42~41_sumout\ ) + ( \cordic_pipelined_1|Add48~38\ ))
-- \cordic_pipelined_1|Add48~42\ = CARRY(( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~1_sumout\) ) + ( \cordic_pipelined_1|Add42~41_sumout\ ) + ( \cordic_pipelined_1|Add48~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add42~41_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add44~1_sumout\,
	cin => \cordic_pipelined_1|Add48~38\,
	sumout => \cordic_pipelined_1|Add48~41_sumout\,
	cout => \cordic_pipelined_1|Add48~42\);

-- Location: LABCELL_X19_Y22_N33
\cordic_pipelined_1|Add48~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add48~45_sumout\ = SUM(( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~1_sumout\) ) + ( \cordic_pipelined_1|Add42~45_sumout\ ) + ( \cordic_pipelined_1|Add48~42\ ))
-- \cordic_pipelined_1|Add48~46\ = CARRY(( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~1_sumout\) ) + ( \cordic_pipelined_1|Add42~45_sumout\ ) + ( \cordic_pipelined_1|Add48~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add44~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add42~45_sumout\,
	cin => \cordic_pipelined_1|Add48~42\,
	sumout => \cordic_pipelined_1|Add48~45_sumout\,
	cout => \cordic_pipelined_1|Add48~46\);

-- Location: LABCELL_X19_Y22_N36
\cordic_pipelined_1|Add48~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add48~49_sumout\ = SUM(( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~1_sumout\) ) + ( \cordic_pipelined_1|Add42~49_sumout\ ) + ( \cordic_pipelined_1|Add48~46\ ))
-- \cordic_pipelined_1|Add48~50\ = CARRY(( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~1_sumout\) ) + ( \cordic_pipelined_1|Add42~49_sumout\ ) + ( \cordic_pipelined_1|Add48~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add42~49_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add44~1_sumout\,
	cin => \cordic_pipelined_1|Add48~46\,
	sumout => \cordic_pipelined_1|Add48~49_sumout\,
	cout => \cordic_pipelined_1|Add48~50\);

-- Location: LABCELL_X19_Y22_N39
\cordic_pipelined_1|Add48~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add48~53_sumout\ = SUM(( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~1_sumout\) ) + ( \cordic_pipelined_1|Add42~53_sumout\ ) + ( \cordic_pipelined_1|Add48~50\ ))
-- \cordic_pipelined_1|Add48~54\ = CARRY(( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~1_sumout\) ) + ( \cordic_pipelined_1|Add42~53_sumout\ ) + ( \cordic_pipelined_1|Add48~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add42~53_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add44~1_sumout\,
	cin => \cordic_pipelined_1|Add48~50\,
	sumout => \cordic_pipelined_1|Add48~53_sumout\,
	cout => \cordic_pipelined_1|Add48~54\);

-- Location: LABCELL_X19_Y22_N42
\cordic_pipelined_1|Add48~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add48~57_sumout\ = SUM(( \cordic_pipelined_1|Add42~57_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~1_sumout\) ) + ( \cordic_pipelined_1|Add48~54\ ))
-- \cordic_pipelined_1|Add48~58\ = CARRY(( \cordic_pipelined_1|Add42~57_sumout\ ) + ( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~1_sumout\) ) + ( \cordic_pipelined_1|Add48~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add44~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add42~57_sumout\,
	cin => \cordic_pipelined_1|Add48~54\,
	sumout => \cordic_pipelined_1|Add48~57_sumout\,
	cout => \cordic_pipelined_1|Add48~58\);

-- Location: LABCELL_X19_Y22_N45
\cordic_pipelined_1|Add48~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add48~61_sumout\ = SUM(( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~1_sumout\) ) + ( \cordic_pipelined_1|Add42~61_sumout\ ) + ( \cordic_pipelined_1|Add48~58\ ))
-- \cordic_pipelined_1|Add48~62\ = CARRY(( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~1_sumout\) ) + ( \cordic_pipelined_1|Add42~61_sumout\ ) + ( \cordic_pipelined_1|Add48~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add42~61_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add44~1_sumout\,
	cin => \cordic_pipelined_1|Add48~58\,
	sumout => \cordic_pipelined_1|Add48~61_sumout\,
	cout => \cordic_pipelined_1|Add48~62\);

-- Location: LABCELL_X19_Y22_N48
\cordic_pipelined_1|Add48~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add48~65_sumout\ = SUM(( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~1_sumout\) ) + ( \cordic_pipelined_1|Add42~65_sumout\ ) + ( \cordic_pipelined_1|Add48~62\ ))
-- \cordic_pipelined_1|Add48~66\ = CARRY(( !\cordic_pipelined_1|Add46~1_sumout\ $ (!\cordic_pipelined_1|Add44~1_sumout\) ) + ( \cordic_pipelined_1|Add42~65_sumout\ ) + ( \cordic_pipelined_1|Add48~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add42~65_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add44~1_sumout\,
	cin => \cordic_pipelined_1|Add48~62\,
	sumout => \cordic_pipelined_1|Add48~65_sumout\,
	cout => \cordic_pipelined_1|Add48~66\);

-- Location: LABCELL_X19_Y22_N51
\cordic_pipelined_1|Add48~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add48~1_sumout\ = SUM(( \cordic_pipelined_1|Add42~1_sumout\ ) + ( !\cordic_pipelined_1|Add44~1_sumout\ $ (!\cordic_pipelined_1|Add46~1_sumout\) ) + ( \cordic_pipelined_1|Add48~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add44~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add46~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add42~1_sumout\,
	cin => \cordic_pipelined_1|Add48~66\,
	sumout => \cordic_pipelined_1|Add48~1_sumout\);

-- Location: LABCELL_X19_Y21_N0
\cordic_pipelined_1|Add54~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add54~70_cout\ = CARRY(( \cordic_pipelined_1|Add52~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	cin => GND,
	cout => \cordic_pipelined_1|Add54~70_cout\);

-- Location: LABCELL_X19_Y21_N3
\cordic_pipelined_1|Add54~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add54~5_sumout\ = SUM(( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~25_sumout\) ) + ( \cordic_pipelined_1|Add48~5_sumout\ ) + ( \cordic_pipelined_1|Add54~70_cout\ ))
-- \cordic_pipelined_1|Add54~6\ = CARRY(( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~25_sumout\) ) + ( \cordic_pipelined_1|Add48~5_sumout\ ) + ( \cordic_pipelined_1|Add54~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add48~5_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add50~25_sumout\,
	cin => \cordic_pipelined_1|Add54~70_cout\,
	sumout => \cordic_pipelined_1|Add54~5_sumout\,
	cout => \cordic_pipelined_1|Add54~6\);

-- Location: LABCELL_X19_Y21_N6
\cordic_pipelined_1|Add54~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add54~9_sumout\ = SUM(( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~21_sumout\) ) + ( \cordic_pipelined_1|Add48~9_sumout\ ) + ( \cordic_pipelined_1|Add54~6\ ))
-- \cordic_pipelined_1|Add54~10\ = CARRY(( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~21_sumout\) ) + ( \cordic_pipelined_1|Add48~9_sumout\ ) + ( \cordic_pipelined_1|Add54~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add48~9_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add50~21_sumout\,
	cin => \cordic_pipelined_1|Add54~6\,
	sumout => \cordic_pipelined_1|Add54~9_sumout\,
	cout => \cordic_pipelined_1|Add54~10\);

-- Location: LABCELL_X19_Y21_N9
\cordic_pipelined_1|Add54~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add54~13_sumout\ = SUM(( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~17_sumout\) ) + ( \cordic_pipelined_1|Add48~13_sumout\ ) + ( \cordic_pipelined_1|Add54~10\ ))
-- \cordic_pipelined_1|Add54~14\ = CARRY(( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~17_sumout\) ) + ( \cordic_pipelined_1|Add48~13_sumout\ ) + ( \cordic_pipelined_1|Add54~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add48~13_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add50~17_sumout\,
	cin => \cordic_pipelined_1|Add54~10\,
	sumout => \cordic_pipelined_1|Add54~13_sumout\,
	cout => \cordic_pipelined_1|Add54~14\);

-- Location: LABCELL_X19_Y21_N12
\cordic_pipelined_1|Add54~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add54~17_sumout\ = SUM(( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~13_sumout\) ) + ( \cordic_pipelined_1|Add48~17_sumout\ ) + ( \cordic_pipelined_1|Add54~14\ ))
-- \cordic_pipelined_1|Add54~18\ = CARRY(( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~13_sumout\) ) + ( \cordic_pipelined_1|Add48~17_sumout\ ) + ( \cordic_pipelined_1|Add54~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add50~13_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add48~17_sumout\,
	cin => \cordic_pipelined_1|Add54~14\,
	sumout => \cordic_pipelined_1|Add54~17_sumout\,
	cout => \cordic_pipelined_1|Add54~18\);

-- Location: LABCELL_X19_Y21_N15
\cordic_pipelined_1|Add54~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add54~21_sumout\ = SUM(( \cordic_pipelined_1|Add48~21_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~9_sumout\) ) + ( \cordic_pipelined_1|Add54~18\ ))
-- \cordic_pipelined_1|Add54~22\ = CARRY(( \cordic_pipelined_1|Add48~21_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~9_sumout\) ) + ( \cordic_pipelined_1|Add54~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add50~9_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add48~21_sumout\,
	cin => \cordic_pipelined_1|Add54~18\,
	sumout => \cordic_pipelined_1|Add54~21_sumout\,
	cout => \cordic_pipelined_1|Add54~22\);

-- Location: LABCELL_X19_Y21_N18
\cordic_pipelined_1|Add54~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add54~25_sumout\ = SUM(( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~5_sumout\) ) + ( \cordic_pipelined_1|Add48~25_sumout\ ) + ( \cordic_pipelined_1|Add54~22\ ))
-- \cordic_pipelined_1|Add54~26\ = CARRY(( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~5_sumout\) ) + ( \cordic_pipelined_1|Add48~25_sumout\ ) + ( \cordic_pipelined_1|Add54~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add48~25_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add50~5_sumout\,
	cin => \cordic_pipelined_1|Add54~22\,
	sumout => \cordic_pipelined_1|Add54~25_sumout\,
	cout => \cordic_pipelined_1|Add54~26\);

-- Location: LABCELL_X19_Y21_N21
\cordic_pipelined_1|Add54~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add54~29_sumout\ = SUM(( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~29_sumout\) ) + ( \cordic_pipelined_1|Add48~29_sumout\ ) + ( \cordic_pipelined_1|Add54~26\ ))
-- \cordic_pipelined_1|Add54~30\ = CARRY(( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~29_sumout\) ) + ( \cordic_pipelined_1|Add48~29_sumout\ ) + ( \cordic_pipelined_1|Add54~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add48~29_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add50~29_sumout\,
	cin => \cordic_pipelined_1|Add54~26\,
	sumout => \cordic_pipelined_1|Add54~29_sumout\,
	cout => \cordic_pipelined_1|Add54~30\);

-- Location: LABCELL_X19_Y21_N24
\cordic_pipelined_1|Add54~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add54~33_sumout\ = SUM(( \cordic_pipelined_1|Add48~33_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~1_sumout\) ) + ( \cordic_pipelined_1|Add54~30\ ))
-- \cordic_pipelined_1|Add54~34\ = CARRY(( \cordic_pipelined_1|Add48~33_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~1_sumout\) ) + ( \cordic_pipelined_1|Add54~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add50~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add48~33_sumout\,
	cin => \cordic_pipelined_1|Add54~30\,
	sumout => \cordic_pipelined_1|Add54~33_sumout\,
	cout => \cordic_pipelined_1|Add54~34\);

-- Location: LABCELL_X19_Y21_N27
\cordic_pipelined_1|Add54~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add54~37_sumout\ = SUM(( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~1_sumout\) ) + ( \cordic_pipelined_1|Add48~37_sumout\ ) + ( \cordic_pipelined_1|Add54~34\ ))
-- \cordic_pipelined_1|Add54~38\ = CARRY(( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~1_sumout\) ) + ( \cordic_pipelined_1|Add48~37_sumout\ ) + ( \cordic_pipelined_1|Add54~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add48~37_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add50~1_sumout\,
	cin => \cordic_pipelined_1|Add54~34\,
	sumout => \cordic_pipelined_1|Add54~37_sumout\,
	cout => \cordic_pipelined_1|Add54~38\);

-- Location: LABCELL_X19_Y21_N30
\cordic_pipelined_1|Add54~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add54~41_sumout\ = SUM(( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~1_sumout\) ) + ( \cordic_pipelined_1|Add48~41_sumout\ ) + ( \cordic_pipelined_1|Add54~38\ ))
-- \cordic_pipelined_1|Add54~42\ = CARRY(( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~1_sumout\) ) + ( \cordic_pipelined_1|Add48~41_sumout\ ) + ( \cordic_pipelined_1|Add54~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add48~41_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add50~1_sumout\,
	cin => \cordic_pipelined_1|Add54~38\,
	sumout => \cordic_pipelined_1|Add54~41_sumout\,
	cout => \cordic_pipelined_1|Add54~42\);

-- Location: LABCELL_X19_Y21_N33
\cordic_pipelined_1|Add54~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add54~45_sumout\ = SUM(( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~1_sumout\) ) + ( \cordic_pipelined_1|Add48~45_sumout\ ) + ( \cordic_pipelined_1|Add54~42\ ))
-- \cordic_pipelined_1|Add54~46\ = CARRY(( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~1_sumout\) ) + ( \cordic_pipelined_1|Add48~45_sumout\ ) + ( \cordic_pipelined_1|Add54~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add50~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add48~45_sumout\,
	cin => \cordic_pipelined_1|Add54~42\,
	sumout => \cordic_pipelined_1|Add54~45_sumout\,
	cout => \cordic_pipelined_1|Add54~46\);

-- Location: LABCELL_X19_Y21_N36
\cordic_pipelined_1|Add54~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add54~49_sumout\ = SUM(( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~1_sumout\) ) + ( \cordic_pipelined_1|Add48~49_sumout\ ) + ( \cordic_pipelined_1|Add54~46\ ))
-- \cordic_pipelined_1|Add54~50\ = CARRY(( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~1_sumout\) ) + ( \cordic_pipelined_1|Add48~49_sumout\ ) + ( \cordic_pipelined_1|Add54~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add48~49_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add50~1_sumout\,
	cin => \cordic_pipelined_1|Add54~46\,
	sumout => \cordic_pipelined_1|Add54~49_sumout\,
	cout => \cordic_pipelined_1|Add54~50\);

-- Location: LABCELL_X19_Y21_N39
\cordic_pipelined_1|Add54~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add54~53_sumout\ = SUM(( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~1_sumout\) ) + ( \cordic_pipelined_1|Add48~53_sumout\ ) + ( \cordic_pipelined_1|Add54~50\ ))
-- \cordic_pipelined_1|Add54~54\ = CARRY(( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~1_sumout\) ) + ( \cordic_pipelined_1|Add48~53_sumout\ ) + ( \cordic_pipelined_1|Add54~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add48~53_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add50~1_sumout\,
	cin => \cordic_pipelined_1|Add54~50\,
	sumout => \cordic_pipelined_1|Add54~53_sumout\,
	cout => \cordic_pipelined_1|Add54~54\);

-- Location: LABCELL_X19_Y21_N42
\cordic_pipelined_1|Add54~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add54~57_sumout\ = SUM(( \cordic_pipelined_1|Add48~57_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~1_sumout\) ) + ( \cordic_pipelined_1|Add54~54\ ))
-- \cordic_pipelined_1|Add54~58\ = CARRY(( \cordic_pipelined_1|Add48~57_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~1_sumout\) ) + ( \cordic_pipelined_1|Add54~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add50~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add48~57_sumout\,
	cin => \cordic_pipelined_1|Add54~54\,
	sumout => \cordic_pipelined_1|Add54~57_sumout\,
	cout => \cordic_pipelined_1|Add54~58\);

-- Location: LABCELL_X19_Y21_N45
\cordic_pipelined_1|Add54~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add54~61_sumout\ = SUM(( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~1_sumout\) ) + ( \cordic_pipelined_1|Add48~61_sumout\ ) + ( \cordic_pipelined_1|Add54~58\ ))
-- \cordic_pipelined_1|Add54~62\ = CARRY(( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~1_sumout\) ) + ( \cordic_pipelined_1|Add48~61_sumout\ ) + ( \cordic_pipelined_1|Add54~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add48~61_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add50~1_sumout\,
	cin => \cordic_pipelined_1|Add54~58\,
	sumout => \cordic_pipelined_1|Add54~61_sumout\,
	cout => \cordic_pipelined_1|Add54~62\);

-- Location: LABCELL_X19_Y21_N48
\cordic_pipelined_1|Add54~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add54~65_sumout\ = SUM(( \cordic_pipelined_1|Add48~65_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~1_sumout\) ) + ( \cordic_pipelined_1|Add54~62\ ))
-- \cordic_pipelined_1|Add54~66\ = CARRY(( \cordic_pipelined_1|Add48~65_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~1_sumout\) ) + ( \cordic_pipelined_1|Add54~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add50~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add48~65_sumout\,
	cin => \cordic_pipelined_1|Add54~62\,
	sumout => \cordic_pipelined_1|Add54~65_sumout\,
	cout => \cordic_pipelined_1|Add54~66\);

-- Location: LABCELL_X19_Y21_N51
\cordic_pipelined_1|Add54~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add54~1_sumout\ = SUM(( \cordic_pipelined_1|Add48~1_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ $ (!\cordic_pipelined_1|Add50~1_sumout\) ) + ( \cordic_pipelined_1|Add54~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add50~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add48~1_sumout\,
	cin => \cordic_pipelined_1|Add54~66\,
	sumout => \cordic_pipelined_1|Add54~1_sumout\);

-- Location: FF_X19_Y21_N52
\cordic_pipelined_1|cordic_rec_reg[2].y[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add54~1_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].y\(16));

-- Location: LABCELL_X19_Y20_N0
\cordic_pipelined_1|Add56~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add56~70_cout\ = CARRY(( !\cordic_pipelined_1|Add52~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	cin => GND,
	cout => \cordic_pipelined_1|Add56~70_cout\);

-- Location: LABCELL_X19_Y20_N3
\cordic_pipelined_1|Add56~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add56~65_sumout\ = SUM(( \cordic_pipelined_1|Add50~65_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~41_sumout\) ) + ( \cordic_pipelined_1|Add56~70_cout\ ))
-- \cordic_pipelined_1|Add56~66\ = CARRY(( \cordic_pipelined_1|Add50~65_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~41_sumout\) ) + ( \cordic_pipelined_1|Add56~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add50~65_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add48~41_sumout\,
	cin => \cordic_pipelined_1|Add56~70_cout\,
	sumout => \cordic_pipelined_1|Add56~65_sumout\,
	cout => \cordic_pipelined_1|Add56~66\);

-- Location: LABCELL_X19_Y20_N6
\cordic_pipelined_1|Add56~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add56~61_sumout\ = SUM(( \cordic_pipelined_1|Add50~61_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~45_sumout\) ) + ( \cordic_pipelined_1|Add56~66\ ))
-- \cordic_pipelined_1|Add56~62\ = CARRY(( \cordic_pipelined_1|Add50~61_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~45_sumout\) ) + ( \cordic_pipelined_1|Add56~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add48~45_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add50~61_sumout\,
	cin => \cordic_pipelined_1|Add56~66\,
	sumout => \cordic_pipelined_1|Add56~61_sumout\,
	cout => \cordic_pipelined_1|Add56~62\);

-- Location: LABCELL_X19_Y20_N9
\cordic_pipelined_1|Add56~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add56~57_sumout\ = SUM(( \cordic_pipelined_1|Add50~57_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~49_sumout\) ) + ( \cordic_pipelined_1|Add56~62\ ))
-- \cordic_pipelined_1|Add56~58\ = CARRY(( \cordic_pipelined_1|Add50~57_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~49_sumout\) ) + ( \cordic_pipelined_1|Add56~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add50~57_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add48~49_sumout\,
	cin => \cordic_pipelined_1|Add56~62\,
	sumout => \cordic_pipelined_1|Add56~57_sumout\,
	cout => \cordic_pipelined_1|Add56~58\);

-- Location: LABCELL_X19_Y20_N12
\cordic_pipelined_1|Add56~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add56~53_sumout\ = SUM(( \cordic_pipelined_1|Add50~53_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~53_sumout\) ) + ( \cordic_pipelined_1|Add56~58\ ))
-- \cordic_pipelined_1|Add56~54\ = CARRY(( \cordic_pipelined_1|Add50~53_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~53_sumout\) ) + ( \cordic_pipelined_1|Add56~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add48~53_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add50~53_sumout\,
	cin => \cordic_pipelined_1|Add56~58\,
	sumout => \cordic_pipelined_1|Add56~53_sumout\,
	cout => \cordic_pipelined_1|Add56~54\);

-- Location: LABCELL_X19_Y20_N15
\cordic_pipelined_1|Add56~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add56~49_sumout\ = SUM(( \cordic_pipelined_1|Add50~49_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~57_sumout\) ) + ( \cordic_pipelined_1|Add56~54\ ))
-- \cordic_pipelined_1|Add56~50\ = CARRY(( \cordic_pipelined_1|Add50~49_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~57_sumout\) ) + ( \cordic_pipelined_1|Add56~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add48~57_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add50~49_sumout\,
	cin => \cordic_pipelined_1|Add56~54\,
	sumout => \cordic_pipelined_1|Add56~49_sumout\,
	cout => \cordic_pipelined_1|Add56~50\);

-- Location: LABCELL_X19_Y20_N18
\cordic_pipelined_1|Add56~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add56~45_sumout\ = SUM(( \cordic_pipelined_1|Add50~45_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~61_sumout\) ) + ( \cordic_pipelined_1|Add56~50\ ))
-- \cordic_pipelined_1|Add56~46\ = CARRY(( \cordic_pipelined_1|Add50~45_sumout\ ) + ( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~61_sumout\) ) + ( \cordic_pipelined_1|Add56~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add48~61_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add50~45_sumout\,
	cin => \cordic_pipelined_1|Add56~50\,
	sumout => \cordic_pipelined_1|Add56~45_sumout\,
	cout => \cordic_pipelined_1|Add56~46\);

-- Location: LABCELL_X19_Y20_N21
\cordic_pipelined_1|Add56~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add56~41_sumout\ = SUM(( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~65_sumout\) ) + ( \cordic_pipelined_1|Add50~41_sumout\ ) + ( \cordic_pipelined_1|Add56~46\ ))
-- \cordic_pipelined_1|Add56~42\ = CARRY(( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~65_sumout\) ) + ( \cordic_pipelined_1|Add50~41_sumout\ ) + ( \cordic_pipelined_1|Add56~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add50~41_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add48~65_sumout\,
	cin => \cordic_pipelined_1|Add56~46\,
	sumout => \cordic_pipelined_1|Add56~41_sumout\,
	cout => \cordic_pipelined_1|Add56~42\);

-- Location: LABCELL_X19_Y20_N24
\cordic_pipelined_1|Add56~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add56~37_sumout\ = SUM(( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~1_sumout\) ) + ( \cordic_pipelined_1|Add50~37_sumout\ ) + ( \cordic_pipelined_1|Add56~42\ ))
-- \cordic_pipelined_1|Add56~38\ = CARRY(( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~1_sumout\) ) + ( \cordic_pipelined_1|Add50~37_sumout\ ) + ( \cordic_pipelined_1|Add56~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add50~37_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add48~1_sumout\,
	cin => \cordic_pipelined_1|Add56~42\,
	sumout => \cordic_pipelined_1|Add56~37_sumout\,
	cout => \cordic_pipelined_1|Add56~38\);

-- Location: LABCELL_X19_Y20_N27
\cordic_pipelined_1|Add56~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add56~33_sumout\ = SUM(( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~1_sumout\) ) + ( \cordic_pipelined_1|Add50~33_sumout\ ) + ( \cordic_pipelined_1|Add56~38\ ))
-- \cordic_pipelined_1|Add56~34\ = CARRY(( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~1_sumout\) ) + ( \cordic_pipelined_1|Add50~33_sumout\ ) + ( \cordic_pipelined_1|Add56~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add50~33_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add48~1_sumout\,
	cin => \cordic_pipelined_1|Add56~38\,
	sumout => \cordic_pipelined_1|Add56~33_sumout\,
	cout => \cordic_pipelined_1|Add56~34\);

-- Location: LABCELL_X19_Y20_N30
\cordic_pipelined_1|Add56~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add56~29_sumout\ = SUM(( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~1_sumout\) ) + ( \cordic_pipelined_1|Add50~25_sumout\ ) + ( \cordic_pipelined_1|Add56~34\ ))
-- \cordic_pipelined_1|Add56~30\ = CARRY(( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~1_sumout\) ) + ( \cordic_pipelined_1|Add50~25_sumout\ ) + ( \cordic_pipelined_1|Add56~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add50~25_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add48~1_sumout\,
	cin => \cordic_pipelined_1|Add56~34\,
	sumout => \cordic_pipelined_1|Add56~29_sumout\,
	cout => \cordic_pipelined_1|Add56~30\);

-- Location: LABCELL_X19_Y20_N33
\cordic_pipelined_1|Add56~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add56~21_sumout\ = SUM(( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~1_sumout\) ) + ( \cordic_pipelined_1|Add50~21_sumout\ ) + ( \cordic_pipelined_1|Add56~30\ ))
-- \cordic_pipelined_1|Add56~22\ = CARRY(( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~1_sumout\) ) + ( \cordic_pipelined_1|Add50~21_sumout\ ) + ( \cordic_pipelined_1|Add56~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add50~21_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add48~1_sumout\,
	cin => \cordic_pipelined_1|Add56~30\,
	sumout => \cordic_pipelined_1|Add56~21_sumout\,
	cout => \cordic_pipelined_1|Add56~22\);

-- Location: LABCELL_X19_Y20_N36
\cordic_pipelined_1|Add56~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add56~17_sumout\ = SUM(( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~1_sumout\) ) + ( \cordic_pipelined_1|Add50~17_sumout\ ) + ( \cordic_pipelined_1|Add56~22\ ))
-- \cordic_pipelined_1|Add56~18\ = CARRY(( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~1_sumout\) ) + ( \cordic_pipelined_1|Add50~17_sumout\ ) + ( \cordic_pipelined_1|Add56~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add50~17_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add48~1_sumout\,
	cin => \cordic_pipelined_1|Add56~22\,
	sumout => \cordic_pipelined_1|Add56~17_sumout\,
	cout => \cordic_pipelined_1|Add56~18\);

-- Location: LABCELL_X19_Y20_N39
\cordic_pipelined_1|Add56~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add56~13_sumout\ = SUM(( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~1_sumout\) ) + ( \cordic_pipelined_1|Add50~13_sumout\ ) + ( \cordic_pipelined_1|Add56~18\ ))
-- \cordic_pipelined_1|Add56~14\ = CARRY(( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~1_sumout\) ) + ( \cordic_pipelined_1|Add50~13_sumout\ ) + ( \cordic_pipelined_1|Add56~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add48~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add50~13_sumout\,
	cin => \cordic_pipelined_1|Add56~18\,
	sumout => \cordic_pipelined_1|Add56~13_sumout\,
	cout => \cordic_pipelined_1|Add56~14\);

-- Location: LABCELL_X19_Y20_N42
\cordic_pipelined_1|Add56~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add56~9_sumout\ = SUM(( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~1_sumout\) ) + ( \cordic_pipelined_1|Add50~9_sumout\ ) + ( \cordic_pipelined_1|Add56~14\ ))
-- \cordic_pipelined_1|Add56~10\ = CARRY(( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~1_sumout\) ) + ( \cordic_pipelined_1|Add50~9_sumout\ ) + ( \cordic_pipelined_1|Add56~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add50~9_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add48~1_sumout\,
	cin => \cordic_pipelined_1|Add56~14\,
	sumout => \cordic_pipelined_1|Add56~9_sumout\,
	cout => \cordic_pipelined_1|Add56~10\);

-- Location: LABCELL_X19_Y20_N45
\cordic_pipelined_1|Add56~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add56~5_sumout\ = SUM(( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~1_sumout\) ) + ( \cordic_pipelined_1|Add50~5_sumout\ ) + ( \cordic_pipelined_1|Add56~10\ ))
-- \cordic_pipelined_1|Add56~6\ = CARRY(( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~1_sumout\) ) + ( \cordic_pipelined_1|Add50~5_sumout\ ) + ( \cordic_pipelined_1|Add56~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add50~5_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add48~1_sumout\,
	cin => \cordic_pipelined_1|Add56~10\,
	sumout => \cordic_pipelined_1|Add56~5_sumout\,
	cout => \cordic_pipelined_1|Add56~6\);

-- Location: LABCELL_X19_Y20_N48
\cordic_pipelined_1|Add56~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add56~25_sumout\ = SUM(( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~1_sumout\) ) + ( \cordic_pipelined_1|Add50~29_sumout\ ) + ( \cordic_pipelined_1|Add56~6\ ))
-- \cordic_pipelined_1|Add56~26\ = CARRY(( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~1_sumout\) ) + ( \cordic_pipelined_1|Add50~29_sumout\ ) + ( \cordic_pipelined_1|Add56~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add50~29_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add48~1_sumout\,
	cin => \cordic_pipelined_1|Add56~6\,
	sumout => \cordic_pipelined_1|Add56~25_sumout\,
	cout => \cordic_pipelined_1|Add56~26\);

-- Location: LABCELL_X19_Y20_N51
\cordic_pipelined_1|Add56~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add56~1_sumout\ = SUM(( !\cordic_pipelined_1|Add52~1_sumout\ $ (\cordic_pipelined_1|Add48~1_sumout\) ) + ( \cordic_pipelined_1|Add50~1_sumout\ ) + ( \cordic_pipelined_1|Add56~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add52~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add50~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add48~1_sumout\,
	cin => \cordic_pipelined_1|Add56~26\,
	sumout => \cordic_pipelined_1|Add56~1_sumout\);

-- Location: FF_X19_Y20_N52
\cordic_pipelined_1|cordic_rec_reg[2].x[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add56~1_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].x\(16));

-- Location: FF_X19_Y20_N50
\cordic_pipelined_1|cordic_rec_reg[2].x[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add56~25_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].x\(15));

-- Location: FF_X19_Y20_N46
\cordic_pipelined_1|cordic_rec_reg[2].x[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add56~5_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].x\(14));

-- Location: FF_X19_Y20_N44
\cordic_pipelined_1|cordic_rec_reg[2].x[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add56~9_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].x\(13));

-- Location: FF_X19_Y20_N40
\cordic_pipelined_1|cordic_rec_reg[2].x[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add56~13_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].x\(12));

-- Location: FF_X19_Y20_N38
\cordic_pipelined_1|cordic_rec_reg[2].x[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add56~17_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].x\(11));

-- Location: FF_X19_Y20_N35
\cordic_pipelined_1|cordic_rec_reg[2].x[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add56~21_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].x\(10));

-- Location: FF_X19_Y20_N32
\cordic_pipelined_1|cordic_rec_reg[2].x[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add56~29_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].x\(9));

-- Location: FF_X19_Y20_N29
\cordic_pipelined_1|cordic_rec_reg[2].x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add56~33_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].x\(8));

-- Location: FF_X19_Y20_N26
\cordic_pipelined_1|cordic_rec_reg[2].x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add56~37_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].x\(7));

-- Location: FF_X19_Y20_N23
\cordic_pipelined_1|cordic_rec_reg[2].x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add56~41_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].x\(6));

-- Location: FF_X19_Y21_N49
\cordic_pipelined_1|cordic_rec_reg[2].y[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add54~65_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].y[15]~DUPLICATE_q\);

-- Location: FF_X19_Y20_N19
\cordic_pipelined_1|cordic_rec_reg[2].x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add56~45_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].x\(5));

-- Location: FF_X19_Y21_N46
\cordic_pipelined_1|cordic_rec_reg[2].y[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add54~61_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].y\(14));

-- Location: FF_X19_Y20_N17
\cordic_pipelined_1|cordic_rec_reg[2].x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add56~49_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].x\(4));

-- Location: FF_X19_Y20_N14
\cordic_pipelined_1|cordic_rec_reg[2].x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add56~53_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].x\(3));

-- Location: FF_X19_Y21_N43
\cordic_pipelined_1|cordic_rec_reg[2].y[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add54~57_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].y\(13));

-- Location: FF_X19_Y21_N40
\cordic_pipelined_1|cordic_rec_reg[2].y[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add54~53_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].y\(12));

-- Location: FF_X19_Y20_N11
\cordic_pipelined_1|cordic_rec_reg[2].x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add56~57_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].x\(2));

-- Location: FF_X19_Y21_N37
\cordic_pipelined_1|cordic_rec_reg[2].y[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add54~49_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].y[11]~DUPLICATE_q\);

-- Location: FF_X19_Y20_N8
\cordic_pipelined_1|cordic_rec_reg[2].x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add56~61_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].x\(1));

-- Location: FF_X19_Y21_N34
\cordic_pipelined_1|cordic_rec_reg[2].y[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add54~45_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].y\(10));

-- Location: FF_X19_Y20_N5
\cordic_pipelined_1|cordic_rec_reg[2].x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add56~65_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].x\(0));

-- Location: LABCELL_X18_Y20_N0
\cordic_pipelined_1|Add62~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add62~70_cout\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	cin => GND,
	cout => \cordic_pipelined_1|Add62~70_cout\);

-- Location: LABCELL_X18_Y20_N3
\cordic_pipelined_1|Add62~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add62~65_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[2].x\(0) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y\(10)) ) + ( \cordic_pipelined_1|Add62~70_cout\ ))
-- \cordic_pipelined_1|Add62~66\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].x\(0) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y\(10)) ) + ( \cordic_pipelined_1|Add62~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(10),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(0),
	cin => \cordic_pipelined_1|Add62~70_cout\,
	sumout => \cordic_pipelined_1|Add62~65_sumout\,
	cout => \cordic_pipelined_1|Add62~66\);

-- Location: LABCELL_X18_Y20_N6
\cordic_pipelined_1|Add62~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add62~61_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[2].x\(1) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y[11]~DUPLICATE_q\) ) + ( \cordic_pipelined_1|Add62~66\ ))
-- \cordic_pipelined_1|Add62~62\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].x\(1) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y[11]~DUPLICATE_q\) ) + ( \cordic_pipelined_1|Add62~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y[11]~DUPLICATE_q\,
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(1),
	cin => \cordic_pipelined_1|Add62~66\,
	sumout => \cordic_pipelined_1|Add62~61_sumout\,
	cout => \cordic_pipelined_1|Add62~62\);

-- Location: LABCELL_X18_Y20_N9
\cordic_pipelined_1|Add62~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add62~57_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[2].x\(2) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y\(12)) ) + ( \cordic_pipelined_1|Add62~62\ ))
-- \cordic_pipelined_1|Add62~58\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].x\(2) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y\(12)) ) + ( \cordic_pipelined_1|Add62~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(12),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(2),
	cin => \cordic_pipelined_1|Add62~62\,
	sumout => \cordic_pipelined_1|Add62~57_sumout\,
	cout => \cordic_pipelined_1|Add62~58\);

-- Location: LABCELL_X18_Y20_N12
\cordic_pipelined_1|Add62~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add62~53_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y\(13)) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].x\(3) ) + ( \cordic_pipelined_1|Add62~58\ ))
-- \cordic_pipelined_1|Add62~54\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y\(13)) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].x\(3) ) + ( \cordic_pipelined_1|Add62~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(3),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(13),
	cin => \cordic_pipelined_1|Add62~58\,
	sumout => \cordic_pipelined_1|Add62~53_sumout\,
	cout => \cordic_pipelined_1|Add62~54\);

-- Location: LABCELL_X18_Y20_N15
\cordic_pipelined_1|Add62~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add62~49_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[2].x\(4) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y\(14)) ) + ( \cordic_pipelined_1|Add62~54\ ))
-- \cordic_pipelined_1|Add62~50\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].x\(4) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y\(14)) ) + ( \cordic_pipelined_1|Add62~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(14),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(4),
	cin => \cordic_pipelined_1|Add62~54\,
	sumout => \cordic_pipelined_1|Add62~49_sumout\,
	cout => \cordic_pipelined_1|Add62~50\);

-- Location: LABCELL_X18_Y20_N18
\cordic_pipelined_1|Add62~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add62~45_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[2].x\(5) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y[15]~DUPLICATE_q\) ) + ( \cordic_pipelined_1|Add62~50\ ))
-- \cordic_pipelined_1|Add62~46\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].x\(5) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y[15]~DUPLICATE_q\) ) + ( \cordic_pipelined_1|Add62~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y[15]~DUPLICATE_q\,
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(5),
	cin => \cordic_pipelined_1|Add62~50\,
	sumout => \cordic_pipelined_1|Add62~45_sumout\,
	cout => \cordic_pipelined_1|Add62~46\);

-- Location: LABCELL_X18_Y20_N21
\cordic_pipelined_1|Add62~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add62~41_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[2].x\(6) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y\(16)) ) + ( \cordic_pipelined_1|Add62~46\ ))
-- \cordic_pipelined_1|Add62~42\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].x\(6) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y\(16)) ) + ( \cordic_pipelined_1|Add62~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(16),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(6),
	cin => \cordic_pipelined_1|Add62~46\,
	sumout => \cordic_pipelined_1|Add62~41_sumout\,
	cout => \cordic_pipelined_1|Add62~42\);

-- Location: LABCELL_X18_Y20_N24
\cordic_pipelined_1|Add62~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add62~37_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].x\(7) ) + ( \cordic_pipelined_1|Add62~42\ ))
-- \cordic_pipelined_1|Add62~38\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].x\(7) ) + ( \cordic_pipelined_1|Add62~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(16),
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(7),
	cin => \cordic_pipelined_1|Add62~42\,
	sumout => \cordic_pipelined_1|Add62~37_sumout\,
	cout => \cordic_pipelined_1|Add62~38\);

-- Location: LABCELL_X18_Y20_N27
\cordic_pipelined_1|Add62~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add62~33_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[2].x\(8) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y\(16)) ) + ( \cordic_pipelined_1|Add62~38\ ))
-- \cordic_pipelined_1|Add62~34\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].x\(8) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y\(16)) ) + ( \cordic_pipelined_1|Add62~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(16),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(8),
	cin => \cordic_pipelined_1|Add62~38\,
	sumout => \cordic_pipelined_1|Add62~33_sumout\,
	cout => \cordic_pipelined_1|Add62~34\);

-- Location: LABCELL_X18_Y20_N30
\cordic_pipelined_1|Add62~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add62~29_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].x\(9) ) + ( \cordic_pipelined_1|Add62~34\ ))
-- \cordic_pipelined_1|Add62~30\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].x\(9) ) + ( \cordic_pipelined_1|Add62~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(9),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(16),
	cin => \cordic_pipelined_1|Add62~34\,
	sumout => \cordic_pipelined_1|Add62~29_sumout\,
	cout => \cordic_pipelined_1|Add62~30\);

-- Location: LABCELL_X18_Y20_N33
\cordic_pipelined_1|Add62~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add62~25_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].x\(10) ) + ( \cordic_pipelined_1|Add62~30\ ))
-- \cordic_pipelined_1|Add62~26\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].x\(10) ) + ( \cordic_pipelined_1|Add62~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(16),
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(10),
	cin => \cordic_pipelined_1|Add62~30\,
	sumout => \cordic_pipelined_1|Add62~25_sumout\,
	cout => \cordic_pipelined_1|Add62~26\);

-- Location: LABCELL_X18_Y20_N36
\cordic_pipelined_1|Add62~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add62~17_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[2].x\(11) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y\(16)) ) + ( \cordic_pipelined_1|Add62~26\ ))
-- \cordic_pipelined_1|Add62~18\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].x\(11) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y\(16)) ) + ( \cordic_pipelined_1|Add62~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(16),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(11),
	cin => \cordic_pipelined_1|Add62~26\,
	sumout => \cordic_pipelined_1|Add62~17_sumout\,
	cout => \cordic_pipelined_1|Add62~18\);

-- Location: LABCELL_X18_Y20_N39
\cordic_pipelined_1|Add62~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add62~13_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].x\(12) ) + ( \cordic_pipelined_1|Add62~18\ ))
-- \cordic_pipelined_1|Add62~14\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].x\(12) ) + ( \cordic_pipelined_1|Add62~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(16),
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(12),
	cin => \cordic_pipelined_1|Add62~18\,
	sumout => \cordic_pipelined_1|Add62~13_sumout\,
	cout => \cordic_pipelined_1|Add62~14\);

-- Location: LABCELL_X18_Y20_N42
\cordic_pipelined_1|Add62~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add62~9_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[2].x\(13) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y\(16)) ) + ( \cordic_pipelined_1|Add62~14\ ))
-- \cordic_pipelined_1|Add62~10\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].x\(13) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y\(16)) ) + ( \cordic_pipelined_1|Add62~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(16),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(13),
	cin => \cordic_pipelined_1|Add62~14\,
	sumout => \cordic_pipelined_1|Add62~9_sumout\,
	cout => \cordic_pipelined_1|Add62~10\);

-- Location: LABCELL_X18_Y20_N45
\cordic_pipelined_1|Add62~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add62~5_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].x\(14) ) + ( \cordic_pipelined_1|Add62~10\ ))
-- \cordic_pipelined_1|Add62~6\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].x\(14) ) + ( \cordic_pipelined_1|Add62~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(16),
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(14),
	cin => \cordic_pipelined_1|Add62~10\,
	sumout => \cordic_pipelined_1|Add62~5_sumout\,
	cout => \cordic_pipelined_1|Add62~6\);

-- Location: LABCELL_X18_Y20_N48
\cordic_pipelined_1|Add62~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add62~21_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[2].x\(15) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y\(16)) ) + ( \cordic_pipelined_1|Add62~6\ ))
-- \cordic_pipelined_1|Add62~22\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].x\(15) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y\(16)) ) + ( \cordic_pipelined_1|Add62~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(16),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(15),
	cin => \cordic_pipelined_1|Add62~6\,
	sumout => \cordic_pipelined_1|Add62~21_sumout\,
	cout => \cordic_pipelined_1|Add62~22\);

-- Location: LABCELL_X18_Y20_N51
\cordic_pipelined_1|Add62~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add62~1_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (\cordic_pipelined_1|cordic_rec_reg[2].y\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].x\(16) ) + ( \cordic_pipelined_1|Add62~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(16),
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(16),
	cin => \cordic_pipelined_1|Add62~22\,
	sumout => \cordic_pipelined_1|Add62~1_sumout\);

-- Location: FF_X19_Y21_N50
\cordic_pipelined_1|cordic_rec_reg[2].y[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add54~65_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].y\(15));

-- Location: FF_X19_Y21_N38
\cordic_pipelined_1|cordic_rec_reg[2].y[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add54~49_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].y\(11));

-- Location: FF_X19_Y21_N32
\cordic_pipelined_1|cordic_rec_reg[2].y[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add54~41_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].y\(9));

-- Location: FF_X19_Y21_N29
\cordic_pipelined_1|cordic_rec_reg[2].y[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add54~37_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].y\(8));

-- Location: FF_X19_Y21_N25
\cordic_pipelined_1|cordic_rec_reg[2].y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add54~33_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].y\(7));

-- Location: FF_X19_Y21_N23
\cordic_pipelined_1|cordic_rec_reg[2].y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add54~29_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].y\(6));

-- Location: FF_X19_Y21_N19
\cordic_pipelined_1|cordic_rec_reg[2].y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add54~25_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].y\(5));

-- Location: FF_X19_Y21_N17
\cordic_pipelined_1|cordic_rec_reg[2].y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add54~21_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].y\(4));

-- Location: FF_X19_Y21_N14
\cordic_pipelined_1|cordic_rec_reg[2].y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add54~17_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].y\(3));

-- Location: FF_X19_Y21_N11
\cordic_pipelined_1|cordic_rec_reg[2].y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add54~13_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].y\(2));

-- Location: FF_X19_Y20_N37
\cordic_pipelined_1|cordic_rec_reg[2].x[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add56~17_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].x[11]~DUPLICATE_q\);

-- Location: FF_X19_Y21_N8
\cordic_pipelined_1|cordic_rec_reg[2].y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add54~9_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].y\(1));

-- Location: FF_X19_Y21_N5
\cordic_pipelined_1|cordic_rec_reg[2].y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add54~5_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[2].y\(0));

-- Location: LABCELL_X18_Y21_N0
\cordic_pipelined_1|Add60~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add60~70_cout\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].z\(15) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	cin => GND,
	cout => \cordic_pipelined_1|Add60~70_cout\);

-- Location: LABCELL_X18_Y21_N3
\cordic_pipelined_1|Add60~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add60~5_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[2].y\(0) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(10)) ) + ( \cordic_pipelined_1|Add60~70_cout\ ))
-- \cordic_pipelined_1|Add60~6\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].y\(0) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(10)) ) + ( \cordic_pipelined_1|Add60~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(10),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(0),
	cin => \cordic_pipelined_1|Add60~70_cout\,
	sumout => \cordic_pipelined_1|Add60~5_sumout\,
	cout => \cordic_pipelined_1|Add60~6\);

-- Location: LABCELL_X18_Y21_N6
\cordic_pipelined_1|Add60~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add60~9_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[2].y\(1) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x[11]~DUPLICATE_q\) ) + ( \cordic_pipelined_1|Add60~6\ ))
-- \cordic_pipelined_1|Add60~10\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].y\(1) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x[11]~DUPLICATE_q\) ) + ( \cordic_pipelined_1|Add60~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x[11]~DUPLICATE_q\,
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(1),
	cin => \cordic_pipelined_1|Add60~6\,
	sumout => \cordic_pipelined_1|Add60~9_sumout\,
	cout => \cordic_pipelined_1|Add60~10\);

-- Location: LABCELL_X18_Y21_N9
\cordic_pipelined_1|Add60~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add60~13_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[2].y\(2) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(12)) ) + ( \cordic_pipelined_1|Add60~10\ ))
-- \cordic_pipelined_1|Add60~14\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].y\(2) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(12)) ) + ( \cordic_pipelined_1|Add60~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(12),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(2),
	cin => \cordic_pipelined_1|Add60~10\,
	sumout => \cordic_pipelined_1|Add60~13_sumout\,
	cout => \cordic_pipelined_1|Add60~14\);

-- Location: LABCELL_X18_Y21_N12
\cordic_pipelined_1|Add60~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add60~17_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(13)) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].y\(3) ) + ( \cordic_pipelined_1|Add60~14\ ))
-- \cordic_pipelined_1|Add60~18\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(13)) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].y\(3) ) + ( \cordic_pipelined_1|Add60~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(3),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(13),
	cin => \cordic_pipelined_1|Add60~14\,
	sumout => \cordic_pipelined_1|Add60~17_sumout\,
	cout => \cordic_pipelined_1|Add60~18\);

-- Location: LABCELL_X18_Y21_N15
\cordic_pipelined_1|Add60~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add60~21_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[2].y\(4) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(14)) ) + ( \cordic_pipelined_1|Add60~18\ ))
-- \cordic_pipelined_1|Add60~22\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].y\(4) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(14)) ) + ( \cordic_pipelined_1|Add60~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(14),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(4),
	cin => \cordic_pipelined_1|Add60~18\,
	sumout => \cordic_pipelined_1|Add60~21_sumout\,
	cout => \cordic_pipelined_1|Add60~22\);

-- Location: LABCELL_X18_Y21_N18
\cordic_pipelined_1|Add60~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add60~25_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(15)) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].y\(5) ) + ( \cordic_pipelined_1|Add60~22\ ))
-- \cordic_pipelined_1|Add60~26\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(15)) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].y\(5) ) + ( \cordic_pipelined_1|Add60~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(5),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(15),
	cin => \cordic_pipelined_1|Add60~22\,
	sumout => \cordic_pipelined_1|Add60~25_sumout\,
	cout => \cordic_pipelined_1|Add60~26\);

-- Location: LABCELL_X18_Y21_N21
\cordic_pipelined_1|Add60~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add60~29_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[2].y\(6) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(16)) ) + ( \cordic_pipelined_1|Add60~26\ ))
-- \cordic_pipelined_1|Add60~30\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].y\(6) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(16)) ) + ( \cordic_pipelined_1|Add60~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(6),
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(16),
	cin => \cordic_pipelined_1|Add60~26\,
	sumout => \cordic_pipelined_1|Add60~29_sumout\,
	cout => \cordic_pipelined_1|Add60~30\);

-- Location: LABCELL_X18_Y21_N24
\cordic_pipelined_1|Add60~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add60~33_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[2].y\(7) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(16)) ) + ( \cordic_pipelined_1|Add60~30\ ))
-- \cordic_pipelined_1|Add60~34\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].y\(7) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(16)) ) + ( \cordic_pipelined_1|Add60~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(16),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(7),
	cin => \cordic_pipelined_1|Add60~30\,
	sumout => \cordic_pipelined_1|Add60~33_sumout\,
	cout => \cordic_pipelined_1|Add60~34\);

-- Location: LABCELL_X18_Y21_N27
\cordic_pipelined_1|Add60~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add60~37_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[2].y\(8) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(16)) ) + ( \cordic_pipelined_1|Add60~34\ ))
-- \cordic_pipelined_1|Add60~38\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].y\(8) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(16)) ) + ( \cordic_pipelined_1|Add60~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(8),
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(16),
	cin => \cordic_pipelined_1|Add60~34\,
	sumout => \cordic_pipelined_1|Add60~37_sumout\,
	cout => \cordic_pipelined_1|Add60~38\);

-- Location: LABCELL_X18_Y21_N30
\cordic_pipelined_1|Add60~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add60~41_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].y\(9) ) + ( \cordic_pipelined_1|Add60~38\ ))
-- \cordic_pipelined_1|Add60~42\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].y\(9) ) + ( \cordic_pipelined_1|Add60~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(9),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(16),
	cin => \cordic_pipelined_1|Add60~38\,
	sumout => \cordic_pipelined_1|Add60~41_sumout\,
	cout => \cordic_pipelined_1|Add60~42\);

-- Location: LABCELL_X18_Y21_N33
\cordic_pipelined_1|Add60~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add60~45_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].y\(10) ) + ( \cordic_pipelined_1|Add60~42\ ))
-- \cordic_pipelined_1|Add60~46\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].y\(10) ) + ( \cordic_pipelined_1|Add60~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(10),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(16),
	cin => \cordic_pipelined_1|Add60~42\,
	sumout => \cordic_pipelined_1|Add60~45_sumout\,
	cout => \cordic_pipelined_1|Add60~46\);

-- Location: LABCELL_X18_Y21_N36
\cordic_pipelined_1|Add60~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add60~49_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[2].y\(11) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(16)) ) + ( \cordic_pipelined_1|Add60~46\ ))
-- \cordic_pipelined_1|Add60~50\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].y\(11) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(16)) ) + ( \cordic_pipelined_1|Add60~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(16),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(11),
	cin => \cordic_pipelined_1|Add60~46\,
	sumout => \cordic_pipelined_1|Add60~49_sumout\,
	cout => \cordic_pipelined_1|Add60~50\);

-- Location: LABCELL_X18_Y21_N39
\cordic_pipelined_1|Add60~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add60~53_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].y\(12) ) + ( \cordic_pipelined_1|Add60~50\ ))
-- \cordic_pipelined_1|Add60~54\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].y\(12) ) + ( \cordic_pipelined_1|Add60~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(12),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(16),
	cin => \cordic_pipelined_1|Add60~50\,
	sumout => \cordic_pipelined_1|Add60~53_sumout\,
	cout => \cordic_pipelined_1|Add60~54\);

-- Location: LABCELL_X18_Y21_N42
\cordic_pipelined_1|Add60~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add60~57_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].y\(13) ) + ( \cordic_pipelined_1|Add60~54\ ))
-- \cordic_pipelined_1|Add60~58\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].y\(13) ) + ( \cordic_pipelined_1|Add60~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(13),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(16),
	cin => \cordic_pipelined_1|Add60~54\,
	sumout => \cordic_pipelined_1|Add60~57_sumout\,
	cout => \cordic_pipelined_1|Add60~58\);

-- Location: LABCELL_X18_Y21_N45
\cordic_pipelined_1|Add60~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add60~61_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].y\(14) ) + ( \cordic_pipelined_1|Add60~58\ ))
-- \cordic_pipelined_1|Add60~62\ = CARRY(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].y\(14) ) + ( \cordic_pipelined_1|Add60~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(14),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(16),
	cin => \cordic_pipelined_1|Add60~58\,
	sumout => \cordic_pipelined_1|Add60~61_sumout\,
	cout => \cordic_pipelined_1|Add60~62\);

-- Location: LABCELL_X18_Y21_N48
\cordic_pipelined_1|Add60~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add60~65_sumout\ = SUM(( \cordic_pipelined_1|cordic_rec_reg[2].y\(15) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(16)) ) + ( \cordic_pipelined_1|Add60~62\ ))
-- \cordic_pipelined_1|Add60~66\ = CARRY(( \cordic_pipelined_1|cordic_rec_reg[2].y\(15) ) + ( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(16)) ) + ( \cordic_pipelined_1|Add60~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datac => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(16),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(15),
	cin => \cordic_pipelined_1|Add60~62\,
	sumout => \cordic_pipelined_1|Add60~65_sumout\,
	cout => \cordic_pipelined_1|Add60~66\);

-- Location: LABCELL_X18_Y21_N51
\cordic_pipelined_1|Add60~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add60~1_sumout\ = SUM(( !\cordic_pipelined_1|cordic_rec_reg[2].z\(15) $ (!\cordic_pipelined_1|cordic_rec_reg[2].x\(16)) ) + ( \cordic_pipelined_1|cordic_rec_reg[2].y\(16) ) + ( \cordic_pipelined_1|Add60~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].z\(15),
	datad => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].x\(16),
	dataf => \cordic_pipelined_1|ALT_INV_cordic_rec_reg[2].y\(16),
	cin => \cordic_pipelined_1|Add60~66\,
	sumout => \cordic_pipelined_1|Add60~1_sumout\);

-- Location: LABCELL_X19_Y18_N0
\cordic_pipelined_1|Add68~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add68~70_cout\ = CARRY(( !\cordic_pipelined_1|Add64~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	cin => GND,
	cout => \cordic_pipelined_1|Add68~70_cout\);

-- Location: LABCELL_X19_Y18_N3
\cordic_pipelined_1|Add68~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add68~65_sumout\ = SUM(( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~49_sumout\) ) + ( \cordic_pipelined_1|Add62~65_sumout\ ) + ( \cordic_pipelined_1|Add68~70_cout\ ))
-- \cordic_pipelined_1|Add68~66\ = CARRY(( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~49_sumout\) ) + ( \cordic_pipelined_1|Add62~65_sumout\ ) + ( \cordic_pipelined_1|Add68~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add62~65_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add60~49_sumout\,
	cin => \cordic_pipelined_1|Add68~70_cout\,
	sumout => \cordic_pipelined_1|Add68~65_sumout\,
	cout => \cordic_pipelined_1|Add68~66\);

-- Location: LABCELL_X19_Y18_N6
\cordic_pipelined_1|Add68~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add68~61_sumout\ = SUM(( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~53_sumout\) ) + ( \cordic_pipelined_1|Add62~61_sumout\ ) + ( \cordic_pipelined_1|Add68~66\ ))
-- \cordic_pipelined_1|Add68~62\ = CARRY(( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~53_sumout\) ) + ( \cordic_pipelined_1|Add62~61_sumout\ ) + ( \cordic_pipelined_1|Add68~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add62~61_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add60~53_sumout\,
	cin => \cordic_pipelined_1|Add68~66\,
	sumout => \cordic_pipelined_1|Add68~61_sumout\,
	cout => \cordic_pipelined_1|Add68~62\);

-- Location: LABCELL_X19_Y18_N9
\cordic_pipelined_1|Add68~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add68~57_sumout\ = SUM(( \cordic_pipelined_1|Add62~57_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~57_sumout\) ) + ( \cordic_pipelined_1|Add68~62\ ))
-- \cordic_pipelined_1|Add68~58\ = CARRY(( \cordic_pipelined_1|Add62~57_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~57_sumout\) ) + ( \cordic_pipelined_1|Add68~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add62~57_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add60~57_sumout\,
	cin => \cordic_pipelined_1|Add68~62\,
	sumout => \cordic_pipelined_1|Add68~57_sumout\,
	cout => \cordic_pipelined_1|Add68~58\);

-- Location: LABCELL_X19_Y18_N12
\cordic_pipelined_1|Add68~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add68~53_sumout\ = SUM(( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~61_sumout\) ) + ( \cordic_pipelined_1|Add62~53_sumout\ ) + ( \cordic_pipelined_1|Add68~58\ ))
-- \cordic_pipelined_1|Add68~54\ = CARRY(( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~61_sumout\) ) + ( \cordic_pipelined_1|Add62~53_sumout\ ) + ( \cordic_pipelined_1|Add68~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add62~53_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add60~61_sumout\,
	cin => \cordic_pipelined_1|Add68~58\,
	sumout => \cordic_pipelined_1|Add68~53_sumout\,
	cout => \cordic_pipelined_1|Add68~54\);

-- Location: LABCELL_X19_Y18_N15
\cordic_pipelined_1|Add68~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add68~49_sumout\ = SUM(( \cordic_pipelined_1|Add62~49_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~65_sumout\) ) + ( \cordic_pipelined_1|Add68~54\ ))
-- \cordic_pipelined_1|Add68~50\ = CARRY(( \cordic_pipelined_1|Add62~49_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~65_sumout\) ) + ( \cordic_pipelined_1|Add68~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add60~65_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add62~49_sumout\,
	cin => \cordic_pipelined_1|Add68~54\,
	sumout => \cordic_pipelined_1|Add68~49_sumout\,
	cout => \cordic_pipelined_1|Add68~50\);

-- Location: LABCELL_X19_Y18_N18
\cordic_pipelined_1|Add68~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add68~45_sumout\ = SUM(( \cordic_pipelined_1|Add62~45_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~1_sumout\) ) + ( \cordic_pipelined_1|Add68~50\ ))
-- \cordic_pipelined_1|Add68~46\ = CARRY(( \cordic_pipelined_1|Add62~45_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~1_sumout\) ) + ( \cordic_pipelined_1|Add68~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add60~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add62~45_sumout\,
	cin => \cordic_pipelined_1|Add68~50\,
	sumout => \cordic_pipelined_1|Add68~45_sumout\,
	cout => \cordic_pipelined_1|Add68~46\);

-- Location: LABCELL_X19_Y18_N21
\cordic_pipelined_1|Add68~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add68~41_sumout\ = SUM(( \cordic_pipelined_1|Add62~41_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~1_sumout\) ) + ( \cordic_pipelined_1|Add68~46\ ))
-- \cordic_pipelined_1|Add68~42\ = CARRY(( \cordic_pipelined_1|Add62~41_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~1_sumout\) ) + ( \cordic_pipelined_1|Add68~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add62~41_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add60~1_sumout\,
	cin => \cordic_pipelined_1|Add68~46\,
	sumout => \cordic_pipelined_1|Add68~41_sumout\,
	cout => \cordic_pipelined_1|Add68~42\);

-- Location: LABCELL_X19_Y18_N24
\cordic_pipelined_1|Add68~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add68~37_sumout\ = SUM(( \cordic_pipelined_1|Add62~37_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~1_sumout\) ) + ( \cordic_pipelined_1|Add68~42\ ))
-- \cordic_pipelined_1|Add68~38\ = CARRY(( \cordic_pipelined_1|Add62~37_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~1_sumout\) ) + ( \cordic_pipelined_1|Add68~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add60~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add62~37_sumout\,
	cin => \cordic_pipelined_1|Add68~42\,
	sumout => \cordic_pipelined_1|Add68~37_sumout\,
	cout => \cordic_pipelined_1|Add68~38\);

-- Location: LABCELL_X19_Y18_N27
\cordic_pipelined_1|Add68~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add68~33_sumout\ = SUM(( \cordic_pipelined_1|Add62~33_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~1_sumout\) ) + ( \cordic_pipelined_1|Add68~38\ ))
-- \cordic_pipelined_1|Add68~34\ = CARRY(( \cordic_pipelined_1|Add62~33_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~1_sumout\) ) + ( \cordic_pipelined_1|Add68~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add62~33_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add60~1_sumout\,
	cin => \cordic_pipelined_1|Add68~38\,
	sumout => \cordic_pipelined_1|Add68~33_sumout\,
	cout => \cordic_pipelined_1|Add68~34\);

-- Location: LABCELL_X19_Y18_N30
\cordic_pipelined_1|Add68~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add68~29_sumout\ = SUM(( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~1_sumout\) ) + ( \cordic_pipelined_1|Add62~29_sumout\ ) + ( \cordic_pipelined_1|Add68~34\ ))
-- \cordic_pipelined_1|Add68~30\ = CARRY(( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~1_sumout\) ) + ( \cordic_pipelined_1|Add62~29_sumout\ ) + ( \cordic_pipelined_1|Add68~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add60~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add62~29_sumout\,
	cin => \cordic_pipelined_1|Add68~34\,
	sumout => \cordic_pipelined_1|Add68~29_sumout\,
	cout => \cordic_pipelined_1|Add68~30\);

-- Location: LABCELL_X19_Y18_N33
\cordic_pipelined_1|Add68~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add68~25_sumout\ = SUM(( \cordic_pipelined_1|Add62~25_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~1_sumout\) ) + ( \cordic_pipelined_1|Add68~30\ ))
-- \cordic_pipelined_1|Add68~26\ = CARRY(( \cordic_pipelined_1|Add62~25_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~1_sumout\) ) + ( \cordic_pipelined_1|Add68~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add62~25_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add60~1_sumout\,
	cin => \cordic_pipelined_1|Add68~30\,
	sumout => \cordic_pipelined_1|Add68~25_sumout\,
	cout => \cordic_pipelined_1|Add68~26\);

-- Location: LABCELL_X19_Y18_N36
\cordic_pipelined_1|Add68~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add68~21_sumout\ = SUM(( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~1_sumout\) ) + ( \cordic_pipelined_1|Add62~17_sumout\ ) + ( \cordic_pipelined_1|Add68~26\ ))
-- \cordic_pipelined_1|Add68~22\ = CARRY(( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~1_sumout\) ) + ( \cordic_pipelined_1|Add62~17_sumout\ ) + ( \cordic_pipelined_1|Add68~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add60~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add62~17_sumout\,
	cin => \cordic_pipelined_1|Add68~26\,
	sumout => \cordic_pipelined_1|Add68~21_sumout\,
	cout => \cordic_pipelined_1|Add68~22\);

-- Location: LABCELL_X19_Y18_N39
\cordic_pipelined_1|Add68~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add68~13_sumout\ = SUM(( \cordic_pipelined_1|Add62~13_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~1_sumout\) ) + ( \cordic_pipelined_1|Add68~22\ ))
-- \cordic_pipelined_1|Add68~14\ = CARRY(( \cordic_pipelined_1|Add62~13_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~1_sumout\) ) + ( \cordic_pipelined_1|Add68~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add62~13_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add60~1_sumout\,
	cin => \cordic_pipelined_1|Add68~22\,
	sumout => \cordic_pipelined_1|Add68~13_sumout\,
	cout => \cordic_pipelined_1|Add68~14\);

-- Location: LABCELL_X19_Y18_N42
\cordic_pipelined_1|Add68~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add68~9_sumout\ = SUM(( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~1_sumout\) ) + ( \cordic_pipelined_1|Add62~9_sumout\ ) + ( \cordic_pipelined_1|Add68~14\ ))
-- \cordic_pipelined_1|Add68~10\ = CARRY(( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~1_sumout\) ) + ( \cordic_pipelined_1|Add62~9_sumout\ ) + ( \cordic_pipelined_1|Add68~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add60~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add62~9_sumout\,
	cin => \cordic_pipelined_1|Add68~14\,
	sumout => \cordic_pipelined_1|Add68~9_sumout\,
	cout => \cordic_pipelined_1|Add68~10\);

-- Location: LABCELL_X19_Y18_N45
\cordic_pipelined_1|Add68~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add68~5_sumout\ = SUM(( \cordic_pipelined_1|Add62~5_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~1_sumout\) ) + ( \cordic_pipelined_1|Add68~10\ ))
-- \cordic_pipelined_1|Add68~6\ = CARRY(( \cordic_pipelined_1|Add62~5_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~1_sumout\) ) + ( \cordic_pipelined_1|Add68~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add62~5_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add60~1_sumout\,
	cin => \cordic_pipelined_1|Add68~10\,
	sumout => \cordic_pipelined_1|Add68~5_sumout\,
	cout => \cordic_pipelined_1|Add68~6\);

-- Location: LABCELL_X19_Y18_N48
\cordic_pipelined_1|Add68~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add68~17_sumout\ = SUM(( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~1_sumout\) ) + ( \cordic_pipelined_1|Add62~21_sumout\ ) + ( \cordic_pipelined_1|Add68~6\ ))
-- \cordic_pipelined_1|Add68~18\ = CARRY(( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~1_sumout\) ) + ( \cordic_pipelined_1|Add62~21_sumout\ ) + ( \cordic_pipelined_1|Add68~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add60~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add62~21_sumout\,
	cin => \cordic_pipelined_1|Add68~6\,
	sumout => \cordic_pipelined_1|Add68~17_sumout\,
	cout => \cordic_pipelined_1|Add68~18\);

-- Location: LABCELL_X19_Y18_N51
\cordic_pipelined_1|Add68~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add68~1_sumout\ = SUM(( \cordic_pipelined_1|Add62~1_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (\cordic_pipelined_1|Add60~1_sumout\) ) + ( \cordic_pipelined_1|Add68~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add62~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add60~1_sumout\,
	cin => \cordic_pipelined_1|Add68~18\,
	sumout => \cordic_pipelined_1|Add68~1_sumout\);

-- Location: LABCELL_X19_Y19_N0
\cordic_pipelined_1|Add66~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add66~70_cout\ = CARRY(( \cordic_pipelined_1|Add64~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	cin => GND,
	cout => \cordic_pipelined_1|Add66~70_cout\);

-- Location: LABCELL_X19_Y19_N3
\cordic_pipelined_1|Add66~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add66~5_sumout\ = SUM(( !\cordic_pipelined_1|Add62~17_sumout\ $ (!\cordic_pipelined_1|Add64~1_sumout\) ) + ( \cordic_pipelined_1|Add60~5_sumout\ ) + ( \cordic_pipelined_1|Add66~70_cout\ ))
-- \cordic_pipelined_1|Add66~6\ = CARRY(( !\cordic_pipelined_1|Add62~17_sumout\ $ (!\cordic_pipelined_1|Add64~1_sumout\) ) + ( \cordic_pipelined_1|Add60~5_sumout\ ) + ( \cordic_pipelined_1|Add66~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add62~17_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add60~5_sumout\,
	cin => \cordic_pipelined_1|Add66~70_cout\,
	sumout => \cordic_pipelined_1|Add66~5_sumout\,
	cout => \cordic_pipelined_1|Add66~6\);

-- Location: LABCELL_X19_Y19_N6
\cordic_pipelined_1|Add66~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add66~9_sumout\ = SUM(( \cordic_pipelined_1|Add60~9_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~13_sumout\) ) + ( \cordic_pipelined_1|Add66~6\ ))
-- \cordic_pipelined_1|Add66~10\ = CARRY(( \cordic_pipelined_1|Add60~9_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~13_sumout\) ) + ( \cordic_pipelined_1|Add66~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add60~9_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add62~13_sumout\,
	cin => \cordic_pipelined_1|Add66~6\,
	sumout => \cordic_pipelined_1|Add66~9_sumout\,
	cout => \cordic_pipelined_1|Add66~10\);

-- Location: LABCELL_X19_Y19_N9
\cordic_pipelined_1|Add66~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add66~13_sumout\ = SUM(( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~9_sumout\) ) + ( \cordic_pipelined_1|Add60~13_sumout\ ) + ( \cordic_pipelined_1|Add66~10\ ))
-- \cordic_pipelined_1|Add66~14\ = CARRY(( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~9_sumout\) ) + ( \cordic_pipelined_1|Add60~13_sumout\ ) + ( \cordic_pipelined_1|Add66~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add60~13_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add62~9_sumout\,
	cin => \cordic_pipelined_1|Add66~10\,
	sumout => \cordic_pipelined_1|Add66~13_sumout\,
	cout => \cordic_pipelined_1|Add66~14\);

-- Location: LABCELL_X19_Y19_N12
\cordic_pipelined_1|Add66~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add66~17_sumout\ = SUM(( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~5_sumout\) ) + ( \cordic_pipelined_1|Add60~17_sumout\ ) + ( \cordic_pipelined_1|Add66~14\ ))
-- \cordic_pipelined_1|Add66~18\ = CARRY(( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~5_sumout\) ) + ( \cordic_pipelined_1|Add60~17_sumout\ ) + ( \cordic_pipelined_1|Add66~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add62~5_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add60~17_sumout\,
	cin => \cordic_pipelined_1|Add66~14\,
	sumout => \cordic_pipelined_1|Add66~17_sumout\,
	cout => \cordic_pipelined_1|Add66~18\);

-- Location: LABCELL_X19_Y19_N15
\cordic_pipelined_1|Add66~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add66~21_sumout\ = SUM(( \cordic_pipelined_1|Add60~21_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~21_sumout\) ) + ( \cordic_pipelined_1|Add66~18\ ))
-- \cordic_pipelined_1|Add66~22\ = CARRY(( \cordic_pipelined_1|Add60~21_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~21_sumout\) ) + ( \cordic_pipelined_1|Add66~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add62~21_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add60~21_sumout\,
	cin => \cordic_pipelined_1|Add66~18\,
	sumout => \cordic_pipelined_1|Add66~21_sumout\,
	cout => \cordic_pipelined_1|Add66~22\);

-- Location: LABCELL_X19_Y19_N18
\cordic_pipelined_1|Add66~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add66~25_sumout\ = SUM(( \cordic_pipelined_1|Add60~25_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~1_sumout\) ) + ( \cordic_pipelined_1|Add66~22\ ))
-- \cordic_pipelined_1|Add66~26\ = CARRY(( \cordic_pipelined_1|Add60~25_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~1_sumout\) ) + ( \cordic_pipelined_1|Add66~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add62~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add60~25_sumout\,
	cin => \cordic_pipelined_1|Add66~22\,
	sumout => \cordic_pipelined_1|Add66~25_sumout\,
	cout => \cordic_pipelined_1|Add66~26\);

-- Location: LABCELL_X19_Y19_N21
\cordic_pipelined_1|Add66~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add66~29_sumout\ = SUM(( \cordic_pipelined_1|Add60~29_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~1_sumout\) ) + ( \cordic_pipelined_1|Add66~26\ ))
-- \cordic_pipelined_1|Add66~30\ = CARRY(( \cordic_pipelined_1|Add60~29_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~1_sumout\) ) + ( \cordic_pipelined_1|Add66~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add60~29_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add62~1_sumout\,
	cin => \cordic_pipelined_1|Add66~26\,
	sumout => \cordic_pipelined_1|Add66~29_sumout\,
	cout => \cordic_pipelined_1|Add66~30\);

-- Location: LABCELL_X19_Y19_N24
\cordic_pipelined_1|Add66~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add66~33_sumout\ = SUM(( \cordic_pipelined_1|Add60~33_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~1_sumout\) ) + ( \cordic_pipelined_1|Add66~30\ ))
-- \cordic_pipelined_1|Add66~34\ = CARRY(( \cordic_pipelined_1|Add60~33_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~1_sumout\) ) + ( \cordic_pipelined_1|Add66~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add60~33_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add62~1_sumout\,
	cin => \cordic_pipelined_1|Add66~30\,
	sumout => \cordic_pipelined_1|Add66~33_sumout\,
	cout => \cordic_pipelined_1|Add66~34\);

-- Location: LABCELL_X19_Y19_N27
\cordic_pipelined_1|Add66~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add66~37_sumout\ = SUM(( \cordic_pipelined_1|Add60~37_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~1_sumout\) ) + ( \cordic_pipelined_1|Add66~34\ ))
-- \cordic_pipelined_1|Add66~38\ = CARRY(( \cordic_pipelined_1|Add60~37_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~1_sumout\) ) + ( \cordic_pipelined_1|Add66~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add60~37_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add62~1_sumout\,
	cin => \cordic_pipelined_1|Add66~34\,
	sumout => \cordic_pipelined_1|Add66~37_sumout\,
	cout => \cordic_pipelined_1|Add66~38\);

-- Location: LABCELL_X19_Y19_N30
\cordic_pipelined_1|Add66~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add66~41_sumout\ = SUM(( \cordic_pipelined_1|Add60~41_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~1_sumout\) ) + ( \cordic_pipelined_1|Add66~38\ ))
-- \cordic_pipelined_1|Add66~42\ = CARRY(( \cordic_pipelined_1|Add60~41_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~1_sumout\) ) + ( \cordic_pipelined_1|Add66~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add60~41_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add62~1_sumout\,
	cin => \cordic_pipelined_1|Add66~38\,
	sumout => \cordic_pipelined_1|Add66~41_sumout\,
	cout => \cordic_pipelined_1|Add66~42\);

-- Location: LABCELL_X19_Y19_N33
\cordic_pipelined_1|Add66~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add66~45_sumout\ = SUM(( \cordic_pipelined_1|Add60~45_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~1_sumout\) ) + ( \cordic_pipelined_1|Add66~42\ ))
-- \cordic_pipelined_1|Add66~46\ = CARRY(( \cordic_pipelined_1|Add60~45_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~1_sumout\) ) + ( \cordic_pipelined_1|Add66~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add60~45_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add62~1_sumout\,
	cin => \cordic_pipelined_1|Add66~42\,
	sumout => \cordic_pipelined_1|Add66~45_sumout\,
	cout => \cordic_pipelined_1|Add66~46\);

-- Location: LABCELL_X19_Y19_N36
\cordic_pipelined_1|Add66~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add66~49_sumout\ = SUM(( \cordic_pipelined_1|Add60~49_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~1_sumout\) ) + ( \cordic_pipelined_1|Add66~46\ ))
-- \cordic_pipelined_1|Add66~50\ = CARRY(( \cordic_pipelined_1|Add60~49_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~1_sumout\) ) + ( \cordic_pipelined_1|Add66~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add60~49_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add62~1_sumout\,
	cin => \cordic_pipelined_1|Add66~46\,
	sumout => \cordic_pipelined_1|Add66~49_sumout\,
	cout => \cordic_pipelined_1|Add66~50\);

-- Location: LABCELL_X19_Y19_N39
\cordic_pipelined_1|Add66~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add66~53_sumout\ = SUM(( \cordic_pipelined_1|Add60~53_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~1_sumout\) ) + ( \cordic_pipelined_1|Add66~50\ ))
-- \cordic_pipelined_1|Add66~54\ = CARRY(( \cordic_pipelined_1|Add60~53_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~1_sumout\) ) + ( \cordic_pipelined_1|Add66~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add60~53_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add62~1_sumout\,
	cin => \cordic_pipelined_1|Add66~50\,
	sumout => \cordic_pipelined_1|Add66~53_sumout\,
	cout => \cordic_pipelined_1|Add66~54\);

-- Location: LABCELL_X19_Y19_N42
\cordic_pipelined_1|Add66~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add66~57_sumout\ = SUM(( \cordic_pipelined_1|Add60~57_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~1_sumout\) ) + ( \cordic_pipelined_1|Add66~54\ ))
-- \cordic_pipelined_1|Add66~58\ = CARRY(( \cordic_pipelined_1|Add60~57_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~1_sumout\) ) + ( \cordic_pipelined_1|Add66~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add60~57_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add62~1_sumout\,
	cin => \cordic_pipelined_1|Add66~54\,
	sumout => \cordic_pipelined_1|Add66~57_sumout\,
	cout => \cordic_pipelined_1|Add66~58\);

-- Location: LABCELL_X19_Y19_N45
\cordic_pipelined_1|Add66~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add66~61_sumout\ = SUM(( \cordic_pipelined_1|Add60~61_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~1_sumout\) ) + ( \cordic_pipelined_1|Add66~58\ ))
-- \cordic_pipelined_1|Add66~62\ = CARRY(( \cordic_pipelined_1|Add60~61_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~1_sumout\) ) + ( \cordic_pipelined_1|Add66~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add60~61_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add62~1_sumout\,
	cin => \cordic_pipelined_1|Add66~58\,
	sumout => \cordic_pipelined_1|Add66~61_sumout\,
	cout => \cordic_pipelined_1|Add66~62\);

-- Location: LABCELL_X19_Y19_N48
\cordic_pipelined_1|Add66~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add66~65_sumout\ = SUM(( \cordic_pipelined_1|Add60~65_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~1_sumout\) ) + ( \cordic_pipelined_1|Add66~62\ ))
-- \cordic_pipelined_1|Add66~66\ = CARRY(( \cordic_pipelined_1|Add60~65_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~1_sumout\) ) + ( \cordic_pipelined_1|Add66~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add60~65_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add62~1_sumout\,
	cin => \cordic_pipelined_1|Add66~62\,
	sumout => \cordic_pipelined_1|Add66~65_sumout\,
	cout => \cordic_pipelined_1|Add66~66\);

-- Location: LABCELL_X19_Y19_N51
\cordic_pipelined_1|Add66~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add66~1_sumout\ = SUM(( \cordic_pipelined_1|Add60~1_sumout\ ) + ( !\cordic_pipelined_1|Add64~1_sumout\ $ (!\cordic_pipelined_1|Add62~1_sumout\) ) + ( \cordic_pipelined_1|Add66~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add64~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add60~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add62~1_sumout\,
	cin => \cordic_pipelined_1|Add66~66\,
	sumout => \cordic_pipelined_1|Add66~1_sumout\);

-- Location: LABCELL_X18_Y19_N0
\cordic_pipelined_1|Add72~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add72~70_cout\ = CARRY(( \cordic_pipelined_1|Add70~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	cin => GND,
	cout => \cordic_pipelined_1|Add72~70_cout\);

-- Location: LABCELL_X18_Y19_N3
\cordic_pipelined_1|Add72~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add72~5_sumout\ = SUM(( \cordic_pipelined_1|Add66~5_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~13_sumout\) ) + ( \cordic_pipelined_1|Add72~70_cout\ ))
-- \cordic_pipelined_1|Add72~6\ = CARRY(( \cordic_pipelined_1|Add66~5_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~13_sumout\) ) + ( \cordic_pipelined_1|Add72~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add68~13_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add66~5_sumout\,
	cin => \cordic_pipelined_1|Add72~70_cout\,
	sumout => \cordic_pipelined_1|Add72~5_sumout\,
	cout => \cordic_pipelined_1|Add72~6\);

-- Location: LABCELL_X18_Y19_N6
\cordic_pipelined_1|Add72~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add72~9_sumout\ = SUM(( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~9_sumout\) ) + ( \cordic_pipelined_1|Add66~9_sumout\ ) + ( \cordic_pipelined_1|Add72~6\ ))
-- \cordic_pipelined_1|Add72~10\ = CARRY(( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~9_sumout\) ) + ( \cordic_pipelined_1|Add66~9_sumout\ ) + ( \cordic_pipelined_1|Add72~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add66~9_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add68~9_sumout\,
	cin => \cordic_pipelined_1|Add72~6\,
	sumout => \cordic_pipelined_1|Add72~9_sumout\,
	cout => \cordic_pipelined_1|Add72~10\);

-- Location: LABCELL_X18_Y19_N9
\cordic_pipelined_1|Add72~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add72~13_sumout\ = SUM(( \cordic_pipelined_1|Add66~13_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~5_sumout\) ) + ( \cordic_pipelined_1|Add72~10\ ))
-- \cordic_pipelined_1|Add72~14\ = CARRY(( \cordic_pipelined_1|Add66~13_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~5_sumout\) ) + ( \cordic_pipelined_1|Add72~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add68~5_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add66~13_sumout\,
	cin => \cordic_pipelined_1|Add72~10\,
	sumout => \cordic_pipelined_1|Add72~13_sumout\,
	cout => \cordic_pipelined_1|Add72~14\);

-- Location: LABCELL_X18_Y19_N12
\cordic_pipelined_1|Add72~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add72~17_sumout\ = SUM(( \cordic_pipelined_1|Add66~17_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~17_sumout\) ) + ( \cordic_pipelined_1|Add72~14\ ))
-- \cordic_pipelined_1|Add72~18\ = CARRY(( \cordic_pipelined_1|Add66~17_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~17_sumout\) ) + ( \cordic_pipelined_1|Add72~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add68~17_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add66~17_sumout\,
	cin => \cordic_pipelined_1|Add72~14\,
	sumout => \cordic_pipelined_1|Add72~17_sumout\,
	cout => \cordic_pipelined_1|Add72~18\);

-- Location: LABCELL_X18_Y19_N15
\cordic_pipelined_1|Add72~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add72~21_sumout\ = SUM(( \cordic_pipelined_1|Add66~21_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~1_sumout\) ) + ( \cordic_pipelined_1|Add72~18\ ))
-- \cordic_pipelined_1|Add72~22\ = CARRY(( \cordic_pipelined_1|Add66~21_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~1_sumout\) ) + ( \cordic_pipelined_1|Add72~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add68~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add66~21_sumout\,
	cin => \cordic_pipelined_1|Add72~18\,
	sumout => \cordic_pipelined_1|Add72~21_sumout\,
	cout => \cordic_pipelined_1|Add72~22\);

-- Location: LABCELL_X18_Y19_N18
\cordic_pipelined_1|Add72~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add72~25_sumout\ = SUM(( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~1_sumout\) ) + ( \cordic_pipelined_1|Add66~25_sumout\ ) + ( \cordic_pipelined_1|Add72~22\ ))
-- \cordic_pipelined_1|Add72~26\ = CARRY(( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~1_sumout\) ) + ( \cordic_pipelined_1|Add66~25_sumout\ ) + ( \cordic_pipelined_1|Add72~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add68~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add66~25_sumout\,
	cin => \cordic_pipelined_1|Add72~22\,
	sumout => \cordic_pipelined_1|Add72~25_sumout\,
	cout => \cordic_pipelined_1|Add72~26\);

-- Location: LABCELL_X18_Y19_N21
\cordic_pipelined_1|Add72~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add72~29_sumout\ = SUM(( \cordic_pipelined_1|Add66~29_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~1_sumout\) ) + ( \cordic_pipelined_1|Add72~26\ ))
-- \cordic_pipelined_1|Add72~30\ = CARRY(( \cordic_pipelined_1|Add66~29_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~1_sumout\) ) + ( \cordic_pipelined_1|Add72~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add68~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add66~29_sumout\,
	cin => \cordic_pipelined_1|Add72~26\,
	sumout => \cordic_pipelined_1|Add72~29_sumout\,
	cout => \cordic_pipelined_1|Add72~30\);

-- Location: LABCELL_X18_Y19_N24
\cordic_pipelined_1|Add72~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add72~33_sumout\ = SUM(( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~1_sumout\) ) + ( \cordic_pipelined_1|Add66~33_sumout\ ) + ( \cordic_pipelined_1|Add72~30\ ))
-- \cordic_pipelined_1|Add72~34\ = CARRY(( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~1_sumout\) ) + ( \cordic_pipelined_1|Add66~33_sumout\ ) + ( \cordic_pipelined_1|Add72~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add68~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add66~33_sumout\,
	cin => \cordic_pipelined_1|Add72~30\,
	sumout => \cordic_pipelined_1|Add72~33_sumout\,
	cout => \cordic_pipelined_1|Add72~34\);

-- Location: LABCELL_X18_Y19_N27
\cordic_pipelined_1|Add72~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add72~37_sumout\ = SUM(( \cordic_pipelined_1|Add66~37_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~1_sumout\) ) + ( \cordic_pipelined_1|Add72~34\ ))
-- \cordic_pipelined_1|Add72~38\ = CARRY(( \cordic_pipelined_1|Add66~37_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~1_sumout\) ) + ( \cordic_pipelined_1|Add72~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100110011001100100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add68~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add66~37_sumout\,
	cin => \cordic_pipelined_1|Add72~34\,
	sumout => \cordic_pipelined_1|Add72~37_sumout\,
	cout => \cordic_pipelined_1|Add72~38\);

-- Location: LABCELL_X18_Y19_N30
\cordic_pipelined_1|Add72~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add72~41_sumout\ = SUM(( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~1_sumout\) ) + ( \cordic_pipelined_1|Add66~41_sumout\ ) + ( \cordic_pipelined_1|Add72~38\ ))
-- \cordic_pipelined_1|Add72~42\ = CARRY(( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~1_sumout\) ) + ( \cordic_pipelined_1|Add66~41_sumout\ ) + ( \cordic_pipelined_1|Add72~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add68~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add66~41_sumout\,
	cin => \cordic_pipelined_1|Add72~38\,
	sumout => \cordic_pipelined_1|Add72~41_sumout\,
	cout => \cordic_pipelined_1|Add72~42\);

-- Location: LABCELL_X18_Y19_N33
\cordic_pipelined_1|Add72~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add72~45_sumout\ = SUM(( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~1_sumout\) ) + ( \cordic_pipelined_1|Add66~45_sumout\ ) + ( \cordic_pipelined_1|Add72~42\ ))
-- \cordic_pipelined_1|Add72~46\ = CARRY(( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~1_sumout\) ) + ( \cordic_pipelined_1|Add66~45_sumout\ ) + ( \cordic_pipelined_1|Add72~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add68~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add66~45_sumout\,
	cin => \cordic_pipelined_1|Add72~42\,
	sumout => \cordic_pipelined_1|Add72~45_sumout\,
	cout => \cordic_pipelined_1|Add72~46\);

-- Location: LABCELL_X18_Y19_N36
\cordic_pipelined_1|Add72~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add72~49_sumout\ = SUM(( \cordic_pipelined_1|Add66~49_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~1_sumout\) ) + ( \cordic_pipelined_1|Add72~46\ ))
-- \cordic_pipelined_1|Add72~50\ = CARRY(( \cordic_pipelined_1|Add66~49_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~1_sumout\) ) + ( \cordic_pipelined_1|Add72~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100110011001100100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add68~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add66~49_sumout\,
	cin => \cordic_pipelined_1|Add72~46\,
	sumout => \cordic_pipelined_1|Add72~49_sumout\,
	cout => \cordic_pipelined_1|Add72~50\);

-- Location: LABCELL_X18_Y19_N39
\cordic_pipelined_1|Add72~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add72~53_sumout\ = SUM(( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~1_sumout\) ) + ( \cordic_pipelined_1|Add66~53_sumout\ ) + ( \cordic_pipelined_1|Add72~50\ ))
-- \cordic_pipelined_1|Add72~54\ = CARRY(( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~1_sumout\) ) + ( \cordic_pipelined_1|Add66~53_sumout\ ) + ( \cordic_pipelined_1|Add72~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add68~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add66~53_sumout\,
	cin => \cordic_pipelined_1|Add72~50\,
	sumout => \cordic_pipelined_1|Add72~53_sumout\,
	cout => \cordic_pipelined_1|Add72~54\);

-- Location: LABCELL_X18_Y19_N42
\cordic_pipelined_1|Add72~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add72~57_sumout\ = SUM(( \cordic_pipelined_1|Add66~57_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~1_sumout\) ) + ( \cordic_pipelined_1|Add72~54\ ))
-- \cordic_pipelined_1|Add72~58\ = CARRY(( \cordic_pipelined_1|Add66~57_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~1_sumout\) ) + ( \cordic_pipelined_1|Add72~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100110011001100100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add68~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add66~57_sumout\,
	cin => \cordic_pipelined_1|Add72~54\,
	sumout => \cordic_pipelined_1|Add72~57_sumout\,
	cout => \cordic_pipelined_1|Add72~58\);

-- Location: LABCELL_X18_Y19_N45
\cordic_pipelined_1|Add72~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add72~61_sumout\ = SUM(( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~1_sumout\) ) + ( \cordic_pipelined_1|Add66~61_sumout\ ) + ( \cordic_pipelined_1|Add72~58\ ))
-- \cordic_pipelined_1|Add72~62\ = CARRY(( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~1_sumout\) ) + ( \cordic_pipelined_1|Add66~61_sumout\ ) + ( \cordic_pipelined_1|Add72~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add68~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add66~61_sumout\,
	cin => \cordic_pipelined_1|Add72~58\,
	sumout => \cordic_pipelined_1|Add72~61_sumout\,
	cout => \cordic_pipelined_1|Add72~62\);

-- Location: LABCELL_X18_Y19_N48
\cordic_pipelined_1|Add72~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add72~65_sumout\ = SUM(( \cordic_pipelined_1|Add66~65_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~1_sumout\) ) + ( \cordic_pipelined_1|Add72~62\ ))
-- \cordic_pipelined_1|Add72~66\ = CARRY(( \cordic_pipelined_1|Add66~65_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~1_sumout\) ) + ( \cordic_pipelined_1|Add72~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100110011001100100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add68~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add66~65_sumout\,
	cin => \cordic_pipelined_1|Add72~62\,
	sumout => \cordic_pipelined_1|Add72~65_sumout\,
	cout => \cordic_pipelined_1|Add72~66\);

-- Location: LABCELL_X18_Y19_N51
\cordic_pipelined_1|Add72~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add72~1_sumout\ = SUM(( !\cordic_pipelined_1|Add70~1_sumout\ $ (!\cordic_pipelined_1|Add68~1_sumout\) ) + ( \cordic_pipelined_1|Add66~1_sumout\ ) + ( \cordic_pipelined_1|Add72~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add68~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add66~1_sumout\,
	cin => \cordic_pipelined_1|Add72~66\,
	sumout => \cordic_pipelined_1|Add72~1_sumout\);

-- Location: LABCELL_X18_Y18_N0
\cordic_pipelined_1|Add74~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add74~70_cout\ = CARRY(( !\cordic_pipelined_1|Add70~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	cin => GND,
	cout => \cordic_pipelined_1|Add74~70_cout\);

-- Location: LABCELL_X18_Y18_N3
\cordic_pipelined_1|Add74~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add74~65_sumout\ = SUM(( \cordic_pipelined_1|Add68~65_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~53_sumout\) ) + ( \cordic_pipelined_1|Add74~70_cout\ ))
-- \cordic_pipelined_1|Add74~66\ = CARRY(( \cordic_pipelined_1|Add68~65_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~53_sumout\) ) + ( \cordic_pipelined_1|Add74~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add68~65_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add66~53_sumout\,
	cin => \cordic_pipelined_1|Add74~70_cout\,
	sumout => \cordic_pipelined_1|Add74~65_sumout\,
	cout => \cordic_pipelined_1|Add74~66\);

-- Location: LABCELL_X18_Y18_N6
\cordic_pipelined_1|Add74~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add74~61_sumout\ = SUM(( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~57_sumout\) ) + ( \cordic_pipelined_1|Add68~61_sumout\ ) + ( \cordic_pipelined_1|Add74~66\ ))
-- \cordic_pipelined_1|Add74~62\ = CARRY(( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~57_sumout\) ) + ( \cordic_pipelined_1|Add68~61_sumout\ ) + ( \cordic_pipelined_1|Add74~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add68~61_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add66~57_sumout\,
	cin => \cordic_pipelined_1|Add74~66\,
	sumout => \cordic_pipelined_1|Add74~61_sumout\,
	cout => \cordic_pipelined_1|Add74~62\);

-- Location: LABCELL_X18_Y18_N9
\cordic_pipelined_1|Add74~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add74~57_sumout\ = SUM(( \cordic_pipelined_1|Add68~57_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~61_sumout\) ) + ( \cordic_pipelined_1|Add74~62\ ))
-- \cordic_pipelined_1|Add74~58\ = CARRY(( \cordic_pipelined_1|Add68~57_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~61_sumout\) ) + ( \cordic_pipelined_1|Add74~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add66~61_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add68~57_sumout\,
	cin => \cordic_pipelined_1|Add74~62\,
	sumout => \cordic_pipelined_1|Add74~57_sumout\,
	cout => \cordic_pipelined_1|Add74~58\);

-- Location: LABCELL_X18_Y18_N12
\cordic_pipelined_1|Add74~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add74~53_sumout\ = SUM(( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~65_sumout\) ) + ( \cordic_pipelined_1|Add68~53_sumout\ ) + ( \cordic_pipelined_1|Add74~58\ ))
-- \cordic_pipelined_1|Add74~54\ = CARRY(( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~65_sumout\) ) + ( \cordic_pipelined_1|Add68~53_sumout\ ) + ( \cordic_pipelined_1|Add74~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add66~65_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add68~53_sumout\,
	cin => \cordic_pipelined_1|Add74~58\,
	sumout => \cordic_pipelined_1|Add74~53_sumout\,
	cout => \cordic_pipelined_1|Add74~54\);

-- Location: LABCELL_X18_Y18_N15
\cordic_pipelined_1|Add74~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add74~49_sumout\ = SUM(( \cordic_pipelined_1|Add68~49_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~1_sumout\) ) + ( \cordic_pipelined_1|Add74~54\ ))
-- \cordic_pipelined_1|Add74~50\ = CARRY(( \cordic_pipelined_1|Add68~49_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~1_sumout\) ) + ( \cordic_pipelined_1|Add74~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add66~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add68~49_sumout\,
	cin => \cordic_pipelined_1|Add74~54\,
	sumout => \cordic_pipelined_1|Add74~49_sumout\,
	cout => \cordic_pipelined_1|Add74~50\);

-- Location: LABCELL_X18_Y18_N18
\cordic_pipelined_1|Add74~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add74~45_sumout\ = SUM(( \cordic_pipelined_1|Add68~45_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~1_sumout\) ) + ( \cordic_pipelined_1|Add74~50\ ))
-- \cordic_pipelined_1|Add74~46\ = CARRY(( \cordic_pipelined_1|Add68~45_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~1_sumout\) ) + ( \cordic_pipelined_1|Add74~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add68~45_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add66~1_sumout\,
	cin => \cordic_pipelined_1|Add74~50\,
	sumout => \cordic_pipelined_1|Add74~45_sumout\,
	cout => \cordic_pipelined_1|Add74~46\);

-- Location: LABCELL_X18_Y18_N21
\cordic_pipelined_1|Add74~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add74~41_sumout\ = SUM(( \cordic_pipelined_1|Add68~41_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~1_sumout\) ) + ( \cordic_pipelined_1|Add74~46\ ))
-- \cordic_pipelined_1|Add74~42\ = CARRY(( \cordic_pipelined_1|Add68~41_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~1_sumout\) ) + ( \cordic_pipelined_1|Add74~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add66~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add68~41_sumout\,
	cin => \cordic_pipelined_1|Add74~46\,
	sumout => \cordic_pipelined_1|Add74~41_sumout\,
	cout => \cordic_pipelined_1|Add74~42\);

-- Location: LABCELL_X18_Y18_N24
\cordic_pipelined_1|Add74~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add74~37_sumout\ = SUM(( \cordic_pipelined_1|Add68~37_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~1_sumout\) ) + ( \cordic_pipelined_1|Add74~42\ ))
-- \cordic_pipelined_1|Add74~38\ = CARRY(( \cordic_pipelined_1|Add68~37_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~1_sumout\) ) + ( \cordic_pipelined_1|Add74~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add68~37_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add66~1_sumout\,
	cin => \cordic_pipelined_1|Add74~42\,
	sumout => \cordic_pipelined_1|Add74~37_sumout\,
	cout => \cordic_pipelined_1|Add74~38\);

-- Location: LABCELL_X18_Y18_N27
\cordic_pipelined_1|Add74~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add74~33_sumout\ = SUM(( \cordic_pipelined_1|Add68~33_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~1_sumout\) ) + ( \cordic_pipelined_1|Add74~38\ ))
-- \cordic_pipelined_1|Add74~34\ = CARRY(( \cordic_pipelined_1|Add68~33_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~1_sumout\) ) + ( \cordic_pipelined_1|Add74~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add66~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add68~33_sumout\,
	cin => \cordic_pipelined_1|Add74~38\,
	sumout => \cordic_pipelined_1|Add74~33_sumout\,
	cout => \cordic_pipelined_1|Add74~34\);

-- Location: LABCELL_X18_Y18_N30
\cordic_pipelined_1|Add74~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add74~29_sumout\ = SUM(( \cordic_pipelined_1|Add68~29_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~1_sumout\) ) + ( \cordic_pipelined_1|Add74~34\ ))
-- \cordic_pipelined_1|Add74~30\ = CARRY(( \cordic_pipelined_1|Add68~29_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~1_sumout\) ) + ( \cordic_pipelined_1|Add74~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add68~29_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add66~1_sumout\,
	cin => \cordic_pipelined_1|Add74~34\,
	sumout => \cordic_pipelined_1|Add74~29_sumout\,
	cout => \cordic_pipelined_1|Add74~30\);

-- Location: LABCELL_X18_Y18_N33
\cordic_pipelined_1|Add74~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add74~25_sumout\ = SUM(( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~1_sumout\) ) + ( \cordic_pipelined_1|Add68~25_sumout\ ) + ( \cordic_pipelined_1|Add74~30\ ))
-- \cordic_pipelined_1|Add74~26\ = CARRY(( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~1_sumout\) ) + ( \cordic_pipelined_1|Add68~25_sumout\ ) + ( \cordic_pipelined_1|Add74~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add66~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add68~25_sumout\,
	cin => \cordic_pipelined_1|Add74~30\,
	sumout => \cordic_pipelined_1|Add74~25_sumout\,
	cout => \cordic_pipelined_1|Add74~26\);

-- Location: LABCELL_X18_Y18_N36
\cordic_pipelined_1|Add74~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add74~21_sumout\ = SUM(( \cordic_pipelined_1|Add68~21_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~1_sumout\) ) + ( \cordic_pipelined_1|Add74~26\ ))
-- \cordic_pipelined_1|Add74~22\ = CARRY(( \cordic_pipelined_1|Add68~21_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~1_sumout\) ) + ( \cordic_pipelined_1|Add74~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add68~21_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add66~1_sumout\,
	cin => \cordic_pipelined_1|Add74~26\,
	sumout => \cordic_pipelined_1|Add74~21_sumout\,
	cout => \cordic_pipelined_1|Add74~22\);

-- Location: LABCELL_X18_Y18_N39
\cordic_pipelined_1|Add74~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add74~17_sumout\ = SUM(( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~1_sumout\) ) + ( \cordic_pipelined_1|Add68~13_sumout\ ) + ( \cordic_pipelined_1|Add74~22\ ))
-- \cordic_pipelined_1|Add74~18\ = CARRY(( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~1_sumout\) ) + ( \cordic_pipelined_1|Add68~13_sumout\ ) + ( \cordic_pipelined_1|Add74~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add66~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add68~13_sumout\,
	cin => \cordic_pipelined_1|Add74~22\,
	sumout => \cordic_pipelined_1|Add74~17_sumout\,
	cout => \cordic_pipelined_1|Add74~18\);

-- Location: LABCELL_X18_Y18_N42
\cordic_pipelined_1|Add74~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add74~5_sumout\ = SUM(( \cordic_pipelined_1|Add68~9_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~1_sumout\) ) + ( \cordic_pipelined_1|Add74~18\ ))
-- \cordic_pipelined_1|Add74~6\ = CARRY(( \cordic_pipelined_1|Add68~9_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~1_sumout\) ) + ( \cordic_pipelined_1|Add74~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add68~9_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add66~1_sumout\,
	cin => \cordic_pipelined_1|Add74~18\,
	sumout => \cordic_pipelined_1|Add74~5_sumout\,
	cout => \cordic_pipelined_1|Add74~6\);

-- Location: LABCELL_X18_Y18_N45
\cordic_pipelined_1|Add74~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add74~1_sumout\ = SUM(( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~1_sumout\) ) + ( \cordic_pipelined_1|Add68~5_sumout\ ) + ( \cordic_pipelined_1|Add74~6\ ))
-- \cordic_pipelined_1|Add74~2\ = CARRY(( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~1_sumout\) ) + ( \cordic_pipelined_1|Add68~5_sumout\ ) + ( \cordic_pipelined_1|Add74~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add66~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add68~5_sumout\,
	cin => \cordic_pipelined_1|Add74~6\,
	sumout => \cordic_pipelined_1|Add74~1_sumout\,
	cout => \cordic_pipelined_1|Add74~2\);

-- Location: LABCELL_X17_Y18_N0
\cordic_pipelined_1|Add77~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add77~70_cout\ = CARRY(( (!\cordic_pipelined_1|Add70~1_sumout\ & ((!\cordic_pipelined_1|Add73~1_sumout\))) # (\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add76~1_sumout\)) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001110001011100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	cin => GND,
	cout => \cordic_pipelined_1|Add77~70_cout\);

-- Location: LABCELL_X17_Y18_N3
\cordic_pipelined_1|Add77~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add77~66_cout\ = CARRY(( \cordic_pipelined_1|Add74~65_sumout\ ) + ( !\cordic_pipelined_1|Add72~57_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & ((\cordic_pipelined_1|Add73~1_sumout\))) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- (\cordic_pipelined_1|Add76~1_sumout\)))) ) + ( \cordic_pipelined_1|Add77~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000111101101001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add72~57_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add74~65_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	cin => \cordic_pipelined_1|Add77~70_cout\,
	cout => \cordic_pipelined_1|Add77~66_cout\);

-- Location: LABCELL_X17_Y18_N6
\cordic_pipelined_1|Add77~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add77~62_cout\ = CARRY(( \cordic_pipelined_1|Add74~61_sumout\ ) + ( !\cordic_pipelined_1|Add72~61_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( \cordic_pipelined_1|Add77~66_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001111011100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add74~61_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add72~61_sumout\,
	cin => \cordic_pipelined_1|Add77~66_cout\,
	cout => \cordic_pipelined_1|Add77~62_cout\);

-- Location: LABCELL_X17_Y18_N9
\cordic_pipelined_1|Add77~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add77~58_cout\ = CARRY(( \cordic_pipelined_1|Add74~57_sumout\ ) + ( !\cordic_pipelined_1|Add72~65_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( \cordic_pipelined_1|Add77~62_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001111011100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add74~57_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add72~65_sumout\,
	cin => \cordic_pipelined_1|Add77~62_cout\,
	cout => \cordic_pipelined_1|Add77~58_cout\);

-- Location: LABCELL_X17_Y18_N12
\cordic_pipelined_1|Add77~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add77~54_cout\ = CARRY(( !\cordic_pipelined_1|Add72~1_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & ((\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( 
-- \cordic_pipelined_1|Add74~53_sumout\ ) + ( \cordic_pipelined_1|Add77~58_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001001100111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add72~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add74~53_sumout\,
	cin => \cordic_pipelined_1|Add77~58_cout\,
	cout => \cordic_pipelined_1|Add77~54_cout\);

-- Location: LABCELL_X17_Y18_N15
\cordic_pipelined_1|Add77~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add77~50_cout\ = CARRY(( \cordic_pipelined_1|Add74~49_sumout\ ) + ( !\cordic_pipelined_1|Add72~1_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( \cordic_pipelined_1|Add77~54_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011001100011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add72~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add74~49_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	cin => \cordic_pipelined_1|Add77~54_cout\,
	cout => \cordic_pipelined_1|Add77~50_cout\);

-- Location: LABCELL_X17_Y18_N18
\cordic_pipelined_1|Add77~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add77~46_cout\ = CARRY(( \cordic_pipelined_1|Add74~45_sumout\ ) + ( !\cordic_pipelined_1|Add72~1_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( \cordic_pipelined_1|Add77~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011001100011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add72~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add74~45_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	cin => \cordic_pipelined_1|Add77~50_cout\,
	cout => \cordic_pipelined_1|Add77~46_cout\);

-- Location: LABCELL_X17_Y18_N21
\cordic_pipelined_1|Add77~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add77~42_cout\ = CARRY(( \cordic_pipelined_1|Add74~41_sumout\ ) + ( !\cordic_pipelined_1|Add72~1_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( \cordic_pipelined_1|Add77~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011001100011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add72~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add74~41_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	cin => \cordic_pipelined_1|Add77~46_cout\,
	cout => \cordic_pipelined_1|Add77~42_cout\);

-- Location: LABCELL_X17_Y18_N24
\cordic_pipelined_1|Add77~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add77~38_cout\ = CARRY(( \cordic_pipelined_1|Add74~37_sumout\ ) + ( !\cordic_pipelined_1|Add72~1_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( \cordic_pipelined_1|Add77~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011001100011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add72~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add74~37_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	cin => \cordic_pipelined_1|Add77~42_cout\,
	cout => \cordic_pipelined_1|Add77~38_cout\);

-- Location: LABCELL_X17_Y18_N27
\cordic_pipelined_1|Add77~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add77~34_cout\ = CARRY(( !\cordic_pipelined_1|Add72~1_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & ((\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( 
-- \cordic_pipelined_1|Add74~33_sumout\ ) + ( \cordic_pipelined_1|Add77~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001001100111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add72~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add74~33_sumout\,
	cin => \cordic_pipelined_1|Add77~38_cout\,
	cout => \cordic_pipelined_1|Add77~34_cout\);

-- Location: LABCELL_X17_Y18_N30
\cordic_pipelined_1|Add77~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add77~30_cout\ = CARRY(( \cordic_pipelined_1|Add74~29_sumout\ ) + ( !\cordic_pipelined_1|Add72~1_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( \cordic_pipelined_1|Add77~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011001100011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add72~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add74~29_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	cin => \cordic_pipelined_1|Add77~34_cout\,
	cout => \cordic_pipelined_1|Add77~30_cout\);

-- Location: LABCELL_X17_Y18_N33
\cordic_pipelined_1|Add77~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add77~26_cout\ = CARRY(( !\cordic_pipelined_1|Add72~1_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & ((\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( 
-- \cordic_pipelined_1|Add74~25_sumout\ ) + ( \cordic_pipelined_1|Add77~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001001100111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add72~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add74~25_sumout\,
	cin => \cordic_pipelined_1|Add77~30_cout\,
	cout => \cordic_pipelined_1|Add77~26_cout\);

-- Location: LABCELL_X17_Y18_N36
\cordic_pipelined_1|Add77~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add77~22_cout\ = CARRY(( \cordic_pipelined_1|Add74~21_sumout\ ) + ( !\cordic_pipelined_1|Add72~1_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( \cordic_pipelined_1|Add77~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011001100011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add72~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add74~21_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	cin => \cordic_pipelined_1|Add77~26_cout\,
	cout => \cordic_pipelined_1|Add77~22_cout\);

-- Location: LABCELL_X17_Y18_N39
\cordic_pipelined_1|Add77~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add77~18_cout\ = CARRY(( !\cordic_pipelined_1|Add72~1_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & ((\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( 
-- \cordic_pipelined_1|Add74~17_sumout\ ) + ( \cordic_pipelined_1|Add77~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001001100111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add72~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add74~17_sumout\,
	cin => \cordic_pipelined_1|Add77~22_cout\,
	cout => \cordic_pipelined_1|Add77~18_cout\);

-- Location: LABCELL_X17_Y18_N42
\cordic_pipelined_1|Add77~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add77~14_cout\ = CARRY(( \cordic_pipelined_1|Add74~5_sumout\ ) + ( !\cordic_pipelined_1|Add72~1_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( \cordic_pipelined_1|Add77~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011001100011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add72~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add74~5_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	cin => \cordic_pipelined_1|Add77~18_cout\,
	cout => \cordic_pipelined_1|Add77~14_cout\);

-- Location: LABCELL_X17_Y18_N45
\cordic_pipelined_1|Add77~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add77~1_sumout\ = SUM(( !\cordic_pipelined_1|Add72~1_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & ((\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( 
-- \cordic_pipelined_1|Add74~1_sumout\ ) + ( \cordic_pipelined_1|Add77~14_cout\ ))
-- \cordic_pipelined_1|Add77~2\ = CARRY(( !\cordic_pipelined_1|Add72~1_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & ((\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( 
-- \cordic_pipelined_1|Add74~1_sumout\ ) + ( \cordic_pipelined_1|Add77~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001001100111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add72~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add74~1_sumout\,
	cin => \cordic_pipelined_1|Add77~14_cout\,
	sumout => \cordic_pipelined_1|Add77~1_sumout\,
	cout => \cordic_pipelined_1|Add77~2\);

-- Location: LABCELL_X18_Y17_N0
\cordic_pipelined_1|Add78~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add78~70_cout\ = CARRY(( VCC ) + ( (!\cordic_pipelined_1|Add70~1_sumout\ & ((\cordic_pipelined_1|Add73~1_sumout\))) # (\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add76~1_sumout\)) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	cin => GND,
	cout => \cordic_pipelined_1|Add78~70_cout\);

-- Location: LABCELL_X18_Y17_N3
\cordic_pipelined_1|Add78~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add78~1_sumout\ = SUM(( \cordic_pipelined_1|Add72~5_sumout\ ) + ( !\cordic_pipelined_1|Add74~5_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & ((!\cordic_pipelined_1|Add73~1_sumout\))) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- (!\cordic_pipelined_1|Add76~1_sumout\)))) ) + ( \cordic_pipelined_1|Add78~70_cout\ ))
-- \cordic_pipelined_1|Add78~2\ = CARRY(( \cordic_pipelined_1|Add72~5_sumout\ ) + ( !\cordic_pipelined_1|Add74~5_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & ((!\cordic_pipelined_1|Add73~1_sumout\))) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- (!\cordic_pipelined_1|Add76~1_sumout\)))) ) + ( \cordic_pipelined_1|Add78~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000100001110100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add72~5_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add74~5_sumout\,
	cin => \cordic_pipelined_1|Add78~70_cout\,
	sumout => \cordic_pipelined_1|Add78~1_sumout\,
	cout => \cordic_pipelined_1|Add78~2\);

-- Location: LABCELL_X17_Y17_N0
\cordic_pipelined_1|Add83~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add83~70_cout\ = CARRY(( \cordic_pipelined_1|Add79~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add79~1_sumout\,
	cin => GND,
	cout => \cordic_pipelined_1|Add83~70_cout\);

-- Location: LABCELL_X17_Y17_N3
\cordic_pipelined_1|Add83~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add83~1_sumout\ = SUM(( \cordic_pipelined_1|Add78~1_sumout\ ) + ( !\cordic_pipelined_1|Add79~1_sumout\ $ (!\cordic_pipelined_1|Add77~1_sumout\) ) + ( \cordic_pipelined_1|Add83~70_cout\ ))
-- \cordic_pipelined_1|Add83~2\ = CARRY(( \cordic_pipelined_1|Add78~1_sumout\ ) + ( !\cordic_pipelined_1|Add79~1_sumout\ $ (!\cordic_pipelined_1|Add77~1_sumout\) ) + ( \cordic_pipelined_1|Add83~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add79~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add77~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add78~1_sumout\,
	cin => \cordic_pipelined_1|Add83~70_cout\,
	sumout => \cordic_pipelined_1|Add83~1_sumout\,
	cout => \cordic_pipelined_1|Add83~2\);

-- Location: FF_X17_Y17_N4
\cordic_pipelined_1|cordic_rec_reg[3].y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add83~1_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[3].y\(0));

-- Location: LABCELL_X18_Y18_N48
\cordic_pipelined_1|Add74~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add74~9_sumout\ = SUM(( \cordic_pipelined_1|Add68~17_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~1_sumout\) ) + ( \cordic_pipelined_1|Add74~2\ ))
-- \cordic_pipelined_1|Add74~10\ = CARRY(( \cordic_pipelined_1|Add68~17_sumout\ ) + ( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~1_sumout\) ) + ( \cordic_pipelined_1|Add74~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add68~17_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add66~1_sumout\,
	cin => \cordic_pipelined_1|Add74~2\,
	sumout => \cordic_pipelined_1|Add74~9_sumout\,
	cout => \cordic_pipelined_1|Add74~10\);

-- Location: LABCELL_X17_Y18_N48
\cordic_pipelined_1|Add77~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add77~5_sumout\ = SUM(( \cordic_pipelined_1|Add74~9_sumout\ ) + ( !\cordic_pipelined_1|Add72~1_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( \cordic_pipelined_1|Add77~2\ ))
-- \cordic_pipelined_1|Add77~6\ = CARRY(( \cordic_pipelined_1|Add74~9_sumout\ ) + ( !\cordic_pipelined_1|Add72~1_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( \cordic_pipelined_1|Add77~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011001100011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add72~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add74~9_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	cin => \cordic_pipelined_1|Add77~2\,
	sumout => \cordic_pipelined_1|Add77~5_sumout\,
	cout => \cordic_pipelined_1|Add77~6\);

-- Location: LABCELL_X18_Y17_N6
\cordic_pipelined_1|Add78~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add78~5_sumout\ = SUM(( !\cordic_pipelined_1|Add74~1_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( 
-- \cordic_pipelined_1|Add72~9_sumout\ ) + ( \cordic_pipelined_1|Add78~2\ ))
-- \cordic_pipelined_1|Add78~6\ = CARRY(( !\cordic_pipelined_1|Add74~1_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( 
-- \cordic_pipelined_1|Add72~9_sumout\ ) + ( \cordic_pipelined_1|Add78~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010011111011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add74~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add72~9_sumout\,
	cin => \cordic_pipelined_1|Add78~2\,
	sumout => \cordic_pipelined_1|Add78~5_sumout\,
	cout => \cordic_pipelined_1|Add78~6\);

-- Location: LABCELL_X17_Y17_N6
\cordic_pipelined_1|Add83~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add83~5_sumout\ = SUM(( \cordic_pipelined_1|Add78~5_sumout\ ) + ( !\cordic_pipelined_1|Add79~1_sumout\ $ (!\cordic_pipelined_1|Add77~5_sumout\) ) + ( \cordic_pipelined_1|Add83~2\ ))
-- \cordic_pipelined_1|Add83~6\ = CARRY(( \cordic_pipelined_1|Add78~5_sumout\ ) + ( !\cordic_pipelined_1|Add79~1_sumout\ $ (!\cordic_pipelined_1|Add77~5_sumout\) ) + ( \cordic_pipelined_1|Add83~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add79~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add77~5_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add78~5_sumout\,
	cin => \cordic_pipelined_1|Add83~2\,
	sumout => \cordic_pipelined_1|Add83~5_sumout\,
	cout => \cordic_pipelined_1|Add83~6\);

-- Location: FF_X17_Y17_N7
\cordic_pipelined_1|cordic_rec_reg[3].y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add83~5_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[3].y\(1));

-- Location: LABCELL_X18_Y18_N51
\cordic_pipelined_1|Add74~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add74~13_sumout\ = SUM(( !\cordic_pipelined_1|Add70~1_sumout\ $ (\cordic_pipelined_1|Add66~1_sumout\) ) + ( \cordic_pipelined_1|Add68~1_sumout\ ) + ( \cordic_pipelined_1|Add74~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add66~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add68~1_sumout\,
	cin => \cordic_pipelined_1|Add74~10\,
	sumout => \cordic_pipelined_1|Add74~13_sumout\);

-- Location: LABCELL_X17_Y18_N51
\cordic_pipelined_1|Add77~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add77~9_sumout\ = SUM(( !\cordic_pipelined_1|Add72~1_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & ((\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( 
-- \cordic_pipelined_1|Add74~13_sumout\ ) + ( \cordic_pipelined_1|Add77~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001001100111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add72~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add74~13_sumout\,
	cin => \cordic_pipelined_1|Add77~6\,
	sumout => \cordic_pipelined_1|Add77~9_sumout\);

-- Location: LABCELL_X18_Y17_N9
\cordic_pipelined_1|Add78~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add78~9_sumout\ = SUM(( \cordic_pipelined_1|Add72~13_sumout\ ) + ( !\cordic_pipelined_1|Add74~9_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( \cordic_pipelined_1|Add78~6\ ))
-- \cordic_pipelined_1|Add78~10\ = CARRY(( \cordic_pipelined_1|Add72~13_sumout\ ) + ( !\cordic_pipelined_1|Add74~9_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( \cordic_pipelined_1|Add78~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110000010011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add72~13_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add74~9_sumout\,
	cin => \cordic_pipelined_1|Add78~6\,
	sumout => \cordic_pipelined_1|Add78~9_sumout\,
	cout => \cordic_pipelined_1|Add78~10\);

-- Location: LABCELL_X17_Y17_N9
\cordic_pipelined_1|Add83~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add83~9_sumout\ = SUM(( \cordic_pipelined_1|Add78~9_sumout\ ) + ( !\cordic_pipelined_1|Add79~1_sumout\ $ (!\cordic_pipelined_1|Add77~9_sumout\) ) + ( \cordic_pipelined_1|Add83~6\ ))
-- \cordic_pipelined_1|Add83~10\ = CARRY(( \cordic_pipelined_1|Add78~9_sumout\ ) + ( !\cordic_pipelined_1|Add79~1_sumout\ $ (!\cordic_pipelined_1|Add77~9_sumout\) ) + ( \cordic_pipelined_1|Add83~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add79~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add77~9_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add78~9_sumout\,
	cin => \cordic_pipelined_1|Add83~6\,
	sumout => \cordic_pipelined_1|Add83~9_sumout\,
	cout => \cordic_pipelined_1|Add83~10\);

-- Location: FF_X17_Y17_N10
\cordic_pipelined_1|cordic_rec_reg[3].y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add83~9_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[3].y\(2));

-- Location: LABCELL_X18_Y17_N12
\cordic_pipelined_1|Add78~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add78~13_sumout\ = SUM(( \cordic_pipelined_1|Add72~17_sumout\ ) + ( !\cordic_pipelined_1|Add74~13_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( \cordic_pipelined_1|Add78~10\ ))
-- \cordic_pipelined_1|Add78~14\ = CARRY(( \cordic_pipelined_1|Add72~17_sumout\ ) + ( !\cordic_pipelined_1|Add74~13_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( \cordic_pipelined_1|Add78~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100110011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add74~13_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add72~17_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	cin => \cordic_pipelined_1|Add78~10\,
	sumout => \cordic_pipelined_1|Add78~13_sumout\,
	cout => \cordic_pipelined_1|Add78~14\);

-- Location: LABCELL_X17_Y17_N12
\cordic_pipelined_1|Add83~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add83~13_sumout\ = SUM(( \cordic_pipelined_1|Add78~13_sumout\ ) + ( !\cordic_pipelined_1|Add79~1_sumout\ $ (!\cordic_pipelined_1|Add77~9_sumout\) ) + ( \cordic_pipelined_1|Add83~10\ ))
-- \cordic_pipelined_1|Add83~14\ = CARRY(( \cordic_pipelined_1|Add78~13_sumout\ ) + ( !\cordic_pipelined_1|Add79~1_sumout\ $ (!\cordic_pipelined_1|Add77~9_sumout\) ) + ( \cordic_pipelined_1|Add83~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add79~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add78~13_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add77~9_sumout\,
	cin => \cordic_pipelined_1|Add83~10\,
	sumout => \cordic_pipelined_1|Add83~13_sumout\,
	cout => \cordic_pipelined_1|Add83~14\);

-- Location: FF_X17_Y17_N13
\cordic_pipelined_1|cordic_rec_reg[3].y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add83~13_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[3].y\(3));

-- Location: LABCELL_X18_Y17_N15
\cordic_pipelined_1|Add78~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add78~17_sumout\ = SUM(( !\cordic_pipelined_1|Add74~13_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + 
-- ( \cordic_pipelined_1|Add72~21_sumout\ ) + ( \cordic_pipelined_1|Add78~14\ ))
-- \cordic_pipelined_1|Add78~18\ = CARRY(( !\cordic_pipelined_1|Add74~13_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( 
-- \cordic_pipelined_1|Add72~21_sumout\ ) + ( \cordic_pipelined_1|Add78~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000110011001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add74~13_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add72~21_sumout\,
	cin => \cordic_pipelined_1|Add78~14\,
	sumout => \cordic_pipelined_1|Add78~17_sumout\,
	cout => \cordic_pipelined_1|Add78~18\);

-- Location: LABCELL_X17_Y17_N15
\cordic_pipelined_1|Add83~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add83~17_sumout\ = SUM(( \cordic_pipelined_1|Add78~17_sumout\ ) + ( !\cordic_pipelined_1|Add79~1_sumout\ $ (!\cordic_pipelined_1|Add77~9_sumout\) ) + ( \cordic_pipelined_1|Add83~14\ ))
-- \cordic_pipelined_1|Add83~18\ = CARRY(( \cordic_pipelined_1|Add78~17_sumout\ ) + ( !\cordic_pipelined_1|Add79~1_sumout\ $ (!\cordic_pipelined_1|Add77~9_sumout\) ) + ( \cordic_pipelined_1|Add83~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add79~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add77~9_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add78~17_sumout\,
	cin => \cordic_pipelined_1|Add83~14\,
	sumout => \cordic_pipelined_1|Add83~17_sumout\,
	cout => \cordic_pipelined_1|Add83~18\);

-- Location: FF_X17_Y17_N16
\cordic_pipelined_1|cordic_rec_reg[3].y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add83~17_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[3].y\(4));

-- Location: LABCELL_X18_Y17_N18
\cordic_pipelined_1|Add78~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add78~21_sumout\ = SUM(( !\cordic_pipelined_1|Add74~13_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + 
-- ( \cordic_pipelined_1|Add72~25_sumout\ ) + ( \cordic_pipelined_1|Add78~18\ ))
-- \cordic_pipelined_1|Add78~22\ = CARRY(( !\cordic_pipelined_1|Add74~13_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( 
-- \cordic_pipelined_1|Add72~25_sumout\ ) + ( \cordic_pipelined_1|Add78~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000110011001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add74~13_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add72~25_sumout\,
	cin => \cordic_pipelined_1|Add78~18\,
	sumout => \cordic_pipelined_1|Add78~21_sumout\,
	cout => \cordic_pipelined_1|Add78~22\);

-- Location: LABCELL_X17_Y17_N18
\cordic_pipelined_1|Add83~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add83~21_sumout\ = SUM(( !\cordic_pipelined_1|Add77~9_sumout\ $ (!\cordic_pipelined_1|Add79~1_sumout\) ) + ( \cordic_pipelined_1|Add78~21_sumout\ ) + ( \cordic_pipelined_1|Add83~18\ ))
-- \cordic_pipelined_1|Add83~22\ = CARRY(( !\cordic_pipelined_1|Add77~9_sumout\ $ (!\cordic_pipelined_1|Add79~1_sumout\) ) + ( \cordic_pipelined_1|Add78~21_sumout\ ) + ( \cordic_pipelined_1|Add83~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add77~9_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add79~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add78~21_sumout\,
	cin => \cordic_pipelined_1|Add83~18\,
	sumout => \cordic_pipelined_1|Add83~21_sumout\,
	cout => \cordic_pipelined_1|Add83~22\);

-- Location: FF_X17_Y17_N19
\cordic_pipelined_1|cordic_rec_reg[3].y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add83~21_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[3].y\(5));

-- Location: LABCELL_X18_Y17_N21
\cordic_pipelined_1|Add78~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add78~25_sumout\ = SUM(( !\cordic_pipelined_1|Add74~13_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + 
-- ( \cordic_pipelined_1|Add72~29_sumout\ ) + ( \cordic_pipelined_1|Add78~22\ ))
-- \cordic_pipelined_1|Add78~26\ = CARRY(( !\cordic_pipelined_1|Add74~13_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( 
-- \cordic_pipelined_1|Add72~29_sumout\ ) + ( \cordic_pipelined_1|Add78~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000110011001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add74~13_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add72~29_sumout\,
	cin => \cordic_pipelined_1|Add78~22\,
	sumout => \cordic_pipelined_1|Add78~25_sumout\,
	cout => \cordic_pipelined_1|Add78~26\);

-- Location: LABCELL_X17_Y17_N21
\cordic_pipelined_1|Add83~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add83~25_sumout\ = SUM(( \cordic_pipelined_1|Add78~25_sumout\ ) + ( !\cordic_pipelined_1|Add77~9_sumout\ $ (!\cordic_pipelined_1|Add79~1_sumout\) ) + ( \cordic_pipelined_1|Add83~22\ ))
-- \cordic_pipelined_1|Add83~26\ = CARRY(( \cordic_pipelined_1|Add78~25_sumout\ ) + ( !\cordic_pipelined_1|Add77~9_sumout\ $ (!\cordic_pipelined_1|Add79~1_sumout\) ) + ( \cordic_pipelined_1|Add83~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add77~9_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add79~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add78~25_sumout\,
	cin => \cordic_pipelined_1|Add83~22\,
	sumout => \cordic_pipelined_1|Add83~25_sumout\,
	cout => \cordic_pipelined_1|Add83~26\);

-- Location: FF_X17_Y17_N22
\cordic_pipelined_1|cordic_rec_reg[3].y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add83~25_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[3].y\(6));

-- Location: LABCELL_X18_Y17_N24
\cordic_pipelined_1|Add78~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add78~29_sumout\ = SUM(( !\cordic_pipelined_1|Add74~13_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + 
-- ( \cordic_pipelined_1|Add72~33_sumout\ ) + ( \cordic_pipelined_1|Add78~26\ ))
-- \cordic_pipelined_1|Add78~30\ = CARRY(( !\cordic_pipelined_1|Add74~13_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( 
-- \cordic_pipelined_1|Add72~33_sumout\ ) + ( \cordic_pipelined_1|Add78~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000110011001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add74~13_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add72~33_sumout\,
	cin => \cordic_pipelined_1|Add78~26\,
	sumout => \cordic_pipelined_1|Add78~29_sumout\,
	cout => \cordic_pipelined_1|Add78~30\);

-- Location: LABCELL_X17_Y17_N24
\cordic_pipelined_1|Add83~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add83~29_sumout\ = SUM(( !\cordic_pipelined_1|Add77~9_sumout\ $ (!\cordic_pipelined_1|Add79~1_sumout\) ) + ( \cordic_pipelined_1|Add78~29_sumout\ ) + ( \cordic_pipelined_1|Add83~26\ ))
-- \cordic_pipelined_1|Add83~30\ = CARRY(( !\cordic_pipelined_1|Add77~9_sumout\ $ (!\cordic_pipelined_1|Add79~1_sumout\) ) + ( \cordic_pipelined_1|Add78~29_sumout\ ) + ( \cordic_pipelined_1|Add83~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add77~9_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add79~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add78~29_sumout\,
	cin => \cordic_pipelined_1|Add83~26\,
	sumout => \cordic_pipelined_1|Add83~29_sumout\,
	cout => \cordic_pipelined_1|Add83~30\);

-- Location: FF_X17_Y17_N25
\cordic_pipelined_1|cordic_rec_reg[3].y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add83~29_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[3].y\(7));

-- Location: LABCELL_X18_Y17_N27
\cordic_pipelined_1|Add78~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add78~33_sumout\ = SUM(( \cordic_pipelined_1|Add72~37_sumout\ ) + ( !\cordic_pipelined_1|Add74~13_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( \cordic_pipelined_1|Add78~30\ ))
-- \cordic_pipelined_1|Add78~34\ = CARRY(( \cordic_pipelined_1|Add72~37_sumout\ ) + ( !\cordic_pipelined_1|Add74~13_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( \cordic_pipelined_1|Add78~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100110011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add74~13_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add72~37_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	cin => \cordic_pipelined_1|Add78~30\,
	sumout => \cordic_pipelined_1|Add78~33_sumout\,
	cout => \cordic_pipelined_1|Add78~34\);

-- Location: LABCELL_X17_Y17_N27
\cordic_pipelined_1|Add83~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add83~33_sumout\ = SUM(( \cordic_pipelined_1|Add78~33_sumout\ ) + ( !\cordic_pipelined_1|Add77~9_sumout\ $ (!\cordic_pipelined_1|Add79~1_sumout\) ) + ( \cordic_pipelined_1|Add83~30\ ))
-- \cordic_pipelined_1|Add83~34\ = CARRY(( \cordic_pipelined_1|Add78~33_sumout\ ) + ( !\cordic_pipelined_1|Add77~9_sumout\ $ (!\cordic_pipelined_1|Add79~1_sumout\) ) + ( \cordic_pipelined_1|Add83~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add77~9_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add79~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add78~33_sumout\,
	cin => \cordic_pipelined_1|Add83~30\,
	sumout => \cordic_pipelined_1|Add83~33_sumout\,
	cout => \cordic_pipelined_1|Add83~34\);

-- Location: FF_X17_Y17_N28
\cordic_pipelined_1|cordic_rec_reg[3].y[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add83~33_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[3].y\(8));

-- Location: LABCELL_X18_Y17_N30
\cordic_pipelined_1|Add78~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add78~37_sumout\ = SUM(( \cordic_pipelined_1|Add72~41_sumout\ ) + ( !\cordic_pipelined_1|Add74~13_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( \cordic_pipelined_1|Add78~34\ ))
-- \cordic_pipelined_1|Add78~38\ = CARRY(( \cordic_pipelined_1|Add72~41_sumout\ ) + ( !\cordic_pipelined_1|Add74~13_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( \cordic_pipelined_1|Add78~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100110011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add74~13_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add72~41_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	cin => \cordic_pipelined_1|Add78~34\,
	sumout => \cordic_pipelined_1|Add78~37_sumout\,
	cout => \cordic_pipelined_1|Add78~38\);

-- Location: LABCELL_X17_Y17_N30
\cordic_pipelined_1|Add83~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add83~37_sumout\ = SUM(( !\cordic_pipelined_1|Add79~1_sumout\ $ (!\cordic_pipelined_1|Add77~9_sumout\) ) + ( \cordic_pipelined_1|Add78~37_sumout\ ) + ( \cordic_pipelined_1|Add83~34\ ))
-- \cordic_pipelined_1|Add83~38\ = CARRY(( !\cordic_pipelined_1|Add79~1_sumout\ $ (!\cordic_pipelined_1|Add77~9_sumout\) ) + ( \cordic_pipelined_1|Add78~37_sumout\ ) + ( \cordic_pipelined_1|Add83~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add79~1_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add77~9_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add78~37_sumout\,
	cin => \cordic_pipelined_1|Add83~34\,
	sumout => \cordic_pipelined_1|Add83~37_sumout\,
	cout => \cordic_pipelined_1|Add83~38\);

-- Location: FF_X17_Y17_N31
\cordic_pipelined_1|cordic_rec_reg[3].y[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add83~37_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[3].y\(9));

-- Location: LABCELL_X18_Y17_N33
\cordic_pipelined_1|Add78~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add78~41_sumout\ = SUM(( \cordic_pipelined_1|Add72~45_sumout\ ) + ( !\cordic_pipelined_1|Add74~13_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( \cordic_pipelined_1|Add78~38\ ))
-- \cordic_pipelined_1|Add78~42\ = CARRY(( \cordic_pipelined_1|Add72~45_sumout\ ) + ( !\cordic_pipelined_1|Add74~13_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( \cordic_pipelined_1|Add78~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100110011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add74~13_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add72~45_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	cin => \cordic_pipelined_1|Add78~38\,
	sumout => \cordic_pipelined_1|Add78~41_sumout\,
	cout => \cordic_pipelined_1|Add78~42\);

-- Location: LABCELL_X17_Y17_N33
\cordic_pipelined_1|Add83~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add83~41_sumout\ = SUM(( !\cordic_pipelined_1|Add77~9_sumout\ $ (!\cordic_pipelined_1|Add79~1_sumout\) ) + ( \cordic_pipelined_1|Add78~41_sumout\ ) + ( \cordic_pipelined_1|Add83~38\ ))
-- \cordic_pipelined_1|Add83~42\ = CARRY(( !\cordic_pipelined_1|Add77~9_sumout\ $ (!\cordic_pipelined_1|Add79~1_sumout\) ) + ( \cordic_pipelined_1|Add78~41_sumout\ ) + ( \cordic_pipelined_1|Add83~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add77~9_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add79~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add78~41_sumout\,
	cin => \cordic_pipelined_1|Add83~38\,
	sumout => \cordic_pipelined_1|Add83~41_sumout\,
	cout => \cordic_pipelined_1|Add83~42\);

-- Location: FF_X17_Y17_N35
\cordic_pipelined_1|cordic_rec_reg[3].y[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add83~41_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[3].y\(10));

-- Location: LABCELL_X18_Y17_N36
\cordic_pipelined_1|Add78~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add78~45_sumout\ = SUM(( \cordic_pipelined_1|Add72~49_sumout\ ) + ( !\cordic_pipelined_1|Add74~13_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( \cordic_pipelined_1|Add78~42\ ))
-- \cordic_pipelined_1|Add78~46\ = CARRY(( \cordic_pipelined_1|Add72~49_sumout\ ) + ( !\cordic_pipelined_1|Add74~13_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( \cordic_pipelined_1|Add78~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100110011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add74~13_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add72~49_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	cin => \cordic_pipelined_1|Add78~42\,
	sumout => \cordic_pipelined_1|Add78~45_sumout\,
	cout => \cordic_pipelined_1|Add78~46\);

-- Location: LABCELL_X17_Y17_N36
\cordic_pipelined_1|Add83~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add83~45_sumout\ = SUM(( \cordic_pipelined_1|Add78~45_sumout\ ) + ( !\cordic_pipelined_1|Add77~9_sumout\ $ (!\cordic_pipelined_1|Add79~1_sumout\) ) + ( \cordic_pipelined_1|Add83~42\ ))
-- \cordic_pipelined_1|Add83~46\ = CARRY(( \cordic_pipelined_1|Add78~45_sumout\ ) + ( !\cordic_pipelined_1|Add77~9_sumout\ $ (!\cordic_pipelined_1|Add79~1_sumout\) ) + ( \cordic_pipelined_1|Add83~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add77~9_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add79~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add78~45_sumout\,
	cin => \cordic_pipelined_1|Add83~42\,
	sumout => \cordic_pipelined_1|Add83~45_sumout\,
	cout => \cordic_pipelined_1|Add83~46\);

-- Location: FF_X17_Y17_N37
\cordic_pipelined_1|cordic_rec_reg[3].y[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add83~45_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[3].y\(11));

-- Location: LABCELL_X18_Y17_N39
\cordic_pipelined_1|Add78~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add78~49_sumout\ = SUM(( \cordic_pipelined_1|Add72~53_sumout\ ) + ( !\cordic_pipelined_1|Add74~13_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( \cordic_pipelined_1|Add78~46\ ))
-- \cordic_pipelined_1|Add78~50\ = CARRY(( \cordic_pipelined_1|Add72~53_sumout\ ) + ( !\cordic_pipelined_1|Add74~13_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( \cordic_pipelined_1|Add78~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100110011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add74~13_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add72~53_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	cin => \cordic_pipelined_1|Add78~46\,
	sumout => \cordic_pipelined_1|Add78~49_sumout\,
	cout => \cordic_pipelined_1|Add78~50\);

-- Location: LABCELL_X17_Y17_N39
\cordic_pipelined_1|Add83~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add83~49_sumout\ = SUM(( !\cordic_pipelined_1|Add77~9_sumout\ $ (!\cordic_pipelined_1|Add79~1_sumout\) ) + ( \cordic_pipelined_1|Add78~49_sumout\ ) + ( \cordic_pipelined_1|Add83~46\ ))
-- \cordic_pipelined_1|Add83~50\ = CARRY(( !\cordic_pipelined_1|Add77~9_sumout\ $ (!\cordic_pipelined_1|Add79~1_sumout\) ) + ( \cordic_pipelined_1|Add78~49_sumout\ ) + ( \cordic_pipelined_1|Add83~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add77~9_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add79~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add78~49_sumout\,
	cin => \cordic_pipelined_1|Add83~46\,
	sumout => \cordic_pipelined_1|Add83~49_sumout\,
	cout => \cordic_pipelined_1|Add83~50\);

-- Location: FF_X17_Y17_N40
\cordic_pipelined_1|cordic_rec_reg[3].y[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add83~49_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[3].y\(12));

-- Location: LABCELL_X18_Y17_N42
\cordic_pipelined_1|Add78~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add78~53_sumout\ = SUM(( !\cordic_pipelined_1|Add74~13_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + 
-- ( \cordic_pipelined_1|Add72~57_sumout\ ) + ( \cordic_pipelined_1|Add78~50\ ))
-- \cordic_pipelined_1|Add78~54\ = CARRY(( !\cordic_pipelined_1|Add74~13_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( 
-- \cordic_pipelined_1|Add72~57_sumout\ ) + ( \cordic_pipelined_1|Add78~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000110011001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add74~13_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add72~57_sumout\,
	cin => \cordic_pipelined_1|Add78~50\,
	sumout => \cordic_pipelined_1|Add78~53_sumout\,
	cout => \cordic_pipelined_1|Add78~54\);

-- Location: LABCELL_X17_Y17_N42
\cordic_pipelined_1|Add83~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add83~53_sumout\ = SUM(( \cordic_pipelined_1|Add78~53_sumout\ ) + ( !\cordic_pipelined_1|Add77~9_sumout\ $ (!\cordic_pipelined_1|Add79~1_sumout\) ) + ( \cordic_pipelined_1|Add83~50\ ))
-- \cordic_pipelined_1|Add83~54\ = CARRY(( \cordic_pipelined_1|Add78~53_sumout\ ) + ( !\cordic_pipelined_1|Add77~9_sumout\ $ (!\cordic_pipelined_1|Add79~1_sumout\) ) + ( \cordic_pipelined_1|Add83~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add77~9_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add79~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add78~53_sumout\,
	cin => \cordic_pipelined_1|Add83~50\,
	sumout => \cordic_pipelined_1|Add83~53_sumout\,
	cout => \cordic_pipelined_1|Add83~54\);

-- Location: FF_X17_Y17_N43
\cordic_pipelined_1|cordic_rec_reg[3].y[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add83~53_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[3].y\(13));

-- Location: LABCELL_X18_Y17_N45
\cordic_pipelined_1|Add78~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add78~57_sumout\ = SUM(( \cordic_pipelined_1|Add72~61_sumout\ ) + ( !\cordic_pipelined_1|Add74~13_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( \cordic_pipelined_1|Add78~54\ ))
-- \cordic_pipelined_1|Add78~58\ = CARRY(( \cordic_pipelined_1|Add72~61_sumout\ ) + ( !\cordic_pipelined_1|Add74~13_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( \cordic_pipelined_1|Add78~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100110011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add74~13_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add72~61_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	cin => \cordic_pipelined_1|Add78~54\,
	sumout => \cordic_pipelined_1|Add78~57_sumout\,
	cout => \cordic_pipelined_1|Add78~58\);

-- Location: LABCELL_X17_Y17_N45
\cordic_pipelined_1|Add83~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add83~57_sumout\ = SUM(( !\cordic_pipelined_1|Add77~9_sumout\ $ (!\cordic_pipelined_1|Add79~1_sumout\) ) + ( \cordic_pipelined_1|Add78~57_sumout\ ) + ( \cordic_pipelined_1|Add83~54\ ))
-- \cordic_pipelined_1|Add83~58\ = CARRY(( !\cordic_pipelined_1|Add77~9_sumout\ $ (!\cordic_pipelined_1|Add79~1_sumout\) ) + ( \cordic_pipelined_1|Add78~57_sumout\ ) + ( \cordic_pipelined_1|Add83~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add77~9_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add79~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add78~57_sumout\,
	cin => \cordic_pipelined_1|Add83~54\,
	sumout => \cordic_pipelined_1|Add83~57_sumout\,
	cout => \cordic_pipelined_1|Add83~58\);

-- Location: FF_X17_Y17_N46
\cordic_pipelined_1|cordic_rec_reg[3].y[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add83~57_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[3].y\(14));

-- Location: LABCELL_X18_Y17_N48
\cordic_pipelined_1|Add78~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add78~61_sumout\ = SUM(( \cordic_pipelined_1|Add72~65_sumout\ ) + ( !\cordic_pipelined_1|Add74~13_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( \cordic_pipelined_1|Add78~58\ ))
-- \cordic_pipelined_1|Add78~62\ = CARRY(( \cordic_pipelined_1|Add72~65_sumout\ ) + ( !\cordic_pipelined_1|Add74~13_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & 
-- ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + ( \cordic_pipelined_1|Add78~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100110011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add74~13_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add72~65_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	cin => \cordic_pipelined_1|Add78~58\,
	sumout => \cordic_pipelined_1|Add78~61_sumout\,
	cout => \cordic_pipelined_1|Add78~62\);

-- Location: LABCELL_X17_Y17_N48
\cordic_pipelined_1|Add83~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add83~61_sumout\ = SUM(( \cordic_pipelined_1|Add78~61_sumout\ ) + ( !\cordic_pipelined_1|Add77~9_sumout\ $ (!\cordic_pipelined_1|Add79~1_sumout\) ) + ( \cordic_pipelined_1|Add83~58\ ))
-- \cordic_pipelined_1|Add83~62\ = CARRY(( \cordic_pipelined_1|Add78~61_sumout\ ) + ( !\cordic_pipelined_1|Add77~9_sumout\ $ (!\cordic_pipelined_1|Add79~1_sumout\) ) + ( \cordic_pipelined_1|Add83~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add77~9_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add79~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add78~61_sumout\,
	cin => \cordic_pipelined_1|Add83~58\,
	sumout => \cordic_pipelined_1|Add83~61_sumout\,
	cout => \cordic_pipelined_1|Add83~62\);

-- Location: FF_X17_Y17_N50
\cordic_pipelined_1|cordic_rec_reg[3].y[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add83~61_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[3].y\(15));

-- Location: LABCELL_X18_Y17_N51
\cordic_pipelined_1|Add78~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add78~65_sumout\ = SUM(( !\cordic_pipelined_1|Add74~13_sumout\ $ (((!\cordic_pipelined_1|Add70~1_sumout\ & (!\cordic_pipelined_1|Add73~1_sumout\)) # (\cordic_pipelined_1|Add70~1_sumout\ & ((!\cordic_pipelined_1|Add76~1_sumout\))))) ) + 
-- ( \cordic_pipelined_1|Add72~1_sumout\ ) + ( \cordic_pipelined_1|Add78~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000110011001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cordic_pipelined_1|ALT_INV_Add74~13_sumout\,
	datab => \cordic_pipelined_1|ALT_INV_Add73~1_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add76~1_sumout\,
	datad => \cordic_pipelined_1|ALT_INV_Add70~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add72~1_sumout\,
	cin => \cordic_pipelined_1|Add78~62\,
	sumout => \cordic_pipelined_1|Add78~65_sumout\);

-- Location: LABCELL_X17_Y17_N51
\cordic_pipelined_1|Add83~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cordic_pipelined_1|Add83~65_sumout\ = SUM(( !\cordic_pipelined_1|Add77~9_sumout\ $ (!\cordic_pipelined_1|Add79~1_sumout\) ) + ( \cordic_pipelined_1|Add78~65_sumout\ ) + ( \cordic_pipelined_1|Add83~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cordic_pipelined_1|ALT_INV_Add77~9_sumout\,
	datac => \cordic_pipelined_1|ALT_INV_Add79~1_sumout\,
	dataf => \cordic_pipelined_1|ALT_INV_Add78~65_sumout\,
	cin => \cordic_pipelined_1|Add83~62\,
	sumout => \cordic_pipelined_1|Add83~65_sumout\);

-- Location: FF_X17_Y17_N52
\cordic_pipelined_1|cordic_rec_reg[3].y[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cordic_pipelined_1|Add83~65_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cordic_pipelined_1|cordic_rec_reg[3].y\(16));

-- Location: DSP_X20_Y18_N0
\cordic_pipelined_1|Mult0~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 15,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 19,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "0",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "true",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	aclr => \cordic_pipelined_1|Mult0~8_ACLR_bus\,
	clk => \cordic_pipelined_1|Mult0~8_CLK_bus\,
	ena => \cordic_pipelined_1|Mult0~8_ENA_bus\,
	ax => \cordic_pipelined_1|Mult0~8_AX_bus\,
	ay => \cordic_pipelined_1|Mult0~8_AY_bus\,
	resulta => \cordic_pipelined_1|Mult0~8_RESULTA_bus\);

-- Location: MLABCELL_X15_Y18_N0
\mixer_1|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \mixer_1|Add0~61_sumout\ = SUM(( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(0)) ) + ( !\square_freq~input_o\ ) + ( !VCC ))
-- \mixer_1|Add0~62\ = CARRY(( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(0)) ) + ( !\square_freq~input_o\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_square_freq~input_o\,
	datac => \cordic_pipelined_1|ALT_INV_cordic_reg\(0),
	cin => GND,
	sumout => \mixer_1|Add0~61_sumout\,
	cout => \mixer_1|Add0~62\);

-- Location: FF_X15_Y18_N1
\mixer_1|mixer_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mixer_1|Add0~61_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mixer_1|mixer_reg\(0));

-- Location: LABCELL_X12_Y18_N30
\cic_1|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add0~101_sumout\ = SUM(( \cic_1|integrator_reg\(0) ) + ( \mixer_1|mixer_reg\(0) ) + ( !VCC ))
-- \cic_1|Add0~102\ = CARRY(( \cic_1|integrator_reg\(0) ) + ( \mixer_1|mixer_reg\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mixer_1|ALT_INV_mixer_reg\(0),
	datac => \cic_1|ALT_INV_integrator_reg\(0),
	cin => GND,
	sumout => \cic_1|Add0~101_sumout\,
	cout => \cic_1|Add0~102\);

-- Location: FF_X12_Y18_N31
\cic_1|integrator_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~101_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg\(0));

-- Location: LABCELL_X12_Y20_N24
\cic_1|comb_in_reg[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_in_reg[0]~feeder_combout\ = ( \cic_1|integrator_reg\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cic_1|ALT_INV_integrator_reg\(0),
	combout => \cic_1|comb_in_reg[0]~feeder_combout\);

-- Location: FF_X12_Y20_N26
\cic_1|comb_in_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_in_reg[0]~feeder_combout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_in_reg\(0));

-- Location: LABCELL_X12_Y20_N27
\cic_1|comb_old_reg[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_old_reg[0]~feeder_combout\ = \cic_1|comb_in_reg\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cic_1|ALT_INV_comb_in_reg\(0),
	combout => \cic_1|comb_old_reg[0]~feeder_combout\);

-- Location: FF_X12_Y20_N29
\cic_1|comb_old_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_old_reg[0]~feeder_combout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_old_reg\(0));

-- Location: LABCELL_X12_Y20_N30
\cic_1|comb_cmb[0]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_cmb[0]~101_sumout\ = SUM(( !\cic_1|comb_in_reg\(0) $ (!\cic_1|comb_old_reg\(0)) ) + ( !VCC ) + ( !VCC ))
-- \cic_1|comb_cmb[0]~102\ = CARRY(( !\cic_1|comb_in_reg\(0) $ (!\cic_1|comb_old_reg\(0)) ) + ( !VCC ) + ( !VCC ))
-- \cic_1|comb_cmb[0]~103\ = SHARE((!\cic_1|comb_old_reg\(0)) # (\cic_1|comb_in_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \cic_1|ALT_INV_comb_in_reg\(0),
	datad => \cic_1|ALT_INV_comb_old_reg\(0),
	cin => GND,
	sharein => GND,
	sumout => \cic_1|comb_cmb[0]~101_sumout\,
	cout => \cic_1|comb_cmb[0]~102\,
	shareout => \cic_1|comb_cmb[0]~103\);

-- Location: FF_X12_Y20_N31
\cic_1|comb_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_cmb[0]~101_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_reg\(0));

-- Location: MLABCELL_X15_Y20_N12
\cic_1|audio_reg[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|audio_reg[6]~feeder_combout\ = ( \cic_1|comb_reg\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cic_1|ALT_INV_comb_reg\(0),
	combout => \cic_1|audio_reg[6]~feeder_combout\);

-- Location: MLABCELL_X15_Y19_N6
\cic_1|audio_reg[24]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|audio_reg[24]~0_combout\ = ( \cic_1|LessThan0~0_combout\ & ( (\cic_1|count_reg\(6) & (\rsync_1|rst_reg\(1) & ((\cic_1|count_reg\(4)) # (\cic_1|count_reg\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000101010000000000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cic_1|ALT_INV_count_reg\(6),
	datab => \cic_1|ALT_INV_count_reg\(3),
	datac => \cic_1|ALT_INV_count_reg\(4),
	datad => \rsync_1|ALT_INV_rst_reg\(1),
	dataf => \cic_1|ALT_INV_LessThan0~0_combout\,
	combout => \cic_1|audio_reg[24]~0_combout\);

-- Location: FF_X15_Y20_N14
\cic_1|audio_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|audio_reg[6]~feeder_combout\,
	ena => \cic_1|audio_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|audio_reg\(6));

-- Location: MLABCELL_X15_Y18_N3
\mixer_1|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \mixer_1|Add0~57_sumout\ = SUM(( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(1)) ) + ( GND ) + ( \mixer_1|Add0~62\ ))
-- \mixer_1|Add0~58\ = CARRY(( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(1)) ) + ( GND ) + ( \mixer_1|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_square_freq~input_o\,
	datac => \cordic_pipelined_1|ALT_INV_cordic_reg\(1),
	cin => \mixer_1|Add0~62\,
	sumout => \mixer_1|Add0~57_sumout\,
	cout => \mixer_1|Add0~58\);

-- Location: FF_X15_Y18_N4
\mixer_1|mixer_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mixer_1|Add0~57_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mixer_1|mixer_reg\(1));

-- Location: LABCELL_X12_Y18_N33
\cic_1|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add0~97_sumout\ = SUM(( \mixer_1|mixer_reg\(1) ) + ( \cic_1|integrator_reg\(1) ) + ( \cic_1|Add0~102\ ))
-- \cic_1|Add0~98\ = CARRY(( \mixer_1|mixer_reg\(1) ) + ( \cic_1|integrator_reg\(1) ) + ( \cic_1|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cic_1|ALT_INV_integrator_reg\(1),
	datad => \mixer_1|ALT_INV_mixer_reg\(1),
	cin => \cic_1|Add0~102\,
	sumout => \cic_1|Add0~97_sumout\,
	cout => \cic_1|Add0~98\);

-- Location: FF_X12_Y18_N35
\cic_1|integrator_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~97_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg\(1));

-- Location: FF_X12_Y18_N7
\cic_1|comb_in_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|integrator_reg\(1),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_in_reg\(1));

-- Location: LABCELL_X12_Y20_N18
\cic_1|comb_old_reg[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_old_reg[1]~feeder_combout\ = \cic_1|comb_in_reg\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cic_1|ALT_INV_comb_in_reg\(1),
	combout => \cic_1|comb_old_reg[1]~feeder_combout\);

-- Location: FF_X12_Y20_N20
\cic_1|comb_old_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_old_reg[1]~feeder_combout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_old_reg\(1));

-- Location: LABCELL_X12_Y20_N33
\cic_1|comb_cmb[1]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_cmb[1]~97_sumout\ = SUM(( !\cic_1|comb_old_reg\(1) $ (\cic_1|comb_in_reg\(1)) ) + ( \cic_1|comb_cmb[0]~103\ ) + ( \cic_1|comb_cmb[0]~102\ ))
-- \cic_1|comb_cmb[1]~98\ = CARRY(( !\cic_1|comb_old_reg\(1) $ (\cic_1|comb_in_reg\(1)) ) + ( \cic_1|comb_cmb[0]~103\ ) + ( \cic_1|comb_cmb[0]~102\ ))
-- \cic_1|comb_cmb[1]~99\ = SHARE((!\cic_1|comb_old_reg\(1) & \cic_1|comb_in_reg\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \cic_1|ALT_INV_comb_old_reg\(1),
	datac => \cic_1|ALT_INV_comb_in_reg\(1),
	cin => \cic_1|comb_cmb[0]~102\,
	sharein => \cic_1|comb_cmb[0]~103\,
	sumout => \cic_1|comb_cmb[1]~97_sumout\,
	cout => \cic_1|comb_cmb[1]~98\,
	shareout => \cic_1|comb_cmb[1]~99\);

-- Location: FF_X12_Y20_N34
\cic_1|comb_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_cmb[1]~97_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_reg\(1));

-- Location: FF_X13_Y20_N50
\cic_1|audio_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_reg\(1),
	sload => VCC,
	ena => \cic_1|audio_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|audio_reg\(7));

-- Location: MLABCELL_X15_Y18_N6
\mixer_1|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \mixer_1|Add0~53_sumout\ = SUM(( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(2)) ) + ( GND ) + ( \mixer_1|Add0~58\ ))
-- \mixer_1|Add0~54\ = CARRY(( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(2)) ) + ( GND ) + ( \mixer_1|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_square_freq~input_o\,
	datad => \cordic_pipelined_1|ALT_INV_cordic_reg\(2),
	cin => \mixer_1|Add0~58\,
	sumout => \mixer_1|Add0~53_sumout\,
	cout => \mixer_1|Add0~54\);

-- Location: FF_X15_Y18_N7
\mixer_1|mixer_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mixer_1|Add0~53_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mixer_1|mixer_reg\(2));

-- Location: LABCELL_X12_Y18_N36
\cic_1|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add0~93_sumout\ = SUM(( \cic_1|integrator_reg\(2) ) + ( \mixer_1|mixer_reg\(2) ) + ( \cic_1|Add0~98\ ))
-- \cic_1|Add0~94\ = CARRY(( \cic_1|integrator_reg\(2) ) + ( \mixer_1|mixer_reg\(2) ) + ( \cic_1|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cic_1|ALT_INV_integrator_reg\(2),
	datac => \mixer_1|ALT_INV_mixer_reg\(2),
	cin => \cic_1|Add0~98\,
	sumout => \cic_1|Add0~93_sumout\,
	cout => \cic_1|Add0~94\);

-- Location: FF_X12_Y18_N37
\cic_1|integrator_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~93_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg\(2));

-- Location: FF_X12_Y18_N14
\cic_1|comb_in_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|integrator_reg\(2),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_in_reg\(2));

-- Location: FF_X12_Y20_N23
\cic_1|comb_old_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_in_reg\(2),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_old_reg\(2));

-- Location: LABCELL_X12_Y20_N36
\cic_1|comb_cmb[2]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_cmb[2]~93_sumout\ = SUM(( !\cic_1|comb_in_reg\(2) $ (\cic_1|comb_old_reg\(2)) ) + ( \cic_1|comb_cmb[1]~99\ ) + ( \cic_1|comb_cmb[1]~98\ ))
-- \cic_1|comb_cmb[2]~94\ = CARRY(( !\cic_1|comb_in_reg\(2) $ (\cic_1|comb_old_reg\(2)) ) + ( \cic_1|comb_cmb[1]~99\ ) + ( \cic_1|comb_cmb[1]~98\ ))
-- \cic_1|comb_cmb[2]~95\ = SHARE((\cic_1|comb_in_reg\(2) & !\cic_1|comb_old_reg\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \cic_1|ALT_INV_comb_in_reg\(2),
	datac => \cic_1|ALT_INV_comb_old_reg\(2),
	cin => \cic_1|comb_cmb[1]~98\,
	sharein => \cic_1|comb_cmb[1]~99\,
	sumout => \cic_1|comb_cmb[2]~93_sumout\,
	cout => \cic_1|comb_cmb[2]~94\,
	shareout => \cic_1|comb_cmb[2]~95\);

-- Location: FF_X12_Y20_N37
\cic_1|comb_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_cmb[2]~93_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_reg\(2));

-- Location: LABCELL_X13_Y20_N36
\cic_1|audio_reg[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|audio_reg[8]~feeder_combout\ = ( \cic_1|comb_reg\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cic_1|ALT_INV_comb_reg\(2),
	combout => \cic_1|audio_reg[8]~feeder_combout\);

-- Location: FF_X13_Y20_N37
\cic_1|audio_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|audio_reg[8]~feeder_combout\,
	ena => \cic_1|audio_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|audio_reg\(8));

-- Location: MLABCELL_X15_Y18_N9
\mixer_1|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \mixer_1|Add0~49_sumout\ = SUM(( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(3)) ) + ( GND ) + ( \mixer_1|Add0~54\ ))
-- \mixer_1|Add0~50\ = CARRY(( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(3)) ) + ( GND ) + ( \mixer_1|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_square_freq~input_o\,
	datac => \cordic_pipelined_1|ALT_INV_cordic_reg\(3),
	cin => \mixer_1|Add0~54\,
	sumout => \mixer_1|Add0~49_sumout\,
	cout => \mixer_1|Add0~50\);

-- Location: FF_X15_Y18_N10
\mixer_1|mixer_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mixer_1|Add0~49_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mixer_1|mixer_reg\(3));

-- Location: LABCELL_X12_Y18_N39
\cic_1|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add0~89_sumout\ = SUM(( \cic_1|integrator_reg\(3) ) + ( \mixer_1|mixer_reg\(3) ) + ( \cic_1|Add0~94\ ))
-- \cic_1|Add0~90\ = CARRY(( \cic_1|integrator_reg\(3) ) + ( \mixer_1|mixer_reg\(3) ) + ( \cic_1|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mixer_1|ALT_INV_mixer_reg\(3),
	datac => \cic_1|ALT_INV_integrator_reg\(3),
	cin => \cic_1|Add0~94\,
	sumout => \cic_1|Add0~89_sumout\,
	cout => \cic_1|Add0~90\);

-- Location: FF_X12_Y18_N41
\cic_1|integrator_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~89_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg\(3));

-- Location: FF_X12_Y18_N25
\cic_1|comb_in_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|integrator_reg\(3),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_in_reg\(3));

-- Location: FF_X12_Y20_N17
\cic_1|comb_old_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_in_reg\(3),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_old_reg\(3));

-- Location: LABCELL_X12_Y20_N39
\cic_1|comb_cmb[3]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_cmb[3]~89_sumout\ = SUM(( !\cic_1|comb_old_reg\(3) $ (\cic_1|comb_in_reg\(3)) ) + ( \cic_1|comb_cmb[2]~95\ ) + ( \cic_1|comb_cmb[2]~94\ ))
-- \cic_1|comb_cmb[3]~90\ = CARRY(( !\cic_1|comb_old_reg\(3) $ (\cic_1|comb_in_reg\(3)) ) + ( \cic_1|comb_cmb[2]~95\ ) + ( \cic_1|comb_cmb[2]~94\ ))
-- \cic_1|comb_cmb[3]~91\ = SHARE((!\cic_1|comb_old_reg\(3) & \cic_1|comb_in_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \cic_1|ALT_INV_comb_old_reg\(3),
	datad => \cic_1|ALT_INV_comb_in_reg\(3),
	cin => \cic_1|comb_cmb[2]~94\,
	sharein => \cic_1|comb_cmb[2]~95\,
	sumout => \cic_1|comb_cmb[3]~89_sumout\,
	cout => \cic_1|comb_cmb[3]~90\,
	shareout => \cic_1|comb_cmb[3]~91\);

-- Location: FF_X12_Y20_N40
\cic_1|comb_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_cmb[3]~89_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_reg\(3));

-- Location: FF_X13_Y20_N52
\cic_1|audio_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_reg\(3),
	sload => VCC,
	ena => \cic_1|audio_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|audio_reg\(9));

-- Location: MLABCELL_X15_Y18_N12
\mixer_1|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \mixer_1|Add0~45_sumout\ = SUM(( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(4)) ) + ( GND ) + ( \mixer_1|Add0~50\ ))
-- \mixer_1|Add0~46\ = CARRY(( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(4)) ) + ( GND ) + ( \mixer_1|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_square_freq~input_o\,
	datad => \cordic_pipelined_1|ALT_INV_cordic_reg\(4),
	cin => \mixer_1|Add0~50\,
	sumout => \mixer_1|Add0~45_sumout\,
	cout => \mixer_1|Add0~46\);

-- Location: FF_X15_Y18_N13
\mixer_1|mixer_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mixer_1|Add0~45_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mixer_1|mixer_reg\(4));

-- Location: LABCELL_X12_Y18_N42
\cic_1|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add0~85_sumout\ = SUM(( \cic_1|integrator_reg\(4) ) + ( \mixer_1|mixer_reg\(4) ) + ( \cic_1|Add0~90\ ))
-- \cic_1|Add0~86\ = CARRY(( \cic_1|integrator_reg\(4) ) + ( \mixer_1|mixer_reg\(4) ) + ( \cic_1|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cic_1|ALT_INV_integrator_reg\(4),
	datac => \mixer_1|ALT_INV_mixer_reg\(4),
	cin => \cic_1|Add0~90\,
	sumout => \cic_1|Add0~85_sumout\,
	cout => \cic_1|Add0~86\);

-- Location: FF_X12_Y18_N43
\cic_1|integrator_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~85_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg\(4));

-- Location: FF_X12_Y18_N28
\cic_1|comb_in_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|integrator_reg\(4),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_in_reg\(4));

-- Location: FF_X12_Y20_N10
\cic_1|comb_old_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_in_reg\(4),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_old_reg\(4));

-- Location: LABCELL_X12_Y20_N42
\cic_1|comb_cmb[4]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_cmb[4]~85_sumout\ = SUM(( !\cic_1|comb_old_reg\(4) $ (\cic_1|comb_in_reg\(4)) ) + ( \cic_1|comb_cmb[3]~91\ ) + ( \cic_1|comb_cmb[3]~90\ ))
-- \cic_1|comb_cmb[4]~86\ = CARRY(( !\cic_1|comb_old_reg\(4) $ (\cic_1|comb_in_reg\(4)) ) + ( \cic_1|comb_cmb[3]~91\ ) + ( \cic_1|comb_cmb[3]~90\ ))
-- \cic_1|comb_cmb[4]~87\ = SHARE((!\cic_1|comb_old_reg\(4) & \cic_1|comb_in_reg\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \cic_1|ALT_INV_comb_old_reg\(4),
	datad => \cic_1|ALT_INV_comb_in_reg\(4),
	cin => \cic_1|comb_cmb[3]~90\,
	sharein => \cic_1|comb_cmb[3]~91\,
	sumout => \cic_1|comb_cmb[4]~85_sumout\,
	cout => \cic_1|comb_cmb[4]~86\,
	shareout => \cic_1|comb_cmb[4]~87\);

-- Location: FF_X12_Y20_N43
\cic_1|comb_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_cmb[4]~85_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_reg\(4));

-- Location: FF_X13_Y20_N4
\cic_1|audio_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_reg\(4),
	sload => VCC,
	ena => \cic_1|audio_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|audio_reg\(10));

-- Location: MLABCELL_X15_Y18_N15
\mixer_1|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \mixer_1|Add0~41_sumout\ = SUM(( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(5)) ) + ( GND ) + ( \mixer_1|Add0~46\ ))
-- \mixer_1|Add0~42\ = CARRY(( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(5)) ) + ( GND ) + ( \mixer_1|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_square_freq~input_o\,
	datad => \cordic_pipelined_1|ALT_INV_cordic_reg\(5),
	cin => \mixer_1|Add0~46\,
	sumout => \mixer_1|Add0~41_sumout\,
	cout => \mixer_1|Add0~42\);

-- Location: FF_X15_Y18_N16
\mixer_1|mixer_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mixer_1|Add0~41_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mixer_1|mixer_reg\(5));

-- Location: LABCELL_X12_Y18_N45
\cic_1|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add0~81_sumout\ = SUM(( \cic_1|integrator_reg\(5) ) + ( \mixer_1|mixer_reg\(5) ) + ( \cic_1|Add0~86\ ))
-- \cic_1|Add0~82\ = CARRY(( \cic_1|integrator_reg\(5) ) + ( \mixer_1|mixer_reg\(5) ) + ( \cic_1|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mixer_1|ALT_INV_mixer_reg\(5),
	datac => \cic_1|ALT_INV_integrator_reg\(5),
	cin => \cic_1|Add0~86\,
	sumout => \cic_1|Add0~81_sumout\,
	cout => \cic_1|Add0~82\);

-- Location: FF_X12_Y18_N47
\cic_1|integrator_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~81_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg\(5));

-- Location: FF_X12_Y18_N19
\cic_1|comb_in_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|integrator_reg\(5),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_in_reg\(5));

-- Location: FF_X12_Y20_N14
\cic_1|comb_old_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_in_reg\(5),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_old_reg\(5));

-- Location: LABCELL_X12_Y20_N45
\cic_1|comb_cmb[5]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_cmb[5]~81_sumout\ = SUM(( !\cic_1|comb_in_reg\(5) $ (\cic_1|comb_old_reg\(5)) ) + ( \cic_1|comb_cmb[4]~87\ ) + ( \cic_1|comb_cmb[4]~86\ ))
-- \cic_1|comb_cmb[5]~82\ = CARRY(( !\cic_1|comb_in_reg\(5) $ (\cic_1|comb_old_reg\(5)) ) + ( \cic_1|comb_cmb[4]~87\ ) + ( \cic_1|comb_cmb[4]~86\ ))
-- \cic_1|comb_cmb[5]~83\ = SHARE((\cic_1|comb_in_reg\(5) & !\cic_1|comb_old_reg\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \cic_1|ALT_INV_comb_in_reg\(5),
	datac => \cic_1|ALT_INV_comb_old_reg\(5),
	cin => \cic_1|comb_cmb[4]~86\,
	sharein => \cic_1|comb_cmb[4]~87\,
	sumout => \cic_1|comb_cmb[5]~81_sumout\,
	cout => \cic_1|comb_cmb[5]~82\,
	shareout => \cic_1|comb_cmb[5]~83\);

-- Location: FF_X12_Y20_N46
\cic_1|comb_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_cmb[5]~81_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_reg\(5));

-- Location: FF_X13_Y20_N19
\cic_1|audio_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_reg\(5),
	sload => VCC,
	ena => \cic_1|audio_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|audio_reg\(11));

-- Location: MLABCELL_X15_Y18_N18
\mixer_1|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \mixer_1|Add0~37_sumout\ = SUM(( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(6)) ) + ( GND ) + ( \mixer_1|Add0~42\ ))
-- \mixer_1|Add0~38\ = CARRY(( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(6)) ) + ( GND ) + ( \mixer_1|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_square_freq~input_o\,
	datac => \cordic_pipelined_1|ALT_INV_cordic_reg\(6),
	cin => \mixer_1|Add0~42\,
	sumout => \mixer_1|Add0~37_sumout\,
	cout => \mixer_1|Add0~38\);

-- Location: FF_X15_Y18_N19
\mixer_1|mixer_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mixer_1|Add0~37_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mixer_1|mixer_reg\(6));

-- Location: LABCELL_X12_Y18_N48
\cic_1|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add0~77_sumout\ = SUM(( \cic_1|integrator_reg\(6) ) + ( \mixer_1|mixer_reg\(6) ) + ( \cic_1|Add0~82\ ))
-- \cic_1|Add0~78\ = CARRY(( \cic_1|integrator_reg\(6) ) + ( \mixer_1|mixer_reg\(6) ) + ( \cic_1|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mixer_1|ALT_INV_mixer_reg\(6),
	datac => \cic_1|ALT_INV_integrator_reg\(6),
	cin => \cic_1|Add0~82\,
	sumout => \cic_1|Add0~77_sumout\,
	cout => \cic_1|Add0~78\);

-- Location: FF_X12_Y18_N50
\cic_1|integrator_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~77_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg\(6));

-- Location: FF_X12_Y18_N16
\cic_1|comb_in_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|integrator_reg\(6),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_in_reg\(6));

-- Location: FF_X12_Y18_N22
\cic_1|comb_old_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_in_reg\(6),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_old_reg\(6));

-- Location: LABCELL_X12_Y20_N48
\cic_1|comb_cmb[6]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_cmb[6]~77_sumout\ = SUM(( !\cic_1|comb_old_reg\(6) $ (\cic_1|comb_in_reg\(6)) ) + ( \cic_1|comb_cmb[5]~83\ ) + ( \cic_1|comb_cmb[5]~82\ ))
-- \cic_1|comb_cmb[6]~78\ = CARRY(( !\cic_1|comb_old_reg\(6) $ (\cic_1|comb_in_reg\(6)) ) + ( \cic_1|comb_cmb[5]~83\ ) + ( \cic_1|comb_cmb[5]~82\ ))
-- \cic_1|comb_cmb[6]~79\ = SHARE((!\cic_1|comb_old_reg\(6) & \cic_1|comb_in_reg\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \cic_1|ALT_INV_comb_old_reg\(6),
	datac => \cic_1|ALT_INV_comb_in_reg\(6),
	cin => \cic_1|comb_cmb[5]~82\,
	sharein => \cic_1|comb_cmb[5]~83\,
	sumout => \cic_1|comb_cmb[6]~77_sumout\,
	cout => \cic_1|comb_cmb[6]~78\,
	shareout => \cic_1|comb_cmb[6]~79\);

-- Location: FF_X12_Y20_N49
\cic_1|comb_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_cmb[6]~77_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_reg\(6));

-- Location: FF_X13_Y20_N8
\cic_1|audio_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_reg\(6),
	sload => VCC,
	ena => \cic_1|audio_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|audio_reg\(12));

-- Location: FF_X12_Y18_N53
\cic_1|integrator_reg[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~73_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg[7]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y18_N21
\mixer_1|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \mixer_1|Add0~33_sumout\ = SUM(( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(7)) ) + ( GND ) + ( \mixer_1|Add0~38\ ))
-- \mixer_1|Add0~34\ = CARRY(( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(7)) ) + ( GND ) + ( \mixer_1|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_square_freq~input_o\,
	datad => \cordic_pipelined_1|ALT_INV_cordic_reg\(7),
	cin => \mixer_1|Add0~38\,
	sumout => \mixer_1|Add0~33_sumout\,
	cout => \mixer_1|Add0~34\);

-- Location: FF_X15_Y18_N22
\mixer_1|mixer_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mixer_1|Add0~33_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mixer_1|mixer_reg\(7));

-- Location: LABCELL_X12_Y18_N51
\cic_1|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add0~73_sumout\ = SUM(( \cic_1|integrator_reg[7]~DUPLICATE_q\ ) + ( \mixer_1|mixer_reg\(7) ) + ( \cic_1|Add0~78\ ))
-- \cic_1|Add0~74\ = CARRY(( \cic_1|integrator_reg[7]~DUPLICATE_q\ ) + ( \mixer_1|mixer_reg\(7) ) + ( \cic_1|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cic_1|ALT_INV_integrator_reg[7]~DUPLICATE_q\,
	dataf => \mixer_1|ALT_INV_mixer_reg\(7),
	cin => \cic_1|Add0~78\,
	sumout => \cic_1|Add0~73_sumout\,
	cout => \cic_1|Add0~74\);

-- Location: FF_X12_Y18_N52
\cic_1|integrator_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~73_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg\(7));

-- Location: FF_X12_Y20_N8
\cic_1|comb_in_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|integrator_reg\(7),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_in_reg\(7));

-- Location: FF_X12_Y20_N2
\cic_1|comb_old_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_in_reg\(7),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_old_reg\(7));

-- Location: LABCELL_X12_Y20_N51
\cic_1|comb_cmb[7]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_cmb[7]~73_sumout\ = SUM(( !\cic_1|comb_old_reg\(7) $ (\cic_1|comb_in_reg\(7)) ) + ( \cic_1|comb_cmb[6]~79\ ) + ( \cic_1|comb_cmb[6]~78\ ))
-- \cic_1|comb_cmb[7]~74\ = CARRY(( !\cic_1|comb_old_reg\(7) $ (\cic_1|comb_in_reg\(7)) ) + ( \cic_1|comb_cmb[6]~79\ ) + ( \cic_1|comb_cmb[6]~78\ ))
-- \cic_1|comb_cmb[7]~75\ = SHARE((!\cic_1|comb_old_reg\(7) & \cic_1|comb_in_reg\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \cic_1|ALT_INV_comb_old_reg\(7),
	datac => \cic_1|ALT_INV_comb_in_reg\(7),
	cin => \cic_1|comb_cmb[6]~78\,
	sharein => \cic_1|comb_cmb[6]~79\,
	sumout => \cic_1|comb_cmb[7]~73_sumout\,
	cout => \cic_1|comb_cmb[7]~74\,
	shareout => \cic_1|comb_cmb[7]~75\);

-- Location: FF_X12_Y20_N52
\cic_1|comb_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_cmb[7]~73_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_reg\(7));

-- Location: LABCELL_X13_Y20_N15
\cic_1|audio_reg[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|audio_reg[13]~feeder_combout\ = \cic_1|comb_reg\(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cic_1|ALT_INV_comb_reg\(7),
	combout => \cic_1|audio_reg[13]~feeder_combout\);

-- Location: FF_X13_Y20_N16
\cic_1|audio_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|audio_reg[13]~feeder_combout\,
	ena => \cic_1|audio_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|audio_reg\(13));

-- Location: MLABCELL_X15_Y18_N24
\mixer_1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \mixer_1|Add0~29_sumout\ = SUM(( GND ) + ( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(8)) ) + ( \mixer_1|Add0~34\ ))
-- \mixer_1|Add0~30\ = CARRY(( GND ) + ( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(8)) ) + ( \mixer_1|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_square_freq~input_o\,
	dataf => \cordic_pipelined_1|ALT_INV_cordic_reg\(8),
	cin => \mixer_1|Add0~34\,
	sumout => \mixer_1|Add0~29_sumout\,
	cout => \mixer_1|Add0~30\);

-- Location: FF_X15_Y18_N25
\mixer_1|mixer_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mixer_1|Add0~29_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mixer_1|mixer_reg\(8));

-- Location: LABCELL_X12_Y18_N54
\cic_1|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add0~69_sumout\ = SUM(( \cic_1|integrator_reg\(8) ) + ( \mixer_1|mixer_reg\(8) ) + ( \cic_1|Add0~74\ ))
-- \cic_1|Add0~70\ = CARRY(( \cic_1|integrator_reg\(8) ) + ( \mixer_1|mixer_reg\(8) ) + ( \cic_1|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mixer_1|ALT_INV_mixer_reg\(8),
	datac => \cic_1|ALT_INV_integrator_reg\(8),
	cin => \cic_1|Add0~74\,
	sumout => \cic_1|Add0~69_sumout\,
	cout => \cic_1|Add0~70\);

-- Location: FF_X12_Y18_N56
\cic_1|integrator_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~69_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg\(8));

-- Location: FF_X12_Y18_N10
\cic_1|comb_in_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|integrator_reg\(8),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_in_reg\(8));

-- Location: FF_X12_Y20_N5
\cic_1|comb_old_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_in_reg\(8),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_old_reg\(8));

-- Location: LABCELL_X12_Y20_N54
\cic_1|comb_cmb[8]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_cmb[8]~69_sumout\ = SUM(( !\cic_1|comb_in_reg\(8) $ (\cic_1|comb_old_reg\(8)) ) + ( \cic_1|comb_cmb[7]~75\ ) + ( \cic_1|comb_cmb[7]~74\ ))
-- \cic_1|comb_cmb[8]~70\ = CARRY(( !\cic_1|comb_in_reg\(8) $ (\cic_1|comb_old_reg\(8)) ) + ( \cic_1|comb_cmb[7]~75\ ) + ( \cic_1|comb_cmb[7]~74\ ))
-- \cic_1|comb_cmb[8]~71\ = SHARE((\cic_1|comb_in_reg\(8) & !\cic_1|comb_old_reg\(8)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \cic_1|ALT_INV_comb_in_reg\(8),
	datad => \cic_1|ALT_INV_comb_old_reg\(8),
	cin => \cic_1|comb_cmb[7]~74\,
	sharein => \cic_1|comb_cmb[7]~75\,
	sumout => \cic_1|comb_cmb[8]~69_sumout\,
	cout => \cic_1|comb_cmb[8]~70\,
	shareout => \cic_1|comb_cmb[8]~71\);

-- Location: FF_X12_Y20_N55
\cic_1|comb_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_cmb[8]~69_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_reg\(8));

-- Location: FF_X13_Y20_N14
\cic_1|audio_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_reg\(8),
	sload => VCC,
	ena => \cic_1|audio_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|audio_reg\(14));

-- Location: MLABCELL_X15_Y18_N27
\mixer_1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \mixer_1|Add0~25_sumout\ = SUM(( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(9)) ) + ( GND ) + ( \mixer_1|Add0~30\ ))
-- \mixer_1|Add0~26\ = CARRY(( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(9)) ) + ( GND ) + ( \mixer_1|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_square_freq~input_o\,
	datad => \cordic_pipelined_1|ALT_INV_cordic_reg\(9),
	cin => \mixer_1|Add0~30\,
	sumout => \mixer_1|Add0~25_sumout\,
	cout => \mixer_1|Add0~26\);

-- Location: FF_X15_Y18_N29
\mixer_1|mixer_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mixer_1|Add0~25_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mixer_1|mixer_reg\(9));

-- Location: LABCELL_X12_Y18_N57
\cic_1|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add0~65_sumout\ = SUM(( \cic_1|integrator_reg\(9) ) + ( \mixer_1|mixer_reg\(9) ) + ( \cic_1|Add0~70\ ))
-- \cic_1|Add0~66\ = CARRY(( \cic_1|integrator_reg\(9) ) + ( \mixer_1|mixer_reg\(9) ) + ( \cic_1|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mixer_1|ALT_INV_mixer_reg\(9),
	datac => \cic_1|ALT_INV_integrator_reg\(9),
	cin => \cic_1|Add0~70\,
	sumout => \cic_1|Add0~65_sumout\,
	cout => \cic_1|Add0~66\);

-- Location: FF_X12_Y18_N59
\cic_1|integrator_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~65_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg\(9));

-- Location: FF_X12_Y18_N2
\cic_1|comb_in_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|integrator_reg\(9),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_in_reg\(9));

-- Location: FF_X12_Y18_N4
\cic_1|comb_old_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_in_reg\(9),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_old_reg\(9));

-- Location: LABCELL_X12_Y20_N57
\cic_1|comb_cmb[9]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_cmb[9]~65_sumout\ = SUM(( !\cic_1|comb_old_reg\(9) $ (\cic_1|comb_in_reg\(9)) ) + ( \cic_1|comb_cmb[8]~71\ ) + ( \cic_1|comb_cmb[8]~70\ ))
-- \cic_1|comb_cmb[9]~66\ = CARRY(( !\cic_1|comb_old_reg\(9) $ (\cic_1|comb_in_reg\(9)) ) + ( \cic_1|comb_cmb[8]~71\ ) + ( \cic_1|comb_cmb[8]~70\ ))
-- \cic_1|comb_cmb[9]~67\ = SHARE((!\cic_1|comb_old_reg\(9) & \cic_1|comb_in_reg\(9)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \cic_1|ALT_INV_comb_old_reg\(9),
	datac => \cic_1|ALT_INV_comb_in_reg\(9),
	cin => \cic_1|comb_cmb[8]~70\,
	sharein => \cic_1|comb_cmb[8]~71\,
	sumout => \cic_1|comb_cmb[9]~65_sumout\,
	cout => \cic_1|comb_cmb[9]~66\,
	shareout => \cic_1|comb_cmb[9]~67\);

-- Location: FF_X12_Y20_N58
\cic_1|comb_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_cmb[9]~65_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_reg\(9));

-- Location: FF_X13_Y20_N11
\cic_1|audio_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_reg\(9),
	sload => VCC,
	ena => \cic_1|audio_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|audio_reg\(15));

-- Location: MLABCELL_X15_Y18_N30
\mixer_1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \mixer_1|Add0~21_sumout\ = SUM(( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(10)) ) + ( GND ) + ( \mixer_1|Add0~26\ ))
-- \mixer_1|Add0~22\ = CARRY(( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(10)) ) + ( GND ) + ( \mixer_1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_square_freq~input_o\,
	datac => \cordic_pipelined_1|ALT_INV_cordic_reg\(10),
	cin => \mixer_1|Add0~26\,
	sumout => \mixer_1|Add0~21_sumout\,
	cout => \mixer_1|Add0~22\);

-- Location: FF_X15_Y18_N32
\mixer_1|mixer_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mixer_1|Add0~21_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mixer_1|mixer_reg\(10));

-- Location: LABCELL_X12_Y17_N0
\cic_1|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add0~61_sumout\ = SUM(( \cic_1|integrator_reg\(10) ) + ( \mixer_1|mixer_reg\(10) ) + ( \cic_1|Add0~66\ ))
-- \cic_1|Add0~62\ = CARRY(( \cic_1|integrator_reg\(10) ) + ( \mixer_1|mixer_reg\(10) ) + ( \cic_1|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cic_1|ALT_INV_integrator_reg\(10),
	datab => \mixer_1|ALT_INV_mixer_reg\(10),
	cin => \cic_1|Add0~66\,
	sumout => \cic_1|Add0~61_sumout\,
	cout => \cic_1|Add0~62\);

-- Location: FF_X12_Y17_N2
\cic_1|integrator_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~61_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg\(10));

-- Location: FF_X12_Y17_N55
\cic_1|comb_in_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|integrator_reg\(10),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_in_reg\(10));

-- Location: FF_X12_Y19_N56
\cic_1|comb_old_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_in_reg\(10),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_old_reg\(10));

-- Location: LABCELL_X12_Y19_N0
\cic_1|comb_cmb[10]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_cmb[10]~61_sumout\ = SUM(( !\cic_1|comb_in_reg\(10) $ (\cic_1|comb_old_reg\(10)) ) + ( \cic_1|comb_cmb[9]~67\ ) + ( \cic_1|comb_cmb[9]~66\ ))
-- \cic_1|comb_cmb[10]~62\ = CARRY(( !\cic_1|comb_in_reg\(10) $ (\cic_1|comb_old_reg\(10)) ) + ( \cic_1|comb_cmb[9]~67\ ) + ( \cic_1|comb_cmb[9]~66\ ))
-- \cic_1|comb_cmb[10]~63\ = SHARE((\cic_1|comb_in_reg\(10) & !\cic_1|comb_old_reg\(10)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \cic_1|ALT_INV_comb_in_reg\(10),
	datac => \cic_1|ALT_INV_comb_old_reg\(10),
	cin => \cic_1|comb_cmb[9]~66\,
	sharein => \cic_1|comb_cmb[9]~67\,
	sumout => \cic_1|comb_cmb[10]~61_sumout\,
	cout => \cic_1|comb_cmb[10]~62\,
	shareout => \cic_1|comb_cmb[10]~63\);

-- Location: FF_X12_Y19_N2
\cic_1|comb_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_cmb[10]~61_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_reg\(10));

-- Location: LABCELL_X13_Y20_N0
\cic_1|audio_reg[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|audio_reg[16]~feeder_combout\ = ( \cic_1|comb_reg\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cic_1|ALT_INV_comb_reg\(10),
	combout => \cic_1|audio_reg[16]~feeder_combout\);

-- Location: FF_X13_Y20_N1
\cic_1|audio_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|audio_reg[16]~feeder_combout\,
	ena => \cic_1|audio_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|audio_reg\(16));

-- Location: MLABCELL_X15_Y18_N33
\mixer_1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \mixer_1|Add0~17_sumout\ = SUM(( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(11)) ) + ( GND ) + ( \mixer_1|Add0~22\ ))
-- \mixer_1|Add0~18\ = CARRY(( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(11)) ) + ( GND ) + ( \mixer_1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_square_freq~input_o\,
	datac => \cordic_pipelined_1|ALT_INV_cordic_reg\(11),
	cin => \mixer_1|Add0~22\,
	sumout => \mixer_1|Add0~17_sumout\,
	cout => \mixer_1|Add0~18\);

-- Location: FF_X15_Y18_N34
\mixer_1|mixer_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mixer_1|Add0~17_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mixer_1|mixer_reg\(11));

-- Location: FF_X12_Y17_N5
\cic_1|integrator_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~57_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg\(11));

-- Location: LABCELL_X12_Y17_N3
\cic_1|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add0~57_sumout\ = SUM(( \cic_1|integrator_reg\(11) ) + ( \mixer_1|mixer_reg\(11) ) + ( \cic_1|Add0~62\ ))
-- \cic_1|Add0~58\ = CARRY(( \cic_1|integrator_reg\(11) ) + ( \mixer_1|mixer_reg\(11) ) + ( \cic_1|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mixer_1|ALT_INV_mixer_reg\(11),
	datad => \cic_1|ALT_INV_integrator_reg\(11),
	cin => \cic_1|Add0~62\,
	sumout => \cic_1|Add0~57_sumout\,
	cout => \cic_1|Add0~58\);

-- Location: FF_X12_Y17_N4
\cic_1|integrator_reg[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~57_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg[11]~DUPLICATE_q\);

-- Location: FF_X12_Y21_N14
\cic_1|comb_in_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|integrator_reg[11]~DUPLICATE_q\,
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_in_reg\(11));

-- Location: FF_X12_Y21_N16
\cic_1|comb_old_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_in_reg\(11),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_old_reg\(11));

-- Location: LABCELL_X12_Y19_N3
\cic_1|comb_cmb[11]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_cmb[11]~57_sumout\ = SUM(( !\cic_1|comb_in_reg\(11) $ (\cic_1|comb_old_reg\(11)) ) + ( \cic_1|comb_cmb[10]~63\ ) + ( \cic_1|comb_cmb[10]~62\ ))
-- \cic_1|comb_cmb[11]~58\ = CARRY(( !\cic_1|comb_in_reg\(11) $ (\cic_1|comb_old_reg\(11)) ) + ( \cic_1|comb_cmb[10]~63\ ) + ( \cic_1|comb_cmb[10]~62\ ))
-- \cic_1|comb_cmb[11]~59\ = SHARE((\cic_1|comb_in_reg\(11) & !\cic_1|comb_old_reg\(11)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \cic_1|ALT_INV_comb_in_reg\(11),
	datac => \cic_1|ALT_INV_comb_old_reg\(11),
	cin => \cic_1|comb_cmb[10]~62\,
	sharein => \cic_1|comb_cmb[10]~63\,
	sumout => \cic_1|comb_cmb[11]~57_sumout\,
	cout => \cic_1|comb_cmb[11]~58\,
	shareout => \cic_1|comb_cmb[11]~59\);

-- Location: FF_X12_Y19_N4
\cic_1|comb_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_cmb[11]~57_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_reg\(11));

-- Location: LABCELL_X13_Y20_N57
\cic_1|audio_reg[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|audio_reg[17]~feeder_combout\ = ( \cic_1|comb_reg\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cic_1|ALT_INV_comb_reg\(11),
	combout => \cic_1|audio_reg[17]~feeder_combout\);

-- Location: FF_X13_Y20_N59
\cic_1|audio_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|audio_reg[17]~feeder_combout\,
	ena => \cic_1|audio_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|audio_reg\(17));

-- Location: MLABCELL_X15_Y18_N36
\mixer_1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \mixer_1|Add0~13_sumout\ = SUM(( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(12)) ) + ( GND ) + ( \mixer_1|Add0~18\ ))
-- \mixer_1|Add0~14\ = CARRY(( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(12)) ) + ( GND ) + ( \mixer_1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_square_freq~input_o\,
	datac => \cordic_pipelined_1|ALT_INV_cordic_reg\(12),
	cin => \mixer_1|Add0~18\,
	sumout => \mixer_1|Add0~13_sumout\,
	cout => \mixer_1|Add0~14\);

-- Location: FF_X15_Y18_N38
\mixer_1|mixer_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mixer_1|Add0~13_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mixer_1|mixer_reg\(12));

-- Location: LABCELL_X12_Y17_N6
\cic_1|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add0~53_sumout\ = SUM(( \mixer_1|mixer_reg\(12) ) + ( \cic_1|integrator_reg\(12) ) + ( \cic_1|Add0~58\ ))
-- \cic_1|Add0~54\ = CARRY(( \mixer_1|mixer_reg\(12) ) + ( \cic_1|integrator_reg\(12) ) + ( \cic_1|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cic_1|ALT_INV_integrator_reg\(12),
	datad => \mixer_1|ALT_INV_mixer_reg\(12),
	cin => \cic_1|Add0~58\,
	sumout => \cic_1|Add0~53_sumout\,
	cout => \cic_1|Add0~54\);

-- Location: FF_X12_Y17_N7
\cic_1|integrator_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~53_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg\(12));

-- Location: FF_X12_Y21_N37
\cic_1|comb_in_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|integrator_reg\(12),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_in_reg\(12));

-- Location: FF_X12_Y21_N41
\cic_1|comb_old_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_in_reg\(12),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_old_reg\(12));

-- Location: LABCELL_X12_Y19_N6
\cic_1|comb_cmb[12]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_cmb[12]~53_sumout\ = SUM(( !\cic_1|comb_in_reg\(12) $ (\cic_1|comb_old_reg\(12)) ) + ( \cic_1|comb_cmb[11]~59\ ) + ( \cic_1|comb_cmb[11]~58\ ))
-- \cic_1|comb_cmb[12]~54\ = CARRY(( !\cic_1|comb_in_reg\(12) $ (\cic_1|comb_old_reg\(12)) ) + ( \cic_1|comb_cmb[11]~59\ ) + ( \cic_1|comb_cmb[11]~58\ ))
-- \cic_1|comb_cmb[12]~55\ = SHARE((\cic_1|comb_in_reg\(12) & !\cic_1|comb_old_reg\(12)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \cic_1|ALT_INV_comb_in_reg\(12),
	datad => \cic_1|ALT_INV_comb_old_reg\(12),
	cin => \cic_1|comb_cmb[11]~58\,
	sharein => \cic_1|comb_cmb[11]~59\,
	sumout => \cic_1|comb_cmb[12]~53_sumout\,
	cout => \cic_1|comb_cmb[12]~54\,
	shareout => \cic_1|comb_cmb[12]~55\);

-- Location: FF_X12_Y19_N7
\cic_1|comb_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_cmb[12]~53_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_reg\(12));

-- Location: LABCELL_X13_Y20_N54
\cic_1|audio_reg[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|audio_reg[18]~feeder_combout\ = ( \cic_1|comb_reg\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cic_1|ALT_INV_comb_reg\(12),
	combout => \cic_1|audio_reg[18]~feeder_combout\);

-- Location: FF_X13_Y20_N55
\cic_1|audio_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|audio_reg[18]~feeder_combout\,
	ena => \cic_1|audio_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|audio_reg\(18));

-- Location: MLABCELL_X15_Y18_N39
\mixer_1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \mixer_1|Add0~9_sumout\ = SUM(( GND ) + ( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(13)) ) + ( \mixer_1|Add0~14\ ))
-- \mixer_1|Add0~10\ = CARRY(( GND ) + ( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(13)) ) + ( \mixer_1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_square_freq~input_o\,
	dataf => \cordic_pipelined_1|ALT_INV_cordic_reg\(13),
	cin => \mixer_1|Add0~14\,
	sumout => \mixer_1|Add0~9_sumout\,
	cout => \mixer_1|Add0~10\);

-- Location: FF_X15_Y18_N40
\mixer_1|mixer_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mixer_1|Add0~9_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mixer_1|mixer_reg\(13));

-- Location: LABCELL_X12_Y17_N9
\cic_1|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add0~49_sumout\ = SUM(( \cic_1|integrator_reg\(13) ) + ( \mixer_1|mixer_reg\(13) ) + ( \cic_1|Add0~54\ ))
-- \cic_1|Add0~50\ = CARRY(( \cic_1|integrator_reg\(13) ) + ( \mixer_1|mixer_reg\(13) ) + ( \cic_1|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mixer_1|ALT_INV_mixer_reg\(13),
	datac => \cic_1|ALT_INV_integrator_reg\(13),
	cin => \cic_1|Add0~54\,
	sumout => \cic_1|Add0~49_sumout\,
	cout => \cic_1|Add0~50\);

-- Location: FF_X12_Y17_N11
\cic_1|integrator_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~49_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg\(13));

-- Location: FF_X12_Y17_N58
\cic_1|comb_in_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|integrator_reg\(13),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_in_reg\(13));

-- Location: FF_X12_Y19_N59
\cic_1|comb_old_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_in_reg\(13),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_old_reg\(13));

-- Location: LABCELL_X12_Y19_N9
\cic_1|comb_cmb[13]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_cmb[13]~49_sumout\ = SUM(( !\cic_1|comb_old_reg\(13) $ (\cic_1|comb_in_reg\(13)) ) + ( \cic_1|comb_cmb[12]~55\ ) + ( \cic_1|comb_cmb[12]~54\ ))
-- \cic_1|comb_cmb[13]~50\ = CARRY(( !\cic_1|comb_old_reg\(13) $ (\cic_1|comb_in_reg\(13)) ) + ( \cic_1|comb_cmb[12]~55\ ) + ( \cic_1|comb_cmb[12]~54\ ))
-- \cic_1|comb_cmb[13]~51\ = SHARE((!\cic_1|comb_old_reg\(13) & \cic_1|comb_in_reg\(13)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \cic_1|ALT_INV_comb_old_reg\(13),
	datac => \cic_1|ALT_INV_comb_in_reg\(13),
	cin => \cic_1|comb_cmb[12]~54\,
	sharein => \cic_1|comb_cmb[12]~55\,
	sumout => \cic_1|comb_cmb[13]~49_sumout\,
	cout => \cic_1|comb_cmb[13]~50\,
	shareout => \cic_1|comb_cmb[13]~51\);

-- Location: FF_X12_Y19_N10
\cic_1|comb_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_cmb[13]~49_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_reg\(13));

-- Location: LABCELL_X16_Y20_N33
\cic_1|audio_reg[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|audio_reg[19]~feeder_combout\ = ( \cic_1|comb_reg\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cic_1|ALT_INV_comb_reg\(13),
	combout => \cic_1|audio_reg[19]~feeder_combout\);

-- Location: FF_X16_Y20_N34
\cic_1|audio_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|audio_reg[19]~feeder_combout\,
	ena => \cic_1|audio_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|audio_reg\(19));

-- Location: MLABCELL_X15_Y18_N42
\mixer_1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mixer_1|Add0~5_sumout\ = SUM(( GND ) + ( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(14)) ) + ( \mixer_1|Add0~10\ ))
-- \mixer_1|Add0~6\ = CARRY(( GND ) + ( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(14)) ) + ( \mixer_1|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_square_freq~input_o\,
	dataf => \cordic_pipelined_1|ALT_INV_cordic_reg\(14),
	cin => \mixer_1|Add0~10\,
	sumout => \mixer_1|Add0~5_sumout\,
	cout => \mixer_1|Add0~6\);

-- Location: FF_X15_Y18_N43
\mixer_1|mixer_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mixer_1|Add0~5_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mixer_1|mixer_reg\(14));

-- Location: LABCELL_X12_Y17_N12
\cic_1|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add0~45_sumout\ = SUM(( \cic_1|integrator_reg\(14) ) + ( \mixer_1|mixer_reg\(14) ) + ( \cic_1|Add0~50\ ))
-- \cic_1|Add0~46\ = CARRY(( \cic_1|integrator_reg\(14) ) + ( \mixer_1|mixer_reg\(14) ) + ( \cic_1|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cic_1|ALT_INV_integrator_reg\(14),
	datac => \mixer_1|ALT_INV_mixer_reg\(14),
	cin => \cic_1|Add0~50\,
	sumout => \cic_1|Add0~45_sumout\,
	cout => \cic_1|Add0~46\);

-- Location: FF_X12_Y17_N13
\cic_1|integrator_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~45_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg\(14));

-- Location: LABCELL_X18_Y19_N57
\cic_1|comb_in_reg[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_in_reg[14]~feeder_combout\ = ( \cic_1|integrator_reg\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cic_1|ALT_INV_integrator_reg\(14),
	combout => \cic_1|comb_in_reg[14]~feeder_combout\);

-- Location: FF_X18_Y19_N59
\cic_1|comb_in_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_in_reg[14]~feeder_combout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_in_reg\(14));

-- Location: FF_X18_Y19_N55
\cic_1|comb_old_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_in_reg\(14),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_old_reg\(14));

-- Location: LABCELL_X12_Y19_N12
\cic_1|comb_cmb[14]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_cmb[14]~45_sumout\ = SUM(( !\cic_1|comb_in_reg\(14) $ (\cic_1|comb_old_reg\(14)) ) + ( \cic_1|comb_cmb[13]~51\ ) + ( \cic_1|comb_cmb[13]~50\ ))
-- \cic_1|comb_cmb[14]~46\ = CARRY(( !\cic_1|comb_in_reg\(14) $ (\cic_1|comb_old_reg\(14)) ) + ( \cic_1|comb_cmb[13]~51\ ) + ( \cic_1|comb_cmb[13]~50\ ))
-- \cic_1|comb_cmb[14]~47\ = SHARE((\cic_1|comb_in_reg\(14) & !\cic_1|comb_old_reg\(14)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \cic_1|ALT_INV_comb_in_reg\(14),
	datac => \cic_1|ALT_INV_comb_old_reg\(14),
	cin => \cic_1|comb_cmb[13]~50\,
	sharein => \cic_1|comb_cmb[13]~51\,
	sumout => \cic_1|comb_cmb[14]~45_sumout\,
	cout => \cic_1|comb_cmb[14]~46\,
	shareout => \cic_1|comb_cmb[14]~47\);

-- Location: FF_X12_Y19_N14
\cic_1|comb_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_cmb[14]~45_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_reg\(14));

-- Location: FF_X13_Y20_N23
\cic_1|audio_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_reg\(14),
	sload => VCC,
	ena => \cic_1|audio_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|audio_reg\(20));

-- Location: MLABCELL_X15_Y18_N45
\mixer_1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mixer_1|Add0~1_sumout\ = SUM(( !\square_freq~input_o\ $ (\cordic_pipelined_1|cordic_reg\(15)) ) + ( GND ) + ( \mixer_1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_square_freq~input_o\,
	datad => \cordic_pipelined_1|ALT_INV_cordic_reg\(15),
	cin => \mixer_1|Add0~6\,
	sumout => \mixer_1|Add0~1_sumout\);

-- Location: FF_X15_Y18_N47
\mixer_1|mixer_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \mixer_1|Add0~1_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mixer_1|mixer_reg\(15));

-- Location: LABCELL_X12_Y17_N15
\cic_1|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add0~41_sumout\ = SUM(( \cic_1|integrator_reg\(15) ) + ( \mixer_1|mixer_reg\(15) ) + ( \cic_1|Add0~46\ ))
-- \cic_1|Add0~42\ = CARRY(( \cic_1|integrator_reg\(15) ) + ( \mixer_1|mixer_reg\(15) ) + ( \cic_1|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mixer_1|ALT_INV_mixer_reg\(15),
	datac => \cic_1|ALT_INV_integrator_reg\(15),
	cin => \cic_1|Add0~46\,
	sumout => \cic_1|Add0~41_sumout\,
	cout => \cic_1|Add0~42\);

-- Location: FF_X12_Y17_N17
\cic_1|integrator_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~41_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg\(15));

-- Location: FF_X11_Y19_N46
\cic_1|comb_in_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|integrator_reg\(15),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_in_reg\(15));

-- Location: LABCELL_X12_Y19_N48
\cic_1|comb_old_reg[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_old_reg[15]~feeder_combout\ = \cic_1|comb_in_reg\(15)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cic_1|ALT_INV_comb_in_reg\(15),
	combout => \cic_1|comb_old_reg[15]~feeder_combout\);

-- Location: FF_X12_Y19_N49
\cic_1|comb_old_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_old_reg[15]~feeder_combout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_old_reg\(15));

-- Location: LABCELL_X12_Y19_N15
\cic_1|comb_cmb[15]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_cmb[15]~41_sumout\ = SUM(( !\cic_1|comb_in_reg\(15) $ (\cic_1|comb_old_reg\(15)) ) + ( \cic_1|comb_cmb[14]~47\ ) + ( \cic_1|comb_cmb[14]~46\ ))
-- \cic_1|comb_cmb[15]~42\ = CARRY(( !\cic_1|comb_in_reg\(15) $ (\cic_1|comb_old_reg\(15)) ) + ( \cic_1|comb_cmb[14]~47\ ) + ( \cic_1|comb_cmb[14]~46\ ))
-- \cic_1|comb_cmb[15]~43\ = SHARE((\cic_1|comb_in_reg\(15) & !\cic_1|comb_old_reg\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \cic_1|ALT_INV_comb_in_reg\(15),
	datac => \cic_1|ALT_INV_comb_old_reg\(15),
	cin => \cic_1|comb_cmb[14]~46\,
	sharein => \cic_1|comb_cmb[14]~47\,
	sumout => \cic_1|comb_cmb[15]~41_sumout\,
	cout => \cic_1|comb_cmb[15]~42\,
	shareout => \cic_1|comb_cmb[15]~43\);

-- Location: LABCELL_X13_Y19_N24
\cic_1|comb_reg[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_reg[15]~feeder_combout\ = ( \cic_1|comb_cmb[15]~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cic_1|ALT_INV_comb_cmb[15]~41_sumout\,
	combout => \cic_1|comb_reg[15]~feeder_combout\);

-- Location: FF_X13_Y19_N25
\cic_1|comb_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_reg[15]~feeder_combout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_reg\(15));

-- Location: FF_X13_Y20_N34
\cic_1|audio_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_reg\(15),
	sload => VCC,
	ena => \cic_1|audio_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|audio_reg\(21));

-- Location: FF_X12_Y17_N20
\cic_1|integrator_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~37_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg\(16));

-- Location: LABCELL_X12_Y17_N18
\cic_1|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add0~37_sumout\ = SUM(( \cic_1|integrator_reg\(16) ) + ( \mixer_1|mixer_reg\(15) ) + ( \cic_1|Add0~42\ ))
-- \cic_1|Add0~38\ = CARRY(( \cic_1|integrator_reg\(16) ) + ( \mixer_1|mixer_reg\(15) ) + ( \cic_1|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mixer_1|ALT_INV_mixer_reg\(15),
	datac => \cic_1|ALT_INV_integrator_reg\(16),
	cin => \cic_1|Add0~42\,
	sumout => \cic_1|Add0~37_sumout\,
	cout => \cic_1|Add0~38\);

-- Location: FF_X12_Y17_N19
\cic_1|integrator_reg[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~37_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg[16]~DUPLICATE_q\);

-- Location: FF_X12_Y19_N35
\cic_1|comb_in_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|integrator_reg[16]~DUPLICATE_q\,
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_in_reg\(16));

-- Location: FF_X12_Y19_N53
\cic_1|comb_old_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_in_reg\(16),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_old_reg\(16));

-- Location: LABCELL_X12_Y19_N18
\cic_1|comb_cmb[16]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_cmb[16]~37_sumout\ = SUM(( !\cic_1|comb_in_reg\(16) $ (\cic_1|comb_old_reg\(16)) ) + ( \cic_1|comb_cmb[15]~43\ ) + ( \cic_1|comb_cmb[15]~42\ ))
-- \cic_1|comb_cmb[16]~38\ = CARRY(( !\cic_1|comb_in_reg\(16) $ (\cic_1|comb_old_reg\(16)) ) + ( \cic_1|comb_cmb[15]~43\ ) + ( \cic_1|comb_cmb[15]~42\ ))
-- \cic_1|comb_cmb[16]~39\ = SHARE((\cic_1|comb_in_reg\(16) & !\cic_1|comb_old_reg\(16)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \cic_1|ALT_INV_comb_in_reg\(16),
	datac => \cic_1|ALT_INV_comb_old_reg\(16),
	cin => \cic_1|comb_cmb[15]~42\,
	sharein => \cic_1|comb_cmb[15]~43\,
	sumout => \cic_1|comb_cmb[16]~37_sumout\,
	cout => \cic_1|comb_cmb[16]~38\,
	shareout => \cic_1|comb_cmb[16]~39\);

-- Location: LABCELL_X13_Y19_N33
\cic_1|comb_reg[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_reg[16]~feeder_combout\ = ( \cic_1|comb_cmb[16]~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cic_1|ALT_INV_comb_cmb[16]~37_sumout\,
	combout => \cic_1|comb_reg[16]~feeder_combout\);

-- Location: FF_X13_Y19_N35
\cic_1|comb_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_reg[16]~feeder_combout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_reg\(16));

-- Location: LABCELL_X13_Y19_N36
\cic_1|audio_reg[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|audio_reg[22]~feeder_combout\ = \cic_1|comb_reg\(16)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cic_1|ALT_INV_comb_reg\(16),
	combout => \cic_1|audio_reg[22]~feeder_combout\);

-- Location: FF_X13_Y19_N37
\cic_1|audio_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|audio_reg[22]~feeder_combout\,
	ena => \cic_1|audio_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|audio_reg\(22));

-- Location: LABCELL_X12_Y17_N21
\cic_1|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add0~33_sumout\ = SUM(( \cic_1|integrator_reg\(17) ) + ( \mixer_1|mixer_reg\(15) ) + ( \cic_1|Add0~38\ ))
-- \cic_1|Add0~34\ = CARRY(( \cic_1|integrator_reg\(17) ) + ( \mixer_1|mixer_reg\(15) ) + ( \cic_1|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mixer_1|ALT_INV_mixer_reg\(15),
	datac => \cic_1|ALT_INV_integrator_reg\(17),
	cin => \cic_1|Add0~38\,
	sumout => \cic_1|Add0~33_sumout\,
	cout => \cic_1|Add0~34\);

-- Location: FF_X12_Y17_N22
\cic_1|integrator_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~33_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg\(17));

-- Location: LABCELL_X13_Y19_N48
\cic_1|comb_in_reg[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_in_reg[17]~feeder_combout\ = \cic_1|integrator_reg\(17)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cic_1|ALT_INV_integrator_reg\(17),
	combout => \cic_1|comb_in_reg[17]~feeder_combout\);

-- Location: FF_X13_Y19_N50
\cic_1|comb_in_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_in_reg[17]~feeder_combout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_in_reg\(17));

-- Location: FF_X13_Y19_N52
\cic_1|comb_old_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_in_reg\(17),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_old_reg\(17));

-- Location: LABCELL_X12_Y19_N21
\cic_1|comb_cmb[17]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_cmb[17]~33_sumout\ = SUM(( !\cic_1|comb_old_reg\(17) $ (\cic_1|comb_in_reg\(17)) ) + ( \cic_1|comb_cmb[16]~39\ ) + ( \cic_1|comb_cmb[16]~38\ ))
-- \cic_1|comb_cmb[17]~34\ = CARRY(( !\cic_1|comb_old_reg\(17) $ (\cic_1|comb_in_reg\(17)) ) + ( \cic_1|comb_cmb[16]~39\ ) + ( \cic_1|comb_cmb[16]~38\ ))
-- \cic_1|comb_cmb[17]~35\ = SHARE((!\cic_1|comb_old_reg\(17) & \cic_1|comb_in_reg\(17)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \cic_1|ALT_INV_comb_old_reg\(17),
	datac => \cic_1|ALT_INV_comb_in_reg\(17),
	cin => \cic_1|comb_cmb[16]~38\,
	sharein => \cic_1|comb_cmb[16]~39\,
	sumout => \cic_1|comb_cmb[17]~33_sumout\,
	cout => \cic_1|comb_cmb[17]~34\,
	shareout => \cic_1|comb_cmb[17]~35\);

-- Location: LABCELL_X13_Y19_N6
\cic_1|comb_reg[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_reg[17]~feeder_combout\ = ( \cic_1|comb_cmb[17]~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cic_1|ALT_INV_comb_cmb[17]~33_sumout\,
	combout => \cic_1|comb_reg[17]~feeder_combout\);

-- Location: FF_X13_Y19_N8
\cic_1|comb_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_reg[17]~feeder_combout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_reg\(17));

-- Location: FF_X13_Y19_N40
\cic_1|audio_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_reg\(17),
	sload => VCC,
	ena => \cic_1|audio_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|audio_reg\(23));

-- Location: LABCELL_X12_Y17_N24
\cic_1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add0~29_sumout\ = SUM(( \mixer_1|mixer_reg\(15) ) + ( \cic_1|integrator_reg\(18) ) + ( \cic_1|Add0~34\ ))
-- \cic_1|Add0~30\ = CARRY(( \mixer_1|mixer_reg\(15) ) + ( \cic_1|integrator_reg\(18) ) + ( \cic_1|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cic_1|ALT_INV_integrator_reg\(18),
	datad => \mixer_1|ALT_INV_mixer_reg\(15),
	cin => \cic_1|Add0~34\,
	sumout => \cic_1|Add0~29_sumout\,
	cout => \cic_1|Add0~30\);

-- Location: FF_X12_Y17_N26
\cic_1|integrator_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~29_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg\(18));

-- Location: FF_X13_Y19_N47
\cic_1|comb_in_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|integrator_reg\(18),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_in_reg\(18));

-- Location: FF_X12_Y19_N17
\cic_1|comb_old_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_in_reg\(18),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_old_reg\(18));

-- Location: LABCELL_X12_Y19_N24
\cic_1|comb_cmb[18]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_cmb[18]~29_sumout\ = SUM(( !\cic_1|comb_old_reg\(18) $ (\cic_1|comb_in_reg\(18)) ) + ( \cic_1|comb_cmb[17]~35\ ) + ( \cic_1|comb_cmb[17]~34\ ))
-- \cic_1|comb_cmb[18]~30\ = CARRY(( !\cic_1|comb_old_reg\(18) $ (\cic_1|comb_in_reg\(18)) ) + ( \cic_1|comb_cmb[17]~35\ ) + ( \cic_1|comb_cmb[17]~34\ ))
-- \cic_1|comb_cmb[18]~31\ = SHARE((!\cic_1|comb_old_reg\(18) & \cic_1|comb_in_reg\(18)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \cic_1|ALT_INV_comb_old_reg\(18),
	datac => \cic_1|ALT_INV_comb_in_reg\(18),
	cin => \cic_1|comb_cmb[17]~34\,
	sharein => \cic_1|comb_cmb[17]~35\,
	sumout => \cic_1|comb_cmb[18]~29_sumout\,
	cout => \cic_1|comb_cmb[18]~30\,
	shareout => \cic_1|comb_cmb[18]~31\);

-- Location: FF_X12_Y19_N25
\cic_1|comb_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_cmb[18]~29_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_reg\(18));

-- Location: MLABCELL_X15_Y20_N9
\cic_1|audio_reg[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|audio_reg[24]~feeder_combout\ = ( \cic_1|comb_reg\(18) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cic_1|ALT_INV_comb_reg\(18),
	combout => \cic_1|audio_reg[24]~feeder_combout\);

-- Location: FF_X15_Y20_N11
\cic_1|audio_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|audio_reg[24]~feeder_combout\,
	ena => \cic_1|audio_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|audio_reg\(24));

-- Location: FF_X12_Y17_N29
\cic_1|integrator_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~25_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg\(19));

-- Location: LABCELL_X12_Y17_N27
\cic_1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add0~25_sumout\ = SUM(( \mixer_1|mixer_reg\(15) ) + ( \cic_1|integrator_reg\(19) ) + ( \cic_1|Add0~30\ ))
-- \cic_1|Add0~26\ = CARRY(( \mixer_1|mixer_reg\(15) ) + ( \cic_1|integrator_reg\(19) ) + ( \cic_1|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cic_1|ALT_INV_integrator_reg\(19),
	datad => \mixer_1|ALT_INV_mixer_reg\(15),
	cin => \cic_1|Add0~30\,
	sumout => \cic_1|Add0~25_sumout\,
	cout => \cic_1|Add0~26\);

-- Location: FF_X12_Y17_N28
\cic_1|integrator_reg[19]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~25_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg[19]~DUPLICATE_q\);

-- Location: FF_X12_Y21_N5
\cic_1|comb_in_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|integrator_reg[19]~DUPLICATE_q\,
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_in_reg\(19));

-- Location: FF_X12_Y21_N1
\cic_1|comb_old_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_in_reg\(19),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_old_reg\(19));

-- Location: LABCELL_X12_Y19_N27
\cic_1|comb_cmb[19]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_cmb[19]~25_sumout\ = SUM(( !\cic_1|comb_old_reg\(19) $ (\cic_1|comb_in_reg\(19)) ) + ( \cic_1|comb_cmb[18]~31\ ) + ( \cic_1|comb_cmb[18]~30\ ))
-- \cic_1|comb_cmb[19]~26\ = CARRY(( !\cic_1|comb_old_reg\(19) $ (\cic_1|comb_in_reg\(19)) ) + ( \cic_1|comb_cmb[18]~31\ ) + ( \cic_1|comb_cmb[18]~30\ ))
-- \cic_1|comb_cmb[19]~27\ = SHARE((!\cic_1|comb_old_reg\(19) & \cic_1|comb_in_reg\(19)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \cic_1|ALT_INV_comb_old_reg\(19),
	datac => \cic_1|ALT_INV_comb_in_reg\(19),
	cin => \cic_1|comb_cmb[18]~30\,
	sharein => \cic_1|comb_cmb[18]~31\,
	sumout => \cic_1|comb_cmb[19]~25_sumout\,
	cout => \cic_1|comb_cmb[19]~26\,
	shareout => \cic_1|comb_cmb[19]~27\);

-- Location: FF_X12_Y19_N29
\cic_1|comb_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_cmb[19]~25_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_reg\(19));

-- Location: LABCELL_X13_Y20_N45
\cic_1|audio_reg[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|audio_reg[25]~feeder_combout\ = ( \cic_1|comb_reg\(19) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cic_1|ALT_INV_comb_reg\(19),
	combout => \cic_1|audio_reg[25]~feeder_combout\);

-- Location: FF_X13_Y20_N46
\cic_1|audio_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|audio_reg[25]~feeder_combout\,
	ena => \cic_1|audio_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|audio_reg\(25));

-- Location: LABCELL_X12_Y17_N30
\cic_1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add0~21_sumout\ = SUM(( \mixer_1|mixer_reg\(15) ) + ( \cic_1|integrator_reg\(20) ) + ( \cic_1|Add0~26\ ))
-- \cic_1|Add0~22\ = CARRY(( \mixer_1|mixer_reg\(15) ) + ( \cic_1|integrator_reg\(20) ) + ( \cic_1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cic_1|ALT_INV_integrator_reg\(20),
	datad => \mixer_1|ALT_INV_mixer_reg\(15),
	cin => \cic_1|Add0~26\,
	sumout => \cic_1|Add0~21_sumout\,
	cout => \cic_1|Add0~22\);

-- Location: FF_X12_Y17_N31
\cic_1|integrator_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~21_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg\(20));

-- Location: FF_X11_Y19_N32
\cic_1|comb_in_reg[20]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|integrator_reg\(20),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_in_reg[20]~DUPLICATE_q\);

-- Location: FF_X11_Y19_N40
\cic_1|comb_old_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_in_reg[20]~DUPLICATE_q\,
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_old_reg\(20));

-- Location: FF_X11_Y19_N31
\cic_1|comb_in_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|integrator_reg\(20),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_in_reg\(20));

-- Location: LABCELL_X12_Y19_N30
\cic_1|comb_cmb[20]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_cmb[20]~21_sumout\ = SUM(( !\cic_1|comb_old_reg\(20) $ (\cic_1|comb_in_reg\(20)) ) + ( \cic_1|comb_cmb[19]~27\ ) + ( \cic_1|comb_cmb[19]~26\ ))
-- \cic_1|comb_cmb[20]~22\ = CARRY(( !\cic_1|comb_old_reg\(20) $ (\cic_1|comb_in_reg\(20)) ) + ( \cic_1|comb_cmb[19]~27\ ) + ( \cic_1|comb_cmb[19]~26\ ))
-- \cic_1|comb_cmb[20]~23\ = SHARE((!\cic_1|comb_old_reg\(20) & \cic_1|comb_in_reg\(20)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \cic_1|ALT_INV_comb_old_reg\(20),
	datac => \cic_1|ALT_INV_comb_in_reg\(20),
	cin => \cic_1|comb_cmb[19]~26\,
	sharein => \cic_1|comb_cmb[19]~27\,
	sumout => \cic_1|comb_cmb[20]~21_sumout\,
	cout => \cic_1|comb_cmb[20]~22\,
	shareout => \cic_1|comb_cmb[20]~23\);

-- Location: FF_X12_Y19_N31
\cic_1|comb_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_cmb[20]~21_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_reg\(20));

-- Location: LABCELL_X16_Y19_N33
\cic_1|audio_reg[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|audio_reg[26]~feeder_combout\ = ( \cic_1|comb_reg\(20) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cic_1|ALT_INV_comb_reg\(20),
	combout => \cic_1|audio_reg[26]~feeder_combout\);

-- Location: FF_X16_Y19_N34
\cic_1|audio_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|audio_reg[26]~feeder_combout\,
	ena => \cic_1|audio_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|audio_reg\(26));

-- Location: FF_X12_Y17_N35
\cic_1|integrator_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~17_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg\(21));

-- Location: LABCELL_X12_Y17_N33
\cic_1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add0~17_sumout\ = SUM(( \mixer_1|mixer_reg\(15) ) + ( \cic_1|integrator_reg\(21) ) + ( \cic_1|Add0~22\ ))
-- \cic_1|Add0~18\ = CARRY(( \mixer_1|mixer_reg\(15) ) + ( \cic_1|integrator_reg\(21) ) + ( \cic_1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cic_1|ALT_INV_integrator_reg\(21),
	datad => \mixer_1|ALT_INV_mixer_reg\(15),
	cin => \cic_1|Add0~22\,
	sumout => \cic_1|Add0~17_sumout\,
	cout => \cic_1|Add0~18\);

-- Location: FF_X12_Y17_N34
\cic_1|integrator_reg[21]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~17_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg[21]~DUPLICATE_q\);

-- Location: FF_X13_Y19_N56
\cic_1|comb_in_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|integrator_reg[21]~DUPLICATE_q\,
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_in_reg\(21));

-- Location: FF_X13_Y19_N5
\cic_1|comb_old_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_in_reg\(21),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_old_reg\(21));

-- Location: LABCELL_X12_Y19_N33
\cic_1|comb_cmb[21]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_cmb[21]~17_sumout\ = SUM(( !\cic_1|comb_in_reg\(21) $ (\cic_1|comb_old_reg\(21)) ) + ( \cic_1|comb_cmb[20]~23\ ) + ( \cic_1|comb_cmb[20]~22\ ))
-- \cic_1|comb_cmb[21]~18\ = CARRY(( !\cic_1|comb_in_reg\(21) $ (\cic_1|comb_old_reg\(21)) ) + ( \cic_1|comb_cmb[20]~23\ ) + ( \cic_1|comb_cmb[20]~22\ ))
-- \cic_1|comb_cmb[21]~19\ = SHARE((\cic_1|comb_in_reg\(21) & !\cic_1|comb_old_reg\(21)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \cic_1|ALT_INV_comb_in_reg\(21),
	datad => \cic_1|ALT_INV_comb_old_reg\(21),
	cin => \cic_1|comb_cmb[20]~22\,
	sharein => \cic_1|comb_cmb[20]~23\,
	sumout => \cic_1|comb_cmb[21]~17_sumout\,
	cout => \cic_1|comb_cmb[21]~18\,
	shareout => \cic_1|comb_cmb[21]~19\);

-- Location: FF_X13_Y19_N59
\cic_1|comb_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_cmb[21]~17_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_reg\(21));

-- Location: FF_X13_Y19_N16
\cic_1|audio_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_reg\(21),
	sload => VCC,
	ena => \cic_1|audio_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|audio_reg\(27));

-- Location: FF_X12_Y17_N38
\cic_1|integrator_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~13_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg\(22));

-- Location: LABCELL_X12_Y17_N36
\cic_1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add0~13_sumout\ = SUM(( \cic_1|integrator_reg\(22) ) + ( \mixer_1|mixer_reg\(15) ) + ( \cic_1|Add0~18\ ))
-- \cic_1|Add0~14\ = CARRY(( \cic_1|integrator_reg\(22) ) + ( \mixer_1|mixer_reg\(15) ) + ( \cic_1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mixer_1|ALT_INV_mixer_reg\(15),
	datac => \cic_1|ALT_INV_integrator_reg\(22),
	cin => \cic_1|Add0~18\,
	sumout => \cic_1|Add0~13_sumout\,
	cout => \cic_1|Add0~14\);

-- Location: FF_X12_Y17_N37
\cic_1|integrator_reg[22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~13_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg[22]~DUPLICATE_q\);

-- Location: FF_X12_Y19_N23
\cic_1|comb_in_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|integrator_reg[22]~DUPLICATE_q\,
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_in_reg\(22));

-- Location: LABCELL_X13_Y19_N21
\cic_1|comb_old_reg[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_old_reg[22]~feeder_combout\ = ( \cic_1|comb_in_reg\(22) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cic_1|ALT_INV_comb_in_reg\(22),
	combout => \cic_1|comb_old_reg[22]~feeder_combout\);

-- Location: FF_X13_Y19_N22
\cic_1|comb_old_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_old_reg[22]~feeder_combout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_old_reg\(22));

-- Location: LABCELL_X12_Y19_N36
\cic_1|comb_cmb[22]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_cmb[22]~13_sumout\ = SUM(( !\cic_1|comb_old_reg\(22) $ (\cic_1|comb_in_reg\(22)) ) + ( \cic_1|comb_cmb[21]~19\ ) + ( \cic_1|comb_cmb[21]~18\ ))
-- \cic_1|comb_cmb[22]~14\ = CARRY(( !\cic_1|comb_old_reg\(22) $ (\cic_1|comb_in_reg\(22)) ) + ( \cic_1|comb_cmb[21]~19\ ) + ( \cic_1|comb_cmb[21]~18\ ))
-- \cic_1|comb_cmb[22]~15\ = SHARE((!\cic_1|comb_old_reg\(22) & \cic_1|comb_in_reg\(22)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \cic_1|ALT_INV_comb_old_reg\(22),
	datac => \cic_1|ALT_INV_comb_in_reg\(22),
	cin => \cic_1|comb_cmb[21]~18\,
	sharein => \cic_1|comb_cmb[21]~19\,
	sumout => \cic_1|comb_cmb[22]~13_sumout\,
	cout => \cic_1|comb_cmb[22]~14\,
	shareout => \cic_1|comb_cmb[22]~15\);

-- Location: FF_X12_Y19_N37
\cic_1|comb_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_cmb[22]~13_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_reg\(22));

-- Location: LABCELL_X13_Y20_N42
\cic_1|audio_reg[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|audio_reg[28]~feeder_combout\ = ( \cic_1|comb_reg\(22) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cic_1|ALT_INV_comb_reg\(22),
	combout => \cic_1|audio_reg[28]~feeder_combout\);

-- Location: FF_X13_Y20_N44
\cic_1|audio_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|audio_reg[28]~feeder_combout\,
	ena => \cic_1|audio_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|audio_reg\(28));

-- Location: FF_X12_Y17_N41
\cic_1|integrator_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~9_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg\(23));

-- Location: LABCELL_X12_Y17_N39
\cic_1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add0~9_sumout\ = SUM(( \cic_1|integrator_reg\(23) ) + ( \mixer_1|mixer_reg\(15) ) + ( \cic_1|Add0~14\ ))
-- \cic_1|Add0~10\ = CARRY(( \cic_1|integrator_reg\(23) ) + ( \mixer_1|mixer_reg\(15) ) + ( \cic_1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mixer_1|ALT_INV_mixer_reg\(15),
	datac => \cic_1|ALT_INV_integrator_reg\(23),
	cin => \cic_1|Add0~14\,
	sumout => \cic_1|Add0~9_sumout\,
	cout => \cic_1|Add0~10\);

-- Location: FF_X12_Y17_N40
\cic_1|integrator_reg[23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~9_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg[23]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y19_N18
\cic_1|comb_in_reg[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_in_reg[23]~feeder_combout\ = ( \cic_1|integrator_reg[23]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cic_1|ALT_INV_integrator_reg[23]~DUPLICATE_q\,
	combout => \cic_1|comb_in_reg[23]~feeder_combout\);

-- Location: FF_X15_Y19_N19
\cic_1|comb_in_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_in_reg[23]~feeder_combout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_in_reg\(23));

-- Location: FF_X13_Y19_N20
\cic_1|comb_old_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_in_reg\(23),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_old_reg\(23));

-- Location: LABCELL_X12_Y19_N39
\cic_1|comb_cmb[23]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_cmb[23]~9_sumout\ = SUM(( !\cic_1|comb_in_reg\(23) $ (\cic_1|comb_old_reg\(23)) ) + ( \cic_1|comb_cmb[22]~15\ ) + ( \cic_1|comb_cmb[22]~14\ ))
-- \cic_1|comb_cmb[23]~10\ = CARRY(( !\cic_1|comb_in_reg\(23) $ (\cic_1|comb_old_reg\(23)) ) + ( \cic_1|comb_cmb[22]~15\ ) + ( \cic_1|comb_cmb[22]~14\ ))
-- \cic_1|comb_cmb[23]~11\ = SHARE((\cic_1|comb_in_reg\(23) & !\cic_1|comb_old_reg\(23)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \cic_1|ALT_INV_comb_in_reg\(23),
	datac => \cic_1|ALT_INV_comb_old_reg\(23),
	cin => \cic_1|comb_cmb[22]~14\,
	sharein => \cic_1|comb_cmb[22]~15\,
	sumout => \cic_1|comb_cmb[23]~9_sumout\,
	cout => \cic_1|comb_cmb[23]~10\,
	shareout => \cic_1|comb_cmb[23]~11\);

-- Location: FF_X12_Y19_N40
\cic_1|comb_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_cmb[23]~9_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_reg\(23));

-- Location: FF_X13_Y20_N41
\cic_1|audio_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_reg\(23),
	sload => VCC,
	ena => \cic_1|audio_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|audio_reg\(29));

-- Location: LABCELL_X12_Y17_N42
\cic_1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add0~5_sumout\ = SUM(( \cic_1|integrator_reg\(24) ) + ( \mixer_1|mixer_reg\(15) ) + ( \cic_1|Add0~10\ ))
-- \cic_1|Add0~6\ = CARRY(( \cic_1|integrator_reg\(24) ) + ( \mixer_1|mixer_reg\(15) ) + ( \cic_1|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cic_1|ALT_INV_integrator_reg\(24),
	datac => \mixer_1|ALT_INV_mixer_reg\(15),
	cin => \cic_1|Add0~10\,
	sumout => \cic_1|Add0~5_sumout\,
	cout => \cic_1|Add0~6\);

-- Location: FF_X12_Y17_N44
\cic_1|integrator_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~5_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg\(24));

-- Location: FF_X12_Y17_N52
\cic_1|comb_in_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|integrator_reg\(24),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_in_reg\(24));

-- Location: FF_X13_Y19_N11
\cic_1|comb_old_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_in_reg\(24),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_old_reg\(24));

-- Location: LABCELL_X12_Y19_N42
\cic_1|comb_cmb[24]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_cmb[24]~5_sumout\ = SUM(( !\cic_1|comb_in_reg\(24) $ (\cic_1|comb_old_reg\(24)) ) + ( \cic_1|comb_cmb[23]~11\ ) + ( \cic_1|comb_cmb[23]~10\ ))
-- \cic_1|comb_cmb[24]~6\ = CARRY(( !\cic_1|comb_in_reg\(24) $ (\cic_1|comb_old_reg\(24)) ) + ( \cic_1|comb_cmb[23]~11\ ) + ( \cic_1|comb_cmb[23]~10\ ))
-- \cic_1|comb_cmb[24]~7\ = SHARE((\cic_1|comb_in_reg\(24) & !\cic_1|comb_old_reg\(24)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \cic_1|ALT_INV_comb_in_reg\(24),
	datad => \cic_1|ALT_INV_comb_old_reg\(24),
	cin => \cic_1|comb_cmb[23]~10\,
	sharein => \cic_1|comb_cmb[23]~11\,
	sumout => \cic_1|comb_cmb[24]~5_sumout\,
	cout => \cic_1|comb_cmb[24]~6\,
	shareout => \cic_1|comb_cmb[24]~7\);

-- Location: FF_X12_Y19_N44
\cic_1|comb_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_cmb[24]~5_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_reg\(24));

-- Location: LABCELL_X13_Y20_N30
\cic_1|audio_reg[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|audio_reg[30]~feeder_combout\ = ( \cic_1|comb_reg\(24) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cic_1|ALT_INV_comb_reg\(24),
	combout => \cic_1|audio_reg[30]~feeder_combout\);

-- Location: FF_X13_Y20_N32
\cic_1|audio_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|audio_reg[30]~feeder_combout\,
	ena => \cic_1|audio_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|audio_reg\(30));

-- Location: LABCELL_X12_Y17_N45
\cic_1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|Add0~1_sumout\ = SUM(( \cic_1|integrator_reg\(25) ) + ( \mixer_1|mixer_reg\(15) ) + ( \cic_1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mixer_1|ALT_INV_mixer_reg\(15),
	datac => \cic_1|ALT_INV_integrator_reg\(25),
	cin => \cic_1|Add0~6\,
	sumout => \cic_1|Add0~1_sumout\);

-- Location: FF_X12_Y17_N46
\cic_1|integrator_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|Add0~1_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|integrator_reg\(25));

-- Location: LABCELL_X13_Y19_N30
\cic_1|comb_in_reg[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_in_reg[25]~feeder_combout\ = \cic_1|integrator_reg\(25)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cic_1|ALT_INV_integrator_reg\(25),
	combout => \cic_1|comb_in_reg[25]~feeder_combout\);

-- Location: FF_X13_Y19_N32
\cic_1|comb_in_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_in_reg[25]~feeder_combout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_in_reg\(25));

-- Location: FF_X12_Y19_N20
\cic_1|comb_old_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \cic_1|comb_in_reg\(25),
	clrn => \rsync_1|rst_reg\(1),
	sload => VCC,
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_old_reg\(25));

-- Location: LABCELL_X12_Y19_N45
\cic_1|comb_cmb[25]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|comb_cmb[25]~1_sumout\ = SUM(( !\cic_1|comb_in_reg\(25) $ (\cic_1|comb_old_reg\(25)) ) + ( \cic_1|comb_cmb[24]~7\ ) + ( \cic_1|comb_cmb[24]~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \cic_1|ALT_INV_comb_in_reg\(25),
	datac => \cic_1|ALT_INV_comb_old_reg\(25),
	cin => \cic_1|comb_cmb[24]~6\,
	sharein => \cic_1|comb_cmb[24]~7\,
	sumout => \cic_1|comb_cmb[25]~1_sumout\);

-- Location: FF_X12_Y19_N46
\cic_1|comb_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|comb_cmb[25]~1_sumout\,
	clrn => \rsync_1|rst_reg\(1),
	ena => \cic_1|en_comb~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|comb_reg\(25));

-- Location: MLABCELL_X15_Y20_N33
\cic_1|audio_reg[31]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cic_1|audio_reg[31]~1_combout\ = ( !\cic_1|comb_reg\(25) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cic_1|ALT_INV_comb_reg\(25),
	combout => \cic_1|audio_reg[31]~1_combout\);

-- Location: FF_X15_Y20_N34
\cic_1|audio_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll_ip_1|pll_ip_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \cic_1|audio_reg[31]~1_combout\,
	ena => \cic_1|audio_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cic_1|audio_reg\(31));

-- Location: M10K_X14_Y22_N0
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Audio:audio_ip_1|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 7,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\,
	portbre => VCC,
	clk0 => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \audio_ip_1|audio_0|Audio_Out_Serializer|comb~0_combout\,
	portadatain => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X13_Y24_N0
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: LABCELL_X11_Y21_N24
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\ = ( \cic_1|valid_R~q\ & ( (!\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0)) # 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ & ((!\audio_ip_1|audio_0|WideOr1~0_combout\) # (!\audio_ip_1|audio_0|WideOr1~1_combout\)))) ) ) # ( !\cic_1|valid_R~q\ & ( 
-- !\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111011101110110011001100110011001110111011101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datab => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datac => \audio_ip_1|audio_0|ALT_INV_WideOr1~0_combout\,
	datad => \audio_ip_1|audio_0|ALT_INV_WideOr1~1_combout\,
	datae => \cic_1|ALT_INV_valid_R~q\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\);

-- Location: FF_X13_Y24_N1
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LABCELL_X13_Y24_N3
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X13_Y24_N5
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LABCELL_X13_Y24_N6
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X13_Y24_N8
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LABCELL_X13_Y24_N9
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X13_Y24_N10
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LABCELL_X13_Y24_N12
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X13_Y24_N13
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LABCELL_X13_Y24_N15
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\);

-- Location: FF_X13_Y24_N16
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LABCELL_X13_Y24_N18
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\);

-- Location: FF_X13_Y24_N20
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6));

-- Location: LABCELL_X13_Y22_N0
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: LABCELL_X13_Y22_N27
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~q\ & ( 
-- (!\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0)) # ((\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ & (!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & 
-- \audio_ip_1|audio_0|done_dac_channel_sync~q\))) ) ) # ( !\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~q\ & ( !\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111101001111000011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\,
	datab => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	datac => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datad => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\);

-- Location: FF_X13_Y22_N2
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\);

-- Location: LABCELL_X13_Y22_N9
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\ = ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\ & ( \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[0]~0_combout\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\);

-- Location: FF_X13_Y22_N10
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0));

-- Location: LABCELL_X13_Y22_N36
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( 
-- \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ & ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0) ) ) ) # ( 
-- !\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~q\ & 
-- (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0))))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~q\ & ((!\audio_ip_1|audio_0|done_dac_channel_sync~q\ & 
-- ((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0)))) # (\audio_ip_1|audio_0|done_dac_channel_sync~q\ & 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\)))) ) ) ) # ( \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( 
-- !\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ & ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0) ) ) ) # ( 
-- !\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( !\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ & ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111001011100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	datad => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	datae => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	dataf => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: LABCELL_X13_Y23_N30
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: LABCELL_X13_Y22_N42
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\ = ( \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( 
-- \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ & ( !\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) ) ) ) # ( !\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( 
-- \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ & ( (!\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0)) # 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~q\ & \audio_ip_1|audio_0|done_dac_channel_sync~q\))) ) ) ) # ( 
-- \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( !\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ & ( !\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) ) ) ) # ( 
-- !\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( !\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ & ( !\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100101111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\,
	datac => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datad => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	datae => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	dataf => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\);

-- Location: FF_X13_Y23_N31
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

-- Location: LABCELL_X13_Y23_N9
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\ = ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & ( \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[1]~1_combout\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\);

-- Location: FF_X13_Y23_N11
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1));

-- Location: LABCELL_X13_Y23_N12
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1) 
-- ) ) # ( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1) & ( ((!\audio_ip_1|audio_0|done_dac_channel_sync~q\) # ((!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\) # 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~q\))) # (\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\) ) ) ) # ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1) & ( (!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & (\audio_ip_1|audio_0|done_dac_channel_sync~q\ & 
-- (\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ & \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001011111111111111011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	datab => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	datac => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\,
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\,
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: LABCELL_X13_Y23_N33
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: FF_X13_Y23_N34
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

-- Location: LABCELL_X13_Y23_N21
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\ = (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[2]~2_combout\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\);

-- Location: FF_X13_Y23_N22
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2));

-- Location: LABCELL_X13_Y23_N27
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2) 
-- ) ) # ( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2) & ( ((!\audio_ip_1|audio_0|done_dac_channel_sync~q\) # ((!\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~q\) # 
-- (!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\))) # (\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\) ) ) ) # ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2) & ( (!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & (\audio_ip_1|audio_0|done_dac_channel_sync~q\ & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~q\ & \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001011111111111111011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	datab => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\,
	datad => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\,
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: LABCELL_X13_Y23_N36
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: FF_X13_Y23_N38
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

-- Location: LABCELL_X13_Y23_N48
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\ = ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & ( \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[3]~3_combout\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\);

-- Location: FF_X13_Y23_N50
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3));

-- Location: LABCELL_X13_Y23_N15
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3) 
-- ) ) # ( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3) & ( ((!\audio_ip_1|audio_0|done_dac_channel_sync~q\) # ((!\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~q\) # 
-- (!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\))) # (\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\) ) ) ) # ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3) & ( (!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & (\audio_ip_1|audio_0|done_dac_channel_sync~q\ & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~q\ & \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001011111111111111011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	datab => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\,
	datad => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\,
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: LABCELL_X13_Y23_N39
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: FF_X13_Y23_N40
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

-- Location: LABCELL_X13_Y23_N51
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\ = (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[4]~4_combout\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\);

-- Location: FF_X13_Y23_N52
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4));

-- Location: LABCELL_X13_Y23_N54
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4) 
-- ) ) # ( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4) & ( (!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\) # ((!\audio_ip_1|audio_0|done_dac_channel_sync~q\) # 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~q\) # (\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\))) ) ) ) # ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4) & ( (\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ & (\audio_ip_1|audio_0|done_dac_channel_sync~q\ & 
-- (!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000011111111111011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\,
	datab => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	datac => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\,
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: LABCELL_X13_Y23_N42
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: FF_X13_Y23_N43
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

-- Location: LABCELL_X13_Y23_N18
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\ = ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & ( \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[5]~5_combout\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\);

-- Location: FF_X13_Y23_N20
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5));

-- Location: LABCELL_X13_Y23_N24
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5) 
-- ) ) # ( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5) & ( ((!\audio_ip_1|audio_0|done_dac_channel_sync~q\) # ((!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\) # 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~q\))) # (\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\) ) ) ) # ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5) & ( (!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & (\audio_ip_1|audio_0|done_dac_channel_sync~q\ & 
-- (\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ & \audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001011111111111111011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	datab => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	datac => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\,
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\,
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: LABCELL_X13_Y23_N45
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\);

-- Location: FF_X13_Y23_N47
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

-- Location: LABCELL_X13_Y23_N6
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\ = ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & ( \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[6]~6_combout\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\);

-- Location: FF_X13_Y23_N8
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6));

-- Location: LABCELL_X13_Y23_N57
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6) 
-- ) ) # ( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6) & ( (!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\) # ((!\audio_ip_1|audio_0|done_dac_channel_sync~q\) # 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~q\) # (\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\))) ) ) ) # ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6) & ( (\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ & (\audio_ip_1|audio_0|done_dac_channel_sync~q\ & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~q\ & !\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000011111110111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\,
	datab => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\,
	datad => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: M10K_X14_Y24_N0
\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Audio:audio_ip_1|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 7,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\,
	portbre => VCC,
	clk0 => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \audio_ip_1|audio_0|Audio_Out_Serializer|comb~1_combout\,
	portadatain => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X13_Y22_N57
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~35_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0) & ( 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~q\ & (\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ & (\audio_ip_1|audio_0|done_dac_channel_sync~q\ & !\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\,
	datab => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\,
	datac => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	datad => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~35_combout\);

-- Location: LABCELL_X13_Y22_N54
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~34_combout\ = ( \audio_ip_1|audio_0|done_dac_channel_sync~q\ & ( (\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(0) & 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~q\) # ((!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\) # (\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\)))) ) ) # ( 
-- !\audio_ip_1|audio_0|done_dac_channel_sync~q\ & ( \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001110000011110000111000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\,
	datab => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(0),
	datad => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	dataf => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~34_combout\);

-- Location: IOIBUF_X16_Y81_N18
\AUD_BCLK~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_BCLK,
	o => \AUD_BCLK~input_o\);

-- Location: FF_X13_Y22_N14
\audio_ip_1|audio_0|Bit_Clock_Edges|cur_test_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \AUD_BCLK~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Bit_Clock_Edges|cur_test_clk~q\);

-- Location: FF_X13_Y22_N26
\audio_ip_1|audio_0|Bit_Clock_Edges|last_test_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \audio_ip_1|audio_0|Bit_Clock_Edges|cur_test_clk~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Bit_Clock_Edges|last_test_clk~q\);

-- Location: LABCELL_X13_Y22_N24
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~33_combout\ = ( \audio_ip_1|audio_0|Bit_Clock_Edges|last_test_clk~q\ & ( (!\audio_ip_1|audio_0|Bit_Clock_Edges|cur_test_clk~q\) # ((\audio_ip_1|audio_0|done_dac_channel_sync~q\ & 
-- (!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ $ (!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\)))) ) ) # ( !\audio_ip_1|audio_0|Bit_Clock_Edges|last_test_clk~q\ & ( (\audio_ip_1|audio_0|done_dac_channel_sync~q\ & 
-- (!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ $ (!\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011011111111000001101111111100000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\,
	datab => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	datac => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	datad => \audio_ip_1|audio_0|Bit_Clock_Edges|ALT_INV_cur_test_clk~q\,
	dataf => \audio_ip_1|audio_0|Bit_Clock_Edges|ALT_INV_last_test_clk~q\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~33_combout\);

-- Location: LABCELL_X13_Y22_N48
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~36_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~34_combout\ & ( \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~33_combout\ & ( 
-- (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & ((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~35_combout\))) # 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0))))) ) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~34_combout\ & ( \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~33_combout\ & ( (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & ((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~35_combout\))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0))))) ) ) ) # ( \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~34_combout\ & ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~33_combout\ & ( (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\) # 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0)))) ) ) ) # ( !\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~34_combout\ & ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~33_combout\ & ( (\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) & ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~35_combout\))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001001100010011000100000001001100010000000100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	datab => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg~35_combout\,
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg~34_combout\,
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg[10]~33_combout\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~36_combout\);

-- Location: FF_X13_Y22_N50
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(0));

-- Location: MLABCELL_X15_Y24_N42
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~32_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & ( 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & (((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(0))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\))) # 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1))))) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(0)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(0),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~32_combout\);

-- Location: LABCELL_X13_Y22_N18
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\ = ( \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ & ( 
-- !\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) ) ) ) # ( !\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ & ( 
-- (!\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0)) # ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\ & (!\audio_ip_1|audio_0|Audio_Out_Serializer|left_channel_was_read~q\ & 
-- \audio_ip_1|audio_0|done_dac_channel_sync~q\))) ) ) ) # ( \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( !\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ & ( 
-- (!\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0)) # ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~0_combout\ & \audio_ip_1|audio_0|done_dac_channel_sync~q\)) ) ) ) # ( 
-- !\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( !\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ & ( !\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111101011110000111110001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\,
	datac => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datad => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	datae => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	dataf => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\);

-- Location: LABCELL_X13_Y22_N33
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\ = ( \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ & ( 
-- (!\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0)) # ((!\audio_ip_1|audio_0|Bit_Clock_Edges|cur_test_clk~q\ & \audio_ip_1|audio_0|Bit_Clock_Edges|last_test_clk~q\)) ) ) ) # ( 
-- !\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ & ( (!\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0)) # 
-- (((!\audio_ip_1|audio_0|Bit_Clock_Edges|cur_test_clk~q\ & \audio_ip_1|audio_0|Bit_Clock_Edges|last_test_clk~q\)) # (\audio_ip_1|audio_0|done_dac_channel_sync~q\)) ) ) ) # ( \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( 
-- !\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ & ( (!\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0)) # (((!\audio_ip_1|audio_0|Bit_Clock_Edges|cur_test_clk~q\ & \audio_ip_1|audio_0|Bit_Clock_Edges|last_test_clk~q\)) 
-- # (\audio_ip_1|audio_0|done_dac_channel_sync~q\)) ) ) ) # ( !\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( !\audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|last_test_clk~q\ & ( 
-- (!\audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|locked_wire\(0)) # ((!\audio_ip_1|audio_0|Bit_Clock_Edges|cur_test_clk~q\ & \audio_ip_1|audio_0|Bit_Clock_Edges|last_test_clk~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011101110101011111110111110101111111011111010101011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	datab => \audio_ip_1|audio_0|Bit_Clock_Edges|ALT_INV_cur_test_clk~q\,
	datac => \audio_ip_1|audio_0|ALT_INV_done_dac_channel_sync~q\,
	datad => \audio_ip_1|audio_0|Bit_Clock_Edges|ALT_INV_last_test_clk~q\,
	datae => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	dataf => \audio_ip_1|audio_0|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\,
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\);

-- Location: FF_X15_Y24_N43
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~32_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(1));

-- Location: MLABCELL_X15_Y24_N45
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~31_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2) & ( 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(1))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2))))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2) & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(1))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(1),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~31_combout\);

-- Location: FF_X15_Y24_N47
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~31_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(2));

-- Location: MLABCELL_X15_Y24_N36
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~30_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) & ( 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(2)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(2)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(2),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~30_combout\);

-- Location: FF_X15_Y24_N37
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~30_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(3));

-- Location: MLABCELL_X15_Y24_N39
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~29_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4) & ( 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(3))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4))))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4) & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(3))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(3),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~29_combout\);

-- Location: FF_X15_Y24_N40
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~29_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(4));

-- Location: MLABCELL_X15_Y24_N0
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~28_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) & ( 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(4)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(4)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(4),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~28_combout\);

-- Location: FF_X15_Y24_N2
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~28_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(5));

-- Location: MLABCELL_X15_Y24_N3
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~27_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6) & ( 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & (((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(5))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\))) # 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6))))) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6) & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(5))))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(5),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~27_combout\);

-- Location: FF_X15_Y24_N5
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~27_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(6));

-- Location: MLABCELL_X15_Y24_N54
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~26_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) & ( 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & (((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(6))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\))) # 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7))))) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(6)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(6),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~26_combout\);

-- Location: FF_X15_Y24_N56
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~26_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(7));

-- Location: MLABCELL_X15_Y24_N57
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~25_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8) & ( 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & (((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(7))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\))) # 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8))))) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8) & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(7))))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(7),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~25_combout\);

-- Location: FF_X15_Y24_N59
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~25_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(8));

-- Location: MLABCELL_X15_Y24_N48
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~24_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) & ( 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(8)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(8)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(8),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~24_combout\);

-- Location: FF_X15_Y24_N49
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~24_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(9));

-- Location: MLABCELL_X15_Y24_N51
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~23_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) & ( 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & (((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(9))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\))) # 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10))))) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(9))))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(9),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~23_combout\);

-- Location: FF_X15_Y24_N53
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~23_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(10));

-- Location: MLABCELL_X15_Y24_N12
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~22_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) & ( 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(10))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11))))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(10))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(10),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~22_combout\);

-- Location: FF_X15_Y24_N14
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~22_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(11));

-- Location: MLABCELL_X15_Y24_N15
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~21_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12) & ( 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & (((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(11))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\))) # 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12))))) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12) & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(11)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(11),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~21_combout\);

-- Location: FF_X15_Y24_N16
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~21_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(12));

-- Location: MLABCELL_X15_Y24_N6
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~20_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13) & ( 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(12)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13) & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(12)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(12),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~20_combout\);

-- Location: FF_X15_Y24_N8
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~20_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(13));

-- Location: MLABCELL_X15_Y24_N9
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~19_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14) & ( 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(13))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14))))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14) & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(13))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(13),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~19_combout\);

-- Location: FF_X15_Y24_N11
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~19_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(14));

-- Location: MLABCELL_X15_Y24_N33
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~18_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & ( 
-- \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15) & ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15) ) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15) & ( 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\) # (\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(14)) ) ) ) # ( \audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15) & ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15) ) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & ( !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15) & ( 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(14) & !\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010101010101010100001111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(14),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datae => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~18_combout\);

-- Location: FF_X15_Y24_N34
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~18_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(15));

-- Location: MLABCELL_X15_Y22_N15
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~17_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16) & ( 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & (((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(15))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\))) # 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16))))) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16) & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(15)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(15),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~17_combout\);

-- Location: FF_X15_Y22_N16
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~17_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(16));

-- Location: MLABCELL_X15_Y22_N12
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~16_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17) & ( 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & (((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(16))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\))) # 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17))))) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17) & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(16)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(16),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~16_combout\);

-- Location: FF_X15_Y22_N14
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~16_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(17));

-- Location: MLABCELL_X15_Y22_N39
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~15_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18) & ( 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & (((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(17))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\))) # 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18))))) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18) & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(17)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(17),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~15_combout\);

-- Location: FF_X15_Y22_N40
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~15_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(18));

-- Location: MLABCELL_X15_Y22_N36
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~14_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19) & ( 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & (((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(18))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\))) # 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19))))) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19) & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(18)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(18),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~14_combout\);

-- Location: FF_X15_Y22_N37
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~14_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(19));

-- Location: MLABCELL_X15_Y22_N3
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~13_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20) & ( 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(19))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20))))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20) & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(19))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(19),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~13_combout\);

-- Location: FF_X15_Y22_N5
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~13_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(20));

-- Location: MLABCELL_X15_Y22_N0
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~12_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21) & ( 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(20)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21) & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(20)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(20),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~12_combout\);

-- Location: FF_X15_Y22_N2
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~12_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(21));

-- Location: MLABCELL_X15_Y22_N57
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~11_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22) & ( 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & (((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(21))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\))) # 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22))))) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22) & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(21))))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(21),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~11_combout\);

-- Location: FF_X15_Y22_N59
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~11_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(22));

-- Location: MLABCELL_X15_Y22_N54
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~10_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23) & ( 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(22)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23) & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(22)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(22),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~10_combout\);

-- Location: FF_X15_Y22_N55
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~10_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(23));

-- Location: MLABCELL_X15_Y22_N51
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~9_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24) & ( 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & (((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(23))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\))) # 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24))))) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24) & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(23)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(23),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~9_combout\);

-- Location: FF_X15_Y22_N53
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~9_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(24));

-- Location: MLABCELL_X15_Y22_N48
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~8_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25) & ( 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(24))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25))))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25) & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(24))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(24),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~8_combout\);

-- Location: FF_X15_Y22_N49
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~8_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(25));

-- Location: MLABCELL_X15_Y22_N45
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~7_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26) & ( 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(25)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26) & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(25)))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(25),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~7_combout\);

-- Location: FF_X15_Y22_N47
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~7_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(26));

-- Location: MLABCELL_X15_Y22_N42
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~6_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27) & ( 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & (((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(26))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\))) # 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27))))) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27) & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(26))))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(26),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~6_combout\);

-- Location: FF_X15_Y22_N44
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~6_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(27));

-- Location: MLABCELL_X15_Y22_N9
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~5_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28) & ( 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(27))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28))))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28) & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(27))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(27),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~5_combout\);

-- Location: FF_X15_Y22_N10
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~5_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(28));

-- Location: MLABCELL_X15_Y22_N6
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~4_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29) & ( 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & (((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(28))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\))) # 
-- (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29))))) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29) & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(28))))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(28),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~4_combout\);

-- Location: FF_X15_Y22_N8
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~4_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(29));

-- Location: MLABCELL_X15_Y22_N33
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~3_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30) & ( 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(29))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30))))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30) & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(29))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(29),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~3_combout\);

-- Location: FF_X15_Y22_N35
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~3_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(30));

-- Location: MLABCELL_X15_Y22_N30
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~0_combout\ = ( \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31) & ( 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(30))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31))))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31) & ( (!\audio_ip_1|audio_0|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & (\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(30))) # (\audio_ip_1|audio_0|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \audio_ip_1|audio_0|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(30),
	datad => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	dataf => \audio_ip_1|audio_0|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	combout => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~0_combout\);

-- Location: FF_X15_Y22_N32
\audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg~0_combout\,
	sclr => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~1_combout\,
	ena => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(31));

-- Location: FF_X13_Y22_N31
\audio_ip_1|audio_0|Audio_Out_Serializer|serial_audio_out_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \audio_ip_1|audio_0|Audio_Out_Serializer|data_out_shift_reg\(31),
	sclr => \audio_clock_ip_1|audio_pll_0|audio_pll|altera_pll_i|ALT_INV_locked_wire\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_ip_1|audio_0|Audio_Out_Serializer|serial_audio_out_data~q\);

-- Location: IOIBUF_X36_Y0_N18
\key[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(1),
	o => \key[1]~input_o\);


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
      number_of_fplls => 2);
-- pragma translate_on
END structure;


