 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Oct  9 06:03:52 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/valid_data_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/valid_data_reg/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/valid_data_reg/Q (DFFRQX2M)       0.39       0.39 r
  U0_ALU/valid_data (ALU)                  0.00       0.39 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL)         0.00       0.39 r
  U0_SYS_CTRL/U5/Y (OAI22X1M)              0.13       0.51 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)            0.00       0.51 f
  U0_ALU/Enable (ALU)                      0.00       0.51 f
  U0_ALU/valid_data_reg/D (DFFRQX2M)       0.00       0.51 f
  data arrival time                                   0.51

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/valid_data_reg/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.04       0.06
  data required time                                  0.06
  -----------------------------------------------------------
  data required time                                  0.06
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: U0_Register_File/regfile_reg[0][6]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[0][6]/CK (DFFRHQX1M)       0.00       0.00 r
  U0_Register_File/regfile_reg[0][6]/Q (DFFRHQX1M)        0.32       0.32 f
  U0_Register_File/REG0[6] (Register_File)                0.00       0.32 f
  U0_ALU/A[6] (ALU)                                       0.00       0.32 f
  U0_ALU/U7/Y (BUFX10M)                                   0.17       0.48 f
  U0_ALU/U87/Y (AOI22X1M)                                 0.11       0.59 r
  U0_ALU/U86/Y (AOI31X2M)                                 0.10       0.69 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00       0.69 f
  data arrival time                                                  0.69

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_Register_File/regfile_reg[0][6]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[0][6]/CK (DFFRHQX1M)       0.00       0.00 r
  U0_Register_File/regfile_reg[0][6]/Q (DFFRHQX1M)        0.32       0.32 f
  U0_Register_File/REG0[6] (Register_File)                0.00       0.32 f
  U0_ALU/A[6] (ALU)                                       0.00       0.32 f
  U0_ALU/U7/Y (BUFX10M)                                   0.17       0.48 f
  U0_ALU/U151/Y (AOI22XLM)                                0.14       0.63 r
  U0_ALU/U89/Y (AOI31X2M)                                 0.10       0.73 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00       0.73 f
  data arrival time                                                  0.73

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/valid_data_reg/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/valid_data_reg/Q (DFFRQX2M)       0.39       0.39 r
  U0_ALU/valid_data (ALU)                  0.00       0.39 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL)         0.00       0.39 r
  U0_SYS_CTRL/U5/Y (OAI22X1M)              0.13       0.51 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)            0.00       0.51 f
  U0_ALU/Enable (ALU)                      0.00       0.51 f
  U0_ALU/U92/Y (NAND2X2M)                  0.16       0.68 r
  U0_ALU/U34/Y (OAI2BB1X2M)                0.07       0.75 f
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)      0.00       0.75 f
  data arrival time                                   0.75

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/valid_data_reg/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/valid_data_reg/Q (DFFRQX2M)       0.39       0.39 r
  U0_ALU/valid_data (ALU)                  0.00       0.39 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL)         0.00       0.39 r
  U0_SYS_CTRL/U5/Y (OAI22X1M)              0.13       0.51 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)            0.00       0.51 f
  U0_ALU/Enable (ALU)                      0.00       0.51 f
  U0_ALU/U92/Y (NAND2X2M)                  0.16       0.68 r
  U0_ALU/U35/Y (OAI2BB1X2M)                0.07       0.75 f
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)      0.00       0.75 f
  data arrival time                                   0.75

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/valid_data_reg/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/valid_data_reg/Q (DFFRQX2M)       0.39       0.39 r
  U0_ALU/valid_data (ALU)                  0.00       0.39 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL)         0.00       0.39 r
  U0_SYS_CTRL/U5/Y (OAI22X1M)              0.13       0.51 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)            0.00       0.51 f
  U0_ALU/Enable (ALU)                      0.00       0.51 f
  U0_ALU/U92/Y (NAND2X2M)                  0.16       0.68 r
  U0_ALU/U36/Y (OAI2BB1X2M)                0.07       0.75 f
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)      0.00       0.75 f
  data arrival time                                   0.75

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/valid_data_reg/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/valid_data_reg/Q (DFFRQX2M)       0.39       0.39 r
  U0_ALU/valid_data (ALU)                  0.00       0.39 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL)         0.00       0.39 r
  U0_SYS_CTRL/U5/Y (OAI22X1M)              0.13       0.51 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)            0.00       0.51 f
  U0_ALU/Enable (ALU)                      0.00       0.51 f
  U0_ALU/U92/Y (NAND2X2M)                  0.16       0.68 r
  U0_ALU/U38/Y (OAI2BB1X2M)                0.07       0.75 f
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)      0.00       0.75 f
  data arrival time                                   0.75

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/valid_data_reg/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/valid_data_reg/Q (DFFRQX2M)       0.39       0.39 r
  U0_ALU/valid_data (ALU)                  0.00       0.39 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL)         0.00       0.39 r
  U0_SYS_CTRL/U5/Y (OAI22X1M)              0.13       0.51 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)            0.00       0.51 f
  U0_ALU/Enable (ALU)                      0.00       0.51 f
  U0_ALU/U92/Y (NAND2X2M)                  0.16       0.68 r
  U0_ALU/U37/Y (OAI2BB1X2M)                0.07       0.75 f
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)      0.00       0.75 f
  data arrival time                                   0.75

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/valid_data_reg/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/valid_data_reg/Q (DFFRQX2M)       0.39       0.39 r
  U0_ALU/valid_data (ALU)                  0.00       0.39 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL)         0.00       0.39 r
  U0_SYS_CTRL/U5/Y (OAI22X1M)              0.13       0.51 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)            0.00       0.51 f
  U0_ALU/Enable (ALU)                      0.00       0.51 f
  U0_ALU/U92/Y (NAND2X2M)                  0.16       0.68 r
  U0_ALU/U40/Y (OAI2BB1X2M)                0.07       0.75 f
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)      0.00       0.75 f
  data arrival time                                   0.75

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/valid_data_reg/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/valid_data_reg/Q (DFFRQX2M)       0.39       0.39 r
  U0_ALU/valid_data (ALU)                  0.00       0.39 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL)         0.00       0.39 r
  U0_SYS_CTRL/U5/Y (OAI22X1M)              0.13       0.51 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)            0.00       0.51 f
  U0_ALU/Enable (ALU)                      0.00       0.51 f
  U0_ALU/U92/Y (NAND2X2M)                  0.16       0.68 r
  U0_ALU/U39/Y (OAI2BB1X2M)                0.07       0.75 f
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)       0.00       0.75 f
  data arrival time                                   0.75

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/valid_data_reg/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/valid_data_reg/Q (DFFRQX2M)       0.39       0.39 r
  U0_ALU/valid_data (ALU)                  0.00       0.39 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL)         0.00       0.39 r
  U0_SYS_CTRL/U5/Y (OAI22X1M)              0.13       0.51 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)            0.00       0.51 f
  U0_ALU/Enable (ALU)                      0.00       0.51 f
  U0_ALU/U102/Y (INVX2M)                   0.23       0.74 r
  U0_ALU/U78/Y (AOI21X2M)                  0.06       0.80 f
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)       0.00       0.80 f
  data arrival time                                   0.80

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/valid_data_reg/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/valid_data_reg/Q (DFFRQX2M)       0.39       0.39 r
  U0_ALU/valid_data (ALU)                  0.00       0.39 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL)         0.00       0.39 r
  U0_SYS_CTRL/U5/Y (OAI22X1M)              0.13       0.51 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)            0.00       0.51 f
  U0_ALU/Enable (ALU)                      0.00       0.51 f
  U0_ALU/U102/Y (INVX2M)                   0.23       0.74 r
  U0_ALU/U150/Y (AOI31X2M)                 0.06       0.80 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)       0.00       0.80 f
  data arrival time                                   0.80

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/valid_data_reg/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/valid_data_reg/Q (DFFRQX2M)       0.39       0.39 r
  U0_ALU/valid_data (ALU)                  0.00       0.39 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL)         0.00       0.39 r
  U0_SYS_CTRL/U5/Y (OAI22X1M)              0.13       0.51 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)            0.00       0.51 f
  U0_ALU/Enable (ALU)                      0.00       0.51 f
  U0_ALU/U102/Y (INVX2M)                   0.23       0.74 r
  U0_ALU/U72/Y (AOI31X2M)                  0.06       0.80 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)       0.00       0.80 f
  data arrival time                                   0.80

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/valid_data_reg/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/valid_data_reg/Q (DFFRQX2M)       0.39       0.39 r
  U0_ALU/valid_data (ALU)                  0.00       0.39 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL)         0.00       0.39 r
  U0_SYS_CTRL/U5/Y (OAI22X1M)              0.13       0.51 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)            0.00       0.51 f
  U0_ALU/Enable (ALU)                      0.00       0.51 f
  U0_ALU/U102/Y (INVX2M)                   0.23       0.74 r
  U0_ALU/U68/Y (AOI31X2M)                  0.06       0.80 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)       0.00       0.80 f
  data arrival time                                   0.80

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/valid_data_reg/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/valid_data_reg/Q (DFFRQX2M)       0.39       0.39 r
  U0_ALU/valid_data (ALU)                  0.00       0.39 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL)         0.00       0.39 r
  U0_SYS_CTRL/U5/Y (OAI22X1M)              0.13       0.51 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)            0.00       0.51 f
  U0_ALU/Enable (ALU)                      0.00       0.51 f
  U0_ALU/U102/Y (INVX2M)                   0.23       0.74 r
  U0_ALU/U64/Y (AOI31X2M)                  0.06       0.80 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)       0.00       0.80 f
  data arrival time                                   0.80

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/valid_data_reg/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/valid_data_reg/Q (DFFRQX2M)       0.39       0.39 r
  U0_ALU/valid_data (ALU)                  0.00       0.39 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL)         0.00       0.39 r
  U0_SYS_CTRL/U5/Y (OAI22X1M)              0.13       0.51 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)            0.00       0.51 f
  U0_ALU/Enable (ALU)                      0.00       0.51 f
  U0_ALU/U102/Y (INVX2M)                   0.23       0.74 r
  U0_ALU/U60/Y (AOI31X2M)                  0.06       0.80 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)       0.00       0.80 f
  data arrival time                                   0.80

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/valid_data_reg/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/valid_data_reg/Q (DFFRQX2M)       0.39       0.39 r
  U0_ALU/valid_data (ALU)                  0.00       0.39 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL)         0.00       0.39 r
  U0_SYS_CTRL/U5/Y (OAI22X1M)              0.13       0.51 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)            0.00       0.51 f
  U0_ALU/Enable (ALU)                      0.00       0.51 f
  U0_ALU/U102/Y (INVX2M)                   0.23       0.74 r
  U0_ALU/U165/Y (AOI211X2M)                0.08       0.82 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX1M)       0.00       0.82 f
  data arrival time                                   0.82

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX1M)      0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_CLK_gating/U_LATNCAX2M
            (gating element for clock REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (DFFRQX2M)                     0.00       0.00 r
  U0_ALU/valid_data_reg/Q (DFFRQX2M)                      0.39       0.39 r
  U0_ALU/valid_data (ALU)                                 0.00       0.39 r
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL)                        0.00       0.39 r
  U0_SYS_CTRL/U89/Y (OAI221X1M)                           0.13       0.51 f
  U0_SYS_CTRL/CLK_EN (SYS_CTRL)                           0.00       0.51 f
  U0_CLK_gating/CLK_EN (CLK_gating)                       0.00       0.51 f
  U0_CLK_gating/U_LATNCAX2M/E (TLATNCAX2M)                0.00       0.51 f
  data arrival time                                                  0.51

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLK_gating/U_LATNCAX2M/CK (TLATNCAX2M)               0.00       0.10 r
  clock gating hold time                                  0.09       0.19
  data required time                                                 0.19
  --------------------------------------------------------------------------
  data required time                                                 0.19
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U0_RST_SYN/rst_shift_reg_reg[0]/CK
              (internal path startpoint clocked by REF_CLK1)
  Endpoint: U0_RST_SYN/rst_shift_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U0_RST_SYN/rst_shift_reg_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  U0_RST_SYN/rst_shift_reg_reg[0]/Q (DFFRQX2M)            0.46       0.46 f
  U0_RST_SYN/rst_shift_reg_reg[1]/D (DFFRQX2M)            0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYN/rst_shift_reg_reg[1]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[4]/Q (DFFRQX2M)     0.46       0.46 f
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[4]/D (DFFRQX2M)     0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[3]/Q (DFFRQX2M)     0.46       0.46 f
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[3]/D (DFFRQX2M)     0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[2]/Q (DFFRQX2M)     0.46       0.46 f
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[2]/D (DFFRQX2M)     0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[1]/Q (DFFRQX2M)     0.46       0.46 f
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[1]/D (DFFRQX2M)     0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[0]/Q (DFFRQX2M)     0.46       0.46 f
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[0]/D (DFFRQX2M)     0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_DATA_SYNC/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_DATA_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/sync_reg_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  U0_DATA_SYNC/sync_reg_reg[0]/Q (DFFRQX2M)               0.46       0.46 f
  U0_DATA_SYNC/sync_reg_reg[1]/D (DFFRQX2M)               0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/sync_reg_reg[1]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_DATA_SYNC/sync_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_DATA_SYNC/enable_pulse_gen_reg_reg
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/sync_reg_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_DATA_SYNC/sync_reg_reg[1]/Q (DFFRQX2M)               0.48       0.48 f
  U0_DATA_SYNC/enable_pulse_gen_reg_reg/D (DFFRQX2M)      0.00       0.48 f
  data arrival time                                                  0.48

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/enable_pulse_gen_reg_reg/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[2]/QN (DFFRX1M)
                                                          0.39       0.39 r
  U0_ASYNC_FIFO/fifo_wr/U14/Y (OAI2BB2X1M)                0.11       0.50 f
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[2]/D (DFFRX1M)     0.00       0.50 f
  data arrival time                                                  0.50

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_SYS_CTRL/second_frame_reg
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_SYS_CTRL/second_frame_reg
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/second_frame_reg/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/second_frame_reg/Q (DFFRQX2M)               0.40       0.40 r
  U0_SYS_CTRL/U55/Y (NOR3X2M)                             0.09       0.49 f
  U0_SYS_CTRL/second_frame_reg/D (DFFRQX2M)               0.00       0.49 f
  data arrival time                                                  0.49

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/second_frame_reg/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_Register_File/regfile_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_Register_File/regfile_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[1][6]/CK (DFFRHQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[1][6]/Q (DFFRHQX2M)        0.29       0.29 r
  U0_Register_File/U185/Y (MX2XLM)                        0.20       0.49 r
  U0_Register_File/regfile_reg[1][6]/D (DFFRHQX2M)        0.00       0.49 r
  data arrival time                                                  0.49

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[1][6]/CK (DFFRHQX2M)       0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_Register_File/regfile_reg[0][6]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_Register_File/regfile_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[0][6]/CK (DFFRHQX1M)       0.00       0.00 r
  U0_Register_File/regfile_reg[0][6]/Q (DFFRHQX1M)        0.35       0.35 r
  U0_Register_File/U5/Y (MX2XLM)                          0.22       0.57 r
  U0_Register_File/regfile_reg[0][6]/D (DFFRHQX1M)        0.00       0.57 r
  data arrival time                                                  0.57

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[0][6]/CK (DFFRHQX1M)       0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_Register_File/regfile_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_Register_File/regfile_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[1][0]/CK (DFFRHQX8M)       0.00       0.00 r
  U0_Register_File/regfile_reg[1][0]/Q (DFFRHQX8M)        0.38       0.38 r
  U0_Register_File/U184/Y (MX2XLM)                        0.23       0.61 r
  U0_Register_File/regfile_reg[1][0]/D (DFFRHQX8M)        0.00       0.61 r
  data arrival time                                                  0.61

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[1][0]/CK (DFFRHQX8M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_Register_File/regfile_reg[3][5]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_Register_File/regfile_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[3][5]/CK (DFFSQX2M)        0.00       0.00 r
  U0_Register_File/regfile_reg[3][5]/Q (DFFSQX2M)         0.45       0.45 r
  U0_Register_File/U173/Y (OAI2BB2X1M)                    0.15       0.60 r
  U0_Register_File/regfile_reg[3][5]/D (DFFSQX2M)         0.00       0.60 r
  data arrival time                                                  0.60

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[3][5]/CK (DFFSQX2M)        0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_DATA_SYNC/enable_pulse_gen_reg_reg
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_DATA_SYNC/enable_pulse_reg
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/enable_pulse_gen_reg_reg/CK (DFFRQX2M)     0.00       0.00 r
  U0_DATA_SYNC/enable_pulse_gen_reg_reg/Q (DFFRQX2M)      0.36       0.36 r
  U0_DATA_SYNC/U4/Y (NAND2BX2M)                           0.17       0.53 r
  U0_DATA_SYNC/U3/Y (INVX2M)                              0.10       0.63 f
  U0_DATA_SYNC/enable_pulse_reg/D (DFFRQX2M)              0.00       0.63 f
  data arrival time                                                  0.63

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_Register_File/regfile_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_Register_File/regfile_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[1][7]/CK (DFFRHQX8M)       0.00       0.00 r
  U0_Register_File/regfile_reg[1][7]/Q (DFFRHQX8M)        0.39       0.39 r
  U0_Register_File/U241/Y (MX2XLM)                        0.23       0.63 r
  U0_Register_File/regfile_reg[1][7]/D (DFFRHQX8M)        0.00       0.63 r
  data arrival time                                                  0.63

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[1][7]/CK (DFFRHQX8M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_DATA_SYNC/sync_bus_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_SYS_CTRL/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/sync_bus_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  U0_DATA_SYNC/sync_bus_reg[0]/Q (DFFRQX2M)               0.38       0.38 r
  U0_DATA_SYNC/sync_bus[0] (DATA_SYNC)                    0.00       0.38 r
  U0_SYS_CTRL/RX_P_DATA[0] (SYS_CTRL)                     0.00       0.38 r
  U0_SYS_CTRL/U54/Y (INVX2M)                              0.06       0.45 f
  U0_SYS_CTRL/U35/Y (NAND4BX1M)                           0.10       0.55 r
  U0_SYS_CTRL/U33/Y (NAND4X2M)                            0.09       0.63 f
  U0_SYS_CTRL/current_state_reg[0]/D (DFFRQX2M)           0.00       0.63 f
  data arrival time                                                  0.63

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_Register_File/regfile_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_Register_File/regfile_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[2][0]/CK (DFFSQX2M)        0.00       0.00 r
  U0_Register_File/regfile_reg[2][0]/Q (DFFSQX2M)         0.47       0.47 r
  U0_Register_File/U171/Y (OAI2BB2X1M)                    0.16       0.63 r
  U0_Register_File/regfile_reg[2][0]/D (DFFSQX2M)         0.00       0.63 r
  data arrival time                                                  0.63

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[2][0]/CK (DFFSQX2M)        0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_ALU/valid_data_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_SYS_CTRL/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/valid_data_reg/CK (DFFRQX2M)                     0.00       0.00 r
  U0_ALU/valid_data_reg/Q (DFFRQX2M)                      0.48       0.48 f
  U0_ALU/valid_data (ALU)                                 0.00       0.48 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL)                        0.00       0.48 f
  U0_SYS_CTRL/U80/Y (AOI22X1M)                            0.11       0.59 r
  U0_SYS_CTRL/U78/Y (OAI211X2M)                           0.08       0.66 f
  U0_SYS_CTRL/current_state_reg[1]/D (DFFRQX2M)           0.00       0.66 f
  data arrival time                                                  0.66

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_DATA_SYNC/sync_bus_reg[5]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_SYS_CTRL/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/sync_bus_reg[5]/CK (DFFRQX2M)              0.00       0.00 r
  U0_DATA_SYNC/sync_bus_reg[5]/Q (DFFRQX2M)               0.42       0.42 r
  U0_DATA_SYNC/sync_bus[5] (DATA_SYNC)                    0.00       0.42 r
  U0_SYS_CTRL/RX_P_DATA[5] (SYS_CTRL)                     0.00       0.42 r
  U0_SYS_CTRL/U77/Y (NOR4X1M)                             0.08       0.50 f
  U0_SYS_CTRL/U76/Y (NAND4X2M)                            0.10       0.60 r
  U0_SYS_CTRL/U74/Y (OAI211X2M)                           0.06       0.67 f
  U0_SYS_CTRL/current_state_reg[2]/D (DFFRQX2M)           0.00       0.67 f
  data arrival time                                                  0.67

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][7]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][7]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U85/Y (OAI2BB2X1M)         0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][7]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][6]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][6]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U84/Y (OAI2BB2X1M)         0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][6]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][5]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][5]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U83/Y (OAI2BB2X1M)         0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][5]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][4]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][4]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U82/Y (OAI2BB2X1M)         0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][4]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][3]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U81/Y (OAI2BB2X1M)         0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][3]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][2]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][2]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U80/Y (OAI2BB2X1M)         0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][2]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][1]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][1]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U79/Y (OAI2BB2X1M)         0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][1]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][0]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U78/Y (OAI2BB2X1M)         0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][0]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][7]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][7]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U117/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][7]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][6]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][6]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U116/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][6]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][5]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][5]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U115/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][5]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][4]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][4]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U114/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][4]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][3]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U113/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][3]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][2]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][2]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U112/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][2]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][1]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U111/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][1]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][0]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U110/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][0]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][7]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][7]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][7]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U161/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][7]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][6]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][6]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][6]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U160/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][6]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][5]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][5]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][5]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U159/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][5]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][4]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][4]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][4]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U158/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][4]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][3]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][3]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U157/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][3]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][2]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][2]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][2]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U156/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][2]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][1]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][1]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][1]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U155/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][1]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][0]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][0]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][0]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U154/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][0]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][7]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][7]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][7]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U185/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][7]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][6]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][6]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][6]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U184/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][6]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][5]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][5]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][5]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U183/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][5]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][4]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][4]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][4]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U182/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][4]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][3]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][3]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U181/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][3]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][2]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][2]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][2]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U180/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][2]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][1]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][1]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][1]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U179/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][1]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][0]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][0]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][0]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U178/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][0]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_Register_File/regfile_reg[14][7]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_Register_File/regfile_reg[14][7]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[14][7]/CK (DFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[14][7]/Q (DFFRQX2M)        0.38       0.38 r
  U0_Register_File/U129/Y (OAI2BB2X1M)                    0.15       0.53 r
  U0_Register_File/regfile_reg[14][7]/D (DFFRQX2M)        0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[14][7]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_Register_File/regfile_reg[14][6]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_Register_File/regfile_reg[14][6]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[14][6]/CK (DFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[14][6]/Q (DFFRQX2M)        0.38       0.38 r
  U0_Register_File/U128/Y (OAI2BB2X1M)                    0.15       0.53 r
  U0_Register_File/regfile_reg[14][6]/D (DFFRQX2M)        0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[14][6]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_Register_File/regfile_reg[14][5]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_Register_File/regfile_reg[14][5]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[14][5]/CK (DFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[14][5]/Q (DFFRQX2M)        0.38       0.38 r
  U0_Register_File/U127/Y (OAI2BB2X1M)                    0.15       0.53 r
  U0_Register_File/regfile_reg[14][5]/D (DFFRQX2M)        0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[14][5]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_Register_File/regfile_reg[14][4]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_Register_File/regfile_reg[14][4]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[14][4]/CK (DFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[14][4]/Q (DFFRQX2M)        0.38       0.38 r
  U0_Register_File/U126/Y (OAI2BB2X1M)                    0.15       0.53 r
  U0_Register_File/regfile_reg[14][4]/D (DFFRQX2M)        0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[14][4]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_Register_File/regfile_reg[14][3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_Register_File/regfile_reg[14][3]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[14][3]/CK (DFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[14][3]/Q (DFFRQX2M)        0.38       0.38 r
  U0_Register_File/U125/Y (OAI2BB2X1M)                    0.15       0.53 r
  U0_Register_File/regfile_reg[14][3]/D (DFFRQX2M)        0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[14][3]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_Register_File/regfile_reg[14][2]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_Register_File/regfile_reg[14][2]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[14][2]/CK (DFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[14][2]/Q (DFFRQX2M)        0.38       0.38 r
  U0_Register_File/U124/Y (OAI2BB2X1M)                    0.15       0.53 r
  U0_Register_File/regfile_reg[14][2]/D (DFFRQX2M)        0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[14][2]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_Register_File/regfile_reg[14][1]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_Register_File/regfile_reg[14][1]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[14][1]/CK (DFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[14][1]/Q (DFFRQX2M)        0.38       0.38 r
  U0_Register_File/U123/Y (OAI2BB2X1M)                    0.15       0.53 r
  U0_Register_File/regfile_reg[14][1]/D (DFFRQX2M)        0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[14][1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_Register_File/regfile_reg[14][0]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_Register_File/regfile_reg[14][0]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[14][0]/CK (DFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[14][0]/Q (DFFRQX2M)        0.38       0.38 r
  U0_Register_File/U122/Y (OAI2BB2X1M)                    0.15       0.53 r
  U0_Register_File/regfile_reg[14][0]/D (DFFRQX2M)        0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[14][0]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_Register_File/regfile_reg[10][7]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_Register_File/regfile_reg[10][7]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[10][7]/CK (DFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[10][7]/Q (DFFRQX2M)        0.38       0.38 r
  U0_Register_File/U81/Y (OAI2BB2X1M)                     0.15       0.53 r
  U0_Register_File/regfile_reg[10][7]/D (DFFRQX2M)        0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[10][7]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_Register_File/regfile_reg[10][6]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_Register_File/regfile_reg[10][6]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[10][6]/CK (DFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[10][6]/Q (DFFRQX2M)        0.38       0.38 r
  U0_Register_File/U80/Y (OAI2BB2X1M)                     0.15       0.53 r
  U0_Register_File/regfile_reg[10][6]/D (DFFRQX2M)        0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[10][6]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_Register_File/regfile_reg[10][5]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_Register_File/regfile_reg[10][5]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[10][5]/CK (DFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[10][5]/Q (DFFRQX2M)        0.38       0.38 r
  U0_Register_File/U79/Y (OAI2BB2X1M)                     0.15       0.53 r
  U0_Register_File/regfile_reg[10][5]/D (DFFRQX2M)        0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[10][5]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_Register_File/regfile_reg[10][4]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_Register_File/regfile_reg[10][4]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[10][4]/CK (DFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[10][4]/Q (DFFRQX2M)        0.38       0.38 r
  U0_Register_File/U78/Y (OAI2BB2X1M)                     0.15       0.53 r
  U0_Register_File/regfile_reg[10][4]/D (DFFRQX2M)        0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[10][4]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_Register_File/regfile_reg[10][3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_Register_File/regfile_reg[10][3]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[10][3]/CK (DFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[10][3]/Q (DFFRQX2M)        0.38       0.38 r
  U0_Register_File/U77/Y (OAI2BB2X1M)                     0.15       0.53 r
  U0_Register_File/regfile_reg[10][3]/D (DFFRQX2M)        0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[10][3]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_Register_File/regfile_reg[10][2]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_Register_File/regfile_reg[10][2]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[10][2]/CK (DFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[10][2]/Q (DFFRQX2M)        0.38       0.38 r
  U0_Register_File/U76/Y (OAI2BB2X1M)                     0.15       0.53 r
  U0_Register_File/regfile_reg[10][2]/D (DFFRQX2M)        0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[10][2]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_Register_File/regfile_reg[10][1]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_Register_File/regfile_reg[10][1]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[10][1]/CK (DFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[10][1]/Q (DFFRQX2M)        0.38       0.38 r
  U0_Register_File/U75/Y (OAI2BB2X1M)                     0.15       0.53 r
  U0_Register_File/regfile_reg[10][1]/D (DFFRQX2M)        0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[10][1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_Register_File/regfile_reg[10][0]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_Register_File/regfile_reg[10][0]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[10][0]/CK (DFFRQX2M)       0.00       0.00 r
  U0_Register_File/regfile_reg[10][0]/Q (DFFRQX2M)        0.38       0.38 r
  U0_Register_File/U74/Y (OAI2BB2X1M)                     0.15       0.53 r
  U0_Register_File/regfile_reg[10][0]/D (DFFRQX2M)        0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[10][0]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_Register_File/regfile_reg[6][7]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_Register_File/regfile_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[6][7]/CK (DFFRQX2M)        0.00       0.00 r
  U0_Register_File/regfile_reg[6][7]/Q (DFFRQX2M)         0.38       0.38 r
  U0_Register_File/U161/Y (OAI2BB2X1M)                    0.15       0.53 r
  U0_Register_File/regfile_reg[6][7]/D (DFFRQX2M)         0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[6][7]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_Register_File/regfile_reg[6][6]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_Register_File/regfile_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[6][6]/CK (DFFRQX2M)        0.00       0.00 r
  U0_Register_File/regfile_reg[6][6]/Q (DFFRQX2M)         0.38       0.38 r
  U0_Register_File/U160/Y (OAI2BB2X1M)                    0.15       0.53 r
  U0_Register_File/regfile_reg[6][6]/D (DFFRQX2M)         0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[6][6]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_Register_File/regfile_reg[6][5]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_Register_File/regfile_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[6][5]/CK (DFFRQX2M)        0.00       0.00 r
  U0_Register_File/regfile_reg[6][5]/Q (DFFRQX2M)         0.38       0.38 r
  U0_Register_File/U159/Y (OAI2BB2X1M)                    0.15       0.53 r
  U0_Register_File/regfile_reg[6][5]/D (DFFRQX2M)         0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[6][5]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_Register_File/regfile_reg[6][4]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_Register_File/regfile_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[6][4]/CK (DFFRQX2M)        0.00       0.00 r
  U0_Register_File/regfile_reg[6][4]/Q (DFFRQX2M)         0.38       0.38 r
  U0_Register_File/U158/Y (OAI2BB2X1M)                    0.15       0.53 r
  U0_Register_File/regfile_reg[6][4]/D (DFFRQX2M)         0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[6][4]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_Register_File/regfile_reg[6][3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_Register_File/regfile_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[6][3]/CK (DFFRQX2M)        0.00       0.00 r
  U0_Register_File/regfile_reg[6][3]/Q (DFFRQX2M)         0.38       0.38 r
  U0_Register_File/U157/Y (OAI2BB2X1M)                    0.15       0.53 r
  U0_Register_File/regfile_reg[6][3]/D (DFFRQX2M)         0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[6][3]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_Register_File/regfile_reg[6][2]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_Register_File/regfile_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[6][2]/CK (DFFRQX2M)        0.00       0.00 r
  U0_Register_File/regfile_reg[6][2]/Q (DFFRQX2M)         0.38       0.38 r
  U0_Register_File/U156/Y (OAI2BB2X1M)                    0.15       0.53 r
  U0_Register_File/regfile_reg[6][2]/D (DFFRQX2M)         0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[6][2]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_Register_File/regfile_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_Register_File/regfile_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[6][1]/CK (DFFRQX2M)        0.00       0.00 r
  U0_Register_File/regfile_reg[6][1]/Q (DFFRQX2M)         0.38       0.38 r
  U0_Register_File/U155/Y (OAI2BB2X1M)                    0.15       0.53 r
  U0_Register_File/regfile_reg[6][1]/D (DFFRQX2M)         0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[6][1]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_Register_File/regfile_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_Register_File/regfile_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[6][0]/CK (DFFRQX2M)        0.00       0.00 r
  U0_Register_File/regfile_reg[6][0]/Q (DFFRQX2M)         0.38       0.38 r
  U0_Register_File/U154/Y (OAI2BB2X1M)                    0.15       0.53 r
  U0_Register_File/regfile_reg[6][0]/D (DFFRQX2M)         0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Register_File/regfile_reg[6][0]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][7]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U93/Y (OAI2BB2X1M)         0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][7]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][6]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U92/Y (OAI2BB2X1M)         0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][6]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][5]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U91/Y (OAI2BB2X1M)         0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][5]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][4]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U90/Y (OAI2BB2X1M)         0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][4]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][3]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U89/Y (OAI2BB2X1M)         0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][3]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][2]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U88/Y (OAI2BB2X1M)         0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][2]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][1]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U87/Y (OAI2BB2X1M)         0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][1]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][0]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U86/Y (OAI2BB2X1M)         0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][0]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][7]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][7]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U125/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][7]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][6]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][6]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U124/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][6]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][5]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][5]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U123/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][5]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][4]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][4]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U122/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][4]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][3]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U121/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][3]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][2]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][2]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U120/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][2]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][1]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][1]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U119/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][1]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][0]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][0]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U118/Y (OAI2BB2X1M)        0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][0]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][6]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][6]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][6]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U60/Y (OAI2BB2X1M)         0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][6]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][5]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][5]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][5]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U59/Y (OAI2BB2X1M)         0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][5]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][4]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][4]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][4]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U58/Y (OAI2BB2X1M)         0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][4]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][3]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][3]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U57/Y (OAI2BB2X1M)         0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][3]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][2]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][2]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][2]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U56/Y (OAI2BB2X1M)         0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][2]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][1]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][1]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][1]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U55/Y (OAI2BB2X1M)         0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][1]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][0]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][0]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][0]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U54/Y (OAI2BB2X1M)         0.15       0.53 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][0]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RX_TOP/data_sampling_RX1/RX_IN_reg_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/data_sampling_RX1/RX_IN_reg_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/data_sampling_RX1/RX_IN_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/data_sampling_RX1/RX_IN_reg_reg[1]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  RX_TOP/data_sampling_RX1/U24/Y (MXI2X1M)                0.06       0.44 f
  RX_TOP/data_sampling_RX1/RX_IN_reg_reg[1]/D (DFFRQX2M)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/data_sampling_RX1/RX_IN_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: RX_TOP/data_sampling_RX1/RX_IN_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/data_sampling_RX1/RX_IN_reg_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/data_sampling_RX1/RX_IN_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/data_sampling_RX1/RX_IN_reg_reg[0]/Q (DFFRQX2M)
                                                          0.39       0.39 r
  RX_TOP/data_sampling_RX1/U22/Y (MXI2X1M)                0.06       0.46 f
  RX_TOP/data_sampling_RX1/RX_IN_reg_reg[0]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/data_sampling_RX1/RX_IN_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: RX_TOP/strt_check_RX1/strt_glitch_chk_reg
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/FSM_RX1/cs_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/strt_check_RX1/strt_glitch_chk_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/strt_check_RX1/strt_glitch_chk_reg/Q (DFFRQX2M)
                                                          0.37       0.37 r
  RX_TOP/strt_check_RX1/strt_glitch_chk (strt_check_RX)
                                                          0.00       0.37 r
  RX_TOP/FSM_RX1/strt_glitch_FSM (FSM_RX)                 0.00       0.37 r
  RX_TOP/FSM_RX1/U25/Y (OAI211X2M)                        0.10       0.47 f
  RX_TOP/FSM_RX1/cs_reg[1]/D (DFFRQX2M)                   0.00       0.47 f
  data arrival time                                                  0.47

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/FSM_RX1/cs_reg[1]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: RX_TOP/data_sampling_RX1/sample_bit_samp_reg
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/stop_check_RX1/Stop_Error_reg
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/data_sampling_RX1/sample_bit_samp_reg/CK (DFFSQX2M)
                                                          0.00       0.00 r
  RX_TOP/data_sampling_RX1/sample_bit_samp_reg/Q (DFFSQX2M)
                                                          0.45       0.45 r
  RX_TOP/data_sampling_RX1/sample_bit_samp (data_sampling_RX)
                                                          0.00       0.45 r
  RX_TOP/stop_check_RX1/sample_bit_par_chk (stop_check_RX)
                                                          0.00       0.45 r
  RX_TOP/stop_check_RX1/U3/Y (NOR2BX2M)                   0.05       0.51 f
  RX_TOP/stop_check_RX1/Stop_Error_reg/D (DFFRQX2M)       0.00       0.51 f
  data arrival time                                                  0.51

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/stop_check_RX1/Stop_Error_reg/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/Q (DFFRQX2M)
                                                          0.45       0.45 r
  RX_TOP/edge_bit_counter_RX1/U10/Y (NOR2X2M)             0.05       0.51 f
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/D (DFFRQX2M)
                                                          0.00       0.51 f
  data arrival time                                                  0.51

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: RX_TOP/deserializer_RX1/P_DATA_des_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/deserializer_RX1/P_DATA_des_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/deserializer_RX1/P_DATA_des_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/deserializer_RX1/P_DATA_des_reg[5]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  RX_TOP/deserializer_RX1/U18/Y (INVX2M)                  0.07       0.55 r
  RX_TOP/deserializer_RX1/U6/Y (OAI22X1M)                 0.06       0.61 f
  RX_TOP/deserializer_RX1/P_DATA_des_reg[4]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/deserializer_RX1/P_DATA_des_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: RX_TOP/deserializer_RX1/P_DATA_des_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/deserializer_RX1/P_DATA_des_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/deserializer_RX1/P_DATA_des_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/deserializer_RX1/P_DATA_des_reg[4]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  RX_TOP/deserializer_RX1/U17/Y (INVX2M)                  0.07       0.55 r
  RX_TOP/deserializer_RX1/U5/Y (OAI22X1M)                 0.06       0.61 f
  RX_TOP/deserializer_RX1/P_DATA_des_reg[3]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/deserializer_RX1/P_DATA_des_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: RX_TOP/deserializer_RX1/P_DATA_des_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/deserializer_RX1/P_DATA_des_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/deserializer_RX1/P_DATA_des_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/deserializer_RX1/P_DATA_des_reg[7]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  RX_TOP/deserializer_RX1/U14/Y (INVX2M)                  0.07       0.55 r
  RX_TOP/deserializer_RX1/U8/Y (OAI22X1M)                 0.06       0.61 f
  RX_TOP/deserializer_RX1/P_DATA_des_reg[6]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/deserializer_RX1/P_DATA_des_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: RX_TOP/deserializer_RX1/P_DATA_des_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/deserializer_RX1/P_DATA_des_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/deserializer_RX1/P_DATA_des_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/deserializer_RX1/P_DATA_des_reg[3]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  RX_TOP/deserializer_RX1/U15/Y (INVX2M)                  0.07       0.55 r
  RX_TOP/deserializer_RX1/U4/Y (OAI22X1M)                 0.06       0.61 f
  RX_TOP/deserializer_RX1/P_DATA_des_reg[2]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/deserializer_RX1/P_DATA_des_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: RX_TOP/deserializer_RX1/P_DATA_des_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/deserializer_RX1/P_DATA_des_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/deserializer_RX1/P_DATA_des_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/deserializer_RX1/P_DATA_des_reg[6]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  RX_TOP/deserializer_RX1/U13/Y (INVX2M)                  0.07       0.55 r
  RX_TOP/deserializer_RX1/U7/Y (OAI22X1M)                 0.06       0.61 f
  RX_TOP/deserializer_RX1/P_DATA_des_reg[5]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/deserializer_RX1/P_DATA_des_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: RX_TOP/deserializer_RX1/P_DATA_des_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/deserializer_RX1/P_DATA_des_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/deserializer_RX1/P_DATA_des_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/deserializer_RX1/P_DATA_des_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  RX_TOP/deserializer_RX1/U12/Y (INVX2M)                  0.07       0.55 r
  RX_TOP/deserializer_RX1/U3/Y (OAI22X1M)                 0.06       0.61 f
  RX_TOP/deserializer_RX1/P_DATA_des_reg[1]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/deserializer_RX1/P_DATA_des_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: RX_TOP/deserializer_RX1/P_DATA_des_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/deserializer_RX1/P_DATA_des_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/deserializer_RX1/P_DATA_des_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/deserializer_RX1/P_DATA_des_reg[1]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  RX_TOP/deserializer_RX1/U16/Y (INVX2M)                  0.07       0.55 r
  RX_TOP/deserializer_RX1/U11/Y (OAI2BB2X1M)              0.07       0.62 f
  RX_TOP/deserializer_RX1/P_DATA_des_reg[0]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/deserializer_RX1/P_DATA_des_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: RX_TOP/FSM_RX1/par_err_reg_reg
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/FSM_RX1/data_valid_FSM_reg
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/FSM_RX1/par_err_reg_reg/CK (DFFRQX2M)            0.00       0.00 r
  RX_TOP/FSM_RX1/par_err_reg_reg/Q (DFFRQX2M)             0.37       0.37 r
  RX_TOP/FSM_RX1/U24/Y (NOR4X1M)                          0.07       0.43 f
  RX_TOP/FSM_RX1/U23/Y (AO21XLM)                          0.19       0.62 f
  RX_TOP/FSM_RX1/data_valid_FSM_reg/D (DFFRQX2M)          0.00       0.62 f
  data arrival time                                                  0.62

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/FSM_RX1/data_valid_FSM_reg/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: RX_TOP/deserializer_RX1/P_DATA_des_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/deserializer_RX1/P_DATA_des_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/deserializer_RX1/P_DATA_des_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/deserializer_RX1/P_DATA_des_reg[7]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  RX_TOP/deserializer_RX1/U14/Y (INVX2M)                  0.07       0.55 r
  RX_TOP/deserializer_RX1/U10/Y (OAI2BB2X1M)              0.09       0.64 f
  RX_TOP/deserializer_RX1/P_DATA_des_reg[7]/D (DFFRQX2M)
                                                          0.00       0.64 f
  data arrival time                                                  0.64

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/deserializer_RX1/P_DATA_des_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[4]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  RX_TOP/edge_bit_counter_RX1/U27/S (ADDHX1M)             0.10       0.52 f
  RX_TOP/edge_bit_counter_RX1/U9/Y (NOR2BX2M)             0.12       0.65 f
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[4]/D (DFFRQX2M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[3]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  RX_TOP/edge_bit_counter_RX1/U25/S (ADDHX1M)             0.10       0.52 f
  RX_TOP/edge_bit_counter_RX1/U8/Y (NOR2BX2M)             0.12       0.65 f
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[3]/D (DFFRQX2M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: RX_TOP/data_sampling_RX1/sample_bit_samp_reg
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/strt_check_RX1/strt_glitch_chk_reg
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/data_sampling_RX1/sample_bit_samp_reg/CK (DFFSQX2M)
                                                          0.00       0.00 r
  RX_TOP/data_sampling_RX1/sample_bit_samp_reg/Q (DFFSQX2M)
                                                          0.48       0.48 f
  RX_TOP/data_sampling_RX1/sample_bit_samp (data_sampling_RX)
                                                          0.00       0.48 f
  RX_TOP/strt_check_RX1/sample_bit_par_chk (strt_check_RX)
                                                          0.00       0.48 f
  RX_TOP/strt_check_RX1/U3/Y (AND2X2M)                    0.17       0.65 f
  RX_TOP/strt_check_RX1/strt_glitch_chk_reg/D (DFFRQX2M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/strt_check_RX1/strt_glitch_chk_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[2]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  RX_TOP/edge_bit_counter_RX1/U24/S (ADDHX1M)             0.11       0.53 f
  RX_TOP/edge_bit_counter_RX1/U7/Y (NOR2BX2M)             0.12       0.65 f
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[2]/D (DFFRQX2M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/Q (DFFRQX2M)
                                                          0.45       0.45 r
  RX_TOP/edge_bit_counter_RX1/U22/S (ADDHX1M)             0.07       0.53 f
  RX_TOP/edge_bit_counter_RX1/U6/Y (NOR2BX2M)             0.13       0.66 f
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[1]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: RX_TOP/FSM_RX1/par_err_reg_reg
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/FSM_RX1/par_err_reg_reg
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/FSM_RX1/par_err_reg_reg/CK (DFFRQX2M)            0.00       0.00 r
  RX_TOP/FSM_RX1/par_err_reg_reg/Q (DFFRQX2M)             0.46       0.46 f
  RX_TOP/FSM_RX1/U28/Y (OAI2BB2X1M)                       0.19       0.66 f
  RX_TOP/FSM_RX1/par_err_reg_reg/D (DFFRQX2M)             0.00       0.66 f
  data arrival time                                                  0.66

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/FSM_RX1/par_err_reg_reg/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: RX_TOP/data_sampling_RX1/sample_bit_samp_reg
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/data_sampling_RX1/sample_bit_samp_reg
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/data_sampling_RX1/sample_bit_samp_reg/CK (DFFSQX2M)
                                                          0.00       0.00 r
  RX_TOP/data_sampling_RX1/sample_bit_samp_reg/Q (DFFSQX2M)
                                                          0.45       0.45 r
  RX_TOP/data_sampling_RX1/U29/Y (CLKMX2X2M)              0.19       0.64 r
  RX_TOP/data_sampling_RX1/sample_bit_samp_reg/D (DFFSQX2M)
                                                          0.00       0.64 r
  data arrival time                                                  0.64

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/data_sampling_RX1/sample_bit_samp_reg/CK (DFFSQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[3]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  RX_TOP/edge_bit_counter_RX1/U13/Y (AO22X1M)             0.14       0.53 r
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[3]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[5]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  RX_TOP/edge_bit_counter_RX1/U18/Y (AO22X1M)             0.14       0.53 r
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[5]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[1]/Q (DFFRQX2M)
                                                          0.39       0.39 r
  RX_TOP/edge_bit_counter_RX1/U15/Y (AO22X1M)             0.15       0.54 r
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[1]/D (DFFRQX2M)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[4]/Q (DFFRQX2M)
                                                          0.39       0.39 r
  RX_TOP/edge_bit_counter_RX1/U12/Y (AO22X1M)             0.15       0.54 r
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[4]/D (DFFRQX2M)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[2]/Q (DFFRQX2M)
                                                          0.39       0.39 r
  RX_TOP/edge_bit_counter_RX1/U14/Y (AO22X1M)             0.15       0.54 r
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[2]/D (DFFRQX2M)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: RX_TOP/FSM_RX1/cs_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/FSM_RX1/cs_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/FSM_RX1/cs_reg[1]/CK (DFFRQX2M)                  0.00       0.00 r
  RX_TOP/FSM_RX1/cs_reg[1]/Q (DFFRQX2M)                   0.42       0.42 r
  RX_TOP/FSM_RX1/U36/Y (INVX2M)                           0.07       0.49 f
  RX_TOP/FSM_RX1/U12/Y (AOI32X1M)                         0.15       0.64 r
  RX_TOP/FSM_RX1/U11/Y (OAI2B1X2M)                        0.05       0.70 f
  RX_TOP/FSM_RX1/cs_reg[0]/D (DFFRQX2M)                   0.00       0.70 f
  data arrival time                                                  0.70

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/FSM_RX1/cs_reg[0]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  RX_TOP/edge_bit_counter_RX1/U16/Y (AO22X1M)             0.15       0.55 r
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[0]/D (DFFRQX2M)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RX_TOP/FSM_RX1/cs_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/FSM_RX1/cs_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/FSM_RX1/cs_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  RX_TOP/FSM_RX1/cs_reg[2]/Q (DFFRQX2M)                   0.49       0.49 f
  RX_TOP/FSM_RX1/U35/Y (INVX2M)                           0.11       0.60 r
  RX_TOP/FSM_RX1/U19/Y (OAI31XLM)                         0.11       0.71 f
  RX_TOP/FSM_RX1/cs_reg[2]/D (DFFRQX2M)                   0.00       0.71 f
  data arrival time                                                  0.71

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/FSM_RX1/cs_reg[2]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: RX_TOP/FSM_RX1/cs_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/FSM_RX1/cs_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  RX_TOP/FSM_RX1/cs_reg[2]/Q (DFFRQX2M)                   0.41       0.41 r
  RX_TOP/FSM_RX1/U14/Y (OAI22X1M)                         0.14       0.55 f
  RX_TOP/FSM_RX1/enable_FSM (FSM_RX)                      0.00       0.55 f
  RX_TOP/edge_bit_counter_RX1/enable_edge (edge_bit_counter_RX)
                                                          0.00       0.55 f
  RX_TOP/edge_bit_counter_RX1/U11/Y (AND3X2M)             0.20       0.75 f
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[5]/D (DFFRQX2M)
                                                          0.00       0.75 f
  data arrival time                                                  0.75

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: RX_TOP/FSM_RX1/cs_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/parity_check_RX1/par_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/FSM_RX1/cs_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  RX_TOP/FSM_RX1/cs_reg[2]/Q (DFFRQX2M)                   0.41       0.41 r
  RX_TOP/FSM_RX1/U22/Y (NOR2X2M)                          0.08       0.48 f
  RX_TOP/FSM_RX1/U8/Y (NOR2BX2M)                          0.15       0.63 f
  RX_TOP/FSM_RX1/par_chk_en_FSM (FSM_RX)                  0.00       0.63 f
  RX_TOP/parity_check_RX1/par_chk_en (parity_check_RX)
                                                          0.00       0.63 f
  RX_TOP/parity_check_RX1/U4/Y (INVX2M)                   0.06       0.69 r
  RX_TOP/parity_check_RX1/U2/Y (OAI2BB2X1M)               0.09       0.78 f
  RX_TOP/parity_check_RX1/par_err_reg/D (DFFRQX2M)        0.00       0.78 f
  data arrival time                                                  0.78

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_TOP/parity_check_RX1/par_err_reg/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: RX_TOP/stop_check_RX1/Stop_Error_reg
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: framing_error
            (output port clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/stop_check_RX1/Stop_Error_reg/CK (DFFRQX2M)      0.00       0.00 r
  RX_TOP/stop_check_RX1/Stop_Error_reg/Q (DFFRQX2M)       0.76       0.76 f
  RX_TOP/stop_check_RX1/Stop_Error (stop_check_RX)        0.00       0.76 f
  RX_TOP/stop_error_RX (RX_TOP)                           0.00       0.76 f
  framing_error (out)                                     0.00       0.76 f
  data arrival time                                                  0.76

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.25     -54.15
  data required time                                               -54.15
  --------------------------------------------------------------------------
  data required time                                               -54.15
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                       54.91


  Startpoint: RX_TOP/parity_check_RX1/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: parity_error
            (output port clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/parity_check_RX1/par_err_reg/CK (DFFRQX2M)       0.00       0.00 r
  RX_TOP/parity_check_RX1/par_err_reg/Q (DFFRQX2M)        0.76       0.76 f
  RX_TOP/parity_check_RX1/par_err (parity_check_RX)       0.00       0.76 f
  RX_TOP/parity_error_RX (RX_TOP)                         0.00       0.76 f
  parity_error (out)                                      0.00       0.76 f
  data arrival time                                                  0.76

  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.25     -54.15
  data required time                                               -54.15
  --------------------------------------------------------------------------
  data required time                                               -54.15
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                       54.91


  Startpoint: U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[0]/Q (DFFRQX2M)     0.45       0.45 f
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[0]/D (DFFRQX2M)     0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[1]/Q (DFFRQX2M)     0.45       0.45 f
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[1]/D (DFFRQX2M)     0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[4]/Q (DFFRQX2M)     0.45       0.45 f
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[4]/D (DFFRQX2M)     0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[3]/Q (DFFRQX2M)     0.45       0.45 f
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[3]/D (DFFRQX2M)     0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[2]/Q (DFFRQX2M)     0.45       0.45 f
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[2]/D (DFFRQX2M)     0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: TOP_TX/FSM1/BUSY_FSM_reg
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: U0_PULSE_GEN/LVL_SIG_reg_reg
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/FSM1/BUSY_FSM_reg/CK (DFFRQX2M)                  0.00       0.00 r
  TOP_TX/FSM1/BUSY_FSM_reg/Q (DFFRQX2M)                   0.40       0.40 r
  TOP_TX/FSM1/BUSY_FSM (FSM_TX)                           0.00       0.40 r
  TOP_TX/BUSY (TOP_TX_DATA_LENGTH8)                       0.00       0.40 r
  U6/Y (INVX2M)                                           0.05       0.45 f
  U0_PULSE_GEN/LVL_SIG (PULSE_GEN)                        0.00       0.45 f
  U0_PULSE_GEN/LVL_SIG_reg_reg/D (DFFRQX2M)               0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/LVL_SIG_reg_reg/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: TOP_TX/SER/counter_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/SER/counter_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/SER/counter_reg[3]/CK (DFFRQX2M)                 0.00       0.00 r
  TOP_TX/SER/counter_reg[3]/Q (DFFRQX2M)                  0.38       0.38 r
  TOP_TX/SER/U30/Y (OAI32X1M)                             0.09       0.47 f
  TOP_TX/SER/counter_reg[3]/D (DFFRQX2M)                  0.00       0.47 f
  data arrival time                                                  0.47

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TOP_TX/SER/counter_reg[3]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: TOP_TX/FSM1/cs_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/FSM1/cs_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLOCK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TOP_TX/FSM1/cs_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  TOP_TX/FSM1/cs_reg[2]/Q (DFFRQX2M)       0.42       0.42 r
  TOP_TX/FSM1/U17/Y (AOI21X2M)             0.06       0.48 f
  TOP_TX/FSM1/cs_reg[1]/D (DFFRQX2M)       0.00       0.48 f
  data arrival time                                   0.48

  clock TX_CLOCK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  TOP_TX/FSM1/cs_reg[1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: TOP_TX/SER/counter_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/SER/counter_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/SER/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  TOP_TX/SER/counter_reg[0]/Q (DFFRQX2M)                  0.42       0.42 r
  TOP_TX/SER/U26/Y (NOR2X2M)                              0.07       0.48 f
  TOP_TX/SER/counter_reg[0]/D (DFFRQX2M)                  0.00       0.48 f
  data arrival time                                                  0.48

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TOP_TX/SER/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: TOP_TX/FSM1/cs_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/FSM1/cs_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLOCK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TOP_TX/FSM1/cs_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  TOP_TX/FSM1/cs_reg[2]/Q (DFFRQX2M)       0.42       0.42 r
  TOP_TX/FSM1/U15/Y (OAI32X1M)             0.07       0.49 f
  TOP_TX/FSM1/cs_reg[2]/D (DFFRQX2M)       0.00       0.49 f
  data arrival time                                   0.49

  clock TX_CLOCK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  TOP_TX/FSM1/cs_reg[2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: TOP_TX/SER/counter_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/SER/counter_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/SER/counter_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  TOP_TX/SER/counter_reg[2]/Q (DFFRQX2M)                  0.41       0.41 r
  TOP_TX/SER/U25/Y (OAI22X1M)                             0.09       0.49 f
  TOP_TX/SER/counter_reg[2]/D (DFFRQX2M)                  0.00       0.49 f
  data arrival time                                                  0.49

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TOP_TX/SER/counter_reg[2]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: TOP_TX/FSM1/cs_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/FSM1/cs_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLOCK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TOP_TX/FSM1/cs_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  TOP_TX/FSM1/cs_reg[1]/Q (DFFRQX2M)       0.41       0.41 r
  TOP_TX/FSM1/U11/Y (OAI31X1M)             0.10       0.51 f
  TOP_TX/FSM1/cs_reg[0]/D (DFFRQX2M)       0.00       0.51 f
  data arrival time                                   0.51

  clock TX_CLOCK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  TOP_TX/FSM1/cs_reg[0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: TOP_TX/SER/data_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/SER/data_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/SER/data_reg[6]/CK (DFFSQX2M)                    0.00       0.00 r
  TOP_TX/SER/data_reg[6]/Q (DFFSQX2M)                     0.41       0.41 r
  TOP_TX/SER/U19/Y (OAI2BB1X2M)                           0.12       0.53 r
  TOP_TX/SER/data_reg[6]/D (DFFSQX2M)                     0.00       0.53 r
  data arrival time                                                  0.53

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TOP_TX/SER/data_reg[6]/CK (DFFSQX2M)                    0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: TOP_TX/SER/data_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/SER/data_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/SER/data_reg[5]/CK (DFFSQX2M)                    0.00       0.00 r
  TOP_TX/SER/data_reg[5]/Q (DFFSQX2M)                     0.41       0.41 r
  TOP_TX/SER/U17/Y (OAI2BB1X2M)                           0.12       0.53 r
  TOP_TX/SER/data_reg[5]/D (DFFSQX2M)                     0.00       0.53 r
  data arrival time                                                  0.53

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TOP_TX/SER/data_reg[5]/CK (DFFSQX2M)                    0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: TOP_TX/SER/data_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/SER/data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/SER/data_reg[4]/CK (DFFSQX2M)                    0.00       0.00 r
  TOP_TX/SER/data_reg[4]/Q (DFFSQX2M)                     0.41       0.41 r
  TOP_TX/SER/U15/Y (OAI2BB1X2M)                           0.12       0.53 r
  TOP_TX/SER/data_reg[4]/D (DFFSQX2M)                     0.00       0.53 r
  data arrival time                                                  0.53

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TOP_TX/SER/data_reg[4]/CK (DFFSQX2M)                    0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: TOP_TX/SER/data_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/SER/data_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/SER/data_reg[3]/CK (DFFSQX2M)                    0.00       0.00 r
  TOP_TX/SER/data_reg[3]/Q (DFFSQX2M)                     0.41       0.41 r
  TOP_TX/SER/U13/Y (OAI2BB1X2M)                           0.12       0.53 r
  TOP_TX/SER/data_reg[3]/D (DFFSQX2M)                     0.00       0.53 r
  data arrival time                                                  0.53

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TOP_TX/SER/data_reg[3]/CK (DFFSQX2M)                    0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: TOP_TX/SER/data_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/SER/data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/SER/data_reg[2]/CK (DFFSQX2M)                    0.00       0.00 r
  TOP_TX/SER/data_reg[2]/Q (DFFSQX2M)                     0.41       0.41 r
  TOP_TX/SER/U11/Y (OAI2BB1X2M)                           0.12       0.53 r
  TOP_TX/SER/data_reg[2]/D (DFFSQX2M)                     0.00       0.53 r
  data arrival time                                                  0.53

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TOP_TX/SER/data_reg[2]/CK (DFFSQX2M)                    0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: TOP_TX/SER/data_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/SER/data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/SER/data_reg[1]/CK (DFFSQX2M)                    0.00       0.00 r
  TOP_TX/SER/data_reg[1]/Q (DFFSQX2M)                     0.41       0.41 r
  TOP_TX/SER/U9/Y (OAI2BB1X2M)                            0.13       0.53 r
  TOP_TX/SER/data_reg[1]/D (DFFSQX2M)                     0.00       0.53 r
  data arrival time                                                  0.53

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TOP_TX/SER/data_reg[1]/CK (DFFSQX2M)                    0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: TOP_TX/SER/data_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/SER/data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/SER/data_reg[0]/CK (DFFSQX2M)                    0.00       0.00 r
  TOP_TX/SER/data_reg[0]/Q (DFFSQX2M)                     0.41       0.41 r
  TOP_TX/SER/U7/Y (OAI2BB1X2M)                            0.13       0.53 r
  TOP_TX/SER/data_reg[0]/D (DFFSQX2M)                     0.00       0.53 r
  data arrival time                                                  0.53

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TOP_TX/SER/data_reg[0]/CK (DFFSQX2M)                    0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: TOP_TX/SER/data_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/SER/data_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/SER/data_reg[7]/CK (DFFSQX2M)                    0.00       0.00 r
  TOP_TX/SER/data_reg[7]/Q (DFFSQX2M)                     0.41       0.41 r
  TOP_TX/SER/U21/Y (AO22X1M)                              0.14       0.55 r
  TOP_TX/SER/data_reg[7]/D (DFFSQX2M)                     0.00       0.55 r
  data arrival time                                                  0.55

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TOP_TX/SER/data_reg[7]/CK (DFFSQX2M)                    0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: TOP_TX/SER/counter_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/SER/counter_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/SER/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  TOP_TX/SER/counter_reg[0]/Q (DFFRQX2M)                  0.42       0.42 r
  TOP_TX/SER/U28/Y (XNOR2X2M)                             0.13       0.54 r
  TOP_TX/SER/U27/Y (NOR2X2M)                              0.05       0.59 f
  TOP_TX/SER/counter_reg[1]/D (DFFRQX2M)                  0.00       0.59 f
  data arrival time                                                  0.59

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TOP_TX/SER/counter_reg[1]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: TOP_TX/SER/data_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/mux/TX_OUT_mux_reg
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/SER/data_reg[0]/CK (DFFSQX2M)                    0.00       0.00 r
  TOP_TX/SER/data_reg[0]/Q (DFFSQX2M)                     0.44       0.44 f
  TOP_TX/SER/ser_data (SERIALIZER_DATA_LENGTH8)           0.00       0.44 f
  TOP_TX/mux/ser_data_mux (MUX4x1)                        0.00       0.44 f
  TOP_TX/mux/U6/Y (AOI22X1M)                              0.10       0.54 r
  TOP_TX/mux/U4/Y (OAI2B2X1M)                             0.07       0.60 f
  TOP_TX/mux/TX_OUT_mux_reg/D (DFFRQX2M)                  0.00       0.60 f
  data arrival time                                                  0.60

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TOP_TX/mux/TX_OUT_mux_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: TOP_TX/PAR/par_data_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/PAR/par_data_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/PAR/par_data_reg[6]/CK (DFFRQX2M)                0.00       0.00 r
  TOP_TX/PAR/par_data_reg[6]/Q (DFFRQX2M)                 0.37       0.37 r
  TOP_TX/PAR/U9/Y (AO2B2X2M)                              0.13       0.50 r
  TOP_TX/PAR/par_data_reg[6]/D (DFFRQX2M)                 0.00       0.50 r
  data arrival time                                                  0.50

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TOP_TX/PAR/par_data_reg[6]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: TOP_TX/PAR/par_data_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/PAR/par_data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/PAR/par_data_reg[1]/CK (DFFRQX2M)                0.00       0.00 r
  TOP_TX/PAR/par_data_reg[1]/Q (DFFRQX2M)                 0.37       0.37 r
  TOP_TX/PAR/U4/Y (AO2B2X2M)                              0.13       0.50 r
  TOP_TX/PAR/par_data_reg[1]/D (DFFRQX2M)                 0.00       0.50 r
  data arrival time                                                  0.50

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TOP_TX/PAR/par_data_reg[1]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: TOP_TX/PAR/par_data_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/PAR/par_data_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/PAR/par_data_reg[5]/CK (DFFRQX2M)                0.00       0.00 r
  TOP_TX/PAR/par_data_reg[5]/Q (DFFRQX2M)                 0.37       0.37 r
  TOP_TX/PAR/U8/Y (AO2B2X2M)                              0.13       0.50 r
  TOP_TX/PAR/par_data_reg[5]/D (DFFRQX2M)                 0.00       0.50 r
  data arrival time                                                  0.50

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TOP_TX/PAR/par_data_reg[5]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: TOP_TX/PAR/par_data_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/PAR/par_data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/PAR/par_data_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  TOP_TX/PAR/par_data_reg[0]/Q (DFFRQX2M)                 0.37       0.37 r
  TOP_TX/PAR/U3/Y (AO2B2X2M)                              0.13       0.50 r
  TOP_TX/PAR/par_data_reg[0]/D (DFFRQX2M)                 0.00       0.50 r
  data arrival time                                                  0.50

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TOP_TX/PAR/par_data_reg[0]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: TOP_TX/PAR/par_data_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/PAR/par_data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/PAR/par_data_reg[4]/CK (DFFRQX2M)                0.00       0.00 r
  TOP_TX/PAR/par_data_reg[4]/Q (DFFRQX2M)                 0.37       0.37 r
  TOP_TX/PAR/U7/Y (AO2B2X2M)                              0.13       0.50 r
  TOP_TX/PAR/par_data_reg[4]/D (DFFRQX2M)                 0.00       0.50 r
  data arrival time                                                  0.50

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TOP_TX/PAR/par_data_reg[4]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: TOP_TX/PAR/par_data_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/PAR/par_data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/PAR/par_data_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  TOP_TX/PAR/par_data_reg[2]/Q (DFFRQX2M)                 0.37       0.37 r
  TOP_TX/PAR/U5/Y (AO2B2X2M)                              0.13       0.50 r
  TOP_TX/PAR/par_data_reg[2]/D (DFFRQX2M)                 0.00       0.50 r
  data arrival time                                                  0.50

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TOP_TX/PAR/par_data_reg[2]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: TOP_TX/PAR/par_data_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/PAR/par_data_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/PAR/par_data_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  TOP_TX/PAR/par_data_reg[3]/Q (DFFRQX2M)                 0.37       0.37 r
  TOP_TX/PAR/U6/Y (AO2B2X2M)                              0.13       0.50 r
  TOP_TX/PAR/par_data_reg[3]/D (DFFRQX2M)                 0.00       0.50 r
  data arrival time                                                  0.50

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TOP_TX/PAR/par_data_reg[3]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: TOP_TX/PAR/par_data_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/PAR/par_data_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/PAR/par_data_reg[7]/CK (DFFRQX2M)                0.00       0.00 r
  TOP_TX/PAR/par_data_reg[7]/Q (DFFRQX2M)                 0.38       0.38 r
  TOP_TX/PAR/U10/Y (AO2B2X2M)                             0.13       0.51 r
  TOP_TX/PAR/par_data_reg[7]/D (DFFRQX2M)                 0.00       0.51 r
  data arrival time                                                  0.51

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TOP_TX/PAR/par_data_reg[7]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: TOP_TX/PAR/par_bit_reg
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/PAR/par_bit_reg
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/PAR/par_bit_reg/CK (DFFRQX2M)                    0.00       0.00 r
  TOP_TX/PAR/par_bit_reg/Q (DFFRQX2M)                     0.37       0.37 r
  TOP_TX/PAR/U11/Y (OAI2BB2X1M)                           0.15       0.51 r
  TOP_TX/PAR/par_bit_reg/D (DFFRQX2M)                     0.00       0.51 r
  data arrival time                                                  0.51

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TOP_TX/PAR/par_bit_reg/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: TOP_TX/FSM1/cs_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/FSM1/BUSY_FSM_reg
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/FSM1/cs_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  TOP_TX/FSM1/cs_reg[2]/Q (DFFRQX2M)                      0.42       0.42 r
  TOP_TX/FSM1/U17/Y (AOI21X2M)                            0.06       0.48 f
  TOP_TX/FSM1/U7/Y (AO21XLM)                              0.19       0.66 f
  TOP_TX/FSM1/BUSY_FSM_reg/D (DFFRQX2M)                   0.00       0.66 f
  data arrival time                                                  0.66

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TOP_TX/FSM1/BUSY_FSM_reg/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[4]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U0_ASYNC_FIFO/fifo_rd/U11/Y (AO2B2X2M)                  0.19       0.69 f
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[4]/D (DFFRQX2M)
                                                          0.00       0.69 f
  data arrival time                                                  0.69

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_PULSE_GEN/LVL_SIG_reg_reg
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/LVL_SIG_reg_reg/CK (DFFRQX2M)              0.00       0.00 r
  U0_PULSE_GEN/LVL_SIG_reg_reg/Q (DFFRQX2M)               0.36       0.36 r
  U0_PULSE_GEN/U3/Y (NOR2BX2M)                            0.04       0.41 f
  U0_PULSE_GEN/pulse_out (PULSE_GEN)                      0.00       0.41 f
  U0_ASYNC_FIFO/R_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       0.41 f
  U0_ASYNC_FIFO/fifo_rd/i_r_inc (FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.41 f
  U0_ASYNC_FIFO/fifo_rd/U7/Y (NOR2BX2M)                   0.17       0.58 f
  U0_ASYNC_FIFO/fifo_rd/U9/Y (AO2B2X2M)                   0.26       0.84 f
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[2]/D (DFFRQX2M)
                                                          0.00       0.84 f
  data arrival time                                                  0.84

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: U0_PULSE_GEN/LVL_SIG_reg_reg
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/LVL_SIG_reg_reg/CK (DFFRQX2M)              0.00       0.00 r
  U0_PULSE_GEN/LVL_SIG_reg_reg/Q (DFFRQX2M)               0.36       0.36 r
  U0_PULSE_GEN/U3/Y (NOR2BX2M)                            0.04       0.41 f
  U0_PULSE_GEN/pulse_out (PULSE_GEN)                      0.00       0.41 f
  U0_ASYNC_FIFO/R_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       0.41 f
  U0_ASYNC_FIFO/fifo_rd/i_r_inc (FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.41 f
  U0_ASYNC_FIFO/fifo_rd/U7/Y (NOR2BX2M)                   0.17       0.58 f
  U0_ASYNC_FIFO/fifo_rd/U3/Y (AO2B2X2M)                   0.26       0.84 f
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]/D (DFFRQX2M)
                                                          0.00       0.84 f
  data arrival time                                                  0.84

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: U0_PULSE_GEN/LVL_SIG_reg_reg
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/LVL_SIG_reg_reg/CK (DFFRQX2M)              0.00       0.00 r
  U0_PULSE_GEN/LVL_SIG_reg_reg/Q (DFFRQX2M)               0.36       0.36 r
  U0_PULSE_GEN/U3/Y (NOR2BX2M)                            0.04       0.41 f
  U0_PULSE_GEN/pulse_out (PULSE_GEN)                      0.00       0.41 f
  U0_ASYNC_FIFO/R_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       0.41 f
  U0_ASYNC_FIFO/fifo_rd/i_r_inc (FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.41 f
  U0_ASYNC_FIFO/fifo_rd/U7/Y (NOR2BX2M)                   0.17       0.58 f
  U0_ASYNC_FIFO/fifo_rd/U10/Y (AO2B2X2M)                  0.26       0.84 f
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/D (DFFRQX2M)
                                                          0.00       0.84 f
  data arrival time                                                  0.84

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: U0_PULSE_GEN/LVL_SIG_reg_reg
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/LVL_SIG_reg_reg/CK (DFFRQX2M)              0.00       0.00 r
  U0_PULSE_GEN/LVL_SIG_reg_reg/Q (DFFRQX2M)               0.36       0.36 r
  U0_PULSE_GEN/U3/Y (NOR2BX2M)                            0.04       0.41 f
  U0_PULSE_GEN/pulse_out (PULSE_GEN)                      0.00       0.41 f
  U0_ASYNC_FIFO/R_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       0.41 f
  U0_ASYNC_FIFO/fifo_rd/i_r_inc (FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.41 f
  U0_ASYNC_FIFO/fifo_rd/U7/Y (NOR2BX2M)                   0.17       0.58 f
  U0_ASYNC_FIFO/fifo_rd/U8/Y (AO2B2X2M)                   0.26       0.84 f
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[3]/D (DFFRQX2M)
                                                          0.00       0.84 f
  data arrival time                                                  0.84

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: TOP_TX/mux/TX_OUT_mux_reg
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: UART_TX_O (output port clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/mux/TX_OUT_mux_reg/CK (DFFRQX2M)                 0.00       0.00 r
  TOP_TX/mux/TX_OUT_mux_reg/Q (DFFRQX2M)                  0.75       0.75 f
  TOP_TX/mux/TX_OUT_mux (MUX4x1)                          0.00       0.75 f
  TOP_TX/TX_OUT (TOP_TX_DATA_LENGTH8)                     0.00       0.75 f
  UART_TX_O (out)                                         0.00       0.75 f
  data arrival time                                                  0.75

  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                               -1736.11   -1736.01
  data required time                                             -1736.01
  --------------------------------------------------------------------------
  data required time                                             -1736.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                     1736.76


  Startpoint: U0_clock_divider/o_div_clk_reg_reg
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U0_clock_divider/o_div_clk_reg_reg
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_clock_divider/o_div_clk_reg_reg/CK (DFFRX1M)         0.00       0.00 r
  U0_clock_divider/o_div_clk_reg_reg/QN (DFFRX1M)         0.33       0.33 r
  U0_clock_divider/U22/Y (OAI32X1M)                       0.06       0.39 f
  U0_clock_divider/o_div_clk_reg_reg/D (DFFRX1M)          0.00       0.39 f
  data arrival time                                                  0.39

  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_clock_divider/o_div_clk_reg_reg/CK (DFFRX1M)         0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U1_RST_SYN/rst_shift_reg_reg[0]/CK
              (internal path startpoint clocked by UART_CLK1)
  Endpoint: U1_RST_SYN/rst_shift_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U1_RST_SYN/rst_shift_reg_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  U1_RST_SYN/rst_shift_reg_reg[0]/Q (DFFRQX2M)            0.46       0.46 f
  U1_RST_SYN/rst_shift_reg_reg[1]/D (DFFRQX2M)            0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYN/rst_shift_reg_reg[1]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U1_clock_divider/o_div_clk_reg_reg
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U1_clock_divider/o_div_clk_reg_reg
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_clock_divider/o_div_clk_reg_reg/CK (DFFRQX2M)        0.00       0.00 r
  U1_clock_divider/o_div_clk_reg_reg/Q (DFFRQX2M)         0.40       0.40 r
  U1_clock_divider/U23/Y (OAI32X1M)                       0.09       0.50 f
  U1_clock_divider/o_div_clk_reg_reg/D (DFFRQX2M)         0.00       0.50 f
  data arrival time                                                  0.50

  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_clock_divider/o_div_clk_reg_reg/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_clock_divider/flag_reg
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U0_clock_divider/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_clock_divider/flag_reg/CK (DFFRX1M)                  0.00       0.00 r
  U0_clock_divider/flag_reg/QN (DFFRX1M)                  0.34       0.34 f
  U0_clock_divider/U11/Y (XNOR2X2M)                       0.16       0.50 r
  U0_clock_divider/U10/Y (NOR2X2M)                        0.05       0.55 f
  U0_clock_divider/flag_reg/D (DFFRX1M)                   0.00       0.55 f
  data arrival time                                                  0.55

  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_clock_divider/flag_reg/CK (DFFRX1M)                  0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U1_clock_divider/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U1_clock_divider/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_clock_divider/counter_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  U1_clock_divider/counter_reg[0]/Q (DFFRQX2M)            0.42       0.42 r
  U1_clock_divider/add_39/A[0] (clock_divider_1_DW01_inc_0)
                                                          0.00       0.42 r
  U1_clock_divider/add_39/U1/Y (INVX2M)                   0.05       0.47 f
  U1_clock_divider/add_39/SUM[0] (clock_divider_1_DW01_inc_0)
                                                          0.00       0.47 f
  U1_clock_divider/U30/Y (AND2X2M)                        0.13       0.60 f
  U1_clock_divider/counter_reg[0]/D (DFFRQX2M)            0.00       0.60 f
  data arrival time                                                  0.60

  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_clock_divider/counter_reg[0]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U1_clock_divider/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U1_clock_divider/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_clock_divider/counter_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  U1_clock_divider/counter_reg[0]/Q (DFFRQX2M)            0.42       0.42 r
  U1_clock_divider/add_39/A[0] (clock_divider_1_DW01_inc_0)
                                                          0.00       0.42 r
  U1_clock_divider/add_39/U1_1_1/S (ADDHX1M)              0.07       0.49 f
  U1_clock_divider/add_39/SUM[1] (clock_divider_1_DW01_inc_0)
                                                          0.00       0.49 f
  U1_clock_divider/U6/Y (AND2X2M)                         0.13       0.62 f
  U1_clock_divider/counter_reg[1]/D (DFFRQX2M)            0.00       0.62 f
  data arrival time                                                  0.62

  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_clock_divider/counter_reg[1]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U1_clock_divider/flag_reg
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U1_clock_divider/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_clock_divider/flag_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U1_clock_divider/flag_reg/Q (DFFRQX2M)                  0.39       0.39 r
  U1_clock_divider/U35/Y (INVX2M)                         0.06       0.45 f
  U1_clock_divider/U12/Y (XNOR2X2M)                       0.13       0.58 r
  U1_clock_divider/U11/Y (NOR2X2M)                        0.05       0.62 f
  U1_clock_divider/flag_reg/D (DFFRQX2M)                  0.00       0.62 f
  data arrival time                                                  0.62

  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_clock_divider/flag_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U1_clock_divider/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U1_clock_divider/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_clock_divider/counter_reg[5]/CK (DFFRQX2M)           0.00       0.00 r
  U1_clock_divider/counter_reg[5]/Q (DFFRQX2M)            0.42       0.42 r
  U1_clock_divider/add_39/A[5] (clock_divider_1_DW01_inc_0)
                                                          0.00       0.42 r
  U1_clock_divider/add_39/U1_1_5/S (ADDHX1M)              0.10       0.52 f
  U1_clock_divider/add_39/SUM[5] (clock_divider_1_DW01_inc_0)
                                                          0.00       0.52 f
  U1_clock_divider/U10/Y (AND2X2M)                        0.13       0.65 f
  U1_clock_divider/counter_reg[5]/D (DFFRQX2M)            0.00       0.65 f
  data arrival time                                                  0.65

  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_clock_divider/counter_reg[5]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U1_clock_divider/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U1_clock_divider/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_clock_divider/counter_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U1_clock_divider/counter_reg[3]/Q (DFFRQX2M)            0.42       0.42 r
  U1_clock_divider/add_39/A[3] (clock_divider_1_DW01_inc_0)
                                                          0.00       0.42 r
  U1_clock_divider/add_39/U1_1_3/S (ADDHX1M)              0.10       0.52 f
  U1_clock_divider/add_39/SUM[3] (clock_divider_1_DW01_inc_0)
                                                          0.00       0.52 f
  U1_clock_divider/U8/Y (AND2X2M)                         0.13       0.65 f
  U1_clock_divider/counter_reg[3]/D (DFFRQX2M)            0.00       0.65 f
  data arrival time                                                  0.65

  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_clock_divider/counter_reg[3]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U1_clock_divider/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U1_clock_divider/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_clock_divider/counter_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  U1_clock_divider/counter_reg[2]/Q (DFFRQX2M)            0.42       0.42 r
  U1_clock_divider/add_39/A[2] (clock_divider_1_DW01_inc_0)
                                                          0.00       0.42 r
  U1_clock_divider/add_39/U1_1_2/S (ADDHX1M)              0.10       0.52 f
  U1_clock_divider/add_39/SUM[2] (clock_divider_1_DW01_inc_0)
                                                          0.00       0.52 f
  U1_clock_divider/U7/Y (AND2X2M)                         0.13       0.65 f
  U1_clock_divider/counter_reg[2]/D (DFFRQX2M)            0.00       0.65 f
  data arrival time                                                  0.65

  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_clock_divider/counter_reg[2]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U1_clock_divider/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U1_clock_divider/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_clock_divider/counter_reg[4]/CK (DFFRQX2M)           0.00       0.00 r
  U1_clock_divider/counter_reg[4]/Q (DFFRQX2M)            0.42       0.42 r
  U1_clock_divider/add_39/A[4] (clock_divider_1_DW01_inc_0)
                                                          0.00       0.42 r
  U1_clock_divider/add_39/U1_1_4/S (ADDHX1M)              0.10       0.52 f
  U1_clock_divider/add_39/SUM[4] (clock_divider_1_DW01_inc_0)
                                                          0.00       0.52 f
  U1_clock_divider/U9/Y (AND2X2M)                         0.13       0.65 f
  U1_clock_divider/counter_reg[4]/D (DFFRQX2M)            0.00       0.65 f
  data arrival time                                                  0.65

  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_clock_divider/counter_reg[4]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_clock_divider/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U0_clock_divider/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_clock_divider/counter_reg[1]/CK (DFFRX1M)            0.00       0.00 r
  U0_clock_divider/counter_reg[1]/Q (DFFRX1M)             0.50       0.50 r
  U0_clock_divider/add_39/A[1] (clock_divider_0_DW01_inc_0)
                                                          0.00       0.50 r
  U0_clock_divider/add_39/U1_1_1/S (ADDHX1M)              0.09       0.59 f
  U0_clock_divider/add_39/SUM[1] (clock_divider_0_DW01_inc_0)
                                                          0.00       0.59 f
  U0_clock_divider/U5/Y (AND2X2M)                         0.14       0.73 f
  U0_clock_divider/counter_reg[1]/D (DFFRX1M)             0.00       0.73 f
  data arrival time                                                  0.73

  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_clock_divider/counter_reg[1]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U0_clock_divider/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U0_clock_divider/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_clock_divider/counter_reg[0]/CK (DFFRX1M)            0.00       0.00 r
  U0_clock_divider/counter_reg[0]/Q (DFFRX1M)             0.57       0.57 r
  U0_clock_divider/add_39/A[0] (clock_divider_0_DW01_inc_0)
                                                          0.00       0.57 r
  U0_clock_divider/add_39/U1/Y (INVX2M)                   0.05       0.62 f
  U0_clock_divider/add_39/SUM[0] (clock_divider_0_DW01_inc_0)
                                                          0.00       0.62 f
  U0_clock_divider/U26/Y (AND2X2M)                        0.13       0.75 f
  U0_clock_divider/counter_reg[0]/D (DFFRX1M)             0.00       0.75 f
  data arrival time                                                  0.75

  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_clock_divider/counter_reg[0]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: U0_clock_divider/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U0_clock_divider/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_clock_divider/counter_reg[5]/CK (DFFRX1M)            0.00       0.00 r
  U0_clock_divider/counter_reg[5]/Q (DFFRX1M)             0.53       0.53 r
  U0_clock_divider/add_39/A[5] (clock_divider_0_DW01_inc_0)
                                                          0.00       0.53 r
  U0_clock_divider/add_39/U1_1_5/S (ADDHX1M)              0.10       0.63 f
  U0_clock_divider/add_39/SUM[5] (clock_divider_0_DW01_inc_0)
                                                          0.00       0.63 f
  U0_clock_divider/U9/Y (AND2X2M)                         0.13       0.76 f
  U0_clock_divider/counter_reg[5]/D (DFFRX1M)             0.00       0.76 f
  data arrival time                                                  0.76

  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_clock_divider/counter_reg[5]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_clock_divider/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U0_clock_divider/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_clock_divider/counter_reg[3]/CK (DFFRX1M)            0.00       0.00 r
  U0_clock_divider/counter_reg[3]/Q (DFFRX1M)             0.53       0.53 r
  U0_clock_divider/add_39/A[3] (clock_divider_0_DW01_inc_0)
                                                          0.00       0.53 r
  U0_clock_divider/add_39/U1_1_3/S (ADDHX1M)              0.10       0.63 f
  U0_clock_divider/add_39/SUM[3] (clock_divider_0_DW01_inc_0)
                                                          0.00       0.63 f
  U0_clock_divider/U7/Y (AND2X2M)                         0.13       0.76 f
  U0_clock_divider/counter_reg[3]/D (DFFRX1M)             0.00       0.76 f
  data arrival time                                                  0.76

  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_clock_divider/counter_reg[3]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_clock_divider/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U0_clock_divider/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_clock_divider/counter_reg[2]/CK (DFFRX1M)            0.00       0.00 r
  U0_clock_divider/counter_reg[2]/Q (DFFRX1M)             0.53       0.53 r
  U0_clock_divider/add_39/A[2] (clock_divider_0_DW01_inc_0)
                                                          0.00       0.53 r
  U0_clock_divider/add_39/U1_1_2/S (ADDHX1M)              0.10       0.63 f
  U0_clock_divider/add_39/SUM[2] (clock_divider_0_DW01_inc_0)
                                                          0.00       0.63 f
  U0_clock_divider/U6/Y (AND2X2M)                         0.13       0.76 f
  U0_clock_divider/counter_reg[2]/D (DFFRX1M)             0.00       0.76 f
  data arrival time                                                  0.76

  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_clock_divider/counter_reg[2]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_clock_divider/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U0_clock_divider/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_clock_divider/counter_reg[4]/CK (DFFRX1M)            0.00       0.00 r
  U0_clock_divider/counter_reg[4]/Q (DFFRX1M)             0.53       0.53 r
  U0_clock_divider/add_39/A[4] (clock_divider_0_DW01_inc_0)
                                                          0.00       0.53 r
  U0_clock_divider/add_39/U1_1_4/S (ADDHX1M)              0.10       0.63 f
  U0_clock_divider/add_39/SUM[4] (clock_divider_0_DW01_inc_0)
                                                          0.00       0.63 f
  U0_clock_divider/U8/Y (AND2X2M)                         0.13       0.76 f
  U0_clock_divider/counter_reg[4]/D (DFFRX1M)             0.00       0.76 f
  data arrival time                                                  0.76

  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_clock_divider/counter_reg[4]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U1_clock_divider/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U1_clock_divider/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_clock_divider/counter_reg[6]/CK (DFFRQX2M)           0.00       0.00 r
  U1_clock_divider/counter_reg[6]/Q (DFFRQX2M)            0.39       0.39 r
  U1_clock_divider/add_39/A[6] (clock_divider_1_DW01_inc_0)
                                                          0.00       0.39 r
  U1_clock_divider/add_39/U2/Y (CLKXOR2X2M)               0.29       0.68 f
  U1_clock_divider/add_39/SUM[6] (clock_divider_1_DW01_inc_0)
                                                          0.00       0.68 f
  U1_clock_divider/U29/Y (AND2X2M)                        0.14       0.82 f
  U1_clock_divider/counter_reg[6]/D (DFFRQX2M)            0.00       0.82 f
  data arrival time                                                  0.82

  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_clock_divider/counter_reg[6]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: U0_clock_divider/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U0_clock_divider/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_clock_divider/counter_reg[6]/CK (DFFRX1M)            0.00       0.00 r
  U0_clock_divider/counter_reg[6]/Q (DFFRX1M)             0.49       0.49 f
  U0_clock_divider/add_39/A[6] (clock_divider_0_DW01_inc_0)
                                                          0.00       0.49 f
  U0_clock_divider/add_39/U2/Y (CLKXOR2X2M)               0.21       0.71 f
  U0_clock_divider/add_39/SUM[6] (clock_divider_0_DW01_inc_0)
                                                          0.00       0.71 f
  U0_clock_divider/U25/Y (AND2X2M)                        0.14       0.84 f
  U0_clock_divider/counter_reg[6]/D (DFFRX1M)             0.00       0.84 f
  data arrival time                                                  0.84

  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_clock_divider/counter_reg[6]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


1
