

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Wed Feb 14 00:39:52 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hls_matriz
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-csg325-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.901 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       88|       88|  0.880 us|  0.880 us|   89|   89|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_loc24 = alloca i64 1"   --->   Operation 11 'alloca' 'p_loc24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_loc21 = alloca i64 1"   --->   Operation 12 'alloca' 'p_loc21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_loc18 = alloca i64 1"   --->   Operation 13 'alloca' 'p_loc18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 14 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmul_Pipeline_Row_a00_sum00, i8 %a, i8 %p_loc"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 16 [1/2] (3.47ns)   --->   "%call_ln0 = call void @matrixmul_Pipeline_Row_a00_sum00, i8 %a, i8 %p_loc"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 3.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmul_Pipeline_Row_a01_sum01, i8 %a, i8 %p_loc18"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.47>
ST_4 : Operation 18 [1/2] (3.47ns)   --->   "%call_ln0 = call void @matrixmul_Pipeline_Row_a01_sum01, i8 %a, i8 %p_loc18"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 3.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmul_Pipeline_Row_a10_sum10, i8 %a, i8 %p_loc21"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.47>
ST_6 : Operation 20 [1/2] (3.47ns)   --->   "%call_ln0 = call void @matrixmul_Pipeline_Row_a10_sum10, i8 %a, i8 %p_loc21"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 3.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmul_Pipeline_Row_a11_sum11, i8 %a, i8 %p_loc24"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.47>
ST_8 : Operation 22 [1/2] (3.47ns)   --->   "%call_ln0 = call void @matrixmul_Pipeline_Row_a11_sum11, i8 %a, i8 %p_loc24"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 3.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.19>
ST_9 : Operation 23 [1/1] (0.00ns)   --->   "%p_loc_load = load i8 %p_loc"   --->   Operation 23 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 24 [1/1] (0.00ns)   --->   "%p_loc18_load = load i8 %p_loc18"   --->   Operation 24 'load' 'p_loc18_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 25 [1/1] (0.00ns)   --->   "%p_loc21_load = load i8 %p_loc21"   --->   Operation 25 'load' 'p_loc21_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 26 [1/1] (0.00ns)   --->   "%p_loc24_load = load i8 %p_loc24"   --->   Operation 26 'load' 'p_loc24_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 27 [2/2] (4.19ns)   --->   "%call_ln0 = call void @matrixmul_Pipeline_Row_r_Col_r, i8 %b, i8 %r, i8 %p_loc24_load, i8 %p_loc21_load, i8 %p_loc18_load, i8 %p_loc_load"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 4.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 28 [1/1] (0.00ns)   --->   "%spectopmodule_ln49 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [matrixmul.cpp:49]   --->   Operation 28 'spectopmodule' 'spectopmodule_ln49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %r"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmul_Pipeline_Row_r_Col_r, i8 %b, i8 %r, i8 %p_loc24_load, i8 %p_loc21_load, i8 %p_loc18_load, i8 %p_loc_load"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln86 = ret" [matrixmul.cpp:86]   --->   Operation 36 'ret' 'ret_ln86' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 3.471ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'matrixmul_Pipeline_Row_a00_sum00' [15]  (3.471 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 3.471ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'matrixmul_Pipeline_Row_a01_sum01' [17]  (3.471 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 3.471ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'matrixmul_Pipeline_Row_a10_sum10' [19]  (3.471 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 3.471ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'matrixmul_Pipeline_Row_a11_sum11' [21]  (3.471 ns)

 <State 9>: 4.197ns
The critical path consists of the following:
	'load' operation ('p_loc_load') on local variable 'p_loc' [16]  (0.000 ns)
	'call' operation ('call_ln0') to 'matrixmul_Pipeline_Row_r_Col_r' [23]  (4.197 ns)

 <State 10>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
