// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "12/04/2023 11:48:18"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module bananachine (
	clk,
	reset,
	left,
	right,
	start,
	vga_clk,
	vga_h_sync,
	vga_v_sync,
	vga_sync,
	vga_blank,
	vga_red,
	vga_green,
	vga_blue);
input 	clk;
input 	reset;
input 	left;
input 	right;
input 	start;
output 	vga_clk;
output 	vga_h_sync;
output 	vga_v_sync;
output 	vga_sync;
output 	vga_blank;
output 	[7:0] vga_red;
output 	[7:0] vga_green;
output 	[7:0] vga_blue;

// Design Ports Information
// left	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// right	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_clk	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_h_sync	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_v_sync	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_sync	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_blank	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_red[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_red[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_red[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_red[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_red[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_red[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_red[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_red[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_green[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_green[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_green[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_green[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_green[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_green[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_green[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_green[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_blue[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_blue[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_blue[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_blue[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_blue[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_blue[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_blue[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_blue[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \left~input_o ;
wire \right~input_o ;
wire \start~input_o ;
wire \clk~input_o ;
wire \vga|bit_gen|control|clk_25MHz~0_combout ;
wire \reset~input_o ;
wire \vga|bit_gen|control|clk_25MHz~q ;
wire \clk~inputCLKENA0_outclk ;
wire \vga|bit_gen|control|Add1~45_sumout ;
wire \vga|bit_gen|control|Add1~10 ;
wire \vga|bit_gen|control|Add1~53_sumout ;
wire \vga|bit_gen|control|Add1~54 ;
wire \vga|bit_gen|control|Add1~21_sumout ;
wire \vga|bit_gen|control|Add1~22 ;
wire \vga|bit_gen|control|Add1~25_sumout ;
wire \vga|bit_gen|control|Add1~26 ;
wire \vga|bit_gen|control|Add1~29_sumout ;
wire \vga|bit_gen|control|Add1~30 ;
wire \vga|bit_gen|control|Add1~33_sumout ;
wire \vga|bit_gen|control|Add1~34 ;
wire \vga|bit_gen|control|Add1~37_sumout ;
wire \vga|bit_gen|control|Add1~38 ;
wire \vga|bit_gen|control|Add1~41_sumout ;
wire \vga|bit_gen|control|Add1~42 ;
wire \vga|bit_gen|control|Add1~13_sumout ;
wire \vga|bit_gen|control|Equal0~0_combout ;
wire \vga|bit_gen|control|Equal0~1_combout ;
wire \vga|bit_gen|sprite_f3|Equal1~1_combout ;
wire \vga|bit_gen|sprite_f3|Equal1~0_combout ;
wire \vga|bit_gen|control|Equal0~2_combout ;
wire \vga|bit_gen|control|Add1~46 ;
wire \vga|bit_gen|control|Add1~61_sumout ;
wire \vga|bit_gen|control|Add1~62 ;
wire \vga|bit_gen|control|Add1~57_sumout ;
wire \vga|bit_gen|control|Add1~58 ;
wire \vga|bit_gen|control|Add1~49_sumout ;
wire \vga|bit_gen|control|Add1~50 ;
wire \vga|bit_gen|control|Add1~17_sumout ;
wire \vga|bit_gen|control|Add1~18 ;
wire \vga|bit_gen|control|Add1~5_sumout ;
wire \vga|bit_gen|control|Add1~6 ;
wire \vga|bit_gen|control|Add1~1_sumout ;
wire \vga|bit_gen|control|Add1~2 ;
wire \vga|bit_gen|control|Add1~9_sumout ;
wire \vga|bit_gen|control|Equal2~0_combout ;
wire \vga|bit_gen|control|Equal3~0_combout ;
wire \vga|bit_gen|control|Equal3~1_combout ;
wire \vga|bit_gen|control|Equal2~1_combout ;
wire \vga|bit_gen|control|h_sync~0_combout ;
wire \vga|bit_gen|control|h_sync~combout ;
wire \vga|bit_gen|vga_hsync~q ;
wire \vga|bit_gen|control|Add0~17_sumout ;
wire \vga|bit_gen|control|Add0~6 ;
wire \vga|bit_gen|control|Add0~57_sumout ;
wire \vga|bit_gen|control|v_count[5]~0_combout ;
wire \vga|bit_gen|control|Add0~58 ;
wire \vga|bit_gen|control|Add0~53_sumout ;
wire \vga|bit_gen|control|Add0~54 ;
wire \vga|bit_gen|control|Add0~61_sumout ;
wire \vga|bit_gen|control|Add0~62 ;
wire \vga|bit_gen|control|Add0~9_sumout ;
wire \vga|bit_gen|control|Add0~10 ;
wire \vga|bit_gen|control|Add0~45_sumout ;
wire \vga|bit_gen|control|Equal1~1_combout ;
wire \vga|bit_gen|control|Add0~46 ;
wire \vga|bit_gen|control|Add0~49_sumout ;
wire \vga|bit_gen|control|Add0~50 ;
wire \vga|bit_gen|control|Add0~13_sumout ;
wire \vga|bit_gen|control|Equal1~3_combout ;
wire \vga|bit_gen|control|Add0~14 ;
wire \vga|bit_gen|control|Add0~29_sumout ;
wire \vga|bit_gen|control|Add0~30 ;
wire \vga|bit_gen|control|Add0~33_sumout ;
wire \vga|bit_gen|control|Add0~34 ;
wire \vga|bit_gen|control|Add0~37_sumout ;
wire \vga|bit_gen|control|Add0~38 ;
wire \vga|bit_gen|control|Add0~41_sumout ;
wire \vga|bit_gen|control|Add0~42 ;
wire \vga|bit_gen|control|Add0~25_sumout ;
wire \vga|bit_gen|control|Add0~26 ;
wire \vga|bit_gen|control|Add0~21_sumout ;
wire \vga|bit_gen|control|Equal1~0_combout ;
wire \vga|bit_gen|control|Equal1~4_combout ;
wire \vga|bit_gen|control|Add0~18 ;
wire \vga|bit_gen|control|Add0~1_sumout ;
wire \vga|bit_gen|control|Add0~2 ;
wire \vga|bit_gen|control|Add0~5_sumout ;
wire \vga|bit_gen|control|Equal6~0_combout ;
wire \vga|bit_gen|control|Equal6~1_combout ;
wire \vga|bit_gen|control|Equal1~2_combout ;
wire \vga|bit_gen|control|Equal5~0_combout ;
wire \vga|bit_gen|control|v_sync~0_combout ;
wire \vga|bit_gen|control|Equal6~2_combout ;
wire \vga|bit_gen|control|v_sync~combout ;
wire \vga|bit_gen|vga_vsync~feeder_combout ;
wire \vga|bit_gen|vga_vsync~q ;
wire \vga|bit_gen|control|line~combout ;
wire \vga|bit_gen|control|frame~combout ;
wire \vga|bit_gen|control|bright~combout ;
wire \vga|bit_gen|sprite_f2|bmap_x~3_combout ;
wire \vga|bit_gen|sprite_f3|LessThan2~1_combout ;
wire \vga|bit_gen|sprite_f3|LessThan2~0_combout ;
wire \vga|bit_gen|sprite_f3|Equal1~2_combout ;
wire \vga|bit_gen|sprite_f3|state~17_combout ;
wire \vga|bit_gen|sprite_f2|state.REG_POS~q ;
wire \vga|bit_gen|sprite_f2|state~23_combout ;
wire \vga|bit_gen|sprite_f2|state.ACTIVE~q ;
wire \vga|bit_gen|sprite_f|Selector3~0_combout ;
wire \vga|bit_gen|sprite_f2|cnt_x[3]~1_combout ;
wire \vga|bit_gen|sprite_f2|state~22_combout ;
wire \vga|bit_gen|sprite_f2|state.WAIT_POS~q ;
wire \vga|bit_gen|sprite_f2|state~21_combout ;
wire \vga|bit_gen|sprite_f2|cnt_x~4_combout ;
wire \vga|bit_gen|sprite_f2|cnt_x[3]~2_combout ;
wire \vga|bit_gen|sprite_f2|cnt_x~3_combout ;
wire \vga|bit_gen|sprite_f2|cnt_x~0_combout ;
wire \vga|bit_gen|sprite_f2|bmap_x[2]~0_combout ;
wire \vga|bit_gen|sprite_f2|bmap_x[2]~1_combout ;
wire \vga|bit_gen|sprite_f2|bmap_x~4_combout ;
wire \vga|bit_gen|sprite_f2|bmap_x~2_combout ;
wire \vga|bit_gen|sprite_f2|state~18_combout ;
wire \vga|bit_gen|sprite_f3|Equal1~3_combout ;
wire \vga|bit_gen|sprite_f2|bmap_x~5_combout ;
wire \vga|bit_gen|sprite_f2|state~19_combout ;
wire \vga|bit_gen|sprite_f2|state~24_combout ;
wire \vga|bit_gen|sprite_f2|state.SPR_LINE~q ;
wire \vga|bit_gen|sprite_f2|state~20_combout ;
wire \vga|bit_gen|sprite_f2|state.WAIT_DATA~q ;
wire \vga|bit_gen|sprite_f2|Selector26~0_combout ;
wire \vga|bit_gen|sprite_f2|state~17_combout ;
wire \vga|bit_gen|sprite_f2|drawing~q ;
wire \cpu|cont|Decoder1~7_combout ;
wire \cpu|dp|mem_address~0_combout ;
wire \cpu|cont|Decoder1~0_combout ;
wire \mem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ;
wire \cpu|cont|Decoder1~5_combout ;
wire \cpu|cont|previous_state~1_combout ;
wire \cpu|cont|Decoder1~4_combout ;
wire \cpu|cont|previous_state~0_combout ;
wire \cpu|cont|previous_state~3_combout ;
wire \cpu|cont|Selector4~1_combout ;
wire \cpu|cont|previous_state~2_combout ;
wire \cpu|cont|Selector11~4_combout ;
wire \cpu|cont|Selector11~1_combout ;
wire \cpu|cont|Selector9~1_combout ;
wire \cpu|cont|Selector12~0_combout ;
wire \mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ;
wire \mem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ;
wire \cpu|cont|Selector6~0_combout ;
wire \cpu|cont|Selector11~0_combout ;
wire \cpu|cont|Selector8~0_combout ;
wire \cpu|cont|Selector7~0_combout ;
wire \mem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ;
wire \cpu|cont|Selector9~0_combout ;
wire \cpu|cont|Selector6~1_combout ;
wire \mem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[16]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[30]~feeder_combout ;
wire \cpu|cont|Selector8~1_combout ;
wire \cpu|cont|Decoder1~6_combout ;
wire \cpu|dp|reg_write_src_mux|Mux11~2_combout ;
wire \cpu|cont|Selector4~0_combout ;
wire \cpu|cont|Decoder1~2_combout ;
wire \cpu|cont|pc_src[1]~0_combout ;
wire \cpu|dp|pc_counter_i|Add0~13_sumout ;
wire \cpu|dp|reg_write_src_mux|Mux15~0_combout ;
wire \cpu|cont|Selector6~3_combout ;
wire \cpu|cont|Selector6~2_combout ;
wire \mem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[10]~feeder_combout ;
wire \mem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ;
wire \mem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[14]~feeder_combout ;
wire \cpu|cont|Selector9~2_combout ;
wire \cpu|cont|Selector9~4_combout ;
wire \cpu|dp|alu_rf_i|Selector20~0_combout ;
wire \cpu|dp|alu_rf_i|Selector7~1_combout ;
wire \cpu|dp|alu_rf_i|Selector6~0_combout ;
wire \cpu|cont|WideOr7~0_combout ;
wire \cpu|dp|alu_rf_i|Selector7~4_combout ;
wire \cpu|dp|alu_rf_i|Selector14~3_combout ;
wire \cpu|dp|alu_rf_i|Selector7~3_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[22]~feeder_combout ;
wire \cpu|dp|pc_counter_i|Add0~18 ;
wire \cpu|dp|pc_counter_i|Add0~21_sumout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[14]~feeder_combout ;
wire \cpu|dp|alu_rf_i|Selector14~5_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[2]~12_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[16]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[18]~feeder_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[5]~8_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[12]~feeder_combout ;
wire \cpu|dp|reg_write_src_mux|Mux1~1_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[38]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a14 ;
wire \cpu|dp|reg_A_flopr|q~3_combout ;
wire \cpu|dp|data_to_mem_store[14]~2_combout ;
wire \cpu|dp|mem_address[0]~5_combout ;
wire \cpu|dp|mem_address[1]~6_combout ;
wire \cpu|dp|mem_address[2]~7_combout ;
wire \cpu|dp|mem_address[3]~8_combout ;
wire \cpu|dp|mem_address[4]~9_combout ;
wire \cpu|dp|mem_address[5]~10_combout ;
wire \cpu|dp|mem_address[6]~11_combout ;
wire \cpu|dp|mem_address[7]~12_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[26]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a8 ;
wire \cpu|dp|reg_B_flopr|q~12_combout ;
wire \cpu|dp|mem_address[8]~13_combout ;
wire \cpu|dp|mem_address[9]~14_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[30]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a10 ;
wire \cpu|dp|reg_B_flopr|q~14_combout ;
wire \cpu|dp|pc_counter_i|Add0~50 ;
wire \cpu|dp|pc_counter_i|Add0~53_sumout ;
wire \cpu|dp|pc_flopenr|q~14_combout ;
wire \cpu|cont|Decoder1~3_combout ;
wire \cpu|dp|pc_flopenr|q[11]~1_combout ;
wire \cpu|dp|mem_address[10]~15_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[32]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a11 ;
wire \cpu|dp|reg_B_flopr|q~15_combout ;
wire \cpu|dp|pc_counter_i|Add0~54 ;
wire \cpu|dp|pc_counter_i|Add0~57_sumout ;
wire \cpu|dp|pc_flopenr|q~15_combout ;
wire \cpu|dp|mem_address[11]~16_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[34]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a12 ;
wire \cpu|dp|reg_B_flopr|q~16_combout ;
wire \cpu|dp|pc_counter_i|Add0~58 ;
wire \cpu|dp|pc_counter_i|Add0~61_sumout ;
wire \cpu|dp|pc_flopenr|q~16_combout ;
wire \cpu|dp|mem_address[12]~17_combout ;
wire \~GND~combout ;
wire \vga_counter_i|counter~0_combout ;
wire \vga_counter_i|counter~1_combout ;
wire \vga_counter_i|counter~2_combout ;
wire \mux8_i|Mux13~0_combout ;
wire \mux8_i|Mux13~1_combout ;
wire \mux8_i|Mux7~0_combout ;
wire \vga_counter_i|counter[2]~_wirecell_combout ;
wire \mux8_i|Mux8~0_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout ;
wire \cpu|dp|pc_counter_i|Add0~62 ;
wire \cpu|dp|pc_counter_i|Add0~9_sumout ;
wire \cpu|dp|pc_flopenr|q~3_combout ;
wire \cpu|dp|pc_counter_i|Add0~10 ;
wire \cpu|dp|pc_counter_i|Add0~5_sumout ;
wire \cpu|dp|reg_write_src_mux|Mux1~0_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a78~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a94~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a126~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a110~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux1~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a1 ;
wire \cpu|dp|reg_B_flopr|q~5_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[1]~14_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[10]~2_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[12]~4_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[36]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a13 ;
wire \cpu|dp|reg_A_flopr|q~4_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[13]~5_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[11]~3_combout ;
wire \cpu|dp|alu_rf_i|Selector8~1_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[6]~9_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[9]~1_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[8]~0_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[7]~10_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~8_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[2]~12_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[18]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a4 ;
wire \cpu|dp|reg_A_flopr|q~8_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[4]~7_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[5]~8_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~7_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[0]~11_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~9_combout ;
wire \cpu|dp|alu_rf_i|Selector8~2_combout ;
wire \cpu|dp|alu_rf_i|Selector8~3_combout ;
wire \cpu|dp|alu_rf_i|Selector6~7_combout ;
wire \cpu|dp|alu_rf_i|Add5~78 ;
wire \cpu|dp|alu_rf_i|Add5~82 ;
wire \cpu|dp|alu_rf_i|Add5~86 ;
wire \cpu|dp|alu_rf_i|Add5~90 ;
wire \cpu|dp|alu_rf_i|Add5~94 ;
wire \cpu|dp|alu_rf_i|Add5~73_sumout ;
wire \cpu|dp|alu_rf_i|Add5~93_sumout ;
wire \cpu|dp|alu_rf_i|Add5~89_sumout ;
wire \cpu|dp|alu_rf_i|Add5~85_sumout ;
wire \cpu|dp|alu_rf_i|Add5~81_sumout ;
wire \cpu|dp|alu_rf_i|Add5~77_sumout ;
wire \cpu|dp|data_to_mem_store[4]~7_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a116~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a84~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a68~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a100~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ;
wire \cpu|dp|instruction_reg_i|op_code_flopr|q[3]~0_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[4]~7_combout ;
wire \cpu|dp|alu_rf_i|Add5~14 ;
wire \cpu|dp|alu_rf_i|Add5~18 ;
wire \cpu|dp|alu_rf_i|Add5~22 ;
wire \cpu|dp|alu_rf_i|Add5~26 ;
wire \cpu|dp|alu_rf_i|Add5~30 ;
wire \cpu|dp|alu_rf_i|Add5~34 ;
wire \cpu|dp|alu_rf_i|Add5~38 ;
wire \cpu|dp|alu_rf_i|Add5~42 ;
wire \cpu|dp|alu_rf_i|Add5~46 ;
wire \cpu|dp|alu_rf_i|Add5~50 ;
wire \cpu|dp|alu_rf_i|Add5~54 ;
wire \cpu|dp|alu_rf_i|Add5~58 ;
wire \cpu|dp|alu_rf_i|Add5~62 ;
wire \cpu|dp|alu_rf_i|Add5~9_sumout ;
wire \cpu|dp|alu_rf_i|Selector8~0_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[13]~5_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[12]~4_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[11]~3_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[10]~2_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[8]~0_combout ;
wire \cpu|dp|alu_rf_i|Add0~66_cout ;
wire \cpu|dp|alu_rf_i|Add0~14 ;
wire \cpu|dp|alu_rf_i|Add0~18 ;
wire \cpu|dp|alu_rf_i|Add0~22 ;
wire \cpu|dp|alu_rf_i|Add0~26 ;
wire \cpu|dp|alu_rf_i|Add0~30 ;
wire \cpu|dp|alu_rf_i|Add0~34 ;
wire \cpu|dp|alu_rf_i|Add0~38 ;
wire \cpu|dp|alu_rf_i|Add0~42 ;
wire \cpu|dp|alu_rf_i|Add0~46 ;
wire \cpu|dp|alu_rf_i|Add0~50 ;
wire \cpu|dp|alu_rf_i|Add0~54 ;
wire \cpu|dp|alu_rf_i|Add0~58 ;
wire \cpu|dp|alu_rf_i|Add0~62 ;
wire \cpu|dp|alu_rf_i|Add0~9_sumout ;
wire \cpu|dp|alu_rf_i|Selector7~2_combout ;
wire \cpu|dp|alu_rf_i|Selector20~1_combout ;
wire \cpu|dp|alu_rf_i|Selector8~4_combout ;
wire \cpu|dp|alu_rf_i|Add3~26 ;
wire \cpu|dp|alu_rf_i|Add3~30 ;
wire \cpu|dp|alu_rf_i|Add3~10 ;
wire \cpu|dp|alu_rf_i|Add3~14 ;
wire \cpu|dp|alu_rf_i|Add3~46 ;
wire \cpu|dp|alu_rf_i|Add3~50 ;
wire \cpu|dp|alu_rf_i|Add3~54 ;
wire \cpu|dp|alu_rf_i|Add3~58 ;
wire \cpu|dp|alu_rf_i|Add3~62 ;
wire \cpu|dp|alu_rf_i|Add3~34 ;
wire \cpu|dp|alu_rf_i|Add3~38 ;
wire \cpu|dp|alu_rf_i|Add3~42 ;
wire \cpu|dp|alu_rf_i|Add3~18 ;
wire \cpu|dp|alu_rf_i|Add3~21_sumout ;
wire \cpu|dp|alu_rf_i|Selector8~5_combout ;
wire \cpu|dp|alu_rf_i|Selector8~6_combout ;
wire \cpu|dp|reg_write_src_mux|Mux2~1_combout ;
wire \cpu|dp|data_to_mem_store[13]~3_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a109~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a77~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a93~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a125~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux2~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux2~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a4 ;
wire \cpu|dp|reg_B_flopr|q~8_combout ;
wire \cpu|dp|pc_counter_i|Add0~26 ;
wire \cpu|dp|pc_counter_i|Add0~29_sumout ;
wire \cpu|dp|pc_flopenr|q~8_combout ;
wire \cpu|dp|pc_counter_i|Add0~30 ;
wire \cpu|dp|pc_counter_i|Add0~34 ;
wire \cpu|dp|pc_counter_i|Add0~37_sumout ;
wire \cpu|dp|pc_flopenr|q~10_combout ;
wire \cpu|dp|pc_counter_i|Add0~38 ;
wire \cpu|dp|pc_counter_i|Add0~41_sumout ;
wire \cpu|dp|pc_flopenr|q~11_combout ;
wire \cpu|dp|pc_counter_i|Add0~42 ;
wire \cpu|dp|pc_counter_i|Add0~46 ;
wire \cpu|dp|pc_counter_i|Add0~49_sumout ;
wire \cpu|dp|pc_flopenr|q~13_combout ;
wire \cpu|dp|alu_rf_i|Add3~33_sumout ;
wire \cpu|dp|alu_rf_i|Selector14~0_combout ;
wire \cpu|dp|alu_rf_i|Selector12~6_combout ;
wire \cpu|dp|alu_rf_i|Selector12~7_combout ;
wire \cpu|dp|alu_rf_i|Add5~49_sumout ;
wire \cpu|dp|alu_rf_i|Selector11~3_combout ;
wire \cpu|dp|alu_rf_i|Add0~49_sumout ;
wire \cpu|dp|alu_rf_i|Selector12~3_combout ;
wire \cpu|dp|alu_rf_i|Selector11~2_combout ;
wire \cpu|dp|alu_rf_i|Selector11~4_combout ;
wire \cpu|dp|alu_rf_i|Selector11~5_combout ;
wire \cpu|dp|alu_rf_i|Selector12~2_combout ;
wire \cpu|dp|alu_rf_i|Selector12~4_combout ;
wire \cpu|dp|alu_rf_i|Selector12~8_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux6~1_combout ;
wire \cpu|dp|reg_write_src_mux|Mux6~0_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a3 ;
wire \cpu|dp|reg_B_flopr|q~7_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[3]~13_combout ;
wire \cpu|dp|alu_rf_i|Selector14~7_combout ;
wire \cpu|dp|alu_rf_i|Add0~29_sumout ;
wire \cpu|dp|alu_rf_i|Selector17~8_combout ;
wire \cpu|dp|alu_rf_i|Selector14~9_combout ;
wire \cpu|dp|alu_rf_i|Selector14~8_combout ;
wire \cpu|dp|alu_rf_i|Selector17~4_combout ;
wire \cpu|dp|alu_rf_i|Selector14~6_combout ;
wire \cpu|dp|alu_rf_i|Selector17~2_combout ;
wire \cpu|dp|alu_rf_i|Add5~29_sumout ;
wire \cpu|dp|alu_rf_i|Selector17~1_combout ;
wire \cpu|dp|alu_rf_i|Selector15~0_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~11_combout ;
wire \cpu|dp|alu_rf_i|Add3~45_sumout ;
wire \cpu|dp|alu_rf_i|Selector17~0_combout ;
wire \cpu|dp|alu_rf_i|Selector17~3_combout ;
wire \cpu|dp|reg_write_src_mux|Mux11~1_combout ;
wire \cpu|dp|reg_write_src_mux|Mux11~0_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a2 ;
wire \cpu|dp|reg_B_flopr|q~6_combout ;
wire \cpu|dp|pc_flopenr|q~6_combout ;
wire \cpu|dp|pc_counter_i|Add0~22 ;
wire \cpu|dp|pc_counter_i|Add0~25_sumout ;
wire \cpu|dp|pc_flopenr|q~7_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[3]~13_combout ;
wire \cpu|dp|alu_rf_i|Selector12~0_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~0_combout ;
wire \cpu|dp|alu_rf_i|Selector20~5_combout ;
wire \cpu|dp|alu_rf_i|Selector20~4_combout ;
wire \cpu|dp|alu_rf_i|Selector18~0_combout ;
wire \cpu|dp|alu_rf_i|Selector11~1_combout ;
wire \cpu|dp|alu_rf_i|Selector20~2_combout ;
wire \cpu|dp|alu_rf_i|Selector20~3_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~3_combout ;
wire \cpu|dp|alu_rf_i|Add3~13_sumout ;
wire \cpu|dp|alu_rf_i|Selector18~3_combout ;
wire \cpu|dp|alu_rf_i|Selector20~7_combout ;
wire \cpu|dp|alu_rf_i|Selector20~9_combout ;
wire \cpu|dp|alu_rf_i|Add5~25_sumout ;
wire \cpu|dp|alu_rf_i|Add0~25_sumout ;
wire \cpu|dp|alu_rf_i|Selector18~1_combout ;
wire \cpu|dp|alu_rf_i|Selector18~2_combout ;
wire \cpu|dp|alu_rf_i|Selector18~4_combout ;
wire \cpu|dp|reg_write_src_mux|Mux12~1_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux12~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux12~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a6 ;
wire \cpu|dp|reg_B_flopr|q~10_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[6]~9_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~4_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~5_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~6_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[14]~6_combout ;
wire \cpu|dp|alu_rf_i|Selector7~6_combout ;
wire \cpu|dp|alu_rf_i|Selector7~7_combout ;
wire \cpu|dp|alu_rf_i|Selector7~8_combout ;
wire \cpu|dp|alu_rf_i|Add5~74 ;
wire \cpu|dp|alu_rf_i|Add5~69_sumout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[38]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a14 ;
wire \cpu|dp|reg_B_flopr|q~2_combout ;
wire \cpu|dp|alu_rf_i|Add5~10 ;
wire \cpu|dp|alu_rf_i|Add5~5_sumout ;
wire \cpu|dp|alu_rf_i|Selector7~5_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[14]~6_combout ;
wire \cpu|dp|alu_rf_i|Add0~10 ;
wire \cpu|dp|alu_rf_i|Add0~5_sumout ;
wire \cpu|dp|alu_rf_i|Selector7~9_combout ;
wire \cpu|dp|alu_rf_i|Add3~22 ;
wire \cpu|dp|alu_rf_i|Add3~1_sumout ;
wire \cpu|dp|alu_rf_i|Selector7~10_combout ;
wire \cpu|dp|alu_rf_i|Selector7~11_combout ;
wire \cpu|dp|pc_flopenr|q~2_combout ;
wire \cpu|dp|pc_counter_i|Add0~6 ;
wire \cpu|dp|pc_counter_i|Add0~1_sumout ;
wire \cpu|dp|pc_flopenr|q~0_combout ;
wire \cpu|dp|alu_rf_i|Add3~2 ;
wire \cpu|dp|alu_rf_i|Add3~5_sumout ;
wire \cpu|dp|alu_A_mux|mux2_output[15]~15_combout ;
wire \cpu|dp|alu_rf_i|Selector6~5_combout ;
wire \cpu|dp|alu_rf_i|Add5~70 ;
wire \cpu|dp|alu_rf_i|Add5~65_sumout ;
wire \cpu|dp|alu_rf_i|Add5~6 ;
wire \cpu|dp|alu_rf_i|Add5~1_sumout ;
wire \cpu|dp|alu_rf_i|Selector6~2_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~1_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~2_combout ;
wire \cpu|dp|alu_rf_i|Selector6~3_combout ;
wire \cpu|dp|alu_rf_i|Selector6~4_combout ;
wire \cpu|dp|alu_rf_i|Add0~6 ;
wire \cpu|dp|alu_rf_i|Add0~1_sumout ;
wire \cpu|dp|alu_rf_i|Selector6~1_combout ;
wire \cpu|dp|alu_rf_i|Selector6~6_combout ;
wire \cpu|dp|reg_write_src_mux|Mux0~1_combout ;
wire \cpu|dp|reg_write_src_mux|Mux0~0_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a95~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a79~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a127~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a111~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux0~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[40]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a15 ;
wire \cpu|dp|reg_B_flopr|q~1_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[15]~15_combout ;
wire \cpu|dp|alu_rf_i|Selector3~0_combout ;
wire \cpu|dp|alu_rf_i|Selector2~0_combout ;
wire \cpu|dp|alu_rf_i|Selector19~0_combout ;
wire \cpu|dp|alu_rf_i|Add0~21_sumout ;
wire \cpu|dp|alu_rf_i|Selector19~1_combout ;
wire \cpu|dp|alu_rf_i|Add5~21_sumout ;
wire \cpu|dp|alu_rf_i|Selector19~2_combout ;
wire \cpu|dp|alu_rf_i|Add3~9_sumout ;
wire \cpu|dp|alu_rf_i|Selector19~3_combout ;
wire \cpu|dp|alu_rf_i|Selector19~4_combout ;
wire \cpu|dp|reg_write_src_mux|Mux13~1_combout ;
wire \cpu|dp|reg_write_src_mux|Mux13~0_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux13~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a2 ;
wire \cpu|dp|reg_A_flopr|q~10_combout ;
wire \cpu|dp|data_to_mem_store[2]~9_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a82~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a98~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a66~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a114~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout ;
wire \cpu|dp|instruction_reg_i|B_index_flopr|q~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a7 ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[24]~feeder_combout ;
wire \cpu|dp|reg_B_flopr|q~11_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[7]~10_combout ;
wire \cpu|dp|alu_rf_i|Selector14~12_combout ;
wire \cpu|dp|alu_rf_i|Selector14~13_combout ;
wire \cpu|dp|alu_rf_i|Add3~57_sumout ;
wire \cpu|dp|alu_rf_i|Add5~41_sumout ;
wire \cpu|dp|alu_rf_i|Selector14~14_combout ;
wire \cpu|dp|alu_rf_i|Selector14~10_combout ;
wire \cpu|dp|alu_rf_i|Add0~41_sumout ;
wire \cpu|dp|alu_rf_i|Selector14~11_combout ;
wire \cpu|dp|alu_rf_i|Selector14~15_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a87~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a103~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a71~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a119~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux8~1_combout ;
wire \cpu|dp|reg_write_src_mux|Mux8~0_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[24]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a7 ;
wire \cpu|dp|reg_A_flopr|q~11_combout ;
wire \cpu|dp|reg_A_flopr|q[7]~feeder_combout ;
wire \cpu|dp|data_to_mem_store[7]~10_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ;
wire \cpu|cont|Selector13~1_combout ;
wire \cpu|cont|Selector13~0_combout ;
wire \cpu|cont|Selector13~2_combout ;
wire \cpu|cont|Selector13~3_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \cpu|dp|reg_A_flopr|q~2_combout ;
wire \cpu|dp|data_to_mem_store[0]~1_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a64~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a112~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a80~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a96~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout ;
wire \cpu|dp|instruction_reg_i|B_index_flopr|q~0_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[0]~11_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~10_combout ;
wire \cpu|dp|alu_rf_i|Add5~13_sumout ;
wire \cpu|dp|alu_rf_i|Add3~25_sumout ;
wire \cpu|dp|alu_rf_i|Selector3~4_combout ;
wire \cpu|dp|alu_rf_i|always0~3_combout ;
wire \cpu|dp|alu_rf_i|Selector3~5_combout ;
wire \cpu|dp|alu_rf_i|Selector3~2_combout ;
wire \cpu|dp|alu_rf_i|Add0~13_sumout ;
wire \cpu|dp|alu_rf_i|Selector3~1_combout ;
wire \cpu|dp|alu_rf_i|Selector3~3_combout ;
wire \cpu|dp|alu_rf_i|Selector3~6_combout ;
wire \cpu|dp|reg_write_src_mux|Mux15~1_combout ;
wire \cpu|dp|reg_write_src_mux|Mux15~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[10]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \cpu|dp|reg_B_flopr|q~4_combout ;
wire \cpu|dp|pc_flopenr|q~4_combout ;
wire \cpu|dp|pc_counter_i|Add0~14 ;
wire \cpu|dp|pc_counter_i|Add0~17_sumout ;
wire \cpu|dp|pc_flopenr|q~5_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[1]~14_combout ;
wire \cpu|dp|alu_rf_i|Selector20~6_combout ;
wire \cpu|dp|alu_rf_i|Add5~17_sumout ;
wire \cpu|dp|alu_rf_i|Add0~17_sumout ;
wire \cpu|dp|alu_rf_i|Selector20~8_combout ;
wire \cpu|dp|alu_rf_i|Selector20~10_combout ;
wire \cpu|dp|alu_rf_i|Add3~29_sumout ;
wire \cpu|dp|alu_rf_i|Selector20~11_combout ;
wire \cpu|dp|alu_rf_i|Selector20~12_combout ;
wire \cpu|dp|reg_write_src_mux|Mux14~1_combout ;
wire \cpu|dp|reg_write_src_mux|Mux14~0_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux14~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[12]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a1 ;
wire \cpu|dp|reg_A_flopr|q~1_combout ;
wire \cpu|dp|reg_A_flopr|q[1]~feeder_combout ;
wire \cpu|dp|data_to_mem_store[1]~0_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a65~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a81~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a97~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a113~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0_combout ;
wire \cpu|dp|instruction_reg_i|B_index_flopr|q~1_combout ;
wire \cpu|dp|reg_B_flopr|q~0_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[20]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a5 ;
wire \cpu|dp|reg_B_flopr|q~9_combout ;
wire \cpu|dp|alu_rf_i|Add3~49_sumout ;
wire \cpu|dp|alu_rf_i|Add5~33_sumout ;
wire \cpu|dp|alu_rf_i|Selector16~0_combout ;
wire \cpu|dp|alu_rf_i|Add0~33_sumout ;
wire \cpu|dp|alu_rf_i|Selector16~6_combout ;
wire \cpu|dp|alu_rf_i|Selector16~2_combout ;
wire \cpu|dp|alu_rf_i|Selector16~1_combout ;
wire \cpu|dp|pc_flopenr|q~9_combout ;
wire \cpu|dp|pc_counter_i|Add0~33_sumout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux10~1_combout ;
wire \cpu|dp|reg_write_src_mux|Mux10~0_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[20]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a5 ;
wire \cpu|dp|reg_A_flopr|q~13_combout ;
wire \cpu|dp|data_to_mem_store[5]~12_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a117~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a69~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a101~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a85~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0_combout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ;
wire \cpu|cont|Selector11~2_combout ;
wire \cpu|cont|Selector11~3_combout ;
wire \cpu|dp|alu_rf_i|Selector14~4_combout ;
wire \cpu|dp|alu_rf_i|Selector15~2_combout ;
wire \cpu|dp|alu_rf_i|Selector15~4_combout ;
wire \cpu|dp|alu_rf_i|Selector15~3_combout ;
wire \cpu|dp|alu_rf_i|Add0~37_sumout ;
wire \cpu|dp|alu_rf_i|Selector15~1_combout ;
wire \cpu|dp|alu_rf_i|Add3~53_sumout ;
wire \cpu|dp|alu_rf_i|Add5~37_sumout ;
wire \cpu|dp|alu_rf_i|Selector15~5_combout ;
wire \cpu|dp|alu_rf_i|Selector15~6_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a102~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a118~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a70~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a86~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux9~1_combout ;
wire \cpu|dp|reg_write_src_mux|Mux9~0_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[22]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a6 ;
wire \cpu|dp|reg_A_flopr|q~12_combout ;
wire \cpu|dp|data_to_mem_store[6]~11_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ;
wire \cpu|cont|Selector10~0_combout ;
wire \cpu|cont|Selector10~1_combout ;
wire \cpu|dp|alu_rf_i|Selector14~1_combout ;
wire \cpu|dp|alu_rf_i|Selector12~5_combout ;
wire \cpu|dp|alu_rf_i|Add3~37_sumout ;
wire \cpu|dp|alu_rf_i|Selector11~9_combout ;
wire \cpu|dp|alu_rf_i|Add0~53_sumout ;
wire \cpu|dp|alu_rf_i|Selector11~7_combout ;
wire \cpu|dp|alu_rf_i|Selector11~6_combout ;
wire \cpu|dp|alu_rf_i|Selector11~8_combout ;
wire \cpu|dp|alu_rf_i|Add5~53_sumout ;
wire \cpu|dp|alu_rf_i|Selector11~10_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux5~1_combout ;
wire \cpu|dp|reg_write_src_mux|Mux5~0_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a10 ;
wire \cpu|dp|reg_A_flopr|q~14_combout ;
wire \cpu|dp|data_to_mem_store[10]~13_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a74~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a90~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a122~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a106~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout ;
wire \cpu|dp|instruction_reg_i|A_index_flopr|q~2_combout ;
wire \cpu|dp|reg_file|RAM~3_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a3 ;
wire \cpu|dp|reg_A_flopr|q~9_combout ;
wire \cpu|dp|data_to_mem_store[3]~8_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a67~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a115~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a83~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a99~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout ;
wire \cpu|dp|instruction_reg_i|B_index_flopr|q~3_combout ;
wire \cpu|dp|reg_file|RAM~1_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[28]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a9 ;
wire \cpu|dp|reg_B_flopr|q~13_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[9]~1_combout ;
wire \cpu|dp|alu_rf_i|always0~0_combout ;
wire \cpu|dp|alu_rf_i|always0~1_combout ;
wire \cpu|dp|alu_rf_i|always0~2_combout ;
wire \cpu|dp|alu_rf_i|Selector14~2_combout ;
wire \cpu|dp|alu_rf_i|Selector7~0_combout ;
wire \cpu|dp|alu_rf_i|Add0~61_sumout ;
wire \cpu|dp|alu_rf_i|Selector9~5_combout ;
wire \cpu|dp|alu_rf_i|Selector9~6_combout ;
wire \cpu|dp|alu_rf_i|Add5~61_sumout ;
wire \cpu|dp|alu_rf_i|Selector9~0_combout ;
wire \cpu|dp|alu_rf_i|Selector9~4_combout ;
wire \cpu|dp|alu_rf_i|Add3~17_sumout ;
wire \cpu|dp|alu_rf_i|Selector9~7_combout ;
wire \cpu|dp|alu_rf_i|Selector9~8_combout ;
wire \cpu|dp|alu_rf_i|Selector9~1_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~12_combout ;
wire \cpu|dp|alu_rf_i|Selector9~2_combout ;
wire \cpu|dp|alu_rf_i|Selector9~3_combout ;
wire \cpu|dp|alu_rf_i|Selector9~9_combout ;
wire \cpu|dp|reg_write_src_mux|Mux3~1_combout ;
wire \cpu|dp|reg_write_src_mux|Mux3~0_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a92~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a108~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a76~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a124~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux3~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[34]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a12 ;
wire \cpu|dp|reg_A_flopr|q~5_combout ;
wire \cpu|dp|data_to_mem_store[12]~4_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ;
wire \cpu|cont|Selector12~1_combout ;
wire \cpu|dp|alu_rf_i|Decoder0~0_combout ;
wire \cpu|dp|alu_rf_i|Selector11~0_combout ;
wire \cpu|dp|alu_rf_i|Selector12~1_combout ;
wire \cpu|dp|alu_rf_i|Add5~57_sumout ;
wire \cpu|dp|alu_rf_i|Add3~41_sumout ;
wire \cpu|dp|alu_rf_i|Selector10~3_combout ;
wire \cpu|dp|alu_rf_i|Selector10~0_combout ;
wire \cpu|dp|alu_rf_i|Add0~57_sumout ;
wire \cpu|dp|alu_rf_i|Selector10~1_combout ;
wire \cpu|dp|alu_rf_i|Selector10~2_combout ;
wire \cpu|dp|alu_rf_i|Selector10~4_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux4~1_combout ;
wire \cpu|dp|reg_write_src_mux|Mux4~0_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[32]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a11 ;
wire \cpu|dp|reg_A_flopr|q~7_combout ;
wire \cpu|dp|data_to_mem_store[11]~6_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a123~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a107~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a75~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a91~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout ;
wire \cpu|dp|instruction_reg_i|A_index_flopr|q~3_combout ;
wire \cpu|dp|reg_A_flopr|q~0_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[40]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a15 ;
wire \cpu|dp|reg_A_flopr|q~6_combout ;
wire \cpu|dp|data_to_mem_store[15]~5_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ;
wire \cpu|cont|Selector9~3_combout ;
wire \cpu|dp|alu_rf_i|Decoder0~1_combout ;
wire \cpu|dp|alu_rf_i|Decoder0~2_combout ;
wire \cpu|dp|alu_rf_i|l_flag~combout ;
wire \cpu|dp|alu_rf_i|LessThan1~0_combout ;
wire \cpu|dp|alu_rf_i|Equal1~0_combout ;
wire \cpu|dp|alu_rf_i|LessThan1~1_combout ;
wire \cpu|dp|alu_rf_i|Equal1~4_combout ;
wire \cpu|dp|alu_rf_i|Equal1~3_combout ;
wire \cpu|dp|alu_rf_i|Equal1~5_combout ;
wire \cpu|dp|alu_rf_i|Equal1~1_combout ;
wire \cpu|dp|alu_rf_i|Equal1~2_combout ;
wire \cpu|dp|alu_rf_i|Equal1~6_combout ;
wire \cpu|dp|alu_rf_i|z_flag~combout ;
wire \cpu|cont|Mux0~1_combout ;
wire \cpu|dp|alu_rf_i|Selector0~0_combout ;
wire \cpu|dp|alu_rf_i|alu_out~0_combout ;
wire \cpu|dp|alu_rf_i|always0~6_combout ;
wire \cpu|dp|alu_rf_i|always0~7_combout ;
wire \cpu|dp|alu_rf_i|always0~5_combout ;
wire \cpu|dp|alu_rf_i|always0~8_combout ;
wire \cpu|dp|alu_rf_i|always0~4_combout ;
wire \cpu|dp|alu_rf_i|Selector4~0_combout ;
wire \cpu|dp|alu_rf_i|Selector4~4_combout ;
wire \cpu|dp|alu_rf_i|Add3~61_sumout ;
wire \cpu|dp|alu_rf_i|Selector4~1_combout ;
wire \cpu|dp|alu_rf_i|LessThan1~8_combout ;
wire \cpu|dp|alu_rf_i|LessThan1~6_combout ;
wire \cpu|dp|alu_rf_i|LessThan1~7_combout ;
wire \cpu|dp|alu_rf_i|LessThan1~4_combout ;
wire \cpu|dp|alu_rf_i|LessThan1~2_combout ;
wire \cpu|dp|alu_rf_i|LessThan1~3_combout ;
wire \cpu|dp|alu_rf_i|LessThan1~5_combout ;
wire \cpu|dp|alu_rf_i|LessThan1~9_combout ;
wire \cpu|dp|alu_rf_i|Selector4~3_combout ;
wire \cpu|dp|alu_rf_i|Selector4~2_combout ;
wire \cpu|dp|alu_rf_i|c_flag~combout ;
wire \cpu|dp|alu_rf_i|Selector5~0_combout ;
wire \cpu|dp|alu_rf_i|f_flag~combout ;
wire \cpu|cont|Mux0~2_combout ;
wire \cpu|dp|alu_rf_i|n_flag~0_combout ;
wire \cpu|dp|alu_rf_i|n_flag~combout ;
wire \cpu|cont|Mux0~0_combout ;
wire \cpu|cont|pc_src[0]~1_combout ;
wire \cpu|cont|pc_src[0]~2_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~13_combout ;
wire \cpu|dp|alu_rf_i|Add0~45_sumout ;
wire \cpu|dp|alu_rf_i|Selector13~2_combout ;
wire \cpu|dp|alu_rf_i|Selector13~1_combout ;
wire \cpu|dp|alu_rf_i|Selector13~3_combout ;
wire \cpu|dp|alu_rf_i|Selector13~0_combout ;
wire \cpu|dp|alu_rf_i|Selector13~5_combout ;
wire \cpu|dp|alu_rf_i|Add5~45_sumout ;
wire \cpu|dp|alu_rf_i|Selector13~4_combout ;
wire \cpu|dp|alu_rf_i|Selector13~6_combout ;
wire \cpu|dp|alu_rf_i|Selector13~7_combout ;
wire \cpu|dp|pc_flopenr|q~12_combout ;
wire \cpu|dp|pc_counter_i|Add0~45_sumout ;
wire \cpu|dp|reg_write_src_mux|Mux7~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux7~1_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux7~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[26]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a8 ;
wire \cpu|dp|reg_A_flopr|q~16_combout ;
wire \cpu|dp|data_to_mem_store[8]~15_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a104~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a88~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a120~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a72~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout ;
wire \cpu|dp|instruction_reg_i|A_index_flopr|q~0_combout ;
wire \cpu|dp|reg_file|RAM~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[28]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a9 ;
wire \cpu|dp|reg_A_flopr|q~15_combout ;
wire \cpu|dp|data_to_mem_store[9]~14_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a105~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a121~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a89~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a73~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout ;
wire \cpu|dp|instruction_reg_i|A_index_flopr|q~1_combout ;
wire \cpu|dp|reg_file|RAM~0_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[36]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a13 ;
wire \cpu|dp|reg_B_flopr|q~3_combout ;
wire \cpu|dp|mem_address[13]~4_combout ;
wire \mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ;
wire \cpu|cont|next_state[7]~0_combout ;
wire \cpu|cont|next_state[7]~1_combout ;
wire \cpu|cont|Selector0~1_combout ;
wire \cpu|cont|Selector0~0_combout ;
wire \cpu|cont|Selector0~2_combout ;
wire \cpu|dp|mem_address~1_combout ;
wire \cpu|dp|mem_address[15]~2_combout ;
wire \mem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ;
wire \cpu|cont|state~1_combout ;
wire \cpu|cont|Decoder1~1_combout ;
wire \cpu|cont|state~2_combout ;
wire \cpu|cont|state~7_combout ;
wire \cpu|cont|state~8_combout ;
wire \cpu|cont|state~0_combout ;
wire \cpu|cont|state~9_combout ;
wire \cpu|cont|state~10_combout ;
wire \cpu|cont|state~4_combout ;
wire \cpu|cont|state~5_combout ;
wire \cpu|cont|state~3_combout ;
wire \cpu|cont|state~6_combout ;
wire \cpu|dp|mem_address[14]~3_combout ;
wire \mem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \mx_reg|q[8]~0_combout ;
wire \vga|bit_gen|sprite_f|sprx_r[1]~0_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \mx_reg|q[5]~feeder_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \mx_reg|q[4]~feeder_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \mx_reg|q[3]~feeder_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \mx_reg|q[2]~feeder_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \mx_reg|q[1]~feeder_combout ;
wire \vga|bit_gen|sprite_f|Add1~62_cout ;
wire \vga|bit_gen|sprite_f|Add1~34 ;
wire \vga|bit_gen|sprite_f|Add1~30 ;
wire \vga|bit_gen|sprite_f|Add1~26 ;
wire \vga|bit_gen|sprite_f|Add1~46 ;
wire \vga|bit_gen|sprite_f|Add1~41_sumout ;
wire \vga|bit_gen|sprite_f|Add1~45_sumout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \mx_reg|q[7]~feeder_combout ;
wire \vga|bit_gen|sprite_f|Add1~42 ;
wire \vga|bit_gen|sprite_f|Add1~37_sumout ;
wire \vga|bit_gen|sprite_f|LessThan2~4_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \mx_reg|q[9]~feeder_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \mx_reg|q[8]~feeder_combout ;
wire \vga|bit_gen|sprite_f|Add1~38 ;
wire \vga|bit_gen|sprite_f|Add1~58 ;
wire \vga|bit_gen|sprite_f|Add1~53_sumout ;
wire \vga|bit_gen|sprite_f|Add1~57_sumout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \vga|bit_gen|sprite_f|Add1~54 ;
wire \vga|bit_gen|sprite_f|Add1~49_sumout ;
wire \vga|bit_gen|sprite_f|LessThan2~6_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \vga|bit_gen|sprite_f|Add1~50 ;
wire \vga|bit_gen|sprite_f|Add1~21_sumout ;
wire \vga|bit_gen|sprite_f|LessThan2~7_combout ;
wire \vga|bit_gen|sprite_f|LessThan2~12_combout ;
wire \vga|bit_gen|sprite_f|LessThan2~5_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \vga|bit_gen|sprite_f|Add1~22 ;
wire \vga|bit_gen|sprite_f|Add1~9_sumout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \mx_reg|q[13]~feeder_combout ;
wire \vga|bit_gen|sprite_f|Add1~10 ;
wire \vga|bit_gen|sprite_f|Add1~5_sumout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \mx_reg|q[14]~feeder_combout ;
wire \vga|bit_gen|sprite_f|Add1~6 ;
wire \vga|bit_gen|sprite_f|Add1~1_sumout ;
wire \vga|bit_gen|sprite_f|LessThan2~0_combout ;
wire \vga|bit_gen|sprite_f|LessThan2~13_combout ;
wire \vga|bit_gen|sprite_f|Add1~25_sumout ;
wire \vga|bit_gen|sprite_f|Add1~29_sumout ;
wire \vga|bit_gen|sprite_f|LessThan2~3_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \mx_reg|q[0]~feeder_combout ;
wire \vga|bit_gen|sprite_f|Add1~33_sumout ;
wire \vga|bit_gen|sprite_f|LessThan2~2_combout ;
wire \vga|bit_gen|sprite_f|LessThan2~11_combout ;
wire \mem|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \vga|bit_gen|sprite_f|Add1~2 ;
wire \vga|bit_gen|sprite_f|Add1~13_sumout ;
wire \vga|bit_gen|sprite_f|Add1~14 ;
wire \vga|bit_gen|sprite_f|Add1~17_sumout ;
wire \vga|bit_gen|sprite_f|LessThan2~1_combout ;
wire \vga|bit_gen|sprite_f|LessThan2~8_combout ;
wire \vga|bit_gen|sprite_f|LessThan2~9_combout ;
wire \vga|bit_gen|sprite_f|LessThan2~10_combout ;
wire \vga|bit_gen|sprite_f|state~22_combout ;
wire \vga|bit_gen|sprite_f|state.WAIT_POS~q ;
wire \vga|bit_gen|sprite_f|bmap_x~3_combout ;
wire \vga|bit_gen|sprite_f|cnt_x~3_combout ;
wire \vga|bit_gen|sprite_f|cnt_x[3]~1_combout ;
wire \vga|bit_gen|sprite_f|cnt_x~2_combout ;
wire \vga|bit_gen|sprite_f|cnt_x~0_combout ;
wire \vga|bit_gen|sprite_f|bmap_x[1]~0_combout ;
wire \vga|bit_gen|sprite_f|bmap_x[1]~1_combout ;
wire \vga|bit_gen|sprite_f|bmap_x~4_combout ;
wire \vga|bit_gen|sprite_f|bmap_x[1]~feeder_combout ;
wire \vga|bit_gen|sprite_f|bmap_x~2_combout ;
wire \vga|bit_gen|sprite_f|state~17_combout ;
wire \vga|bit_gen|sprite_f|bmap_x~5_combout ;
wire \vga|bit_gen|sprite_f|state~18_combout ;
wire \vga|bit_gen|sprite_f|state~20_combout ;
wire \vga|bit_gen|sprite_f|state~21_combout ;
wire \vga|bit_gen|sprite_f|state.SPR_LINE~q ;
wire \vga|bit_gen|sprite_f|Add3~22_cout ;
wire \vga|bit_gen|sprite_f|Add3~23 ;
wire \vga|bit_gen|sprite_f|Add3~2 ;
wire \vga|bit_gen|sprite_f|Add3~3 ;
wire \vga|bit_gen|sprite_f|Add3~18 ;
wire \vga|bit_gen|sprite_f|Add3~19 ;
wire \vga|bit_gen|sprite_f|Add3~6 ;
wire \vga|bit_gen|sprite_f|Add3~7 ;
wire \vga|bit_gen|sprite_f|Add3~9_sumout ;
wire \vga|bit_gen|sprite_f|Add3~5_sumout ;
wire \vga|bit_gen|sprite_f|Add3~17_sumout ;
wire \vga|bit_gen|sprite_f|Add4~14 ;
wire \vga|bit_gen|sprite_f|Add4~2 ;
wire \vga|bit_gen|sprite_f|Add4~5_sumout ;
wire \vga|bit_gen|sprite_f|Add5~17_sumout ;
wire \vga|bit_gen|sprite_f|Add3~1_sumout ;
wire \vga|bit_gen|sprite_f|spr_rom_addr~4_combout ;
wire \vga|bit_gen|sprite_f|Add5~18 ;
wire \vga|bit_gen|sprite_f|Add5~13_sumout ;
wire \vga|bit_gen|sprite_f|Add4~13_sumout ;
wire \vga|bit_gen|sprite_f|spr_rom_addr~3_combout ;
wire \vga|bit_gen|sprite_f|Add5~14 ;
wire \vga|bit_gen|sprite_f|Add5~1_sumout ;
wire \vga|bit_gen|sprite_f|Add4~1_sumout ;
wire \vga|bit_gen|sprite_f|spr_rom_addr~0_combout ;
wire \vga|bit_gen|sprite_f|Add5~2 ;
wire \vga|bit_gen|sprite_f|Add5~5_sumout ;
wire \vga|bit_gen|sprite_f|spr_rom_addr~1_combout ;
wire \vga|bit_gen|sprite_f|Add5~6 ;
wire \vga|bit_gen|sprite_f|Add5~9_sumout ;
wire \vga|bit_gen|sprite_f|Add3~10 ;
wire \vga|bit_gen|sprite_f|Add3~11 ;
wire \vga|bit_gen|sprite_f|Add3~13_sumout ;
wire \vga|bit_gen|sprite_f|Add4~6 ;
wire \vga|bit_gen|sprite_f|Add4~9_sumout ;
wire \vga|bit_gen|sprite_f|spr_rom_addr~2_combout ;
wire \vga|bit_gen|sprite_f|Add5~10 ;
wire \vga|bit_gen|sprite_f|Add5~21_sumout ;
wire \vga|bit_gen|sprite_f|Add3~14 ;
wire \vga|bit_gen|sprite_f|Add3~15 ;
wire \vga|bit_gen|sprite_f|Add3~25_sumout ;
wire \vga|bit_gen|sprite_f|Add4~10 ;
wire \vga|bit_gen|sprite_f|Add4~17_sumout ;
wire \vga|bit_gen|sprite_f|spr_rom_addr~5_combout ;
wire \vga|bit_gen|sprite_f|Add5~22 ;
wire \vga|bit_gen|sprite_f|Add5~25_sumout ;
wire \vga|bit_gen|sprite_f|Add3~26 ;
wire \vga|bit_gen|sprite_f|Add3~27 ;
wire \vga|bit_gen|sprite_f|Add3~29_sumout ;
wire \vga|bit_gen|sprite_f|Add4~18 ;
wire \vga|bit_gen|sprite_f|Add4~21_sumout ;
wire \vga|bit_gen|sprite_f|spr_rom_addr~6_combout ;
wire \vga|bit_gen|sprite_f|spr_rom|memory~5_combout ;
wire \vga|bit_gen|sprite_f|Add5~26 ;
wire \vga|bit_gen|sprite_f|Add5~29_sumout ;
wire \vga|bit_gen|sprite_f|Add3~30 ;
wire \vga|bit_gen|sprite_f|Add3~31 ;
wire \vga|bit_gen|sprite_f|Add3~33_sumout ;
wire \vga|bit_gen|sprite_f|Add4~22 ;
wire \vga|bit_gen|sprite_f|Add4~25_sumout ;
wire \vga|bit_gen|sprite_f|spr_rom_addr~7_combout ;
wire \vga|bit_gen|sprite_f|spr_rom|memory~4_combout ;
wire \vga|bit_gen|sprite_f|spr_rom|memory~6_combout ;
wire \vga|bit_gen|sprite_f|state~19_combout ;
wire \vga|bit_gen|sprite_f|state.WAIT_DATA~q ;
wire \vga|bit_gen|sprite_f|spr_rom|memory~1_combout ;
wire \vga|bit_gen|sprite_f|spr_rom|memory~2_combout ;
wire \vga|bit_gen|sprite_f|spr_rom|memory~0_combout ;
wire \vga|bit_gen|sprite_f|spr_rom|memory~3_combout ;
wire \vga|bit_gen|sprite_f|Selector25~0_combout ;
wire \vga|bit_gen|sprite_f|spr_rom|memory~7_combout ;
wire \vga|bit_gen|sprite_f|Selector24~0_combout ;
wire \vga|bit_gen|sprite_f|Selector26~0_combout ;
wire \vga|bit_gen|sprite_f|drawing~q ;
wire \vga|bit_gen|always0~0_combout ;
wire \vga|bit_gen|sprite_f2|Add5~13_sumout ;
wire \vga|bit_gen|sprite_f2|spr_rom_addr[0]~feeder_combout ;
wire \vga|bit_gen|sprite_f2|Add5~14 ;
wire \vga|bit_gen|sprite_f2|Add5~9_sumout ;
wire \vga|bit_gen|sprite_f2|spr_rom_addr[1]~feeder_combout ;
wire \vga|bit_gen|sprite_f3|Add3~9_sumout ;
wire \vga|bit_gen|sprite_f2|Add5~10 ;
wire \vga|bit_gen|sprite_f2|Add5~5_sumout ;
wire \vga|bit_gen|sprite_f2|spr_rom_addr[2]~feeder_combout ;
wire \vga|bit_gen|sprite_f3|Add3~10 ;
wire \vga|bit_gen|sprite_f3|Add3~5_sumout ;
wire \vga|bit_gen|sprite_f2|Add5~6 ;
wire \vga|bit_gen|sprite_f2|Add5~29_sumout ;
wire \vga|bit_gen|sprite_f2|spr_rom_addr[3]~feeder_combout ;
wire \vga|bit_gen|sprite_f3|Add3~6 ;
wire \vga|bit_gen|sprite_f3|Add3~25_sumout ;
wire \vga|bit_gen|sprite_f2|Add5~30 ;
wire \vga|bit_gen|sprite_f2|Add5~17_sumout ;
wire \vga|bit_gen|sprite_f2|spr_rom_addr[4]~feeder_combout ;
wire \vga|bit_gen|sprite_f3|Add3~26 ;
wire \vga|bit_gen|sprite_f3|Add3~13_sumout ;
wire \vga|bit_gen|sprite_f2|Add5~18 ;
wire \vga|bit_gen|sprite_f2|Add5~21_sumout ;
wire \vga|bit_gen|sprite_f2|spr_rom_addr[5]~feeder_combout ;
wire \vga|bit_gen|sprite_f3|Add3~14 ;
wire \vga|bit_gen|sprite_f3|Add3~17_sumout ;
wire \vga|bit_gen|sprite_f2|Add5~22 ;
wire \vga|bit_gen|sprite_f2|Add5~25_sumout ;
wire \vga|bit_gen|sprite_f2|spr_rom_addr[6]~feeder_combout ;
wire \vga|bit_gen|sprite_f3|Add3~18 ;
wire \vga|bit_gen|sprite_f3|Add3~21_sumout ;
wire \vga|bit_gen|sprite_f2|spr_rom|memory~1_combout ;
wire \vga|bit_gen|sprite_f2|Add5~26 ;
wire \vga|bit_gen|sprite_f2|Add5~1_sumout ;
wire \vga|bit_gen|sprite_f2|spr_rom_addr[7]~feeder_combout ;
wire \vga|bit_gen|sprite_f3|Add3~22 ;
wire \vga|bit_gen|sprite_f3|Add3~1_sumout ;
wire \vga|bit_gen|sprite_f2|spr_rom|memory~0_combout ;
wire \vga|bit_gen|sprite_f2|Selector25~0_combout ;
wire \vga|bit_gen|sprite_f2|Selector25~1_combout ;
wire \vga|bit_gen|sprite_f2|spr_rom|memory~2_combout ;
wire \vga|bit_gen|sprite_f2|Selector24~0_combout ;
wire \vga|bit_gen|sprite_f2|spr_rom|memory~4_combout ;
wire \vga|bit_gen|sprite_f2|spr_rom|memory~3_combout ;
wire \vga|bit_gen|sprite_f2|Selector23~0_combout ;
wire \vga|bit_gen|sprite_f2|Selector23~1_combout ;
wire \vga|bit_gen|sprite_f2|spr_rom|memory~5_combout ;
wire \vga|bit_gen|sprite_f2|Selector22~0_combout ;
wire \vga|bit_gen|always0~1_combout ;
wire \vga|bit_gen|sprite_f3|spr_rom|memory~0_combout ;
wire \vga|bit_gen|sprite_f3|Selector24~0_combout ;
wire \vga|bit_gen|drawing_t1~0_combout ;
wire \vga|bit_gen|drawing_t1~q ;
wire \vga|bit_gen|pixel[1]~1_combout ;
wire \vga|bit_gen|pixel[1]~2_combout ;
wire \vga|bit_gen|pixel[0]~0_combout ;
wire \vga|bit_gen|pixel[3]~5_combout ;
wire \vga|bit_gen|pixel[3]~6_combout ;
wire \vga|bit_gen|pixel[2]~3_combout ;
wire \vga|bit_gen|pixel[2]~4_combout ;
wire \vga|bit_gen|clut_mem|ram~0_combout ;
wire \vga|bit_gen|display_r[4]~0_combout ;
wire \vga|bit_gen|clut_mem|ram~1_combout ;
wire \vga|bit_gen|display_r[5]~1_combout ;
wire \vga|bit_gen|clut_mem|ram~2_combout ;
wire \vga|bit_gen|display_r[6]~2_combout ;
wire \vga|bit_gen|clut_mem|ram~3_combout ;
wire \vga|bit_gen|display_r[7]~3_combout ;
wire \vga|bit_gen|clut_mem|ram~4_combout ;
wire \vga|bit_gen|display_g[4]~0_combout ;
wire \vga|bit_gen|clut_mem|ram~5_combout ;
wire \vga|bit_gen|display_g[5]~1_combout ;
wire \vga|bit_gen|clut_mem|ram~6_combout ;
wire \vga|bit_gen|display_g[6]~2_combout ;
wire \vga|bit_gen|clut_mem|ram~7_combout ;
wire \vga|bit_gen|display_g[7]~3_combout ;
wire \vga|bit_gen|clut_mem|ram~8_combout ;
wire \vga|bit_gen|display_b[4]~0_combout ;
wire \vga|bit_gen|clut_mem|ram~9_combout ;
wire \vga|bit_gen|display_b[5]~1_combout ;
wire \vga|bit_gen|clut_mem|ram~10_combout ;
wire \vga|bit_gen|display_b[6]~2_combout ;
wire \vga|bit_gen|clut_mem|ram~11_combout ;
wire \vga|bit_gen|display_b[7]~3_combout ;
wire [7:0] \vga|bit_gen|vga_r ;
wire [15:0] \cpu|dp|reg_B_flopr|q ;
wire [3:0] \vga|bit_gen|sprite_f|pix ;
wire [3:0] \cpu|dp|instruction_reg_i|B_index_flopr|q ;
wire [3:0] \vga|bit_gen|sprite_f3|pix ;
wire [7:0] \vga|bit_gen|vga_g ;
wire [7:0] \vga|bit_gen|vga_b ;
wire [15:0] \vga|bit_gen|control|v_count ;
wire [7:0] \cpu|cont|state ;
wire [7:0] \vga|bit_gen|sprite_f2|spr_rom_addr ;
wire [15:0] \vga|bit_gen|control|h_count ;
wire [7:0] \cpu|cont|previous_state ;
wire [3:0] \cpu|dp|instruction_reg_i|ext_op_code_flopr|q ;
wire [3:0] \vga|bit_gen|sprite_f2|pix ;
wire [11:0] \vga|bit_gen|clut_mem|data_out ;
wire [7:0] \vga|bit_gen|sprite_f|spr_rom_addr ;
wire [15:0] \mx_reg|q ;
wire [15:0] \cpu|dp|pc_flopenr|q ;
wire [3:0] \cpu|dp|instruction_reg_i|op_code_flopr|q ;
wire [15:0] \cpu|dp|pc_counter_i|incremented_pc ;
wire [3:0] \vga|bit_gen|sprite_f2|bmap_x ;
wire [3:0] \vga|bit_gen|sprite_f2|cnt_x ;
wire [3:0] \vga|bit_gen|sprite_f|bmap_x ;
wire [3:0] \vga|bit_gen|sprite_f|cnt_x ;
wire [15:0] \vga|bit_gen|sprite_f|sprx_r ;
wire [0:40] \cpu|dp|reg_file|RAM_rtl_1_bypass ;
wire [2:0] \vga_counter_i|counter ;
wire [15:0] \cpu|dp|reg_A_flopr|q ;
wire [3:0] \cpu|dp|instruction_reg_i|A_index_flopr|q ;
wire [0:40] \cpu|dp|reg_file|RAM_rtl_0_bypass ;
wire [2:0] \mem|ram_rtl_0|auto_generated|address_reg_a ;
wire [15:0] \cpu|dp|alu_rf_i|alu_out ;

wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [39:0] \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \mem|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;

assign \mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0  = \mem|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  = \mem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a14~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0  = \mem|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0  = \mem|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a12~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0  = \mem|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0  = \mem|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0  = \mem|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0  = \mem|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0  = \mem|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  = \mem|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  = \mem|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  = \mem|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  = \mem|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0  = \mem|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0  = \mem|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a8~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0  = \mem|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a1  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a2  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a3  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a4  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a5  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a6  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a7  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a8  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a9  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a10  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a11  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a12  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a13  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a14  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a15  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a1  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a2  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a3  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a4  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a5  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a6  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a7  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a8  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a9  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a10  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a11  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a12  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a13  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a14  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a15  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \mem|ram_rtl_0|auto_generated|ram_block1a78~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a94~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a110~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a126~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a30~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a46~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a62~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a79~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a95~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a111~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a127~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a31~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a47~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a63~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a70~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a86~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a102~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a118~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a22~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a38~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a54~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a77~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a93~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a109~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a125~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a29~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a45~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a61~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a76~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a92~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a108~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a124~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a28~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a44~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a60~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a68~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a84~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a100~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a116~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a20~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a36~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a52~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a71~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a87~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a103~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a119~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a23~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a39~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a55~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a69~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a85~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a101~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a117~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a21~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a37~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a53~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a64~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a80~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a96~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a112~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a16~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a32~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a48~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a65~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a81~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a97~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a113~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a17~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a33~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a49~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a66~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a82~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a98~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a114~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a18~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a34~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a50~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a67~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a83~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a99~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a115~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a19~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a35~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a51~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a72~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a88~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a104~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a120~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a24~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a40~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a56~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a73~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a89~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a105~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a121~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a25~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a41~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a57~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a74~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a90~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a106~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a122~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a26~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a42~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a58~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a75~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a91~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a107~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a123~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a27~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a43~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \mem|ram_rtl_0|auto_generated|ram_block1a59~portadataout  = \mem|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \vga_clk~output (
	.i(\vga|bit_gen|control|clk_25MHz~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_clk),
	.obar());
// synopsys translate_off
defparam \vga_clk~output .bus_hold = "false";
defparam \vga_clk~output .open_drain_output = "false";
defparam \vga_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \vga_h_sync~output (
	.i(\vga|bit_gen|vga_hsync~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_h_sync),
	.obar());
// synopsys translate_off
defparam \vga_h_sync~output .bus_hold = "false";
defparam \vga_h_sync~output .open_drain_output = "false";
defparam \vga_h_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \vga_v_sync~output (
	.i(\vga|bit_gen|vga_vsync~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_v_sync),
	.obar());
// synopsys translate_off
defparam \vga_v_sync~output .bus_hold = "false";
defparam \vga_v_sync~output .open_drain_output = "false";
defparam \vga_v_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \vga_sync~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_sync),
	.obar());
// synopsys translate_off
defparam \vga_sync~output .bus_hold = "false";
defparam \vga_sync~output .open_drain_output = "false";
defparam \vga_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \vga_blank~output (
	.i(\vga|bit_gen|control|bright~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_blank),
	.obar());
// synopsys translate_off
defparam \vga_blank~output .bus_hold = "false";
defparam \vga_blank~output .open_drain_output = "false";
defparam \vga_blank~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \vga_red[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_red[0]),
	.obar());
// synopsys translate_off
defparam \vga_red[0]~output .bus_hold = "false";
defparam \vga_red[0]~output .open_drain_output = "false";
defparam \vga_red[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \vga_red[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_red[1]),
	.obar());
// synopsys translate_off
defparam \vga_red[1]~output .bus_hold = "false";
defparam \vga_red[1]~output .open_drain_output = "false";
defparam \vga_red[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \vga_red[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_red[2]),
	.obar());
// synopsys translate_off
defparam \vga_red[2]~output .bus_hold = "false";
defparam \vga_red[2]~output .open_drain_output = "false";
defparam \vga_red[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \vga_red[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_red[3]),
	.obar());
// synopsys translate_off
defparam \vga_red[3]~output .bus_hold = "false";
defparam \vga_red[3]~output .open_drain_output = "false";
defparam \vga_red[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \vga_red[4]~output (
	.i(\vga|bit_gen|vga_r [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_red[4]),
	.obar());
// synopsys translate_off
defparam \vga_red[4]~output .bus_hold = "false";
defparam \vga_red[4]~output .open_drain_output = "false";
defparam \vga_red[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \vga_red[5]~output (
	.i(\vga|bit_gen|vga_r [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_red[5]),
	.obar());
// synopsys translate_off
defparam \vga_red[5]~output .bus_hold = "false";
defparam \vga_red[5]~output .open_drain_output = "false";
defparam \vga_red[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \vga_red[6]~output (
	.i(\vga|bit_gen|vga_r [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_red[6]),
	.obar());
// synopsys translate_off
defparam \vga_red[6]~output .bus_hold = "false";
defparam \vga_red[6]~output .open_drain_output = "false";
defparam \vga_red[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \vga_red[7]~output (
	.i(\vga|bit_gen|vga_r [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_red[7]),
	.obar());
// synopsys translate_off
defparam \vga_red[7]~output .bus_hold = "false";
defparam \vga_red[7]~output .open_drain_output = "false";
defparam \vga_red[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \vga_green[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_green[0]),
	.obar());
// synopsys translate_off
defparam \vga_green[0]~output .bus_hold = "false";
defparam \vga_green[0]~output .open_drain_output = "false";
defparam \vga_green[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \vga_green[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_green[1]),
	.obar());
// synopsys translate_off
defparam \vga_green[1]~output .bus_hold = "false";
defparam \vga_green[1]~output .open_drain_output = "false";
defparam \vga_green[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \vga_green[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_green[2]),
	.obar());
// synopsys translate_off
defparam \vga_green[2]~output .bus_hold = "false";
defparam \vga_green[2]~output .open_drain_output = "false";
defparam \vga_green[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \vga_green[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_green[3]),
	.obar());
// synopsys translate_off
defparam \vga_green[3]~output .bus_hold = "false";
defparam \vga_green[3]~output .open_drain_output = "false";
defparam \vga_green[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \vga_green[4]~output (
	.i(\vga|bit_gen|vga_g [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_green[4]),
	.obar());
// synopsys translate_off
defparam \vga_green[4]~output .bus_hold = "false";
defparam \vga_green[4]~output .open_drain_output = "false";
defparam \vga_green[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \vga_green[5]~output (
	.i(\vga|bit_gen|vga_g [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_green[5]),
	.obar());
// synopsys translate_off
defparam \vga_green[5]~output .bus_hold = "false";
defparam \vga_green[5]~output .open_drain_output = "false";
defparam \vga_green[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \vga_green[6]~output (
	.i(\vga|bit_gen|vga_g [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_green[6]),
	.obar());
// synopsys translate_off
defparam \vga_green[6]~output .bus_hold = "false";
defparam \vga_green[6]~output .open_drain_output = "false";
defparam \vga_green[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \vga_green[7]~output (
	.i(\vga|bit_gen|vga_g [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_green[7]),
	.obar());
// synopsys translate_off
defparam \vga_green[7]~output .bus_hold = "false";
defparam \vga_green[7]~output .open_drain_output = "false";
defparam \vga_green[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \vga_blue[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_blue[0]),
	.obar());
// synopsys translate_off
defparam \vga_blue[0]~output .bus_hold = "false";
defparam \vga_blue[0]~output .open_drain_output = "false";
defparam \vga_blue[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \vga_blue[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_blue[1]),
	.obar());
// synopsys translate_off
defparam \vga_blue[1]~output .bus_hold = "false";
defparam \vga_blue[1]~output .open_drain_output = "false";
defparam \vga_blue[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \vga_blue[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_blue[2]),
	.obar());
// synopsys translate_off
defparam \vga_blue[2]~output .bus_hold = "false";
defparam \vga_blue[2]~output .open_drain_output = "false";
defparam \vga_blue[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \vga_blue[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_blue[3]),
	.obar());
// synopsys translate_off
defparam \vga_blue[3]~output .bus_hold = "false";
defparam \vga_blue[3]~output .open_drain_output = "false";
defparam \vga_blue[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \vga_blue[4]~output (
	.i(\vga|bit_gen|vga_b [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_blue[4]),
	.obar());
// synopsys translate_off
defparam \vga_blue[4]~output .bus_hold = "false";
defparam \vga_blue[4]~output .open_drain_output = "false";
defparam \vga_blue[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \vga_blue[5]~output (
	.i(\vga|bit_gen|vga_b [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_blue[5]),
	.obar());
// synopsys translate_off
defparam \vga_blue[5]~output .bus_hold = "false";
defparam \vga_blue[5]~output .open_drain_output = "false";
defparam \vga_blue[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \vga_blue[6]~output (
	.i(\vga|bit_gen|vga_b [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_blue[6]),
	.obar());
// synopsys translate_off
defparam \vga_blue[6]~output .bus_hold = "false";
defparam \vga_blue[6]~output .open_drain_output = "false";
defparam \vga_blue[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \vga_blue[7]~output (
	.i(\vga|bit_gen|vga_b [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_blue[7]),
	.obar());
// synopsys translate_off
defparam \vga_blue[7]~output .bus_hold = "false";
defparam \vga_blue[7]~output .open_drain_output = "false";
defparam \vga_blue[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y67_N24
cyclonev_lcell_comb \vga|bit_gen|control|clk_25MHz~0 (
// Equation(s):
// \vga|bit_gen|control|clk_25MHz~0_combout  = ( !\vga|bit_gen|control|clk_25MHz~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|clk_25MHz~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|clk_25MHz~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|clk_25MHz~0 .extended_lut = "off";
defparam \vga|bit_gen|control|clk_25MHz~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga|bit_gen|control|clk_25MHz~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y66_N53
dffeas \vga|bit_gen|control|clk_25MHz (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|clk_25MHz~0_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|clk_25MHz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|clk_25MHz .is_wysiwyg = "true";
defparam \vga|bit_gen|control|clk_25MHz .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N0
cyclonev_lcell_comb \vga|bit_gen|control|Add1~45 (
// Equation(s):
// \vga|bit_gen|control|Add1~45_sumout  = SUM(( \vga|bit_gen|control|h_count [0] ) + ( VCC ) + ( !VCC ))
// \vga|bit_gen|control|Add1~46  = CARRY(( \vga|bit_gen|control|h_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~45_sumout ),
	.cout(\vga|bit_gen|control|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~45 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~45 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|control|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N21
cyclonev_lcell_comb \vga|bit_gen|control|Add1~9 (
// Equation(s):
// \vga|bit_gen|control|Add1~9_sumout  = SUM(( \vga|bit_gen|control|h_count [7] ) + ( GND ) + ( \vga|bit_gen|control|Add1~2  ))
// \vga|bit_gen|control|Add1~10  = CARRY(( \vga|bit_gen|control|h_count [7] ) + ( GND ) + ( \vga|bit_gen|control|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~9_sumout ),
	.cout(\vga|bit_gen|control|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~9 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|control|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N24
cyclonev_lcell_comb \vga|bit_gen|control|Add1~53 (
// Equation(s):
// \vga|bit_gen|control|Add1~53_sumout  = SUM(( \vga|bit_gen|control|h_count [8] ) + ( GND ) + ( \vga|bit_gen|control|Add1~10  ))
// \vga|bit_gen|control|Add1~54  = CARRY(( \vga|bit_gen|control|h_count [8] ) + ( GND ) + ( \vga|bit_gen|control|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~53_sumout ),
	.cout(\vga|bit_gen|control|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~53 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N26
dffeas \vga|bit_gen|control|h_count[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal0~2_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[8] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N27
cyclonev_lcell_comb \vga|bit_gen|control|Add1~21 (
// Equation(s):
// \vga|bit_gen|control|Add1~21_sumout  = SUM(( \vga|bit_gen|control|h_count [9] ) + ( GND ) + ( \vga|bit_gen|control|Add1~54  ))
// \vga|bit_gen|control|Add1~22  = CARRY(( \vga|bit_gen|control|h_count [9] ) + ( GND ) + ( \vga|bit_gen|control|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~21_sumout ),
	.cout(\vga|bit_gen|control|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~21 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|control|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N29
dffeas \vga|bit_gen|control|h_count[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal0~2_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[9] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N30
cyclonev_lcell_comb \vga|bit_gen|control|Add1~25 (
// Equation(s):
// \vga|bit_gen|control|Add1~25_sumout  = SUM(( \vga|bit_gen|control|h_count [10] ) + ( GND ) + ( \vga|bit_gen|control|Add1~22  ))
// \vga|bit_gen|control|Add1~26  = CARRY(( \vga|bit_gen|control|h_count [10] ) + ( GND ) + ( \vga|bit_gen|control|Add1~22  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~25_sumout ),
	.cout(\vga|bit_gen|control|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~25 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|control|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N32
dffeas \vga|bit_gen|control|h_count[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal0~2_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[10] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N33
cyclonev_lcell_comb \vga|bit_gen|control|Add1~29 (
// Equation(s):
// \vga|bit_gen|control|Add1~29_sumout  = SUM(( \vga|bit_gen|control|h_count [11] ) + ( GND ) + ( \vga|bit_gen|control|Add1~26  ))
// \vga|bit_gen|control|Add1~30  = CARRY(( \vga|bit_gen|control|h_count [11] ) + ( GND ) + ( \vga|bit_gen|control|Add1~26  ))

	.dataa(!\vga|bit_gen|control|h_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~29_sumout ),
	.cout(\vga|bit_gen|control|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~29 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|bit_gen|control|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N35
dffeas \vga|bit_gen|control|h_count[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal0~2_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[11] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N36
cyclonev_lcell_comb \vga|bit_gen|control|Add1~33 (
// Equation(s):
// \vga|bit_gen|control|Add1~33_sumout  = SUM(( \vga|bit_gen|control|h_count [12] ) + ( GND ) + ( \vga|bit_gen|control|Add1~30  ))
// \vga|bit_gen|control|Add1~34  = CARRY(( \vga|bit_gen|control|h_count [12] ) + ( GND ) + ( \vga|bit_gen|control|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~33_sumout ),
	.cout(\vga|bit_gen|control|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~33 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N38
dffeas \vga|bit_gen|control|h_count[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal0~2_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[12] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N39
cyclonev_lcell_comb \vga|bit_gen|control|Add1~37 (
// Equation(s):
// \vga|bit_gen|control|Add1~37_sumout  = SUM(( \vga|bit_gen|control|h_count [13] ) + ( GND ) + ( \vga|bit_gen|control|Add1~34  ))
// \vga|bit_gen|control|Add1~38  = CARRY(( \vga|bit_gen|control|h_count [13] ) + ( GND ) + ( \vga|bit_gen|control|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~37_sumout ),
	.cout(\vga|bit_gen|control|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~37 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N41
dffeas \vga|bit_gen|control|h_count[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal0~2_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[13] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N42
cyclonev_lcell_comb \vga|bit_gen|control|Add1~41 (
// Equation(s):
// \vga|bit_gen|control|Add1~41_sumout  = SUM(( \vga|bit_gen|control|h_count [14] ) + ( GND ) + ( \vga|bit_gen|control|Add1~38  ))
// \vga|bit_gen|control|Add1~42  = CARRY(( \vga|bit_gen|control|h_count [14] ) + ( GND ) + ( \vga|bit_gen|control|Add1~38  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~41_sumout ),
	.cout(\vga|bit_gen|control|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~41 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~41 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|control|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N44
dffeas \vga|bit_gen|control|h_count[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal0~2_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[14] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N45
cyclonev_lcell_comb \vga|bit_gen|control|Add1~13 (
// Equation(s):
// \vga|bit_gen|control|Add1~13_sumout  = SUM(( \vga|bit_gen|control|h_count [15] ) + ( GND ) + ( \vga|bit_gen|control|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~13 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N47
dffeas \vga|bit_gen|control|h_count[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal0~2_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[15] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N15
cyclonev_lcell_comb \vga|bit_gen|control|Equal0~0 (
// Equation(s):
// \vga|bit_gen|control|Equal0~0_combout  = ( !\vga|bit_gen|control|h_count [6] & ( (!\vga|bit_gen|control|h_count [7] & !\vga|bit_gen|control|h_count [5]) ) )

	.dataa(!\vga|bit_gen|control|h_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [5]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal0~0 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal0~0 .lut_mask = 64'hAA00AA0000000000;
defparam \vga|bit_gen|control|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N39
cyclonev_lcell_comb \vga|bit_gen|control|Equal0~1 (
// Equation(s):
// \vga|bit_gen|control|Equal0~1_combout  = ( !\vga|bit_gen|control|h_count [2] & ( (\vga|bit_gen|control|h_count [3] & (!\vga|bit_gen|control|h_count [1] & \vga|bit_gen|control|h_count [8])) ) )

	.dataa(!\vga|bit_gen|control|h_count [3]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [1]),
	.datad(!\vga|bit_gen|control|h_count [8]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal0~1 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal0~1 .lut_mask = 64'h0050005000000000;
defparam \vga|bit_gen|control|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Equal1~1 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Equal1~1_combout  = ( !\vga|bit_gen|control|h_count [0] & ( !\vga|bit_gen|control|h_count [13] & ( (!\vga|bit_gen|control|h_count [11] & (!\vga|bit_gen|control|h_count [14] & (!\vga|bit_gen|control|h_count [12] & 
// !\vga|bit_gen|control|h_count [10]))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [11]),
	.datab(!\vga|bit_gen|control|h_count [14]),
	.datac(!\vga|bit_gen|control|h_count [12]),
	.datad(!\vga|bit_gen|control|h_count [10]),
	.datae(!\vga|bit_gen|control|h_count [0]),
	.dataf(!\vga|bit_gen|control|h_count [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Equal1~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Equal1~1 .lut_mask = 64'h8000000000000000;
defparam \vga|bit_gen|sprite_f3|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Equal1~0 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Equal1~0_combout  = (\vga|bit_gen|control|h_count [4] & \vga|bit_gen|control|h_count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [4]),
	.datad(!\vga|bit_gen|control|h_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Equal1~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Equal1~0 .lut_mask = 64'h000F000F000F000F;
defparam \vga|bit_gen|sprite_f3|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N48
cyclonev_lcell_comb \vga|bit_gen|control|Equal0~2 (
// Equation(s):
// \vga|bit_gen|control|Equal0~2_combout  = ( \vga|bit_gen|sprite_f3|Equal1~0_combout  & ( (!\vga|bit_gen|control|h_count [15] & (\vga|bit_gen|control|Equal0~0_combout  & (\vga|bit_gen|control|Equal0~1_combout  & \vga|bit_gen|sprite_f3|Equal1~1_combout ))) ) 
// )

	.dataa(!\vga|bit_gen|control|h_count [15]),
	.datab(!\vga|bit_gen|control|Equal0~0_combout ),
	.datac(!\vga|bit_gen|control|Equal0~1_combout ),
	.datad(!\vga|bit_gen|sprite_f3|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f3|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal0~2 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal0~2 .lut_mask = 64'h0000000000020002;
defparam \vga|bit_gen|control|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N2
dffeas \vga|bit_gen|control|h_count[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal0~2_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N3
cyclonev_lcell_comb \vga|bit_gen|control|Add1~61 (
// Equation(s):
// \vga|bit_gen|control|Add1~61_sumout  = SUM(( \vga|bit_gen|control|h_count [1] ) + ( GND ) + ( \vga|bit_gen|control|Add1~46  ))
// \vga|bit_gen|control|Add1~62  = CARRY(( \vga|bit_gen|control|h_count [1] ) + ( GND ) + ( \vga|bit_gen|control|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~61_sumout ),
	.cout(\vga|bit_gen|control|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~61 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|control|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N5
dffeas \vga|bit_gen|control|h_count[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal0~2_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N6
cyclonev_lcell_comb \vga|bit_gen|control|Add1~57 (
// Equation(s):
// \vga|bit_gen|control|Add1~57_sumout  = SUM(( \vga|bit_gen|control|h_count [2] ) + ( GND ) + ( \vga|bit_gen|control|Add1~62  ))
// \vga|bit_gen|control|Add1~58  = CARRY(( \vga|bit_gen|control|h_count [2] ) + ( GND ) + ( \vga|bit_gen|control|Add1~62  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~57_sumout ),
	.cout(\vga|bit_gen|control|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~57 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~57 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|control|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N8
dffeas \vga|bit_gen|control|h_count[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal0~2_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N9
cyclonev_lcell_comb \vga|bit_gen|control|Add1~49 (
// Equation(s):
// \vga|bit_gen|control|Add1~49_sumout  = SUM(( \vga|bit_gen|control|h_count [3] ) + ( GND ) + ( \vga|bit_gen|control|Add1~58  ))
// \vga|bit_gen|control|Add1~50  = CARRY(( \vga|bit_gen|control|h_count [3] ) + ( GND ) + ( \vga|bit_gen|control|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~49_sumout ),
	.cout(\vga|bit_gen|control|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~49 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N11
dffeas \vga|bit_gen|control|h_count[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal0~2_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N12
cyclonev_lcell_comb \vga|bit_gen|control|Add1~17 (
// Equation(s):
// \vga|bit_gen|control|Add1~17_sumout  = SUM(( \vga|bit_gen|control|h_count [4] ) + ( GND ) + ( \vga|bit_gen|control|Add1~50  ))
// \vga|bit_gen|control|Add1~18  = CARRY(( \vga|bit_gen|control|h_count [4] ) + ( GND ) + ( \vga|bit_gen|control|Add1~50  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~17_sumout ),
	.cout(\vga|bit_gen|control|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~17 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|control|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N14
dffeas \vga|bit_gen|control|h_count[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal0~2_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N15
cyclonev_lcell_comb \vga|bit_gen|control|Add1~5 (
// Equation(s):
// \vga|bit_gen|control|Add1~5_sumout  = SUM(( \vga|bit_gen|control|h_count [5] ) + ( GND ) + ( \vga|bit_gen|control|Add1~18  ))
// \vga|bit_gen|control|Add1~6  = CARRY(( \vga|bit_gen|control|h_count [5] ) + ( GND ) + ( \vga|bit_gen|control|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~5_sumout ),
	.cout(\vga|bit_gen|control|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~5 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N17
dffeas \vga|bit_gen|control|h_count[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal0~2_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N18
cyclonev_lcell_comb \vga|bit_gen|control|Add1~1 (
// Equation(s):
// \vga|bit_gen|control|Add1~1_sumout  = SUM(( \vga|bit_gen|control|h_count [6] ) + ( GND ) + ( \vga|bit_gen|control|Add1~6  ))
// \vga|bit_gen|control|Add1~2  = CARRY(( \vga|bit_gen|control|h_count [6] ) + ( GND ) + ( \vga|bit_gen|control|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~1_sumout ),
	.cout(\vga|bit_gen|control|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~1 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N20
dffeas \vga|bit_gen|control|h_count[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal0~2_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y66_N23
dffeas \vga|bit_gen|control|h_count[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal0~2_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N42
cyclonev_lcell_comb \vga|bit_gen|control|Equal2~0 (
// Equation(s):
// \vga|bit_gen|control|Equal2~0_combout  = ( !\vga|bit_gen|control|h_count [1] & ( (!\vga|bit_gen|control|h_count [8] & (!\vga|bit_gen|control|h_count [3] & !\vga|bit_gen|control|h_count [2])) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [8]),
	.datac(!\vga|bit_gen|control|h_count [3]),
	.datad(!\vga|bit_gen|control|h_count [2]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal2~0 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal2~0 .lut_mask = 64'hC000C00000000000;
defparam \vga|bit_gen|control|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N12
cyclonev_lcell_comb \vga|bit_gen|control|Equal3~0 (
// Equation(s):
// \vga|bit_gen|control|Equal3~0_combout  = ( \vga|bit_gen|sprite_f3|Equal1~1_combout  & ( (\vga|bit_gen|control|h_count [7] & (\vga|bit_gen|control|Equal2~0_combout  & (!\vga|bit_gen|control|h_count [15] & \vga|bit_gen|sprite_f3|Equal1~0_combout ))) ) )

	.dataa(!\vga|bit_gen|control|h_count [7]),
	.datab(!\vga|bit_gen|control|Equal2~0_combout ),
	.datac(!\vga|bit_gen|control|h_count [15]),
	.datad(!\vga|bit_gen|sprite_f3|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f3|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal3~0 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal3~0 .lut_mask = 64'h0000000000100010;
defparam \vga|bit_gen|control|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N36
cyclonev_lcell_comb \vga|bit_gen|control|Equal3~1 (
// Equation(s):
// \vga|bit_gen|control|Equal3~1_combout  = ( !\vga|bit_gen|control|h_count [5] & ( (\vga|bit_gen|control|Equal3~0_combout  & !\vga|bit_gen|control|h_count [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|Equal3~0_combout ),
	.datad(!\vga|bit_gen|control|h_count [6]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal3~1 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal3~1 .lut_mask = 64'h0F000F0000000000;
defparam \vga|bit_gen|control|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N18
cyclonev_lcell_comb \vga|bit_gen|control|Equal2~1 (
// Equation(s):
// \vga|bit_gen|control|Equal2~1_combout  = ( !\vga|bit_gen|control|h_count [9] & ( \vga|bit_gen|control|Equal2~0_combout  & ( (\vga|bit_gen|sprite_f3|Equal1~1_combout  & (\vga|bit_gen|control|Equal0~0_combout  & (!\vga|bit_gen|control|h_count [15] & 
// !\vga|bit_gen|control|h_count [4]))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f3|Equal1~1_combout ),
	.datab(!\vga|bit_gen|control|Equal0~0_combout ),
	.datac(!\vga|bit_gen|control|h_count [15]),
	.datad(!\vga|bit_gen|control|h_count [4]),
	.datae(!\vga|bit_gen|control|h_count [9]),
	.dataf(!\vga|bit_gen|control|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal2~1 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal2~1 .lut_mask = 64'h0000000010000000;
defparam \vga|bit_gen|control|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N36
cyclonev_lcell_comb \vga|bit_gen|control|h_sync~0 (
// Equation(s):
// \vga|bit_gen|control|h_sync~0_combout  = ( \vga|bit_gen|control|h_count [6] & ( ((\vga|bit_gen|control|Equal3~0_combout  & \vga|bit_gen|control|h_count [5])) # (\vga|bit_gen|control|Equal2~1_combout ) ) ) # ( !\vga|bit_gen|control|h_count [6] & ( 
// \vga|bit_gen|control|Equal2~1_combout  ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|Equal3~0_combout ),
	.datac(!\vga|bit_gen|control|Equal2~1_combout ),
	.datad(!\vga|bit_gen|control|h_count [5]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|h_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|h_sync~0 .extended_lut = "off";
defparam \vga|bit_gen|control|h_sync~0 .lut_mask = 64'h0F0F0F0F0F3F0F3F;
defparam \vga|bit_gen|control|h_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N51
cyclonev_lcell_comb \vga|bit_gen|control|h_sync (
// Equation(s):
// \vga|bit_gen|control|h_sync~combout  = ( \vga|bit_gen|control|h_sync~combout  & ( !\vga|bit_gen|control|Equal3~1_combout  ) ) # ( !\vga|bit_gen|control|h_sync~combout  & ( (!\vga|bit_gen|control|Equal3~1_combout  & \vga|bit_gen|control|h_sync~0_combout ) 
// ) )

	.dataa(!\vga|bit_gen|control|Equal3~1_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_sync~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_sync~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|h_sync~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|h_sync .extended_lut = "off";
defparam \vga|bit_gen|control|h_sync .lut_mask = 64'h0A0A0A0AAAAAAAAA;
defparam \vga|bit_gen|control|h_sync .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y68_N10
dffeas \vga|bit_gen|vga_hsync (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|h_sync~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_hsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_hsync .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_hsync .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N0
cyclonev_lcell_comb \vga|bit_gen|control|Add0~17 (
// Equation(s):
// \vga|bit_gen|control|Add0~17_sumout  = SUM(( \vga|bit_gen|control|v_count [0] ) + ( VCC ) + ( !VCC ))
// \vga|bit_gen|control|Add0~18  = CARRY(( \vga|bit_gen|control|v_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~17_sumout ),
	.cout(\vga|bit_gen|control|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~17 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|control|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N6
cyclonev_lcell_comb \vga|bit_gen|control|Add0~5 (
// Equation(s):
// \vga|bit_gen|control|Add0~5_sumout  = SUM(( \vga|bit_gen|control|v_count [2] ) + ( GND ) + ( \vga|bit_gen|control|Add0~2  ))
// \vga|bit_gen|control|Add0~6  = CARRY(( \vga|bit_gen|control|v_count [2] ) + ( GND ) + ( \vga|bit_gen|control|Add0~2  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|v_count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~5_sumout ),
	.cout(\vga|bit_gen|control|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~5 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|control|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N9
cyclonev_lcell_comb \vga|bit_gen|control|Add0~57 (
// Equation(s):
// \vga|bit_gen|control|Add0~57_sumout  = SUM(( \vga|bit_gen|control|v_count [3] ) + ( GND ) + ( \vga|bit_gen|control|Add0~6  ))
// \vga|bit_gen|control|Add0~58  = CARRY(( \vga|bit_gen|control|v_count [3] ) + ( GND ) + ( \vga|bit_gen|control|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~57_sumout ),
	.cout(\vga|bit_gen|control|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~57 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N54
cyclonev_lcell_comb \vga|bit_gen|control|v_count[5]~0 (
// Equation(s):
// \vga|bit_gen|control|v_count[5]~0_combout  = ( \vga|bit_gen|control|Equal0~0_combout  & ( \vga|bit_gen|sprite_f3|Equal1~0_combout  & ( (\vga|bit_gen|sprite_f3|Equal1~1_combout  & (\vga|bit_gen|control|clk_25MHz~q  & (\vga|bit_gen|control|Equal0~1_combout  
// & !\vga|bit_gen|control|h_count [15]))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f3|Equal1~1_combout ),
	.datab(!\vga|bit_gen|control|clk_25MHz~q ),
	.datac(!\vga|bit_gen|control|Equal0~1_combout ),
	.datad(!\vga|bit_gen|control|h_count [15]),
	.datae(!\vga|bit_gen|control|Equal0~0_combout ),
	.dataf(!\vga|bit_gen|sprite_f3|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_count[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[5]~0 .extended_lut = "off";
defparam \vga|bit_gen|control|v_count[5]~0 .lut_mask = 64'h0000000000000100;
defparam \vga|bit_gen|control|v_count[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y69_N11
dffeas \vga|bit_gen|control|v_count[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal1~4_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N12
cyclonev_lcell_comb \vga|bit_gen|control|Add0~53 (
// Equation(s):
// \vga|bit_gen|control|Add0~53_sumout  = SUM(( \vga|bit_gen|control|v_count [4] ) + ( GND ) + ( \vga|bit_gen|control|Add0~58  ))
// \vga|bit_gen|control|Add0~54  = CARRY(( \vga|bit_gen|control|v_count [4] ) + ( GND ) + ( \vga|bit_gen|control|Add0~58  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|v_count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~53_sumout ),
	.cout(\vga|bit_gen|control|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~53 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|control|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y69_N14
dffeas \vga|bit_gen|control|v_count[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal1~4_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N15
cyclonev_lcell_comb \vga|bit_gen|control|Add0~61 (
// Equation(s):
// \vga|bit_gen|control|Add0~61_sumout  = SUM(( \vga|bit_gen|control|v_count [5] ) + ( GND ) + ( \vga|bit_gen|control|Add0~54  ))
// \vga|bit_gen|control|Add0~62  = CARRY(( \vga|bit_gen|control|v_count [5] ) + ( GND ) + ( \vga|bit_gen|control|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~61_sumout ),
	.cout(\vga|bit_gen|control|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~61 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y69_N17
dffeas \vga|bit_gen|control|v_count[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal1~4_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N18
cyclonev_lcell_comb \vga|bit_gen|control|Add0~9 (
// Equation(s):
// \vga|bit_gen|control|Add0~9_sumout  = SUM(( \vga|bit_gen|control|v_count [6] ) + ( GND ) + ( \vga|bit_gen|control|Add0~62  ))
// \vga|bit_gen|control|Add0~10  = CARRY(( \vga|bit_gen|control|v_count [6] ) + ( GND ) + ( \vga|bit_gen|control|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~9_sumout ),
	.cout(\vga|bit_gen|control|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~9 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y69_N20
dffeas \vga|bit_gen|control|v_count[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal1~4_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N21
cyclonev_lcell_comb \vga|bit_gen|control|Add0~45 (
// Equation(s):
// \vga|bit_gen|control|Add0~45_sumout  = SUM(( \vga|bit_gen|control|v_count [7] ) + ( GND ) + ( \vga|bit_gen|control|Add0~10  ))
// \vga|bit_gen|control|Add0~46  = CARRY(( \vga|bit_gen|control|v_count [7] ) + ( GND ) + ( \vga|bit_gen|control|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~45_sumout ),
	.cout(\vga|bit_gen|control|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~45 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|control|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y69_N23
dffeas \vga|bit_gen|control|v_count[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal1~4_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y69_N6
cyclonev_lcell_comb \vga|bit_gen|control|Equal1~1 (
// Equation(s):
// \vga|bit_gen|control|Equal1~1_combout  = ( !\vga|bit_gen|control|v_count [1] & ( !\vga|bit_gen|control|v_count [6] & ( (!\vga|bit_gen|control|v_count [2] & (!\vga|bit_gen|control|v_count [4] & !\vga|bit_gen|control|v_count [5])) ) ) )

	.dataa(!\vga|bit_gen|control|v_count [2]),
	.datab(!\vga|bit_gen|control|v_count [4]),
	.datac(!\vga|bit_gen|control|v_count [5]),
	.datad(gnd),
	.datae(!\vga|bit_gen|control|v_count [1]),
	.dataf(!\vga|bit_gen|control|v_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal1~1 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal1~1 .lut_mask = 64'h8080000000000000;
defparam \vga|bit_gen|control|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N24
cyclonev_lcell_comb \vga|bit_gen|control|Add0~49 (
// Equation(s):
// \vga|bit_gen|control|Add0~49_sumout  = SUM(( \vga|bit_gen|control|v_count [8] ) + ( GND ) + ( \vga|bit_gen|control|Add0~46  ))
// \vga|bit_gen|control|Add0~50  = CARRY(( \vga|bit_gen|control|v_count [8] ) + ( GND ) + ( \vga|bit_gen|control|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~49_sumout ),
	.cout(\vga|bit_gen|control|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~49 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y69_N26
dffeas \vga|bit_gen|control|v_count[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal1~4_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[8] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N27
cyclonev_lcell_comb \vga|bit_gen|control|Add0~13 (
// Equation(s):
// \vga|bit_gen|control|Add0~13_sumout  = SUM(( \vga|bit_gen|control|v_count [9] ) + ( GND ) + ( \vga|bit_gen|control|Add0~50  ))
// \vga|bit_gen|control|Add0~14  = CARRY(( \vga|bit_gen|control|v_count [9] ) + ( GND ) + ( \vga|bit_gen|control|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~13_sumout ),
	.cout(\vga|bit_gen|control|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~13 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|control|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y69_N29
dffeas \vga|bit_gen|control|v_count[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal1~4_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[9] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y69_N3
cyclonev_lcell_comb \vga|bit_gen|control|Equal1~3 (
// Equation(s):
// \vga|bit_gen|control|Equal1~3_combout  = ( \vga|bit_gen|control|v_count [3] & ( \vga|bit_gen|control|v_count [9] & ( \vga|bit_gen|control|v_count [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [0]),
	.datae(!\vga|bit_gen|control|v_count [3]),
	.dataf(!\vga|bit_gen|control|v_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal1~3 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal1~3 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|control|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N30
cyclonev_lcell_comb \vga|bit_gen|control|Add0~29 (
// Equation(s):
// \vga|bit_gen|control|Add0~29_sumout  = SUM(( \vga|bit_gen|control|v_count [10] ) + ( GND ) + ( \vga|bit_gen|control|Add0~14  ))
// \vga|bit_gen|control|Add0~30  = CARRY(( \vga|bit_gen|control|v_count [10] ) + ( GND ) + ( \vga|bit_gen|control|Add0~14  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|v_count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~29_sumout ),
	.cout(\vga|bit_gen|control|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~29 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|control|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y69_N32
dffeas \vga|bit_gen|control|v_count[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal1~4_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[10] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N33
cyclonev_lcell_comb \vga|bit_gen|control|Add0~33 (
// Equation(s):
// \vga|bit_gen|control|Add0~33_sumout  = SUM(( \vga|bit_gen|control|v_count [11] ) + ( GND ) + ( \vga|bit_gen|control|Add0~30  ))
// \vga|bit_gen|control|Add0~34  = CARRY(( \vga|bit_gen|control|v_count [11] ) + ( GND ) + ( \vga|bit_gen|control|Add0~30  ))

	.dataa(!\vga|bit_gen|control|v_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~33_sumout ),
	.cout(\vga|bit_gen|control|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~33 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|bit_gen|control|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y69_N35
dffeas \vga|bit_gen|control|v_count[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal1~4_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[11] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N36
cyclonev_lcell_comb \vga|bit_gen|control|Add0~37 (
// Equation(s):
// \vga|bit_gen|control|Add0~37_sumout  = SUM(( \vga|bit_gen|control|v_count [12] ) + ( GND ) + ( \vga|bit_gen|control|Add0~34  ))
// \vga|bit_gen|control|Add0~38  = CARRY(( \vga|bit_gen|control|v_count [12] ) + ( GND ) + ( \vga|bit_gen|control|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~37_sumout ),
	.cout(\vga|bit_gen|control|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~37 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y69_N38
dffeas \vga|bit_gen|control|v_count[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal1~4_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[12] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N39
cyclonev_lcell_comb \vga|bit_gen|control|Add0~41 (
// Equation(s):
// \vga|bit_gen|control|Add0~41_sumout  = SUM(( \vga|bit_gen|control|v_count [13] ) + ( GND ) + ( \vga|bit_gen|control|Add0~38  ))
// \vga|bit_gen|control|Add0~42  = CARRY(( \vga|bit_gen|control|v_count [13] ) + ( GND ) + ( \vga|bit_gen|control|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~41_sumout ),
	.cout(\vga|bit_gen|control|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~41 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y69_N41
dffeas \vga|bit_gen|control|v_count[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal1~4_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[13] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N42
cyclonev_lcell_comb \vga|bit_gen|control|Add0~25 (
// Equation(s):
// \vga|bit_gen|control|Add0~25_sumout  = SUM(( \vga|bit_gen|control|v_count [14] ) + ( GND ) + ( \vga|bit_gen|control|Add0~42  ))
// \vga|bit_gen|control|Add0~26  = CARRY(( \vga|bit_gen|control|v_count [14] ) + ( GND ) + ( \vga|bit_gen|control|Add0~42  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|v_count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~25_sumout ),
	.cout(\vga|bit_gen|control|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~25 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|control|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y69_N44
dffeas \vga|bit_gen|control|v_count[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal1~4_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[14] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N45
cyclonev_lcell_comb \vga|bit_gen|control|Add0~21 (
// Equation(s):
// \vga|bit_gen|control|Add0~21_sumout  = SUM(( \vga|bit_gen|control|v_count [15] ) + ( GND ) + ( \vga|bit_gen|control|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~21 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y69_N47
dffeas \vga|bit_gen|control|v_count[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal1~4_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[15] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y69_N51
cyclonev_lcell_comb \vga|bit_gen|control|Equal1~0 (
// Equation(s):
// \vga|bit_gen|control|Equal1~0_combout  = ( !\vga|bit_gen|control|v_count [12] & ( !\vga|bit_gen|control|v_count [13] & ( (!\vga|bit_gen|control|v_count [11] & (!\vga|bit_gen|control|v_count [10] & (!\vga|bit_gen|control|v_count [14] & 
// !\vga|bit_gen|control|v_count [15]))) ) ) )

	.dataa(!\vga|bit_gen|control|v_count [11]),
	.datab(!\vga|bit_gen|control|v_count [10]),
	.datac(!\vga|bit_gen|control|v_count [14]),
	.datad(!\vga|bit_gen|control|v_count [15]),
	.datae(!\vga|bit_gen|control|v_count [12]),
	.dataf(!\vga|bit_gen|control|v_count [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal1~0 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal1~0 .lut_mask = 64'h8000000000000000;
defparam \vga|bit_gen|control|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y69_N45
cyclonev_lcell_comb \vga|bit_gen|control|Equal1~4 (
// Equation(s):
// \vga|bit_gen|control|Equal1~4_combout  = ( \vga|bit_gen|control|Equal1~3_combout  & ( \vga|bit_gen|control|Equal1~0_combout  & ( (!\vga|bit_gen|control|v_count [7] & (\vga|bit_gen|control|Equal1~1_combout  & !\vga|bit_gen|control|v_count [8])) ) ) )

	.dataa(!\vga|bit_gen|control|v_count [7]),
	.datab(!\vga|bit_gen|control|Equal1~1_combout ),
	.datac(!\vga|bit_gen|control|v_count [8]),
	.datad(gnd),
	.datae(!\vga|bit_gen|control|Equal1~3_combout ),
	.dataf(!\vga|bit_gen|control|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal1~4 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal1~4 .lut_mask = 64'h0000000000002020;
defparam \vga|bit_gen|control|Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y69_N2
dffeas \vga|bit_gen|control|v_count[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal1~4_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N3
cyclonev_lcell_comb \vga|bit_gen|control|Add0~1 (
// Equation(s):
// \vga|bit_gen|control|Add0~1_sumout  = SUM(( \vga|bit_gen|control|v_count [1] ) + ( GND ) + ( \vga|bit_gen|control|Add0~18  ))
// \vga|bit_gen|control|Add0~2  = CARRY(( \vga|bit_gen|control|v_count [1] ) + ( GND ) + ( \vga|bit_gen|control|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~1_sumout ),
	.cout(\vga|bit_gen|control|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~1 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|control|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y69_N5
dffeas \vga|bit_gen|control|v_count[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal1~4_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y69_N8
dffeas \vga|bit_gen|control|v_count[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|Equal1~4_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N39
cyclonev_lcell_comb \vga|bit_gen|control|Equal6~0 (
// Equation(s):
// \vga|bit_gen|control|Equal6~0_combout  = ( \vga|bit_gen|control|v_count [7] & ( (!\vga|bit_gen|control|v_count [4] & (\vga|bit_gen|control|v_count [8] & (\vga|bit_gen|control|v_count [5] & \vga|bit_gen|control|v_count [3]))) ) )

	.dataa(!\vga|bit_gen|control|v_count [4]),
	.datab(!\vga|bit_gen|control|v_count [8]),
	.datac(!\vga|bit_gen|control|v_count [5]),
	.datad(!\vga|bit_gen|control|v_count [3]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|v_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal6~0 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal6~0 .lut_mask = 64'h0000000000020002;
defparam \vga|bit_gen|control|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N12
cyclonev_lcell_comb \vga|bit_gen|control|Equal6~1 (
// Equation(s):
// \vga|bit_gen|control|Equal6~1_combout  = ( !\vga|bit_gen|control|v_count [0] & ( (\vga|bit_gen|control|v_count [6] & (\vga|bit_gen|control|Equal1~0_combout  & (\vga|bit_gen|control|Equal6~0_combout  & !\vga|bit_gen|control|v_count [9]))) ) )

	.dataa(!\vga|bit_gen|control|v_count [6]),
	.datab(!\vga|bit_gen|control|Equal1~0_combout ),
	.datac(!\vga|bit_gen|control|Equal6~0_combout ),
	.datad(!\vga|bit_gen|control|v_count [9]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|v_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal6~1 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal6~1 .lut_mask = 64'h0100010000000000;
defparam \vga|bit_gen|control|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N18
cyclonev_lcell_comb \vga|bit_gen|control|Equal1~2 (
// Equation(s):
// \vga|bit_gen|control|Equal1~2_combout  = ( !\vga|bit_gen|control|v_count [8] & ( (!\vga|bit_gen|control|v_count [7] & (\vga|bit_gen|control|Equal1~1_combout  & \vga|bit_gen|control|Equal1~0_combout )) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|v_count [7]),
	.datac(!\vga|bit_gen|control|Equal1~1_combout ),
	.datad(!\vga|bit_gen|control|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|v_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal1~2 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal1~2 .lut_mask = 64'h000C000C00000000;
defparam \vga|bit_gen|control|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N21
cyclonev_lcell_comb \vga|bit_gen|control|Equal5~0 (
// Equation(s):
// \vga|bit_gen|control|Equal5~0_combout  = ( !\vga|bit_gen|control|v_count [0] & ( (\vga|bit_gen|control|Equal1~2_combout  & (!\vga|bit_gen|control|v_count [9] & !\vga|bit_gen|control|v_count [3])) ) )

	.dataa(!\vga|bit_gen|control|Equal1~2_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [9]),
	.datad(!\vga|bit_gen|control|v_count [3]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|v_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal5~0 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal5~0 .lut_mask = 64'h5000500000000000;
defparam \vga|bit_gen|control|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N33
cyclonev_lcell_comb \vga|bit_gen|control|v_sync~0 (
// Equation(s):
// \vga|bit_gen|control|v_sync~0_combout  = ((\vga|bit_gen|control|v_count [2] & (\vga|bit_gen|control|Equal6~1_combout  & !\vga|bit_gen|control|v_count [1]))) # (\vga|bit_gen|control|Equal5~0_combout )

	.dataa(!\vga|bit_gen|control|v_count [2]),
	.datab(!\vga|bit_gen|control|Equal6~1_combout ),
	.datac(!\vga|bit_gen|control|v_count [1]),
	.datad(!\vga|bit_gen|control|Equal5~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_sync~0 .extended_lut = "off";
defparam \vga|bit_gen|control|v_sync~0 .lut_mask = 64'h10FF10FF10FF10FF;
defparam \vga|bit_gen|control|v_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N30
cyclonev_lcell_comb \vga|bit_gen|control|Equal6~2 (
// Equation(s):
// \vga|bit_gen|control|Equal6~2_combout  = (!\vga|bit_gen|control|v_count [2] & (\vga|bit_gen|control|Equal6~1_combout  & \vga|bit_gen|control|v_count [1]))

	.dataa(!\vga|bit_gen|control|v_count [2]),
	.datab(!\vga|bit_gen|control|Equal6~1_combout ),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal6~2 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal6~2 .lut_mask = 64'h0022002200220022;
defparam \vga|bit_gen|control|Equal6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N36
cyclonev_lcell_comb \vga|bit_gen|control|v_sync (
// Equation(s):
// \vga|bit_gen|control|v_sync~combout  = ( !\vga|bit_gen|control|Equal6~2_combout  & ( (\vga|bit_gen|control|v_sync~combout ) # (\vga|bit_gen|control|v_sync~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_sync~0_combout ),
	.datad(!\vga|bit_gen|control|v_sync~combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|Equal6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_sync~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_sync .extended_lut = "off";
defparam \vga|bit_gen|control|v_sync .lut_mask = 64'h0FFF0FFF00000000;
defparam \vga|bit_gen|control|v_sync .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N57
cyclonev_lcell_comb \vga|bit_gen|vga_vsync~feeder (
// Equation(s):
// \vga|bit_gen|vga_vsync~feeder_combout  = ( \vga|bit_gen|control|v_sync~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|v_sync~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|vga_vsync~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|vga_vsync~feeder .extended_lut = "off";
defparam \vga|bit_gen|vga_vsync~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|vga_vsync~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y68_N58
dffeas \vga|bit_gen|vga_vsync (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|vga_vsync~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_vsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_vsync .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_vsync .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N24
cyclonev_lcell_comb \vga|bit_gen|control|line (
// Equation(s):
// \vga|bit_gen|control|line~combout  = ( \vga|bit_gen|control|Equal2~1_combout  & ( \vga|bit_gen|control|line~combout  & ( !\vga|bit_gen|control|Equal3~1_combout  ) ) ) # ( !\vga|bit_gen|control|Equal2~1_combout  & ( \vga|bit_gen|control|line~combout  & ( 
// !\vga|bit_gen|control|Equal3~1_combout  ) ) ) # ( \vga|bit_gen|control|Equal2~1_combout  & ( !\vga|bit_gen|control|line~combout  & ( !\vga|bit_gen|control|Equal3~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|Equal3~1_combout ),
	.datad(gnd),
	.datae(!\vga|bit_gen|control|Equal2~1_combout ),
	.dataf(!\vga|bit_gen|control|line~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|line~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|line .extended_lut = "off";
defparam \vga|bit_gen|control|line .lut_mask = 64'h0000F0F0F0F0F0F0;
defparam \vga|bit_gen|control|line .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N15
cyclonev_lcell_comb \vga|bit_gen|control|frame (
// Equation(s):
// \vga|bit_gen|control|frame~combout  = ( \vga|bit_gen|control|frame~combout  & ( !\vga|bit_gen|control|Equal6~2_combout  ) ) # ( !\vga|bit_gen|control|frame~combout  & ( (!\vga|bit_gen|control|Equal6~2_combout  & \vga|bit_gen|control|Equal5~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|Equal6~2_combout ),
	.datad(!\vga|bit_gen|control|Equal5~0_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|frame~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|frame~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|frame .extended_lut = "off";
defparam \vga|bit_gen|control|frame .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \vga|bit_gen|control|frame .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N0
cyclonev_lcell_comb \vga|bit_gen|control|bright (
// Equation(s):
// \vga|bit_gen|control|bright~combout  = ( \vga|bit_gen|control|frame~combout  & ( \vga|bit_gen|control|line~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|line~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|frame~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|bright~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|bright .extended_lut = "off";
defparam \vga|bit_gen|control|bright .lut_mask = 64'h000000000F0F0F0F;
defparam \vga|bit_gen|control|bright .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y67_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|bmap_x~3 (
// Equation(s):
// \vga|bit_gen|sprite_f2|bmap_x~3_combout  = ( !\vga|bit_gen|sprite_f2|bmap_x [0] & ( \vga|bit_gen|sprite_f2|state.SPR_LINE~q  & ( \reset~input_o  ) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_f2|bmap_x [0]),
	.dataf(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|bmap_x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|bmap_x~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|bmap_x~3 .lut_mask = 64'h0000000033330000;
defparam \vga|bit_gen|sprite_f2|bmap_x~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N57
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|LessThan2~1 (
// Equation(s):
// \vga|bit_gen|sprite_f3|LessThan2~1_combout  = ( \vga|bit_gen|control|h_count [11] & ( (\vga|bit_gen|control|h_count [12] & (\vga|bit_gen|control|h_count [14] & (\vga|bit_gen|control|h_count [10] & \vga|bit_gen|control|h_count [13]))) ) )

	.dataa(!\vga|bit_gen|control|h_count [12]),
	.datab(!\vga|bit_gen|control|h_count [14]),
	.datac(!\vga|bit_gen|control|h_count [10]),
	.datad(!\vga|bit_gen|control|h_count [13]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|LessThan2~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|LessThan2~1 .lut_mask = 64'h0000000000010001;
defparam \vga|bit_gen|sprite_f3|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|LessThan2~0 (
// Equation(s):
// \vga|bit_gen|sprite_f3|LessThan2~0_combout  = ( \vga|bit_gen|control|h_count [4] & ( (\vga|bit_gen|control|h_count [9] & \vga|bit_gen|control|h_count [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [9]),
	.datad(!\vga|bit_gen|control|h_count [7]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|LessThan2~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|LessThan2~0 .lut_mask = 64'h00000000000F000F;
defparam \vga|bit_gen|sprite_f3|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Equal1~2 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Equal1~2_combout  = ( \vga|bit_gen|control|h_count [2] & ( (\vga|bit_gen|control|h_count [6] & (\vga|bit_gen|control|h_count [1] & (\vga|bit_gen|control|h_count [5] & \vga|bit_gen|control|h_count [3]))) ) )

	.dataa(!\vga|bit_gen|control|h_count [6]),
	.datab(!\vga|bit_gen|control|h_count [1]),
	.datac(!\vga|bit_gen|control|h_count [5]),
	.datad(!\vga|bit_gen|control|h_count [3]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Equal1~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Equal1~2 .lut_mask = 64'h0000000000010001;
defparam \vga|bit_gen|sprite_f3|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|state~17 (
// Equation(s):
// \vga|bit_gen|sprite_f3|state~17_combout  = ( \reset~input_o  & ( !\vga|bit_gen|control|line~combout  ) )

	.dataa(!\vga|bit_gen|control|line~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|state~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|state~17 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|bit_gen|sprite_f3|state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y68_N44
dffeas \vga|bit_gen|sprite_f2|state.REG_POS (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f3|state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|state.REG_POS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|state.REG_POS .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|state.REG_POS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|state~23 (
// Equation(s):
// \vga|bit_gen|sprite_f2|state~23_combout  = ( \reset~input_o  & ( (\vga|bit_gen|control|line~combout  & \vga|bit_gen|sprite_f2|state.REG_POS~q ) ) )

	.dataa(!\vga|bit_gen|control|line~combout ),
	.datab(!\vga|bit_gen|sprite_f2|state.REG_POS~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|state~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|state~23 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|state~23 .lut_mask = 64'h0000000011111111;
defparam \vga|bit_gen|sprite_f2|state~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y68_N46
dffeas \vga|bit_gen|sprite_f2|state.ACTIVE (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f2|state~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|state.ACTIVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|state.ACTIVE .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|state.ACTIVE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Selector3~0 (
// Equation(s):
// \vga|bit_gen|sprite_f|Selector3~0_combout  = ( !\vga|bit_gen|control|v_count [7] & ( \vga|bit_gen|control|Equal1~0_combout  & ( (!\vga|bit_gen|control|v_count [8] & (\vga|bit_gen|sprite_f2|state.ACTIVE~q  & !\vga|bit_gen|control|v_count [9])) ) ) )

	.dataa(!\vga|bit_gen|control|v_count [8]),
	.datab(!\vga|bit_gen|sprite_f2|state.ACTIVE~q ),
	.datac(!\vga|bit_gen|control|v_count [9]),
	.datad(gnd),
	.datae(!\vga|bit_gen|control|v_count [7]),
	.dataf(!\vga|bit_gen|control|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Selector3~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Selector3~0 .lut_mask = 64'h0000000020200000;
defparam \vga|bit_gen|sprite_f|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|cnt_x[3]~1 (
// Equation(s):
// \vga|bit_gen|sprite_f2|cnt_x[3]~1_combout  = ( \vga|bit_gen|sprite_f3|Equal1~2_combout  & ( (\vga|bit_gen|control|h_count [15] & ((!\vga|bit_gen|control|h_count [8]) # ((!\vga|bit_gen|sprite_f3|LessThan2~0_combout ) # 
// (!\vga|bit_gen|sprite_f3|LessThan2~1_combout )))) ) ) # ( !\vga|bit_gen|sprite_f3|Equal1~2_combout  & ( \vga|bit_gen|control|h_count [15] ) )

	.dataa(!\vga|bit_gen|control|h_count [15]),
	.datab(!\vga|bit_gen|control|h_count [8]),
	.datac(!\vga|bit_gen|sprite_f3|LessThan2~0_combout ),
	.datad(!\vga|bit_gen|sprite_f3|LessThan2~1_combout ),
	.datae(!\vga|bit_gen|sprite_f3|Equal1~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|cnt_x[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|cnt_x[3]~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|cnt_x[3]~1 .lut_mask = 64'h5555555455555554;
defparam \vga|bit_gen|sprite_f2|cnt_x[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|state~22 (
// Equation(s):
// \vga|bit_gen|sprite_f2|state~22_combout  = ( \vga|bit_gen|sprite_f2|cnt_x[3]~1_combout  & ( (\reset~input_o  & (\vga|bit_gen|control|line~combout  & ((\vga|bit_gen|sprite_f|Selector3~0_combout ) # (\vga|bit_gen|sprite_f2|state.WAIT_POS~q )))) ) ) # ( 
// !\vga|bit_gen|sprite_f2|cnt_x[3]~1_combout  & ( (\reset~input_o  & (\vga|bit_gen|sprite_f|Selector3~0_combout  & \vga|bit_gen|control|line~combout )) ) )

	.dataa(!\vga|bit_gen|sprite_f2|state.WAIT_POS~q ),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|sprite_f|Selector3~0_combout ),
	.datad(!\vga|bit_gen|control|line~combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|cnt_x[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|state~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|state~22 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|state~22 .lut_mask = 64'h0003000300130013;
defparam \vga|bit_gen|sprite_f2|state~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N26
dffeas \vga|bit_gen|sprite_f2|state.WAIT_POS (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f2|state~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|state.WAIT_POS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|state.WAIT_POS .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|state.WAIT_POS .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|state~21 (
// Equation(s):
// \vga|bit_gen|sprite_f2|state~21_combout  = ( \vga|bit_gen|sprite_f3|Equal1~2_combout  & ( \vga|bit_gen|sprite_f2|state.WAIT_POS~q  & ( (!\vga|bit_gen|control|h_count [15]) # ((\vga|bit_gen|sprite_f3|LessThan2~1_combout  & (\vga|bit_gen|control|h_count [8] 
// & \vga|bit_gen|sprite_f3|LessThan2~0_combout ))) ) ) ) # ( !\vga|bit_gen|sprite_f3|Equal1~2_combout  & ( \vga|bit_gen|sprite_f2|state.WAIT_POS~q  & ( !\vga|bit_gen|control|h_count [15] ) ) )

	.dataa(!\vga|bit_gen|control|h_count [15]),
	.datab(!\vga|bit_gen|sprite_f3|LessThan2~1_combout ),
	.datac(!\vga|bit_gen|control|h_count [8]),
	.datad(!\vga|bit_gen|sprite_f3|LessThan2~0_combout ),
	.datae(!\vga|bit_gen|sprite_f3|Equal1~2_combout ),
	.dataf(!\vga|bit_gen|sprite_f2|state.WAIT_POS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|state~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|state~21 .lut_mask = 64'h00000000AAAAAAAB;
defparam \vga|bit_gen|sprite_f2|state~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N57
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|cnt_x~4 (
// Equation(s):
// \vga|bit_gen|sprite_f2|cnt_x~4_combout  = ( !\vga|bit_gen|sprite_f2|cnt_x [0] & ( (\reset~input_o  & \vga|bit_gen|sprite_f2|state.SPR_LINE~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|cnt_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|cnt_x~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|cnt_x~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|cnt_x~4 .lut_mask = 64'h000F000F00000000;
defparam \vga|bit_gen|sprite_f2|cnt_x~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|cnt_x[3]~2 (
// Equation(s):
// \vga|bit_gen|sprite_f2|cnt_x[3]~2_combout  = ( \vga|bit_gen|sprite_f2|cnt_x[3]~1_combout  & ( (!\reset~input_o ) # ((\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & (!\vga|bit_gen|sprite_f2|state.WAIT_POS~q  & \vga|bit_gen|control|line~combout ))) ) ) # ( 
// !\vga|bit_gen|sprite_f2|cnt_x[3]~1_combout  & ( (!\reset~input_o ) # ((\vga|bit_gen|control|line~combout  & ((\vga|bit_gen|sprite_f2|state.WAIT_POS~q ) # (\vga|bit_gen|sprite_f2|state.SPR_LINE~q )))) ) )

	.dataa(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|sprite_f2|state.WAIT_POS~q ),
	.datad(!\vga|bit_gen|control|line~combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|cnt_x[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|cnt_x[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|cnt_x[3]~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|cnt_x[3]~2 .lut_mask = 64'hCCDFCCDFCCDCCCDC;
defparam \vga|bit_gen|sprite_f2|cnt_x[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y67_N53
dffeas \vga|bit_gen|sprite_f2|cnt_x[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f2|cnt_x~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f2|cnt_x[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|cnt_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|cnt_x[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|cnt_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|cnt_x~3 (
// Equation(s):
// \vga|bit_gen|sprite_f2|cnt_x~3_combout  = ( \vga|bit_gen|sprite_f2|cnt_x [0] & ( (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & (\reset~input_o  & !\vga|bit_gen|sprite_f2|cnt_x [1])) ) ) # ( !\vga|bit_gen|sprite_f2|cnt_x [0] & ( 
// (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & (\reset~input_o  & \vga|bit_gen|sprite_f2|cnt_x [1])) ) )

	.dataa(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f2|cnt_x [1]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|cnt_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|cnt_x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|cnt_x~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|cnt_x~3 .lut_mask = 64'h0011001111001100;
defparam \vga|bit_gen|sprite_f2|cnt_x~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y67_N5
dffeas \vga|bit_gen|sprite_f2|cnt_x[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f2|cnt_x~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f2|cnt_x[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|cnt_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|cnt_x[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|cnt_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|cnt_x~0 (
// Equation(s):
// \vga|bit_gen|sprite_f2|cnt_x~0_combout  = ( \vga|bit_gen|sprite_f2|state.SPR_LINE~q  & ( (\reset~input_o  & (!\vga|bit_gen|sprite_f2|cnt_x [2] $ (((!\vga|bit_gen|sprite_f2|cnt_x [0]) # (!\vga|bit_gen|sprite_f2|cnt_x [1]))))) ) )

	.dataa(!\vga|bit_gen|sprite_f2|cnt_x [0]),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|sprite_f2|cnt_x [2]),
	.datad(!\vga|bit_gen|sprite_f2|cnt_x [1]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|cnt_x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|cnt_x~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|cnt_x~0 .lut_mask = 64'h0000000003120312;
defparam \vga|bit_gen|sprite_f2|cnt_x~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y67_N35
dffeas \vga|bit_gen|sprite_f2|cnt_x[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f2|cnt_x~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f2|cnt_x[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|cnt_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|cnt_x[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|cnt_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|bmap_x[2]~0 (
// Equation(s):
// \vga|bit_gen|sprite_f2|bmap_x[2]~0_combout  = ( \vga|bit_gen|sprite_f2|cnt_x [0] & ( (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & (\vga|bit_gen|sprite_f2|cnt_x [2] & \vga|bit_gen|sprite_f2|cnt_x [1])) ) )

	.dataa(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|cnt_x [2]),
	.datad(!\vga|bit_gen|sprite_f2|cnt_x [1]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|cnt_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|bmap_x[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|bmap_x[2]~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|bmap_x[2]~0 .lut_mask = 64'h0000000000050005;
defparam \vga|bit_gen|sprite_f2|bmap_x[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|bmap_x[2]~1 (
// Equation(s):
// \vga|bit_gen|sprite_f2|bmap_x[2]~1_combout  = ( \vga|bit_gen|sprite_f2|bmap_x[2]~0_combout  & ( (!\reset~input_o ) # (\vga|bit_gen|control|line~combout ) ) ) # ( !\vga|bit_gen|sprite_f2|bmap_x[2]~0_combout  & ( (!\reset~input_o ) # 
// ((\vga|bit_gen|sprite_f2|state~21_combout  & \vga|bit_gen|control|line~combout )) ) )

	.dataa(!\vga|bit_gen|sprite_f2|state~21_combout ),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\vga|bit_gen|control|line~combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|bmap_x[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|bmap_x[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|bmap_x[2]~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|bmap_x[2]~1 .lut_mask = 64'hF0F5F0F5F0FFF0FF;
defparam \vga|bit_gen|sprite_f2|bmap_x[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y67_N26
dffeas \vga|bit_gen|sprite_f2|bmap_x[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f2|bmap_x~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f2|bmap_x[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|bmap_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|bmap_x[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|bmap_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|bmap_x~4 (
// Equation(s):
// \vga|bit_gen|sprite_f2|bmap_x~4_combout  = ( \reset~input_o  & ( (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & (!\vga|bit_gen|sprite_f2|bmap_x [0] $ (!\vga|bit_gen|sprite_f2|bmap_x [1]))) ) )

	.dataa(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|bmap_x [0]),
	.datad(!\vga|bit_gen|sprite_f2|bmap_x [1]),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|bmap_x~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|bmap_x~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|bmap_x~4 .lut_mask = 64'h0000000005500550;
defparam \vga|bit_gen|sprite_f2|bmap_x~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y67_N47
dffeas \vga|bit_gen|sprite_f2|bmap_x[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f2|bmap_x~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f2|bmap_x[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|bmap_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|bmap_x[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|bmap_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|bmap_x~2 (
// Equation(s):
// \vga|bit_gen|sprite_f2|bmap_x~2_combout  = ( \reset~input_o  & ( (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & (!\vga|bit_gen|sprite_f2|bmap_x [2] $ (((!\vga|bit_gen|sprite_f2|bmap_x [0]) # (!\vga|bit_gen|sprite_f2|bmap_x [1]))))) ) )

	.dataa(!\vga|bit_gen|sprite_f2|bmap_x [0]),
	.datab(!\vga|bit_gen|sprite_f2|bmap_x [1]),
	.datac(!\vga|bit_gen|sprite_f2|bmap_x [2]),
	.datad(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|bmap_x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|bmap_x~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|bmap_x~2 .lut_mask = 64'h00000000001E001E;
defparam \vga|bit_gen|sprite_f2|bmap_x~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y65_N35
dffeas \vga|bit_gen|sprite_f2|bmap_x[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f2|bmap_x~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f2|bmap_x[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|bmap_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|bmap_x[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|bmap_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|state~18 (
// Equation(s):
// \vga|bit_gen|sprite_f2|state~18_combout  = ( \vga|bit_gen|sprite_f2|bmap_x [2] & ( (\vga|bit_gen|sprite_f2|bmap_x [0] & \vga|bit_gen|sprite_f2|bmap_x [1]) ) )

	.dataa(!\vga|bit_gen|sprite_f2|bmap_x [0]),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|bmap_x [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|bmap_x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|state~18 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|state~18 .lut_mask = 64'h0000000005050505;
defparam \vga|bit_gen|sprite_f2|state~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Equal1~3 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Equal1~3_combout  = ( \vga|bit_gen|sprite_f3|Equal1~2_combout  & ( \vga|bit_gen|sprite_f3|Equal1~1_combout  & ( (!\vga|bit_gen|control|h_count [15] & (\vga|bit_gen|sprite_f3|Equal1~0_combout  & (!\vga|bit_gen|control|h_count [7] & 
// !\vga|bit_gen|control|h_count [8]))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [15]),
	.datab(!\vga|bit_gen|sprite_f3|Equal1~0_combout ),
	.datac(!\vga|bit_gen|control|h_count [7]),
	.datad(!\vga|bit_gen|control|h_count [8]),
	.datae(!\vga|bit_gen|sprite_f3|Equal1~2_combout ),
	.dataf(!\vga|bit_gen|sprite_f3|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Equal1~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Equal1~3 .lut_mask = 64'h0000000000002000;
defparam \vga|bit_gen|sprite_f3|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|bmap_x~5 (
// Equation(s):
// \vga|bit_gen|sprite_f2|bmap_x~5_combout  = ( \vga|bit_gen|sprite_f2|bmap_x [1] & ( \vga|bit_gen|sprite_f2|bmap_x [0] & ( (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & (\reset~input_o  & (!\vga|bit_gen|sprite_f2|bmap_x [2] $ (!\vga|bit_gen|sprite_f2|bmap_x 
// [3])))) ) ) ) # ( !\vga|bit_gen|sprite_f2|bmap_x [1] & ( \vga|bit_gen|sprite_f2|bmap_x [0] & ( (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & (\vga|bit_gen|sprite_f2|bmap_x [3] & \reset~input_o )) ) ) ) # ( \vga|bit_gen|sprite_f2|bmap_x [1] & ( 
// !\vga|bit_gen|sprite_f2|bmap_x [0] & ( (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & (\vga|bit_gen|sprite_f2|bmap_x [3] & \reset~input_o )) ) ) ) # ( !\vga|bit_gen|sprite_f2|bmap_x [1] & ( !\vga|bit_gen|sprite_f2|bmap_x [0] & ( 
// (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & (\vga|bit_gen|sprite_f2|bmap_x [3] & \reset~input_o )) ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datab(!\vga|bit_gen|sprite_f2|bmap_x [2]),
	.datac(!\vga|bit_gen|sprite_f2|bmap_x [3]),
	.datad(!\reset~input_o ),
	.datae(!\vga|bit_gen|sprite_f2|bmap_x [1]),
	.dataf(!\vga|bit_gen|sprite_f2|bmap_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|bmap_x~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|bmap_x~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|bmap_x~5 .lut_mask = 64'h0005000500050014;
defparam \vga|bit_gen|sprite_f2|bmap_x~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y65_N29
dffeas \vga|bit_gen|sprite_f2|bmap_x[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f2|bmap_x~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f2|bmap_x[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|bmap_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|bmap_x[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|bmap_x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|state~19 (
// Equation(s):
// \vga|bit_gen|sprite_f2|state~19_combout  = ( \vga|bit_gen|sprite_f2|cnt_x [2] & ( (\vga|bit_gen|sprite_f2|cnt_x [0] & (\vga|bit_gen|sprite_f2|cnt_x [1] & \vga|bit_gen|sprite_f2|bmap_x [3])) ) )

	.dataa(!\vga|bit_gen|sprite_f2|cnt_x [0]),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|cnt_x [1]),
	.datad(!\vga|bit_gen|sprite_f2|bmap_x [3]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|cnt_x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|state~19 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|state~19 .lut_mask = 64'h0000000000050005;
defparam \vga|bit_gen|sprite_f2|state~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|state~24 (
// Equation(s):
// \vga|bit_gen|sprite_f2|state~24_combout  = ( !\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & ( (\vga|bit_gen|control|line~combout  & (((\vga|bit_gen|sprite_f2|state~21_combout  & ((\reset~input_o )))))) ) ) # ( \vga|bit_gen|sprite_f2|state.SPR_LINE~q  & ( 
// (\vga|bit_gen|control|line~combout  & (!\vga|bit_gen|sprite_f3|Equal1~3_combout  & (\reset~input_o  & ((!\vga|bit_gen|sprite_f2|state~18_combout ) # (!\vga|bit_gen|sprite_f2|state~19_combout ))))) ) )

	.dataa(!\vga|bit_gen|control|line~combout ),
	.datab(!\vga|bit_gen|sprite_f2|state~18_combout ),
	.datac(!\vga|bit_gen|sprite_f3|Equal1~3_combout ),
	.datad(!\vga|bit_gen|sprite_f2|state~19_combout ),
	.datae(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.dataf(!\reset~input_o ),
	.datag(!\vga|bit_gen|sprite_f2|state~21_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|state~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|state~24 .extended_lut = "on";
defparam \vga|bit_gen|sprite_f2|state~24 .lut_mask = 64'h0000000005055040;
defparam \vga|bit_gen|sprite_f2|state~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y67_N56
dffeas \vga|bit_gen|sprite_f2|state.SPR_LINE (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f2|state~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|state.SPR_LINE .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|state.SPR_LINE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y65_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|state~20 (
// Equation(s):
// \vga|bit_gen|sprite_f2|state~20_combout  = ( \vga|bit_gen|sprite_f2|state~18_combout  & ( \vga|bit_gen|sprite_f2|state~19_combout  & ( (\reset~input_o  & (\vga|bit_gen|control|line~combout  & \vga|bit_gen|sprite_f2|state.SPR_LINE~q )) ) ) ) # ( 
// !\vga|bit_gen|sprite_f2|state~18_combout  & ( \vga|bit_gen|sprite_f2|state~19_combout  & ( (\vga|bit_gen|sprite_f3|Equal1~3_combout  & (\reset~input_o  & (\vga|bit_gen|control|line~combout  & \vga|bit_gen|sprite_f2|state.SPR_LINE~q ))) ) ) ) # ( 
// \vga|bit_gen|sprite_f2|state~18_combout  & ( !\vga|bit_gen|sprite_f2|state~19_combout  & ( (\vga|bit_gen|sprite_f3|Equal1~3_combout  & (\reset~input_o  & (\vga|bit_gen|control|line~combout  & \vga|bit_gen|sprite_f2|state.SPR_LINE~q ))) ) ) ) # ( 
// !\vga|bit_gen|sprite_f2|state~18_combout  & ( !\vga|bit_gen|sprite_f2|state~19_combout  & ( (\vga|bit_gen|sprite_f3|Equal1~3_combout  & (\reset~input_o  & (\vga|bit_gen|control|line~combout  & \vga|bit_gen|sprite_f2|state.SPR_LINE~q ))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f3|Equal1~3_combout ),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|control|line~combout ),
	.datad(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datae(!\vga|bit_gen|sprite_f2|state~18_combout ),
	.dataf(!\vga|bit_gen|sprite_f2|state~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|state~20 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|state~20 .lut_mask = 64'h0001000100010003;
defparam \vga|bit_gen|sprite_f2|state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y65_N2
dffeas \vga|bit_gen|sprite_f2|state.WAIT_DATA (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f2|state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|state.WAIT_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|state.WAIT_DATA .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|state.WAIT_DATA .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y65_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Selector26~0 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Selector26~0_combout  = ( \vga|bit_gen|sprite_f2|drawing~q  & ( (!\vga|bit_gen|sprite_f2|state.WAIT_DATA~q ) # (\vga|bit_gen|sprite_f2|state.SPR_LINE~q ) ) ) # ( !\vga|bit_gen|sprite_f2|drawing~q  & ( 
// \vga|bit_gen|sprite_f2|state.SPR_LINE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datad(!\vga|bit_gen|sprite_f2|state.WAIT_DATA~q ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|drawing~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Selector26~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Selector26~0 .lut_mask = 64'h0F0F0F0FFF0FFF0F;
defparam \vga|bit_gen|sprite_f2|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|state~17 (
// Equation(s):
// \vga|bit_gen|sprite_f2|state~17_combout  = (!\reset~input_o ) # (!\vga|bit_gen|control|line~combout )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|line~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|state~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|state~17 .lut_mask = 64'hFAFAFAFAFAFAFAFA;
defparam \vga|bit_gen|sprite_f2|state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N26
dffeas \vga|bit_gen|sprite_f2|drawing (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f2|Selector26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|sprite_f2|state~17_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|drawing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|drawing .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|drawing .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y63_N14
dffeas \mem|ram_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|mem_address[14]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \mem|ram_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N45
cyclonev_lcell_comb \cpu|cont|Decoder1~7 (
// Equation(s):
// \cpu|cont|Decoder1~7_combout  = ( !\cpu|cont|state [0] & ( \cpu|cont|state [2] & ( (\cpu|cont|state [7] & (!\cpu|cont|state [1] & (!\cpu|cont|state [6] & \cpu|cont|state [3]))) ) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [1]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [3]),
	.datae(!\cpu|cont|state [0]),
	.dataf(!\cpu|cont|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Decoder1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Decoder1~7 .extended_lut = "off";
defparam \cpu|cont|Decoder1~7 .lut_mask = 64'h0000000000400000;
defparam \cpu|cont|Decoder1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N12
cyclonev_lcell_comb \cpu|dp|mem_address~0 (
// Equation(s):
// \cpu|dp|mem_address~0_combout  = ( !\cpu|cont|state [3] & ( \cpu|cont|state [6] & ( (!\cpu|cont|state [7] & (!\cpu|cont|state [0] & !\cpu|cont|state [1])) ) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|state [7]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|state [1]),
	.datae(!\cpu|cont|state [3]),
	.dataf(!\cpu|cont|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address~0 .extended_lut = "off";
defparam \cpu|dp|mem_address~0 .lut_mask = 64'h00000000C0000000;
defparam \cpu|dp|mem_address~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N30
cyclonev_lcell_comb \cpu|cont|Decoder1~0 (
// Equation(s):
// \cpu|cont|Decoder1~0_combout  = ( \cpu|dp|mem_address~0_combout  & ( \cpu|cont|state [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|cont|state [2]),
	.datae(gnd),
	.dataf(!\cpu|dp|mem_address~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Decoder1~0 .extended_lut = "off";
defparam \cpu|cont|Decoder1~0 .lut_mask = 64'h0000000000FF00FF;
defparam \cpu|cont|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N45
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout  = ( !\cpu|dp|mem_address[13]~4_combout  & ( \cpu|cont|Decoder1~0_combout  & ( (\cpu|dp|mem_address[15]~2_combout  & \cpu|dp|mem_address[14]~3_combout ) ) ) )

	.dataa(!\cpu|dp|mem_address[15]~2_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|mem_address[14]~3_combout ),
	.datad(gnd),
	.datae(!\cpu|dp|mem_address[13]~4_combout ),
	.dataf(!\cpu|cont|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0 .lut_mask = 64'h0000000005050000;
defparam \mem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N20
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|instruction_reg_i|A_index_flopr|q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y65_N35
dffeas \cpu|dp|instruction_reg_i|A_index_flopr|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|A_index_flopr|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q[0] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N57
cyclonev_lcell_comb \cpu|cont|Decoder1~5 (
// Equation(s):
// \cpu|cont|Decoder1~5_combout  = (!\cpu|cont|state [1] & \cpu|cont|state [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|state [1]),
	.datad(!\cpu|cont|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Decoder1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Decoder1~5 .extended_lut = "off";
defparam \cpu|cont|Decoder1~5 .lut_mask = 64'h00F000F000F000F0;
defparam \cpu|cont|Decoder1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N24
cyclonev_lcell_comb \cpu|cont|previous_state~1 (
// Equation(s):
// \cpu|cont|previous_state~1_combout  = (!\reset~input_o ) # (\cpu|cont|state [1])

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\cpu|cont|state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|previous_state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|previous_state~1 .extended_lut = "off";
defparam \cpu|cont|previous_state~1 .lut_mask = 64'hCFCFCFCFCFCFCFCF;
defparam \cpu|cont|previous_state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y64_N23
dffeas \cpu|cont|previous_state[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cont|previous_state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|previous_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|previous_state[1] .is_wysiwyg = "true";
defparam \cpu|cont|previous_state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N45
cyclonev_lcell_comb \cpu|cont|Decoder1~4 (
// Equation(s):
// \cpu|cont|Decoder1~4_combout  = ( \cpu|cont|state [7] & ( (\cpu|cont|state [3] & !\cpu|cont|state [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|state [3]),
	.datad(!\cpu|cont|state [0]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Decoder1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Decoder1~4 .extended_lut = "off";
defparam \cpu|cont|Decoder1~4 .lut_mask = 64'h000000000F000F00;
defparam \cpu|cont|Decoder1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y64_N38
dffeas \cpu|cont|previous_state[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cont|state [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|previous_state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|previous_state[6] .is_wysiwyg = "true";
defparam \cpu|cont|previous_state[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y64_N29
dffeas \cpu|cont|previous_state[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cont|state [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|previous_state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|previous_state[7] .is_wysiwyg = "true";
defparam \cpu|cont|previous_state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N12
cyclonev_lcell_comb \cpu|cont|previous_state~0 (
// Equation(s):
// \cpu|cont|previous_state~0_combout  = ( \cpu|cont|state [2] & ( \reset~input_o  ) ) # ( \cpu|cont|state [2] & ( !\reset~input_o  ) ) # ( !\cpu|cont|state [2] & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|cont|state [2]),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|previous_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|previous_state~0 .extended_lut = "off";
defparam \cpu|cont|previous_state~0 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \cpu|cont|previous_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y66_N14
dffeas \cpu|cont|previous_state[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|previous_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|previous_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|previous_state[2] .is_wysiwyg = "true";
defparam \cpu|cont|previous_state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N42
cyclonev_lcell_comb \cpu|cont|previous_state~3 (
// Equation(s):
// \cpu|cont|previous_state~3_combout  = ( \reset~input_o  & ( \cpu|cont|state [0] ) ) # ( !\reset~input_o  )

	.dataa(gnd),
	.datab(!\cpu|cont|state [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reset~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|previous_state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|previous_state~3 .extended_lut = "off";
defparam \cpu|cont|previous_state~3 .lut_mask = 64'hFFFF3333FFFF3333;
defparam \cpu|cont|previous_state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y64_N20
dffeas \cpu|cont|previous_state[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cont|previous_state~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|previous_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|previous_state[0] .is_wysiwyg = "true";
defparam \cpu|cont|previous_state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N42
cyclonev_lcell_comb \cpu|cont|Selector4~1 (
// Equation(s):
// \cpu|cont|Selector4~1_combout  = ( \cpu|cont|previous_state [0] & ( (!\cpu|cont|previous_state [6] & (\cpu|cont|previous_state [7] & \cpu|cont|previous_state [2])) ) )

	.dataa(!\cpu|cont|previous_state [6]),
	.datab(gnd),
	.datac(!\cpu|cont|previous_state [7]),
	.datad(!\cpu|cont|previous_state [2]),
	.datae(gnd),
	.dataf(!\cpu|cont|previous_state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector4~1 .extended_lut = "off";
defparam \cpu|cont|Selector4~1 .lut_mask = 64'h00000000000A000A;
defparam \cpu|cont|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N24
cyclonev_lcell_comb \cpu|cont|previous_state~2 (
// Equation(s):
// \cpu|cont|previous_state~2_combout  = ( \cpu|cont|state [3] ) # ( !\cpu|cont|state [3] & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|previous_state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|previous_state~2 .extended_lut = "off";
defparam \cpu|cont|previous_state~2 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \cpu|cont|previous_state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y64_N26
dffeas \cpu|cont|previous_state[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cont|previous_state~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|previous_state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|previous_state[3] .is_wysiwyg = "true";
defparam \cpu|cont|previous_state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N39
cyclonev_lcell_comb \cpu|cont|Selector11~4 (
// Equation(s):
// \cpu|cont|Selector11~4_combout  = (!\cpu|cont|previous_state [3] & !\cpu|cont|previous_state [1])

	.dataa(!\cpu|cont|previous_state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|cont|previous_state [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector11~4 .extended_lut = "off";
defparam \cpu|cont|Selector11~4 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \cpu|cont|Selector11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N30
cyclonev_lcell_comb \cpu|cont|Selector11~1 (
// Equation(s):
// \cpu|cont|Selector11~1_combout  = ( \cpu|cont|state [3] & ( \cpu|cont|Selector11~4_combout  & ( (!\cpu|cont|state [2] & (\cpu|cont|state [0] & (\cpu|cont|state [7] & \cpu|cont|Selector4~1_combout ))) ) ) ) # ( !\cpu|cont|state [3] & ( 
// \cpu|cont|Selector11~4_combout  & ( (\cpu|cont|state [2] & (!\cpu|cont|state [0] & \cpu|cont|state [7])) ) ) ) # ( !\cpu|cont|state [3] & ( !\cpu|cont|Selector11~4_combout  & ( (\cpu|cont|state [2] & (!\cpu|cont|state [0] & \cpu|cont|state [7])) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|Selector4~1_combout ),
	.datae(!\cpu|cont|state [3]),
	.dataf(!\cpu|cont|Selector11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector11~1 .extended_lut = "off";
defparam \cpu|cont|Selector11~1 .lut_mask = 64'h0404000004040002;
defparam \cpu|cont|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N9
cyclonev_lcell_comb \cpu|cont|Selector9~1 (
// Equation(s):
// \cpu|cont|Selector9~1_combout  = ( \cpu|cont|Selector11~1_combout  & ( (!\cpu|cont|state [1]) # ((\cpu|cont|state [2] & \cpu|cont|Decoder1~4_combout )) ) ) # ( !\cpu|cont|Selector11~1_combout  & ( (\cpu|cont|state [1] & (\cpu|cont|state [2] & 
// \cpu|cont|Decoder1~4_combout )) ) )

	.dataa(!\cpu|cont|state [1]),
	.datab(gnd),
	.datac(!\cpu|cont|state [2]),
	.datad(!\cpu|cont|Decoder1~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector9~1 .extended_lut = "off";
defparam \cpu|cont|Selector9~1 .lut_mask = 64'h00050005AAAFAAAF;
defparam \cpu|cont|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N36
cyclonev_lcell_comb \cpu|cont|Selector12~0 (
// Equation(s):
// \cpu|cont|Selector12~0_combout  = ( !\cpu|cont|state [7] & ( (\cpu|cont|state [0] & (\cpu|cont|state [1] & (\cpu|cont|state [2] & \cpu|cont|state [3]))) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [1]),
	.datac(!\cpu|cont|state [2]),
	.datad(!\cpu|cont|state [3]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector12~0 .extended_lut = "off";
defparam \cpu|cont|Selector12~0 .lut_mask = 64'h0001000100000000;
defparam \cpu|cont|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y63_N41
dffeas \mem|ram_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|mem_address[13]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \mem|ram_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y63_N13
dffeas \mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|mem_address[14]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE .is_wysiwyg = "true";
defparam \mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N24
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout  = ( \cpu|cont|Decoder1~0_combout  & ( (\cpu|dp|mem_address[14]~3_combout  & (\cpu|dp|mem_address[15]~2_combout  & \cpu|dp|mem_address[13]~4_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|mem_address[14]~3_combout ),
	.datac(!\cpu|dp|mem_address[15]~2_combout ),
	.datad(!\cpu|dp|mem_address[13]~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0 .lut_mask = 64'h0000000000030003;
defparam \mem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N0
cyclonev_lcell_comb \cpu|cont|Selector6~0 (
// Equation(s):
// \cpu|cont|Selector6~0_combout  = ( \cpu|cont|state [1] & ( \cpu|cont|state [0] & ( (\cpu|cont|state [3] & (!\cpu|cont|state [7] & (!\cpu|cont|state [6] & \cpu|cont|state [2]))) ) ) ) # ( !\cpu|cont|state [1] & ( !\cpu|cont|state [0] & ( (!\cpu|cont|state 
// [3] & (\cpu|cont|state [7] & (!\cpu|cont|state [6] & \cpu|cont|state [2]))) ) ) )

	.dataa(!\cpu|cont|state [3]),
	.datab(!\cpu|cont|state [7]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [2]),
	.datae(!\cpu|cont|state [1]),
	.dataf(!\cpu|cont|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector6~0 .extended_lut = "off";
defparam \cpu|cont|Selector6~0 .lut_mask = 64'h0020000000000040;
defparam \cpu|cont|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N45
cyclonev_lcell_comb \cpu|cont|Selector11~0 (
// Equation(s):
// \cpu|cont|Selector11~0_combout  = ( \cpu|cont|Selector4~1_combout  & ( (!\cpu|cont|state [2] & (!\cpu|cont|previous_state [3] & !\cpu|cont|previous_state [1])) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|cont|previous_state [3]),
	.datad(!\cpu|cont|previous_state [1]),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector11~0 .extended_lut = "off";
defparam \cpu|cont|Selector11~0 .lut_mask = 64'h00000000C000C000;
defparam \cpu|cont|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N18
cyclonev_lcell_comb \cpu|cont|Selector8~0 (
// Equation(s):
// \cpu|cont|Selector8~0_combout  = ( \cpu|cont|state [0] & ( (!\cpu|cont|state [6] & (!\cpu|cont|state [1] & \cpu|cont|Selector11~0_combout )) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(gnd),
	.datac(!\cpu|cont|state [1]),
	.datad(!\cpu|cont|Selector11~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector8~0 .extended_lut = "off";
defparam \cpu|cont|Selector8~0 .lut_mask = 64'h0000000000A000A0;
defparam \cpu|cont|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N51
cyclonev_lcell_comb \cpu|cont|Selector7~0 (
// Equation(s):
// \cpu|cont|Selector7~0_combout  = ( \cpu|cont|Selector8~0_combout  & ( (!\cpu|cont|Selector6~0_combout  & ((!\cpu|cont|state [7]) # (!\cpu|cont|state [3]))) ) ) # ( !\cpu|cont|Selector8~0_combout  & ( !\cpu|cont|Selector6~0_combout  ) )

	.dataa(!\cpu|cont|Selector6~0_combout ),
	.datab(gnd),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [3]),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector7~0 .extended_lut = "off";
defparam \cpu|cont|Selector7~0 .lut_mask = 64'hAAAAAAAAAAA0AAA0;
defparam \cpu|cont|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N57
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout  = ( \cpu|dp|mem_address[13]~4_combout  & ( \cpu|cont|Decoder1~0_combout  & ( (!\cpu|dp|mem_address[15]~2_combout  & \cpu|dp|mem_address[14]~3_combout ) ) ) )

	.dataa(!\cpu|dp|mem_address[15]~2_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|mem_address[14]~3_combout ),
	.datad(gnd),
	.datae(!\cpu|dp|mem_address[13]~4_combout ),
	.dataf(!\cpu|cont|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0 .lut_mask = 64'h0000000000000A0A;
defparam \mem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N0
cyclonev_lcell_comb \cpu|cont|Selector9~0 (
// Equation(s):
// \cpu|cont|Selector9~0_combout  = ( \cpu|cont|state [2] & ( (\cpu|cont|state [1] & ((\cpu|dp|instruction_reg_i|op_code_flopr|q [0]) # (\cpu|dp|instruction_reg_i|op_code_flopr|q [1]))) ) )

	.dataa(!\cpu|cont|state [1]),
	.datab(gnd),
	.datac(!\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.datad(!\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector9~0 .extended_lut = "off";
defparam \cpu|cont|Selector9~0 .lut_mask = 64'h0000000005550555;
defparam \cpu|cont|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N27
cyclonev_lcell_comb \cpu|cont|Selector6~1 (
// Equation(s):
// \cpu|cont|Selector6~1_combout  = ( \cpu|cont|state [7] & ( (\cpu|cont|state [3] & (!\cpu|cont|state [6] & (!\cpu|cont|state [1] $ (!\cpu|cont|state [0])))) ) )

	.dataa(!\cpu|cont|state [1]),
	.datab(!\cpu|cont|state [3]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [0]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector6~1 .extended_lut = "off";
defparam \cpu|cont|Selector6~1 .lut_mask = 64'h0000000010201020;
defparam \cpu|cont|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N52
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y65_N14
dffeas \cpu|dp|instruction_reg_i|B_index_flopr|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|B_index_flopr|q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|B_index_flopr|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N33
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout  = ( \cpu|cont|Decoder1~0_combout  & ( (\cpu|dp|mem_address[15]~2_combout  & (!\cpu|dp|mem_address[14]~3_combout  & !\cpu|dp|mem_address[13]~4_combout )) ) )

	.dataa(!\cpu|dp|mem_address[15]~2_combout ),
	.datab(!\cpu|dp|mem_address[14]~3_combout ),
	.datac(gnd),
	.datad(!\cpu|dp|mem_address[13]~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0 .lut_mask = 64'h0000000044004400;
defparam \mem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N33
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[16]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[16]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y61_N35
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y66_N50
dffeas \cpu|dp|instruction_reg_i|A_index_flopr|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|A_index_flopr|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N27
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[30]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y61_N29
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N30
cyclonev_lcell_comb \cpu|cont|Selector8~1 (
// Equation(s):
// \cpu|cont|Selector8~1_combout  = ( !\cpu|cont|state [1] & ( (\cpu|cont|state [3] & (\cpu|cont|state [7] & (\cpu|cont|Selector11~0_combout  & (\cpu|cont|state [0] & !\cpu|cont|state [6])))) ) ) # ( \cpu|cont|state [1] & ( (\cpu|cont|state [3] & 
// (!\cpu|cont|state [7] & (\cpu|cont|state [2] & (\cpu|cont|state [0] & !\cpu|cont|state [6])))) ) )

	.dataa(!\cpu|cont|state [3]),
	.datab(!\cpu|cont|state [7]),
	.datac(!\cpu|cont|state [2]),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|cont|state [1]),
	.dataf(!\cpu|cont|state [6]),
	.datag(!\cpu|cont|Selector11~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector8~1 .extended_lut = "on";
defparam \cpu|cont|Selector8~1 .lut_mask = 64'h0001000400000000;
defparam \cpu|cont|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N54
cyclonev_lcell_comb \cpu|cont|Decoder1~6 (
// Equation(s):
// \cpu|cont|Decoder1~6_combout  = ( \cpu|cont|state [7] & ( !\cpu|cont|state [3] & ( (!\cpu|cont|state [6] & (\cpu|cont|state [0] & (\cpu|cont|state [2] & \cpu|cont|state [1]))) ) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [2]),
	.datad(!\cpu|cont|state [1]),
	.datae(!\cpu|cont|state [7]),
	.dataf(!\cpu|cont|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Decoder1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Decoder1~6 .extended_lut = "off";
defparam \cpu|cont|Decoder1~6 .lut_mask = 64'h0000000200000000;
defparam \cpu|cont|Decoder1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N45
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux11~2 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux11~2_combout  = (\cpu|cont|state [6] & !\cpu|cont|state [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux11~2 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux11~2 .lut_mask = 64'h0F000F000F000F00;
defparam \cpu|dp|reg_write_src_mux|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N36
cyclonev_lcell_comb \cpu|cont|Selector4~0 (
// Equation(s):
// \cpu|cont|Selector4~0_combout  = ( \cpu|cont|previous_state [2] & ( (!\cpu|cont|previous_state [3] & (\cpu|cont|previous_state [0] & (\cpu|cont|previous_state [7] & !\cpu|cont|previous_state [6]))) # (\cpu|cont|previous_state [3] & 
// (!\cpu|cont|previous_state [0] & (!\cpu|cont|previous_state [7] & \cpu|cont|previous_state [6]))) ) ) # ( !\cpu|cont|previous_state [2] & ( (\cpu|cont|previous_state [3] & (!\cpu|cont|previous_state [0] & (!\cpu|cont|previous_state [7] & 
// \cpu|cont|previous_state [6]))) ) )

	.dataa(!\cpu|cont|previous_state [3]),
	.datab(!\cpu|cont|previous_state [0]),
	.datac(!\cpu|cont|previous_state [7]),
	.datad(!\cpu|cont|previous_state [6]),
	.datae(gnd),
	.dataf(!\cpu|cont|previous_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector4~0 .extended_lut = "off";
defparam \cpu|cont|Selector4~0 .lut_mask = 64'h0040004002400240;
defparam \cpu|cont|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N42
cyclonev_lcell_comb \cpu|cont|Decoder1~2 (
// Equation(s):
// \cpu|cont|Decoder1~2_combout  = ( !\cpu|cont|state [2] & ( \cpu|cont|state [0] & ( (\cpu|cont|state [7] & (!\cpu|cont|state [1] & (\cpu|cont|state [3] & !\cpu|cont|state [6]))) ) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [1]),
	.datac(!\cpu|cont|state [3]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|cont|state [2]),
	.dataf(!\cpu|cont|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Decoder1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Decoder1~2 .extended_lut = "off";
defparam \cpu|cont|Decoder1~2 .lut_mask = 64'h0000000004000000;
defparam \cpu|cont|Decoder1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N36
cyclonev_lcell_comb \cpu|cont|pc_src[1]~0 (
// Equation(s):
// \cpu|cont|pc_src[1]~0_combout  = ( \cpu|cont|previous_state [2] & ( (\cpu|cont|Decoder1~2_combout  & (((!\cpu|cont|Mux0~0_combout ) # (!\cpu|cont|Selector4~0_combout )) # (\cpu|cont|previous_state [1]))) ) ) # ( !\cpu|cont|previous_state [2] & ( 
// (\cpu|cont|Decoder1~2_combout  & ((!\cpu|cont|Selector4~0_combout ) # (\cpu|cont|previous_state [1]))) ) )

	.dataa(!\cpu|cont|previous_state [1]),
	.datab(!\cpu|cont|Mux0~0_combout ),
	.datac(!\cpu|cont|Selector4~0_combout ),
	.datad(!\cpu|cont|Decoder1~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|previous_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|pc_src[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|pc_src[1]~0 .extended_lut = "off";
defparam \cpu|cont|pc_src[1]~0 .lut_mask = 64'h00F500F500FD00FD;
defparam \cpu|cont|pc_src[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N0
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~13 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~13_sumout  = SUM(( \cpu|dp|pc_flopenr|q [0] ) + ( VCC ) + ( !VCC ))
// \cpu|dp|pc_counter_i|Add0~14  = CARRY(( \cpu|dp|pc_flopenr|q [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~13_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~13 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \cpu|dp|pc_counter_i|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N2
dffeas \cpu|dp|pc_counter_i|incremented_pc[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[0] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N36
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux15~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux15~0_combout  = ( \cpu|cont|state [6] & ( \cpu|cont|Decoder1~5_combout  & ( (!\cpu|cont|state [2] & (\cpu|dp|pc_counter_i|incremented_pc [0] & (!\cpu|cont|state [0] & !\cpu|cont|state [7]))) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|dp|pc_counter_i|incremented_pc [0]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|cont|state [6]),
	.dataf(!\cpu|cont|Decoder1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux15~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux15~0 .lut_mask = 64'h0000000000002000;
defparam \cpu|dp|reg_write_src_mux|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N12
cyclonev_lcell_comb \cpu|cont|Selector6~3 (
// Equation(s):
// \cpu|cont|Selector6~3_combout  = ( !\cpu|cont|state [2] & ( (!\cpu|cont|previous_state [3] & !\cpu|cont|previous_state [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|previous_state [3]),
	.datad(!\cpu|cont|previous_state [1]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector6~3 .extended_lut = "off";
defparam \cpu|cont|Selector6~3 .lut_mask = 64'hF000F00000000000;
defparam \cpu|cont|Selector6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N0
cyclonev_lcell_comb \cpu|cont|Selector6~2 (
// Equation(s):
// \cpu|cont|Selector6~2_combout  = ( \cpu|cont|Selector6~3_combout  & ( \cpu|cont|Selector6~0_combout  ) ) # ( !\cpu|cont|Selector6~3_combout  & ( \cpu|cont|Selector6~0_combout  ) ) # ( \cpu|cont|Selector6~3_combout  & ( !\cpu|cont|Selector6~0_combout  & ( 
// (\cpu|cont|Selector6~1_combout  & (((!\cpu|cont|state [1] & \cpu|cont|Selector4~1_combout )) # (\cpu|cont|Selector9~0_combout ))) ) ) ) # ( !\cpu|cont|Selector6~3_combout  & ( !\cpu|cont|Selector6~0_combout  & ( (\cpu|cont|Selector6~1_combout  & 
// \cpu|cont|Selector9~0_combout ) ) ) )

	.dataa(!\cpu|cont|state [1]),
	.datab(!\cpu|cont|Selector4~1_combout ),
	.datac(!\cpu|cont|Selector6~1_combout ),
	.datad(!\cpu|cont|Selector9~0_combout ),
	.datae(!\cpu|cont|Selector6~3_combout ),
	.dataf(!\cpu|cont|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector6~2 .extended_lut = "off";
defparam \cpu|cont|Selector6~2 .lut_mask = 64'h000F020FFFFFFFFF;
defparam \cpu|cont|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N48
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout  = ( \cpu|cont|Decoder1~0_combout  & ( (\cpu|dp|mem_address[14]~3_combout  & (!\cpu|dp|mem_address[15]~2_combout  & !\cpu|dp|mem_address[13]~4_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|mem_address[14]~3_combout ),
	.datac(!\cpu|dp|mem_address[15]~2_combout ),
	.datad(!\cpu|dp|mem_address[13]~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0 .lut_mask = 64'h0000000030003000;
defparam \mem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y67_N13
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux15~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N9
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[10]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[10]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y64_N11
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N27
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout  = ( \cpu|cont|Decoder1~0_combout  & ( (!\cpu|dp|mem_address[15]~2_combout  & (!\cpu|dp|mem_address[14]~3_combout  & \cpu|dp|mem_address[13]~4_combout )) ) )

	.dataa(!\cpu|dp|mem_address[15]~2_combout ),
	.datab(!\cpu|dp|mem_address[14]~3_combout ),
	.datac(gnd),
	.datad(!\cpu|dp|mem_address[13]~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0 .lut_mask = 64'h0000000000880088;
defparam \mem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y65_N44
dffeas \cpu|dp|instruction_reg_i|B_index_flopr|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|B_index_flopr|q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|B_index_flopr|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N6
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout  = ( \cpu|cont|Decoder1~0_combout  & ( \cpu|dp|mem_address[15]~2_combout  & ( (!\cpu|dp|mem_address[14]~3_combout  & \cpu|dp|mem_address[13]~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|mem_address[14]~3_combout ),
	.datac(!\cpu|dp|mem_address[13]~4_combout ),
	.datad(gnd),
	.datae(!\cpu|cont|Decoder1~0_combout ),
	.dataf(!\cpu|dp|mem_address[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0 .lut_mask = 64'h0000000000000C0C;
defparam \mem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N24
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[14]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[14]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[14]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y61_N26
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N51
cyclonev_lcell_comb \cpu|cont|Selector9~2 (
// Equation(s):
// \cpu|cont|Selector9~2_combout  = ( \cpu|cont|Selector11~1_combout  & ( (!\cpu|cont|state [1]) # ((\cpu|cont|Selector9~0_combout  & \cpu|cont|Decoder1~4_combout )) ) ) # ( !\cpu|cont|Selector11~1_combout  & ( (\cpu|cont|Selector9~0_combout  & 
// \cpu|cont|Decoder1~4_combout ) ) )

	.dataa(!\cpu|cont|state [1]),
	.datab(gnd),
	.datac(!\cpu|cont|Selector9~0_combout ),
	.datad(!\cpu|cont|Decoder1~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector9~2 .extended_lut = "off";
defparam \cpu|cont|Selector9~2 .lut_mask = 64'h000F000FAAAFAAAF;
defparam \cpu|cont|Selector9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N54
cyclonev_lcell_comb \cpu|cont|Selector9~4 (
// Equation(s):
// \cpu|cont|Selector9~4_combout  = ( \cpu|cont|Selector12~0_combout  & ( \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3] & ( (!\cpu|cont|state [6] & ((!\cpu|cont|Selector9~2_combout ) # ((!\cpu|cont|Selector9~1_combout ) # 
// (\cpu|dp|instruction_reg_i|op_code_flopr|q [3])))) ) ) ) # ( !\cpu|cont|Selector12~0_combout  & ( \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3] & ( (\cpu|cont|Selector9~1_combout  & (!\cpu|cont|state [6] & ((!\cpu|cont|Selector9~2_combout ) # 
// (\cpu|dp|instruction_reg_i|op_code_flopr|q [3])))) ) ) ) # ( \cpu|cont|Selector12~0_combout  & ( !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3] & ( (!\cpu|cont|state [6] & ((!\cpu|cont|Selector9~1_combout ) # ((\cpu|cont|Selector9~2_combout  & 
// \cpu|dp|instruction_reg_i|op_code_flopr|q [3])))) ) ) ) # ( !\cpu|cont|Selector12~0_combout  & ( !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3] & ( (\cpu|cont|Selector9~2_combout  & (\cpu|cont|Selector9~1_combout  & (!\cpu|cont|state [6] & 
// \cpu|dp|instruction_reg_i|op_code_flopr|q [3]))) ) ) )

	.dataa(!\cpu|cont|Selector9~2_combout ),
	.datab(!\cpu|cont|Selector9~1_combout ),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|dp|instruction_reg_i|op_code_flopr|q [3]),
	.datae(!\cpu|cont|Selector12~0_combout ),
	.dataf(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector9~4 .extended_lut = "off";
defparam \cpu|cont|Selector9~4 .lut_mask = 64'h0010C0D02030E0F0;
defparam \cpu|cont|Selector9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector20~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector20~0_combout  = ( !\cpu|cont|Selector11~3_combout  & ( \cpu|dp|alu_rf_i|Decoder0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector20~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector20~0 .lut_mask = 64'h00FF00FF00000000;
defparam \cpu|dp|alu_rf_i|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector7~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector7~1_combout  = ( \cpu|cont|Selector7~0_combout  & ( (!\cpu|cont|Selector10~1_combout  & ((!\cpu|dp|alu_rf_i|Selector20~0_combout ) # (\cpu|cont|Selector9~3_combout ))) # (\cpu|cont|Selector10~1_combout  & 
// ((\cpu|dp|alu_rf_i|Selector20~0_combout ))) ) ) # ( !\cpu|cont|Selector7~0_combout  & ( (\cpu|dp|alu_rf_i|Selector14~2_combout  & (\cpu|cont|Selector10~1_combout  & \cpu|dp|alu_rf_i|Selector20~0_combout )) ) )

	.dataa(!\cpu|cont|Selector9~3_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector14~2_combout ),
	.datac(!\cpu|cont|Selector10~1_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector20~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector7~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector7~1 .lut_mask = 64'h00030003F05FF05F;
defparam \cpu|dp|alu_rf_i|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector6~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector6~0_combout  = ( \cpu|dp|alu_rf_i|Selector7~0_combout  & ( (\cpu|dp|alu_rf_i|Selector7~1_combout  & !\cpu|dp|alu_rf_i|Selector14~1_combout ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector7~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector6~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector6~0 .lut_mask = 64'h0000000055005500;
defparam \cpu|dp|alu_rf_i|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N12
cyclonev_lcell_comb \cpu|cont|WideOr7~0 (
// Equation(s):
// \cpu|cont|WideOr7~0_combout  = ( \cpu|cont|state [7] & ( (!\cpu|cont|state [6] & (!\cpu|cont|state [0] & (!\cpu|cont|state [1] $ (\cpu|cont|state [3])))) ) ) # ( !\cpu|cont|state [7] & ( (\cpu|cont|state [1] & (!\cpu|cont|state [6] & (\cpu|cont|state [0] 
// & \cpu|cont|state [3]))) ) )

	.dataa(!\cpu|cont|state [1]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|state [3]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|WideOr7~0 .extended_lut = "off";
defparam \cpu|cont|WideOr7~0 .lut_mask = 64'h0004000480408040;
defparam \cpu|cont|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector7~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector7~4_combout  = ( \cpu|cont|Selector8~1_combout  & ( (!\cpu|cont|Selector11~3_combout ) # (!\cpu|dp|alu_rf_i|Selector11~0_combout ) ) )

	.dataa(!\cpu|cont|Selector11~3_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector11~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector7~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector7~4 .lut_mask = 64'h00000000EEEEEEEE;
defparam \cpu|dp|alu_rf_i|Selector7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N51
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector14~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector14~3_combout  = ( \cpu|cont|Selector10~1_combout  & ( (!\cpu|dp|alu_rf_i|Decoder0~0_combout  & (\cpu|cont|Selector9~4_combout  & !\cpu|cont|Selector7~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datac(!\cpu|cont|Selector9~4_combout ),
	.datad(!\cpu|cont|Selector7~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector14~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector14~3 .lut_mask = 64'h000000000C000C00;
defparam \cpu|dp|alu_rf_i|Selector14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y62_N27
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector7~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector7~3_combout  = ( \cpu|cont|Selector8~1_combout  & ( (!\cpu|dp|alu_rf_i|Selector14~3_combout ) # (\cpu|cont|Selector11~3_combout ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector14~3_combout ),
	.datab(!\cpu|cont|Selector11~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|cont|Selector8~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector7~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector7~3 .lut_mask = 64'h0000BBBB0000BBBB;
defparam \cpu|dp|alu_rf_i|Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N59
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y60_N39
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[22]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[22]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y60_N40
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N3
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~17 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~17_sumout  = SUM(( \cpu|dp|pc_flopenr|q [1] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~14  ))
// \cpu|dp|pc_counter_i|Add0~18  = CARRY(( \cpu|dp|pc_flopenr|q [1] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|dp|pc_flopenr|q [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~17_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~17 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|dp|pc_counter_i|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N6
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~21 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~21_sumout  = SUM(( \cpu|dp|pc_flopenr|q [2] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~18  ))
// \cpu|dp|pc_counter_i|Add0~22  = CARRY(( \cpu|dp|pc_flopenr|q [2] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~18  ))

	.dataa(gnd),
	.datab(!\cpu|dp|pc_flopenr|q [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~21_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~21 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|dp|pc_counter_i|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N8
dffeas \cpu|dp|pc_counter_i|incremented_pc[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[2] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y65_N47
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N33
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[14]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[14]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[14]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y67_N35
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector14~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector14~5_combout  = ( \cpu|cont|Selector9~4_combout  & ( \cpu|cont|Selector10~1_combout  & ( (!\cpu|cont|Selector7~0_combout  & (!\cpu|cont|Selector11~3_combout  & ((\cpu|dp|alu_rf_i|Decoder0~0_combout ) # 
// (\cpu|cont|Selector8~1_combout )))) # (\cpu|cont|Selector7~0_combout  & (!\cpu|cont|Selector8~1_combout )) ) ) ) # ( !\cpu|cont|Selector9~4_combout  & ( \cpu|cont|Selector10~1_combout  & ( (!\cpu|cont|Selector8~1_combout  & 
// (((\cpu|dp|alu_rf_i|Decoder0~0_combout  & !\cpu|cont|Selector11~3_combout )) # (\cpu|cont|Selector7~0_combout ))) ) ) ) # ( \cpu|cont|Selector9~4_combout  & ( !\cpu|cont|Selector10~1_combout  & ( (\cpu|cont|Selector7~0_combout  & 
// !\cpu|cont|Selector8~1_combout ) ) ) ) # ( !\cpu|cont|Selector9~4_combout  & ( !\cpu|cont|Selector10~1_combout  & ( (\cpu|cont|Selector7~0_combout  & !\cpu|cont|Selector8~1_combout ) ) ) )

	.dataa(!\cpu|cont|Selector7~0_combout ),
	.datab(!\cpu|cont|Selector8~1_combout ),
	.datac(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datad(!\cpu|cont|Selector11~3_combout ),
	.datae(!\cpu|cont|Selector9~4_combout ),
	.dataf(!\cpu|cont|Selector10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector14~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector14~5 .lut_mask = 64'h444444444C446E44;
defparam \cpu|dp|alu_rf_i|Selector14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N15
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[2]~12 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[2]~12_combout  = ( \cpu|cont|Selector6~2_combout  & ( \cpu|dp|instruction_reg_i|B_index_flopr|q [2] ) ) # ( !\cpu|cont|Selector6~2_combout  & ( \cpu|dp|reg_B_flopr|q [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|reg_B_flopr|q [2]),
	.datad(!\cpu|dp|instruction_reg_i|B_index_flopr|q [2]),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[2]~12 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[2]~12 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \cpu|dp|alu_B_mux|mux2_output[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N51
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[16]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[16]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y67_N52
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y67_N46
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux12~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y65_N46
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y64_N15
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[18]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[18]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y64_N16
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N54
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[5]~8 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[5]~8_combout  = ( \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1] & ( \cpu|dp|reg_B_flopr|q [5] ) ) # ( !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1] & ( \cpu|dp|reg_B_flopr|q [5] & ( !\cpu|cont|Selector6~2_combout  ) 
// ) ) # ( \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1] & ( !\cpu|dp|reg_B_flopr|q [5] & ( \cpu|cont|Selector6~2_combout  ) ) )

	.dataa(!\cpu|cont|Selector6~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1]),
	.dataf(!\cpu|dp|reg_B_flopr|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[5]~8 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[5]~8 .lut_mask = 64'h00005555AAAAFFFF;
defparam \cpu|dp|alu_B_mux|mux2_output[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y64_N27
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[12]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[12]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[12]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y64_N28
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y67_N55
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux14~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N57
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux1~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux1~1_combout  = ( \cpu|cont|Decoder1~5_combout  & ( \cpu|dp|alu_rf_i|alu_out [14] & ( ((!\cpu|cont|state [6]) # ((\cpu|cont|state [0]) # (\cpu|cont|state [7]))) # (\cpu|cont|state [2]) ) ) ) # ( !\cpu|cont|Decoder1~5_combout  & 
// ( \cpu|dp|alu_rf_i|alu_out [14] ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|cont|Decoder1~5_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux1~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux1~1 .lut_mask = 64'h00000000FFFFDFFF;
defparam \cpu|dp|reg_write_src_mux|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y62_N18
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[38]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y62_N19
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[38] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y64_N32
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[37] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y64_N0
cyclonev_ram_block \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\cpu|cont|Selector13~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cpu|dp|reg_write_src_mux|Mux0~2_combout ,\cpu|dp|reg_write_src_mux|Mux1~2_combout ,\cpu|dp|reg_write_src_mux|Mux2~2_combout ,\cpu|dp|reg_write_src_mux|Mux3~2_combout ,
\cpu|dp|reg_write_src_mux|Mux4~0_combout ,\cpu|dp|reg_write_src_mux|Mux5~0_combout ,\cpu|dp|reg_write_src_mux|Mux6~0_combout ,\cpu|dp|reg_write_src_mux|Mux7~2_combout ,\cpu|dp|reg_write_src_mux|Mux8~0_combout ,\cpu|dp|reg_write_src_mux|Mux9~0_combout ,
\cpu|dp|reg_write_src_mux|Mux10~0_combout ,\cpu|dp|reg_write_src_mux|Mux11~0_combout ,\cpu|dp|reg_write_src_mux|Mux12~2_combout ,\cpu|dp|reg_write_src_mux|Mux13~2_combout ,\cpu|dp|reg_write_src_mux|Mux14~2_combout ,\cpu|dp|reg_write_src_mux|Mux15~2_combout }),
	.portaaddr({\cpu|dp|instruction_reg_i|A_index_flopr|q [3],\cpu|dp|instruction_reg_i|A_index_flopr|q [2],\cpu|dp|instruction_reg_i|A_index_flopr|q [1],\cpu|dp|instruction_reg_i|A_index_flopr|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\cpu|dp|instruction_reg_i|A_index_flopr|q~3_combout ,\cpu|dp|instruction_reg_i|A_index_flopr|q~2_combout ,\cpu|dp|instruction_reg_i|A_index_flopr|q~1_combout ,\cpu|dp|instruction_reg_i|A_index_flopr|q~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/alu_rf.ram0_reg_file_495e9ac2.hdl.mif";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cpu:cpu|datapath:dp|reg_file:reg_file|altsyncram:RAM_rtl_0|altsyncram_d6n1:auto_generated|ALTSYNCRAM";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N6
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~3 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~3_combout  = ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a14  & ( \cpu|dp|reg_file|RAM~3_combout  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & (((\cpu|dp|reg_file|RAM_rtl_0_bypass [38] & !\cpu|dp|reg_file|RAM~2_combout )) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [37]))) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a14  & ( \cpu|dp|reg_file|RAM~3_combout  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & (\cpu|dp|reg_file|RAM_rtl_0_bypass [37] & 
// ((!\cpu|dp|reg_file|RAM_rtl_0_bypass [38]) # (\cpu|dp|reg_file|RAM~2_combout )))) ) ) ) # ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a14  & ( !\cpu|dp|reg_file|RAM~3_combout  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & 
// ((\cpu|dp|reg_file|RAM_rtl_0_bypass [37]) # (\cpu|dp|reg_file|RAM_rtl_0_bypass [38]))) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a14  & ( !\cpu|dp|reg_file|RAM~3_combout  & ( (!\cpu|dp|reg_file|RAM_rtl_0_bypass [38] & 
// (\cpu|dp|reg_A_flopr|q~0_combout  & \cpu|dp|reg_file|RAM_rtl_0_bypass [37])) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [38]),
	.datab(!\cpu|dp|reg_file|RAM~2_combout ),
	.datac(!\cpu|dp|reg_A_flopr|q~0_combout ),
	.datad(!\cpu|dp|reg_file|RAM_rtl_0_bypass [37]),
	.datae(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a14 ),
	.dataf(!\cpu|dp|reg_file|RAM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~3 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~3 .lut_mask = 64'h000A050F000B040F;
defparam \cpu|dp|reg_A_flopr|q~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N8
dffeas \cpu|dp|reg_A_flopr|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[14] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y61_N39
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[14]~2 (
// Equation(s):
// \cpu|dp|data_to_mem_store[14]~2_combout  = ( \cpu|dp|reg_A_flopr|q [14] & ( \cpu|cont|Decoder1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|dp|reg_A_flopr|q [14]),
	.dataf(!\cpu|cont|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[14]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[14]~2 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[14]~2 .lut_mask = 64'h000000000000FFFF;
defparam \cpu|dp|data_to_mem_store[14]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y62_N48
cyclonev_lcell_comb \cpu|dp|mem_address[0]~5 (
// Equation(s):
// \cpu|dp|mem_address[0]~5_combout  = ( \cpu|dp|pc_flopenr|q [0] & ( \cpu|dp|mem_address~0_combout  & ( \cpu|dp|reg_B_flopr|q [0] ) ) ) # ( !\cpu|dp|pc_flopenr|q [0] & ( \cpu|dp|mem_address~0_combout  & ( \cpu|dp|reg_B_flopr|q [0] ) ) ) # ( 
// \cpu|dp|pc_flopenr|q [0] & ( !\cpu|dp|mem_address~0_combout  ) )

	.dataa(gnd),
	.datab(!\cpu|dp|reg_B_flopr|q [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|dp|pc_flopenr|q [0]),
	.dataf(!\cpu|dp|mem_address~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[0]~5 .extended_lut = "off";
defparam \cpu|dp|mem_address[0]~5 .lut_mask = 64'h0000FFFF33333333;
defparam \cpu|dp|mem_address[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N51
cyclonev_lcell_comb \cpu|dp|mem_address[1]~6 (
// Equation(s):
// \cpu|dp|mem_address[1]~6_combout  = ( \cpu|dp|reg_B_flopr|q [1] & ( (\cpu|dp|mem_address~0_combout ) # (\cpu|dp|pc_flopenr|q [1]) ) ) # ( !\cpu|dp|reg_B_flopr|q [1] & ( (\cpu|dp|pc_flopenr|q [1] & !\cpu|dp|mem_address~0_combout ) ) )

	.dataa(!\cpu|dp|pc_flopenr|q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|dp|mem_address~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_B_flopr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[1]~6 .extended_lut = "off";
defparam \cpu|dp|mem_address[1]~6 .lut_mask = 64'h5500550055FF55FF;
defparam \cpu|dp|mem_address[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N57
cyclonev_lcell_comb \cpu|dp|mem_address[2]~7 (
// Equation(s):
// \cpu|dp|mem_address[2]~7_combout  = ( \cpu|dp|pc_flopenr|q [2] & ( (!\cpu|dp|mem_address~0_combout ) # (\cpu|dp|reg_B_flopr|q [2]) ) ) # ( !\cpu|dp|pc_flopenr|q [2] & ( (\cpu|dp|mem_address~0_combout  & \cpu|dp|reg_B_flopr|q [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|mem_address~0_combout ),
	.datad(!\cpu|dp|reg_B_flopr|q [2]),
	.datae(gnd),
	.dataf(!\cpu|dp|pc_flopenr|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[2]~7 .extended_lut = "off";
defparam \cpu|dp|mem_address[2]~7 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cpu|dp|mem_address[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N48
cyclonev_lcell_comb \cpu|dp|mem_address[3]~8 (
// Equation(s):
// \cpu|dp|mem_address[3]~8_combout  = ( \cpu|dp|reg_B_flopr|q [3] & ( (\cpu|dp|mem_address~0_combout ) # (\cpu|dp|pc_flopenr|q [3]) ) ) # ( !\cpu|dp|reg_B_flopr|q [3] & ( (\cpu|dp|pc_flopenr|q [3] & !\cpu|dp|mem_address~0_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|pc_flopenr|q [3]),
	.datac(gnd),
	.datad(!\cpu|dp|mem_address~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_B_flopr|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[3]~8 .extended_lut = "off";
defparam \cpu|dp|mem_address[3]~8 .lut_mask = 64'h3300330033FF33FF;
defparam \cpu|dp|mem_address[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N24
cyclonev_lcell_comb \cpu|dp|mem_address[4]~9 (
// Equation(s):
// \cpu|dp|mem_address[4]~9_combout  = ( \cpu|dp|mem_address~0_combout  & ( \cpu|dp|reg_B_flopr|q [4] ) ) # ( !\cpu|dp|mem_address~0_combout  & ( \cpu|dp|pc_flopenr|q [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [4]),
	.datad(!\cpu|dp|reg_B_flopr|q [4]),
	.datae(gnd),
	.dataf(!\cpu|dp|mem_address~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[4]~9 .extended_lut = "off";
defparam \cpu|dp|mem_address[4]~9 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \cpu|dp|mem_address[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N21
cyclonev_lcell_comb \cpu|dp|mem_address[5]~10 (
// Equation(s):
// \cpu|dp|mem_address[5]~10_combout  = ( \cpu|dp|mem_address~0_combout  & ( \cpu|dp|pc_flopenr|q [5] & ( \cpu|dp|reg_B_flopr|q [5] ) ) ) # ( !\cpu|dp|mem_address~0_combout  & ( \cpu|dp|pc_flopenr|q [5] ) ) # ( \cpu|dp|mem_address~0_combout  & ( 
// !\cpu|dp|pc_flopenr|q [5] & ( \cpu|dp|reg_B_flopr|q [5] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|reg_B_flopr|q [5]),
	.datad(gnd),
	.datae(!\cpu|dp|mem_address~0_combout ),
	.dataf(!\cpu|dp|pc_flopenr|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[5]~10 .extended_lut = "off";
defparam \cpu|dp|mem_address[5]~10 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \cpu|dp|mem_address[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y64_N48
cyclonev_lcell_comb \cpu|dp|mem_address[6]~11 (
// Equation(s):
// \cpu|dp|mem_address[6]~11_combout  = ( \cpu|dp|reg_B_flopr|q [6] & ( \cpu|dp|mem_address~0_combout  ) ) # ( \cpu|dp|reg_B_flopr|q [6] & ( !\cpu|dp|mem_address~0_combout  & ( \cpu|dp|pc_flopenr|q [6] ) ) ) # ( !\cpu|dp|reg_B_flopr|q [6] & ( 
// !\cpu|dp|mem_address~0_combout  & ( \cpu|dp|pc_flopenr|q [6] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [6]),
	.datad(gnd),
	.datae(!\cpu|dp|reg_B_flopr|q [6]),
	.dataf(!\cpu|dp|mem_address~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[6]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[6]~11 .extended_lut = "off";
defparam \cpu|dp|mem_address[6]~11 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \cpu|dp|mem_address[6]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N57
cyclonev_lcell_comb \cpu|dp|mem_address[7]~12 (
// Equation(s):
// \cpu|dp|mem_address[7]~12_combout  = ( \cpu|dp|mem_address~0_combout  & ( \cpu|dp|reg_B_flopr|q [7] ) ) # ( !\cpu|dp|mem_address~0_combout  & ( \cpu|dp|pc_flopenr|q [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|reg_B_flopr|q [7]),
	.datad(!\cpu|dp|pc_flopenr|q [7]),
	.datae(gnd),
	.dataf(!\cpu|dp|mem_address~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[7]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[7]~12 .extended_lut = "off";
defparam \cpu|dp|mem_address[7]~12 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \cpu|dp|mem_address[7]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y67_N47
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux7~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[25] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N21
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[26]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[26]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[26]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y66_N23
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[26] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y65_N0
cyclonev_ram_block \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\cpu|cont|Selector13~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cpu|dp|reg_write_src_mux|Mux0~2_combout ,\cpu|dp|reg_write_src_mux|Mux1~2_combout ,\cpu|dp|reg_write_src_mux|Mux2~2_combout ,\cpu|dp|reg_write_src_mux|Mux3~2_combout ,
\cpu|dp|reg_write_src_mux|Mux4~0_combout ,\cpu|dp|reg_write_src_mux|Mux5~0_combout ,\cpu|dp|reg_write_src_mux|Mux6~0_combout ,\cpu|dp|reg_write_src_mux|Mux7~2_combout ,\cpu|dp|reg_write_src_mux|Mux8~0_combout ,\cpu|dp|reg_write_src_mux|Mux9~0_combout ,
\cpu|dp|reg_write_src_mux|Mux10~0_combout ,\cpu|dp|reg_write_src_mux|Mux11~0_combout ,\cpu|dp|reg_write_src_mux|Mux12~2_combout ,\cpu|dp|reg_write_src_mux|Mux13~2_combout ,\cpu|dp|reg_write_src_mux|Mux14~2_combout ,\cpu|dp|reg_write_src_mux|Mux15~2_combout }),
	.portaaddr({\cpu|dp|instruction_reg_i|A_index_flopr|q [3],\cpu|dp|instruction_reg_i|A_index_flopr|q [2],\cpu|dp|instruction_reg_i|A_index_flopr|q [1],\cpu|dp|instruction_reg_i|A_index_flopr|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\cpu|dp|instruction_reg_i|B_index_flopr|q~3_combout ,\cpu|dp|instruction_reg_i|B_index_flopr|q~2_combout ,\cpu|dp|instruction_reg_i|B_index_flopr|q~1_combout ,\cpu|dp|instruction_reg_i|B_index_flopr|q~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .init_file = "db/alu_rf.ram0_reg_file_495e9ac2.hdl.mif";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "cpu:cpu|datapath:dp|reg_file:reg_file|altsyncram:RAM_rtl_1|altsyncram_d6n1:auto_generated|ALTSYNCRAM";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N36
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~12 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~12_combout  = ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a8  & ( \cpu|dp|reg_file|RAM~1_combout  & ( (\cpu|dp|reg_B_flopr|q~0_combout  & (((!\cpu|dp|reg_file|RAM~0_combout  & \cpu|dp|reg_file|RAM_rtl_1_bypass [26])) # 
// (\cpu|dp|reg_file|RAM_rtl_1_bypass [25]))) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a8  & ( \cpu|dp|reg_file|RAM~1_combout  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [25] & (\cpu|dp|reg_B_flopr|q~0_combout  & 
// ((!\cpu|dp|reg_file|RAM_rtl_1_bypass [26]) # (\cpu|dp|reg_file|RAM~0_combout )))) ) ) ) # ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a8  & ( !\cpu|dp|reg_file|RAM~1_combout  & ( (\cpu|dp|reg_B_flopr|q~0_combout  & 
// ((\cpu|dp|reg_file|RAM_rtl_1_bypass [26]) # (\cpu|dp|reg_file|RAM_rtl_1_bypass [25]))) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a8  & ( !\cpu|dp|reg_file|RAM~1_combout  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [25] & 
// (\cpu|dp|reg_B_flopr|q~0_combout  & !\cpu|dp|reg_file|RAM_rtl_1_bypass [26])) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_1_bypass [25]),
	.datab(!\cpu|dp|reg_B_flopr|q~0_combout ),
	.datac(!\cpu|dp|reg_file|RAM~0_combout ),
	.datad(!\cpu|dp|reg_file|RAM_rtl_1_bypass [26]),
	.datae(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a8 ),
	.dataf(!\cpu|dp|reg_file|RAM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~12 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~12 .lut_mask = 64'h1100113311011131;
defparam \cpu|dp|reg_B_flopr|q~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y65_N38
dffeas \cpu|dp|reg_B_flopr|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[8] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N33
cyclonev_lcell_comb \cpu|dp|mem_address[8]~13 (
// Equation(s):
// \cpu|dp|mem_address[8]~13_combout  = ( \cpu|dp|reg_B_flopr|q [8] & ( (\cpu|dp|mem_address~0_combout ) # (\cpu|dp|pc_flopenr|q [8]) ) ) # ( !\cpu|dp|reg_B_flopr|q [8] & ( (\cpu|dp|pc_flopenr|q [8] & !\cpu|dp|mem_address~0_combout ) ) )

	.dataa(!\cpu|dp|pc_flopenr|q [8]),
	.datab(gnd),
	.datac(!\cpu|dp|mem_address~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_B_flopr|q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[8]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[8]~13 .extended_lut = "off";
defparam \cpu|dp|mem_address[8]~13 .lut_mask = 64'h505050505F5F5F5F;
defparam \cpu|dp|mem_address[8]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N3
cyclonev_lcell_comb \cpu|dp|mem_address[9]~14 (
// Equation(s):
// \cpu|dp|mem_address[9]~14_combout  = ( \cpu|dp|pc_flopenr|q [9] & ( (!\cpu|dp|mem_address~0_combout ) # (\cpu|dp|reg_B_flopr|q [9]) ) ) # ( !\cpu|dp|pc_flopenr|q [9] & ( (\cpu|dp|reg_B_flopr|q [9] & \cpu|dp|mem_address~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|reg_B_flopr|q [9]),
	.datad(!\cpu|dp|mem_address~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|pc_flopenr|q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[9]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[9]~14 .extended_lut = "off";
defparam \cpu|dp|mem_address[9]~14 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cpu|dp|mem_address[9]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N9
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[30]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[30]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y68_N11
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[30] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y66_N29
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[29] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N6
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~14 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~14_combout  = ( \cpu|dp|reg_B_flopr|q~0_combout  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a10  & ( ((\cpu|dp|reg_file|RAM_rtl_1_bypass [30] & ((!\cpu|dp|reg_file|RAM~0_combout ) # (!\cpu|dp|reg_file|RAM~1_combout )))) 
// # (\cpu|dp|reg_file|RAM_rtl_1_bypass [29]) ) ) ) # ( \cpu|dp|reg_B_flopr|q~0_combout  & ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a10  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [29] & ((!\cpu|dp|reg_file|RAM_rtl_1_bypass [30]) # 
// ((\cpu|dp|reg_file|RAM~0_combout  & \cpu|dp|reg_file|RAM~1_combout )))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM~0_combout ),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1_bypass [30]),
	.datac(!\cpu|dp|reg_file|RAM_rtl_1_bypass [29]),
	.datad(!\cpu|dp|reg_file|RAM~1_combout ),
	.datae(!\cpu|dp|reg_B_flopr|q~0_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~14 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~14 .lut_mask = 64'h00000C0D00003F2F;
defparam \cpu|dp|reg_B_flopr|q~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y65_N35
dffeas \cpu|dp|reg_B_flopr|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_B_flopr|q~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[10] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N27
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~49 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~49_sumout  = SUM(( \cpu|dp|pc_flopenr|q [9] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~46  ))
// \cpu|dp|pc_counter_i|Add0~50  = CARRY(( \cpu|dp|pc_flopenr|q [9] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~46  ))

	.dataa(!\cpu|dp|pc_flopenr|q [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~49_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~49 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|dp|pc_counter_i|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N30
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~53 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~53_sumout  = SUM(( \cpu|dp|pc_flopenr|q [10] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~50  ))
// \cpu|dp|pc_counter_i|Add0~54  = CARRY(( \cpu|dp|pc_flopenr|q [10] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~53_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~53 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|dp|pc_counter_i|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N32
dffeas \cpu|dp|pc_counter_i|incremented_pc[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[10] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N54
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~14 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~14_combout  = ( \cpu|dp|pc_counter_i|incremented_pc [10] & ( ((!\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|alu_rf_i|alu_out [10])) # (\cpu|cont|pc_src[0]~2_combout  & ((\cpu|dp|reg_B_flopr|q [10])))) # (\cpu|cont|pc_src[1]~0_combout ) 
// ) ) # ( !\cpu|dp|pc_counter_i|incremented_pc [10] & ( (!\cpu|cont|pc_src[1]~0_combout  & ((!\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|alu_rf_i|alu_out [10])) # (\cpu|cont|pc_src[0]~2_combout  & ((\cpu|dp|reg_B_flopr|q [10]))))) ) )

	.dataa(!\cpu|cont|pc_src[1]~0_combout ),
	.datab(!\cpu|cont|pc_src[0]~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out [10]),
	.datad(!\cpu|dp|reg_B_flopr|q [10]),
	.datae(gnd),
	.dataf(!\cpu|dp|pc_counter_i|incremented_pc [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~14 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~14 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \cpu|dp|pc_flopenr|q~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N48
cyclonev_lcell_comb \cpu|cont|Decoder1~3 (
// Equation(s):
// \cpu|cont|Decoder1~3_combout  = ( \cpu|cont|state [7] & ( !\cpu|cont|state [2] & ( \cpu|cont|state [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|state [3]),
	.datad(gnd),
	.datae(!\cpu|cont|state [7]),
	.dataf(!\cpu|cont|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Decoder1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Decoder1~3 .extended_lut = "off";
defparam \cpu|cont|Decoder1~3 .lut_mask = 64'h00000F0F00000000;
defparam \cpu|cont|Decoder1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N36
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q[11]~1 (
// Equation(s):
// \cpu|dp|pc_flopenr|q[11]~1_combout  = ( \cpu|cont|state [0] & ( \cpu|cont|Decoder1~3_combout  & ( (!\reset~input_o ) # ((!\cpu|cont|state [1] & !\cpu|cont|state [6])) ) ) ) # ( !\cpu|cont|state [0] & ( \cpu|cont|Decoder1~3_combout  & ( !\reset~input_o  ) 
// ) ) # ( \cpu|cont|state [0] & ( !\cpu|cont|Decoder1~3_combout  & ( !\reset~input_o  ) ) ) # ( !\cpu|cont|state [0] & ( !\cpu|cont|Decoder1~3_combout  & ( !\reset~input_o  ) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|state [1]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\reset~input_o ),
	.datae(!\cpu|cont|state [0]),
	.dataf(!\cpu|cont|Decoder1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q[11]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[11]~1 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q[11]~1 .lut_mask = 64'hFF00FF00FF00FFC0;
defparam \cpu|dp|pc_flopenr|q[11]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N56
dffeas \cpu|dp|pc_flopenr|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[10] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N30
cyclonev_lcell_comb \cpu|dp|mem_address[10]~15 (
// Equation(s):
// \cpu|dp|mem_address[10]~15_combout  = ( \cpu|dp|reg_B_flopr|q [10] & ( (\cpu|dp|mem_address~0_combout ) # (\cpu|dp|pc_flopenr|q [10]) ) ) # ( !\cpu|dp|reg_B_flopr|q [10] & ( (\cpu|dp|pc_flopenr|q [10] & !\cpu|dp|mem_address~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [10]),
	.datad(!\cpu|dp|mem_address~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_B_flopr|q [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[10]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[10]~15 .extended_lut = "off";
defparam \cpu|dp|mem_address[10]~15 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cpu|dp|mem_address[10]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y64_N9
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[32]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[32]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y64_N11
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[32] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[32] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y64_N35
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[31] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y64_N42
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~15 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~15_combout  = ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a11  & ( \cpu|dp|reg_file|RAM_rtl_1_bypass [31] & ( \cpu|dp|reg_B_flopr|q~0_combout  ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a11  & ( 
// \cpu|dp|reg_file|RAM_rtl_1_bypass [31] & ( (\cpu|dp|reg_B_flopr|q~0_combout  & ((!\cpu|dp|reg_file|RAM_rtl_1_bypass [32]) # ((\cpu|dp|reg_file|RAM~1_combout  & \cpu|dp|reg_file|RAM~0_combout )))) ) ) ) # ( 
// \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a11  & ( !\cpu|dp|reg_file|RAM_rtl_1_bypass [31] & ( (\cpu|dp|reg_B_flopr|q~0_combout  & (\cpu|dp|reg_file|RAM_rtl_1_bypass [32] & ((!\cpu|dp|reg_file|RAM~1_combout ) # (!\cpu|dp|reg_file|RAM~0_combout 
// )))) ) ) )

	.dataa(!\cpu|dp|reg_B_flopr|q~0_combout ),
	.datab(!\cpu|dp|reg_file|RAM~1_combout ),
	.datac(!\cpu|dp|reg_file|RAM~0_combout ),
	.datad(!\cpu|dp|reg_file|RAM_rtl_1_bypass [32]),
	.datae(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a11 ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1_bypass [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~15 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~15 .lut_mask = 64'h0000005455015555;
defparam \cpu|dp|reg_B_flopr|q~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y64_N44
dffeas \cpu|dp|reg_B_flopr|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[11] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N33
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~57 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~57_sumout  = SUM(( \cpu|dp|pc_flopenr|q [11] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~54  ))
// \cpu|dp|pc_counter_i|Add0~58  = CARRY(( \cpu|dp|pc_flopenr|q [11] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~54  ))

	.dataa(!\cpu|dp|pc_flopenr|q [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~57_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~57 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|dp|pc_counter_i|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N35
dffeas \cpu|dp|pc_counter_i|incremented_pc[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[11] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N12
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~15 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~15_combout  = ( \cpu|dp|pc_counter_i|incremented_pc [11] & ( \cpu|cont|pc_src[1]~0_combout  ) ) # ( \cpu|dp|pc_counter_i|incremented_pc [11] & ( !\cpu|cont|pc_src[1]~0_combout  & ( (!\cpu|cont|pc_src[0]~2_combout  & 
// (\cpu|dp|alu_rf_i|alu_out [11])) # (\cpu|cont|pc_src[0]~2_combout  & ((\cpu|dp|reg_B_flopr|q [11]))) ) ) ) # ( !\cpu|dp|pc_counter_i|incremented_pc [11] & ( !\cpu|cont|pc_src[1]~0_combout  & ( (!\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|alu_rf_i|alu_out 
// [11])) # (\cpu|cont|pc_src[0]~2_combout  & ((\cpu|dp|reg_B_flopr|q [11]))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out [11]),
	.datab(!\cpu|cont|pc_src[0]~2_combout ),
	.datac(!\cpu|dp|reg_B_flopr|q [11]),
	.datad(gnd),
	.datae(!\cpu|dp|pc_counter_i|incremented_pc [11]),
	.dataf(!\cpu|cont|pc_src[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~15 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~15 .lut_mask = 64'h474747470000FFFF;
defparam \cpu|dp|pc_flopenr|q~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N14
dffeas \cpu|dp|pc_flopenr|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[11] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y63_N57
cyclonev_lcell_comb \cpu|dp|mem_address[11]~16 (
// Equation(s):
// \cpu|dp|mem_address[11]~16_combout  = ( \cpu|dp|pc_flopenr|q [11] & ( \cpu|dp|mem_address~0_combout  & ( \cpu|dp|reg_B_flopr|q [11] ) ) ) # ( !\cpu|dp|pc_flopenr|q [11] & ( \cpu|dp|mem_address~0_combout  & ( \cpu|dp|reg_B_flopr|q [11] ) ) ) # ( 
// \cpu|dp|pc_flopenr|q [11] & ( !\cpu|dp|mem_address~0_combout  ) )

	.dataa(!\cpu|dp|reg_B_flopr|q [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|dp|pc_flopenr|q [11]),
	.dataf(!\cpu|dp|mem_address~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[11]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[11]~16 .extended_lut = "off";
defparam \cpu|dp|mem_address[11]~16 .lut_mask = 64'h0000FFFF55555555;
defparam \cpu|dp|mem_address[11]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y64_N33
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[34]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[34]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y64_N35
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[34] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[34] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y64_N52
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[33] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux3~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[33] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y64_N36
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~16 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~16_combout  = ( \cpu|dp|reg_B_flopr|q~0_combout  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a12  & ( ((\cpu|dp|reg_file|RAM_rtl_1_bypass [34] & ((!\cpu|dp|reg_file|RAM~0_combout ) # (!\cpu|dp|reg_file|RAM~1_combout )))) 
// # (\cpu|dp|reg_file|RAM_rtl_1_bypass [33]) ) ) ) # ( \cpu|dp|reg_B_flopr|q~0_combout  & ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a12  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [33] & ((!\cpu|dp|reg_file|RAM_rtl_1_bypass [34]) # 
// ((\cpu|dp|reg_file|RAM~0_combout  & \cpu|dp|reg_file|RAM~1_combout )))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM~0_combout ),
	.datab(!\cpu|dp|reg_file|RAM~1_combout ),
	.datac(!\cpu|dp|reg_file|RAM_rtl_1_bypass [34]),
	.datad(!\cpu|dp|reg_file|RAM_rtl_1_bypass [33]),
	.datae(!\cpu|dp|reg_B_flopr|q~0_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~16 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~16 .lut_mask = 64'h000000F100000EFF;
defparam \cpu|dp|reg_B_flopr|q~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y64_N38
dffeas \cpu|dp|reg_B_flopr|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[12] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N36
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~61 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~61_sumout  = SUM(( \cpu|dp|pc_flopenr|q [12] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~58  ))
// \cpu|dp|pc_counter_i|Add0~62  = CARRY(( \cpu|dp|pc_flopenr|q [12] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~58  ))

	.dataa(gnd),
	.datab(!\cpu|dp|pc_flopenr|q [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~61_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~61 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|dp|pc_counter_i|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N38
dffeas \cpu|dp|pc_counter_i|incremented_pc[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[12] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N57
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~16 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~16_combout  = ( \cpu|dp|alu_rf_i|alu_out [12] & ( (!\cpu|cont|pc_src[1]~0_combout  & ((!\cpu|cont|pc_src[0]~2_combout ) # ((\cpu|dp|reg_B_flopr|q [12])))) # (\cpu|cont|pc_src[1]~0_combout  & (((\cpu|dp|pc_counter_i|incremented_pc 
// [12])))) ) ) # ( !\cpu|dp|alu_rf_i|alu_out [12] & ( (!\cpu|cont|pc_src[1]~0_combout  & (\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|reg_B_flopr|q [12]))) # (\cpu|cont|pc_src[1]~0_combout  & (((\cpu|dp|pc_counter_i|incremented_pc [12])))) ) )

	.dataa(!\cpu|cont|pc_src[1]~0_combout ),
	.datab(!\cpu|cont|pc_src[0]~2_combout ),
	.datac(!\cpu|dp|reg_B_flopr|q [12]),
	.datad(!\cpu|dp|pc_counter_i|incremented_pc [12]),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~16 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~16 .lut_mask = 64'h025702578ADF8ADF;
defparam \cpu|dp|pc_flopenr|q~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N59
dffeas \cpu|dp|pc_flopenr|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[12] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y64_N30
cyclonev_lcell_comb \cpu|dp|mem_address[12]~17 (
// Equation(s):
// \cpu|dp|mem_address[12]~17_combout  = ( \cpu|dp|mem_address~0_combout  & ( \cpu|dp|reg_B_flopr|q [12] ) ) # ( !\cpu|dp|mem_address~0_combout  & ( \cpu|dp|pc_flopenr|q [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [12]),
	.datad(!\cpu|dp|reg_B_flopr|q [12]),
	.datae(gnd),
	.dataf(!\cpu|dp|mem_address~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[12]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[12]~17 .extended_lut = "off";
defparam \cpu|dp|mem_address[12]~17 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \cpu|dp|mem_address[12]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y67_N6
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y63_N24
cyclonev_lcell_comb \vga_counter_i|counter~0 (
// Equation(s):
// \vga_counter_i|counter~0_combout  = ( \vga_counter_i|counter [1] & ( (!\vga_counter_i|counter [2] & (\reset~input_o  & !\vga_counter_i|counter [0])) ) ) # ( !\vga_counter_i|counter [1] & ( (\reset~input_o  & !\vga_counter_i|counter [0]) ) )

	.dataa(!\vga_counter_i|counter [2]),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\vga_counter_i|counter [0]),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|counter~0 .extended_lut = "off";
defparam \vga_counter_i|counter~0 .lut_mask = 64'h0F000F000A000A00;
defparam \vga_counter_i|counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y63_N26
dffeas \vga_counter_i|counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|counter[0] .is_wysiwyg = "true";
defparam \vga_counter_i|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y63_N30
cyclonev_lcell_comb \vga_counter_i|counter~1 (
// Equation(s):
// \vga_counter_i|counter~1_combout  = ( \vga_counter_i|counter [0] & ( (\reset~input_o  & !\vga_counter_i|counter [1]) ) ) # ( !\vga_counter_i|counter [0] & ( (\reset~input_o  & (!\vga_counter_i|counter [2] & \vga_counter_i|counter [1])) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\vga_counter_i|counter [2]),
	.datad(!\vga_counter_i|counter [1]),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|counter~1 .extended_lut = "off";
defparam \vga_counter_i|counter~1 .lut_mask = 64'h0050005055005500;
defparam \vga_counter_i|counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y63_N32
dffeas \vga_counter_i|counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|counter[1] .is_wysiwyg = "true";
defparam \vga_counter_i|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y63_N33
cyclonev_lcell_comb \vga_counter_i|counter~2 (
// Equation(s):
// \vga_counter_i|counter~2_combout  = ( \vga_counter_i|counter [0] & ( (\reset~input_o  & (!\vga_counter_i|counter [1] $ (!\vga_counter_i|counter [2]))) ) ) # ( !\vga_counter_i|counter [0] & ( (\reset~input_o  & (!\vga_counter_i|counter [1] & 
// \vga_counter_i|counter [2])) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\vga_counter_i|counter [1]),
	.datad(!\vga_counter_i|counter [2]),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|counter~2 .extended_lut = "off";
defparam \vga_counter_i|counter~2 .lut_mask = 64'h0050005005500550;
defparam \vga_counter_i|counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y63_N35
dffeas \vga_counter_i|counter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|counter[2] .is_wysiwyg = "true";
defparam \vga_counter_i|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y63_N48
cyclonev_lcell_comb \mux8_i|Mux13~0 (
// Equation(s):
// \mux8_i|Mux13~0_combout  = ( \vga_counter_i|counter [1] & ( !\vga_counter_i|counter [2] ) ) # ( !\vga_counter_i|counter [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_counter_i|counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux8_i|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux8_i|Mux13~0 .extended_lut = "off";
defparam \mux8_i|Mux13~0 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \mux8_i|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y63_N51
cyclonev_lcell_comb \mux8_i|Mux13~1 (
// Equation(s):
// \mux8_i|Mux13~1_combout  = ( \vga_counter_i|counter [0] & ( \mux8_i|Mux13~0_combout  ) )

	.dataa(!\mux8_i|Mux13~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux8_i|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux8_i|Mux13~1 .extended_lut = "off";
defparam \mux8_i|Mux13~1 .lut_mask = 64'h0000000055555555;
defparam \mux8_i|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y63_N42
cyclonev_lcell_comb \mux8_i|Mux7~0 (
// Equation(s):
// \mux8_i|Mux7~0_combout  = ( \vga_counter_i|counter [1] & ( !\vga_counter_i|counter [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_counter_i|counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux8_i|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux8_i|Mux7~0 .extended_lut = "off";
defparam \mux8_i|Mux7~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \mux8_i|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y63_N27
cyclonev_lcell_comb \vga_counter_i|counter[2]~_wirecell (
// Equation(s):
// \vga_counter_i|counter[2]~_wirecell_combout  = ( !\vga_counter_i|counter [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|counter[2]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|counter[2]~_wirecell .extended_lut = "off";
defparam \vga_counter_i|counter[2]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_counter_i|counter[2]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y63_N45
cyclonev_lcell_comb \mux8_i|Mux8~0 (
// Equation(s):
// \mux8_i|Mux8~0_combout  = ( \vga_counter_i|counter [2] & ( !\vga_counter_i|counter [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_counter_i|counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux8_i|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux8_i|Mux8~0 .extended_lut = "off";
defparam \mux8_i|Mux8~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \mux8_i|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[14]~2_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 14;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y75_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[14]~2_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 14;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y68_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[14]~2_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\mem|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y51_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[14]~2_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y64_N36
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a14~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a46~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0]) # 
// ((!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a30~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((\mem|ram_rtl_0|auto_generated|ram_block1a62~portadataout )))) 
// ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a14~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a46~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q )) # 
// (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a30~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// ((\mem|ram_rtl_0|auto_generated|ram_block1a62~portadataout ))))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|ram_block1a14~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a46~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q )) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a30~portadataout )) # 
// (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((\mem|ram_rtl_0|auto_generated|ram_block1a62~portadataout ))))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a14~portadataout  & ( 
// !\mem|ram_rtl_0|auto_generated|ram_block1a46~portadataout  & ( (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a30~portadataout )) # 
// (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((\mem|ram_rtl_0|auto_generated|ram_block1a62~portadataout ))))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datac(!\mem|ram_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datad(!\mem|ram_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0 .lut_mask = 64'h04158C9D2637AEBF;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N39
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~9 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~9_sumout  = SUM(( \cpu|dp|pc_flopenr|q [13] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~62  ))
// \cpu|dp|pc_counter_i|Add0~10  = CARRY(( \cpu|dp|pc_flopenr|q [13] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~62  ))

	.dataa(!\cpu|dp|pc_flopenr|q [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~9_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~9 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|dp|pc_counter_i|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N41
dffeas \cpu|dp|pc_counter_i|incremented_pc[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[13] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N24
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~3 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~3_combout  = ( \cpu|dp|alu_rf_i|alu_out [13] & ( \cpu|dp|pc_counter_i|incremented_pc [13] & ( (!\cpu|cont|pc_src[0]~2_combout ) # ((\cpu|dp|reg_B_flopr|q [13]) # (\cpu|cont|pc_src[1]~0_combout )) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out 
// [13] & ( \cpu|dp|pc_counter_i|incremented_pc [13] & ( ((\cpu|cont|pc_src[0]~2_combout  & \cpu|dp|reg_B_flopr|q [13])) # (\cpu|cont|pc_src[1]~0_combout ) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out [13] & ( !\cpu|dp|pc_counter_i|incremented_pc [13] & ( 
// (!\cpu|cont|pc_src[1]~0_combout  & ((!\cpu|cont|pc_src[0]~2_combout ) # (\cpu|dp|reg_B_flopr|q [13]))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out [13] & ( !\cpu|dp|pc_counter_i|incremented_pc [13] & ( (\cpu|cont|pc_src[0]~2_combout  & 
// (!\cpu|cont|pc_src[1]~0_combout  & \cpu|dp|reg_B_flopr|q [13])) ) ) )

	.dataa(!\cpu|cont|pc_src[0]~2_combout ),
	.datab(!\cpu|cont|pc_src[1]~0_combout ),
	.datac(gnd),
	.datad(!\cpu|dp|reg_B_flopr|q [13]),
	.datae(!\cpu|dp|alu_rf_i|alu_out [13]),
	.dataf(!\cpu|dp|pc_counter_i|incremented_pc [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~3 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~3 .lut_mask = 64'h004488CC3377BBFF;
defparam \cpu|dp|pc_flopenr|q~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y63_N26
dffeas \cpu|dp|pc_flopenr|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[13] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N42
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~5 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~5_sumout  = SUM(( \cpu|dp|pc_flopenr|q [14] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~10  ))
// \cpu|dp|pc_counter_i|Add0~6  = CARRY(( \cpu|dp|pc_flopenr|q [14] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~10  ))

	.dataa(gnd),
	.datab(!\cpu|dp|pc_flopenr|q [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~5_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~5 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|dp|pc_counter_i|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N44
dffeas \cpu|dp|pc_counter_i|incremented_pc[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[14] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N24
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux1~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux1~0_combout  = ( !\cpu|cont|state [2] & ( !\cpu|cont|state [0] & ( (\cpu|cont|state [6] & (\cpu|cont|Decoder1~5_combout  & (!\cpu|cont|state [7] & \cpu|dp|pc_counter_i|incremented_pc [14]))) ) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|Decoder1~5_combout ),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|dp|pc_counter_i|incremented_pc [14]),
	.datae(!\cpu|cont|state [2]),
	.dataf(!\cpu|cont|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux1~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux1~0 .lut_mask = 64'h0010000000000000;
defparam \cpu|dp|reg_write_src_mux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y59_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a78 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[14]~2_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_first_bit_number = 14;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a78 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y61_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a94 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[14]~2_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_first_bit_number = 14;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a94 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a126 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[14]~2_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_first_bit_number = 14;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a126 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a110 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[14]~2_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_first_bit_number = 14;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a110 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N48
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a126~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a110~portadataout  & ( 
// ((!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a78~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\mem|ram_rtl_0|auto_generated|ram_block1a94~portadataout )))) 
// # (\mem|ram_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a126~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a110~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((\mem|ram_rtl_0|auto_generated|ram_block1a78~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a [1]))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\mem|ram_rtl_0|auto_generated|ram_block1a94~portadataout )))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|ram_block1a126~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a110~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & (\mem|ram_rtl_0|auto_generated|ram_block1a78~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((\mem|ram_rtl_0|auto_generated|ram_block1a94~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a [1]))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a126~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a110~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a78~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\mem|ram_rtl_0|auto_generated|ram_block1a94~portadataout ))))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\mem|ram_rtl_0|auto_generated|ram_block1a78~portadataout ),
	.datad(!\mem|ram_rtl_0|auto_generated|ram_block1a94~portadataout ),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a126~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a110~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N30
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux1~2 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux1~2_combout  = ( \mem|ram_rtl_0|auto_generated|address_reg_a [2] & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0_combout  & ( ((\cpu|dp|reg_write_src_mux|Mux1~0_combout ) # 
// (\cpu|dp|reg_write_src_mux|Mux1~1_combout )) # (\cpu|cont|Decoder1~6_combout ) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|address_reg_a [2] & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~6_combout  & 
// (((\cpu|dp|reg_write_src_mux|Mux1~0_combout )) # (\cpu|dp|reg_write_src_mux|Mux1~1_combout ))) # (\cpu|cont|Decoder1~6_combout  & (((\mem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// \mem|ram_rtl_0|auto_generated|address_reg_a [2] & ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~6_combout  & ((\cpu|dp|reg_write_src_mux|Mux1~0_combout ) # (\cpu|dp|reg_write_src_mux|Mux1~1_combout ))) ) ) 
// ) # ( !\mem|ram_rtl_0|auto_generated|address_reg_a [2] & ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~6_combout  & (((\cpu|dp|reg_write_src_mux|Mux1~0_combout )) # 
// (\cpu|dp|reg_write_src_mux|Mux1~1_combout ))) # (\cpu|cont|Decoder1~6_combout  & (((\mem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\cpu|cont|Decoder1~6_combout ),
	.datab(!\cpu|dp|reg_write_src_mux|Mux1~1_combout ),
	.datac(!\mem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout ),
	.datad(!\cpu|dp|reg_write_src_mux|Mux1~0_combout ),
	.datae(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(!\mem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux1~2 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux1~2 .lut_mask = 64'h27AF22AA27AF77FF;
defparam \cpu|dp|reg_write_src_mux|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y64_N18
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~5 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~5_combout  = ( \cpu|dp|reg_file|RAM~0_combout  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a1  & ( (\cpu|dp|reg_B_flopr|q~0_combout  & (((\cpu|dp|reg_file|RAM_rtl_1_bypass [12] & !\cpu|dp|reg_file|RAM~1_combout )) # 
// (\cpu|dp|reg_file|RAM_rtl_1_bypass [11]))) ) ) ) # ( !\cpu|dp|reg_file|RAM~0_combout  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a1  & ( (\cpu|dp|reg_B_flopr|q~0_combout  & ((\cpu|dp|reg_file|RAM_rtl_1_bypass [11]) # 
// (\cpu|dp|reg_file|RAM_rtl_1_bypass [12]))) ) ) ) # ( \cpu|dp|reg_file|RAM~0_combout  & ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a1  & ( (\cpu|dp|reg_B_flopr|q~0_combout  & (\cpu|dp|reg_file|RAM_rtl_1_bypass [11] & 
// ((!\cpu|dp|reg_file|RAM_rtl_1_bypass [12]) # (\cpu|dp|reg_file|RAM~1_combout )))) ) ) ) # ( !\cpu|dp|reg_file|RAM~0_combout  & ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a1  & ( (\cpu|dp|reg_B_flopr|q~0_combout  & 
// (!\cpu|dp|reg_file|RAM_rtl_1_bypass [12] & \cpu|dp|reg_file|RAM_rtl_1_bypass [11])) ) ) )

	.dataa(!\cpu|dp|reg_B_flopr|q~0_combout ),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1_bypass [12]),
	.datac(!\cpu|dp|reg_file|RAM_rtl_1_bypass [11]),
	.datad(!\cpu|dp|reg_file|RAM~1_combout ),
	.datae(!\cpu|dp|reg_file|RAM~0_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~5 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~5 .lut_mask = 64'h0404040515151505;
defparam \cpu|dp|reg_B_flopr|q~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y66_N14
dffeas \cpu|dp|reg_B_flopr|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_B_flopr|q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N3
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[1]~14 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[1]~14_combout  = ( \cpu|cont|Selector6~2_combout  & ( \cpu|dp|instruction_reg_i|B_index_flopr|q [1] ) ) # ( !\cpu|cont|Selector6~2_combout  & ( \cpu|dp|reg_B_flopr|q [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|reg_B_flopr|q [1]),
	.datad(!\cpu|dp|instruction_reg_i|B_index_flopr|q [1]),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[1]~14 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[1]~14 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \cpu|dp|alu_B_mux|mux2_output[1]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N21
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[10]~2 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[10]~2_combout  = ( \cpu|cont|WideOr7~0_combout  & ( (!\cpu|cont|state [2] & ((\cpu|dp|pc_flopenr|q [10]))) # (\cpu|cont|state [2] & (\cpu|dp|reg_A_flopr|q [10])) ) ) # ( !\cpu|cont|WideOr7~0_combout  & ( \cpu|dp|pc_flopenr|q 
// [10] ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(gnd),
	.datac(!\cpu|dp|reg_A_flopr|q [10]),
	.datad(!\cpu|dp|pc_flopenr|q [10]),
	.datae(gnd),
	.dataf(!\cpu|cont|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[10]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[10]~2 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[10]~2 .lut_mask = 64'h00FF00FF05AF05AF;
defparam \cpu|dp|alu_A_mux|mux2_output[10]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N39
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[12]~4 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[12]~4_combout  = ( \cpu|dp|pc_flopenr|q [12] & ( (!\cpu|cont|state [2]) # ((!\cpu|cont|WideOr7~0_combout ) # (\cpu|dp|reg_A_flopr|q [12])) ) ) # ( !\cpu|dp|pc_flopenr|q [12] & ( (\cpu|cont|state [2] & 
// (\cpu|cont|WideOr7~0_combout  & \cpu|dp|reg_A_flopr|q [12])) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(gnd),
	.datad(!\cpu|dp|reg_A_flopr|q [12]),
	.datae(gnd),
	.dataf(!\cpu|dp|pc_flopenr|q [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[12]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[12]~4 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[12]~4 .lut_mask = 64'h00110011EEFFEEFF;
defparam \cpu|dp|alu_A_mux|mux2_output[12]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N20
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[35] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N36
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[36]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y64_N38
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[36] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N24
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~4 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~4_combout  = ( \cpu|dp|reg_file|RAM~2_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a13  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & (((\cpu|dp|reg_file|RAM_rtl_0_bypass [36] & !\cpu|dp|reg_file|RAM~3_combout )) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [35]))) ) ) ) # ( !\cpu|dp|reg_file|RAM~2_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a13  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & ((\cpu|dp|reg_file|RAM_rtl_0_bypass [36]) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [35]))) ) ) ) # ( \cpu|dp|reg_file|RAM~2_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a13  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [35] & (\cpu|dp|reg_A_flopr|q~0_combout  & 
// ((!\cpu|dp|reg_file|RAM_rtl_0_bypass [36]) # (\cpu|dp|reg_file|RAM~3_combout )))) ) ) ) # ( !\cpu|dp|reg_file|RAM~2_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a13  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [35] & 
// (\cpu|dp|reg_A_flopr|q~0_combout  & !\cpu|dp|reg_file|RAM_rtl_0_bypass [36])) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [35]),
	.datab(!\cpu|dp|reg_A_flopr|q~0_combout ),
	.datac(!\cpu|dp|reg_file|RAM_rtl_0_bypass [36]),
	.datad(!\cpu|dp|reg_file|RAM~3_combout ),
	.datae(!\cpu|dp|reg_file|RAM~2_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~4 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~4 .lut_mask = 64'h1010101113131311;
defparam \cpu|dp|reg_A_flopr|q~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y64_N26
dffeas \cpu|dp|reg_A_flopr|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[13] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N30
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[13]~5 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[13]~5_combout  = ( \cpu|cont|state [2] & ( (!\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|pc_flopenr|q [13]))) # (\cpu|cont|WideOr7~0_combout  & (\cpu|dp|reg_A_flopr|q [13])) ) ) # ( !\cpu|cont|state [2] & ( \cpu|dp|pc_flopenr|q 
// [13] ) )

	.dataa(gnd),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|reg_A_flopr|q [13]),
	.datad(!\cpu|dp|pc_flopenr|q [13]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[13]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[13]~5 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[13]~5 .lut_mask = 64'h00FF00FF03CF03CF;
defparam \cpu|dp|alu_A_mux|mux2_output[13]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N12
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[11]~3 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[11]~3_combout  = ( \cpu|dp|pc_flopenr|q [11] & ( (!\cpu|cont|WideOr7~0_combout ) # ((!\cpu|cont|state [2]) # (\cpu|dp|reg_A_flopr|q [11])) ) ) # ( !\cpu|dp|pc_flopenr|q [11] & ( (\cpu|cont|WideOr7~0_combout  & 
// (\cpu|cont|state [2] & \cpu|dp|reg_A_flopr|q [11])) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|cont|state [2]),
	.datad(!\cpu|dp|reg_A_flopr|q [11]),
	.datae(gnd),
	.dataf(!\cpu|dp|pc_flopenr|q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[11]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[11]~3 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[11]~3 .lut_mask = 64'h00030003FCFFFCFF;
defparam \cpu|dp|alu_A_mux|mux2_output[11]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector8~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector8~1_combout  = ( \cpu|dp|alu_A_mux|mux2_output[13]~5_combout  & ( \cpu|dp|alu_A_mux|mux2_output[11]~3_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ) # ((!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & 
// ((\cpu|dp|alu_A_mux|mux2_output[12]~4_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & (\cpu|dp|alu_A_mux|mux2_output[10]~2_combout ))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[13]~5_combout  & ( \cpu|dp|alu_A_mux|mux2_output[11]~3_combout  & 
// ( (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & ((\cpu|dp|alu_A_mux|mux2_output[12]~4_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ) # 
// ((\cpu|dp|alu_A_mux|mux2_output[10]~2_combout )))) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[13]~5_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[11]~3_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout 
// ) # ((\cpu|dp|alu_A_mux|mux2_output[12]~4_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (\cpu|dp|alu_A_mux|mux2_output[10]~2_combout ))) ) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[13]~5_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[11]~3_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ((\cpu|dp|alu_A_mux|mux2_output[12]~4_combout ))) # 
// (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & (\cpu|dp|alu_A_mux|mux2_output[10]~2_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[10]~2_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[12]~4_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[13]~5_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[11]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector8~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector8~1 .lut_mask = 64'h012389AB4567CDEF;
defparam \cpu|dp|alu_rf_i|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N42
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[6]~9 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[6]~9_combout  = ( \cpu|dp|pc_flopenr|q [6] & ( (!\cpu|cont|state [2]) # ((!\cpu|cont|WideOr7~0_combout ) # (\cpu|dp|reg_A_flopr|q [6])) ) ) # ( !\cpu|dp|pc_flopenr|q [6] & ( (\cpu|cont|state [2] & (\cpu|cont|WideOr7~0_combout 
//  & \cpu|dp|reg_A_flopr|q [6])) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(gnd),
	.datac(!\cpu|cont|WideOr7~0_combout ),
	.datad(!\cpu|dp|reg_A_flopr|q [6]),
	.datae(gnd),
	.dataf(!\cpu|dp|pc_flopenr|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[6]~9 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[6]~9 .lut_mask = 64'h00050005FAFFFAFF;
defparam \cpu|dp|alu_A_mux|mux2_output[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N36
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[9]~1 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[9]~1_combout  = ( \cpu|dp|reg_A_flopr|q [9] & ( ((\cpu|cont|state [2] & \cpu|cont|WideOr7~0_combout )) # (\cpu|dp|pc_flopenr|q [9]) ) ) # ( !\cpu|dp|reg_A_flopr|q [9] & ( (\cpu|dp|pc_flopenr|q [9] & ((!\cpu|cont|state [2]) # 
// (!\cpu|cont|WideOr7~0_combout ))) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[9]~1 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[9]~1 .lut_mask = 64'h0E0E0E0E1F1F1F1F;
defparam \cpu|dp|alu_A_mux|mux2_output[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N30
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[8]~0 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[8]~0_combout  = ( \cpu|cont|WideOr7~0_combout  & ( (!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [8])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [8]))) ) ) # ( !\cpu|cont|WideOr7~0_combout  & ( \cpu|dp|pc_flopenr|q [8] 
// ) )

	.dataa(!\cpu|dp|pc_flopenr|q [8]),
	.datab(gnd),
	.datac(!\cpu|cont|state [2]),
	.datad(!\cpu|dp|reg_A_flopr|q [8]),
	.datae(gnd),
	.dataf(!\cpu|cont|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[8]~0 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[8]~0 .lut_mask = 64'h55555555505F505F;
defparam \cpu|dp|alu_A_mux|mux2_output[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N39
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[7]~10 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[7]~10_combout  = ( \cpu|cont|state [2] & ( \cpu|dp|pc_flopenr|q [7] & ( (!\cpu|cont|WideOr7~0_combout ) # (\cpu|dp|reg_A_flopr|q [7]) ) ) ) # ( !\cpu|cont|state [2] & ( \cpu|dp|pc_flopenr|q [7] ) ) # ( \cpu|cont|state [2] & ( 
// !\cpu|dp|pc_flopenr|q [7] & ( (\cpu|dp|reg_A_flopr|q [7] & \cpu|cont|WideOr7~0_combout ) ) ) )

	.dataa(!\cpu|dp|reg_A_flopr|q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|cont|WideOr7~0_combout ),
	.datae(!\cpu|cont|state [2]),
	.dataf(!\cpu|dp|pc_flopenr|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[7]~10 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[7]~10 .lut_mask = 64'h00000055FFFFFF55;
defparam \cpu|dp|alu_A_mux|mux2_output[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~8 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~8_combout  = ( \cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & ( \cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ((\cpu|dp|alu_A_mux|mux2_output[8]~0_combout ))) # 
// (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & (\cpu|dp|alu_A_mux|mux2_output[6]~9_combout )) ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & ( \cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & ( (\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ) # 
// (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ) ) ) ) # ( \cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ((\cpu|dp|alu_A_mux|mux2_output[8]~0_combout ))) # 
// (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & (\cpu|dp|alu_A_mux|mux2_output[6]~9_combout )) ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & 
// \cpu|dp|alu_A_mux|mux2_output[9]~1_combout ) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[6]~9_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[8]~0_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~8 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~8 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N27
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[2]~12 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[2]~12_combout  = ( \cpu|cont|state [2] & ( (!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [2])) # (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [2]))) ) ) # ( !\cpu|cont|state [2] & ( \cpu|dp|pc_flopenr|q 
// [2] ) )

	.dataa(!\cpu|dp|pc_flopenr|q [2]),
	.datab(gnd),
	.datac(!\cpu|dp|reg_A_flopr|q [2]),
	.datad(!\cpu|cont|WideOr7~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[2]~12 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[2]~12 .lut_mask = 64'h55555555550F550F;
defparam \cpu|dp|alu_A_mux|mux2_output[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N54
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[18]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[18]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y64_N56
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y65_N44
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N48
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~8 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~8_combout  = ( \cpu|dp|reg_file|RAM~3_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a4  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & (((\cpu|dp|reg_file|RAM_rtl_0_bypass [18] & !\cpu|dp|reg_file|RAM~2_combout )) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [17]))) ) ) ) # ( !\cpu|dp|reg_file|RAM~3_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a4  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & ((\cpu|dp|reg_file|RAM_rtl_0_bypass [17]) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [18]))) ) ) ) # ( \cpu|dp|reg_file|RAM~3_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a4  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [17] & (\cpu|dp|reg_A_flopr|q~0_combout  & 
// ((!\cpu|dp|reg_file|RAM_rtl_0_bypass [18]) # (\cpu|dp|reg_file|RAM~2_combout )))) ) ) ) # ( !\cpu|dp|reg_file|RAM~3_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a4  & ( (!\cpu|dp|reg_file|RAM_rtl_0_bypass [18] & 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [17] & \cpu|dp|reg_A_flopr|q~0_combout )) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [18]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_0_bypass [17]),
	.datac(!\cpu|dp|reg_file|RAM~2_combout ),
	.datad(!\cpu|dp|reg_A_flopr|q~0_combout ),
	.datae(!\cpu|dp|reg_file|RAM~3_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~8 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~8 .lut_mask = 64'h0022002300770073;
defparam \cpu|dp|reg_A_flopr|q~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y64_N50
dffeas \cpu|dp|reg_A_flopr|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N18
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[4]~7 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[4]~7_combout  = ( \cpu|dp|pc_flopenr|q [4] & ( (!\cpu|cont|state [2]) # ((!\cpu|cont|WideOr7~0_combout ) # (\cpu|dp|reg_A_flopr|q [4])) ) ) # ( !\cpu|dp|pc_flopenr|q [4] & ( (\cpu|cont|state [2] & (\cpu|cont|WideOr7~0_combout 
//  & \cpu|dp|reg_A_flopr|q [4])) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|reg_A_flopr|q [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|pc_flopenr|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[4]~7 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[4]~7 .lut_mask = 64'h01010101EFEFEFEF;
defparam \cpu|dp|alu_A_mux|mux2_output[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N0
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[5]~8 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[5]~8_combout  = ( \cpu|dp|reg_A_flopr|q [5] & ( ((\cpu|cont|WideOr7~0_combout  & \cpu|cont|state [2])) # (\cpu|dp|pc_flopenr|q [5]) ) ) # ( !\cpu|dp|reg_A_flopr|q [5] & ( (\cpu|dp|pc_flopenr|q [5] & 
// ((!\cpu|cont|WideOr7~0_combout ) # (!\cpu|cont|state [2]))) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|pc_flopenr|q [5]),
	.datac(!\cpu|cont|WideOr7~0_combout ),
	.datad(!\cpu|cont|state [2]),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[5]~8 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[5]~8 .lut_mask = 64'h33303330333F333F;
defparam \cpu|dp|alu_A_mux|mux2_output[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~7 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~7_combout  = ( \cpu|dp|alu_A_mux|mux2_output[5]~8_combout  & ( \cpu|dp|alu_A_mux|mux2_output[3]~13_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ) # ((!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & 
// ((\cpu|dp|alu_A_mux|mux2_output[4]~7_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & (\cpu|dp|alu_A_mux|mux2_output[2]~12_combout ))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[5]~8_combout  & ( \cpu|dp|alu_A_mux|mux2_output[3]~13_combout  & ( 
// (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & ((\cpu|dp|alu_A_mux|mux2_output[4]~7_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ) # 
// ((\cpu|dp|alu_A_mux|mux2_output[2]~12_combout )))) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[5]~8_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[3]~13_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout 
// ) # ((\cpu|dp|alu_A_mux|mux2_output[4]~7_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (\cpu|dp|alu_A_mux|mux2_output[2]~12_combout ))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[5]~8_combout  
// & ( !\cpu|dp|alu_A_mux|mux2_output[3]~13_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ((\cpu|dp|alu_A_mux|mux2_output[4]~7_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & 
// (\cpu|dp|alu_A_mux|mux2_output[2]~12_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[2]~12_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[4]~7_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[5]~8_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[3]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~7 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~7 .lut_mask = 64'h012389AB4567CDEF;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N42
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[0]~11 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[0]~11_combout  = ( \cpu|cont|WideOr7~0_combout  & ( (!\cpu|cont|state [2] & ((\cpu|dp|pc_flopenr|q [0]))) # (\cpu|cont|state [2] & (\cpu|dp|reg_A_flopr|q [0])) ) ) # ( !\cpu|cont|WideOr7~0_combout  & ( \cpu|dp|pc_flopenr|q 
// [0] ) )

	.dataa(!\cpu|dp|reg_A_flopr|q [0]),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [0]),
	.datad(!\cpu|cont|state [2]),
	.datae(gnd),
	.dataf(!\cpu|cont|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[0]~11 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[0]~11 .lut_mask = 64'h0F0F0F0F0F550F55;
defparam \cpu|dp|alu_A_mux|mux2_output[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N15
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~9 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~9_combout  = ( \cpu|dp|alu_A_mux|mux2_output[1]~14_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ) # (\cpu|dp|alu_A_mux|mux2_output[0]~11_combout ))) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[1]~14_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & \cpu|dp|alu_A_mux|mux2_output[0]~11_combout )) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[0]~11_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[1]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~9 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~9 .lut_mask = 64'h000A000AA0AAA0AA;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector8~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector8~2_combout  = ( \cpu|dp|alu_rf_i|ShiftLeft0~7_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~9_combout  & ( ((!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & (\cpu|dp|alu_rf_i|Selector8~1_combout )) # 
// (\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & ((\cpu|dp|alu_rf_i|ShiftLeft0~8_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|ShiftLeft0~7_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~9_combout  & ( 
// (!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & (\cpu|dp|alu_rf_i|Selector8~1_combout )) # (\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & ((\cpu|dp|alu_rf_i|ShiftLeft0~8_combout ))))) # 
// (\cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & (((\cpu|dp|alu_B_mux|mux2_output[2]~12_combout )))) ) ) ) # ( \cpu|dp|alu_rf_i|ShiftLeft0~7_combout  & ( !\cpu|dp|alu_rf_i|ShiftLeft0~9_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & 
// ((!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & (\cpu|dp|alu_rf_i|Selector8~1_combout )) # (\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & ((\cpu|dp|alu_rf_i|ShiftLeft0~8_combout ))))) # (\cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & 
// (((!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|ShiftLeft0~7_combout  & ( !\cpu|dp|alu_rf_i|ShiftLeft0~9_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & 
// (\cpu|dp|alu_rf_i|Selector8~1_combout )) # (\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & ((\cpu|dp|alu_rf_i|ShiftLeft0~8_combout ))))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector8~1_combout ),
	.datab(!\cpu|dp|alu_rf_i|ShiftLeft0~8_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout ),
	.datae(!\cpu|dp|alu_rf_i|ShiftLeft0~7_combout ),
	.dataf(!\cpu|dp|alu_rf_i|ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector8~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector8~2 .lut_mask = 64'h50305F30503F5F3F;
defparam \cpu|dp|alu_rf_i|Selector8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N51
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector8~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector8~3_combout  = ( \cpu|dp|alu_B_mux|mux2_output[5]~8_combout  & ( \cpu|dp|alu_rf_i|Selector8~2_combout  & ( (!\cpu|dp|alu_rf_i|Selector7~4_combout  & (!\cpu|dp|alu_rf_i|Selector7~0_combout  & !\cpu|dp|alu_rf_i|Selector14~1_combout 
// )) ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[5]~8_combout  & ( \cpu|dp|alu_rf_i|Selector8~2_combout  & ( (!\cpu|dp|alu_rf_i|Selector7~4_combout  & (!\cpu|dp|alu_rf_i|Selector7~0_combout  & (!\cpu|dp|alu_rf_i|Selector14~1_combout  & 
// !\cpu|dp|alu_rf_i|Selector7~3_combout ))) ) ) ) # ( \cpu|dp|alu_B_mux|mux2_output[5]~8_combout  & ( !\cpu|dp|alu_rf_i|Selector8~2_combout  & ( (!\cpu|dp|alu_rf_i|Selector7~4_combout  & (!\cpu|dp|alu_rf_i|Selector7~0_combout  & 
// (!\cpu|dp|alu_rf_i|Selector14~1_combout  & \cpu|dp|alu_rf_i|Selector7~3_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector7~4_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector7~0_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector7~3_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[5]~8_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector8~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector8~3 .lut_mask = 64'h0000008080008080;
defparam \cpu|dp|alu_rf_i|Selector8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N39
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector6~7 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector6~7_combout  = ( \cpu|cont|Selector8~1_combout  & ( (!\cpu|cont|Selector11~3_combout  & \cpu|dp|alu_rf_i|Selector14~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|Selector11~3_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector14~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector6~7 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector6~7 .lut_mask = 64'h0000000000F000F0;
defparam \cpu|dp|alu_rf_i|Selector6~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~77 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~77_sumout  = SUM(( VCC ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [8])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [8])) # (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q 
// [8]))))) ) + ( !VCC ))
// \cpu|dp|alu_rf_i|Add5~78  = CARRY(( VCC ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [8])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [8])) # (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [8]))))) 
// ) + ( !VCC ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~77_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~78 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~77 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~77 .lut_mask = 64'h0000F1E00000FFFF;
defparam \cpu|dp|alu_rf_i|Add5~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~81 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~81_sumout  = SUM(( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [9])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [9])) # (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [9]))))) ) + 
// ( VCC ) + ( \cpu|dp|alu_rf_i|Add5~78  ))
// \cpu|dp|alu_rf_i|Add5~82  = CARRY(( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [9])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [9])) # (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [9]))))) ) + ( VCC 
// ) + ( \cpu|dp|alu_rf_i|Add5~78  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [9]),
	.datad(!\cpu|dp|reg_A_flopr|q [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~81_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~82 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~81 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~81 .lut_mask = 64'h0000000000000E1F;
defparam \cpu|dp|alu_rf_i|Add5~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~85 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~85_sumout  = SUM(( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [10])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [10])) # (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [10]))))) ) 
// + ( VCC ) + ( \cpu|dp|alu_rf_i|Add5~82  ))
// \cpu|dp|alu_rf_i|Add5~86  = CARRY(( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [10])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [10])) # (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [10]))))) ) + ( 
// VCC ) + ( \cpu|dp|alu_rf_i|Add5~82  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [10]),
	.datad(!\cpu|dp|reg_A_flopr|q [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~85_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~86 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~85 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~85 .lut_mask = 64'h0000000000000E1F;
defparam \cpu|dp|alu_rf_i|Add5~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N39
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~89 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~89_sumout  = SUM(( VCC ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [11])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [11])) # (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q 
// [11]))))) ) + ( \cpu|dp|alu_rf_i|Add5~86  ))
// \cpu|dp|alu_rf_i|Add5~90  = CARRY(( VCC ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [11])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [11])) # (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q 
// [11]))))) ) + ( \cpu|dp|alu_rf_i|Add5~86  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [11]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~89_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~90 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~89 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~89 .lut_mask = 64'h0000F1E00000FFFF;
defparam \cpu|dp|alu_rf_i|Add5~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~93 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~93_sumout  = SUM(( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [12])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [12])) # (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [12]))))) ) 
// + ( VCC ) + ( \cpu|dp|alu_rf_i|Add5~90  ))
// \cpu|dp|alu_rf_i|Add5~94  = CARRY(( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [12])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [12])) # (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [12]))))) ) + ( 
// VCC ) + ( \cpu|dp|alu_rf_i|Add5~90  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [12]),
	.datad(!\cpu|dp|reg_A_flopr|q [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~93_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~94 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~93 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~93 .lut_mask = 64'h0000000000000E1F;
defparam \cpu|dp|alu_rf_i|Add5~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~73 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~73_sumout  = SUM(( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [13])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [13])) # (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [13]))))) ) 
// + ( VCC ) + ( \cpu|dp|alu_rf_i|Add5~94  ))
// \cpu|dp|alu_rf_i|Add5~74  = CARRY(( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [13])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [13])) # (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [13]))))) ) + ( 
// VCC ) + ( \cpu|dp|alu_rf_i|Add5~94  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [13]),
	.datad(!\cpu|dp|reg_A_flopr|q [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~73_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~74 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~73 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~73 .lut_mask = 64'h0000000000000E1F;
defparam \cpu|dp|alu_rf_i|Add5~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N6
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[4]~7 (
// Equation(s):
// \cpu|dp|data_to_mem_store[4]~7_combout  = ( \cpu|cont|Decoder1~0_combout  & ( \cpu|dp|reg_A_flopr|q [4] ) )

	.dataa(gnd),
	.datab(!\cpu|dp|reg_A_flopr|q [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[4]~7 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[4]~7 .lut_mask = 64'h0000000033333333;
defparam \cpu|dp|data_to_mem_store[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y64_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[4]~7_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y64_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[4]~7_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y57_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[4]~7_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\mem|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[4]~7_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y62_N6
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a52~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  
// & ((!\mem|ram_rtl_0|auto_generated|address_reg_a [1]) # ((\mem|ram_rtl_0|auto_generated|ram_block1a36~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\mem|ram_rtl_0|auto_generated|ram_block1a20~portadataout )) # 
// (\mem|ram_rtl_0|auto_generated|address_reg_a [1]))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a52~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\mem|ram_rtl_0|auto_generated|address_reg_a [1] & (\mem|ram_rtl_0|auto_generated|ram_block1a36~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\mem|ram_rtl_0|auto_generated|ram_block1a20~portadataout )) # 
// (\mem|ram_rtl_0|auto_generated|address_reg_a [1]))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a52~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((!\mem|ram_rtl_0|auto_generated|address_reg_a [1]) # ((\mem|ram_rtl_0|auto_generated|ram_block1a36~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\mem|ram_rtl_0|auto_generated|ram_block1a20~portadataout )))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a52~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|address_reg_a [1] & (\mem|ram_rtl_0|auto_generated|ram_block1a36~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mem|ram_rtl_0|auto_generated|ram_block1a20~portadataout )))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\mem|ram_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datad(!\mem|ram_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h02468ACE13579BDF;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y62_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a116 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[4]~7_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a116 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y62_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a84 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[4]~7_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a84 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y61_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[4]~7_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y52_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a100 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[4]~7_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a100 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y62_N12
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a68~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a100~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) # ((!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mem|ram_rtl_0|auto_generated|ram_block1a84~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a116~portadataout ))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a68~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a100~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (((\mem|ram_rtl_0|auto_generated|ram_block1a84~portadataout  & \mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [1] & (((!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q )) # 
// (\mem|ram_rtl_0|auto_generated|ram_block1a116~portadataout ))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|ram_block1a68~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a100~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (((!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\mem|ram_rtl_0|auto_generated|ram_block1a84~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [1] & (\mem|ram_rtl_0|auto_generated|ram_block1a116~portadataout  & 
// ((\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a68~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a100~portadataout  & ( 
// (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mem|ram_rtl_0|auto_generated|ram_block1a84~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a116~portadataout )))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|ram_block1a116~portadataout ),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\mem|ram_rtl_0|auto_generated|ram_block1a84~portadataout ),
	.datad(!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a68~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a100~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N24
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout  & ( (\mem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout ) # 
// (\mem|ram_rtl_0|auto_generated|address_reg_a [2]) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [2] & \mem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\mem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\mem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \mem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N54
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|op_code_flopr|q[3]~0 (
// Equation(s):
// \cpu|dp|instruction_reg_i|op_code_flopr|q[3]~0_combout  = ( \cpu|cont|state [1] & ( !\reset~input_o  ) ) # ( !\cpu|cont|state [1] & ( (!\reset~input_o ) # ((\cpu|cont|state [2] & (\cpu|cont|Decoder1~4_combout  & !\cpu|cont|state [6]))) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|Decoder1~4_combout ),
	.datac(!\cpu|cont|state [6]),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\cpu|cont|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|op_code_flopr|q[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|op_code_flopr|q[3]~0 .extended_lut = "off";
defparam \cpu|dp|instruction_reg_i|op_code_flopr|q[3]~0 .lut_mask = 64'hFF10FF10FF00FF00;
defparam \cpu|dp|instruction_reg_i|op_code_flopr|q[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y64_N26
dffeas \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|instruction_reg_i|op_code_flopr|q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[0] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N6
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[4]~7 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[4]~7_combout  = ( \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0] & ( (\cpu|dp|reg_B_flopr|q [4]) # (\cpu|cont|Selector6~2_combout ) ) ) # ( !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0] & ( 
// (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [4]) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|Selector6~2_combout ),
	.datac(gnd),
	.datad(!\cpu|dp|reg_B_flopr|q [4]),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[4]~7 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[4]~7 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \cpu|dp|alu_B_mux|mux2_output[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y63_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~13 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~13_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[0]~11_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [0])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [0])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [0]))))) ) + ( !VCC ))
// \cpu|dp|alu_rf_i|Add5~14  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[0]~11_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [0])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [0])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [0]))))) ) + ( !VCC ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [0]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~13_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~13 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~13 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y63_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~17 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~17_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[1]~14_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [1])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [1])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [1]))))) ) + ( \cpu|dp|alu_rf_i|Add5~14  ))
// \cpu|dp|alu_rf_i|Add5~18  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[1]~14_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [1])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [1])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [1]))))) ) + ( \cpu|dp|alu_rf_i|Add5~14  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [1]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [1]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~17_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~17 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~17 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y63_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~21 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~21_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[2]~12_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [2])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [2])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [2]))))) ) + ( \cpu|dp|alu_rf_i|Add5~18  ))
// \cpu|dp|alu_rf_i|Add5~22  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[2]~12_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [2])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [2])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [2]))))) ) + ( \cpu|dp|alu_rf_i|Add5~18  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [2]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [2]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~21_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~21 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~21 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y63_N39
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~25 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~25_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[3]~13_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [3])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [3])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [3]))))) ) + ( \cpu|dp|alu_rf_i|Add5~22  ))
// \cpu|dp|alu_rf_i|Add5~26  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[3]~13_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [3])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [3])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [3]))))) ) + ( \cpu|dp|alu_rf_i|Add5~22  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [3]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [3]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~25_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~25 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~25 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y63_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~29 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~29_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[4]~7_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [4])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [4])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [4]))))) ) + ( \cpu|dp|alu_rf_i|Add5~26  ))
// \cpu|dp|alu_rf_i|Add5~30  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[4]~7_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [4])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [4])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [4]))))) ) + ( \cpu|dp|alu_rf_i|Add5~26  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [4]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[4]~7_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [4]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~29_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~29 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~29 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y63_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~33 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~33_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[5]~8_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [5])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [5])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [5]))))) ) + ( \cpu|dp|alu_rf_i|Add5~30  ))
// \cpu|dp|alu_rf_i|Add5~34  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[5]~8_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [5])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [5])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [5]))))) ) + ( \cpu|dp|alu_rf_i|Add5~30  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [5]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[5]~8_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [5]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~33_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~33 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~33 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y63_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~37 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~37_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[6]~9_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [6])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [6])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [6]))))) ) + ( \cpu|dp|alu_rf_i|Add5~34  ))
// \cpu|dp|alu_rf_i|Add5~38  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[6]~9_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [6])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [6])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [6]))))) ) + ( \cpu|dp|alu_rf_i|Add5~34  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [6]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[6]~9_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [6]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~37_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~37 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~37 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y63_N51
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~41 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~41_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[7]~10_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [7])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [7])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [7]))))) ) + ( \cpu|dp|alu_rf_i|Add5~38  ))
// \cpu|dp|alu_rf_i|Add5~42  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[7]~10_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [7])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [7])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [7]))))) ) + ( \cpu|dp|alu_rf_i|Add5~38  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [7]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[7]~10_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [7]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~41_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~41 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~41 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add5~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y63_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~45 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~45_sumout  = SUM(( \cpu|dp|alu_rf_i|Add5~77_sumout  ) + ( (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [8]) ) + ( \cpu|dp|alu_rf_i|Add5~42  ))
// \cpu|dp|alu_rf_i|Add5~46  = CARRY(( \cpu|dp|alu_rf_i|Add5~77_sumout  ) + ( (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [8]) ) + ( \cpu|dp|alu_rf_i|Add5~42  ))

	.dataa(gnd),
	.datab(!\cpu|cont|Selector6~2_combout ),
	.datac(!\cpu|dp|reg_B_flopr|q [8]),
	.datad(!\cpu|dp|alu_rf_i|Add5~77_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~45_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~45 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~45 .lut_mask = 64'h0000F3F3000000FF;
defparam \cpu|dp|alu_rf_i|Add5~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y63_N57
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~49 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~49_sumout  = SUM(( \cpu|dp|alu_rf_i|Add5~81_sumout  ) + ( (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [9]) ) + ( \cpu|dp|alu_rf_i|Add5~46  ))
// \cpu|dp|alu_rf_i|Add5~50  = CARRY(( \cpu|dp|alu_rf_i|Add5~81_sumout  ) + ( (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [9]) ) + ( \cpu|dp|alu_rf_i|Add5~46  ))

	.dataa(!\cpu|cont|Selector6~2_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|reg_B_flopr|q [9]),
	.datad(!\cpu|dp|alu_rf_i|Add5~81_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~49_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~49 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~49 .lut_mask = 64'h0000F5F5000000FF;
defparam \cpu|dp|alu_rf_i|Add5~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y62_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~53 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~53_sumout  = SUM(( \cpu|dp|alu_rf_i|Add5~85_sumout  ) + ( (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [10]) ) + ( \cpu|dp|alu_rf_i|Add5~50  ))
// \cpu|dp|alu_rf_i|Add5~54  = CARRY(( \cpu|dp|alu_rf_i|Add5~85_sumout  ) + ( (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [10]) ) + ( \cpu|dp|alu_rf_i|Add5~50  ))

	.dataa(gnd),
	.datab(!\cpu|cont|Selector6~2_combout ),
	.datac(!\cpu|dp|reg_B_flopr|q [10]),
	.datad(!\cpu|dp|alu_rf_i|Add5~85_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~53_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~53 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~53 .lut_mask = 64'h0000F3F3000000FF;
defparam \cpu|dp|alu_rf_i|Add5~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y62_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~57 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~57_sumout  = SUM(( \cpu|dp|alu_rf_i|Add5~89_sumout  ) + ( (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [11]) ) + ( \cpu|dp|alu_rf_i|Add5~54  ))
// \cpu|dp|alu_rf_i|Add5~58  = CARRY(( \cpu|dp|alu_rf_i|Add5~89_sumout  ) + ( (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [11]) ) + ( \cpu|dp|alu_rf_i|Add5~54  ))

	.dataa(gnd),
	.datab(!\cpu|cont|Selector6~2_combout ),
	.datac(!\cpu|dp|reg_B_flopr|q [11]),
	.datad(!\cpu|dp|alu_rf_i|Add5~89_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~57_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~58 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~57 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~57 .lut_mask = 64'h0000F3F3000000FF;
defparam \cpu|dp|alu_rf_i|Add5~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y62_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~61 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~61_sumout  = SUM(( \cpu|dp|alu_rf_i|Add5~93_sumout  ) + ( (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [12]) ) + ( \cpu|dp|alu_rf_i|Add5~58  ))
// \cpu|dp|alu_rf_i|Add5~62  = CARRY(( \cpu|dp|alu_rf_i|Add5~93_sumout  ) + ( (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [12]) ) + ( \cpu|dp|alu_rf_i|Add5~58  ))

	.dataa(gnd),
	.datab(!\cpu|cont|Selector6~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|Add5~93_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_B_flopr|q [12]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~61_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~62 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~61 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~61 .lut_mask = 64'h0000FF3300000F0F;
defparam \cpu|dp|alu_rf_i|Add5~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y62_N39
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~9 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~9_sumout  = SUM(( \cpu|dp|alu_rf_i|Add5~73_sumout  ) + ( (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [13]) ) + ( \cpu|dp|alu_rf_i|Add5~62  ))
// \cpu|dp|alu_rf_i|Add5~10  = CARRY(( \cpu|dp|alu_rf_i|Add5~73_sumout  ) + ( (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [13]) ) + ( \cpu|dp|alu_rf_i|Add5~62  ))

	.dataa(gnd),
	.datab(!\cpu|cont|Selector6~2_combout ),
	.datac(!\cpu|dp|reg_B_flopr|q [13]),
	.datad(!\cpu|dp|alu_rf_i|Add5~73_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~9_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~9 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~9 .lut_mask = 64'h0000F3F3000000FF;
defparam \cpu|dp|alu_rf_i|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector8~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector8~0_combout  = ( !\cpu|dp|alu_rf_i|Selector7~0_combout  & ( (!\cpu|dp|alu_rf_i|Selector14~1_combout  & (\cpu|dp|alu_rf_i|Selector6~7_combout  & \cpu|dp|alu_rf_i|Add5~9_sumout )) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector6~7_combout ),
	.datad(!\cpu|dp|alu_rf_i|Add5~9_sumout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector8~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector8~0 .lut_mask = 64'h000C000C00000000;
defparam \cpu|dp|alu_rf_i|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N9
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[13]~5 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[13]~5_combout  = ( \cpu|cont|Selector6~1_combout  & ( \cpu|dp|reg_B_flopr|q [13] & ( (!\cpu|cont|Selector9~0_combout  & (!\cpu|cont|Selector6~0_combout  & ((!\cpu|cont|Selector11~0_combout ) # (\cpu|cont|state [1])))) ) ) ) # 
// ( !\cpu|cont|Selector6~1_combout  & ( \cpu|dp|reg_B_flopr|q [13] & ( !\cpu|cont|Selector6~0_combout  ) ) )

	.dataa(!\cpu|cont|Selector9~0_combout ),
	.datab(!\cpu|cont|Selector11~0_combout ),
	.datac(!\cpu|cont|Selector6~0_combout ),
	.datad(!\cpu|cont|state [1]),
	.datae(!\cpu|cont|Selector6~1_combout ),
	.dataf(!\cpu|dp|reg_B_flopr|q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[13]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[13]~5 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[13]~5 .lut_mask = 64'h00000000F0F080A0;
defparam \cpu|dp|alu_B_mux|mux2_output[13]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N57
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[12]~4 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[12]~4_combout  = ( \cpu|cont|Selector6~1_combout  & ( \cpu|dp|reg_B_flopr|q [12] & ( (!\cpu|cont|Selector9~0_combout  & (!\cpu|cont|Selector6~0_combout  & ((!\cpu|cont|Selector11~0_combout ) # (\cpu|cont|state [1])))) ) ) ) # 
// ( !\cpu|cont|Selector6~1_combout  & ( \cpu|dp|reg_B_flopr|q [12] & ( !\cpu|cont|Selector6~0_combout  ) ) )

	.dataa(!\cpu|cont|Selector9~0_combout ),
	.datab(!\cpu|cont|Selector6~0_combout ),
	.datac(!\cpu|cont|Selector11~0_combout ),
	.datad(!\cpu|cont|state [1]),
	.datae(!\cpu|cont|Selector6~1_combout ),
	.dataf(!\cpu|dp|reg_B_flopr|q [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[12]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[12]~4 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[12]~4 .lut_mask = 64'h00000000CCCC8088;
defparam \cpu|dp|alu_B_mux|mux2_output[12]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N6
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[11]~3 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[11]~3_combout  = ( \cpu|cont|Selector6~1_combout  & ( \cpu|dp|reg_B_flopr|q [11] & ( (!\cpu|cont|Selector9~0_combout  & (!\cpu|cont|Selector6~0_combout  & ((!\cpu|cont|Selector11~0_combout ) # (\cpu|cont|state [1])))) ) ) ) # 
// ( !\cpu|cont|Selector6~1_combout  & ( \cpu|dp|reg_B_flopr|q [11] & ( !\cpu|cont|Selector6~0_combout  ) ) )

	.dataa(!\cpu|cont|Selector9~0_combout ),
	.datab(!\cpu|cont|Selector11~0_combout ),
	.datac(!\cpu|cont|state [1]),
	.datad(!\cpu|cont|Selector6~0_combout ),
	.datae(!\cpu|cont|Selector6~1_combout ),
	.dataf(!\cpu|dp|reg_B_flopr|q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[11]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[11]~3 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[11]~3 .lut_mask = 64'h00000000FF008A00;
defparam \cpu|dp|alu_B_mux|mux2_output[11]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N18
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[10]~2 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[10]~2_combout  = ( \cpu|cont|Selector6~1_combout  & ( \cpu|dp|reg_B_flopr|q [10] & ( (!\cpu|cont|Selector6~0_combout  & (!\cpu|cont|Selector9~0_combout  & ((!\cpu|cont|Selector11~0_combout ) # (\cpu|cont|state [1])))) ) ) ) # 
// ( !\cpu|cont|Selector6~1_combout  & ( \cpu|dp|reg_B_flopr|q [10] & ( !\cpu|cont|Selector6~0_combout  ) ) )

	.dataa(!\cpu|cont|Selector6~0_combout ),
	.datab(!\cpu|cont|Selector11~0_combout ),
	.datac(!\cpu|cont|Selector9~0_combout ),
	.datad(!\cpu|cont|state [1]),
	.datae(!\cpu|cont|Selector6~1_combout ),
	.dataf(!\cpu|dp|reg_B_flopr|q [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[10]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[10]~2 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[10]~2 .lut_mask = 64'h00000000AAAA80A0;
defparam \cpu|dp|alu_B_mux|mux2_output[10]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N24
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[8]~0 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[8]~0_combout  = ( !\cpu|cont|Selector6~0_combout  & ( \cpu|cont|state [1] & ( (\cpu|dp|reg_B_flopr|q [8] & ((!\cpu|cont|Selector9~0_combout ) # (!\cpu|cont|Selector6~1_combout ))) ) ) ) # ( !\cpu|cont|Selector6~0_combout  & ( 
// !\cpu|cont|state [1] & ( (\cpu|dp|reg_B_flopr|q [8] & ((!\cpu|cont|Selector6~1_combout ) # ((!\cpu|cont|Selector11~0_combout  & !\cpu|cont|Selector9~0_combout )))) ) ) )

	.dataa(!\cpu|dp|reg_B_flopr|q [8]),
	.datab(!\cpu|cont|Selector11~0_combout ),
	.datac(!\cpu|cont|Selector9~0_combout ),
	.datad(!\cpu|cont|Selector6~1_combout ),
	.datae(!\cpu|cont|Selector6~0_combout ),
	.dataf(!\cpu|cont|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[8]~0 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[8]~0 .lut_mask = 64'h5540000055500000;
defparam \cpu|dp|alu_B_mux|mux2_output[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~66 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~66_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\cpu|dp|alu_rf_i|Add0~66_cout ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~66 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~66 .lut_mask = 64'h000000000000FFFF;
defparam \cpu|dp|alu_rf_i|Add0~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N21
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~13 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~13_sumout  = SUM(( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [0])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|pc_flopenr|q [0]))) # (\cpu|cont|WideOr7~0_combout  & (\cpu|dp|reg_A_flopr|q [0])))) ) + 
// ( !\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  ) + ( \cpu|dp|alu_rf_i|Add0~66_cout  ))
// \cpu|dp|alu_rf_i|Add0~14  = CARRY(( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [0])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|pc_flopenr|q [0]))) # (\cpu|cont|WideOr7~0_combout  & (\cpu|dp|reg_A_flopr|q [0])))) ) + ( 
// !\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  ) + ( \cpu|dp|alu_rf_i|Add0~66_cout  ))

	.dataa(!\cpu|dp|reg_A_flopr|q [0]),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [0]),
	.datad(!\cpu|cont|WideOr7~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~13_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~13 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~13 .lut_mask = 64'h000000FF00000F1D;
defparam \cpu|dp|alu_rf_i|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~17 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~17_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  ) + ( (!\cpu|cont|WideOr7~0_combout  & (((\cpu|dp|pc_flopenr|q [1])))) # (\cpu|cont|WideOr7~0_combout  & ((!\cpu|cont|state [2] & ((\cpu|dp|pc_flopenr|q [1]))) # 
// (\cpu|cont|state [2] & (\cpu|dp|reg_A_flopr|q [1])))) ) + ( \cpu|dp|alu_rf_i|Add0~14  ))
// \cpu|dp|alu_rf_i|Add0~18  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  ) + ( (!\cpu|cont|WideOr7~0_combout  & (((\cpu|dp|pc_flopenr|q [1])))) # (\cpu|cont|WideOr7~0_combout  & ((!\cpu|cont|state [2] & ((\cpu|dp|pc_flopenr|q [1]))) # 
// (\cpu|cont|state [2] & (\cpu|dp|reg_A_flopr|q [1])))) ) + ( \cpu|dp|alu_rf_i|Add0~14  ))

	.dataa(!\cpu|cont|WideOr7~0_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|reg_A_flopr|q [1]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|pc_flopenr|q [1]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~17_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~17 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~17 .lut_mask = 64'h0000FE100000FF00;
defparam \cpu|dp|alu_rf_i|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N27
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~21 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~21_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  ) + ( (!\cpu|cont|WideOr7~0_combout  & (((\cpu|dp|pc_flopenr|q [2])))) # (\cpu|cont|WideOr7~0_combout  & ((!\cpu|cont|state [2] & ((\cpu|dp|pc_flopenr|q [2]))) # 
// (\cpu|cont|state [2] & (\cpu|dp|reg_A_flopr|q [2])))) ) + ( \cpu|dp|alu_rf_i|Add0~18  ))
// \cpu|dp|alu_rf_i|Add0~22  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  ) + ( (!\cpu|cont|WideOr7~0_combout  & (((\cpu|dp|pc_flopenr|q [2])))) # (\cpu|cont|WideOr7~0_combout  & ((!\cpu|cont|state [2] & ((\cpu|dp|pc_flopenr|q [2]))) # 
// (\cpu|cont|state [2] & (\cpu|dp|reg_A_flopr|q [2])))) ) + ( \cpu|dp|alu_rf_i|Add0~18  ))

	.dataa(!\cpu|cont|WideOr7~0_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|reg_A_flopr|q [2]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|pc_flopenr|q [2]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~21_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~21 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~21 .lut_mask = 64'h0000FE100000FF00;
defparam \cpu|dp|alu_rf_i|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~25 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~25_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[3]~13_combout  ) + ( (!\cpu|cont|WideOr7~0_combout  & (((\cpu|dp|pc_flopenr|q [3])))) # (\cpu|cont|WideOr7~0_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [3])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [3]))))) ) + ( \cpu|dp|alu_rf_i|Add0~22  ))
// \cpu|dp|alu_rf_i|Add0~26  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[3]~13_combout  ) + ( (!\cpu|cont|WideOr7~0_combout  & (((\cpu|dp|pc_flopenr|q [3])))) # (\cpu|cont|WideOr7~0_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [3])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [3]))))) ) + ( \cpu|dp|alu_rf_i|Add0~22  ))

	.dataa(!\cpu|cont|WideOr7~0_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [3]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [3]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~25_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~25 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~25 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~29 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~29_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[4]~7_combout  ) + ( (!\cpu|cont|WideOr7~0_combout  & (((\cpu|dp|pc_flopenr|q [4])))) # (\cpu|cont|WideOr7~0_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [4])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [4]))))) ) + ( \cpu|dp|alu_rf_i|Add0~26  ))
// \cpu|dp|alu_rf_i|Add0~30  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[4]~7_combout  ) + ( (!\cpu|cont|WideOr7~0_combout  & (((\cpu|dp|pc_flopenr|q [4])))) # (\cpu|cont|WideOr7~0_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [4])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [4]))))) ) + ( \cpu|dp|alu_rf_i|Add0~26  ))

	.dataa(!\cpu|cont|WideOr7~0_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [4]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[4]~7_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [4]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~29_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~29 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~29 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~33 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~33_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[5]~8_combout  ) + ( (!\cpu|cont|WideOr7~0_combout  & (((\cpu|dp|pc_flopenr|q [5])))) # (\cpu|cont|WideOr7~0_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [5])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [5]))))) ) + ( \cpu|dp|alu_rf_i|Add0~30  ))
// \cpu|dp|alu_rf_i|Add0~34  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[5]~8_combout  ) + ( (!\cpu|cont|WideOr7~0_combout  & (((\cpu|dp|pc_flopenr|q [5])))) # (\cpu|cont|WideOr7~0_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [5])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [5]))))) ) + ( \cpu|dp|alu_rf_i|Add0~30  ))

	.dataa(!\cpu|cont|WideOr7~0_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [5]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[5]~8_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [5]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~33_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~33 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~33 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N39
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~37 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~37_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[6]~9_combout  ) + ( (!\cpu|cont|WideOr7~0_combout  & (((\cpu|dp|pc_flopenr|q [6])))) # (\cpu|cont|WideOr7~0_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [6])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [6]))))) ) + ( \cpu|dp|alu_rf_i|Add0~34  ))
// \cpu|dp|alu_rf_i|Add0~38  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[6]~9_combout  ) + ( (!\cpu|cont|WideOr7~0_combout  & (((\cpu|dp|pc_flopenr|q [6])))) # (\cpu|cont|WideOr7~0_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [6])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [6]))))) ) + ( \cpu|dp|alu_rf_i|Add0~34  ))

	.dataa(!\cpu|cont|WideOr7~0_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [6]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[6]~9_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [6]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~37_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~37 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~37 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~41 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~41_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[7]~10_combout  ) + ( (!\cpu|cont|WideOr7~0_combout  & (((\cpu|dp|pc_flopenr|q [7])))) # (\cpu|cont|WideOr7~0_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [7])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [7]))))) ) + ( \cpu|dp|alu_rf_i|Add0~38  ))
// \cpu|dp|alu_rf_i|Add0~42  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[7]~10_combout  ) + ( (!\cpu|cont|WideOr7~0_combout  & (((\cpu|dp|pc_flopenr|q [7])))) # (\cpu|cont|WideOr7~0_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [7])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [7]))))) ) + ( \cpu|dp|alu_rf_i|Add0~38  ))

	.dataa(!\cpu|cont|WideOr7~0_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [7]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[7]~10_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [7]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~41_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~41 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~41 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~45 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~45_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[8]~0_combout  ) + ( (!\cpu|cont|WideOr7~0_combout  & (((\cpu|dp|pc_flopenr|q [8])))) # (\cpu|cont|WideOr7~0_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [8])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [8]))))) ) + ( \cpu|dp|alu_rf_i|Add0~42  ))
// \cpu|dp|alu_rf_i|Add0~46  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[8]~0_combout  ) + ( (!\cpu|cont|WideOr7~0_combout  & (((\cpu|dp|pc_flopenr|q [8])))) # (\cpu|cont|WideOr7~0_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [8])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [8]))))) ) + ( \cpu|dp|alu_rf_i|Add0~42  ))

	.dataa(!\cpu|cont|WideOr7~0_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [8]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[8]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [8]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~45_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~45 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~45 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~49 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~49_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[9]~1_combout  ) + ( (!\cpu|cont|WideOr7~0_combout  & (((\cpu|dp|pc_flopenr|q [9])))) # (\cpu|cont|WideOr7~0_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [9])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [9]))))) ) + ( \cpu|dp|alu_rf_i|Add0~46  ))
// \cpu|dp|alu_rf_i|Add0~50  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[9]~1_combout  ) + ( (!\cpu|cont|WideOr7~0_combout  & (((\cpu|dp|pc_flopenr|q [9])))) # (\cpu|cont|WideOr7~0_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [9])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [9]))))) ) + ( \cpu|dp|alu_rf_i|Add0~46  ))

	.dataa(!\cpu|cont|WideOr7~0_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [9]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[9]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [9]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~49_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~49 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~49 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N51
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~53 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~53_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[10]~2_combout  ) + ( (!\cpu|cont|WideOr7~0_combout  & (((\cpu|dp|pc_flopenr|q [10])))) # (\cpu|cont|WideOr7~0_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [10])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [10]))))) ) + ( \cpu|dp|alu_rf_i|Add0~50  ))
// \cpu|dp|alu_rf_i|Add0~54  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[10]~2_combout  ) + ( (!\cpu|cont|WideOr7~0_combout  & (((\cpu|dp|pc_flopenr|q [10])))) # (\cpu|cont|WideOr7~0_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [10])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [10]))))) ) + ( \cpu|dp|alu_rf_i|Add0~50  ))

	.dataa(!\cpu|cont|WideOr7~0_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [10]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[10]~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [10]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~53_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~53 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~53 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~57 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~57_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[11]~3_combout  ) + ( (!\cpu|cont|WideOr7~0_combout  & (((\cpu|dp|pc_flopenr|q [11])))) # (\cpu|cont|WideOr7~0_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [11])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [11]))))) ) + ( \cpu|dp|alu_rf_i|Add0~54  ))
// \cpu|dp|alu_rf_i|Add0~58  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[11]~3_combout  ) + ( (!\cpu|cont|WideOr7~0_combout  & (((\cpu|dp|pc_flopenr|q [11])))) # (\cpu|cont|WideOr7~0_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [11])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [11]))))) ) + ( \cpu|dp|alu_rf_i|Add0~54  ))

	.dataa(!\cpu|cont|WideOr7~0_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [11]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[11]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [11]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~57_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~57 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~57 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N57
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~61 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~61_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[12]~4_combout  ) + ( (!\cpu|cont|WideOr7~0_combout  & (((\cpu|dp|pc_flopenr|q [12])))) # (\cpu|cont|WideOr7~0_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [12])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [12]))))) ) + ( \cpu|dp|alu_rf_i|Add0~58  ))
// \cpu|dp|alu_rf_i|Add0~62  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[12]~4_combout  ) + ( (!\cpu|cont|WideOr7~0_combout  & (((\cpu|dp|pc_flopenr|q [12])))) # (\cpu|cont|WideOr7~0_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [12])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [12]))))) ) + ( \cpu|dp|alu_rf_i|Add0~58  ))

	.dataa(!\cpu|cont|WideOr7~0_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [12]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[12]~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [12]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~61_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~61 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~61 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~9 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~9_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[13]~5_combout  ) + ( (!\cpu|cont|WideOr7~0_combout  & (((\cpu|dp|pc_flopenr|q [13])))) # (\cpu|cont|WideOr7~0_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [13])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [13]))))) ) + ( \cpu|dp|alu_rf_i|Add0~62  ))
// \cpu|dp|alu_rf_i|Add0~10  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[13]~5_combout  ) + ( (!\cpu|cont|WideOr7~0_combout  & (((\cpu|dp|pc_flopenr|q [13])))) # (\cpu|cont|WideOr7~0_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [13])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [13]))))) ) + ( \cpu|dp|alu_rf_i|Add0~62  ))

	.dataa(!\cpu|cont|WideOr7~0_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [13]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[13]~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [13]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~9_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~9 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~9 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector7~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector7~2_combout  = ( \cpu|cont|Selector9~3_combout  & ( (\cpu|cont|Selector10~1_combout  & (\cpu|dp|alu_rf_i|Selector20~0_combout  & ((\cpu|cont|Selector7~0_combout ) # (\cpu|dp|alu_rf_i|Selector14~2_combout )))) ) ) # ( 
// !\cpu|cont|Selector9~3_combout  & ( (\cpu|dp|alu_rf_i|Selector20~0_combout  & (((\cpu|cont|Selector10~1_combout  & \cpu|dp|alu_rf_i|Selector14~2_combout )) # (\cpu|cont|Selector7~0_combout ))) ) )

	.dataa(!\cpu|cont|Selector10~1_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector20~0_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector14~2_combout ),
	.datad(!\cpu|cont|Selector7~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector7~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector7~2 .lut_mask = 64'h0133013301110111;
defparam \cpu|dp|alu_rf_i|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N57
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector20~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector20~1_combout  = ( \cpu|cont|Selector9~3_combout  & ( (\cpu|dp|alu_rf_i|Decoder0~0_combout  & !\cpu|cont|Selector11~3_combout ) ) ) # ( !\cpu|cont|Selector9~3_combout  & ( !\cpu|dp|alu_rf_i|Decoder0~0_combout  $ 
// (!\cpu|cont|Selector11~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datad(!\cpu|cont|Selector11~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector20~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector20~1 .lut_mask = 64'h0FF00FF00F000F00;
defparam \cpu|dp|alu_rf_i|Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector8~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector8~4_combout  = ( \cpu|dp|alu_A_mux|mux2_output[13]~5_combout  & ( \cpu|dp|alu_B_mux|mux2_output[13]~5_combout  & ( ((\cpu|dp|alu_rf_i|Selector20~1_combout  & ((!\cpu|dp|alu_rf_i|Decoder0~0_combout ) # 
// (\cpu|dp|alu_rf_i|Add0~9_sumout )))) # (\cpu|dp|alu_rf_i|Selector7~2_combout ) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[13]~5_combout  & ( \cpu|dp|alu_B_mux|mux2_output[13]~5_combout  & ( ((!\cpu|dp|alu_rf_i|Decoder0~0_combout  & 
// ((\cpu|dp|alu_rf_i|Selector20~1_combout ))) # (\cpu|dp|alu_rf_i|Decoder0~0_combout  & ((!\cpu|dp|alu_rf_i|Selector20~1_combout ) # (\cpu|dp|alu_rf_i|Add0~9_sumout )))) # (\cpu|dp|alu_rf_i|Selector7~2_combout ) ) ) ) # ( 
// \cpu|dp|alu_A_mux|mux2_output[13]~5_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[13]~5_combout  & ( (!\cpu|dp|alu_rf_i|Selector7~2_combout  & ((!\cpu|dp|alu_rf_i|Decoder0~0_combout  & ((\cpu|dp|alu_rf_i|Selector20~1_combout ))) # 
// (\cpu|dp|alu_rf_i|Decoder0~0_combout  & ((!\cpu|dp|alu_rf_i|Selector20~1_combout ) # (\cpu|dp|alu_rf_i|Add0~9_sumout ))))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[13]~5_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[13]~5_combout  & ( 
// (\cpu|dp|alu_rf_i|Decoder0~0_combout  & (\cpu|dp|alu_rf_i|Add0~9_sumout  & (!\cpu|dp|alu_rf_i|Selector7~2_combout  & \cpu|dp|alu_rf_i|Selector20~1_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datab(!\cpu|dp|alu_rf_i|Add0~9_sumout ),
	.datac(!\cpu|dp|alu_rf_i|Selector7~2_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector20~1_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[13]~5_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[13]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector8~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector8~4 .lut_mask = 64'h001050B05FBF0FBF;
defparam \cpu|dp|alu_rf_i|Selector8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~25 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~25_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[0]~11_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [0])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [0])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [0]))))) ) + ( !VCC ))
// \cpu|dp|alu_rf_i|Add3~26  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[0]~11_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [0])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [0])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [0]))))) ) + ( !VCC ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [0]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~25_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~25 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~25 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~29 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~29_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[1]~14_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [1])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [1])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [1]))))) ) + ( \cpu|dp|alu_rf_i|Add3~26  ))
// \cpu|dp|alu_rf_i|Add3~30  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[1]~14_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [1])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [1])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [1]))))) ) + ( \cpu|dp|alu_rf_i|Add3~26  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [1]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [1]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~29_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~29 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~29 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~9 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~9_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[2]~12_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [2])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [2])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [2]))))) ) + ( \cpu|dp|alu_rf_i|Add3~30  ))
// \cpu|dp|alu_rf_i|Add3~10  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[2]~12_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [2])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [2])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [2]))))) ) + ( \cpu|dp|alu_rf_i|Add3~30  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [2]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [2]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~9_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~9 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~9 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N39
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~13 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~13_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[3]~13_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [3])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [3])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [3]))))) ) + ( \cpu|dp|alu_rf_i|Add3~10  ))
// \cpu|dp|alu_rf_i|Add3~14  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[3]~13_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [3])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [3])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [3]))))) ) + ( \cpu|dp|alu_rf_i|Add3~10  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [3]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [3]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~13_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~13 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~13 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~45 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~45_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[4]~7_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [4])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [4])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [4]))))) ) + ( \cpu|dp|alu_rf_i|Add3~14  ))
// \cpu|dp|alu_rf_i|Add3~46  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[4]~7_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [4])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [4])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [4]))))) ) + ( \cpu|dp|alu_rf_i|Add3~14  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [4]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[4]~7_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [4]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~45_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~45 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~45 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~49 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~49_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[5]~8_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [5])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [5])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [5]))))) ) + ( \cpu|dp|alu_rf_i|Add3~46  ))
// \cpu|dp|alu_rf_i|Add3~50  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[5]~8_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [5])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [5])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [5]))))) ) + ( \cpu|dp|alu_rf_i|Add3~46  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [5]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[5]~8_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [5]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~49_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~49 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~49 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~53 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~53_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[6]~9_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [6])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [6])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [6]))))) ) + ( \cpu|dp|alu_rf_i|Add3~50  ))
// \cpu|dp|alu_rf_i|Add3~54  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[6]~9_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [6])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [6])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [6]))))) ) + ( \cpu|dp|alu_rf_i|Add3~50  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [6]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[6]~9_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [6]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~53_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~53 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~53 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N51
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~57 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~57_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[7]~10_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [7])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [7])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [7]))))) ) + ( \cpu|dp|alu_rf_i|Add3~54  ))
// \cpu|dp|alu_rf_i|Add3~58  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[7]~10_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [7])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [7])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [7]))))) ) + ( \cpu|dp|alu_rf_i|Add3~54  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [7]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[7]~10_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [7]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~57_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~57 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~57 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~61 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~61_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[8]~0_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [8])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [8])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [8]))))) ) + ( \cpu|dp|alu_rf_i|Add3~58  ))
// \cpu|dp|alu_rf_i|Add3~62  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[8]~0_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [8])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [8])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [8]))))) ) + ( \cpu|dp|alu_rf_i|Add3~58  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [8]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[8]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [8]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~61_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~61 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~61 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N57
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~33 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~33_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[9]~1_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [9])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [9])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [9]))))) ) + ( \cpu|dp|alu_rf_i|Add3~62  ))
// \cpu|dp|alu_rf_i|Add3~34  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[9]~1_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [9])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [9])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [9]))))) ) + ( \cpu|dp|alu_rf_i|Add3~62  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [9]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[9]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [9]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~33_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~33 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~33 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~37 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~37_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[10]~2_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [10])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [10])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [10]))))) ) + ( \cpu|dp|alu_rf_i|Add3~34  ))
// \cpu|dp|alu_rf_i|Add3~38  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[10]~2_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [10])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [10])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [10]))))) ) + ( \cpu|dp|alu_rf_i|Add3~34  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [10]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[10]~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [10]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~37_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~37 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~37 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~41 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~41_sumout  = SUM(( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [11])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [11])) # (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [11]))))) ) 
// + ( \cpu|dp|alu_B_mux|mux2_output[11]~3_combout  ) + ( \cpu|dp|alu_rf_i|Add3~38  ))
// \cpu|dp|alu_rf_i|Add3~42  = CARRY(( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [11])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [11])) # (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [11]))))) ) + ( 
// \cpu|dp|alu_B_mux|mux2_output[11]~3_combout  ) + ( \cpu|dp|alu_rf_i|Add3~38  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [11]),
	.datad(!\cpu|dp|reg_A_flopr|q [11]),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[11]~3_combout ),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~41_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~41 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~41 .lut_mask = 64'h0000FF0000000E1F;
defparam \cpu|dp|alu_rf_i|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~17 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~17_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[12]~4_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [12])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [12])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [12]))))) ) + ( \cpu|dp|alu_rf_i|Add3~42  ))
// \cpu|dp|alu_rf_i|Add3~18  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[12]~4_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [12])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [12])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [12]))))) ) + ( \cpu|dp|alu_rf_i|Add3~42  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [12]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[12]~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [12]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~17_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~17 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~17 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N39
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~21 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~21_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[13]~5_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [13])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [13])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [13]))))) ) + ( \cpu|dp|alu_rf_i|Add3~18  ))
// \cpu|dp|alu_rf_i|Add3~22  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[13]~5_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [13])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [13])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [13]))))) ) + ( \cpu|dp|alu_rf_i|Add3~18  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [13]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[13]~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [13]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~21_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~21 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~21 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector8~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector8~5_combout  = ( \cpu|dp|alu_rf_i|Selector7~2_combout  & ( \cpu|dp|alu_rf_i|Selector7~0_combout  & ( (!\cpu|dp|alu_rf_i|Selector14~1_combout  & (\cpu|dp|alu_B_mux|mux2_output[13]~5_combout  & 
// (\cpu|dp|alu_A_mux|mux2_output[13]~5_combout ))) # (\cpu|dp|alu_rf_i|Selector14~1_combout  & (((\cpu|dp|alu_rf_i|Add3~21_sumout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|Selector7~2_combout  & ( \cpu|dp|alu_rf_i|Selector7~0_combout  & ( 
// (\cpu|dp|alu_rf_i|Selector14~1_combout  & \cpu|dp|alu_rf_i|Add3~21_sumout ) ) ) ) # ( \cpu|dp|alu_rf_i|Selector7~2_combout  & ( !\cpu|dp|alu_rf_i|Selector7~0_combout  & ( (\cpu|dp|alu_rf_i|Selector14~1_combout  & \cpu|dp|alu_rf_i|Add3~21_sumout ) ) ) ) # 
// ( !\cpu|dp|alu_rf_i|Selector7~2_combout  & ( !\cpu|dp|alu_rf_i|Selector7~0_combout  & ( (\cpu|dp|alu_rf_i|Selector14~1_combout  & \cpu|dp|alu_rf_i|Add3~21_sumout ) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[13]~5_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[13]~5_combout ),
	.datad(!\cpu|dp|alu_rf_i|Add3~21_sumout ),
	.datae(!\cpu|dp|alu_rf_i|Selector7~2_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector8~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector8~5 .lut_mask = 64'h0033003300330437;
defparam \cpu|dp|alu_rf_i|Selector8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector8~6 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector8~6_combout  = ( \cpu|dp|alu_rf_i|Selector6~0_combout  & ( (((\cpu|dp|alu_rf_i|Selector8~5_combout ) # (\cpu|dp|alu_rf_i|Selector8~4_combout )) # (\cpu|dp|alu_rf_i|Selector8~0_combout )) # (\cpu|dp|alu_rf_i|Selector8~3_combout ) ) 
// ) # ( !\cpu|dp|alu_rf_i|Selector6~0_combout  & ( ((\cpu|dp|alu_rf_i|Selector8~5_combout ) # (\cpu|dp|alu_rf_i|Selector8~0_combout )) # (\cpu|dp|alu_rf_i|Selector8~3_combout ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector8~3_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector8~0_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector8~4_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector8~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector8~6 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector8~6 .lut_mask = 64'h77FF77FF7FFF7FFF;
defparam \cpu|dp|alu_rf_i|Selector8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[13] (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out [13] = ( \cpu|dp|alu_rf_i|alu_out [13] & ( (\reset~input_o  & ((!\cpu|dp|alu_rf_i|Selector2~0_combout ) # (\cpu|dp|alu_rf_i|Selector8~6_combout ))) ) ) # ( !\cpu|dp|alu_rf_i|alu_out [13] & ( (\cpu|dp|alu_rf_i|Selector8~6_combout  
// & (\reset~input_o  & \cpu|dp|alu_rf_i|Selector2~0_combout )) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector8~6_combout ),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|alu_rf_i|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[13] .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[13] .lut_mask = 64'h000500050F050F05;
defparam \cpu|dp|alu_rf_i|alu_out[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N54
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux2~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux2~1_combout  = ( \cpu|cont|Decoder1~5_combout  & ( \cpu|dp|alu_rf_i|alu_out [13] & ( ((!\cpu|cont|state [6]) # ((\cpu|cont|state [7]) # (\cpu|cont|state [0]))) # (\cpu|cont|state [2]) ) ) ) # ( !\cpu|cont|Decoder1~5_combout  & 
// ( \cpu|dp|alu_rf_i|alu_out [13] ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|cont|Decoder1~5_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux2~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux2~1 .lut_mask = 64'h00000000FFFFDFFF;
defparam \cpu|dp|reg_write_src_mux|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N51
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[13]~3 (
// Equation(s):
// \cpu|dp|data_to_mem_store[13]~3_combout  = ( \cpu|dp|reg_A_flopr|q [13] & ( \cpu|cont|Decoder1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|dp|reg_A_flopr|q [13]),
	.dataf(!\cpu|cont|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[13]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[13]~3 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[13]~3 .lut_mask = 64'h000000000000FFFF;
defparam \cpu|dp|data_to_mem_store[13]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y75_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a109 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[13]~3_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_first_bit_number = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a109 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y76_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a77 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[13]~3_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_first_bit_number = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a77 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y60_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a93 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[13]~3_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_first_bit_number = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a93 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a125 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[13]~3_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_first_bit_number = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a125 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y64_N18
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a93~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a125~portadataout  & ( 
// ((!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((\mem|ram_rtl_0|auto_generated|ram_block1a77~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a109~portadataout ))) 
// # (\mem|ram_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a93~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a125~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((\mem|ram_rtl_0|auto_generated|ram_block1a77~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a109~portadataout 
// )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q )) ) ) ) # ( \mem|ram_rtl_0|auto_generated|ram_block1a93~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a125~portadataout  & 
// ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((\mem|ram_rtl_0|auto_generated|ram_block1a77~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a109~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & (!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q )) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a93~portadataout  & ( 
// !\mem|ram_rtl_0|auto_generated|ram_block1a125~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((\mem|ram_rtl_0|auto_generated|ram_block1a77~portadataout ))) # 
// (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a109~portadataout )))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datac(!\mem|ram_rtl_0|auto_generated|ram_block1a109~portadataout ),
	.datad(!\mem|ram_rtl_0|auto_generated|ram_block1a77~portadataout ),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a93~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a125~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0 .lut_mask = 64'h028A46CE139B57DF;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N0
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux2~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux2~0_combout  = ( !\cpu|cont|state [2] & ( !\cpu|cont|state [7] & ( (!\cpu|cont|state [0] & (\cpu|cont|state [6] & (\cpu|cont|Decoder1~5_combout  & \cpu|dp|pc_counter_i|incremented_pc [13]))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|Decoder1~5_combout ),
	.datad(!\cpu|dp|pc_counter_i|incremented_pc [13]),
	.datae(!\cpu|cont|state [2]),
	.dataf(!\cpu|cont|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux2~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux2~0 .lut_mask = 64'h0002000000000000;
defparam \cpu|dp|reg_write_src_mux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N18
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux2~2 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux2~2_combout  = ( \cpu|dp|reg_write_src_mux|Mux2~0_combout  & ( \cpu|cont|Decoder1~6_combout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [2] & (\mem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout )) # 
// (\mem|ram_rtl_0|auto_generated|address_reg_a [2] & ((\mem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0_combout ))) ) ) ) # ( !\cpu|dp|reg_write_src_mux|Mux2~0_combout  & ( \cpu|cont|Decoder1~6_combout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a [2] & (\mem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a [2] & ((\mem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0_combout ))) ) ) ) 
// # ( \cpu|dp|reg_write_src_mux|Mux2~0_combout  & ( !\cpu|cont|Decoder1~6_combout  ) ) # ( !\cpu|dp|reg_write_src_mux|Mux2~0_combout  & ( !\cpu|cont|Decoder1~6_combout  & ( \cpu|dp|reg_write_src_mux|Mux2~1_combout  ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\cpu|dp|reg_write_src_mux|Mux2~1_combout ),
	.datac(!\mem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout ),
	.datad(!\mem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0_combout ),
	.datae(!\cpu|dp|reg_write_src_mux|Mux2~0_combout ),
	.dataf(!\cpu|cont|Decoder1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux2~2 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux2~2 .lut_mask = 64'h3333FFFF0A5F0A5F;
defparam \cpu|dp|reg_write_src_mux|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y65_N12
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~8 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~8_combout  = ( \cpu|dp|reg_file|RAM~0_combout  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a4  & ( (\cpu|dp|reg_B_flopr|q~0_combout  & (((!\cpu|dp|reg_file|RAM~1_combout  & \cpu|dp|reg_file|RAM_rtl_1_bypass [18])) # 
// (\cpu|dp|reg_file|RAM_rtl_1_bypass [17]))) ) ) ) # ( !\cpu|dp|reg_file|RAM~0_combout  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a4  & ( (\cpu|dp|reg_B_flopr|q~0_combout  & ((\cpu|dp|reg_file|RAM_rtl_1_bypass [18]) # 
// (\cpu|dp|reg_file|RAM_rtl_1_bypass [17]))) ) ) ) # ( \cpu|dp|reg_file|RAM~0_combout  & ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a4  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [17] & (\cpu|dp|reg_B_flopr|q~0_combout  & 
// ((!\cpu|dp|reg_file|RAM_rtl_1_bypass [18]) # (\cpu|dp|reg_file|RAM~1_combout )))) ) ) ) # ( !\cpu|dp|reg_file|RAM~0_combout  & ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a4  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [17] & 
// (\cpu|dp|reg_B_flopr|q~0_combout  & !\cpu|dp|reg_file|RAM_rtl_1_bypass [18])) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM~1_combout ),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1_bypass [17]),
	.datac(!\cpu|dp|reg_B_flopr|q~0_combout ),
	.datad(!\cpu|dp|reg_file|RAM_rtl_1_bypass [18]),
	.datae(!\cpu|dp|reg_file|RAM~0_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~8 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~8 .lut_mask = 64'h03000301030F030B;
defparam \cpu|dp|reg_B_flopr|q~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y65_N11
dffeas \cpu|dp|reg_B_flopr|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_B_flopr|q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N9
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~25 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~25_sumout  = SUM(( \cpu|dp|pc_flopenr|q [3] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~22  ))
// \cpu|dp|pc_counter_i|Add0~26  = CARRY(( \cpu|dp|pc_flopenr|q [3] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~25_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~25 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|dp|pc_counter_i|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N12
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~29 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~29_sumout  = SUM(( \cpu|dp|pc_flopenr|q [4] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~26  ))
// \cpu|dp|pc_counter_i|Add0~30  = CARRY(( \cpu|dp|pc_flopenr|q [4] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~29_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~29 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|dp|pc_counter_i|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N14
dffeas \cpu|dp|pc_counter_i|incremented_pc[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[4] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N57
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~8 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~8_combout  = ( \cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [4] ) ) # ( !\cpu|cont|pc_src[1]~0_combout  & ( (!\cpu|cont|pc_src[0]~2_combout  & ((\cpu|dp|alu_rf_i|alu_out [4]))) # 
// (\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|reg_B_flopr|q [4])) ) )

	.dataa(!\cpu|dp|reg_B_flopr|q [4]),
	.datab(!\cpu|dp|alu_rf_i|alu_out [4]),
	.datac(!\cpu|cont|pc_src[0]~2_combout ),
	.datad(!\cpu|dp|pc_counter_i|incremented_pc [4]),
	.datae(gnd),
	.dataf(!\cpu|cont|pc_src[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~8 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~8 .lut_mask = 64'h3535353500FF00FF;
defparam \cpu|dp|pc_flopenr|q~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N59
dffeas \cpu|dp|pc_flopenr|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[4] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N15
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~33 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~33_sumout  = SUM(( \cpu|dp|pc_flopenr|q [5] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~30  ))
// \cpu|dp|pc_counter_i|Add0~34  = CARRY(( \cpu|dp|pc_flopenr|q [5] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~30  ))

	.dataa(!\cpu|dp|pc_flopenr|q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~33_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~33 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|dp|pc_counter_i|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N18
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~37 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~37_sumout  = SUM(( \cpu|dp|pc_flopenr|q [6] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~34  ))
// \cpu|dp|pc_counter_i|Add0~38  = CARRY(( \cpu|dp|pc_flopenr|q [6] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~37_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~37 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|dp|pc_counter_i|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N20
dffeas \cpu|dp|pc_counter_i|incremented_pc[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[6] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N6
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~10 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~10_combout  = ( \cpu|dp|reg_B_flopr|q [6] & ( \cpu|dp|pc_counter_i|incremented_pc [6] & ( ((\cpu|dp|alu_rf_i|alu_out [6]) # (\cpu|cont|pc_src[1]~0_combout )) # (\cpu|cont|pc_src[0]~2_combout ) ) ) ) # ( !\cpu|dp|reg_B_flopr|q [6] & ( 
// \cpu|dp|pc_counter_i|incremented_pc [6] & ( ((!\cpu|cont|pc_src[0]~2_combout  & \cpu|dp|alu_rf_i|alu_out [6])) # (\cpu|cont|pc_src[1]~0_combout ) ) ) ) # ( \cpu|dp|reg_B_flopr|q [6] & ( !\cpu|dp|pc_counter_i|incremented_pc [6] & ( 
// (!\cpu|cont|pc_src[1]~0_combout  & ((\cpu|dp|alu_rf_i|alu_out [6]) # (\cpu|cont|pc_src[0]~2_combout ))) ) ) ) # ( !\cpu|dp|reg_B_flopr|q [6] & ( !\cpu|dp|pc_counter_i|incremented_pc [6] & ( (!\cpu|cont|pc_src[0]~2_combout  & 
// (!\cpu|cont|pc_src[1]~0_combout  & \cpu|dp|alu_rf_i|alu_out [6])) ) ) )

	.dataa(!\cpu|cont|pc_src[0]~2_combout ),
	.datab(!\cpu|cont|pc_src[1]~0_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out [6]),
	.datad(gnd),
	.datae(!\cpu|dp|reg_B_flopr|q [6]),
	.dataf(!\cpu|dp|pc_counter_i|incremented_pc [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~10 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~10 .lut_mask = 64'h08084C4C3B3B7F7F;
defparam \cpu|dp|pc_flopenr|q~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y63_N8
dffeas \cpu|dp|pc_flopenr|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[6] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N21
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~41 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~41_sumout  = SUM(( \cpu|dp|pc_flopenr|q [7] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~38  ))
// \cpu|dp|pc_counter_i|Add0~42  = CARRY(( \cpu|dp|pc_flopenr|q [7] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~41_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~41 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|dp|pc_counter_i|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N23
dffeas \cpu|dp|pc_counter_i|incremented_pc[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[7] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N54
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~11 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~11_combout  = ( \cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [7] ) ) # ( !\cpu|cont|pc_src[1]~0_combout  & ( (!\cpu|cont|pc_src[0]~2_combout  & ((\cpu|dp|alu_rf_i|alu_out [7]))) # 
// (\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|reg_B_flopr|q [7])) ) )

	.dataa(!\cpu|cont|pc_src[0]~2_combout ),
	.datab(!\cpu|dp|reg_B_flopr|q [7]),
	.datac(!\cpu|dp|alu_rf_i|alu_out [7]),
	.datad(!\cpu|dp|pc_counter_i|incremented_pc [7]),
	.datae(gnd),
	.dataf(!\cpu|cont|pc_src[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~11 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~11 .lut_mask = 64'h1B1B1B1B00FF00FF;
defparam \cpu|dp|pc_flopenr|q~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y63_N56
dffeas \cpu|dp|pc_flopenr|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[7] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N24
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~45 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~45_sumout  = SUM(( \cpu|dp|pc_flopenr|q [8] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~42  ))
// \cpu|dp|pc_counter_i|Add0~46  = CARRY(( \cpu|dp|pc_flopenr|q [8] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~45_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~45 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|dp|pc_counter_i|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N29
dffeas \cpu|dp|pc_counter_i|incremented_pc[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[9] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N51
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~13 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~13_combout  = ( \cpu|dp|pc_counter_i|incremented_pc [9] & ( \cpu|cont|pc_src[1]~0_combout  ) ) # ( \cpu|dp|pc_counter_i|incremented_pc [9] & ( !\cpu|cont|pc_src[1]~0_combout  & ( (!\cpu|cont|pc_src[0]~2_combout  & 
// (\cpu|dp|alu_rf_i|alu_out [9])) # (\cpu|cont|pc_src[0]~2_combout  & ((\cpu|dp|reg_B_flopr|q [9]))) ) ) ) # ( !\cpu|dp|pc_counter_i|incremented_pc [9] & ( !\cpu|cont|pc_src[1]~0_combout  & ( (!\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|alu_rf_i|alu_out 
// [9])) # (\cpu|cont|pc_src[0]~2_combout  & ((\cpu|dp|reg_B_flopr|q [9]))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out [9]),
	.datab(!\cpu|cont|pc_src[0]~2_combout ),
	.datac(!\cpu|dp|reg_B_flopr|q [9]),
	.datad(gnd),
	.datae(!\cpu|dp|pc_counter_i|incremented_pc [9]),
	.dataf(!\cpu|cont|pc_src[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~13 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~13 .lut_mask = 64'h474747470000FFFF;
defparam \cpu|dp|pc_flopenr|q~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N53
dffeas \cpu|dp|pc_flopenr|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[9] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector14~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector14~0_combout  = ( \cpu|cont|Selector7~0_combout  & ( \cpu|dp|alu_B_mux|mux2_output[7]~10_combout  & ( (!\cpu|cont|Selector9~4_combout  & (!\cpu|cont|Selector8~1_combout  & (!\cpu|dp|alu_rf_i|Decoder0~0_combout  $ 
// (!\cpu|cont|Selector11~3_combout )))) ) ) ) # ( \cpu|cont|Selector7~0_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[7]~10_combout  & ( (!\cpu|cont|Selector9~4_combout  & (!\cpu|cont|Selector8~1_combout  & (!\cpu|dp|alu_rf_i|Decoder0~0_combout  $ 
// (!\cpu|cont|Selector11~3_combout )))) ) ) ) # ( !\cpu|cont|Selector7~0_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[7]~10_combout  & ( (\cpu|cont|Selector9~4_combout  & (!\cpu|dp|alu_rf_i|Decoder0~0_combout  & (\cpu|cont|Selector8~1_combout  & 
// !\cpu|cont|Selector11~3_combout ))) ) ) )

	.dataa(!\cpu|cont|Selector9~4_combout ),
	.datab(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datac(!\cpu|cont|Selector8~1_combout ),
	.datad(!\cpu|cont|Selector11~3_combout ),
	.datae(!\cpu|cont|Selector7~0_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[7]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector14~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector14~0 .lut_mask = 64'h0400208000002080;
defparam \cpu|dp|alu_rf_i|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N57
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector12~6 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector12~6_combout  = ( \cpu|dp|alu_rf_i|Selector14~0_combout  & ( (\cpu|cont|Selector8~1_combout  & (\cpu|cont|Selector11~3_combout  & (!\cpu|cont|Selector10~1_combout  & \cpu|dp|alu_rf_i|Selector11~0_combout ))) ) ) # ( 
// !\cpu|dp|alu_rf_i|Selector14~0_combout  & ( (\cpu|cont|Selector8~1_combout  & (\cpu|cont|Selector11~3_combout  & \cpu|dp|alu_rf_i|Selector11~0_combout )) ) )

	.dataa(!\cpu|cont|Selector8~1_combout ),
	.datab(!\cpu|cont|Selector11~3_combout ),
	.datac(!\cpu|cont|Selector10~1_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector11~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector12~6 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector12~6 .lut_mask = 64'h0011001100100010;
defparam \cpu|dp|alu_rf_i|Selector12~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector12~7 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector12~7_combout  = ( \cpu|dp|alu_rf_i|Selector14~1_combout  & ( ((\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & \cpu|dp|alu_rf_i|Selector12~6_combout )) # (\cpu|dp|alu_rf_i|Add3~33_sumout ) ) ) # ( 
// !\cpu|dp|alu_rf_i|Selector14~1_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & \cpu|dp|alu_rf_i|Selector12~6_combout ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Add3~33_sumout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector12~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector12~7 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector12~7 .lut_mask = 64'h0303030357575757;
defparam \cpu|dp|alu_rf_i|Selector12~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector11~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector11~3_combout  = ( \cpu|cont|Selector10~1_combout  & ( \cpu|cont|Selector7~0_combout  & ( \cpu|dp|alu_rf_i|Selector20~0_combout  ) ) ) # ( !\cpu|cont|Selector10~1_combout  & ( \cpu|cont|Selector7~0_combout  & ( 
// (\cpu|dp|alu_rf_i|Selector20~0_combout  & !\cpu|cont|Selector9~4_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector20~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|cont|Selector9~4_combout ),
	.datae(!\cpu|cont|Selector10~1_combout ),
	.dataf(!\cpu|cont|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector11~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector11~3 .lut_mask = 64'h0000000055005555;
defparam \cpu|dp|alu_rf_i|Selector11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector12~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector12~3_combout  = ( \cpu|dp|alu_rf_i|Selector20~1_combout  & ( \cpu|dp|alu_rf_i|Add0~49_sumout  & ( ((\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ) # (\cpu|dp|alu_rf_i|Decoder0~0_combout )) # 
// (\cpu|dp|alu_B_mux|mux2_output[9]~1_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|Selector20~1_combout  & ( \cpu|dp|alu_rf_i|Add0~49_sumout  & ( (\cpu|dp|alu_rf_i|Decoder0~0_combout  & (!\cpu|dp|alu_B_mux|mux2_output[9]~1_combout  $ 
// (!\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ))) ) ) ) # ( \cpu|dp|alu_rf_i|Selector20~1_combout  & ( !\cpu|dp|alu_rf_i|Add0~49_sumout  & ( (!\cpu|dp|alu_rf_i|Decoder0~0_combout  & ((\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ) # 
// (\cpu|dp|alu_B_mux|mux2_output[9]~1_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|Selector20~1_combout  & ( !\cpu|dp|alu_rf_i|Add0~49_sumout  & ( (\cpu|dp|alu_rf_i|Decoder0~0_combout  & (!\cpu|dp|alu_B_mux|mux2_output[9]~1_combout  $ 
// (!\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[9]~1_combout ),
	.datab(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datac(gnd),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ),
	.datae(!\cpu|dp|alu_rf_i|Selector20~1_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector12~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector12~3 .lut_mask = 64'h112244CC112277FF;
defparam \cpu|dp|alu_rf_i|Selector12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N27
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector11~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector11~2_combout  = (\cpu|cont|Selector7~0_combout  & !\cpu|cont|Selector10~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|Selector7~0_combout ),
	.datad(!\cpu|cont|Selector10~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector11~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector11~2 .lut_mask = 64'h0F000F000F000F00;
defparam \cpu|dp|alu_rf_i|Selector11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector11~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector11~4_combout  = ( \cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & ( (!\cpu|cont|Selector7~0_combout  & (((!\cpu|dp|alu_rf_i|Decoder0~0_combout ) # (\cpu|cont|Selector11~3_combout )) # (\cpu|dp|alu_B_mux|mux2_output[3]~13_combout 
// ))) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & ( (!\cpu|cont|Selector7~0_combout  & ((!\cpu|dp|alu_rf_i|Decoder0~0_combout ) # (\cpu|cont|Selector11~3_combout ))) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ),
	.datab(!\cpu|cont|Selector7~0_combout ),
	.datac(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datad(!\cpu|cont|Selector11~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector11~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector11~4 .lut_mask = 64'hC0CCC0CCC4CCC4CC;
defparam \cpu|dp|alu_rf_i|Selector11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector11~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector11~5_combout  = ( \cpu|dp|alu_rf_i|always0~2_combout  & ( \cpu|cont|Selector7~0_combout  & ( (!\cpu|dp|alu_rf_i|Selector11~4_combout  & ((!\cpu|cont|Selector10~1_combout ) # (\cpu|dp|alu_rf_i|Selector20~0_combout ))) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|always0~2_combout  & ( \cpu|cont|Selector7~0_combout  & ( (!\cpu|dp|alu_rf_i|Selector11~4_combout  & ((!\cpu|cont|Selector10~1_combout ) # (\cpu|dp|alu_rf_i|Selector20~0_combout ))) ) ) ) # ( \cpu|dp|alu_rf_i|always0~2_combout  & ( 
// !\cpu|cont|Selector7~0_combout  & ( (!\cpu|dp|alu_rf_i|Selector11~4_combout  & (!\cpu|cont|Selector9~4_combout  & \cpu|cont|Selector10~1_combout )) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector11~4_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector20~0_combout ),
	.datac(!\cpu|cont|Selector9~4_combout ),
	.datad(!\cpu|cont|Selector10~1_combout ),
	.datae(!\cpu|dp|alu_rf_i|always0~2_combout ),
	.dataf(!\cpu|cont|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector11~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector11~5 .lut_mask = 64'h000000A0AA22AA22;
defparam \cpu|dp|alu_rf_i|Selector11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector12~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector12~2_combout  = ( \cpu|dp|alu_rf_i|ShiftLeft0~9_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~8_combout  & ( (\cpu|dp|alu_rf_i|Selector11~5_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout ) # 
// (\cpu|dp|alu_rf_i|ShiftLeft0~7_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|ShiftLeft0~9_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~8_combout  & ( (\cpu|dp|alu_rf_i|Selector11~5_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & 
// ((!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~7_combout )))) ) ) ) # ( \cpu|dp|alu_rf_i|ShiftLeft0~9_combout  & ( !\cpu|dp|alu_rf_i|ShiftLeft0~8_combout  & ( 
// (\cpu|dp|alu_rf_i|Selector11~5_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & ((\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~7_combout )))) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|ShiftLeft0~9_combout  & ( !\cpu|dp|alu_rf_i|ShiftLeft0~8_combout  & ( (\cpu|dp|alu_rf_i|Selector11~5_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~7_combout  & \cpu|dp|alu_B_mux|mux2_output[2]~12_combout )) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector11~5_combout ),
	.datab(!\cpu|dp|alu_rf_i|ShiftLeft0~7_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout ),
	.datae(!\cpu|dp|alu_rf_i|ShiftLeft0~9_combout ),
	.dataf(!\cpu|dp|alu_rf_i|ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector12~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector12~2 .lut_mask = 64'h0011051150115511;
defparam \cpu|dp|alu_rf_i|Selector12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector12~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector12~4_combout  = ( \cpu|dp|alu_A_mux|mux2_output[9]~1_combout  & ( \cpu|dp|alu_B_mux|mux2_output[9]~1_combout  & ( ((!\cpu|dp|alu_rf_i|Selector11~2_combout  & ((\cpu|dp|alu_rf_i|Selector12~2_combout ))) # 
// (\cpu|dp|alu_rf_i|Selector11~2_combout  & (\cpu|dp|alu_rf_i|Selector12~3_combout ))) # (\cpu|dp|alu_rf_i|Selector11~3_combout ) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[9]~1_combout  & ( \cpu|dp|alu_B_mux|mux2_output[9]~1_combout  & ( 
// (!\cpu|dp|alu_rf_i|Selector11~3_combout  & ((!\cpu|dp|alu_rf_i|Selector11~2_combout  & ((\cpu|dp|alu_rf_i|Selector12~2_combout ))) # (\cpu|dp|alu_rf_i|Selector11~2_combout  & (\cpu|dp|alu_rf_i|Selector12~3_combout )))) # 
// (\cpu|dp|alu_rf_i|Selector11~3_combout  & (((!\cpu|dp|alu_rf_i|Selector11~2_combout )))) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[9]~1_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[9]~1_combout  & ( (!\cpu|dp|alu_rf_i|Selector11~3_combout  & 
// ((!\cpu|dp|alu_rf_i|Selector11~2_combout  & ((\cpu|dp|alu_rf_i|Selector12~2_combout ))) # (\cpu|dp|alu_rf_i|Selector11~2_combout  & (\cpu|dp|alu_rf_i|Selector12~3_combout )))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[9]~1_combout  & ( 
// !\cpu|dp|alu_B_mux|mux2_output[9]~1_combout  & ( (!\cpu|dp|alu_rf_i|Selector11~3_combout  & ((!\cpu|dp|alu_rf_i|Selector11~2_combout  & ((\cpu|dp|alu_rf_i|Selector12~2_combout ))) # (\cpu|dp|alu_rf_i|Selector11~2_combout  & 
// (\cpu|dp|alu_rf_i|Selector12~3_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector11~3_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector12~3_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector11~2_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector12~2_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[9]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector12~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector12~4 .lut_mask = 64'h02A202A252F257F7;
defparam \cpu|dp|alu_rf_i|Selector12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector12~8 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector12~8_combout  = ( \cpu|dp|alu_rf_i|Selector12~4_combout  & ( (((\cpu|dp|alu_rf_i|Add5~49_sumout  & \cpu|dp|alu_rf_i|Selector12~1_combout )) # (\cpu|dp|alu_rf_i|Selector12~5_combout )) # (\cpu|dp|alu_rf_i|Selector12~7_combout ) ) ) 
// # ( !\cpu|dp|alu_rf_i|Selector12~4_combout  & ( ((\cpu|dp|alu_rf_i|Add5~49_sumout  & \cpu|dp|alu_rf_i|Selector12~1_combout )) # (\cpu|dp|alu_rf_i|Selector12~7_combout ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector12~7_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector12~5_combout ),
	.datac(!\cpu|dp|alu_rf_i|Add5~49_sumout ),
	.datad(!\cpu|dp|alu_rf_i|Selector12~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector12~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector12~8 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector12~8 .lut_mask = 64'h555F555F777F777F;
defparam \cpu|dp|alu_rf_i|Selector12~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[9] (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out [9] = ( \cpu|dp|alu_rf_i|Selector12~8_combout  & ( (\reset~input_o  & ((\cpu|dp|alu_rf_i|Selector2~0_combout ) # (\cpu|dp|alu_rf_i|alu_out [9]))) ) ) # ( !\cpu|dp|alu_rf_i|Selector12~8_combout  & ( (\reset~input_o  & 
// (\cpu|dp|alu_rf_i|alu_out [9] & !\cpu|dp|alu_rf_i|Selector2~0_combout )) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\cpu|dp|alu_rf_i|alu_out [9]),
	.datad(!\cpu|dp|alu_rf_i|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector12~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[9] .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[9] .lut_mask = 64'h0300030003330333;
defparam \cpu|dp|alu_rf_i|alu_out[9] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[9]~14_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y58_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[9]~14_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\mem|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y54_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[9]~14_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[9]~14_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 9;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N3
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a41~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a25~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q 
//  & (((\mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout ) # (\mem|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\mem|ram_rtl_0|auto_generated|address_reg_a [1])) # 
// (\mem|ram_rtl_0|auto_generated|ram_block1a57~portadataout ))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a41~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a25~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & \mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((!\mem|ram_rtl_0|auto_generated|address_reg_a [1])) # (\mem|ram_rtl_0|auto_generated|ram_block1a57~portadataout ))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|ram_block1a41~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a25~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout ) # (\mem|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a57~portadataout  & (\mem|ram_rtl_0|auto_generated|address_reg_a [1]))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a41~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a25~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & \mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a57~portadataout  & (\mem|ram_rtl_0|auto_generated|address_reg_a [1]))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\mem|ram_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.datac(!\mem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N9
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux6~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux6~1_combout  = ( \mem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout  & ( (!\cpu|cont|state [0] & (!\cpu|cont|Decoder1~6_combout  & 
// !\cpu|cont|state [7])) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~6_combout  & (((!\cpu|cont|state [0] & !\cpu|cont|state 
// [7])))) # (\cpu|cont|Decoder1~6_combout  & (\mem|ram_rtl_0|auto_generated|address_reg_a [2])) ) ) ) # ( \mem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout  & ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout  & ( 
// (!\cpu|cont|Decoder1~6_combout  & (((!\cpu|cont|state [0] & !\cpu|cont|state [7])))) # (\cpu|cont|Decoder1~6_combout  & (!\mem|ram_rtl_0|auto_generated|address_reg_a [2])) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout  & ( 
// !\mem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout  & ( ((!\cpu|cont|state [0] & !\cpu|cont|state [7])) # (\cpu|cont|Decoder1~6_combout ) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|Decoder1~6_combout ),
	.datad(!\cpu|cont|state [7]),
	.datae(!\mem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux6~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux6~1 .lut_mask = 64'hCF0FCA0AC505C000;
defparam \cpu|dp|reg_write_src_mux|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N30
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux6~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux6~0_combout  = ( \cpu|cont|Decoder1~5_combout  & ( \cpu|dp|reg_write_src_mux|Mux6~1_combout  & ( (!\cpu|cont|Decoder1~6_combout  & ((!\cpu|dp|reg_write_src_mux|Mux11~2_combout  & (\cpu|dp|alu_rf_i|alu_out [9])) # 
// (\cpu|dp|reg_write_src_mux|Mux11~2_combout  & ((\cpu|dp|pc_counter_i|incremented_pc [9]))))) ) ) ) # ( !\cpu|cont|Decoder1~5_combout  & ( \cpu|dp|reg_write_src_mux|Mux6~1_combout  & ( (\cpu|dp|alu_rf_i|alu_out [9] & !\cpu|cont|Decoder1~6_combout ) ) ) ) # 
// ( \cpu|cont|Decoder1~5_combout  & ( !\cpu|dp|reg_write_src_mux|Mux6~1_combout  & ( (\cpu|cont|Decoder1~6_combout ) # (\cpu|dp|alu_rf_i|alu_out [9]) ) ) ) # ( !\cpu|cont|Decoder1~5_combout  & ( !\cpu|dp|reg_write_src_mux|Mux6~1_combout  & ( 
// (\cpu|cont|Decoder1~6_combout ) # (\cpu|dp|alu_rf_i|alu_out [9]) ) ) )

	.dataa(!\cpu|dp|reg_write_src_mux|Mux11~2_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out [9]),
	.datac(!\cpu|dp|pc_counter_i|incremented_pc [9]),
	.datad(!\cpu|cont|Decoder1~6_combout ),
	.datae(!\cpu|cont|Decoder1~5_combout ),
	.dataf(!\cpu|dp|reg_write_src_mux|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux6~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux6~0 .lut_mask = 64'h33FF33FF33002700;
defparam \cpu|dp|reg_write_src_mux|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N54
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~7 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~7_combout  = ( \cpu|dp|reg_file|RAM_rtl_1_bypass [15] & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a3  & ( \cpu|dp|reg_B_flopr|q~0_combout  ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_1_bypass [15] & ( 
// \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a3  & ( (\cpu|dp|reg_B_flopr|q~0_combout  & (\cpu|dp|reg_file|RAM_rtl_1_bypass [16] & ((!\cpu|dp|reg_file|RAM~1_combout ) # (!\cpu|dp|reg_file|RAM~0_combout )))) ) ) ) # ( 
// \cpu|dp|reg_file|RAM_rtl_1_bypass [15] & ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a3  & ( (\cpu|dp|reg_B_flopr|q~0_combout  & ((!\cpu|dp|reg_file|RAM_rtl_1_bypass [16]) # ((\cpu|dp|reg_file|RAM~1_combout  & \cpu|dp|reg_file|RAM~0_combout 
// )))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM~1_combout ),
	.datab(!\cpu|dp|reg_B_flopr|q~0_combout ),
	.datac(!\cpu|dp|reg_file|RAM~0_combout ),
	.datad(!\cpu|dp|reg_file|RAM_rtl_1_bypass [16]),
	.datae(!\cpu|dp|reg_file|RAM_rtl_1_bypass [15]),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~7 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~7 .lut_mask = 64'h0000330100323333;
defparam \cpu|dp|reg_B_flopr|q~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y67_N56
dffeas \cpu|dp|reg_B_flopr|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N54
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[3]~13 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[3]~13_combout  = ( \cpu|dp|reg_B_flopr|q [3] & ( (!\cpu|cont|Selector6~2_combout ) # (\cpu|dp|instruction_reg_i|B_index_flopr|q [3]) ) ) # ( !\cpu|dp|reg_B_flopr|q [3] & ( (\cpu|cont|Selector6~2_combout  & 
// \cpu|dp|instruction_reg_i|B_index_flopr|q [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|Selector6~2_combout ),
	.datad(!\cpu|dp|instruction_reg_i|B_index_flopr|q [3]),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_B_flopr|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[3]~13 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[3]~13 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cpu|dp|alu_B_mux|mux2_output[3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector14~7 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector14~7_combout  = ( \cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & ( \cpu|cont|Selector7~0_combout  & ( !\cpu|dp|alu_rf_i|Selector14~5_combout  ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & ( 
// \cpu|cont|Selector7~0_combout  & ( !\cpu|dp|alu_rf_i|Selector14~5_combout  ) ) ) # ( \cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & ( !\cpu|cont|Selector7~0_combout  & ( ((!\cpu|dp|alu_rf_i|Selector14~5_combout ) # 
// (\cpu|dp|alu_B_mux|mux2_output[2]~12_combout )) # (\cpu|dp|alu_rf_i|Decoder0~0_combout ) ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & ( !\cpu|cont|Selector7~0_combout  & ( (!\cpu|dp|alu_rf_i|Selector14~5_combout ) # 
// (((\cpu|dp|alu_rf_i|Decoder0~0_combout  & !\cpu|dp|alu_rf_i|Selector14~2_combout )) # (\cpu|dp|alu_B_mux|mux2_output[2]~12_combout )) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector14~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector14~5_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ),
	.dataf(!\cpu|cont|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector14~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector14~7 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector14~7 .lut_mask = 64'hF4FFF5FFF0F0F0F0;
defparam \cpu|dp|alu_rf_i|Selector14~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N3
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector17~8 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector17~8_combout  = ( \cpu|dp|alu_rf_i|Add0~29_sumout  & ( (!\cpu|dp|alu_rf_i|Decoder0~0_combout  & (\cpu|dp|alu_rf_i|Selector20~1_combout  & ((\cpu|dp|alu_A_mux|mux2_output[4]~7_combout ) # (\cpu|dp|alu_B_mux|mux2_output[4]~7_combout 
// )))) # (\cpu|dp|alu_rf_i|Decoder0~0_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[4]~7_combout  $ (!\cpu|dp|alu_A_mux|mux2_output[4]~7_combout )) # (\cpu|dp|alu_rf_i|Selector20~1_combout ))) ) ) # ( !\cpu|dp|alu_rf_i|Add0~29_sumout  & ( 
// (!\cpu|dp|alu_rf_i|Decoder0~0_combout  & (\cpu|dp|alu_rf_i|Selector20~1_combout  & ((\cpu|dp|alu_A_mux|mux2_output[4]~7_combout ) # (\cpu|dp|alu_B_mux|mux2_output[4]~7_combout )))) # (\cpu|dp|alu_rf_i|Decoder0~0_combout  & 
// (!\cpu|dp|alu_rf_i|Selector20~1_combout  & (!\cpu|dp|alu_B_mux|mux2_output[4]~7_combout  $ (!\cpu|dp|alu_A_mux|mux2_output[4]~7_combout )))) ) )

	.dataa(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[4]~7_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector20~1_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[4]~7_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector17~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector17~8 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector17~8 .lut_mask = 64'h124A124A174F174F;
defparam \cpu|dp|alu_rf_i|Selector17~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector14~9 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector14~9_combout  = ( \cpu|dp|alu_rf_i|Selector20~0_combout  & ( \cpu|cont|Selector9~1_combout  & ( (\cpu|cont|Selector9~4_combout  & ((!\cpu|cont|Selector10~0_combout ) # (\cpu|cont|state [6]))) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|Selector20~0_combout  & ( \cpu|cont|Selector9~1_combout  ) ) # ( \cpu|dp|alu_rf_i|Selector20~0_combout  & ( !\cpu|cont|Selector9~1_combout  & ( (\cpu|cont|Selector9~4_combout  & ((!\cpu|cont|Selector12~0_combout ) # (\cpu|cont|state 
// [6]))) ) ) ) # ( !\cpu|dp|alu_rf_i|Selector20~0_combout  & ( !\cpu|cont|Selector9~1_combout  ) )

	.dataa(!\cpu|cont|Selector9~4_combout ),
	.datab(!\cpu|cont|Selector10~0_combout ),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|Selector12~0_combout ),
	.datae(!\cpu|dp|alu_rf_i|Selector20~0_combout ),
	.dataf(!\cpu|cont|Selector9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector14~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector14~9 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector14~9 .lut_mask = 64'hFFFF5505FFFF4545;
defparam \cpu|dp|alu_rf_i|Selector14~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N39
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector14~8 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector14~8_combout  = ( \cpu|cont|Selector9~3_combout  & ( (\cpu|cont|Selector10~1_combout  & !\cpu|dp|alu_rf_i|Selector20~0_combout ) ) ) # ( !\cpu|cont|Selector9~3_combout  & ( !\cpu|cont|Selector10~1_combout  $ 
// (!\cpu|dp|alu_rf_i|Selector20~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|Selector10~1_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector20~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector14~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector14~8 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector14~8 .lut_mask = 64'h0FF00FF00F000F00;
defparam \cpu|dp|alu_rf_i|Selector14~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector17~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector17~4_combout  = ( !\cpu|dp|alu_rf_i|Selector14~9_combout  & ( (!\cpu|dp|alu_rf_i|Selector14~7_combout  & (((\cpu|dp|alu_B_mux|mux2_output[4]~7_combout  & ((!\cpu|dp|alu_rf_i|Selector14~8_combout ) # 
// (\cpu|dp|alu_A_mux|mux2_output[4]~7_combout )))))) # (\cpu|dp|alu_rf_i|Selector14~7_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~10_combout )) ) ) # ( \cpu|dp|alu_rf_i|Selector14~9_combout  & ( (!\cpu|dp|alu_rf_i|Selector14~7_combout  & 
// (((\cpu|dp|alu_rf_i|Selector17~8_combout  & ((!\cpu|dp|alu_rf_i|Selector14~8_combout )))))) # (\cpu|dp|alu_rf_i|Selector14~7_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~10_combout )) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector14~7_combout ),
	.datab(!\cpu|dp|alu_rf_i|ShiftLeft0~10_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector17~8_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[4]~7_combout ),
	.datae(!\cpu|dp|alu_rf_i|Selector14~9_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector14~8_combout ),
	.datag(!\cpu|dp|alu_A_mux|mux2_output[4]~7_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector17~4 .extended_lut = "on";
defparam \cpu|dp|alu_rf_i|Selector17~4 .lut_mask = 64'h11BB1B1B111B1111;
defparam \cpu|dp|alu_rf_i|Selector17~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N3
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector14~6 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector14~6_combout  = ( \cpu|cont|Selector7~0_combout  & ( \cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & ( \cpu|dp|alu_rf_i|Selector14~5_combout  ) ) ) # ( !\cpu|cont|Selector7~0_combout  & ( \cpu|dp|alu_B_mux|mux2_output[3]~13_combout 
//  & ( (!\cpu|dp|alu_rf_i|Decoder0~0_combout  & (\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & \cpu|dp|alu_rf_i|Selector14~5_combout )) ) ) ) # ( \cpu|cont|Selector7~0_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & ( 
// \cpu|dp|alu_rf_i|Selector14~5_combout  ) ) ) # ( !\cpu|cont|Selector7~0_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & (\cpu|dp|alu_rf_i|Selector14~5_combout  & 
// ((!\cpu|dp|alu_rf_i|Decoder0~0_combout ) # (\cpu|dp|alu_rf_i|Selector14~2_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector14~2_combout ),
	.datab(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector14~5_combout ),
	.datae(!\cpu|cont|Selector7~0_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector14~6 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector14~6 .lut_mask = 64'h000D00FF000C00FF;
defparam \cpu|dp|alu_rf_i|Selector14~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector17~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector17~2_combout  = ( !\cpu|dp|alu_rf_i|Selector14~6_combout  & ( (!\cpu|dp|alu_rf_i|Selector14~4_combout  & (!\cpu|dp|alu_rf_i|Selector14~7_combout  & !\cpu|dp|alu_rf_i|Selector14~1_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|Selector14~4_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector14~7_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector14~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector17~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector17~2 .lut_mask = 64'hC000C00000000000;
defparam \cpu|dp|alu_rf_i|Selector17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y63_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector17~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector17~1_combout  = ( \cpu|dp|alu_rf_i|Selector14~4_combout  & ( (!\cpu|dp|alu_rf_i|Selector14~1_combout  & \cpu|dp|alu_rf_i|Add5~29_sumout ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.datab(!\cpu|dp|alu_rf_i|Add5~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|dp|alu_rf_i|Selector14~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector17~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector17~1 .lut_mask = 64'h0000222200002222;
defparam \cpu|dp|alu_rf_i|Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N27
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector15~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector15~0_combout  = ( \cpu|dp|alu_rf_i|Selector14~6_combout  & ( (!\cpu|dp|alu_rf_i|Selector14~4_combout  & !\cpu|dp|alu_rf_i|Selector14~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|Selector14~4_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector14~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector15~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector15~0 .lut_mask = 64'h00000000F000F000;
defparam \cpu|dp|alu_rf_i|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~11 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~11_combout  = ( \cpu|dp|alu_A_mux|mux2_output[3]~13_combout  & ( \cpu|dp|alu_A_mux|mux2_output[4]~7_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ) # ((!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & 
// ((\cpu|dp|alu_A_mux|mux2_output[2]~12_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (\cpu|dp|alu_A_mux|mux2_output[1]~14_combout ))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[3]~13_combout  & ( \cpu|dp|alu_A_mux|mux2_output[4]~7_combout  & 
// ( (!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (((!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ) # (\cpu|dp|alu_A_mux|mux2_output[2]~12_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (\cpu|dp|alu_A_mux|mux2_output[1]~14_combout  & 
// ((\cpu|dp|alu_B_mux|mux2_output[1]~14_combout )))) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[3]~13_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[4]~7_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (((\cpu|dp|alu_A_mux|mux2_output[2]~12_combout  
// & \cpu|dp|alu_B_mux|mux2_output[1]~14_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (((!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout )) # (\cpu|dp|alu_A_mux|mux2_output[1]~14_combout ))) ) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[3]~13_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[4]~7_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & ((\cpu|dp|alu_A_mux|mux2_output[2]~12_combout ))) # 
// (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (\cpu|dp|alu_A_mux|mux2_output[1]~14_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[1]~14_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[2]~12_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[3]~13_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~11 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~11 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N27
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector17~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector17~0_combout  = ( \cpu|dp|alu_rf_i|Selector14~1_combout  & ( \cpu|dp|alu_rf_i|Add3~45_sumout  ) )

	.dataa(!\cpu|dp|alu_rf_i|Add3~45_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector17~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector17~0 .lut_mask = 64'h0000000055555555;
defparam \cpu|dp|alu_rf_i|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector17~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector17~3_combout  = ( \cpu|dp|alu_rf_i|ShiftLeft0~11_combout  & ( \cpu|dp|alu_rf_i|Selector17~0_combout  ) ) # ( !\cpu|dp|alu_rf_i|ShiftLeft0~11_combout  & ( \cpu|dp|alu_rf_i|Selector17~0_combout  ) ) # ( 
// \cpu|dp|alu_rf_i|ShiftLeft0~11_combout  & ( !\cpu|dp|alu_rf_i|Selector17~0_combout  & ( (((\cpu|dp|alu_rf_i|Selector17~4_combout  & \cpu|dp|alu_rf_i|Selector15~0_combout )) # (\cpu|dp|alu_rf_i|Selector17~1_combout )) # 
// (\cpu|dp|alu_rf_i|Selector17~2_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|ShiftLeft0~11_combout  & ( !\cpu|dp|alu_rf_i|Selector17~0_combout  & ( ((\cpu|dp|alu_rf_i|Selector17~4_combout  & \cpu|dp|alu_rf_i|Selector15~0_combout )) # 
// (\cpu|dp|alu_rf_i|Selector17~1_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector17~4_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector17~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector17~1_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector15~0_combout ),
	.datae(!\cpu|dp|alu_rf_i|ShiftLeft0~11_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector17~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector17~3 .lut_mask = 64'h0F5F3F7FFFFFFFFF;
defparam \cpu|dp|alu_rf_i|Selector17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[4] (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out [4] = ( \cpu|dp|alu_rf_i|Selector17~3_combout  & ( (\reset~input_o  & ((\cpu|dp|alu_rf_i|Selector2~0_combout ) # (\cpu|dp|alu_rf_i|alu_out [4]))) ) ) # ( !\cpu|dp|alu_rf_i|Selector17~3_combout  & ( (\cpu|dp|alu_rf_i|alu_out [4] & 
// (\reset~input_o  & !\cpu|dp|alu_rf_i|Selector2~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|alu_out [4]),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|alu_rf_i|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[4] .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[4] .lut_mask = 64'h03000300030F030F;
defparam \cpu|dp|alu_rf_i|alu_out[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N33
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux11~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux11~1_combout  = ( \cpu|cont|state [0] & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [2] & 
// (!\mem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout  & \cpu|cont|Decoder1~6_combout )) ) ) ) # ( !\cpu|cont|state [0] & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~6_combout  & 
// (((!\cpu|cont|state [7])))) # (\cpu|cont|Decoder1~6_combout  & (!\mem|ram_rtl_0|auto_generated|address_reg_a [2] & ((!\mem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout )))) ) ) ) # ( \cpu|cont|state [0] & ( 
// !\mem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout  & ( (\cpu|cont|Decoder1~6_combout  & ((!\mem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout ) # (\mem|ram_rtl_0|auto_generated|address_reg_a [2]))) ) ) ) # ( 
// !\cpu|cont|state [0] & ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~6_combout  & (((!\cpu|cont|state [7])))) # (\cpu|cont|Decoder1~6_combout  & 
// (((!\mem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a [2]))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\cpu|cont|state [7]),
	.datac(!\mem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout ),
	.datad(!\cpu|cont|Decoder1~6_combout ),
	.datae(!\cpu|cont|state [0]),
	.dataf(!\mem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux11~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux11~1 .lut_mask = 64'hCCF500F5CCA000A0;
defparam \cpu|dp|reg_write_src_mux|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N42
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux11~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux11~0_combout  = ( \cpu|dp|pc_counter_i|incremented_pc [4] & ( \cpu|dp|reg_write_src_mux|Mux11~1_combout  & ( (!\cpu|cont|Decoder1~6_combout  & (((\cpu|dp|reg_write_src_mux|Mux11~2_combout  & \cpu|cont|Decoder1~5_combout )) # 
// (\cpu|dp|alu_rf_i|alu_out [4]))) ) ) ) # ( !\cpu|dp|pc_counter_i|incremented_pc [4] & ( \cpu|dp|reg_write_src_mux|Mux11~1_combout  & ( (!\cpu|cont|Decoder1~6_combout  & (\cpu|dp|alu_rf_i|alu_out [4] & ((!\cpu|dp|reg_write_src_mux|Mux11~2_combout ) # 
// (!\cpu|cont|Decoder1~5_combout )))) ) ) ) # ( \cpu|dp|pc_counter_i|incremented_pc [4] & ( !\cpu|dp|reg_write_src_mux|Mux11~1_combout  & ( (\cpu|dp|alu_rf_i|alu_out [4]) # (\cpu|cont|Decoder1~6_combout ) ) ) ) # ( !\cpu|dp|pc_counter_i|incremented_pc [4] & 
// ( !\cpu|dp|reg_write_src_mux|Mux11~1_combout  & ( (\cpu|dp|alu_rf_i|alu_out [4]) # (\cpu|cont|Decoder1~6_combout ) ) ) )

	.dataa(!\cpu|cont|Decoder1~6_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out [4]),
	.datac(!\cpu|dp|reg_write_src_mux|Mux11~2_combout ),
	.datad(!\cpu|cont|Decoder1~5_combout ),
	.datae(!\cpu|dp|pc_counter_i|incremented_pc [4]),
	.dataf(!\cpu|dp|reg_write_src_mux|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux11~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux11~0 .lut_mask = 64'h777777772220222A;
defparam \cpu|dp|reg_write_src_mux|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N18
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~6 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~6_combout  = ( \cpu|dp|reg_file|RAM~0_combout  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a2  & ( (\cpu|dp|reg_B_flopr|q~0_combout  & (((!\cpu|dp|reg_file|RAM~1_combout  & \cpu|dp|reg_file|RAM_rtl_1_bypass [14])) # 
// (\cpu|dp|reg_file|RAM_rtl_1_bypass [13]))) ) ) ) # ( !\cpu|dp|reg_file|RAM~0_combout  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a2  & ( (\cpu|dp|reg_B_flopr|q~0_combout  & ((\cpu|dp|reg_file|RAM_rtl_1_bypass [14]) # 
// (\cpu|dp|reg_file|RAM_rtl_1_bypass [13]))) ) ) ) # ( \cpu|dp|reg_file|RAM~0_combout  & ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a2  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [13] & (\cpu|dp|reg_B_flopr|q~0_combout  & 
// ((!\cpu|dp|reg_file|RAM_rtl_1_bypass [14]) # (\cpu|dp|reg_file|RAM~1_combout )))) ) ) ) # ( !\cpu|dp|reg_file|RAM~0_combout  & ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a2  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [13] & 
// (!\cpu|dp|reg_file|RAM_rtl_1_bypass [14] & \cpu|dp|reg_B_flopr|q~0_combout )) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM~1_combout ),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1_bypass [13]),
	.datac(!\cpu|dp|reg_file|RAM_rtl_1_bypass [14]),
	.datad(!\cpu|dp|reg_B_flopr|q~0_combout ),
	.datae(!\cpu|dp|reg_file|RAM~0_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~6 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~6 .lut_mask = 64'h00300031003F003B;
defparam \cpu|dp|reg_B_flopr|q~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y67_N20
dffeas \cpu|dp|reg_B_flopr|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N51
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~6 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~6_combout  = ( \cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [2] ) ) # ( !\cpu|cont|pc_src[1]~0_combout  & ( (!\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|alu_rf_i|alu_out [2])) # (\cpu|cont|pc_src[0]~2_combout  
// & ((\cpu|dp|reg_B_flopr|q [2]))) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out [2]),
	.datab(!\cpu|cont|pc_src[0]~2_combout ),
	.datac(!\cpu|dp|pc_counter_i|incremented_pc [2]),
	.datad(!\cpu|dp|reg_B_flopr|q [2]),
	.datae(gnd),
	.dataf(!\cpu|cont|pc_src[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~6 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~6 .lut_mask = 64'h447744770F0F0F0F;
defparam \cpu|dp|pc_flopenr|q~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y65_N53
dffeas \cpu|dp|pc_flopenr|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y63_N11
dffeas \cpu|dp|pc_counter_i|incremented_pc[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[3] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N24
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~7 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~7_combout  = ( \cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [3] ) ) # ( !\cpu|cont|pc_src[1]~0_combout  & ( (!\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|alu_rf_i|alu_out [3])) # (\cpu|cont|pc_src[0]~2_combout  
// & ((\cpu|dp|reg_B_flopr|q [3]))) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out [3]),
	.datab(!\cpu|cont|pc_src[0]~2_combout ),
	.datac(!\cpu|dp|pc_counter_i|incremented_pc [3]),
	.datad(!\cpu|dp|reg_B_flopr|q [3]),
	.datae(gnd),
	.dataf(!\cpu|cont|pc_src[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~7 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~7 .lut_mask = 64'h447744770F0F0F0F;
defparam \cpu|dp|pc_flopenr|q~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y67_N26
dffeas \cpu|dp|pc_flopenr|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N0
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[3]~13 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[3]~13_combout  = ( \cpu|dp|pc_flopenr|q [3] & ( (!\cpu|cont|WideOr7~0_combout ) # ((!\cpu|cont|state [2]) # (\cpu|dp|reg_A_flopr|q [3])) ) ) # ( !\cpu|dp|pc_flopenr|q [3] & ( (\cpu|cont|WideOr7~0_combout  & (\cpu|cont|state 
// [2] & \cpu|dp|reg_A_flopr|q [3])) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|cont|state [2]),
	.datad(!\cpu|dp|reg_A_flopr|q [3]),
	.datae(gnd),
	.dataf(!\cpu|dp|pc_flopenr|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[3]~13 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[3]~13 .lut_mask = 64'h00030003FCFFFCFF;
defparam \cpu|dp|alu_A_mux|mux2_output[3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector12~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector12~0_combout  = ( \cpu|dp|alu_rf_i|Selector20~1_combout  & ( !\cpu|dp|alu_rf_i|Decoder0~0_combout  ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector12~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector12~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \cpu|dp|alu_rf_i|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~0_combout  = ( !\cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector20~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector20~5_combout  = ( \cpu|cont|Selector7~0_combout  & ( \cpu|dp|alu_rf_i|Selector14~2_combout  & ( (\cpu|dp|alu_rf_i|Selector20~0_combout  & ((!\cpu|cont|Selector9~3_combout ) # (\cpu|cont|Selector10~1_combout ))) ) ) ) # ( 
// !\cpu|cont|Selector7~0_combout  & ( \cpu|dp|alu_rf_i|Selector14~2_combout  & ( (\cpu|dp|alu_rf_i|ShiftLeft0~0_combout  & (\cpu|cont|Selector10~1_combout  & \cpu|dp|alu_rf_i|Selector20~0_combout )) ) ) ) # ( \cpu|cont|Selector7~0_combout  & ( 
// !\cpu|dp|alu_rf_i|Selector14~2_combout  & ( (\cpu|dp|alu_rf_i|Selector20~0_combout  & ((!\cpu|cont|Selector9~3_combout ) # (\cpu|cont|Selector10~1_combout ))) ) ) )

	.dataa(!\cpu|cont|Selector9~3_combout ),
	.datab(!\cpu|dp|alu_rf_i|ShiftLeft0~0_combout ),
	.datac(!\cpu|cont|Selector10~1_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector20~0_combout ),
	.datae(!\cpu|cont|Selector7~0_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector20~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector20~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector20~5 .lut_mask = 64'h000000AF000300AF;
defparam \cpu|dp|alu_rf_i|Selector20~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector20~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector20~4_combout  = ( \cpu|cont|Selector7~0_combout  & ( \cpu|dp|alu_rf_i|Selector14~2_combout  & ( (!\cpu|dp|alu_rf_i|Selector20~0_combout  & ((!\cpu|cont|Selector10~1_combout ))) # (\cpu|dp|alu_rf_i|Selector20~0_combout  & 
// ((\cpu|cont|Selector10~1_combout ) # (\cpu|cont|Selector9~3_combout ))) ) ) ) # ( !\cpu|cont|Selector7~0_combout  & ( \cpu|dp|alu_rf_i|Selector14~2_combout  & ( (\cpu|dp|alu_rf_i|ShiftLeft0~0_combout  & (\cpu|dp|alu_rf_i|Selector20~0_combout  & 
// \cpu|cont|Selector10~1_combout )) ) ) ) # ( \cpu|cont|Selector7~0_combout  & ( !\cpu|dp|alu_rf_i|Selector14~2_combout  & ( (!\cpu|dp|alu_rf_i|Selector20~0_combout  & ((!\cpu|cont|Selector10~1_combout ))) # (\cpu|dp|alu_rf_i|Selector20~0_combout  & 
// ((\cpu|cont|Selector10~1_combout ) # (\cpu|cont|Selector9~3_combout ))) ) ) )

	.dataa(!\cpu|cont|Selector9~3_combout ),
	.datab(!\cpu|dp|alu_rf_i|ShiftLeft0~0_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector20~0_combout ),
	.datad(!\cpu|cont|Selector10~1_combout ),
	.datae(!\cpu|cont|Selector7~0_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector20~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector20~4 .lut_mask = 64'h0000F50F0003F50F;
defparam \cpu|dp|alu_rf_i|Selector20~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector18~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector18~0_combout  = ( \cpu|dp|alu_rf_i|Selector20~4_combout  & ( (\cpu|dp|alu_rf_i|Selector20~5_combout ) # (\cpu|dp|alu_rf_i|Selector12~0_combout ) ) ) # ( !\cpu|dp|alu_rf_i|Selector20~4_combout  & ( 
// (\cpu|dp|alu_A_mux|mux2_output[3]~13_combout  & \cpu|dp|alu_rf_i|Selector20~5_combout ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[3]~13_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|Selector12~0_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector20~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector20~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector18~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector18~0 .lut_mask = 64'h005500550FFF0FFF;
defparam \cpu|dp|alu_rf_i|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector11~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector11~1_combout  = ( \cpu|dp|alu_rf_i|Selector14~3_combout  & ( !\cpu|cont|Selector11~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|Selector11~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector11~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector11~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \cpu|dp|alu_rf_i|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N57
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector20~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector20~2_combout  = ( \cpu|dp|alu_rf_i|Selector14~2_combout  & ( (\cpu|cont|Selector10~1_combout  & (\cpu|dp|alu_rf_i|Selector20~0_combout  & (!\cpu|cont|Selector7~0_combout  & \cpu|dp|alu_rf_i|ShiftLeft0~0_combout ))) ) )

	.dataa(!\cpu|cont|Selector10~1_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector20~0_combout ),
	.datac(!\cpu|cont|Selector7~0_combout ),
	.datad(!\cpu|dp|alu_rf_i|ShiftLeft0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector20~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector20~2 .lut_mask = 64'h0000000000100010;
defparam \cpu|dp|alu_rf_i|Selector20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N27
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector20~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector20~3_combout  = ( \cpu|dp|alu_rf_i|Selector20~2_combout  & ( (\cpu|cont|Selector8~1_combout  & !\cpu|dp|alu_rf_i|Selector11~1_combout ) ) ) # ( !\cpu|dp|alu_rf_i|Selector20~2_combout  & ( (!\cpu|cont|Selector8~1_combout ) # 
// (!\cpu|dp|alu_rf_i|Selector11~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|Selector8~1_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector11~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector20~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector20~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector20~3 .lut_mask = 64'hFFF0FFF00F000F00;
defparam \cpu|dp|alu_rf_i|Selector20~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~3_combout  = ( \cpu|dp|alu_A_mux|mux2_output[2]~12_combout  & ( \cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (\cpu|dp|alu_A_mux|mux2_output[1]~14_combout )) # 
// (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & ((\cpu|dp|alu_A_mux|mux2_output[0]~11_combout ))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[2]~12_combout  & ( \cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & 
// (\cpu|dp|alu_A_mux|mux2_output[1]~14_combout )) # (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & ((\cpu|dp|alu_A_mux|mux2_output[0]~11_combout ))) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[2]~12_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & 
// ( (\cpu|dp|alu_A_mux|mux2_output[3]~13_combout ) # (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[2]~12_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  
// & \cpu|dp|alu_A_mux|mux2_output[3]~13_combout ) ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[1]~14_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[3]~13_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[0]~11_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[2]~12_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~3 .lut_mask = 64'h0C0C3F3F44774477;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector18~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector18~3_combout  = ( \cpu|dp|alu_rf_i|Add3~13_sumout  & ( ((!\cpu|cont|Selector8~1_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~3_combout  & \cpu|dp|alu_rf_i|Selector20~2_combout ))) # (\cpu|dp|alu_rf_i|Selector14~1_combout ) ) ) # ( 
// !\cpu|dp|alu_rf_i|Add3~13_sumout  & ( (!\cpu|dp|alu_rf_i|Selector14~1_combout  & (!\cpu|cont|Selector8~1_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~3_combout  & \cpu|dp|alu_rf_i|Selector20~2_combout ))) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.datab(!\cpu|cont|Selector8~1_combout ),
	.datac(!\cpu|dp|alu_rf_i|ShiftLeft0~3_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector20~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector18~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector18~3 .lut_mask = 64'h00080008555D555D;
defparam \cpu|dp|alu_rf_i|Selector18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N15
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector20~7 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector20~7_combout  = ( \cpu|dp|alu_rf_i|Selector11~1_combout  & ( (!\cpu|dp|alu_rf_i|Selector14~1_combout  & ((!\cpu|dp|alu_rf_i|Selector20~2_combout ) # (\cpu|cont|Selector8~1_combout ))) ) ) # ( !\cpu|dp|alu_rf_i|Selector11~1_combout 
//  & ( (!\cpu|dp|alu_rf_i|Selector14~1_combout  & (!\cpu|cont|Selector8~1_combout  & !\cpu|dp|alu_rf_i|Selector20~2_combout )) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.datab(gnd),
	.datac(!\cpu|cont|Selector8~1_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector20~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector20~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector20~7 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector20~7 .lut_mask = 64'hA000A000AA0AAA0A;
defparam \cpu|dp|alu_rf_i|Selector20~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N3
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector20~9 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector20~9_combout  = ( \cpu|cont|Selector9~3_combout  & ( (!\cpu|cont|Selector10~1_combout  & \cpu|cont|Selector7~0_combout ) ) ) # ( !\cpu|cont|Selector9~3_combout  & ( (!\cpu|dp|alu_rf_i|Selector20~0_combout  & 
// (!\cpu|cont|Selector10~1_combout  & \cpu|cont|Selector7~0_combout )) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector20~0_combout ),
	.datab(gnd),
	.datac(!\cpu|cont|Selector10~1_combout ),
	.datad(!\cpu|cont|Selector7~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector20~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector20~9 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector20~9 .lut_mask = 64'h00A000A000F000F0;
defparam \cpu|dp|alu_rf_i|Selector20~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N51
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector18~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector18~1_combout  = ( \cpu|dp|alu_rf_i|Add0~25_sumout  & ( (!\cpu|dp|alu_rf_i|Selector20~1_combout  & (\cpu|dp|alu_rf_i|Decoder0~0_combout  & (!\cpu|dp|alu_A_mux|mux2_output[3]~13_combout  $ 
// (!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout )))) # (\cpu|dp|alu_rf_i|Selector20~1_combout  & (((\cpu|dp|alu_rf_i|Decoder0~0_combout )) # (\cpu|dp|alu_A_mux|mux2_output[3]~13_combout ))) ) ) # ( !\cpu|dp|alu_rf_i|Add0~25_sumout  & ( 
// (!\cpu|dp|alu_rf_i|Selector20~1_combout  & (\cpu|dp|alu_rf_i|Decoder0~0_combout  & (!\cpu|dp|alu_A_mux|mux2_output[3]~13_combout  $ (!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout )))) # (\cpu|dp|alu_rf_i|Selector20~1_combout  & 
// (\cpu|dp|alu_A_mux|mux2_output[3]~13_combout  & (!\cpu|dp|alu_rf_i|Decoder0~0_combout ))) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[3]~13_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector20~1_combout ),
	.datac(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector18~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector18~1 .lut_mask = 64'h14181418171B171B;
defparam \cpu|dp|alu_rf_i|Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector18~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector18~2_combout  = ( \cpu|dp|alu_rf_i|Add5~25_sumout  & ( \cpu|dp|alu_rf_i|Selector18~1_combout  & ( ((!\cpu|cont|Selector8~1_combout  & ((\cpu|dp|alu_rf_i|Selector20~2_combout ))) # (\cpu|cont|Selector8~1_combout  & 
// (\cpu|dp|alu_rf_i|Selector11~1_combout ))) # (\cpu|dp|alu_rf_i|Selector20~9_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|Add5~25_sumout  & ( \cpu|dp|alu_rf_i|Selector18~1_combout  & ( (\cpu|dp|alu_rf_i|Selector20~9_combout  & ((!\cpu|cont|Selector8~1_combout  & 
// ((!\cpu|dp|alu_rf_i|Selector20~2_combout ))) # (\cpu|cont|Selector8~1_combout  & (!\cpu|dp|alu_rf_i|Selector11~1_combout )))) ) ) ) # ( \cpu|dp|alu_rf_i|Add5~25_sumout  & ( !\cpu|dp|alu_rf_i|Selector18~1_combout  & ( (!\cpu|cont|Selector8~1_combout  & 
// ((\cpu|dp|alu_rf_i|Selector20~2_combout ))) # (\cpu|cont|Selector8~1_combout  & (\cpu|dp|alu_rf_i|Selector11~1_combout )) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector11~1_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector20~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector20~9_combout ),
	.datad(!\cpu|cont|Selector8~1_combout ),
	.datae(!\cpu|dp|alu_rf_i|Add5~25_sumout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector18~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector18~2 .lut_mask = 64'h000033550C0A3F5F;
defparam \cpu|dp|alu_rf_i|Selector18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector18~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector18~4_combout  = ( \cpu|dp|alu_rf_i|Selector20~7_combout  & ( \cpu|dp|alu_rf_i|Selector18~2_combout  ) ) # ( !\cpu|dp|alu_rf_i|Selector20~7_combout  & ( \cpu|dp|alu_rf_i|Selector18~2_combout  & ( 
// \cpu|dp|alu_rf_i|Selector18~3_combout  ) ) ) # ( \cpu|dp|alu_rf_i|Selector20~7_combout  & ( !\cpu|dp|alu_rf_i|Selector18~2_combout  & ( ((\cpu|dp|alu_rf_i|Selector18~0_combout  & (\cpu|dp|alu_rf_i|Selector20~3_combout  & 
// \cpu|dp|alu_B_mux|mux2_output[3]~13_combout ))) # (\cpu|dp|alu_rf_i|Selector18~3_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|Selector20~7_combout  & ( !\cpu|dp|alu_rf_i|Selector18~2_combout  & ( \cpu|dp|alu_rf_i|Selector18~3_combout  ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector18~0_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector20~3_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector18~3_combout ),
	.datae(!\cpu|dp|alu_rf_i|Selector20~7_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector18~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector18~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector18~4 .lut_mask = 64'h00FF01FF00FFFFFF;
defparam \cpu|dp|alu_rf_i|Selector18~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N27
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[3] (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out [3] = ( \cpu|dp|alu_rf_i|Selector18~4_combout  & ( (\reset~input_o  & ((\cpu|dp|alu_rf_i|Selector2~0_combout ) # (\cpu|dp|alu_rf_i|alu_out [3]))) ) ) # ( !\cpu|dp|alu_rf_i|Selector18~4_combout  & ( (\cpu|dp|alu_rf_i|alu_out [3] & 
// (\reset~input_o  & !\cpu|dp|alu_rf_i|Selector2~0_combout )) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out [3]),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|alu_rf_i|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[3] .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[3] .lut_mask = 64'h05000500050F050F;
defparam \cpu|dp|alu_rf_i|alu_out[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N42
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux12~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux12~1_combout  = ( \cpu|cont|state [7] & ( \cpu|cont|state [0] & ( \cpu|dp|alu_rf_i|alu_out [3] ) ) ) # ( !\cpu|cont|state [7] & ( \cpu|cont|state [0] & ( \cpu|dp|alu_rf_i|alu_out [3] ) ) ) # ( \cpu|cont|state [7] & ( 
// !\cpu|cont|state [0] & ( \cpu|dp|alu_rf_i|alu_out [3] ) ) ) # ( !\cpu|cont|state [7] & ( !\cpu|cont|state [0] & ( (\cpu|dp|alu_rf_i|alu_out [3] & ((!\cpu|cont|state [6]) # ((!\cpu|cont|Decoder1~5_combout ) # (\cpu|cont|state [2])))) ) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|alu_rf_i|alu_out [3]),
	.datad(!\cpu|cont|Decoder1~5_combout ),
	.datae(!\cpu|cont|state [7]),
	.dataf(!\cpu|cont|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux12~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux12~1 .lut_mask = 64'h0F0B0F0F0F0F0F0F;
defparam \cpu|dp|reg_write_src_mux|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[3]~8_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\mem|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y71_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[3]~8_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y70_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[3]~8_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y75_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[3]~8_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N18
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a19~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a35~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ) # 
// ((\mem|ram_rtl_0|auto_generated|ram_block1a51~portadataout )))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a19~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a35~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// ((\mem|ram_rtl_0|auto_generated|ram_block1a51~portadataout )))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|ram_block1a19~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a35~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ) # 
// ((\mem|ram_rtl_0|auto_generated|ram_block1a51~portadataout )))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a19~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a35~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// ((\mem|ram_rtl_0|auto_generated|ram_block1a51~portadataout )))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datac(!\mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(!\mem|ram_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N30
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux12~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux12~0_combout  = ( !\cpu|cont|state [7] & ( !\cpu|cont|state [0] & ( (\cpu|cont|state [6] & (\cpu|cont|Decoder1~5_combout  & (\cpu|dp|pc_counter_i|incremented_pc [3] & !\cpu|cont|state [2]))) ) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|Decoder1~5_combout ),
	.datac(!\cpu|dp|pc_counter_i|incremented_pc [3]),
	.datad(!\cpu|cont|state [2]),
	.datae(!\cpu|cont|state [7]),
	.dataf(!\cpu|cont|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux12~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux12~0 .lut_mask = 64'h0100000000000000;
defparam \cpu|dp|reg_write_src_mux|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N0
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux12~2 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux12~2_combout  = ( \mem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|address_reg_a [2] & ( ((\cpu|dp|reg_write_src_mux|Mux12~0_combout ) # 
// (\cpu|dp|reg_write_src_mux|Mux12~1_combout )) # (\cpu|cont|Decoder1~6_combout ) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|address_reg_a [2] & ( (!\cpu|cont|Decoder1~6_combout  & 
// ((\cpu|dp|reg_write_src_mux|Mux12~0_combout ) # (\cpu|dp|reg_write_src_mux|Mux12~1_combout ))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout  & ( !\mem|ram_rtl_0|auto_generated|address_reg_a [2] & ( 
// (!\cpu|cont|Decoder1~6_combout  & (((\cpu|dp|reg_write_src_mux|Mux12~0_combout )) # (\cpu|dp|reg_write_src_mux|Mux12~1_combout ))) # (\cpu|cont|Decoder1~6_combout  & (((\mem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// !\mem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout  & ( !\mem|ram_rtl_0|auto_generated|address_reg_a [2] & ( (!\cpu|cont|Decoder1~6_combout  & (((\cpu|dp|reg_write_src_mux|Mux12~0_combout )) # (\cpu|dp|reg_write_src_mux|Mux12~1_combout ))) 
// # (\cpu|cont|Decoder1~6_combout  & (((\mem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\cpu|cont|Decoder1~6_combout ),
	.datab(!\cpu|dp|reg_write_src_mux|Mux12~1_combout ),
	.datac(!\mem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout ),
	.datad(!\cpu|dp|reg_write_src_mux|Mux12~0_combout ),
	.datae(!\mem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux12~2 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux12~2 .lut_mask = 64'h27AF27AF22AA77FF;
defparam \cpu|dp|reg_write_src_mux|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N18
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~10 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~10_combout  = ( \cpu|dp|reg_file|RAM~1_combout  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a6  & ( (\cpu|dp|reg_B_flopr|q~0_combout  & (((\cpu|dp|reg_file|RAM_rtl_1_bypass [22] & !\cpu|dp|reg_file|RAM~0_combout )) # 
// (\cpu|dp|reg_file|RAM_rtl_1_bypass [21]))) ) ) ) # ( !\cpu|dp|reg_file|RAM~1_combout  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a6  & ( (\cpu|dp|reg_B_flopr|q~0_combout  & ((\cpu|dp|reg_file|RAM_rtl_1_bypass [22]) # 
// (\cpu|dp|reg_file|RAM_rtl_1_bypass [21]))) ) ) ) # ( \cpu|dp|reg_file|RAM~1_combout  & ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a6  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [21] & (\cpu|dp|reg_B_flopr|q~0_combout  & 
// ((!\cpu|dp|reg_file|RAM_rtl_1_bypass [22]) # (\cpu|dp|reg_file|RAM~0_combout )))) ) ) ) # ( !\cpu|dp|reg_file|RAM~1_combout  & ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a6  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [21] & 
// (!\cpu|dp|reg_file|RAM_rtl_1_bypass [22] & \cpu|dp|reg_B_flopr|q~0_combout )) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_1_bypass [21]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1_bypass [22]),
	.datac(!\cpu|dp|reg_file|RAM~0_combout ),
	.datad(!\cpu|dp|reg_B_flopr|q~0_combout ),
	.datae(!\cpu|dp|reg_file|RAM~1_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~10 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~10 .lut_mask = 64'h0044004500770075;
defparam \cpu|dp|reg_B_flopr|q~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y64_N20
dffeas \cpu|dp|reg_B_flopr|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N33
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[6]~9 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[6]~9_combout  = ( \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2] & ( (\cpu|dp|reg_B_flopr|q [6]) # (\cpu|cont|Selector6~2_combout ) ) ) # ( !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2] & ( 
// (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|Selector6~2_combout ),
	.datad(!\cpu|dp|reg_B_flopr|q [6]),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[6]~9 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[6]~9 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \cpu|dp|alu_B_mux|mux2_output[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N15
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~4_combout  = ( \cpu|dp|alu_A_mux|mux2_output[3]~13_combout  & ( \cpu|dp|alu_A_mux|mux2_output[4]~7_combout  & ( ((!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (\cpu|dp|alu_A_mux|mux2_output[6]~9_combout )) # 
// (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & ((\cpu|dp|alu_A_mux|mux2_output[5]~8_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[3]~13_combout  & ( \cpu|dp|alu_A_mux|mux2_output[4]~7_combout  & ( 
// (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (\cpu|dp|alu_A_mux|mux2_output[6]~9_combout )) # (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & ((\cpu|dp|alu_A_mux|mux2_output[5]~8_combout ))))) # 
// (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & (!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout )) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[3]~13_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[4]~7_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & 
// ((!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (\cpu|dp|alu_A_mux|mux2_output[6]~9_combout )) # (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & ((\cpu|dp|alu_A_mux|mux2_output[5]~8_combout ))))) # (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & 
// (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout )) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[3]~13_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[4]~7_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & 
// (\cpu|dp|alu_A_mux|mux2_output[6]~9_combout )) # (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & ((\cpu|dp|alu_A_mux|mux2_output[5]~8_combout ))))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[6]~9_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[5]~8_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[3]~13_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~4 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~5_combout  = ( \cpu|dp|alu_A_mux|mux2_output[10]~2_combout  & ( \cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ) # 
// ((\cpu|dp|alu_A_mux|mux2_output[8]~0_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (((\cpu|dp|alu_A_mux|mux2_output[9]~1_combout )) # (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[10]~2_combout  
// & ( \cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ((\cpu|dp|alu_A_mux|mux2_output[8]~0_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & 
// (((\cpu|dp|alu_A_mux|mux2_output[9]~1_combout )) # (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ))) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[10]~2_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  
// & ((!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ) # ((\cpu|dp|alu_A_mux|mux2_output[8]~0_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & (\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ))) ) ) ) 
// # ( !\cpu|dp|alu_A_mux|mux2_output[10]~2_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ((\cpu|dp|alu_A_mux|mux2_output[8]~0_combout )))) # 
// (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & (\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[8]~0_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[10]~2_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~5 .lut_mask = 64'h04268CAE15379DBF;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N21
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~6 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~6_combout  = ( \cpu|dp|alu_A_mux|mux2_output[0]~11_combout  & ( \cpu|dp|alu_A_mux|mux2_output[2]~12_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ) # ((!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & 
// \cpu|dp|alu_A_mux|mux2_output[1]~14_combout )) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[0]~11_combout  & ( \cpu|dp|alu_A_mux|mux2_output[2]~12_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ) # 
// (\cpu|dp|alu_A_mux|mux2_output[1]~14_combout ))) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[0]~11_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[2]~12_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout )) 
// # (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & \cpu|dp|alu_A_mux|mux2_output[1]~14_combout )) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[0]~11_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[2]~12_combout  & ( 
// (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & \cpu|dp|alu_A_mux|mux2_output[1]~14_combout )) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[1]~14_combout ),
	.datad(gnd),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[0]~11_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[2]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~6 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~6 .lut_mask = 64'h040426268C8CAEAE;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N15
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[14]~6 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[14]~6_combout  = ( \cpu|cont|WideOr7~0_combout  & ( (!\cpu|cont|state [2] & ((\cpu|dp|pc_flopenr|q [14]))) # (\cpu|cont|state [2] & (\cpu|dp|reg_A_flopr|q [14])) ) ) # ( !\cpu|cont|WideOr7~0_combout  & ( \cpu|dp|pc_flopenr|q 
// [14] ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(gnd),
	.datac(!\cpu|dp|reg_A_flopr|q [14]),
	.datad(!\cpu|dp|pc_flopenr|q [14]),
	.datae(gnd),
	.dataf(!\cpu|cont|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[14]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[14]~6 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[14]~6 .lut_mask = 64'h00FF00FF05AF05AF;
defparam \cpu|dp|alu_A_mux|mux2_output[14]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector7~6 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector7~6_combout  = ( \cpu|dp|alu_A_mux|mux2_output[11]~3_combout  & ( \cpu|dp|alu_A_mux|mux2_output[12]~4_combout  & ( ((!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & ((\cpu|dp|alu_A_mux|mux2_output[14]~6_combout ))) # 
// (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (\cpu|dp|alu_A_mux|mux2_output[13]~5_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[11]~3_combout  & ( \cpu|dp|alu_A_mux|mux2_output[12]~4_combout  & ( 
// (!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (((\cpu|dp|alu_A_mux|mux2_output[14]~6_combout )) # (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & 
// (\cpu|dp|alu_A_mux|mux2_output[13]~5_combout ))) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[11]~3_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[12]~4_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & 
// ((\cpu|dp|alu_A_mux|mux2_output[14]~6_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (((\cpu|dp|alu_A_mux|mux2_output[13]~5_combout )) # (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ))) ) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[11]~3_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[12]~4_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & ((\cpu|dp|alu_A_mux|mux2_output[14]~6_combout ))) # 
// (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (\cpu|dp|alu_A_mux|mux2_output[13]~5_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[13]~5_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[14]~6_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[11]~3_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[12]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector7~6 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector7~6 .lut_mask = 64'h048C159D26AE37BF;
defparam \cpu|dp|alu_rf_i|Selector7~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector7~7 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector7~7_combout  = ( \cpu|dp|alu_rf_i|ShiftLeft0~6_combout  & ( \cpu|dp|alu_rf_i|Selector7~6_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & (((!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout )) # 
// (\cpu|dp|alu_rf_i|ShiftLeft0~4_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & (((\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ) # (\cpu|dp|alu_rf_i|ShiftLeft0~5_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|ShiftLeft0~6_combout  & ( 
// \cpu|dp|alu_rf_i|Selector7~6_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & (((!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout )) # (\cpu|dp|alu_rf_i|ShiftLeft0~4_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & 
// (((\cpu|dp|alu_rf_i|ShiftLeft0~5_combout  & !\cpu|dp|alu_B_mux|mux2_output[3]~13_combout )))) ) ) ) # ( \cpu|dp|alu_rf_i|ShiftLeft0~6_combout  & ( !\cpu|dp|alu_rf_i|Selector7~6_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & 
// (\cpu|dp|alu_rf_i|ShiftLeft0~4_combout  & ((\cpu|dp|alu_B_mux|mux2_output[3]~13_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & (((\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ) # (\cpu|dp|alu_rf_i|ShiftLeft0~5_combout )))) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|ShiftLeft0~6_combout  & ( !\cpu|dp|alu_rf_i|Selector7~6_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~4_combout  & ((\cpu|dp|alu_B_mux|mux2_output[3]~13_combout )))) # 
// (\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & (((\cpu|dp|alu_rf_i|ShiftLeft0~5_combout  & !\cpu|dp|alu_B_mux|mux2_output[3]~13_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|ShiftLeft0~4_combout ),
	.datab(!\cpu|dp|alu_rf_i|ShiftLeft0~5_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ),
	.datae(!\cpu|dp|alu_rf_i|ShiftLeft0~6_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector7~7 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector7~7 .lut_mask = 64'h0350035FF350F35F;
defparam \cpu|dp|alu_rf_i|Selector7~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector7~8 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector7~8_combout  = ( \cpu|dp|alu_B_mux|mux2_output[6]~9_combout  & ( \cpu|dp|alu_rf_i|Selector7~7_combout  & ( (!\cpu|dp|alu_rf_i|Selector7~4_combout  & (!\cpu|dp|alu_rf_i|Selector7~0_combout  & !\cpu|dp|alu_rf_i|Selector14~1_combout 
// )) ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[6]~9_combout  & ( \cpu|dp|alu_rf_i|Selector7~7_combout  & ( (!\cpu|dp|alu_rf_i|Selector7~4_combout  & (!\cpu|dp|alu_rf_i|Selector7~0_combout  & (!\cpu|dp|alu_rf_i|Selector7~3_combout  & 
// !\cpu|dp|alu_rf_i|Selector14~1_combout ))) ) ) ) # ( \cpu|dp|alu_B_mux|mux2_output[6]~9_combout  & ( !\cpu|dp|alu_rf_i|Selector7~7_combout  & ( (!\cpu|dp|alu_rf_i|Selector7~4_combout  & (!\cpu|dp|alu_rf_i|Selector7~0_combout  & 
// (\cpu|dp|alu_rf_i|Selector7~3_combout  & !\cpu|dp|alu_rf_i|Selector14~1_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector7~4_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector7~0_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector7~3_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[6]~9_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector7~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector7~8 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector7~8 .lut_mask = 64'h0000080080008800;
defparam \cpu|dp|alu_rf_i|Selector7~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~69 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~69_sumout  = SUM(( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [14])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [14])) # (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [14]))))) ) 
// + ( VCC ) + ( \cpu|dp|alu_rf_i|Add5~74  ))
// \cpu|dp|alu_rf_i|Add5~70  = CARRY(( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [14])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [14])) # (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [14]))))) ) + ( 
// VCC ) + ( \cpu|dp|alu_rf_i|Add5~74  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [14]),
	.datad(!\cpu|dp|reg_A_flopr|q [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~69_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~70 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~69 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~69 .lut_mask = 64'h0000000000000E1F;
defparam \cpu|dp|alu_rf_i|Add5~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N9
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[38]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[38]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y65_N11
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[38] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[38] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y64_N34
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[37] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[37] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N24
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~2 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~2_combout  = ( \cpu|dp|reg_file|RAM~1_combout  & ( \cpu|dp|reg_B_flopr|q~0_combout  & ( (!\cpu|dp|reg_file|RAM~0_combout  & ((!\cpu|dp|reg_file|RAM_rtl_1_bypass [38] & (\cpu|dp|reg_file|RAM_rtl_1_bypass [37])) # 
// (\cpu|dp|reg_file|RAM_rtl_1_bypass [38] & ((\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a14 ))))) # (\cpu|dp|reg_file|RAM~0_combout  & (((\cpu|dp|reg_file|RAM_rtl_1_bypass [37])))) ) ) ) # ( !\cpu|dp|reg_file|RAM~1_combout  & ( 
// \cpu|dp|reg_B_flopr|q~0_combout  & ( (!\cpu|dp|reg_file|RAM_rtl_1_bypass [38] & (\cpu|dp|reg_file|RAM_rtl_1_bypass [37])) # (\cpu|dp|reg_file|RAM_rtl_1_bypass [38] & ((\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a14 ))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM~0_combout ),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1_bypass [38]),
	.datac(!\cpu|dp|reg_file|RAM_rtl_1_bypass [37]),
	.datad(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a14 ),
	.datae(!\cpu|dp|reg_file|RAM~1_combout ),
	.dataf(!\cpu|dp|reg_B_flopr|q~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~2 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~2 .lut_mask = 64'h000000000C3F0D2F;
defparam \cpu|dp|reg_B_flopr|q~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y65_N26
dffeas \cpu|dp|reg_B_flopr|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[14] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y62_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~5_sumout  = SUM(( (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [14]) ) + ( \cpu|dp|alu_rf_i|Add5~69_sumout  ) + ( \cpu|dp|alu_rf_i|Add5~10  ))
// \cpu|dp|alu_rf_i|Add5~6  = CARRY(( (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [14]) ) + ( \cpu|dp|alu_rf_i|Add5~69_sumout  ) + ( \cpu|dp|alu_rf_i|Add5~10  ))

	.dataa(gnd),
	.datab(!\cpu|cont|Selector6~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|Add5~69_sumout ),
	.datad(!\cpu|dp|reg_B_flopr|q [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~5_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~5 .lut_mask = 64'h0000F0F0000000CC;
defparam \cpu|dp|alu_rf_i|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N39
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector7~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector7~5_combout  = ( !\cpu|dp|alu_rf_i|Selector7~0_combout  & ( (\cpu|dp|alu_rf_i|Selector6~7_combout  & (\cpu|dp|alu_rf_i|Add5~5_sumout  & !\cpu|dp|alu_rf_i|Selector14~1_combout )) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector6~7_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|Add5~5_sumout ),
	.datad(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector7~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector7~5 .lut_mask = 64'h0500050000000000;
defparam \cpu|dp|alu_rf_i|Selector7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N3
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[14]~6 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[14]~6_combout  = ( \cpu|cont|Selector9~0_combout  & ( !\cpu|cont|Selector6~0_combout  & ( (\cpu|dp|reg_B_flopr|q [14] & !\cpu|cont|Selector6~1_combout ) ) ) ) # ( !\cpu|cont|Selector9~0_combout  & ( 
// !\cpu|cont|Selector6~0_combout  & ( (\cpu|dp|reg_B_flopr|q [14] & (((!\cpu|cont|Selector11~0_combout ) # (!\cpu|cont|Selector6~1_combout )) # (\cpu|cont|state [1]))) ) ) )

	.dataa(!\cpu|cont|state [1]),
	.datab(!\cpu|dp|reg_B_flopr|q [14]),
	.datac(!\cpu|cont|Selector11~0_combout ),
	.datad(!\cpu|cont|Selector6~1_combout ),
	.datae(!\cpu|cont|Selector9~0_combout ),
	.dataf(!\cpu|cont|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[14]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[14]~6 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[14]~6 .lut_mask = 64'h3331330000000000;
defparam \cpu|dp|alu_B_mux|mux2_output[14]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N3
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~5_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[14]~6_combout  ) + ( (!\cpu|cont|WideOr7~0_combout  & (((\cpu|dp|pc_flopenr|q [14])))) # (\cpu|cont|WideOr7~0_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [14])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [14]))))) ) + ( \cpu|dp|alu_rf_i|Add0~10  ))
// \cpu|dp|alu_rf_i|Add0~6  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[14]~6_combout  ) + ( (!\cpu|cont|WideOr7~0_combout  & (((\cpu|dp|pc_flopenr|q [14])))) # (\cpu|cont|WideOr7~0_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [14])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [14]))))) ) + ( \cpu|dp|alu_rf_i|Add0~10  ))

	.dataa(!\cpu|cont|WideOr7~0_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [14]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[14]~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [14]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~5_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~5 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector7~9 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector7~9_combout  = ( \cpu|dp|alu_rf_i|Add0~5_sumout  & ( \cpu|dp|alu_A_mux|mux2_output[14]~6_combout  & ( (!\cpu|dp|alu_rf_i|Selector7~2_combout  & (((\cpu|dp|alu_rf_i|Decoder0~0_combout  & !\cpu|dp|alu_B_mux|mux2_output[14]~6_combout 
// )) # (\cpu|dp|alu_rf_i|Selector20~1_combout ))) # (\cpu|dp|alu_rf_i|Selector7~2_combout  & (((\cpu|dp|alu_B_mux|mux2_output[14]~6_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|Add0~5_sumout  & ( \cpu|dp|alu_A_mux|mux2_output[14]~6_combout  & ( 
// (!\cpu|dp|alu_rf_i|Selector7~2_combout  & ((!\cpu|dp|alu_rf_i|Decoder0~0_combout  & ((\cpu|dp|alu_rf_i|Selector20~1_combout ))) # (\cpu|dp|alu_rf_i|Decoder0~0_combout  & (!\cpu|dp|alu_B_mux|mux2_output[14]~6_combout  & 
// !\cpu|dp|alu_rf_i|Selector20~1_combout )))) # (\cpu|dp|alu_rf_i|Selector7~2_combout  & (((\cpu|dp|alu_B_mux|mux2_output[14]~6_combout )))) ) ) ) # ( \cpu|dp|alu_rf_i|Add0~5_sumout  & ( !\cpu|dp|alu_A_mux|mux2_output[14]~6_combout  & ( 
// (!\cpu|dp|alu_rf_i|Decoder0~0_combout  & (\cpu|dp|alu_B_mux|mux2_output[14]~6_combout  & ((\cpu|dp|alu_rf_i|Selector20~1_combout ) # (\cpu|dp|alu_rf_i|Selector7~2_combout )))) # (\cpu|dp|alu_rf_i|Decoder0~0_combout  & 
// (((!\cpu|dp|alu_rf_i|Selector7~2_combout  & \cpu|dp|alu_rf_i|Selector20~1_combout )) # (\cpu|dp|alu_B_mux|mux2_output[14]~6_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|Add0~5_sumout  & ( !\cpu|dp|alu_A_mux|mux2_output[14]~6_combout  & ( 
// (\cpu|dp|alu_B_mux|mux2_output[14]~6_combout  & ((!\cpu|dp|alu_rf_i|Decoder0~0_combout  $ (!\cpu|dp|alu_rf_i|Selector20~1_combout )) # (\cpu|dp|alu_rf_i|Selector7~2_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[14]~6_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector7~2_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector20~1_combout ),
	.datae(!\cpu|dp|alu_rf_i|Add0~5_sumout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[14]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector7~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector7~9 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector7~9 .lut_mask = 64'h1323137343A343F3;
defparam \cpu|dp|alu_rf_i|Selector7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~1_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[14]~6_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [14])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [14])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [14]))))) ) + ( \cpu|dp|alu_rf_i|Add3~22  ))
// \cpu|dp|alu_rf_i|Add3~2  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[14]~6_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [14])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [14])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [14]))))) ) + ( \cpu|dp|alu_rf_i|Add3~22  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [14]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[14]~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [14]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~1_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~1 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector7~10 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector7~10_combout  = ( \cpu|dp|alu_rf_i|Selector14~1_combout  & ( \cpu|dp|alu_A_mux|mux2_output[14]~6_combout  & ( \cpu|dp|alu_rf_i|Add3~1_sumout  ) ) ) # ( !\cpu|dp|alu_rf_i|Selector14~1_combout  & ( 
// \cpu|dp|alu_A_mux|mux2_output[14]~6_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[14]~6_combout  & (\cpu|dp|alu_rf_i|Selector7~2_combout  & \cpu|dp|alu_rf_i|Selector7~0_combout )) ) ) ) # ( \cpu|dp|alu_rf_i|Selector14~1_combout  & ( 
// !\cpu|dp|alu_A_mux|mux2_output[14]~6_combout  & ( \cpu|dp|alu_rf_i|Add3~1_sumout  ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Add3~1_sumout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[14]~6_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector7~2_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector7~0_combout ),
	.datae(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[14]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector7~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector7~10 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector7~10 .lut_mask = 64'h0000555500035555;
defparam \cpu|dp|alu_rf_i|Selector7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector7~11 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector7~11_combout  = ( \cpu|dp|alu_rf_i|Selector7~10_combout  ) # ( !\cpu|dp|alu_rf_i|Selector7~10_combout  & ( (((\cpu|dp|alu_rf_i|Selector6~0_combout  & \cpu|dp|alu_rf_i|Selector7~9_combout )) # (\cpu|dp|alu_rf_i|Selector7~5_combout 
// )) # (\cpu|dp|alu_rf_i|Selector7~8_combout ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector7~8_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector7~5_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector6~0_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector7~9_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector7~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector7~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector7~11 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector7~11 .lut_mask = 64'h777F777FFFFFFFFF;
defparam \cpu|dp|alu_rf_i|Selector7~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[14] (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out [14] = ( \cpu|dp|alu_rf_i|Selector7~11_combout  & ( (\reset~input_o  & ((\cpu|dp|alu_rf_i|Selector2~0_combout ) # (\cpu|dp|alu_rf_i|alu_out [14]))) ) ) # ( !\cpu|dp|alu_rf_i|Selector7~11_combout  & ( (\reset~input_o  & 
// (\cpu|dp|alu_rf_i|alu_out [14] & !\cpu|dp|alu_rf_i|Selector2~0_combout )) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\cpu|dp|alu_rf_i|alu_out [14]),
	.datad(!\cpu|dp|alu_rf_i|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector7~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[14] .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[14] .lut_mask = 64'h0300030003330333;
defparam \cpu|dp|alu_rf_i|alu_out[14] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N24
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~2 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~2_combout  = ( \cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [14] ) ) # ( !\cpu|cont|pc_src[1]~0_combout  & ( (!\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|alu_rf_i|alu_out [14])) # 
// (\cpu|cont|pc_src[0]~2_combout  & ((\cpu|dp|reg_B_flopr|q [14]))) ) )

	.dataa(!\cpu|cont|pc_src[0]~2_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out [14]),
	.datac(!\cpu|dp|reg_B_flopr|q [14]),
	.datad(!\cpu|dp|pc_counter_i|incremented_pc [14]),
	.datae(gnd),
	.dataf(!\cpu|cont|pc_src[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~2 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~2 .lut_mask = 64'h2727272700FF00FF;
defparam \cpu|dp|pc_flopenr|q~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y65_N26
dffeas \cpu|dp|pc_flopenr|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[14] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N45
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~1 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~1_sumout  = SUM(( \cpu|dp|pc_flopenr|q [15] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~6  ))

	.dataa(!\cpu|dp|pc_flopenr|q [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~1 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|dp|pc_counter_i|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N47
dffeas \cpu|dp|pc_counter_i|incremented_pc[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[15] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N54
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~0 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~0_combout  = ( \cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [15] ) ) # ( !\cpu|cont|pc_src[1]~0_combout  & ( (!\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|alu_rf_i|alu_out [15])) # 
// (\cpu|cont|pc_src[0]~2_combout  & ((\cpu|dp|reg_B_flopr|q [15]))) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out [15]),
	.datab(!\cpu|cont|pc_src[0]~2_combout ),
	.datac(!\cpu|dp|reg_B_flopr|q [15]),
	.datad(!\cpu|dp|pc_counter_i|incremented_pc [15]),
	.datae(gnd),
	.dataf(!\cpu|cont|pc_src[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~0 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~0 .lut_mask = 64'h4747474700FF00FF;
defparam \cpu|dp|pc_flopenr|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y65_N56
dffeas \cpu|dp|pc_flopenr|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[15] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~5_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[15]~15_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [15])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [15])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [15]))))) ) + ( \cpu|dp|alu_rf_i|Add3~2  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [15]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[15]~15_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [15]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~5 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N6
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[15]~15 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[15]~15_combout  = ( \cpu|cont|state [2] & ( (!\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|pc_flopenr|q [15]))) # (\cpu|cont|WideOr7~0_combout  & (\cpu|dp|reg_A_flopr|q [15])) ) ) # ( !\cpu|cont|state [2] & ( \cpu|dp|pc_flopenr|q 
// [15] ) )

	.dataa(gnd),
	.datab(!\cpu|dp|reg_A_flopr|q [15]),
	.datac(!\cpu|cont|WideOr7~0_combout ),
	.datad(!\cpu|dp|pc_flopenr|q [15]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[15]~15 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[15]~15 .lut_mask = 64'h00FF00FF03F303F3;
defparam \cpu|dp|alu_A_mux|mux2_output[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N39
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector6~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector6~5_combout  = ( \cpu|dp|alu_rf_i|Selector14~1_combout  & ( \cpu|dp|alu_rf_i|Selector7~0_combout  & ( \cpu|dp|alu_rf_i|Add3~5_sumout  ) ) ) # ( !\cpu|dp|alu_rf_i|Selector14~1_combout  & ( \cpu|dp|alu_rf_i|Selector7~0_combout  & ( 
// (\cpu|dp|alu_B_mux|mux2_output[15]~15_combout  & (\cpu|dp|alu_rf_i|Selector7~2_combout  & \cpu|dp|alu_A_mux|mux2_output[15]~15_combout )) ) ) ) # ( \cpu|dp|alu_rf_i|Selector14~1_combout  & ( !\cpu|dp|alu_rf_i|Selector7~0_combout  & ( 
// \cpu|dp|alu_rf_i|Add3~5_sumout  ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[15]~15_combout ),
	.datab(!\cpu|dp|alu_rf_i|Add3~5_sumout ),
	.datac(!\cpu|dp|alu_rf_i|Selector7~2_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[15]~15_combout ),
	.datae(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector6~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector6~5 .lut_mask = 64'h0000333300053333;
defparam \cpu|dp|alu_rf_i|Selector6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N51
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~65 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~65_sumout  = SUM(( VCC ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [15])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [15])) # (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q 
// [15]))))) ) + ( \cpu|dp|alu_rf_i|Add5~70  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~0_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [15]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~65 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~65 .lut_mask = 64'h0000F1E00000FFFF;
defparam \cpu|dp|alu_rf_i|Add5~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y62_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~1_sumout  = SUM(( \cpu|dp|alu_rf_i|Add5~65_sumout  ) + ( (!\cpu|cont|Selector6~2_combout  & \cpu|dp|reg_B_flopr|q [15]) ) + ( \cpu|dp|alu_rf_i|Add5~6  ))

	.dataa(gnd),
	.datab(!\cpu|cont|Selector6~2_combout ),
	.datac(!\cpu|dp|reg_B_flopr|q [15]),
	.datad(!\cpu|dp|alu_rf_i|Add5~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~1 .lut_mask = 64'h0000F3F3000000FF;
defparam \cpu|dp|alu_rf_i|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N15
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector6~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector6~2_combout  = ( \cpu|dp|alu_A_mux|mux2_output[15]~15_combout  & ( \cpu|dp|alu_A_mux|mux2_output[14]~6_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ) # ((!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & 
// ((\cpu|dp|alu_A_mux|mux2_output[13]~5_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (\cpu|dp|alu_A_mux|mux2_output[12]~4_combout ))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[15]~15_combout  & ( \cpu|dp|alu_A_mux|mux2_output[14]~6_combout  
// & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ((\cpu|dp|alu_A_mux|mux2_output[13]~5_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ) # 
// ((\cpu|dp|alu_A_mux|mux2_output[12]~4_combout )))) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[15]~15_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[14]~6_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & 
// ((!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ) # ((\cpu|dp|alu_A_mux|mux2_output[13]~5_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & (\cpu|dp|alu_A_mux|mux2_output[12]~4_combout ))) ) ) ) 
// # ( !\cpu|dp|alu_A_mux|mux2_output[15]~15_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[14]~6_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & ((\cpu|dp|alu_A_mux|mux2_output[13]~5_combout ))) # 
// (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (\cpu|dp|alu_A_mux|mux2_output[12]~4_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[12]~4_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[13]~5_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[15]~15_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[14]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector6~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector6~2 .lut_mask = 64'h012389AB4567CDEF;
defparam \cpu|dp|alu_rf_i|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~1_combout  = ( \cpu|dp|alu_A_mux|mux2_output[5]~8_combout  & ( \cpu|dp|alu_A_mux|mux2_output[4]~7_combout  & ( ((!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & ((\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ))) # 
// (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (\cpu|dp|alu_A_mux|mux2_output[6]~9_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[5]~8_combout  & ( \cpu|dp|alu_A_mux|mux2_output[4]~7_combout  & ( 
// (!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (((!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & \cpu|dp|alu_A_mux|mux2_output[7]~10_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (((\cpu|dp|alu_B_mux|mux2_output[1]~14_combout )) # 
// (\cpu|dp|alu_A_mux|mux2_output[6]~9_combout ))) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[5]~8_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[4]~7_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (((\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ) # 
// (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (\cpu|dp|alu_A_mux|mux2_output[6]~9_combout  & (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[5]~8_combout  & ( 
// !\cpu|dp|alu_A_mux|mux2_output[4]~7_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & ((\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & 
// (\cpu|dp|alu_A_mux|mux2_output[6]~9_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[6]~9_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[5]~8_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~1 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~2_combout  = ( \cpu|dp|alu_A_mux|mux2_output[11]~3_combout  & ( \cpu|dp|alu_A_mux|mux2_output[8]~0_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ) # 
// ((\cpu|dp|alu_A_mux|mux2_output[9]~1_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (((\cpu|dp|alu_A_mux|mux2_output[10]~2_combout )) # (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[11]~3_combout 
//  & ( \cpu|dp|alu_A_mux|mux2_output[8]~0_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & (\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & 
// (((\cpu|dp|alu_A_mux|mux2_output[10]~2_combout )) # (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ))) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[11]~3_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[8]~0_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  
// & ((!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ) # ((\cpu|dp|alu_A_mux|mux2_output[9]~1_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ((\cpu|dp|alu_A_mux|mux2_output[10]~2_combout )))) ) 
// ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[11]~3_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[8]~0_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & (\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ))) # 
// (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ((\cpu|dp|alu_A_mux|mux2_output[10]~2_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[10]~2_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[11]~3_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~2 .lut_mask = 64'h02468ACE13579BDF;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector6~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector6~3_combout  = ( \cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~2_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ) # (\cpu|dp|alu_rf_i|ShiftLeft0~3_combout ) ) ) ) # ( 
// !\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~2_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & (\cpu|dp|alu_rf_i|Selector6~2_combout )) # (\cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & 
// ((\cpu|dp|alu_rf_i|ShiftLeft0~1_combout ))) ) ) ) # ( \cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & ( !\cpu|dp|alu_rf_i|ShiftLeft0~2_combout  & ( (\cpu|dp|alu_rf_i|ShiftLeft0~3_combout  & \cpu|dp|alu_B_mux|mux2_output[3]~13_combout ) ) ) ) # ( 
// !\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & ( !\cpu|dp|alu_rf_i|ShiftLeft0~2_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & (\cpu|dp|alu_rf_i|Selector6~2_combout )) # (\cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & 
// ((\cpu|dp|alu_rf_i|ShiftLeft0~1_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|ShiftLeft0~3_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector6~2_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ),
	.datad(!\cpu|dp|alu_rf_i|ShiftLeft0~1_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout ),
	.dataf(!\cpu|dp|alu_rf_i|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector6~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector6~3 .lut_mask = 64'h303F0505303FF5F5;
defparam \cpu|dp|alu_rf_i|Selector6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector6~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector6~4_combout  = ( \cpu|dp|alu_B_mux|mux2_output[7]~10_combout  & ( (!\cpu|dp|alu_rf_i|Selector7~3_combout  & ((!\cpu|dp|alu_rf_i|Selector7~4_combout  & ((\cpu|dp|alu_rf_i|Selector6~3_combout ))) # 
// (\cpu|dp|alu_rf_i|Selector7~4_combout  & (\cpu|dp|alu_rf_i|Add5~1_sumout )))) # (\cpu|dp|alu_rf_i|Selector7~3_combout  & (((!\cpu|dp|alu_rf_i|Selector7~4_combout )))) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[7]~10_combout  & ( 
// (!\cpu|dp|alu_rf_i|Selector7~3_combout  & ((!\cpu|dp|alu_rf_i|Selector7~4_combout  & ((\cpu|dp|alu_rf_i|Selector6~3_combout ))) # (\cpu|dp|alu_rf_i|Selector7~4_combout  & (\cpu|dp|alu_rf_i|Add5~1_sumout )))) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector7~3_combout ),
	.datab(!\cpu|dp|alu_rf_i|Add5~1_sumout ),
	.datac(!\cpu|dp|alu_rf_i|Selector6~3_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector7~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[7]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector6~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector6~4 .lut_mask = 64'h0A220A225F225F22;
defparam \cpu|dp|alu_rf_i|Selector6~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~1_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[15]~15_combout  ) + ( (!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [15])) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & (\cpu|dp|pc_flopenr|q [15])) # 
// (\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|reg_A_flopr|q [15]))))) ) + ( \cpu|dp|alu_rf_i|Add0~6  ))

	.dataa(!\cpu|dp|pc_flopenr|q [15]),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|cont|WideOr7~0_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[15]~15_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [15]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~1 .lut_mask = 64'h0000ABA80000FF00;
defparam \cpu|dp|alu_rf_i|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector6~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector6~1_combout  = ( \cpu|dp|alu_rf_i|Selector7~2_combout  & ( \cpu|dp|alu_rf_i|Add0~1_sumout  & ( \cpu|dp|alu_B_mux|mux2_output[15]~15_combout  ) ) ) # ( !\cpu|dp|alu_rf_i|Selector7~2_combout  & ( \cpu|dp|alu_rf_i|Add0~1_sumout  & ( 
// (!\cpu|dp|alu_rf_i|Decoder0~0_combout  & (\cpu|dp|alu_rf_i|Selector20~1_combout  & ((\cpu|dp|alu_A_mux|mux2_output[15]~15_combout ) # (\cpu|dp|alu_B_mux|mux2_output[15]~15_combout )))) # (\cpu|dp|alu_rf_i|Decoder0~0_combout  & 
// ((!\cpu|dp|alu_B_mux|mux2_output[15]~15_combout  $ (!\cpu|dp|alu_A_mux|mux2_output[15]~15_combout )) # (\cpu|dp|alu_rf_i|Selector20~1_combout ))) ) ) ) # ( \cpu|dp|alu_rf_i|Selector7~2_combout  & ( !\cpu|dp|alu_rf_i|Add0~1_sumout  & ( 
// \cpu|dp|alu_B_mux|mux2_output[15]~15_combout  ) ) ) # ( !\cpu|dp|alu_rf_i|Selector7~2_combout  & ( !\cpu|dp|alu_rf_i|Add0~1_sumout  & ( (!\cpu|dp|alu_rf_i|Decoder0~0_combout  & (\cpu|dp|alu_rf_i|Selector20~1_combout  & 
// ((\cpu|dp|alu_A_mux|mux2_output[15]~15_combout ) # (\cpu|dp|alu_B_mux|mux2_output[15]~15_combout )))) # (\cpu|dp|alu_rf_i|Decoder0~0_combout  & (!\cpu|dp|alu_rf_i|Selector20~1_combout  & (!\cpu|dp|alu_B_mux|mux2_output[15]~15_combout  $ 
// (!\cpu|dp|alu_A_mux|mux2_output[15]~15_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[15]~15_combout ),
	.datab(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[15]~15_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector20~1_combout ),
	.datae(!\cpu|dp|alu_rf_i|Selector7~2_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector6~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector6~1 .lut_mask = 64'h124C5555127F5555;
defparam \cpu|dp|alu_rf_i|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector6~6 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector6~6_combout  = ( \cpu|dp|alu_rf_i|Selector6~4_combout  & ( \cpu|dp|alu_rf_i|Selector6~1_combout  & ( (((!\cpu|dp|alu_rf_i|Selector7~0_combout  & !\cpu|dp|alu_rf_i|Selector14~1_combout )) # (\cpu|dp|alu_rf_i|Selector6~5_combout )) 
// # (\cpu|dp|alu_rf_i|Selector6~0_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|Selector6~4_combout  & ( \cpu|dp|alu_rf_i|Selector6~1_combout  & ( (\cpu|dp|alu_rf_i|Selector6~5_combout ) # (\cpu|dp|alu_rf_i|Selector6~0_combout ) ) ) ) # ( 
// \cpu|dp|alu_rf_i|Selector6~4_combout  & ( !\cpu|dp|alu_rf_i|Selector6~1_combout  & ( ((!\cpu|dp|alu_rf_i|Selector7~0_combout  & !\cpu|dp|alu_rf_i|Selector14~1_combout )) # (\cpu|dp|alu_rf_i|Selector6~5_combout ) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|Selector6~4_combout  & ( !\cpu|dp|alu_rf_i|Selector6~1_combout  & ( \cpu|dp|alu_rf_i|Selector6~5_combout  ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector7~0_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector6~0_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector6~5_combout ),
	.datae(!\cpu|dp|alu_rf_i|Selector6~4_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector6~6 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector6~6 .lut_mask = 64'h00FFA0FF33FFB3FF;
defparam \cpu|dp|alu_rf_i|Selector6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[15] (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out [15] = ( \cpu|dp|alu_rf_i|Selector6~6_combout  & ( (\reset~input_o  & ((\cpu|dp|alu_rf_i|Selector2~0_combout ) # (\cpu|dp|alu_rf_i|alu_out [15]))) ) ) # ( !\cpu|dp|alu_rf_i|Selector6~6_combout  & ( (\cpu|dp|alu_rf_i|alu_out [15] & 
// (\reset~input_o  & !\cpu|dp|alu_rf_i|Selector2~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|alu_out [15]),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|alu_rf_i|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector6~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[15] .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[15] .lut_mask = 64'h03000300030F030F;
defparam \cpu|dp|alu_rf_i|alu_out[15] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N18
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux0~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux0~1_combout  = ( \cpu|cont|Decoder1~5_combout  & ( \cpu|dp|alu_rf_i|alu_out [15] & ( (((!\cpu|cont|state [6]) # (\cpu|cont|state [0])) # (\cpu|cont|state [7])) # (\cpu|cont|state [2]) ) ) ) # ( !\cpu|cont|Decoder1~5_combout  & 
// ( \cpu|dp|alu_rf_i|alu_out [15] ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [7]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|cont|Decoder1~5_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux0~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux0~1 .lut_mask = 64'h00000000FFFFFF7F;
defparam \cpu|dp|reg_write_src_mux|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N12
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux0~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux0~0_combout  = ( \cpu|cont|Decoder1~5_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [15] & ( (!\cpu|cont|state [2] & (!\cpu|cont|state [7] & (!\cpu|cont|state [0] & \cpu|cont|state [6]))) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [7]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|cont|Decoder1~5_combout ),
	.dataf(!\cpu|dp|pc_counter_i|incremented_pc [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux0~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux0~0 .lut_mask = 64'h0000000000000080;
defparam \cpu|dp|reg_write_src_mux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y66_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a95 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[15]~5_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_first_bit_number = 15;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a95 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y62_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a79 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[15]~5_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_first_bit_number = 15;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a79 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a127 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[15]~5_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_first_bit_number = 15;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a127 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y54_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a111 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[15]~5_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_first_bit_number = 15;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a111 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y62_N42
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a127~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a111~portadataout  & ( 
// ((!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\mem|ram_rtl_0|auto_generated|ram_block1a79~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a95~portadataout ))) 
// # (\mem|ram_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a127~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a111~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((\mem|ram_rtl_0|auto_generated|ram_block1a79~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a [1]))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a95~portadataout ))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|ram_block1a127~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a111~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mem|ram_rtl_0|auto_generated|ram_block1a79~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((\mem|ram_rtl_0|auto_generated|ram_block1a95~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a [1]))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a127~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a111~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\mem|ram_rtl_0|auto_generated|ram_block1a79~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a95~portadataout )))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\mem|ram_rtl_0|auto_generated|ram_block1a95~portadataout ),
	.datad(!\mem|ram_rtl_0|auto_generated|ram_block1a79~portadataout ),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a127~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a111~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0 .lut_mask = 64'h048C159D26AE37BF;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N0
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux0~2 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux0~2_combout  = ( \mem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0_combout  & ( ((\cpu|dp|reg_write_src_mux|Mux0~0_combout ) # 
// (\cpu|cont|Decoder1~6_combout )) # (\cpu|dp|reg_write_src_mux|Mux0~1_combout ) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0_combout  & ( 
// (!\cpu|cont|Decoder1~6_combout  & (((\cpu|dp|reg_write_src_mux|Mux0~0_combout ) # (\cpu|dp|reg_write_src_mux|Mux0~1_combout )))) # (\cpu|cont|Decoder1~6_combout  & (\mem|ram_rtl_0|auto_generated|address_reg_a [2])) ) ) ) # ( 
// \mem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout  & ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~6_combout  & (((\cpu|dp|reg_write_src_mux|Mux0~0_combout ) # 
// (\cpu|dp|reg_write_src_mux|Mux0~1_combout )))) # (\cpu|cont|Decoder1~6_combout  & (!\mem|ram_rtl_0|auto_generated|address_reg_a [2])) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout  & ( 
// !\mem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~6_combout  & ((\cpu|dp|reg_write_src_mux|Mux0~0_combout ) # (\cpu|dp|reg_write_src_mux|Mux0~1_combout ))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\cpu|dp|reg_write_src_mux|Mux0~1_combout ),
	.datac(!\cpu|cont|Decoder1~6_combout ),
	.datad(!\cpu|dp|reg_write_src_mux|Mux0~0_combout ),
	.datae(!\mem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux0~2 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux0~2 .lut_mask = 64'h30F03AFA35F53FFF;
defparam \cpu|dp|reg_write_src_mux|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y67_N4
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[39] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[39] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N39
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[40]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[40]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y68_N41
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[40] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[40] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N0
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~1 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~1_combout  = ( \cpu|dp|reg_file|RAM~0_combout  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a15  & ( (\cpu|dp|reg_B_flopr|q~0_combout  & (((!\cpu|dp|reg_file|RAM~1_combout  & \cpu|dp|reg_file|RAM_rtl_1_bypass [40])) # 
// (\cpu|dp|reg_file|RAM_rtl_1_bypass [39]))) ) ) ) # ( !\cpu|dp|reg_file|RAM~0_combout  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a15  & ( (\cpu|dp|reg_B_flopr|q~0_combout  & ((\cpu|dp|reg_file|RAM_rtl_1_bypass [40]) # 
// (\cpu|dp|reg_file|RAM_rtl_1_bypass [39]))) ) ) ) # ( \cpu|dp|reg_file|RAM~0_combout  & ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a15  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [39] & (\cpu|dp|reg_B_flopr|q~0_combout  & 
// ((!\cpu|dp|reg_file|RAM_rtl_1_bypass [40]) # (\cpu|dp|reg_file|RAM~1_combout )))) ) ) ) # ( !\cpu|dp|reg_file|RAM~0_combout  & ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a15  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [39] & 
// (!\cpu|dp|reg_file|RAM_rtl_1_bypass [40] & \cpu|dp|reg_B_flopr|q~0_combout )) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM~1_combout ),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1_bypass [39]),
	.datac(!\cpu|dp|reg_file|RAM_rtl_1_bypass [40]),
	.datad(!\cpu|dp|reg_B_flopr|q~0_combout ),
	.datae(!\cpu|dp|reg_file|RAM~0_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~1 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~1 .lut_mask = 64'h00300031003F003B;
defparam \cpu|dp|reg_B_flopr|q~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y67_N2
dffeas \cpu|dp|reg_B_flopr|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[15] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N54
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[15]~15 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[15]~15_combout  = ( \cpu|cont|Selector6~1_combout  & ( \cpu|dp|reg_B_flopr|q [15] & ( (!\cpu|cont|Selector9~0_combout  & (!\cpu|cont|Selector6~0_combout  & ((!\cpu|cont|Selector11~0_combout ) # (\cpu|cont|state [1])))) ) ) ) 
// # ( !\cpu|cont|Selector6~1_combout  & ( \cpu|dp|reg_B_flopr|q [15] & ( !\cpu|cont|Selector6~0_combout  ) ) )

	.dataa(!\cpu|cont|Selector9~0_combout ),
	.datab(!\cpu|cont|Selector6~0_combout ),
	.datac(!\cpu|cont|state [1]),
	.datad(!\cpu|cont|Selector11~0_combout ),
	.datae(!\cpu|cont|Selector6~1_combout ),
	.dataf(!\cpu|dp|reg_B_flopr|q [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[15]~15 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[15]~15 .lut_mask = 64'h00000000CCCC8808;
defparam \cpu|dp|alu_B_mux|mux2_output[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector3~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector3~0_combout  = ( !\cpu|cont|Selector8~1_combout  & ( \cpu|dp|alu_rf_i|Decoder0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|cont|Selector8~1_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector3~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector3~0 .lut_mask = 64'h00000000FFFF0000;
defparam \cpu|dp|alu_rf_i|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector2~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector2~0_combout  = ( \cpu|dp|alu_B_mux|mux2_output[15]~15_combout  & ( \cpu|dp|alu_rf_i|Selector3~0_combout  & ( (!\cpu|cont|Selector9~4_combout  & ((!\cpu|cont|Selector10~1_combout ) # ((\cpu|cont|Selector7~0_combout ) # 
// (\cpu|cont|Selector11~3_combout )))) # (\cpu|cont|Selector9~4_combout  & (((!\cpu|cont|Selector11~3_combout ) # (!\cpu|cont|Selector7~0_combout )) # (\cpu|cont|Selector10~1_combout ))) ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[15]~15_combout  & ( 
// \cpu|dp|alu_rf_i|Selector3~0_combout  & ( (!\cpu|cont|Selector9~4_combout ) # (((!\cpu|cont|Selector11~3_combout ) # (!\cpu|cont|Selector7~0_combout )) # (\cpu|cont|Selector10~1_combout )) ) ) ) # ( \cpu|dp|alu_B_mux|mux2_output[15]~15_combout  & ( 
// !\cpu|dp|alu_rf_i|Selector3~0_combout  ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[15]~15_combout  & ( !\cpu|dp|alu_rf_i|Selector3~0_combout  ) )

	.dataa(!\cpu|cont|Selector9~4_combout ),
	.datab(!\cpu|cont|Selector10~1_combout ),
	.datac(!\cpu|cont|Selector11~3_combout ),
	.datad(!\cpu|cont|Selector7~0_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[15]~15_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector2~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector2~0 .lut_mask = 64'hFFFFFFFFFFFBDFFB;
defparam \cpu|dp|alu_rf_i|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector19~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector19~0_combout  = ( \cpu|dp|alu_rf_i|Selector20~4_combout  & ( (\cpu|dp|alu_rf_i|Selector12~0_combout ) # (\cpu|dp|alu_rf_i|Selector20~5_combout ) ) ) # ( !\cpu|dp|alu_rf_i|Selector20~4_combout  & ( 
// (\cpu|dp|alu_rf_i|Selector20~5_combout  & \cpu|dp|alu_A_mux|mux2_output[2]~12_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|Selector20~5_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[2]~12_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector20~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector19~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector19~0 .lut_mask = 64'h0303030333FF33FF;
defparam \cpu|dp|alu_rf_i|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector19~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector19~1_combout  = ( \cpu|dp|alu_A_mux|mux2_output[2]~12_combout  & ( \cpu|dp|alu_rf_i|Add0~21_sumout  & ( ((\cpu|dp|alu_rf_i|Decoder0~0_combout  & !\cpu|dp|alu_B_mux|mux2_output[2]~12_combout )) # 
// (\cpu|dp|alu_rf_i|Selector20~1_combout ) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[2]~12_combout  & ( \cpu|dp|alu_rf_i|Add0~21_sumout  & ( (\cpu|dp|alu_rf_i|Decoder0~0_combout  & ((\cpu|dp|alu_B_mux|mux2_output[2]~12_combout ) # 
// (\cpu|dp|alu_rf_i|Selector20~1_combout ))) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[2]~12_combout  & ( !\cpu|dp|alu_rf_i|Add0~21_sumout  & ( (!\cpu|dp|alu_rf_i|Decoder0~0_combout  & (\cpu|dp|alu_rf_i|Selector20~1_combout )) # 
// (\cpu|dp|alu_rf_i|Decoder0~0_combout  & (!\cpu|dp|alu_rf_i|Selector20~1_combout  & !\cpu|dp|alu_B_mux|mux2_output[2]~12_combout )) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[2]~12_combout  & ( !\cpu|dp|alu_rf_i|Add0~21_sumout  & ( 
// (\cpu|dp|alu_rf_i|Decoder0~0_combout  & (!\cpu|dp|alu_rf_i|Selector20~1_combout  & \cpu|dp|alu_B_mux|mux2_output[2]~12_combout )) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector20~1_combout ),
	.datac(gnd),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[2]~12_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector19~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector19~1 .lut_mask = 64'h0044662211557733;
defparam \cpu|dp|alu_rf_i|Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector19~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector19~2_combout  = ( \cpu|dp|alu_rf_i|Add5~21_sumout  & ( \cpu|dp|alu_rf_i|Selector20~9_combout  & ( ((!\cpu|cont|Selector8~1_combout  & ((\cpu|dp|alu_rf_i|Selector20~2_combout ))) # (\cpu|cont|Selector8~1_combout  & 
// (\cpu|dp|alu_rf_i|Selector11~1_combout ))) # (\cpu|dp|alu_rf_i|Selector19~1_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|Add5~21_sumout  & ( \cpu|dp|alu_rf_i|Selector20~9_combout  & ( (\cpu|dp|alu_rf_i|Selector19~1_combout  & ((!\cpu|cont|Selector8~1_combout  & 
// ((!\cpu|dp|alu_rf_i|Selector20~2_combout ))) # (\cpu|cont|Selector8~1_combout  & (!\cpu|dp|alu_rf_i|Selector11~1_combout )))) ) ) ) # ( \cpu|dp|alu_rf_i|Add5~21_sumout  & ( !\cpu|dp|alu_rf_i|Selector20~9_combout  & ( (!\cpu|cont|Selector8~1_combout  & 
// ((\cpu|dp|alu_rf_i|Selector20~2_combout ))) # (\cpu|cont|Selector8~1_combout  & (\cpu|dp|alu_rf_i|Selector11~1_combout )) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector11~1_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector19~1_combout ),
	.datac(!\cpu|cont|Selector8~1_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector20~2_combout ),
	.datae(!\cpu|dp|alu_rf_i|Add5~21_sumout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector20~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector19~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector19~2 .lut_mask = 64'h000005F5320237F7;
defparam \cpu|dp|alu_rf_i|Selector19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N3
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector19~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector19~3_combout  = ( \cpu|dp|alu_rf_i|Add3~9_sumout  & ( ((\cpu|dp|alu_rf_i|Selector20~2_combout  & (!\cpu|cont|Selector8~1_combout  & \cpu|dp|alu_rf_i|ShiftLeft0~6_combout ))) # (\cpu|dp|alu_rf_i|Selector14~1_combout ) ) ) # ( 
// !\cpu|dp|alu_rf_i|Add3~9_sumout  & ( (\cpu|dp|alu_rf_i|Selector20~2_combout  & (!\cpu|cont|Selector8~1_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~6_combout  & !\cpu|dp|alu_rf_i|Selector14~1_combout ))) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector20~2_combout ),
	.datab(!\cpu|cont|Selector8~1_combout ),
	.datac(!\cpu|dp|alu_rf_i|ShiftLeft0~6_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector19~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector19~3 .lut_mask = 64'h0400040004FF04FF;
defparam \cpu|dp|alu_rf_i|Selector19~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector19~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector19~4_combout  = ( \cpu|dp|alu_rf_i|Selector20~7_combout  & ( \cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & ( (((\cpu|dp|alu_rf_i|Selector19~0_combout  & \cpu|dp|alu_rf_i|Selector20~3_combout )) # 
// (\cpu|dp|alu_rf_i|Selector19~3_combout )) # (\cpu|dp|alu_rf_i|Selector19~2_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|Selector20~7_combout  & ( \cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & ( \cpu|dp|alu_rf_i|Selector19~3_combout  ) ) ) # ( 
// \cpu|dp|alu_rf_i|Selector20~7_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & ( (\cpu|dp|alu_rf_i|Selector19~3_combout ) # (\cpu|dp|alu_rf_i|Selector19~2_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|Selector20~7_combout  & ( 
// !\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & ( \cpu|dp|alu_rf_i|Selector19~3_combout  ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector19~0_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector19~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector19~3_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector20~3_combout ),
	.datae(!\cpu|dp|alu_rf_i|Selector20~7_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector19~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector19~4 .lut_mask = 64'h0F0F3F3F0F0F3F7F;
defparam \cpu|dp|alu_rf_i|Selector19~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[2] (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out [2] = ( \cpu|dp|alu_rf_i|Selector19~4_combout  & ( (\reset~input_o  & ((\cpu|dp|alu_rf_i|Selector2~0_combout ) # (\cpu|dp|alu_rf_i|alu_out [2]))) ) ) # ( !\cpu|dp|alu_rf_i|Selector19~4_combout  & ( (\cpu|dp|alu_rf_i|alu_out [2] & 
// (\reset~input_o  & !\cpu|dp|alu_rf_i|Selector2~0_combout )) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out [2]),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|alu_rf_i|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector19~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[2] .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[2] .lut_mask = 64'h05000500050F050F;
defparam \cpu|dp|alu_rf_i|alu_out[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N21
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux13~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux13~1_combout  = ( \cpu|cont|Decoder1~5_combout  & ( \cpu|dp|alu_rf_i|alu_out [2] & ( (((!\cpu|cont|state [6]) # (\cpu|cont|state [0])) # (\cpu|cont|state [7])) # (\cpu|cont|state [2]) ) ) ) # ( !\cpu|cont|Decoder1~5_combout  & 
// ( \cpu|dp|alu_rf_i|alu_out [2] ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [7]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|cont|Decoder1~5_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux13~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux13~1 .lut_mask = 64'h00000000FFFFF7FF;
defparam \cpu|dp|reg_write_src_mux|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N15
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux13~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux13~0_combout  = ( \cpu|cont|Decoder1~5_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [2] & ( (!\cpu|cont|state [2] & (!\cpu|cont|state [7] & (\cpu|cont|state [6] & !\cpu|cont|state [0]))) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [7]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|cont|Decoder1~5_combout ),
	.dataf(!\cpu|dp|pc_counter_i|incremented_pc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux13~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux13~0 .lut_mask = 64'h0000000000000800;
defparam \cpu|dp|reg_write_src_mux|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y66_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[2]~9_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y66_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[2]~9_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y76_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[2]~9_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\mem|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y77_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[2]~9_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N12
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a34~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0]) # 
// ((!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((\mem|ram_rtl_0|auto_generated|ram_block1a18~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a50~portadataout ))) 
// ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a34~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & (((\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// \mem|ram_rtl_0|auto_generated|ram_block1a18~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & (((!\mem|ram_rtl_0|auto_generated|address_reg_a [0])) # (\mem|ram_rtl_0|auto_generated|ram_block1a50~portadataout ))) ) ) ) # ( 
// \mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a34~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & (((!\mem|ram_rtl_0|auto_generated|address_reg_a [0]) # 
// (\mem|ram_rtl_0|auto_generated|ram_block1a18~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a50~portadataout  & (\mem|ram_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a34~portadataout  & ( (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// ((\mem|ram_rtl_0|auto_generated|ram_block1a18~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a50~portadataout )))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datac(!\mem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\mem|ram_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N42
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux13~2 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux13~2_combout  = ( \mem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout  & ( ((\cpu|dp|reg_write_src_mux|Mux13~0_combout ) # 
// (\cpu|dp|reg_write_src_mux|Mux13~1_combout )) # (\cpu|cont|Decoder1~6_combout ) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout  & ( 
// (!\cpu|cont|Decoder1~6_combout  & (((\cpu|dp|reg_write_src_mux|Mux13~0_combout )) # (\cpu|dp|reg_write_src_mux|Mux13~1_combout ))) # (\cpu|cont|Decoder1~6_combout  & (((\mem|ram_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( 
// \mem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout  & ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~6_combout  & (((\cpu|dp|reg_write_src_mux|Mux13~0_combout )) # 
// (\cpu|dp|reg_write_src_mux|Mux13~1_combout ))) # (\cpu|cont|Decoder1~6_combout  & (((!\mem|ram_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout  & ( 
// !\mem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~6_combout  & ((\cpu|dp|reg_write_src_mux|Mux13~0_combout ) # (\cpu|dp|reg_write_src_mux|Mux13~1_combout ))) ) ) )

	.dataa(!\cpu|cont|Decoder1~6_combout ),
	.datab(!\cpu|dp|reg_write_src_mux|Mux13~1_combout ),
	.datac(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\cpu|dp|reg_write_src_mux|Mux13~0_combout ),
	.datae(!\mem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux13~2 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux13~2 .lut_mask = 64'h22AA72FA27AF77FF;
defparam \cpu|dp|reg_write_src_mux|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y65_N44
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux13~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N54
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~10 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~10_combout  = ( \cpu|dp|reg_file|RAM~2_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a2  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & (((!\cpu|dp|reg_file|RAM~3_combout  & \cpu|dp|reg_file|RAM_rtl_0_bypass [14])) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [13]))) ) ) ) # ( !\cpu|dp|reg_file|RAM~2_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a2  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & ((\cpu|dp|reg_file|RAM_rtl_0_bypass [13]) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [14]))) ) ) ) # ( \cpu|dp|reg_file|RAM~2_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a2  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & (\cpu|dp|reg_file|RAM_rtl_0_bypass [13] & 
// ((!\cpu|dp|reg_file|RAM_rtl_0_bypass [14]) # (\cpu|dp|reg_file|RAM~3_combout )))) ) ) ) # ( !\cpu|dp|reg_file|RAM~2_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a2  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & 
// (!\cpu|dp|reg_file|RAM_rtl_0_bypass [14] & \cpu|dp|reg_file|RAM_rtl_0_bypass [13])) ) ) )

	.dataa(!\cpu|dp|reg_A_flopr|q~0_combout ),
	.datab(!\cpu|dp|reg_file|RAM~3_combout ),
	.datac(!\cpu|dp|reg_file|RAM_rtl_0_bypass [14]),
	.datad(!\cpu|dp|reg_file|RAM_rtl_0_bypass [13]),
	.datae(!\cpu|dp|reg_file|RAM~2_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~10 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~10 .lut_mask = 64'h0050005105550455;
defparam \cpu|dp|reg_A_flopr|q~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y61_N56
dffeas \cpu|dp|reg_A_flopr|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N9
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[2]~9 (
// Equation(s):
// \cpu|dp|data_to_mem_store[2]~9_combout  = ( \cpu|dp|reg_A_flopr|q [2] & ( \cpu|cont|Decoder1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|cont|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[2]~9 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[2]~9 .lut_mask = 64'h0000000000FF00FF;
defparam \cpu|dp|data_to_mem_store[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a82 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[2]~9_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a82 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y69_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a98 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[2]~9_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a98 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y73_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[2]~9_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y77_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a114 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[2]~9_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a114 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N36
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a114~portadataout  & ( \mem|ram_rtl_0|auto_generated|address_reg_a [0] & ( (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ) # 
// (\mem|ram_rtl_0|auto_generated|ram_block1a82~portadataout ) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a114~portadataout  & ( \mem|ram_rtl_0|auto_generated|address_reg_a [0] & ( (\mem|ram_rtl_0|auto_generated|ram_block1a82~portadataout  & 
// !\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( \mem|ram_rtl_0|auto_generated|ram_block1a114~portadataout  & ( !\mem|ram_rtl_0|auto_generated|address_reg_a [0] & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// ((\mem|ram_rtl_0|auto_generated|ram_block1a66~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a98~portadataout )) ) ) ) # ( 
// !\mem|ram_rtl_0|auto_generated|ram_block1a114~portadataout  & ( !\mem|ram_rtl_0|auto_generated|address_reg_a [0] & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((\mem|ram_rtl_0|auto_generated|ram_block1a66~portadataout ))) # 
// (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a98~portadataout )) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|ram_block1a82~portadataout ),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datac(!\mem|ram_rtl_0|auto_generated|ram_block1a98~portadataout ),
	.datad(!\mem|ram_rtl_0|auto_generated|ram_block1a66~portadataout ),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a114~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0 .lut_mask = 64'h03CF03CF44447777;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N3
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|B_index_flopr|q~2 (
// Equation(s):
// \cpu|dp|instruction_reg_i|B_index_flopr|q~2_combout  = ( \mem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout  & ( (\reset~input_o  & ((\cpu|cont|Decoder1~7_combout ) # 
// (\cpu|dp|instruction_reg_i|B_index_flopr|q [2]))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout  & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~7_combout  
// & ((\cpu|dp|instruction_reg_i|B_index_flopr|q [2]))) # (\cpu|cont|Decoder1~7_combout  & (!\mem|ram_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout  & ( 
// !\mem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout  & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~7_combout  & ((\cpu|dp|instruction_reg_i|B_index_flopr|q [2]))) # (\cpu|cont|Decoder1~7_combout  & 
// (\mem|ram_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout  & ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout  & ( (\cpu|dp|instruction_reg_i|B_index_flopr|q [2] & 
// (\reset~input_o  & !\cpu|cont|Decoder1~7_combout )) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\cpu|dp|instruction_reg_i|B_index_flopr|q [2]),
	.datac(!\reset~input_o ),
	.datad(!\cpu|cont|Decoder1~7_combout ),
	.datae(!\mem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|B_index_flopr|q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~2 .extended_lut = "off";
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~2 .lut_mask = 64'h03000305030A030F;
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N39
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[24]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[24]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[24]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y66_N41
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y64_N40
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N30
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~11 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~11_combout  = ( \cpu|dp|reg_B_flopr|q~0_combout  & ( \cpu|dp|reg_file|RAM~1_combout  & ( (!\cpu|dp|reg_file|RAM~0_combout  & ((!\cpu|dp|reg_file|RAM_rtl_1_bypass [24] & ((\cpu|dp|reg_file|RAM_rtl_1_bypass [23]))) # 
// (\cpu|dp|reg_file|RAM_rtl_1_bypass [24] & (\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a7 )))) # (\cpu|dp|reg_file|RAM~0_combout  & (((\cpu|dp|reg_file|RAM_rtl_1_bypass [23])))) ) ) ) # ( \cpu|dp|reg_B_flopr|q~0_combout  & ( 
// !\cpu|dp|reg_file|RAM~1_combout  & ( (!\cpu|dp|reg_file|RAM_rtl_1_bypass [24] & ((\cpu|dp|reg_file|RAM_rtl_1_bypass [23]))) # (\cpu|dp|reg_file|RAM_rtl_1_bypass [24] & (\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a7 )) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM~0_combout ),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a7 ),
	.datac(!\cpu|dp|reg_file|RAM_rtl_1_bypass [24]),
	.datad(!\cpu|dp|reg_file|RAM_rtl_1_bypass [23]),
	.datae(!\cpu|dp|reg_B_flopr|q~0_combout ),
	.dataf(!\cpu|dp|reg_file|RAM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~11 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~11 .lut_mask = 64'h000003F3000002F7;
defparam \cpu|dp|reg_B_flopr|q~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y66_N32
dffeas \cpu|dp|reg_B_flopr|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N0
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[7]~10 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[7]~10_combout  = ( \cpu|dp|reg_B_flopr|q [7] & ( (!\cpu|cont|Selector6~2_combout ) # (\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]) ) ) # ( !\cpu|dp|reg_B_flopr|q [7] & ( (\cpu|cont|Selector6~2_combout  & 
// \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|Selector6~2_combout ),
	.datad(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_B_flopr|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[7]~10 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[7]~10 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cpu|dp|alu_B_mux|mux2_output[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N21
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector14~12 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector14~12_combout  = ( \cpu|dp|alu_rf_i|Selector14~8_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[7]~10_combout  & (\cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & !\cpu|dp|alu_rf_i|Selector14~9_combout )) ) ) # ( 
// !\cpu|dp|alu_rf_i|Selector14~8_combout  & ( (!\cpu|dp|alu_rf_i|Selector14~9_combout  & (\cpu|dp|alu_B_mux|mux2_output[7]~10_combout )) # (\cpu|dp|alu_rf_i|Selector14~9_combout  & (\cpu|dp|alu_rf_i|Selector12~0_combout  & 
// ((\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ) # (\cpu|dp|alu_B_mux|mux2_output[7]~10_combout )))) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[7]~10_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector12~0_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector14~9_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector14~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector14~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector14~12 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector14~12 .lut_mask = 64'h5507550711001100;
defparam \cpu|dp|alu_rf_i|Selector14~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N3
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector14~13 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector14~13_combout  = ( \cpu|dp|alu_rf_i|ShiftLeft0~3_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~1_combout  & ( (!\cpu|dp|alu_rf_i|Selector14~4_combout  & (!\cpu|dp|alu_rf_i|Selector14~1_combout  & (!\cpu|dp|alu_rf_i|Selector14~7_combout 
//  $ (\cpu|dp|alu_rf_i|Selector14~6_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|ShiftLeft0~3_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~1_combout  & ( (!\cpu|dp|alu_rf_i|Selector14~7_combout  & (!\cpu|dp|alu_rf_i|Selector14~4_combout  & 
// (!\cpu|dp|alu_rf_i|Selector14~6_combout  & !\cpu|dp|alu_rf_i|Selector14~1_combout ))) ) ) ) # ( \cpu|dp|alu_rf_i|ShiftLeft0~3_combout  & ( !\cpu|dp|alu_rf_i|ShiftLeft0~1_combout  & ( (\cpu|dp|alu_rf_i|Selector14~7_combout  & 
// (!\cpu|dp|alu_rf_i|Selector14~4_combout  & (\cpu|dp|alu_rf_i|Selector14~6_combout  & !\cpu|dp|alu_rf_i|Selector14~1_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector14~7_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector14~4_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector14~6_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.datae(!\cpu|dp|alu_rf_i|ShiftLeft0~3_combout ),
	.dataf(!\cpu|dp|alu_rf_i|ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector14~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector14~13 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector14~13 .lut_mask = 64'h0000040080008400;
defparam \cpu|dp|alu_rf_i|Selector14~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector14~14 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector14~14_combout  = ( \cpu|dp|alu_rf_i|Add5~41_sumout  & ( (!\cpu|dp|alu_rf_i|Selector14~1_combout  & (\cpu|dp|alu_rf_i|Selector14~4_combout )) # (\cpu|dp|alu_rf_i|Selector14~1_combout  & ((\cpu|dp|alu_rf_i|Add3~57_sumout ))) ) ) # ( 
// !\cpu|dp|alu_rf_i|Add5~41_sumout  & ( (\cpu|dp|alu_rf_i|Add3~57_sumout  & \cpu|dp|alu_rf_i|Selector14~1_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|Selector14~4_combout ),
	.datac(!\cpu|dp|alu_rf_i|Add3~57_sumout ),
	.datad(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add5~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector14~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector14~14 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector14~14 .lut_mask = 64'h000F000F330F330F;
defparam \cpu|dp|alu_rf_i|Selector14~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N51
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector14~10 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector14~10_combout  = ( \cpu|dp|alu_rf_i|Selector14~9_combout  & ( (!\cpu|dp|alu_rf_i|Selector14~8_combout  & \cpu|dp|alu_rf_i|Decoder0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|Selector14~8_combout ),
	.datad(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector14~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector14~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector14~10 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector14~10 .lut_mask = 64'h0000000000F000F0;
defparam \cpu|dp|alu_rf_i|Selector14~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector14~11 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector14~11_combout  = ( \cpu|dp|alu_rf_i|Add0~41_sumout  & ( (\cpu|dp|alu_rf_i|Selector14~10_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[7]~10_combout  $ (!\cpu|dp|alu_A_mux|mux2_output[7]~10_combout )) # 
// (\cpu|dp|alu_rf_i|Selector20~1_combout ))) ) ) # ( !\cpu|dp|alu_rf_i|Add0~41_sumout  & ( (!\cpu|dp|alu_rf_i|Selector20~1_combout  & (\cpu|dp|alu_rf_i|Selector14~10_combout  & (!\cpu|dp|alu_B_mux|mux2_output[7]~10_combout  $ 
// (!\cpu|dp|alu_A_mux|mux2_output[7]~10_combout )))) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[7]~10_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector20~1_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector14~10_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector14~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector14~11 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector14~11 .lut_mask = 64'h00600060006F006F;
defparam \cpu|dp|alu_rf_i|Selector14~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector14~15 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector14~15_combout  = ( \cpu|dp|alu_rf_i|Selector14~11_combout  & ( ((\cpu|dp|alu_rf_i|Selector14~14_combout ) # (\cpu|dp|alu_rf_i|Selector14~13_combout )) # (\cpu|dp|alu_rf_i|Selector15~2_combout ) ) ) # ( 
// !\cpu|dp|alu_rf_i|Selector14~11_combout  & ( (((\cpu|dp|alu_rf_i|Selector15~2_combout  & \cpu|dp|alu_rf_i|Selector14~12_combout )) # (\cpu|dp|alu_rf_i|Selector14~14_combout )) # (\cpu|dp|alu_rf_i|Selector14~13_combout ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector15~2_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector14~12_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector14~13_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector14~14_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector14~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector14~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector14~15 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector14~15 .lut_mask = 64'h1FFF1FFF5FFF5FFF;
defparam \cpu|dp|alu_rf_i|Selector14~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N57
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[7] (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out [7] = ( \cpu|dp|alu_rf_i|Selector2~0_combout  & ( (\cpu|dp|alu_rf_i|Selector14~15_combout  & \reset~input_o ) ) ) # ( !\cpu|dp|alu_rf_i|Selector2~0_combout  & ( (\cpu|dp|alu_rf_i|alu_out [7] & \reset~input_o ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector14~15_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|alu_out [7]),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[7] .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[7] .lut_mask = 64'h000F000F00550055;
defparam \cpu|dp|alu_rf_i|alu_out[7] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y63_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a87 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[7]~10_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a87 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y55_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a103 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[7]~10_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a103 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y51_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a71 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[7]~10_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y52_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a119 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[7]~10_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a119 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N6
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a71~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a119~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\mem|ram_rtl_0|auto_generated|address_reg_a [1]) # ((\mem|ram_rtl_0|auto_generated|ram_block1a103~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((\mem|ram_rtl_0|auto_generated|ram_block1a87~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a [1]))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a71~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a119~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mem|ram_rtl_0|auto_generated|ram_block1a103~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((\mem|ram_rtl_0|auto_generated|ram_block1a87~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a [1]))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|ram_block1a71~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a119~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\mem|ram_rtl_0|auto_generated|address_reg_a [1]) # ((\mem|ram_rtl_0|auto_generated|ram_block1a103~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & (\mem|ram_rtl_0|auto_generated|ram_block1a87~portadataout ))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a71~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a119~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mem|ram_rtl_0|auto_generated|ram_block1a103~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & (\mem|ram_rtl_0|auto_generated|ram_block1a87~portadataout ))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\mem|ram_rtl_0|auto_generated|ram_block1a87~portadataout ),
	.datad(!\mem|ram_rtl_0|auto_generated|ram_block1a103~portadataout ),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a71~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a119~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0 .lut_mask = 64'h04268CAE15379DBF;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N30
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux8~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux8~1_combout  = ( \mem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout  & ( (!\cpu|cont|state [7] & (!\cpu|cont|state [0] & 
// !\cpu|cont|Decoder1~6_combout )) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~6_combout  & (!\cpu|cont|state [7] & 
// (!\cpu|cont|state [0]))) # (\cpu|cont|Decoder1~6_combout  & (((!\mem|ram_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout  & ( 
// !\mem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~6_combout  & (!\cpu|cont|state [7] & (!\cpu|cont|state [0]))) # (\cpu|cont|Decoder1~6_combout  & (((\mem|ram_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( 
// !\mem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout  & ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout  & ( ((!\cpu|cont|state [7] & !\cpu|cont|state [0])) # (\cpu|cont|Decoder1~6_combout ) ) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\cpu|cont|Decoder1~6_combout ),
	.datae(!\mem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux8~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux8~1 .lut_mask = 64'h88FF880F88F08800;
defparam \cpu|dp|reg_write_src_mux|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N0
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux8~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux8~0_combout  = ( \cpu|cont|Decoder1~5_combout  & ( \cpu|dp|reg_write_src_mux|Mux8~1_combout  & ( (!\cpu|cont|Decoder1~6_combout  & ((!\cpu|dp|reg_write_src_mux|Mux11~2_combout  & (\cpu|dp|alu_rf_i|alu_out [7])) # 
// (\cpu|dp|reg_write_src_mux|Mux11~2_combout  & ((\cpu|dp|pc_counter_i|incremented_pc [7]))))) ) ) ) # ( !\cpu|cont|Decoder1~5_combout  & ( \cpu|dp|reg_write_src_mux|Mux8~1_combout  & ( (\cpu|dp|alu_rf_i|alu_out [7] & !\cpu|cont|Decoder1~6_combout ) ) ) ) # 
// ( \cpu|cont|Decoder1~5_combout  & ( !\cpu|dp|reg_write_src_mux|Mux8~1_combout  & ( (\cpu|cont|Decoder1~6_combout ) # (\cpu|dp|alu_rf_i|alu_out [7]) ) ) ) # ( !\cpu|cont|Decoder1~5_combout  & ( !\cpu|dp|reg_write_src_mux|Mux8~1_combout  & ( 
// (\cpu|cont|Decoder1~6_combout ) # (\cpu|dp|alu_rf_i|alu_out [7]) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out [7]),
	.datab(!\cpu|cont|Decoder1~6_combout ),
	.datac(!\cpu|dp|pc_counter_i|incremented_pc [7]),
	.datad(!\cpu|dp|reg_write_src_mux|Mux11~2_combout ),
	.datae(!\cpu|cont|Decoder1~5_combout ),
	.dataf(!\cpu|dp|reg_write_src_mux|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux8~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux8~0 .lut_mask = 64'h777777774444440C;
defparam \cpu|dp|reg_write_src_mux|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y63_N2
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N42
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[24]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[24]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[24]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y61_N44
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N36
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~11 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~11_combout  = ( \cpu|dp|reg_file|RAM~2_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a7  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & (((\cpu|dp|reg_file|RAM_rtl_0_bypass [24] & !\cpu|dp|reg_file|RAM~3_combout )) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [23]))) ) ) ) # ( !\cpu|dp|reg_file|RAM~2_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a7  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & ((\cpu|dp|reg_file|RAM_rtl_0_bypass [24]) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [23]))) ) ) ) # ( \cpu|dp|reg_file|RAM~2_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a7  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [23] & (\cpu|dp|reg_A_flopr|q~0_combout  & 
// ((!\cpu|dp|reg_file|RAM_rtl_0_bypass [24]) # (\cpu|dp|reg_file|RAM~3_combout )))) ) ) ) # ( !\cpu|dp|reg_file|RAM~2_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a7  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [23] & 
// (!\cpu|dp|reg_file|RAM_rtl_0_bypass [24] & \cpu|dp|reg_A_flopr|q~0_combout )) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [23]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_0_bypass [24]),
	.datac(!\cpu|dp|reg_A_flopr|q~0_combout ),
	.datad(!\cpu|dp|reg_file|RAM~3_combout ),
	.datae(!\cpu|dp|reg_file|RAM~2_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~11 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~11 .lut_mask = 64'h0404040507070705;
defparam \cpu|dp|reg_A_flopr|q~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N0
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q[7]~feeder (
// Equation(s):
// \cpu|dp|reg_A_flopr|q[7]~feeder_combout  = ( \cpu|dp|reg_A_flopr|q~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[7]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|dp|reg_A_flopr|q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y65_N2
dffeas \cpu|dp|reg_A_flopr|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N57
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[7]~10 (
// Equation(s):
// \cpu|dp|data_to_mem_store[7]~10_combout  = (\cpu|dp|reg_A_flopr|q [7] & \cpu|cont|Decoder1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|reg_A_flopr|q [7]),
	.datad(!\cpu|cont|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[7]~10 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[7]~10 .lut_mask = 64'h000F000F000F000F;
defparam \cpu|dp|data_to_mem_store[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y63_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[7]~10_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y60_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[7]~10_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\mem|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y59_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[7]~10_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y57_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[7]~10_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y62_N18
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a39~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a55~portadataout  & ( 
// ((!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a23~portadataout ))) # 
// (\mem|ram_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a39~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a55~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\mem|ram_rtl_0|auto_generated|ram_block1a23~portadataout )) # 
// (\mem|ram_rtl_0|auto_generated|address_reg_a [1]))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|ram_block1a39~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a55~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((\mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a [1]))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a23~portadataout ))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a39~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a55~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a23~portadataout )))) 
// ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\mem|ram_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datad(!\mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h048C26AE159D37BF;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y62_N48
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout  & ( (\mem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout ) # 
// (\mem|ram_rtl_0|auto_generated|address_reg_a [2]) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [2] & \mem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\mem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \mem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y62_N50
dffeas \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|instruction_reg_i|op_code_flopr|q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y62_N51
cyclonev_lcell_comb \cpu|cont|Selector13~1 (
// Equation(s):
// \cpu|cont|Selector13~1_combout  = ( !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2] & ( \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1] & ( (\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3] & \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0]) ) ) )

	.dataa(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]),
	.datab(gnd),
	.datac(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0]),
	.datad(gnd),
	.datae(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]),
	.dataf(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector13~1 .extended_lut = "off";
defparam \cpu|cont|Selector13~1 .lut_mask = 64'h0000000005050000;
defparam \cpu|cont|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y62_N42
cyclonev_lcell_comb \cpu|cont|Selector13~0 (
// Equation(s):
// \cpu|cont|Selector13~0_combout  = ( \cpu|dp|instruction_reg_i|op_code_flopr|q [1] & ( (!\cpu|dp|instruction_reg_i|op_code_flopr|q [2] & (\cpu|dp|instruction_reg_i|op_code_flopr|q [0] & \cpu|dp|instruction_reg_i|op_code_flopr|q [3])) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|instruction_reg_i|op_code_flopr|q [2]),
	.datac(!\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.datad(!\cpu|dp|instruction_reg_i|op_code_flopr|q [3]),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector13~0 .extended_lut = "off";
defparam \cpu|cont|Selector13~0 .lut_mask = 64'h00000000000C000C;
defparam \cpu|cont|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y62_N12
cyclonev_lcell_comb \cpu|cont|Selector13~2 (
// Equation(s):
// \cpu|cont|Selector13~2_combout  = ( \cpu|cont|state [3] & ( \cpu|cont|Selector13~0_combout  & ( (\cpu|cont|state [1] & (!\cpu|cont|state [7] & \cpu|cont|state [0])) ) ) ) # ( !\cpu|cont|state [3] & ( \cpu|cont|Selector13~0_combout  & ( (\cpu|cont|state 
// [7] & (!\cpu|cont|state [1] $ (\cpu|cont|state [0]))) ) ) ) # ( \cpu|cont|state [3] & ( !\cpu|cont|Selector13~0_combout  & ( (\cpu|cont|state [1] & ((!\cpu|cont|state [7] & ((\cpu|cont|state [0]))) # (\cpu|cont|state [7] & (!\cpu|cont|Selector13~1_combout 
//  & !\cpu|cont|state [0])))) ) ) ) # ( !\cpu|cont|state [3] & ( !\cpu|cont|Selector13~0_combout  & ( (\cpu|cont|state [7] & (!\cpu|cont|state [1] $ (\cpu|cont|state [0]))) ) ) )

	.dataa(!\cpu|cont|state [1]),
	.datab(!\cpu|cont|state [7]),
	.datac(!\cpu|cont|Selector13~1_combout ),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|cont|state [3]),
	.dataf(!\cpu|cont|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector13~2 .extended_lut = "off";
defparam \cpu|cont|Selector13~2 .lut_mask = 64'h2211104422110044;
defparam \cpu|cont|Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N51
cyclonev_lcell_comb \cpu|cont|Selector13~3 (
// Equation(s):
// \cpu|cont|Selector13~3_combout  = ( \cpu|cont|Selector13~2_combout  & ( \cpu|cont|state [6] & ( (!\cpu|cont|state [7] & (!\cpu|cont|state [2] & (\cpu|cont|Decoder1~5_combout  & !\cpu|cont|state [0]))) ) ) ) # ( !\cpu|cont|Selector13~2_combout  & ( 
// \cpu|cont|state [6] & ( (!\cpu|cont|state [7] & (!\cpu|cont|state [2] & (\cpu|cont|Decoder1~5_combout  & !\cpu|cont|state [0]))) ) ) ) # ( \cpu|cont|Selector13~2_combout  & ( !\cpu|cont|state [6] & ( \cpu|cont|state [2] ) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|cont|Decoder1~5_combout ),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|cont|Selector13~2_combout ),
	.dataf(!\cpu|cont|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector13~3 .extended_lut = "off";
defparam \cpu|cont|Selector13~3 .lut_mask = 64'h0000333308000800;
defparam \cpu|cont|Selector13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N18
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~2 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~2_combout  = ( \cpu|dp|reg_file|RAM~3_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & (((!\cpu|dp|reg_file|RAM~2_combout  & \cpu|dp|reg_file|RAM_rtl_0_bypass 
// [10])) # (\cpu|dp|reg_file|RAM_rtl_0_bypass [9]))) ) ) ) # ( !\cpu|dp|reg_file|RAM~3_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & ((\cpu|dp|reg_file|RAM_rtl_0_bypass [10]) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [9]))) ) ) ) # ( \cpu|dp|reg_file|RAM~3_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & (\cpu|dp|reg_file|RAM_rtl_0_bypass [9] & 
// ((!\cpu|dp|reg_file|RAM_rtl_0_bypass [10]) # (\cpu|dp|reg_file|RAM~2_combout )))) ) ) ) # ( !\cpu|dp|reg_file|RAM~3_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [9] & !\cpu|dp|reg_file|RAM_rtl_0_bypass [10])) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM~2_combout ),
	.datab(!\cpu|dp|reg_A_flopr|q~0_combout ),
	.datac(!\cpu|dp|reg_file|RAM_rtl_0_bypass [9]),
	.datad(!\cpu|dp|reg_file|RAM_rtl_0_bypass [10]),
	.datae(!\cpu|dp|reg_file|RAM~3_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~2 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~2 .lut_mask = 64'h0300030103330323;
defparam \cpu|dp|reg_A_flopr|q~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y65_N14
dffeas \cpu|dp|reg_A_flopr|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_A_flopr|q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y69_N48
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[0]~1 (
// Equation(s):
// \cpu|dp|data_to_mem_store[0]~1_combout  = ( \cpu|dp|reg_A_flopr|q [0] & ( \cpu|cont|Decoder1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|dp|reg_A_flopr|q [0]),
	.dataf(!\cpu|cont|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[0]~1 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[0]~1 .lut_mask = 64'h000000000000FFFF;
defparam \cpu|dp|data_to_mem_store[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y73_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[0]~1_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[0]~1_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y71_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[0]~1_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[0]~1_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\mem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N39
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a48~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q )) # (\mem|ram_rtl_0|auto_generated|ram_block1a32~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\mem|ram_rtl_0|auto_generated|ram_block1a16~portadataout ) # 
// (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a48~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q )) # (\mem|ram_rtl_0|auto_generated|ram_block1a32~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// \mem|ram_rtl_0|auto_generated|ram_block1a16~portadataout )))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|ram_block1a48~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a32~portadataout  & (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\mem|ram_rtl_0|auto_generated|ram_block1a16~portadataout ) # 
// (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a48~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a32~portadataout  & (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// \mem|ram_rtl_0|auto_generated|ram_block1a16~portadataout )))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\mem|ram_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datac(!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datad(!\mem|ram_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a48~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h02520757A2F2A7F7;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y68_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[0]~1_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y66_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a112 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[0]~1_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a112 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y78_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a80 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[0]~1_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a80 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a96 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[0]~1_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a96 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N0
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a80~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a96~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\mem|ram_rtl_0|auto_generated|ram_block1a64~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ) # 
// ((\mem|ram_rtl_0|auto_generated|ram_block1a112~portadataout )))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a80~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a96~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\mem|ram_rtl_0|auto_generated|ram_block1a64~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// ((\mem|ram_rtl_0|auto_generated|ram_block1a112~portadataout )))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|ram_block1a80~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a96~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a64~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ) # 
// ((\mem|ram_rtl_0|auto_generated|ram_block1a112~portadataout )))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a80~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a96~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a64~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// ((\mem|ram_rtl_0|auto_generated|ram_block1a112~portadataout )))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datac(!\mem|ram_rtl_0|auto_generated|ram_block1a64~portadataout ),
	.datad(!\mem|ram_rtl_0|auto_generated|ram_block1a112~portadataout ),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a80~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a96~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N33
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|B_index_flopr|q~0 (
// Equation(s):
// \cpu|dp|instruction_reg_i|B_index_flopr|q~0_combout  = ( \mem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout  & ( (\reset~input_o  & ((\cpu|cont|Decoder1~7_combout ) # 
// (\cpu|dp|instruction_reg_i|B_index_flopr|q [0]))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout  & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~7_combout  
// & ((\cpu|dp|instruction_reg_i|B_index_flopr|q [0]))) # (\cpu|cont|Decoder1~7_combout  & (\mem|ram_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout  & ( 
// !\mem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout  & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~7_combout  & ((\cpu|dp|instruction_reg_i|B_index_flopr|q [0]))) # (\cpu|cont|Decoder1~7_combout  & 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout  & ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout  & ( (\cpu|dp|instruction_reg_i|B_index_flopr|q [0] 
// & (\reset~input_o  & !\cpu|cont|Decoder1~7_combout )) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\cpu|dp|instruction_reg_i|B_index_flopr|q [0]),
	.datac(!\reset~input_o ),
	.datad(!\cpu|cont|Decoder1~7_combout ),
	.datae(!\mem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|B_index_flopr|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~0 .extended_lut = "off";
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~0 .lut_mask = 64'h0300030A0305030F;
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y65_N8
dffeas \cpu|dp|instruction_reg_i|B_index_flopr|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|B_index_flopr|q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|B_index_flopr|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[0] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N21
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[0]~11 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[0]~11_combout  = ( \cpu|dp|instruction_reg_i|B_index_flopr|q [0] & ( \cpu|dp|reg_B_flopr|q [0] ) ) # ( !\cpu|dp|instruction_reg_i|B_index_flopr|q [0] & ( \cpu|dp|reg_B_flopr|q [0] & ( !\cpu|cont|Selector6~2_combout  ) ) ) # ( 
// \cpu|dp|instruction_reg_i|B_index_flopr|q [0] & ( !\cpu|dp|reg_B_flopr|q [0] & ( \cpu|cont|Selector6~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|Selector6~2_combout ),
	.datad(gnd),
	.datae(!\cpu|dp|instruction_reg_i|B_index_flopr|q [0]),
	.dataf(!\cpu|dp|reg_B_flopr|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[0]~11 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[0]~11 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \cpu|dp|alu_B_mux|mux2_output[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~10 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~10_combout  = ( !\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & \cpu|dp|alu_A_mux|mux2_output[0]~11_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[0]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~10 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~10 .lut_mask = 64'h0C0C0C0C00000000;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N15
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector3~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector3~4_combout  = ( \cpu|dp|alu_B_mux|mux2_output[7]~10_combout  & ( \cpu|dp|alu_rf_i|Add5~13_sumout  ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[7]~10_combout  & ( \cpu|dp|alu_rf_i|Add3~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|Add5~13_sumout ),
	.datad(!\cpu|dp|alu_rf_i|Add3~25_sumout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[7]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector3~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector3~4 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \cpu|dp|alu_rf_i|Selector3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N3
cyclonev_lcell_comb \cpu|dp|alu_rf_i|always0~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|always0~3_combout  = ( \cpu|dp|alu_rf_i|always0~2_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|dp|alu_rf_i|ShiftLeft0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|always0~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|always0~3 .lut_mask = 64'h0000000000FF00FF;
defparam \cpu|dp|alu_rf_i|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector3~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector3~5_combout  = ( \cpu|cont|Selector9~4_combout  & ( \cpu|dp|alu_rf_i|always0~3_combout  & ( (\cpu|dp|alu_rf_i|Selector3~4_combout  & (\cpu|cont|Selector8~1_combout  & !\cpu|dp|alu_rf_i|Decoder0~0_combout )) ) ) ) # ( 
// !\cpu|cont|Selector9~4_combout  & ( \cpu|dp|alu_rf_i|always0~3_combout  & ( (\cpu|dp|alu_rf_i|ShiftLeft0~10_combout  & (!\cpu|cont|Selector8~1_combout  & \cpu|dp|alu_rf_i|Decoder0~0_combout )) ) ) ) # ( \cpu|cont|Selector9~4_combout  & ( 
// !\cpu|dp|alu_rf_i|always0~3_combout  & ( (\cpu|dp|alu_rf_i|Selector3~4_combout  & (\cpu|cont|Selector8~1_combout  & !\cpu|dp|alu_rf_i|Decoder0~0_combout )) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|ShiftLeft0~10_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector3~4_combout ),
	.datac(!\cpu|cont|Selector8~1_combout ),
	.datad(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datae(!\cpu|cont|Selector9~4_combout ),
	.dataf(!\cpu|dp|alu_rf_i|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector3~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector3~5 .lut_mask = 64'h0000030000500300;
defparam \cpu|dp|alu_rf_i|Selector3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector3~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector3~2_combout  = ( \cpu|dp|alu_A_mux|mux2_output[0]~11_combout  & ( \cpu|dp|alu_rf_i|Add3~25_sumout  & ( (!\cpu|cont|Selector10~1_combout ) # (!\cpu|dp|alu_rf_i|Decoder0~0_combout ) ) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[0]~11_combout  & ( \cpu|dp|alu_rf_i|Add3~25_sumout  & ( (!\cpu|cont|Selector10~1_combout  & ((\cpu|dp|alu_rf_i|Decoder0~0_combout ) # (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ))) # (\cpu|cont|Selector10~1_combout  & 
// ((!\cpu|dp|alu_rf_i|Decoder0~0_combout ))) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[0]~11_combout  & ( !\cpu|dp|alu_rf_i|Add3~25_sumout  & ( (!\cpu|cont|Selector10~1_combout  & !\cpu|dp|alu_rf_i|Decoder0~0_combout ) ) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[0]~11_combout  & ( !\cpu|dp|alu_rf_i|Add3~25_sumout  & ( (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (!\cpu|cont|Selector10~1_combout  & !\cpu|dp|alu_rf_i|Decoder0~0_combout )) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ),
	.datab(gnd),
	.datac(!\cpu|cont|Selector10~1_combout ),
	.datad(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[0]~11_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector3~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector3~2 .lut_mask = 64'h5000F0005FF0FFF0;
defparam \cpu|dp|alu_rf_i|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector3~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector3~1_combout  = ( \cpu|dp|alu_rf_i|Add0~13_sumout  & ( \cpu|dp|alu_rf_i|Add3~25_sumout  & ( (!\cpu|cont|Selector10~1_combout  & (((\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & \cpu|dp|alu_A_mux|mux2_output[0]~11_combout )) # 
// (\cpu|cont|Selector9~4_combout ))) # (\cpu|cont|Selector10~1_combout  & (((!\cpu|cont|Selector9~4_combout )) # (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|Add0~13_sumout  & ( \cpu|dp|alu_rf_i|Add3~25_sumout  & ( 
// (!\cpu|cont|Selector10~1_combout  & (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (\cpu|dp|alu_A_mux|mux2_output[0]~11_combout  & !\cpu|cont|Selector9~4_combout ))) # (\cpu|cont|Selector10~1_combout  & (((!\cpu|cont|Selector9~4_combout )) # 
// (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ))) ) ) ) # ( \cpu|dp|alu_rf_i|Add0~13_sumout  & ( !\cpu|dp|alu_rf_i|Add3~25_sumout  & ( (!\cpu|cont|Selector10~1_combout  & (((\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & 
// \cpu|dp|alu_A_mux|mux2_output[0]~11_combout )) # (\cpu|cont|Selector9~4_combout ))) # (\cpu|cont|Selector10~1_combout  & (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & ((\cpu|cont|Selector9~4_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|Add0~13_sumout  & ( 
// !\cpu|dp|alu_rf_i|Add3~25_sumout  & ( (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & ((!\cpu|cont|Selector10~1_combout  & (\cpu|dp|alu_A_mux|mux2_output[0]~11_combout  & !\cpu|cont|Selector9~4_combout )) # (\cpu|cont|Selector10~1_combout  & 
// ((\cpu|cont|Selector9~4_combout ))))) ) ) )

	.dataa(!\cpu|cont|Selector10~1_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[0]~11_combout ),
	.datad(!\cpu|cont|Selector9~4_combout ),
	.datae(!\cpu|dp|alu_rf_i|Add0~13_sumout ),
	.dataf(!\cpu|dp|alu_rf_i|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector3~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector3~1 .lut_mask = 64'h021102BB571157BB;
defparam \cpu|dp|alu_rf_i|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector3~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector3~3_combout  = ( \cpu|cont|Selector9~4_combout  & ( \cpu|dp|alu_rf_i|Selector3~1_combout  & ( (\cpu|dp|alu_rf_i|Decoder0~0_combout  & !\cpu|cont|Selector11~3_combout ) ) ) ) # ( !\cpu|cont|Selector9~4_combout  & ( 
// \cpu|dp|alu_rf_i|Selector3~1_combout  & ( (!\cpu|cont|Selector11~3_combout  & (\cpu|dp|alu_rf_i|Decoder0~0_combout )) # (\cpu|cont|Selector11~3_combout  & ((\cpu|dp|alu_rf_i|Selector3~2_combout ))) ) ) ) # ( !\cpu|cont|Selector9~4_combout  & ( 
// !\cpu|dp|alu_rf_i|Selector3~1_combout  & ( (\cpu|dp|alu_rf_i|Selector3~2_combout  & \cpu|cont|Selector11~3_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector3~2_combout ),
	.datac(!\cpu|cont|Selector11~3_combout ),
	.datad(gnd),
	.datae(!\cpu|cont|Selector9~4_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector3~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector3~3 .lut_mask = 64'h0303000053535050;
defparam \cpu|dp|alu_rf_i|Selector3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector3~6 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector3~6_combout  = ( \cpu|cont|Selector11~3_combout  & ( \cpu|dp|alu_rf_i|Selector3~3_combout  & ( (!\cpu|cont|Selector8~1_combout  & \cpu|cont|Selector7~0_combout ) ) ) ) # ( !\cpu|cont|Selector11~3_combout  & ( 
// \cpu|dp|alu_rf_i|Selector3~3_combout  & ( (!\cpu|cont|Selector7~0_combout  & (\cpu|dp|alu_rf_i|Selector3~5_combout  & ((\cpu|cont|Selector10~1_combout )))) # (\cpu|cont|Selector7~0_combout  & (((!\cpu|cont|Selector8~1_combout )))) ) ) ) # ( 
// !\cpu|cont|Selector11~3_combout  & ( !\cpu|dp|alu_rf_i|Selector3~3_combout  & ( (\cpu|dp|alu_rf_i|Selector3~5_combout  & (\cpu|cont|Selector10~1_combout  & !\cpu|cont|Selector7~0_combout )) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector3~5_combout ),
	.datab(!\cpu|cont|Selector8~1_combout ),
	.datac(!\cpu|cont|Selector10~1_combout ),
	.datad(!\cpu|cont|Selector7~0_combout ),
	.datae(!\cpu|cont|Selector11~3_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector3~6 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector3~6 .lut_mask = 64'h0500000005CC00CC;
defparam \cpu|dp|alu_rf_i|Selector3~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[0] (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out [0] = ( \cpu|dp|alu_rf_i|alu_out [0] & ( (\reset~input_o  & ((!\cpu|dp|alu_rf_i|Selector2~0_combout ) # (\cpu|dp|alu_rf_i|Selector3~6_combout ))) ) ) # ( !\cpu|dp|alu_rf_i|alu_out [0] & ( (\cpu|dp|alu_rf_i|Selector3~6_combout  & 
// (\reset~input_o  & \cpu|dp|alu_rf_i|Selector2~0_combout )) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector3~6_combout ),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|alu_rf_i|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[0] .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[0] .lut_mask = 64'h000500050F050F05;
defparam \cpu|dp|alu_rf_i|alu_out[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N21
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux15~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux15~1_combout  = ( \cpu|cont|Decoder1~5_combout  & ( \cpu|dp|alu_rf_i|alu_out [0] & ( (((!\cpu|cont|state [6]) # (\cpu|cont|state [0])) # (\cpu|cont|state [7])) # (\cpu|cont|state [2]) ) ) ) # ( !\cpu|cont|Decoder1~5_combout  & 
// ( \cpu|dp|alu_rf_i|alu_out [0] ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [7]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|cont|Decoder1~5_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux15~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux15~1 .lut_mask = 64'h00000000FFFFF7FF;
defparam \cpu|dp|reg_write_src_mux|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N12
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux15~2 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux15~2_combout  = ( \mem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout  & ( ((\cpu|cont|Decoder1~6_combout ) # 
// (\cpu|dp|reg_write_src_mux|Mux15~1_combout )) # (\cpu|dp|reg_write_src_mux|Mux15~0_combout ) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout  & ( 
// (!\cpu|cont|Decoder1~6_combout  & (((\cpu|dp|reg_write_src_mux|Mux15~1_combout )) # (\cpu|dp|reg_write_src_mux|Mux15~0_combout ))) # (\cpu|cont|Decoder1~6_combout  & (((\mem|ram_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( 
// \mem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout  & ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~6_combout  & (((\cpu|dp|reg_write_src_mux|Mux15~1_combout )) # 
// (\cpu|dp|reg_write_src_mux|Mux15~0_combout ))) # (\cpu|cont|Decoder1~6_combout  & (((!\mem|ram_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout  & ( 
// !\mem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~6_combout  & ((\cpu|dp|reg_write_src_mux|Mux15~1_combout ) # (\cpu|dp|reg_write_src_mux|Mux15~0_combout ))) ) ) )

	.dataa(!\cpu|dp|reg_write_src_mux|Mux15~0_combout ),
	.datab(!\cpu|dp|reg_write_src_mux|Mux15~1_combout ),
	.datac(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\cpu|cont|Decoder1~6_combout ),
	.datae(!\mem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux15~2 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux15~2 .lut_mask = 64'h770077F0770F77FF;
defparam \cpu|dp|reg_write_src_mux|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y67_N17
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux15~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[9] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N3
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[10]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[10]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y68_N4
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[10] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N24
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~4 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~4_combout  = ( \cpu|dp|reg_file|RAM_rtl_1_bypass [10] & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( (\cpu|dp|reg_B_flopr|q~0_combout  & ((!\cpu|dp|reg_file|RAM~0_combout ) # 
// ((!\cpu|dp|reg_file|RAM~1_combout ) # (\cpu|dp|reg_file|RAM_rtl_1_bypass [9])))) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_1_bypass [10] & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [9] & 
// \cpu|dp|reg_B_flopr|q~0_combout ) ) ) ) # ( \cpu|dp|reg_file|RAM_rtl_1_bypass [10] & ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( (\cpu|dp|reg_file|RAM~0_combout  & (\cpu|dp|reg_file|RAM_rtl_1_bypass [9] & 
// (\cpu|dp|reg_file|RAM~1_combout  & \cpu|dp|reg_B_flopr|q~0_combout ))) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_1_bypass [10] & ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [9] & 
// \cpu|dp|reg_B_flopr|q~0_combout ) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM~0_combout ),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1_bypass [9]),
	.datac(!\cpu|dp|reg_file|RAM~1_combout ),
	.datad(!\cpu|dp|reg_B_flopr|q~0_combout ),
	.datae(!\cpu|dp|reg_file|RAM_rtl_1_bypass [10]),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~4 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~4 .lut_mask = 64'h00330001003300FB;
defparam \cpu|dp|reg_B_flopr|q~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y67_N26
dffeas \cpu|dp|reg_B_flopr|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N45
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~4 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~4_combout  = ( \cpu|dp|reg_B_flopr|q [0] & ( \cpu|dp|alu_rf_i|alu_out [0] & ( (!\cpu|cont|pc_src[1]~0_combout ) # (\cpu|dp|pc_counter_i|incremented_pc [0]) ) ) ) # ( !\cpu|dp|reg_B_flopr|q [0] & ( \cpu|dp|alu_rf_i|alu_out [0] & ( 
// (!\cpu|cont|pc_src[1]~0_combout  & (!\cpu|cont|pc_src[0]~2_combout )) # (\cpu|cont|pc_src[1]~0_combout  & ((\cpu|dp|pc_counter_i|incremented_pc [0]))) ) ) ) # ( \cpu|dp|reg_B_flopr|q [0] & ( !\cpu|dp|alu_rf_i|alu_out [0] & ( 
// (!\cpu|cont|pc_src[1]~0_combout  & (\cpu|cont|pc_src[0]~2_combout )) # (\cpu|cont|pc_src[1]~0_combout  & ((\cpu|dp|pc_counter_i|incremented_pc [0]))) ) ) ) # ( !\cpu|dp|reg_B_flopr|q [0] & ( !\cpu|dp|alu_rf_i|alu_out [0] & ( (\cpu|cont|pc_src[1]~0_combout 
//  & \cpu|dp|pc_counter_i|incremented_pc [0]) ) ) )

	.dataa(!\cpu|cont|pc_src[0]~2_combout ),
	.datab(!\cpu|cont|pc_src[1]~0_combout ),
	.datac(!\cpu|dp|pc_counter_i|incremented_pc [0]),
	.datad(gnd),
	.datae(!\cpu|dp|reg_B_flopr|q [0]),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~4 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~4 .lut_mask = 64'h030347478B8BCFCF;
defparam \cpu|dp|pc_flopenr|q~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y63_N47
dffeas \cpu|dp|pc_flopenr|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[0] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y63_N5
dffeas \cpu|dp|pc_counter_i|incremented_pc[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[1] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N0
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~5 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~5_combout  = ( \cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [1] ) ) # ( !\cpu|cont|pc_src[1]~0_combout  & ( (!\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|alu_rf_i|alu_out [1])) # (\cpu|cont|pc_src[0]~2_combout  
// & ((\cpu|dp|reg_B_flopr|q [1]))) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out [1]),
	.datab(!\cpu|cont|pc_src[0]~2_combout ),
	.datac(!\cpu|dp|pc_counter_i|incremented_pc [1]),
	.datad(!\cpu|dp|reg_B_flopr|q [1]),
	.datae(gnd),
	.dataf(!\cpu|cont|pc_src[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~5 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~5 .lut_mask = 64'h447744770F0F0F0F;
defparam \cpu|dp|pc_flopenr|q~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N2
dffeas \cpu|dp|pc_flopenr|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[1] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N18
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[1]~14 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[1]~14_combout  = ( \cpu|cont|WideOr7~0_combout  & ( (!\cpu|cont|state [2] & ((\cpu|dp|pc_flopenr|q [1]))) # (\cpu|cont|state [2] & (\cpu|dp|reg_A_flopr|q [1])) ) ) # ( !\cpu|cont|WideOr7~0_combout  & ( \cpu|dp|pc_flopenr|q 
// [1] ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(gnd),
	.datac(!\cpu|dp|reg_A_flopr|q [1]),
	.datad(!\cpu|dp|pc_flopenr|q [1]),
	.datae(gnd),
	.dataf(!\cpu|cont|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[1]~14 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[1]~14 .lut_mask = 64'h00FF00FF05AF05AF;
defparam \cpu|dp|alu_A_mux|mux2_output[1]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector20~6 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector20~6_combout  = ( \cpu|dp|alu_rf_i|Selector20~4_combout  & ( (\cpu|dp|alu_rf_i|Selector20~5_combout ) # (\cpu|dp|alu_rf_i|Selector12~0_combout ) ) ) # ( !\cpu|dp|alu_rf_i|Selector20~4_combout  & ( 
// (\cpu|dp|alu_A_mux|mux2_output[1]~14_combout  & \cpu|dp|alu_rf_i|Selector20~5_combout ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[1]~14_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|Selector12~0_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector20~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector20~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector20~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector20~6 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector20~6 .lut_mask = 64'h005500550FFF0FFF;
defparam \cpu|dp|alu_rf_i|Selector20~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N57
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector20~8 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector20~8_combout  = ( \cpu|dp|alu_rf_i|Add0~17_sumout  & ( (!\cpu|dp|alu_rf_i|Decoder0~0_combout  & (\cpu|dp|alu_A_mux|mux2_output[1]~14_combout  & (\cpu|dp|alu_rf_i|Selector20~1_combout ))) # (\cpu|dp|alu_rf_i|Decoder0~0_combout  & 
// ((!\cpu|dp|alu_A_mux|mux2_output[1]~14_combout  $ (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout )) # (\cpu|dp|alu_rf_i|Selector20~1_combout ))) ) ) # ( !\cpu|dp|alu_rf_i|Add0~17_sumout  & ( (!\cpu|dp|alu_rf_i|Decoder0~0_combout  & 
// (\cpu|dp|alu_A_mux|mux2_output[1]~14_combout  & (\cpu|dp|alu_rf_i|Selector20~1_combout ))) # (\cpu|dp|alu_rf_i|Decoder0~0_combout  & (!\cpu|dp|alu_rf_i|Selector20~1_combout  & (!\cpu|dp|alu_A_mux|mux2_output[1]~14_combout  $ 
// (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout )))) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[1]~14_combout ),
	.datab(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector20~1_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector20~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector20~8 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector20~8 .lut_mask = 64'h1424142417271727;
defparam \cpu|dp|alu_rf_i|Selector20~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector20~10 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector20~10_combout  = ( \cpu|dp|alu_rf_i|Add5~17_sumout  & ( \cpu|dp|alu_rf_i|Selector20~8_combout  & ( ((!\cpu|cont|Selector8~1_combout  & ((\cpu|dp|alu_rf_i|Selector20~2_combout ))) # (\cpu|cont|Selector8~1_combout  & 
// (\cpu|dp|alu_rf_i|Selector11~1_combout ))) # (\cpu|dp|alu_rf_i|Selector20~9_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|Add5~17_sumout  & ( \cpu|dp|alu_rf_i|Selector20~8_combout  & ( (\cpu|dp|alu_rf_i|Selector20~9_combout  & ((!\cpu|cont|Selector8~1_combout  & 
// ((!\cpu|dp|alu_rf_i|Selector20~2_combout ))) # (\cpu|cont|Selector8~1_combout  & (!\cpu|dp|alu_rf_i|Selector11~1_combout )))) ) ) ) # ( \cpu|dp|alu_rf_i|Add5~17_sumout  & ( !\cpu|dp|alu_rf_i|Selector20~8_combout  & ( (!\cpu|cont|Selector8~1_combout  & 
// ((\cpu|dp|alu_rf_i|Selector20~2_combout ))) # (\cpu|cont|Selector8~1_combout  & (\cpu|dp|alu_rf_i|Selector11~1_combout )) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector11~1_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector20~2_combout ),
	.datac(!\cpu|cont|Selector8~1_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector20~9_combout ),
	.datae(!\cpu|dp|alu_rf_i|Add5~17_sumout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector20~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector20~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector20~10 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector20~10 .lut_mask = 64'h0000353500CA35FF;
defparam \cpu|dp|alu_rf_i|Selector20~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector20~11 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector20~11_combout  = ( \cpu|dp|alu_rf_i|Add3~29_sumout  & ( ((\cpu|dp|alu_rf_i|Selector20~2_combout  & (!\cpu|cont|Selector8~1_combout  & \cpu|dp|alu_rf_i|ShiftLeft0~9_combout ))) # (\cpu|dp|alu_rf_i|Selector14~1_combout ) ) ) # ( 
// !\cpu|dp|alu_rf_i|Add3~29_sumout  & ( (\cpu|dp|alu_rf_i|Selector20~2_combout  & (!\cpu|cont|Selector8~1_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~9_combout  & !\cpu|dp|alu_rf_i|Selector14~1_combout ))) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector20~2_combout ),
	.datab(!\cpu|cont|Selector8~1_combout ),
	.datac(!\cpu|dp|alu_rf_i|ShiftLeft0~9_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector20~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector20~11 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector20~11 .lut_mask = 64'h0400040004FF04FF;
defparam \cpu|dp|alu_rf_i|Selector20~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector20~12 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector20~12_combout  = ( \cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ( \cpu|dp|alu_rf_i|Selector20~11_combout  ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ( \cpu|dp|alu_rf_i|Selector20~11_combout  ) ) # ( 
// \cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ( !\cpu|dp|alu_rf_i|Selector20~11_combout  & ( (\cpu|dp|alu_rf_i|Selector20~7_combout  & (((\cpu|dp|alu_rf_i|Selector20~6_combout  & \cpu|dp|alu_rf_i|Selector20~3_combout )) # 
// (\cpu|dp|alu_rf_i|Selector20~10_combout ))) ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ( !\cpu|dp|alu_rf_i|Selector20~11_combout  & ( (\cpu|dp|alu_rf_i|Selector20~10_combout  & \cpu|dp|alu_rf_i|Selector20~7_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector20~6_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector20~10_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector20~7_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector20~3_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector20~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector20~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector20~12 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector20~12 .lut_mask = 64'h03030307FFFFFFFF;
defparam \cpu|dp|alu_rf_i|Selector20~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[1] (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out [1] = ( \cpu|dp|alu_rf_i|alu_out [1] & ( (\reset~input_o  & ((!\cpu|dp|alu_rf_i|Selector2~0_combout ) # (\cpu|dp|alu_rf_i|Selector20~12_combout ))) ) ) # ( !\cpu|dp|alu_rf_i|alu_out [1] & ( (\reset~input_o  & 
// (\cpu|dp|alu_rf_i|Selector20~12_combout  & \cpu|dp|alu_rf_i|Selector2~0_combout )) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\cpu|dp|alu_rf_i|Selector20~12_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[1] .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[1] .lut_mask = 64'h0003000333033303;
defparam \cpu|dp|alu_rf_i|alu_out[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N42
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux14~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux14~1_combout  = ( \cpu|cont|state [2] & ( \cpu|dp|alu_rf_i|alu_out [1] ) ) # ( !\cpu|cont|state [2] & ( \cpu|dp|alu_rf_i|alu_out [1] & ( (((!\cpu|cont|Decoder1~5_combout ) # (!\cpu|cont|state [6])) # (\cpu|cont|state [7])) # 
// (\cpu|cont|state [0]) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [7]),
	.datac(!\cpu|cont|Decoder1~5_combout ),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|cont|state [2]),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux14~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux14~1 .lut_mask = 64'h00000000FFF7FFFF;
defparam \cpu|dp|reg_write_src_mux|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N51
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux14~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux14~0_combout  = ( \cpu|cont|Decoder1~5_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [1] & ( (!\cpu|cont|state [2] & (!\cpu|cont|state [7] & (\cpu|cont|state [6] & !\cpu|cont|state [0]))) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [7]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|cont|Decoder1~5_combout ),
	.dataf(!\cpu|dp|pc_counter_i|incremented_pc [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux14~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux14~0 .lut_mask = 64'h0000000000000800;
defparam \cpu|dp|reg_write_src_mux|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y74_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[1]~0_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y67_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[1]~0_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y67_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[1]~0_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y72_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[1]~0_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\mem|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N42
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a33~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0]) # 
// ((!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((\mem|ram_rtl_0|auto_generated|ram_block1a17~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a49~portadataout ))) 
// ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a33~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & (((!\mem|ram_rtl_0|auto_generated|address_reg_a [0]) # 
// (\mem|ram_rtl_0|auto_generated|ram_block1a17~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a49~portadataout  & (\mem|ram_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// \mem|ram_rtl_0|auto_generated|ram_block1a33~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & (((\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// \mem|ram_rtl_0|auto_generated|ram_block1a17~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & (((!\mem|ram_rtl_0|auto_generated|address_reg_a [0])) # (\mem|ram_rtl_0|auto_generated|ram_block1a49~portadataout ))) ) ) ) # ( 
// !\mem|ram_rtl_0|auto_generated|ram_block1a33~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout  & ( (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// ((\mem|ram_rtl_0|auto_generated|ram_block1a17~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a49~portadataout )))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|ram_block1a49~portadataout ),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datac(!\mem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\mem|ram_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N54
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux14~2 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux14~2_combout  = ( \mem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0_combout  & ( ((\cpu|dp|reg_write_src_mux|Mux14~0_combout ) # 
// (\cpu|cont|Decoder1~6_combout )) # (\cpu|dp|reg_write_src_mux|Mux14~1_combout ) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0_combout  & ( 
// (!\cpu|cont|Decoder1~6_combout  & (((\cpu|dp|reg_write_src_mux|Mux14~0_combout )) # (\cpu|dp|reg_write_src_mux|Mux14~1_combout ))) # (\cpu|cont|Decoder1~6_combout  & (((\mem|ram_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( 
// \mem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout  & ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~6_combout  & (((\cpu|dp|reg_write_src_mux|Mux14~0_combout )) # 
// (\cpu|dp|reg_write_src_mux|Mux14~1_combout ))) # (\cpu|cont|Decoder1~6_combout  & (((!\mem|ram_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout  & ( 
// !\mem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~6_combout  & ((\cpu|dp|reg_write_src_mux|Mux14~0_combout ) # (\cpu|dp|reg_write_src_mux|Mux14~1_combout ))) ) ) )

	.dataa(!\cpu|dp|reg_write_src_mux|Mux14~1_combout ),
	.datab(!\cpu|cont|Decoder1~6_combout ),
	.datac(!\cpu|dp|reg_write_src_mux|Mux14~0_combout ),
	.datad(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\mem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux14~2 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux14~2 .lut_mask = 64'h4C4C7F4C4C7F7F7F;
defparam \cpu|dp|reg_write_src_mux|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y67_N59
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux14~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N6
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[12]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[12]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[12]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y64_N7
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N12
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~1 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~1_combout  = ( \cpu|dp|reg_file|RAM_rtl_0_bypass [12] & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a1  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & ((!\cpu|dp|reg_file|RAM~2_combout ) # ((!\cpu|dp|reg_file|RAM~3_combout ) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [11])))) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_0_bypass [12] & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a1  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & \cpu|dp|reg_file|RAM_rtl_0_bypass [11]) ) ) ) # ( 
// \cpu|dp|reg_file|RAM_rtl_0_bypass [12] & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a1  & ( (\cpu|dp|reg_file|RAM~2_combout  & (\cpu|dp|reg_A_flopr|q~0_combout  & (\cpu|dp|reg_file|RAM_rtl_0_bypass [11] & \cpu|dp|reg_file|RAM~3_combout ))) ) ) 
// ) # ( !\cpu|dp|reg_file|RAM_rtl_0_bypass [12] & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a1  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & \cpu|dp|reg_file|RAM_rtl_0_bypass [11]) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM~2_combout ),
	.datab(!\cpu|dp|reg_A_flopr|q~0_combout ),
	.datac(!\cpu|dp|reg_file|RAM_rtl_0_bypass [11]),
	.datad(!\cpu|dp|reg_file|RAM~3_combout ),
	.datae(!\cpu|dp|reg_file|RAM_rtl_0_bypass [12]),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~1 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~1 .lut_mask = 64'h0303000103033323;
defparam \cpu|dp|reg_A_flopr|q~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N30
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q[1]~feeder (
// Equation(s):
// \cpu|dp|reg_A_flopr|q[1]~feeder_combout  = ( \cpu|dp|reg_A_flopr|q~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[1]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|dp|reg_A_flopr|q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y64_N32
dffeas \cpu|dp|reg_A_flopr|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N12
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[1]~0 (
// Equation(s):
// \cpu|dp|data_to_mem_store[1]~0_combout  = ( \cpu|dp|reg_A_flopr|q [1] & ( \cpu|cont|Decoder1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|dp|reg_A_flopr|q [1]),
	.dataf(!\cpu|cont|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[1]~0 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[1]~0 .lut_mask = 64'h000000000000FFFF;
defparam \cpu|dp|data_to_mem_store[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y65_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a65 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[1]~0_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a65 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y72_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a81 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[1]~0_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a81 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y73_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a97 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[1]~0_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a97 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y76_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a113 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[1]~0_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a113 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N48
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a97~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a113~portadataout  & ( ((!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a65~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mem|ram_rtl_0|auto_generated|ram_block1a81~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( 
// !\mem|ram_rtl_0|auto_generated|ram_block1a97~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a113~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & (\mem|ram_rtl_0|auto_generated|ram_block1a65~portadataout  & 
// ((!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ) # (\mem|ram_rtl_0|auto_generated|ram_block1a81~portadataout )))) ) ) ) 
// # ( \mem|ram_rtl_0|auto_generated|ram_block1a97~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a113~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q )) # 
// (\mem|ram_rtl_0|auto_generated|ram_block1a65~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\mem|ram_rtl_0|auto_generated|ram_block1a81~portadataout  & !\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\mem|ram_rtl_0|auto_generated|ram_block1a97~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a113~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a65~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mem|ram_rtl_0|auto_generated|ram_block1a81~portadataout ))))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|ram_block1a65~portadataout ),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\mem|ram_rtl_0|auto_generated|ram_block1a81~portadataout ),
	.datad(!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a97~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a113~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0 .lut_mask = 64'h470047CC473347FF;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N21
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|B_index_flopr|q~1 (
// Equation(s):
// \cpu|dp|instruction_reg_i|B_index_flopr|q~1_combout  = ( \cpu|cont|Decoder1~7_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout  & ( (\reset~input_o  & ((!\mem|ram_rtl_0|auto_generated|address_reg_a [2]) # 
// (\mem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0_combout ))) ) ) ) # ( !\cpu|cont|Decoder1~7_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout  & ( (\cpu|dp|instruction_reg_i|B_index_flopr|q [1] & \reset~input_o ) ) 
// ) ) # ( \cpu|cont|Decoder1~7_combout  & ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout  & ( (\mem|ram_rtl_0|auto_generated|address_reg_a [2] & (\reset~input_o  & \mem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0_combout )) ) 
// ) ) # ( !\cpu|cont|Decoder1~7_combout  & ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout  & ( (\cpu|dp|instruction_reg_i|B_index_flopr|q [1] & \reset~input_o ) ) ) )

	.dataa(!\cpu|dp|instruction_reg_i|B_index_flopr|q [1]),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\reset~input_o ),
	.datad(!\mem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0_combout ),
	.datae(!\cpu|cont|Decoder1~7_combout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|B_index_flopr|q~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~1 .extended_lut = "off";
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~1 .lut_mask = 64'h0505000305050C0F;
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y65_N29
dffeas \cpu|dp|instruction_reg_i|B_index_flopr|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|B_index_flopr|q~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|B_index_flopr|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[1] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N12
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~0 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~0_combout  = ( \cpu|dp|instruction_reg_i|B_index_flopr|q [3] & ( \cpu|dp|instruction_reg_i|B_index_flopr|q [2] & ( \reset~input_o  ) ) ) # ( !\cpu|dp|instruction_reg_i|B_index_flopr|q [3] & ( \cpu|dp|instruction_reg_i|B_index_flopr|q 
// [2] & ( \reset~input_o  ) ) ) # ( \cpu|dp|instruction_reg_i|B_index_flopr|q [3] & ( !\cpu|dp|instruction_reg_i|B_index_flopr|q [2] & ( \reset~input_o  ) ) ) # ( !\cpu|dp|instruction_reg_i|B_index_flopr|q [3] & ( !\cpu|dp|instruction_reg_i|B_index_flopr|q 
// [2] & ( (\reset~input_o  & ((\cpu|dp|instruction_reg_i|B_index_flopr|q [0]) # (\cpu|dp|instruction_reg_i|B_index_flopr|q [1]))) ) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\cpu|dp|instruction_reg_i|B_index_flopr|q [1]),
	.datad(!\cpu|dp|instruction_reg_i|B_index_flopr|q [0]),
	.datae(!\cpu|dp|instruction_reg_i|B_index_flopr|q [3]),
	.dataf(!\cpu|dp|instruction_reg_i|B_index_flopr|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~0 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~0 .lut_mask = 64'h0333333333333333;
defparam \cpu|dp|reg_B_flopr|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N46
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N12
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[20]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[20]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y62_N13
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N24
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~9 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~9_combout  = ( \cpu|dp|reg_file|RAM~1_combout  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a5  & ( (\cpu|dp|reg_B_flopr|q~0_combout  & (((!\cpu|dp|reg_file|RAM~0_combout  & \cpu|dp|reg_file|RAM_rtl_1_bypass [20])) # 
// (\cpu|dp|reg_file|RAM_rtl_1_bypass [19]))) ) ) ) # ( !\cpu|dp|reg_file|RAM~1_combout  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a5  & ( (\cpu|dp|reg_B_flopr|q~0_combout  & ((\cpu|dp|reg_file|RAM_rtl_1_bypass [20]) # 
// (\cpu|dp|reg_file|RAM_rtl_1_bypass [19]))) ) ) ) # ( \cpu|dp|reg_file|RAM~1_combout  & ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a5  & ( (\cpu|dp|reg_B_flopr|q~0_combout  & (\cpu|dp|reg_file|RAM_rtl_1_bypass [19] & 
// ((!\cpu|dp|reg_file|RAM_rtl_1_bypass [20]) # (\cpu|dp|reg_file|RAM~0_combout )))) ) ) ) # ( !\cpu|dp|reg_file|RAM~1_combout  & ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a5  & ( (\cpu|dp|reg_B_flopr|q~0_combout  & 
// (\cpu|dp|reg_file|RAM_rtl_1_bypass [19] & !\cpu|dp|reg_file|RAM_rtl_1_bypass [20])) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM~0_combout ),
	.datab(!\cpu|dp|reg_B_flopr|q~0_combout ),
	.datac(!\cpu|dp|reg_file|RAM_rtl_1_bypass [19]),
	.datad(!\cpu|dp|reg_file|RAM_rtl_1_bypass [20]),
	.datae(!\cpu|dp|reg_file|RAM~1_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~9 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~9 .lut_mask = 64'h0300030103330323;
defparam \cpu|dp|reg_B_flopr|q~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y64_N26
dffeas \cpu|dp|reg_B_flopr|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y63_N15
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector16~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector16~0_combout  = ( \cpu|dp|alu_rf_i|Selector14~4_combout  & ( (!\cpu|dp|alu_rf_i|Selector14~1_combout  & ((\cpu|dp|alu_rf_i|Add5~33_sumout ))) # (\cpu|dp|alu_rf_i|Selector14~1_combout  & (\cpu|dp|alu_rf_i|Add3~49_sumout )) ) ) # ( 
// !\cpu|dp|alu_rf_i|Selector14~4_combout  & ( (\cpu|dp|alu_rf_i|Add3~49_sumout  & \cpu|dp|alu_rf_i|Selector14~1_combout ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Add3~49_sumout ),
	.datab(!\cpu|dp|alu_rf_i|Add5~33_sumout ),
	.datac(gnd),
	.datad(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.datae(!\cpu|dp|alu_rf_i|Selector14~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector16~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector16~0 .lut_mask = 64'h0055335500553355;
defparam \cpu|dp|alu_rf_i|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector16~6 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector16~6_combout  = ( \cpu|dp|alu_B_mux|mux2_output[5]~8_combout  & ( (!\cpu|dp|alu_rf_i|Selector20~1_combout  & (\cpu|dp|alu_rf_i|Decoder0~0_combout  & ((!\cpu|dp|alu_A_mux|mux2_output[5]~8_combout )))) # 
// (\cpu|dp|alu_rf_i|Selector20~1_combout  & ((!\cpu|dp|alu_rf_i|Decoder0~0_combout ) # ((\cpu|dp|alu_rf_i|Add0~33_sumout )))) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[5]~8_combout  & ( (!\cpu|dp|alu_rf_i|Selector20~1_combout  & 
// (\cpu|dp|alu_rf_i|Decoder0~0_combout  & ((\cpu|dp|alu_A_mux|mux2_output[5]~8_combout )))) # (\cpu|dp|alu_rf_i|Selector20~1_combout  & ((!\cpu|dp|alu_rf_i|Decoder0~0_combout  & ((\cpu|dp|alu_A_mux|mux2_output[5]~8_combout ))) # 
// (\cpu|dp|alu_rf_i|Decoder0~0_combout  & (\cpu|dp|alu_rf_i|Add0~33_sumout )))) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector20~1_combout ),
	.datab(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datac(!\cpu|dp|alu_rf_i|Add0~33_sumout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[5]~8_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[5]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector16~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector16~6 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector16~6 .lut_mask = 64'h0167016767456745;
defparam \cpu|dp|alu_rf_i|Selector16~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector16~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector16~2_combout  = ( !\cpu|dp|alu_rf_i|Selector14~9_combout  & ( (!\cpu|dp|alu_rf_i|Selector14~7_combout  & (\cpu|dp|alu_B_mux|mux2_output[5]~8_combout  & ((!\cpu|dp|alu_rf_i|Selector14~8_combout ) # 
// ((\cpu|dp|alu_A_mux|mux2_output[5]~8_combout ))))) # (\cpu|dp|alu_rf_i|Selector14~7_combout  & ((((\cpu|dp|alu_rf_i|ShiftLeft0~9_combout ))))) ) ) # ( \cpu|dp|alu_rf_i|Selector14~9_combout  & ( ((!\cpu|dp|alu_rf_i|Selector14~7_combout  & 
// (!\cpu|dp|alu_rf_i|Selector14~8_combout  & (\cpu|dp|alu_rf_i|Selector16~6_combout ))) # (\cpu|dp|alu_rf_i|Selector14~7_combout  & (((\cpu|dp|alu_rf_i|ShiftLeft0~9_combout ))))) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector14~8_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[5]~8_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector16~6_combout ),
	.datad(!\cpu|dp|alu_rf_i|ShiftLeft0~9_combout ),
	.datae(!\cpu|dp|alu_rf_i|Selector14~9_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector14~7_combout ),
	.datag(!\cpu|dp|alu_A_mux|mux2_output[5]~8_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector16~2 .extended_lut = "on";
defparam \cpu|dp|alu_rf_i|Selector16~2 .lut_mask = 64'h23230A0A00FF00FF;
defparam \cpu|dp|alu_rf_i|Selector16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector16~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector16~1_combout  = ( \cpu|dp|alu_rf_i|Selector16~2_combout  & ( (((\cpu|dp|alu_rf_i|Selector17~2_combout  & \cpu|dp|alu_rf_i|ShiftLeft0~7_combout )) # (\cpu|dp|alu_rf_i|Selector16~0_combout )) # (\cpu|dp|alu_rf_i|Selector15~0_combout 
// ) ) ) # ( !\cpu|dp|alu_rf_i|Selector16~2_combout  & ( ((\cpu|dp|alu_rf_i|Selector17~2_combout  & \cpu|dp|alu_rf_i|ShiftLeft0~7_combout )) # (\cpu|dp|alu_rf_i|Selector16~0_combout ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector15~0_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector17~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector16~0_combout ),
	.datad(!\cpu|dp|alu_rf_i|ShiftLeft0~7_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector16~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector16~1 .lut_mask = 64'h0F3F0F3F5F7F5F7F;
defparam \cpu|dp|alu_rf_i|Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N15
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[5] (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out [5] = ( \cpu|dp|alu_rf_i|Selector2~0_combout  & ( (\cpu|dp|alu_rf_i|Selector16~1_combout  & \reset~input_o ) ) ) # ( !\cpu|dp|alu_rf_i|Selector2~0_combout  & ( (\cpu|dp|alu_rf_i|alu_out [5] & \reset~input_o ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector16~1_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|alu_out [5]),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[5] .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[5] .lut_mask = 64'h000F000F00550055;
defparam \cpu|dp|alu_rf_i|alu_out[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N30
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~9 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~9_combout  = ( \cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [5] ) ) # ( !\cpu|cont|pc_src[1]~0_combout  & ( (!\cpu|cont|pc_src[0]~2_combout  & ((\cpu|dp|alu_rf_i|alu_out [5]))) # 
// (\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|reg_B_flopr|q [5])) ) )

	.dataa(!\cpu|dp|pc_counter_i|incremented_pc [5]),
	.datab(!\cpu|cont|pc_src[0]~2_combout ),
	.datac(!\cpu|dp|reg_B_flopr|q [5]),
	.datad(!\cpu|dp|alu_rf_i|alu_out [5]),
	.datae(gnd),
	.dataf(!\cpu|cont|pc_src[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~9 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~9 .lut_mask = 64'h03CF03CF55555555;
defparam \cpu|dp|pc_flopenr|q~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y64_N32
dffeas \cpu|dp|pc_flopenr|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[5] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y63_N17
dffeas \cpu|dp|pc_counter_i|incremented_pc[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[5] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y65_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[5]~12_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\mem|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y56_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[5]~12_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y54_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[5]~12_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y56_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[5]~12_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y62_N0
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a37~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a53~portadataout  & ( 
// ((!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\mem|ram_rtl_0|auto_generated|ram_block1a21~portadataout )))) # 
// (\mem|ram_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a37~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a53~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout  & ((!\mem|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\mem|ram_rtl_0|auto_generated|address_reg_a [1]) # 
// (\mem|ram_rtl_0|auto_generated|ram_block1a21~portadataout )))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|ram_block1a37~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a53~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\mem|ram_rtl_0|auto_generated|address_reg_a [1])) # (\mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((\mem|ram_rtl_0|auto_generated|ram_block1a21~portadataout  & !\mem|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a37~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a53~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\mem|ram_rtl_0|auto_generated|ram_block1a21~portadataout ))))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\mem|ram_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datad(!\mem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h470047CC473347FF;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y62_N24
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux10~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux10~1_combout  = ( \mem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout  & ( (!\cpu|cont|state [7] & (!\cpu|cont|Decoder1~6_combout  & 
// !\cpu|cont|state [0])) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~6_combout  & (((!\cpu|cont|state [7] & !\cpu|cont|state 
// [0])))) # (\cpu|cont|Decoder1~6_combout  & (\mem|ram_rtl_0|auto_generated|address_reg_a [2])) ) ) ) # ( \mem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0_combout  & ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout  & ( 
// (!\cpu|cont|Decoder1~6_combout  & (((!\cpu|cont|state [7] & !\cpu|cont|state [0])))) # (\cpu|cont|Decoder1~6_combout  & (!\mem|ram_rtl_0|auto_generated|address_reg_a [2])) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0_combout  & ( 
// !\mem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout  & ( ((!\cpu|cont|state [7] & !\cpu|cont|state [0])) # (\cpu|cont|Decoder1~6_combout ) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\cpu|cont|state [7]),
	.datac(!\cpu|cont|Decoder1~6_combout ),
	.datad(!\cpu|cont|state [0]),
	.datae(!\mem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0_combout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux10~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux10~1 .lut_mask = 64'hCF0FCA0AC505C000;
defparam \cpu|dp|reg_write_src_mux|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N42
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux10~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux10~0_combout  = ( \cpu|dp|reg_write_src_mux|Mux10~1_combout  & ( \cpu|dp|alu_rf_i|alu_out [5] & ( (!\cpu|cont|Decoder1~6_combout  & ((!\cpu|dp|reg_write_src_mux|Mux11~2_combout ) # ((!\cpu|cont|Decoder1~5_combout ) # 
// (\cpu|dp|pc_counter_i|incremented_pc [5])))) ) ) ) # ( !\cpu|dp|reg_write_src_mux|Mux10~1_combout  & ( \cpu|dp|alu_rf_i|alu_out [5] ) ) # ( \cpu|dp|reg_write_src_mux|Mux10~1_combout  & ( !\cpu|dp|alu_rf_i|alu_out [5] & ( (!\cpu|cont|Decoder1~6_combout  & 
// (\cpu|dp|reg_write_src_mux|Mux11~2_combout  & (\cpu|dp|pc_counter_i|incremented_pc [5] & \cpu|cont|Decoder1~5_combout ))) ) ) ) # ( !\cpu|dp|reg_write_src_mux|Mux10~1_combout  & ( !\cpu|dp|alu_rf_i|alu_out [5] & ( \cpu|cont|Decoder1~6_combout  ) ) )

	.dataa(!\cpu|cont|Decoder1~6_combout ),
	.datab(!\cpu|dp|reg_write_src_mux|Mux11~2_combout ),
	.datac(!\cpu|dp|pc_counter_i|incremented_pc [5]),
	.datad(!\cpu|cont|Decoder1~5_combout ),
	.datae(!\cpu|dp|reg_write_src_mux|Mux10~1_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux10~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux10~0 .lut_mask = 64'h55550002FFFFAA8A;
defparam \cpu|dp|reg_write_src_mux|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N43
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N45
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[20]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[20]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y61_N47
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N12
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~13 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~13_combout  = ( \cpu|dp|reg_file|RAM~2_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a5  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & (((\cpu|dp|reg_file|RAM_rtl_0_bypass [20] & !\cpu|dp|reg_file|RAM~3_combout )) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [19]))) ) ) ) # ( !\cpu|dp|reg_file|RAM~2_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a5  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & ((\cpu|dp|reg_file|RAM_rtl_0_bypass [20]) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [19]))) ) ) ) # ( \cpu|dp|reg_file|RAM~2_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a5  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [19] & (\cpu|dp|reg_A_flopr|q~0_combout  & 
// ((!\cpu|dp|reg_file|RAM_rtl_0_bypass [20]) # (\cpu|dp|reg_file|RAM~3_combout )))) ) ) ) # ( !\cpu|dp|reg_file|RAM~2_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a5  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [19] & 
// (!\cpu|dp|reg_file|RAM_rtl_0_bypass [20] & \cpu|dp|reg_A_flopr|q~0_combout )) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [19]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_0_bypass [20]),
	.datac(!\cpu|dp|reg_A_flopr|q~0_combout ),
	.datad(!\cpu|dp|reg_file|RAM~3_combout ),
	.datae(!\cpu|dp|reg_file|RAM~2_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~13 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~13 .lut_mask = 64'h0404040507070705;
defparam \cpu|dp|reg_A_flopr|q~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y61_N14
dffeas \cpu|dp|reg_A_flopr|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N9
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[5]~12 (
// Equation(s):
// \cpu|dp|data_to_mem_store[5]~12_combout  = ( \cpu|cont|Decoder1~0_combout  & ( \cpu|dp|reg_A_flopr|q [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|reg_A_flopr|q [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[5]~12 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[5]~12 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu|dp|data_to_mem_store[5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y61_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a117 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[5]~12_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a117 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y60_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a69 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[5]~12_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y58_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a101 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[5]~12_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a101 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y73_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a85 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[5]~12_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a85 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y62_N54
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a101~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a85~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\mem|ram_rtl_0|auto_generated|ram_block1a69~portadataout ) # (\mem|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((!\mem|ram_rtl_0|auto_generated|address_reg_a [1])) # (\mem|ram_rtl_0|auto_generated|ram_block1a117~portadataout ))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a101~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a85~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & \mem|ram_rtl_0|auto_generated|ram_block1a69~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((!\mem|ram_rtl_0|auto_generated|address_reg_a [1])) # (\mem|ram_rtl_0|auto_generated|ram_block1a117~portadataout ))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|ram_block1a101~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a85~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\mem|ram_rtl_0|auto_generated|ram_block1a69~portadataout ) # (\mem|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a117~portadataout  & (\mem|ram_rtl_0|auto_generated|address_reg_a [1]))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a101~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a85~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & \mem|ram_rtl_0|auto_generated|ram_block1a69~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a117~portadataout  & (\mem|ram_rtl_0|auto_generated|address_reg_a [1]))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|ram_block1a117~portadataout ),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\mem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\mem|ram_rtl_0|auto_generated|ram_block1a69~portadataout ),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a101~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a85~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y62_N30
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [2]) # 
// (\mem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0_combout ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout  & ( (\mem|ram_rtl_0|auto_generated|address_reg_a [2] & 
// \mem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(!\mem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\mem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h00330033CCFFCCFF;
defparam \mem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y62_N32
dffeas \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|instruction_reg_i|op_code_flopr|q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[1] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y62_N21
cyclonev_lcell_comb \cpu|cont|Selector11~2 (
// Equation(s):
// \cpu|cont|Selector11~2_combout  = ( \cpu|cont|state [1] & ( (!\cpu|dp|instruction_reg_i|op_code_flopr|q [1] & ((!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1]) # (\cpu|dp|instruction_reg_i|op_code_flopr|q [0]))) ) ) # ( !\cpu|cont|state [1] & ( 
// !\cpu|dp|instruction_reg_i|op_code_flopr|q [1] ) )

	.dataa(!\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.datab(gnd),
	.datac(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1]),
	.datad(!\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector11~2 .extended_lut = "off";
defparam \cpu|cont|Selector11~2 .lut_mask = 64'hAAAAAAAAA0AAA0AA;
defparam \cpu|cont|Selector11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N48
cyclonev_lcell_comb \cpu|cont|Selector11~3 (
// Equation(s):
// \cpu|cont|Selector11~3_combout  = ( \cpu|cont|Selector9~1_combout  & ( (!\cpu|cont|state [6] & !\cpu|cont|Selector11~2_combout ) ) ) # ( !\cpu|cont|Selector9~1_combout  & ( (\cpu|cont|Selector12~0_combout  & !\cpu|cont|state [6]) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|Selector12~0_combout ),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|Selector11~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector11~3 .extended_lut = "off";
defparam \cpu|cont|Selector11~3 .lut_mask = 64'h30303030F000F000;
defparam \cpu|cont|Selector11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N39
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector14~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector14~4_combout  = ( \cpu|dp|alu_rf_i|Selector14~3_combout  & ( (!\cpu|cont|Selector11~3_combout  & \cpu|cont|Selector8~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|Selector11~3_combout ),
	.datad(!\cpu|cont|Selector8~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector14~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector14~4 .lut_mask = 64'h0000000000F000F0;
defparam \cpu|dp|alu_rf_i|Selector14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector15~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector15~2_combout  = ( \cpu|dp|alu_rf_i|Selector14~6_combout  & ( (!\cpu|dp|alu_rf_i|Selector14~4_combout  & (!\cpu|dp|alu_rf_i|Selector14~7_combout  & !\cpu|dp|alu_rf_i|Selector14~1_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|Selector14~4_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector14~7_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector14~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector15~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector15~2 .lut_mask = 64'h00000000C000C000;
defparam \cpu|dp|alu_rf_i|Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector15~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector15~4_combout  = ( \cpu|dp|alu_rf_i|ShiftLeft0~6_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~4_combout  & ( (!\cpu|dp|alu_rf_i|Selector14~4_combout  & (!\cpu|dp|alu_rf_i|Selector14~1_combout  & (!\cpu|dp|alu_rf_i|Selector14~7_combout  
// $ (\cpu|dp|alu_rf_i|Selector14~6_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|ShiftLeft0~6_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~4_combout  & ( (!\cpu|dp|alu_rf_i|Selector14~7_combout  & (!\cpu|dp|alu_rf_i|Selector14~4_combout  & 
// (!\cpu|dp|alu_rf_i|Selector14~1_combout  & !\cpu|dp|alu_rf_i|Selector14~6_combout ))) ) ) ) # ( \cpu|dp|alu_rf_i|ShiftLeft0~6_combout  & ( !\cpu|dp|alu_rf_i|ShiftLeft0~4_combout  & ( (\cpu|dp|alu_rf_i|Selector14~7_combout  & 
// (!\cpu|dp|alu_rf_i|Selector14~4_combout  & (!\cpu|dp|alu_rf_i|Selector14~1_combout  & \cpu|dp|alu_rf_i|Selector14~6_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector14~7_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector14~4_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector14~6_combout ),
	.datae(!\cpu|dp|alu_rf_i|ShiftLeft0~6_combout ),
	.dataf(!\cpu|dp|alu_rf_i|ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector15~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector15~4 .lut_mask = 64'h0000004080008040;
defparam \cpu|dp|alu_rf_i|Selector15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector15~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector15~3_combout  = ( \cpu|dp|alu_A_mux|mux2_output[6]~9_combout  & ( \cpu|dp|alu_rf_i|Selector14~8_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[6]~9_combout  & !\cpu|dp|alu_rf_i|Selector14~9_combout ) ) ) ) # ( 
// \cpu|dp|alu_A_mux|mux2_output[6]~9_combout  & ( !\cpu|dp|alu_rf_i|Selector14~8_combout  & ( (!\cpu|dp|alu_rf_i|Selector14~9_combout  & (\cpu|dp|alu_B_mux|mux2_output[6]~9_combout )) # (\cpu|dp|alu_rf_i|Selector14~9_combout  & 
// ((\cpu|dp|alu_rf_i|Selector12~0_combout ))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[6]~9_combout  & ( !\cpu|dp|alu_rf_i|Selector14~8_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[6]~9_combout  & ((!\cpu|dp|alu_rf_i|Selector14~9_combout ) # 
// (\cpu|dp|alu_rf_i|Selector12~0_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[6]~9_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector12~0_combout ),
	.datac(gnd),
	.datad(!\cpu|dp|alu_rf_i|Selector14~9_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[6]~9_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector14~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector15~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector15~3 .lut_mask = 64'h5511553300005500;
defparam \cpu|dp|alu_rf_i|Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector15~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector15~1_combout  = ( \cpu|dp|alu_B_mux|mux2_output[6]~9_combout  & ( (\cpu|dp|alu_rf_i|Selector14~10_combout  & ((!\cpu|dp|alu_rf_i|Selector20~1_combout  & ((!\cpu|dp|alu_A_mux|mux2_output[6]~9_combout ))) # 
// (\cpu|dp|alu_rf_i|Selector20~1_combout  & (\cpu|dp|alu_rf_i|Add0~37_sumout )))) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[6]~9_combout  & ( (\cpu|dp|alu_rf_i|Selector14~10_combout  & ((!\cpu|dp|alu_rf_i|Selector20~1_combout  & 
// ((\cpu|dp|alu_A_mux|mux2_output[6]~9_combout ))) # (\cpu|dp|alu_rf_i|Selector20~1_combout  & (\cpu|dp|alu_rf_i|Add0~37_sumout )))) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector20~1_combout ),
	.datab(!\cpu|dp|alu_rf_i|Add0~37_sumout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[6]~9_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector14~10_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[6]~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector15~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector15~1 .lut_mask = 64'h001B00B1001B00B1;
defparam \cpu|dp|alu_rf_i|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector15~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector15~5_combout  = ( \cpu|dp|alu_rf_i|Add5~37_sumout  & ( (!\cpu|dp|alu_rf_i|Selector14~1_combout  & (\cpu|dp|alu_rf_i|Selector14~4_combout )) # (\cpu|dp|alu_rf_i|Selector14~1_combout  & ((\cpu|dp|alu_rf_i|Add3~53_sumout ))) ) ) # ( 
// !\cpu|dp|alu_rf_i|Add5~37_sumout  & ( (\cpu|dp|alu_rf_i|Selector14~1_combout  & \cpu|dp|alu_rf_i|Add3~53_sumout ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|Selector14~4_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.datad(!\cpu|dp|alu_rf_i|Add3~53_sumout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add5~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector15~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector15~5 .lut_mask = 64'h000F000F303F303F;
defparam \cpu|dp|alu_rf_i|Selector15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector15~6 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector15~6_combout  = ( \cpu|dp|alu_rf_i|Selector15~5_combout  ) # ( !\cpu|dp|alu_rf_i|Selector15~5_combout  & ( ((\cpu|dp|alu_rf_i|Selector15~2_combout  & ((\cpu|dp|alu_rf_i|Selector15~1_combout ) # 
// (\cpu|dp|alu_rf_i|Selector15~3_combout )))) # (\cpu|dp|alu_rf_i|Selector15~4_combout ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector15~2_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector15~4_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector15~3_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector15~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector15~6 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector15~6 .lut_mask = 64'h37773777FFFFFFFF;
defparam \cpu|dp|alu_rf_i|Selector15~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[6] (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out [6] = ( \cpu|dp|alu_rf_i|Selector2~0_combout  & ( (\cpu|dp|alu_rf_i|Selector15~6_combout  & \reset~input_o ) ) ) # ( !\cpu|dp|alu_rf_i|Selector2~0_combout  & ( (\cpu|dp|alu_rf_i|alu_out [6] & \reset~input_o ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector15~6_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|alu_out [6]),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[6] .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[6] .lut_mask = 64'h000F000F00550055;
defparam \cpu|dp|alu_rf_i|alu_out[6] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y59_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a102 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[6]~11_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a102 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y63_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a118 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[6]~11_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a118 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y55_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[6]~11_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y53_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a86 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[6]~11_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a86 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N24
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a70~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a86~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [1]) # 
// ((!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a102~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\mem|ram_rtl_0|auto_generated|ram_block1a118~portadataout 
// )))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a70~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a86~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a102~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\mem|ram_rtl_0|auto_generated|address_reg_a [1]) # ((\mem|ram_rtl_0|auto_generated|ram_block1a118~portadataout )))) ) ) ) # 
// ( \mem|ram_rtl_0|auto_generated|ram_block1a70~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a86~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\mem|ram_rtl_0|auto_generated|address_reg_a [1]) # 
// ((\mem|ram_rtl_0|auto_generated|ram_block1a102~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mem|ram_rtl_0|auto_generated|ram_block1a118~portadataout )))) ) ) ) # ( 
// !\mem|ram_rtl_0|auto_generated|ram_block1a70~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a86~portadataout  & ( (\mem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a102~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\mem|ram_rtl_0|auto_generated|ram_block1a118~portadataout ))))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\mem|ram_rtl_0|auto_generated|ram_block1a102~portadataout ),
	.datad(!\mem|ram_rtl_0|auto_generated|ram_block1a118~portadataout ),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a70~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a86~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0 .lut_mask = 64'h02138A9B4657CEDF;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N33
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux9~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux9~1_combout  = ( \mem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout  & ( (!\cpu|cont|state [7] & (!\cpu|cont|state [0] & 
// !\cpu|cont|Decoder1~6_combout )) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~6_combout  & (!\cpu|cont|state [7] & 
// (!\cpu|cont|state [0]))) # (\cpu|cont|Decoder1~6_combout  & (((!\mem|ram_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout  & ( 
// !\mem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~6_combout  & (!\cpu|cont|state [7] & (!\cpu|cont|state [0]))) # (\cpu|cont|Decoder1~6_combout  & (((\mem|ram_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( 
// !\mem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout  & ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout  & ( ((!\cpu|cont|state [7] & !\cpu|cont|state [0])) # (\cpu|cont|Decoder1~6_combout ) ) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|Decoder1~6_combout ),
	.datad(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\mem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux9~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux9~1 .lut_mask = 64'h8F8F808F8F808080;
defparam \cpu|dp|reg_write_src_mux|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N54
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux9~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux9~0_combout  = ( \cpu|cont|Decoder1~5_combout  & ( \cpu|dp|reg_write_src_mux|Mux9~1_combout  & ( (!\cpu|cont|Decoder1~6_combout  & ((!\cpu|dp|reg_write_src_mux|Mux11~2_combout  & (\cpu|dp|alu_rf_i|alu_out [6])) # 
// (\cpu|dp|reg_write_src_mux|Mux11~2_combout  & ((\cpu|dp|pc_counter_i|incremented_pc [6]))))) ) ) ) # ( !\cpu|cont|Decoder1~5_combout  & ( \cpu|dp|reg_write_src_mux|Mux9~1_combout  & ( (\cpu|dp|alu_rf_i|alu_out [6] & !\cpu|cont|Decoder1~6_combout ) ) ) ) # 
// ( \cpu|cont|Decoder1~5_combout  & ( !\cpu|dp|reg_write_src_mux|Mux9~1_combout  & ( (\cpu|cont|Decoder1~6_combout ) # (\cpu|dp|alu_rf_i|alu_out [6]) ) ) ) # ( !\cpu|cont|Decoder1~5_combout  & ( !\cpu|dp|reg_write_src_mux|Mux9~1_combout  & ( 
// (\cpu|cont|Decoder1~6_combout ) # (\cpu|dp|alu_rf_i|alu_out [6]) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out [6]),
	.datab(!\cpu|dp|reg_write_src_mux|Mux11~2_combout ),
	.datac(!\cpu|cont|Decoder1~6_combout ),
	.datad(!\cpu|dp|pc_counter_i|incremented_pc [6]),
	.datae(!\cpu|cont|Decoder1~5_combout ),
	.dataf(!\cpu|dp|reg_write_src_mux|Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux9~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux9~0 .lut_mask = 64'h5F5F5F5F50504070;
defparam \cpu|dp|reg_write_src_mux|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N55
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N57
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[22]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[22]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y64_N59
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N0
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~12 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~12_combout  = ( \cpu|dp|reg_file|RAM~3_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a6  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & (((!\cpu|dp|reg_file|RAM~2_combout  & \cpu|dp|reg_file|RAM_rtl_0_bypass [22])) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [21]))) ) ) ) # ( !\cpu|dp|reg_file|RAM~3_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a6  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & ((\cpu|dp|reg_file|RAM_rtl_0_bypass [22]) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [21]))) ) ) ) # ( \cpu|dp|reg_file|RAM~3_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a6  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [21] & (\cpu|dp|reg_A_flopr|q~0_combout  & 
// ((!\cpu|dp|reg_file|RAM_rtl_0_bypass [22]) # (\cpu|dp|reg_file|RAM~2_combout )))) ) ) ) # ( !\cpu|dp|reg_file|RAM~3_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a6  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [21] & 
// (\cpu|dp|reg_A_flopr|q~0_combout  & !\cpu|dp|reg_file|RAM_rtl_0_bypass [22])) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [21]),
	.datab(!\cpu|dp|reg_A_flopr|q~0_combout ),
	.datac(!\cpu|dp|reg_file|RAM~2_combout ),
	.datad(!\cpu|dp|reg_file|RAM_rtl_0_bypass [22]),
	.datae(!\cpu|dp|reg_file|RAM~3_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~12 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~12 .lut_mask = 64'h1100110111331131;
defparam \cpu|dp|reg_A_flopr|q~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y64_N2
dffeas \cpu|dp|reg_A_flopr|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y61_N48
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[6]~11 (
// Equation(s):
// \cpu|dp|data_to_mem_store[6]~11_combout  = ( \cpu|dp|reg_A_flopr|q [6] & ( \cpu|cont|Decoder1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|dp|reg_A_flopr|q [6]),
	.dataf(!\cpu|cont|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[6]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[6]~11 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[6]~11 .lut_mask = 64'h000000000000FFFF;
defparam \cpu|dp|data_to_mem_store[6]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y58_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[6]~11_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y62_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[6]~11_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\mem|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y62_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[6]~11_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y53_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[6]~11_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y62_N33
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a22~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a38~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q 
//  & (((\mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a [1]))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\mem|ram_rtl_0|auto_generated|address_reg_a [1]) # 
// ((\mem|ram_rtl_0|auto_generated|ram_block1a54~portadataout )))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a22~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a38~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a [1]))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\mem|ram_rtl_0|auto_generated|address_reg_a [1] & (\mem|ram_rtl_0|auto_generated|ram_block1a54~portadataout ))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|ram_block1a22~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a38~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((!\mem|ram_rtl_0|auto_generated|address_reg_a [1]) # ((\mem|ram_rtl_0|auto_generated|ram_block1a54~portadataout )))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a22~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a38~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\mem|ram_rtl_0|auto_generated|address_reg_a [1] & (\mem|ram_rtl_0|auto_generated|ram_block1a54~portadataout ))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\mem|ram_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.datad(!\mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h018945CD23AB67EF;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N21
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout  & ( (\mem|ram_rtl_0|auto_generated|address_reg_a [2]) # 
// (\mem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout  & ( (\mem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout  & 
// !\mem|ram_rtl_0|auto_generated|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout ),
	.datad(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\mem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \mem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y63_N23
dffeas \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|instruction_reg_i|op_code_flopr|q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N48
cyclonev_lcell_comb \cpu|cont|Selector10~0 (
// Equation(s):
// \cpu|cont|Selector10~0_combout  = ( \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2] & ( \cpu|cont|state [1] & ( ((!\cpu|cont|Decoder1~4_combout ) # (!\cpu|cont|Selector9~0_combout )) # (\cpu|dp|instruction_reg_i|op_code_flopr|q [2]) ) ) ) # ( 
// !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2] & ( \cpu|cont|state [1] & ( (\cpu|dp|instruction_reg_i|op_code_flopr|q [2] & (\cpu|cont|Decoder1~4_combout  & \cpu|cont|Selector9~0_combout )) ) ) ) # ( \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2] & 
// ( !\cpu|cont|state [1] & ( ((!\cpu|cont|Selector11~1_combout  & ((!\cpu|cont|Decoder1~4_combout ) # (!\cpu|cont|Selector9~0_combout )))) # (\cpu|dp|instruction_reg_i|op_code_flopr|q [2]) ) ) ) # ( !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2] & ( 
// !\cpu|cont|state [1] & ( (\cpu|dp|instruction_reg_i|op_code_flopr|q [2] & (((\cpu|cont|Decoder1~4_combout  & \cpu|cont|Selector9~0_combout )) # (\cpu|cont|Selector11~1_combout ))) ) ) )

	.dataa(!\cpu|dp|instruction_reg_i|op_code_flopr|q [2]),
	.datab(!\cpu|cont|Decoder1~4_combout ),
	.datac(!\cpu|cont|Selector9~0_combout ),
	.datad(!\cpu|cont|Selector11~1_combout ),
	.datae(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]),
	.dataf(!\cpu|cont|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector10~0 .extended_lut = "off";
defparam \cpu|cont|Selector10~0 .lut_mask = 64'h0155FD550101FDFD;
defparam \cpu|cont|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N0
cyclonev_lcell_comb \cpu|cont|Selector10~1 (
// Equation(s):
// \cpu|cont|Selector10~1_combout  = ( \cpu|cont|Selector9~1_combout  & ( (!\cpu|cont|state [6] & \cpu|cont|Selector10~0_combout ) ) ) # ( !\cpu|cont|Selector9~1_combout  & ( (!\cpu|cont|state [6] & \cpu|cont|Selector12~0_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|Selector10~0_combout ),
	.datad(!\cpu|cont|Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector10~1 .extended_lut = "off";
defparam \cpu|cont|Selector10~1 .lut_mask = 64'h00CC00CC0C0C0C0C;
defparam \cpu|cont|Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector14~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector14~1_combout  = ( \cpu|dp|alu_rf_i|Selector14~0_combout  & ( \cpu|cont|Selector10~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|cont|Selector10~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector14~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector14~1 .lut_mask = 64'h0000000000FF00FF;
defparam \cpu|dp|alu_rf_i|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N57
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector12~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector12~5_combout  = ( !\cpu|dp|alu_rf_i|Selector14~1_combout  & ( !\cpu|cont|Selector8~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|Selector8~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector12~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector12~5 .lut_mask = 64'hF0F0F0F000000000;
defparam \cpu|dp|alu_rf_i|Selector12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N51
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector11~9 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector11~9_combout  = ( \cpu|dp|alu_rf_i|Selector12~6_combout  & ( ((\cpu|dp|alu_rf_i|Add3~37_sumout  & \cpu|dp|alu_rf_i|Selector14~1_combout )) # (\cpu|dp|alu_B_mux|mux2_output[2]~12_combout ) ) ) # ( 
// !\cpu|dp|alu_rf_i|Selector12~6_combout  & ( (\cpu|dp|alu_rf_i|Add3~37_sumout  & \cpu|dp|alu_rf_i|Selector14~1_combout ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Add3~37_sumout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout ),
	.datac(gnd),
	.datad(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector12~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector11~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector11~9 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector11~9 .lut_mask = 64'h0055005533773377;
defparam \cpu|dp|alu_rf_i|Selector11~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector11~7 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector11~7_combout  = ( \cpu|dp|alu_A_mux|mux2_output[10]~2_combout  & ( \cpu|dp|alu_rf_i|Selector20~1_combout  & ( (!\cpu|dp|alu_rf_i|Decoder0~0_combout ) # (\cpu|dp|alu_rf_i|Add0~53_sumout ) ) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[10]~2_combout  & ( \cpu|dp|alu_rf_i|Selector20~1_combout  & ( (!\cpu|dp|alu_rf_i|Decoder0~0_combout  & (\cpu|dp|alu_B_mux|mux2_output[10]~2_combout )) # (\cpu|dp|alu_rf_i|Decoder0~0_combout  & 
// ((\cpu|dp|alu_rf_i|Add0~53_sumout ))) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[10]~2_combout  & ( !\cpu|dp|alu_rf_i|Selector20~1_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[10]~2_combout  & \cpu|dp|alu_rf_i|Decoder0~0_combout ) ) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[10]~2_combout  & ( !\cpu|dp|alu_rf_i|Selector20~1_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[10]~2_combout  & \cpu|dp|alu_rf_i|Decoder0~0_combout ) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[10]~2_combout ),
	.datab(!\cpu|dp|alu_rf_i|Add0~53_sumout ),
	.datac(gnd),
	.datad(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[10]~2_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector11~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector11~7 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector11~7 .lut_mask = 64'h005500AA5533FF33;
defparam \cpu|dp|alu_rf_i|Selector11~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector11~6 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector11~6_combout  = ( \cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & ( \cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & ( (\cpu|dp|alu_rf_i|Selector11~5_combout  & \cpu|dp|alu_rf_i|ShiftLeft0~4_combout ) ) ) ) # ( 
// !\cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & ( \cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & ( (\cpu|dp|alu_rf_i|Selector11~5_combout  & \cpu|dp|alu_rf_i|ShiftLeft0~4_combout ) ) ) ) # ( \cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & ( 
// !\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & ( (\cpu|dp|alu_rf_i|Selector11~5_combout  & \cpu|dp|alu_rf_i|ShiftLeft0~6_combout ) ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & ( 
// (\cpu|dp|alu_rf_i|Selector11~5_combout  & \cpu|dp|alu_rf_i|ShiftLeft0~5_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector11~5_combout ),
	.datab(!\cpu|dp|alu_rf_i|ShiftLeft0~4_combout ),
	.datac(!\cpu|dp|alu_rf_i|ShiftLeft0~5_combout ),
	.datad(!\cpu|dp|alu_rf_i|ShiftLeft0~6_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector11~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector11~6 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector11~6 .lut_mask = 64'h0505005511111111;
defparam \cpu|dp|alu_rf_i|Selector11~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector11~8 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector11~8_combout  = ( \cpu|dp|alu_rf_i|Selector11~3_combout  & ( \cpu|dp|alu_B_mux|mux2_output[10]~2_combout  & ( (!\cpu|dp|alu_rf_i|Selector11~2_combout ) # (\cpu|dp|alu_A_mux|mux2_output[10]~2_combout ) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|Selector11~3_combout  & ( \cpu|dp|alu_B_mux|mux2_output[10]~2_combout  & ( (!\cpu|dp|alu_rf_i|Selector11~2_combout  & ((\cpu|dp|alu_rf_i|Selector11~6_combout ))) # (\cpu|dp|alu_rf_i|Selector11~2_combout  & 
// (\cpu|dp|alu_rf_i|Selector11~7_combout )) ) ) ) # ( !\cpu|dp|alu_rf_i|Selector11~3_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[10]~2_combout  & ( (!\cpu|dp|alu_rf_i|Selector11~2_combout  & ((\cpu|dp|alu_rf_i|Selector11~6_combout ))) # 
// (\cpu|dp|alu_rf_i|Selector11~2_combout  & (\cpu|dp|alu_rf_i|Selector11~7_combout )) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector11~2_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector11~7_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[10]~2_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector11~6_combout ),
	.datae(!\cpu|dp|alu_rf_i|Selector11~3_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[10]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector11~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector11~8 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector11~8 .lut_mask = 64'h11BB000011BBAFAF;
defparam \cpu|dp|alu_rf_i|Selector11~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector11~10 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector11~10_combout  = ( \cpu|dp|alu_rf_i|Add5~53_sumout  & ( (((\cpu|dp|alu_rf_i|Selector12~5_combout  & \cpu|dp|alu_rf_i|Selector11~8_combout )) # (\cpu|dp|alu_rf_i|Selector11~9_combout )) # (\cpu|dp|alu_rf_i|Selector12~1_combout ) ) 
// ) # ( !\cpu|dp|alu_rf_i|Add5~53_sumout  & ( ((\cpu|dp|alu_rf_i|Selector12~5_combout  & \cpu|dp|alu_rf_i|Selector11~8_combout )) # (\cpu|dp|alu_rf_i|Selector11~9_combout ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector12~1_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector12~5_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector11~9_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector11~8_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add5~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector11~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector11~10 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector11~10 .lut_mask = 64'h0F3F0F3F5F7F5F7F;
defparam \cpu|dp|alu_rf_i|Selector11~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[10] (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out [10] = ( \cpu|dp|alu_rf_i|alu_out [10] & ( (\reset~input_o  & ((!\cpu|dp|alu_rf_i|Selector2~0_combout ) # (\cpu|dp|alu_rf_i|Selector11~10_combout ))) ) ) # ( !\cpu|dp|alu_rf_i|alu_out [10] & ( 
// (\cpu|dp|alu_rf_i|Selector11~10_combout  & (\cpu|dp|alu_rf_i|Selector2~0_combout  & \reset~input_o )) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector11~10_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|Selector2~0_combout ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[10] .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[10] .lut_mask = 64'h0005000500F500F5;
defparam \cpu|dp|alu_rf_i|alu_out[10] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y74_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[10]~13_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 10;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y72_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[10]~13_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y77_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[10]~13_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y55_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[10]~13_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\mem|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N12
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a42~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0]) # 
// ((!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & (\mem|ram_rtl_0|auto_generated|ram_block1a26~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mem|ram_rtl_0|auto_generated|ram_block1a58~portadataout )))) ) ) ) # ( 
// !\mem|ram_rtl_0|auto_generated|ram_block1a42~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\mem|ram_rtl_0|auto_generated|address_reg_a [0]) # 
// ((\mem|ram_rtl_0|auto_generated|ram_block1a26~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [1] & (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mem|ram_rtl_0|auto_generated|ram_block1a58~portadataout )))) ) ) ) # ( 
// \mem|ram_rtl_0|auto_generated|ram_block1a42~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a26~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\mem|ram_rtl_0|auto_generated|address_reg_a [0]) # ((\mem|ram_rtl_0|auto_generated|ram_block1a58~portadataout )))) ) ) ) # ( 
// !\mem|ram_rtl_0|auto_generated|ram_block1a42~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout  & ( (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a26~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\mem|ram_rtl_0|auto_generated|ram_block1a58~portadataout ))))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\mem|ram_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datad(!\mem|ram_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0 .lut_mask = 64'h021346578A9BCEDF;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N6
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux5~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux5~1_combout  = ( \mem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout  & ( (!\cpu|cont|state [0] & (!\cpu|cont|state [7] & 
// !\cpu|cont|Decoder1~6_combout )) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~6_combout  & (((!\cpu|cont|state [0] & 
// !\cpu|cont|state [7])))) # (\cpu|cont|Decoder1~6_combout  & (\mem|ram_rtl_0|auto_generated|address_reg_a [2])) ) ) ) # ( \mem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout  & ( 
// !\mem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~6_combout  & (((!\cpu|cont|state [0] & !\cpu|cont|state [7])))) # (\cpu|cont|Decoder1~6_combout  & (!\mem|ram_rtl_0|auto_generated|address_reg_a [2])) ) ) ) # ( 
// !\mem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout  & ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout  & ( ((!\cpu|cont|state [0] & !\cpu|cont|state [7])) # (\cpu|cont|Decoder1~6_combout ) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|Decoder1~6_combout ),
	.datae(!\mem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux5~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux5~1 .lut_mask = 64'hC0FFC0AAC055C000;
defparam \cpu|dp|reg_write_src_mux|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N24
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux5~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux5~0_combout  = ( \cpu|cont|Decoder1~5_combout  & ( \cpu|dp|reg_write_src_mux|Mux5~1_combout  & ( (!\cpu|cont|Decoder1~6_combout  & ((!\cpu|dp|reg_write_src_mux|Mux11~2_combout  & (\cpu|dp|alu_rf_i|alu_out [10])) # 
// (\cpu|dp|reg_write_src_mux|Mux11~2_combout  & ((\cpu|dp|pc_counter_i|incremented_pc [10]))))) ) ) ) # ( !\cpu|cont|Decoder1~5_combout  & ( \cpu|dp|reg_write_src_mux|Mux5~1_combout  & ( (\cpu|dp|alu_rf_i|alu_out [10] & !\cpu|cont|Decoder1~6_combout ) ) ) ) 
// # ( \cpu|cont|Decoder1~5_combout  & ( !\cpu|dp|reg_write_src_mux|Mux5~1_combout  & ( (\cpu|cont|Decoder1~6_combout ) # (\cpu|dp|alu_rf_i|alu_out [10]) ) ) ) # ( !\cpu|cont|Decoder1~5_combout  & ( !\cpu|dp|reg_write_src_mux|Mux5~1_combout  & ( 
// (\cpu|cont|Decoder1~6_combout ) # (\cpu|dp|alu_rf_i|alu_out [10]) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out [10]),
	.datab(!\cpu|cont|Decoder1~6_combout ),
	.datac(!\cpu|dp|reg_write_src_mux|Mux11~2_combout ),
	.datad(!\cpu|dp|pc_counter_i|incremented_pc [10]),
	.datae(!\cpu|cont|Decoder1~5_combout ),
	.dataf(!\cpu|dp|reg_write_src_mux|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux5~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux5~0 .lut_mask = 64'h777777774444404C;
defparam \cpu|dp|reg_write_src_mux|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y66_N25
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N6
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~14 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~14_combout  = ( \cpu|dp|reg_file|RAM~2_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a10  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & (((\cpu|dp|reg_file|RAM_rtl_0_bypass [30] & !\cpu|dp|reg_file|RAM~3_combout )) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [29]))) ) ) ) # ( !\cpu|dp|reg_file|RAM~2_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a10  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & ((\cpu|dp|reg_file|RAM_rtl_0_bypass [29]) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [30]))) ) ) ) # ( \cpu|dp|reg_file|RAM~2_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a10  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & (\cpu|dp|reg_file|RAM_rtl_0_bypass [29] & 
// ((!\cpu|dp|reg_file|RAM_rtl_0_bypass [30]) # (\cpu|dp|reg_file|RAM~3_combout )))) ) ) ) # ( !\cpu|dp|reg_file|RAM~2_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a10  & ( (!\cpu|dp|reg_file|RAM_rtl_0_bypass [30] & 
// (\cpu|dp|reg_A_flopr|q~0_combout  & \cpu|dp|reg_file|RAM_rtl_0_bypass [29])) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [30]),
	.datab(!\cpu|dp|reg_file|RAM~3_combout ),
	.datac(!\cpu|dp|reg_A_flopr|q~0_combout ),
	.datad(!\cpu|dp|reg_file|RAM_rtl_0_bypass [29]),
	.datae(!\cpu|dp|reg_file|RAM~2_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~14 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~14 .lut_mask = 64'h000A000B050F040F;
defparam \cpu|dp|reg_A_flopr|q~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y61_N8
dffeas \cpu|dp|reg_A_flopr|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[10] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N36
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[10]~13 (
// Equation(s):
// \cpu|dp|data_to_mem_store[10]~13_combout  = ( \cpu|dp|reg_A_flopr|q [10] & ( \cpu|cont|Decoder1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|dp|reg_A_flopr|q [10]),
	.dataf(!\cpu|cont|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[10]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[10]~13 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[10]~13 .lut_mask = 64'h000000000000FFFF;
defparam \cpu|dp|data_to_mem_store[10]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y76_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[10]~13_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 10;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a90 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[10]~13_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_first_bit_number = 10;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a90 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y78_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a122 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[10]~13_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_first_bit_number = 10;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a122 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y74_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a106 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[10]~13_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_first_bit_number = 10;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a106 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N54
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a122~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a106~portadataout  & ( ((!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a74~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mem|ram_rtl_0|auto_generated|ram_block1a90~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\mem|ram_rtl_0|auto_generated|ram_block1a122~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a106~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a74~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mem|ram_rtl_0|auto_generated|ram_block1a90~portadataout ))))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (((!\mem|ram_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|ram_block1a122~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a106~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & (\mem|ram_rtl_0|auto_generated|ram_block1a74~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mem|ram_rtl_0|auto_generated|ram_block1a90~portadataout ))))) # 
// (\mem|ram_rtl_0|auto_generated|address_reg_a [1] & (((\mem|ram_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a122~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a106~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & (\mem|ram_rtl_0|auto_generated|ram_block1a74~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\mem|ram_rtl_0|auto_generated|ram_block1a90~portadataout ))))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|ram_block1a74~portadataout ),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\mem|ram_rtl_0|auto_generated|ram_block1a90~portadataout ),
	.datad(!\mem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a122~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a106~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0 .lut_mask = 64'h440C443F770C773F;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N18
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|A_index_flopr|q~2 (
// Equation(s):
// \cpu|dp|instruction_reg_i|A_index_flopr|q~2_combout  = ( \mem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout  & ( (\reset~input_o  & ((\cpu|cont|Decoder1~7_combout ) # 
// (\cpu|dp|instruction_reg_i|A_index_flopr|q [2]))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout  & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~7_combout 
//  & ((\cpu|dp|instruction_reg_i|A_index_flopr|q [2]))) # (\cpu|cont|Decoder1~7_combout  & (!\mem|ram_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout  & ( 
// !\mem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout  & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~7_combout  & ((\cpu|dp|instruction_reg_i|A_index_flopr|q [2]))) # (\cpu|cont|Decoder1~7_combout  & 
// (\mem|ram_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout  & ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout  & ( (\reset~input_o  & 
// (\cpu|dp|instruction_reg_i|A_index_flopr|q [2] & !\cpu|cont|Decoder1~7_combout )) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\reset~input_o ),
	.datac(!\cpu|dp|instruction_reg_i|A_index_flopr|q [2]),
	.datad(!\cpu|cont|Decoder1~7_combout ),
	.datae(!\mem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|A_index_flopr|q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~2 .extended_lut = "off";
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~2 .lut_mask = 64'h0300031103220333;
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y66_N19
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|instruction_reg_i|A_index_flopr|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y64_N31
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|instruction_reg_i|A_index_flopr|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N26
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y65_N7
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N24
cyclonev_lcell_comb \cpu|dp|reg_file|RAM~3 (
// Equation(s):
// \cpu|dp|reg_file|RAM~3_combout  = ( \cpu|dp|reg_file|RAM_rtl_0_bypass [5] & ( \cpu|dp|reg_file|RAM_rtl_0_bypass [7] & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [6] & \cpu|dp|reg_file|RAM_rtl_0_bypass [8]) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_0_bypass [5] & ( 
// \cpu|dp|reg_file|RAM_rtl_0_bypass [7] & ( (!\cpu|dp|reg_file|RAM_rtl_0_bypass [6] & \cpu|dp|reg_file|RAM_rtl_0_bypass [8]) ) ) ) # ( \cpu|dp|reg_file|RAM_rtl_0_bypass [5] & ( !\cpu|dp|reg_file|RAM_rtl_0_bypass [7] & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass 
// [6] & !\cpu|dp|reg_file|RAM_rtl_0_bypass [8]) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_0_bypass [5] & ( !\cpu|dp|reg_file|RAM_rtl_0_bypass [7] & ( (!\cpu|dp|reg_file|RAM_rtl_0_bypass [6] & !\cpu|dp|reg_file|RAM_rtl_0_bypass [8]) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [6]),
	.datab(gnd),
	.datac(!\cpu|dp|reg_file|RAM_rtl_0_bypass [8]),
	.datad(gnd),
	.datae(!\cpu|dp|reg_file|RAM_rtl_0_bypass [5]),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0_bypass [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM~3 .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM~3 .lut_mask = 64'hA0A050500A0A0505;
defparam \cpu|dp|reg_file|RAM~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y67_N1
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux12~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N0
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~9 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~9_combout  = ( \cpu|dp|reg_file|RAM~2_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a3  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & (((\cpu|dp|reg_file|RAM_rtl_0_bypass [16] & !\cpu|dp|reg_file|RAM~3_combout )) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [15]))) ) ) ) # ( !\cpu|dp|reg_file|RAM~2_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a3  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & ((\cpu|dp|reg_file|RAM_rtl_0_bypass [15]) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [16]))) ) ) ) # ( \cpu|dp|reg_file|RAM~2_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a3  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & (\cpu|dp|reg_file|RAM_rtl_0_bypass [15] & 
// ((!\cpu|dp|reg_file|RAM_rtl_0_bypass [16]) # (\cpu|dp|reg_file|RAM~3_combout )))) ) ) ) # ( !\cpu|dp|reg_file|RAM~2_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a3  & ( (!\cpu|dp|reg_file|RAM_rtl_0_bypass [16] & 
// (\cpu|dp|reg_A_flopr|q~0_combout  & \cpu|dp|reg_file|RAM_rtl_0_bypass [15])) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [16]),
	.datab(!\cpu|dp|reg_file|RAM~3_combout ),
	.datac(!\cpu|dp|reg_A_flopr|q~0_combout ),
	.datad(!\cpu|dp|reg_file|RAM_rtl_0_bypass [15]),
	.datae(!\cpu|dp|reg_file|RAM~2_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~9 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~9 .lut_mask = 64'h000A000B050F040F;
defparam \cpu|dp|reg_A_flopr|q~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y61_N2
dffeas \cpu|dp|reg_A_flopr|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y68_N12
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[3]~8 (
// Equation(s):
// \cpu|dp|data_to_mem_store[3]~8_combout  = ( \cpu|dp|reg_A_flopr|q [3] & ( \cpu|cont|Decoder1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|dp|reg_A_flopr|q [3]),
	.dataf(!\cpu|cont|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[3]~8 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[3]~8 .lut_mask = 64'h000000000000FFFF;
defparam \cpu|dp|data_to_mem_store[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y70_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a67 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[3]~8_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y69_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a115 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[3]~8_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a115 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y72_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a83 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[3]~8_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a83 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y68_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a99 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[3]~8_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a99 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N54
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a83~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a99~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q )) # (\mem|ram_rtl_0|auto_generated|ram_block1a67~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ) # 
// (\mem|ram_rtl_0|auto_generated|ram_block1a115~portadataout )))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a83~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a99~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q )) # (\mem|ram_rtl_0|auto_generated|ram_block1a67~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// \mem|ram_rtl_0|auto_generated|ram_block1a115~portadataout )))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|ram_block1a83~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a99~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a67~portadataout  & (!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ) # 
// (\mem|ram_rtl_0|auto_generated|ram_block1a115~portadataout )))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a83~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a99~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a67~portadataout  & (!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// \mem|ram_rtl_0|auto_generated|ram_block1a115~portadataout )))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\mem|ram_rtl_0|auto_generated|ram_block1a67~portadataout ),
	.datac(!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datad(!\mem|ram_rtl_0|auto_generated|ram_block1a115~portadataout ),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a83~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a99~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0 .lut_mask = 64'h202570752A2F7A7F;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N57
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|B_index_flopr|q~3 (
// Equation(s):
// \cpu|dp|instruction_reg_i|B_index_flopr|q~3_combout  = ( \mem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout  & ( (\reset~input_o  & ((\cpu|cont|Decoder1~7_combout ) # 
// (\cpu|dp|instruction_reg_i|B_index_flopr|q [3]))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout  & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~7_combout  
// & ((\cpu|dp|instruction_reg_i|B_index_flopr|q [3]))) # (\cpu|cont|Decoder1~7_combout  & (!\mem|ram_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout  & ( 
// !\mem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout  & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~7_combout  & ((\cpu|dp|instruction_reg_i|B_index_flopr|q [3]))) # (\cpu|cont|Decoder1~7_combout  & 
// (\mem|ram_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout  & ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout  & ( (\cpu|dp|instruction_reg_i|B_index_flopr|q [3] & 
// (\reset~input_o  & !\cpu|cont|Decoder1~7_combout )) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\cpu|dp|instruction_reg_i|B_index_flopr|q [3]),
	.datac(!\reset~input_o ),
	.datad(!\cpu|cont|Decoder1~7_combout ),
	.datae(!\mem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|B_index_flopr|q~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~3 .extended_lut = "off";
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~3 .lut_mask = 64'h03000305030A030F;
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y65_N16
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|B_index_flopr|q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[8] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y65_N5
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y65_N32
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|B_index_flopr|q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N6
cyclonev_lcell_comb \cpu|dp|reg_file|RAM~1 (
// Equation(s):
// \cpu|dp|reg_file|RAM~1_combout  = ( \cpu|dp|reg_file|RAM_rtl_1_bypass [6] & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [5] & (!\cpu|dp|reg_file|RAM_rtl_1_bypass [7] $ (\cpu|dp|reg_file|RAM_rtl_1_bypass [8]))) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_1_bypass [6] & ( 
// (!\cpu|dp|reg_file|RAM_rtl_1_bypass [5] & (!\cpu|dp|reg_file|RAM_rtl_1_bypass [7] $ (\cpu|dp|reg_file|RAM_rtl_1_bypass [8]))) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_1_bypass [7]),
	.datab(gnd),
	.datac(!\cpu|dp|reg_file|RAM_rtl_1_bypass [8]),
	.datad(!\cpu|dp|reg_file|RAM_rtl_1_bypass [5]),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM~1 .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM~1 .lut_mask = 64'hA500A50000A500A5;
defparam \cpu|dp|reg_file|RAM~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N0
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[28]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[28]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[28]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y66_N1
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[28] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y66_N35
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[27] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N30
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~13 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~13_combout  = ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a9  & ( \cpu|dp|reg_file|RAM_rtl_1_bypass [27] & ( \cpu|dp|reg_B_flopr|q~0_combout  ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a9  & ( 
// \cpu|dp|reg_file|RAM_rtl_1_bypass [27] & ( (\cpu|dp|reg_B_flopr|q~0_combout  & ((!\cpu|dp|reg_file|RAM_rtl_1_bypass [28]) # ((\cpu|dp|reg_file|RAM~1_combout  & \cpu|dp|reg_file|RAM~0_combout )))) ) ) ) # ( 
// \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a9  & ( !\cpu|dp|reg_file|RAM_rtl_1_bypass [27] & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [28] & (\cpu|dp|reg_B_flopr|q~0_combout  & ((!\cpu|dp|reg_file|RAM~1_combout ) # (!\cpu|dp|reg_file|RAM~0_combout 
// )))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM~1_combout ),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1_bypass [28]),
	.datac(!\cpu|dp|reg_file|RAM~0_combout ),
	.datad(!\cpu|dp|reg_B_flopr|q~0_combout ),
	.datae(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a9 ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1_bypass [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~13 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~13 .lut_mask = 64'h0000003200CD00FF;
defparam \cpu|dp|reg_B_flopr|q~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y65_N32
dffeas \cpu|dp|reg_B_flopr|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[9] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N21
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[9]~1 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[9]~1_combout  = ( \cpu|cont|Selector6~1_combout  & ( \cpu|dp|reg_B_flopr|q [9] & ( (!\cpu|cont|Selector6~0_combout  & (!\cpu|cont|Selector9~0_combout  & ((!\cpu|cont|Selector11~0_combout ) # (\cpu|cont|state [1])))) ) ) ) # ( 
// !\cpu|cont|Selector6~1_combout  & ( \cpu|dp|reg_B_flopr|q [9] & ( !\cpu|cont|Selector6~0_combout  ) ) )

	.dataa(!\cpu|cont|Selector6~0_combout ),
	.datab(!\cpu|cont|Selector11~0_combout ),
	.datac(!\cpu|cont|state [1]),
	.datad(!\cpu|cont|Selector9~0_combout ),
	.datae(!\cpu|cont|Selector6~1_combout ),
	.dataf(!\cpu|dp|reg_B_flopr|q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[9]~1 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[9]~1 .lut_mask = 64'h00000000AAAA8A00;
defparam \cpu|dp|alu_B_mux|mux2_output[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|always0~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|always0~0_combout  = ( \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3] & ( !\cpu|dp|alu_B_mux|mux2_output[10]~2_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[9]~1_combout  & (!\cpu|dp|alu_B_mux|mux2_output[8]~0_combout  & 
// (!\cpu|cont|Selector6~2_combout  & !\cpu|dp|reg_B_flopr|q [7]))) ) ) ) # ( !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3] & ( !\cpu|dp|alu_B_mux|mux2_output[10]~2_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[9]~1_combout  & 
// (!\cpu|dp|alu_B_mux|mux2_output[8]~0_combout  & ((!\cpu|dp|reg_B_flopr|q [7]) # (\cpu|cont|Selector6~2_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[9]~1_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[8]~0_combout ),
	.datac(!\cpu|cont|Selector6~2_combout ),
	.datad(!\cpu|dp|reg_B_flopr|q [7]),
	.datae(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[10]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|always0~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|always0~0 .lut_mask = 64'h8808800000000000;
defparam \cpu|dp|alu_rf_i|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|always0~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|always0~1_combout  = ( !\cpu|dp|alu_B_mux|mux2_output[13]~5_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[15]~15_combout  & (!\cpu|dp|alu_B_mux|mux2_output[11]~3_combout  & (!\cpu|dp|alu_B_mux|mux2_output[14]~6_combout  & 
// !\cpu|dp|alu_B_mux|mux2_output[12]~4_combout ))) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[15]~15_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[11]~3_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[14]~6_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[12]~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[13]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|always0~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|always0~1 .lut_mask = 64'h8000800000000000;
defparam \cpu|dp|alu_rf_i|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|always0~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|always0~2_combout  = ( !\cpu|dp|alu_B_mux|mux2_output[4]~7_combout  & ( (\cpu|dp|alu_rf_i|always0~0_combout  & (!\cpu|dp|alu_B_mux|mux2_output[5]~8_combout  & (!\cpu|dp|alu_B_mux|mux2_output[6]~9_combout  & 
// \cpu|dp|alu_rf_i|always0~1_combout ))) ) )

	.dataa(!\cpu|dp|alu_rf_i|always0~0_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[5]~8_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[6]~9_combout ),
	.datad(!\cpu|dp|alu_rf_i|always0~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|always0~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|always0~2 .lut_mask = 64'h0040004000000000;
defparam \cpu|dp|alu_rf_i|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector14~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector14~2_combout  = (\cpu|dp|alu_rf_i|always0~2_combout  & !\cpu|cont|Selector9~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|always0~2_combout ),
	.datad(!\cpu|cont|Selector9~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector14~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector14~2 .lut_mask = 64'h0F000F000F000F00;
defparam \cpu|dp|alu_rf_i|Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector7~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector7~0_combout  = ( !\cpu|cont|Selector8~1_combout  & ( (!\cpu|dp|alu_rf_i|Selector14~2_combout ) # ((!\cpu|dp|alu_rf_i|Selector20~0_combout ) # ((!\cpu|cont|Selector10~1_combout ) # (\cpu|cont|Selector7~0_combout ))) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector14~2_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector20~0_combout ),
	.datac(!\cpu|cont|Selector10~1_combout ),
	.datad(!\cpu|cont|Selector7~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector7~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector7~0 .lut_mask = 64'hFEFFFEFF00000000;
defparam \cpu|dp|alu_rf_i|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector9~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector9~5_combout  = ( \cpu|dp|alu_rf_i|Decoder0~0_combout  & ( \cpu|dp|alu_rf_i|Add0~61_sumout  ) ) # ( !\cpu|dp|alu_rf_i|Decoder0~0_combout  & ( \cpu|dp|alu_A_mux|mux2_output[12]~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|Add0~61_sumout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[12]~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector9~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector9~5 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \cpu|dp|alu_rf_i|Selector9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector9~6 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector9~6_combout  = ( !\cpu|dp|alu_rf_i|Selector7~2_combout  & ( \cpu|dp|alu_rf_i|Selector7~1_combout  & ( (\cpu|dp|alu_rf_i|Selector7~0_combout  & (\cpu|dp|alu_rf_i|Selector9~5_combout  & (!\cpu|dp|alu_rf_i|Selector14~1_combout  & 
// \cpu|dp|alu_rf_i|Selector20~1_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector7~0_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector9~5_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector20~1_combout ),
	.datae(!\cpu|dp|alu_rf_i|Selector7~2_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector9~6 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector9~6 .lut_mask = 64'h0000000000100000;
defparam \cpu|dp|alu_rf_i|Selector9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector9~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector9~0_combout  = ( \cpu|dp|alu_rf_i|Selector6~7_combout  & ( (!\cpu|dp|alu_rf_i|Selector14~1_combout  & (!\cpu|dp|alu_rf_i|Selector7~0_combout  & \cpu|dp|alu_rf_i|Add5~61_sumout )) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector7~0_combout ),
	.datad(!\cpu|dp|alu_rf_i|Add5~61_sumout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector9~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector9~0 .lut_mask = 64'h0000000000C000C0;
defparam \cpu|dp|alu_rf_i|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector9~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector9~4_combout  = ( \cpu|dp|alu_A_mux|mux2_output[12]~4_combout  & ( \cpu|dp|alu_B_mux|mux2_output[12]~4_combout  & ( (!\cpu|dp|alu_rf_i|Decoder0~0_combout  & \cpu|dp|alu_rf_i|Selector20~1_combout ) ) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[12]~4_combout  & ( \cpu|dp|alu_B_mux|mux2_output[12]~4_combout  & ( (!\cpu|dp|alu_rf_i|Decoder0~0_combout  & (\cpu|dp|alu_rf_i|Selector20~1_combout )) # (\cpu|dp|alu_rf_i|Decoder0~0_combout  & 
// (!\cpu|dp|alu_rf_i|Selector20~1_combout  & !\cpu|dp|alu_rf_i|Selector7~2_combout )) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[12]~4_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[12]~4_combout  & ( (\cpu|dp|alu_rf_i|Decoder0~0_combout  & 
// (!\cpu|dp|alu_rf_i|Selector20~1_combout  & !\cpu|dp|alu_rf_i|Selector7~2_combout )) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector20~1_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector7~2_combout ),
	.datad(gnd),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[12]~4_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[12]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector9~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector9~4 .lut_mask = 64'h0000404062622222;
defparam \cpu|dp|alu_rf_i|Selector9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector9~7 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector9~7_combout  = ( \cpu|dp|alu_rf_i|Selector20~0_combout  & ( \cpu|cont|Selector9~3_combout  & ( (!\cpu|cont|Selector7~0_combout  & (!\cpu|dp|alu_A_mux|mux2_output[12]~4_combout  & ((!\cpu|cont|Selector10~1_combout ) # 
// (!\cpu|dp|alu_rf_i|Selector14~2_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|Selector20~0_combout  & ( \cpu|cont|Selector9~3_combout  & ( (!\cpu|dp|alu_A_mux|mux2_output[12]~4_combout  & ((!\cpu|cont|Selector7~0_combout ) # (\cpu|cont|Selector10~1_combout ))) 
// ) ) ) # ( \cpu|dp|alu_rf_i|Selector20~0_combout  & ( !\cpu|cont|Selector9~3_combout  & ( (!\cpu|dp|alu_A_mux|mux2_output[12]~4_combout  & ((!\cpu|cont|Selector10~1_combout ) # ((!\cpu|cont|Selector7~0_combout  & !\cpu|dp|alu_rf_i|Selector14~2_combout )))) 
// ) ) ) # ( !\cpu|dp|alu_rf_i|Selector20~0_combout  & ( !\cpu|cont|Selector9~3_combout  & ( (!\cpu|dp|alu_A_mux|mux2_output[12]~4_combout  & ((!\cpu|cont|Selector7~0_combout ) # (\cpu|cont|Selector10~1_combout ))) ) ) )

	.dataa(!\cpu|cont|Selector10~1_combout ),
	.datab(!\cpu|cont|Selector7~0_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector14~2_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[12]~4_combout ),
	.datae(!\cpu|dp|alu_rf_i|Selector20~0_combout ),
	.dataf(!\cpu|cont|Selector9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector9~7 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector9~7 .lut_mask = 64'hDD00EA00DD00C800;
defparam \cpu|dp|alu_rf_i|Selector9~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N27
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector9~8 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector9~8_combout  = ( \cpu|dp|alu_rf_i|Selector14~1_combout  & ( \cpu|dp|alu_B_mux|mux2_output[12]~4_combout  & ( \cpu|dp|alu_rf_i|Add3~17_sumout  ) ) ) # ( !\cpu|dp|alu_rf_i|Selector14~1_combout  & ( 
// \cpu|dp|alu_B_mux|mux2_output[12]~4_combout  & ( (\cpu|dp|alu_rf_i|Selector7~0_combout  & (!\cpu|dp|alu_rf_i|Selector9~7_combout  & \cpu|dp|alu_rf_i|Selector7~2_combout )) ) ) ) # ( \cpu|dp|alu_rf_i|Selector14~1_combout  & ( 
// !\cpu|dp|alu_B_mux|mux2_output[12]~4_combout  & ( \cpu|dp|alu_rf_i|Add3~17_sumout  ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector7~0_combout ),
	.datab(!\cpu|dp|alu_rf_i|Add3~17_sumout ),
	.datac(!\cpu|dp|alu_rf_i|Selector9~7_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector7~2_combout ),
	.datae(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[12]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector9~8 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector9~8 .lut_mask = 64'h0000333300503333;
defparam \cpu|dp|alu_rf_i|Selector9~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector9~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector9~1_combout  = ( \cpu|dp|alu_A_mux|mux2_output[10]~2_combout  & ( \cpu|dp|alu_A_mux|mux2_output[12]~4_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ) # ((!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & 
// ((\cpu|dp|alu_A_mux|mux2_output[11]~3_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & (\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[10]~2_combout  & ( \cpu|dp|alu_A_mux|mux2_output[12]~4_combout  & 
// ( (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ) # ((\cpu|dp|alu_A_mux|mux2_output[11]~3_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & 
// (\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ))) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[10]~2_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[12]~4_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & 
// ((\cpu|dp|alu_A_mux|mux2_output[11]~3_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ) # ((\cpu|dp|alu_A_mux|mux2_output[9]~1_combout )))) ) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[10]~2_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[12]~4_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ((\cpu|dp|alu_A_mux|mux2_output[11]~3_combout ))) # 
// (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & (\cpu|dp|alu_A_mux|mux2_output[9]~1_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[11]~3_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[10]~2_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[12]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector9~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector9~1 .lut_mask = 64'h0123456789ABCDEF;
defparam \cpu|dp|alu_rf_i|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~12 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~12_combout  = ( \cpu|dp|alu_A_mux|mux2_output[5]~8_combout  & ( \cpu|dp|alu_A_mux|mux2_output[8]~0_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ) # 
// ((\cpu|dp|alu_A_mux|mux2_output[7]~10_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & (((\cpu|dp|alu_A_mux|mux2_output[6]~9_combout )) # (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[5]~8_combout  
// & ( \cpu|dp|alu_A_mux|mux2_output[8]~0_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ) # ((\cpu|dp|alu_A_mux|mux2_output[7]~10_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & 
// (!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & ((\cpu|dp|alu_A_mux|mux2_output[6]~9_combout )))) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[5]~8_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[8]~0_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & 
// (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & (((\cpu|dp|alu_A_mux|mux2_output[6]~9_combout )) # (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ))) ) ) ) # 
// ( !\cpu|dp|alu_A_mux|mux2_output[5]~8_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[8]~0_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ))) # 
// (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & (!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & ((\cpu|dp|alu_A_mux|mux2_output[6]~9_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[6]~9_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[5]~8_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~12 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~12 .lut_mask = 64'h024613578ACE9BDF;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector9~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector9~2_combout  = ( \cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~10_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ) # (\cpu|dp|alu_rf_i|ShiftLeft0~12_combout ) ) ) ) # ( 
// !\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~10_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & (\cpu|dp|alu_rf_i|Selector9~1_combout )) # (\cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & 
// ((\cpu|dp|alu_rf_i|ShiftLeft0~11_combout ))) ) ) ) # ( \cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & ( !\cpu|dp|alu_rf_i|ShiftLeft0~10_combout  & ( (\cpu|dp|alu_rf_i|ShiftLeft0~12_combout  & !\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ) ) ) ) # ( 
// !\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & ( !\cpu|dp|alu_rf_i|ShiftLeft0~10_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & (\cpu|dp|alu_rf_i|Selector9~1_combout )) # (\cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & 
// ((\cpu|dp|alu_rf_i|ShiftLeft0~11_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector9~1_combout ),
	.datab(!\cpu|dp|alu_rf_i|ShiftLeft0~12_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ),
	.datad(!\cpu|dp|alu_rf_i|ShiftLeft0~11_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout ),
	.dataf(!\cpu|dp|alu_rf_i|ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector9~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector9~2 .lut_mask = 64'h505F3030505F3F3F;
defparam \cpu|dp|alu_rf_i|Selector9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector9~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector9~3_combout  = ( !\cpu|dp|alu_rf_i|Selector7~4_combout  & ( !\cpu|dp|alu_rf_i|Selector7~0_combout  & ( (!\cpu|dp|alu_rf_i|Selector14~1_combout  & ((!\cpu|dp|alu_rf_i|Selector7~3_combout  & ((\cpu|dp|alu_rf_i|Selector9~2_combout 
// ))) # (\cpu|dp|alu_rf_i|Selector7~3_combout  & (\cpu|dp|alu_B_mux|mux2_output[4]~7_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[4]~7_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector9~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector7~3_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.datae(!\cpu|dp|alu_rf_i|Selector7~4_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector9~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector9~3 .lut_mask = 64'h3500000000000000;
defparam \cpu|dp|alu_rf_i|Selector9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector9~9 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector9~9_combout  = ( \cpu|dp|alu_rf_i|Selector9~8_combout  & ( \cpu|dp|alu_rf_i|Selector9~3_combout  ) ) # ( !\cpu|dp|alu_rf_i|Selector9~8_combout  & ( \cpu|dp|alu_rf_i|Selector9~3_combout  ) ) # ( \cpu|dp|alu_rf_i|Selector9~8_combout 
//  & ( !\cpu|dp|alu_rf_i|Selector9~3_combout  ) ) # ( !\cpu|dp|alu_rf_i|Selector9~8_combout  & ( !\cpu|dp|alu_rf_i|Selector9~3_combout  & ( (((\cpu|dp|alu_rf_i|Selector9~4_combout  & \cpu|dp|alu_rf_i|Selector6~0_combout )) # 
// (\cpu|dp|alu_rf_i|Selector9~0_combout )) # (\cpu|dp|alu_rf_i|Selector9~6_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector9~6_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector9~0_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector9~4_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector6~0_combout ),
	.datae(!\cpu|dp|alu_rf_i|Selector9~8_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector9~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector9~9 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector9~9 .lut_mask = 64'h777FFFFFFFFFFFFF;
defparam \cpu|dp|alu_rf_i|Selector9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N51
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[12] (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out [12] = ( \cpu|dp|alu_rf_i|alu_out [12] & ( (\reset~input_o  & ((!\cpu|dp|alu_rf_i|Selector2~0_combout ) # (\cpu|dp|alu_rf_i|Selector9~9_combout ))) ) ) # ( !\cpu|dp|alu_rf_i|alu_out [12] & ( (\reset~input_o  & 
// (\cpu|dp|alu_rf_i|Selector9~9_combout  & \cpu|dp|alu_rf_i|Selector2~0_combout )) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|Selector9~9_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[12] .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[12] .lut_mask = 64'h0005000555055505;
defparam \cpu|dp|alu_rf_i|alu_out[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N24
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux3~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux3~1_combout  = ( \cpu|cont|state [2] & ( \cpu|dp|alu_rf_i|alu_out [12] ) ) # ( !\cpu|cont|state [2] & ( \cpu|dp|alu_rf_i|alu_out [12] & ( (!\cpu|cont|Decoder1~5_combout ) # ((!\cpu|cont|state [6]) # ((\cpu|cont|state [7]) # 
// (\cpu|cont|state [0]))) ) ) )

	.dataa(!\cpu|cont|Decoder1~5_combout ),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|cont|state [2]),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux3~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux3~1 .lut_mask = 64'h00000000EFFFFFFF;
defparam \cpu|dp|reg_write_src_mux|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N42
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux3~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux3~0_combout  = ( \cpu|dp|pc_counter_i|incremented_pc [12] & ( !\cpu|cont|state [7] & ( (!\cpu|cont|state [0] & (\cpu|cont|Decoder1~5_combout  & (!\cpu|cont|state [2] & \cpu|cont|state [6]))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|Decoder1~5_combout ),
	.datac(!\cpu|cont|state [2]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|dp|pc_counter_i|incremented_pc [12]),
	.dataf(!\cpu|cont|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux3~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux3~0 .lut_mask = 64'h0000002000000000;
defparam \cpu|dp|reg_write_src_mux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y59_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a92 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[12]~4_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_first_bit_number = 12;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a92 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y56_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a108 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[12]~4_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_first_bit_number = 12;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a108 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y57_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[12]~4_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 12;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a124 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[12]~4_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_first_bit_number = 12;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a124 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y60_N51
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a76~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a124~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\mem|ram_rtl_0|auto_generated|address_reg_a [1]) # (\mem|ram_rtl_0|auto_generated|ram_block1a108~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((\mem|ram_rtl_0|auto_generated|address_reg_a [1])) # (\mem|ram_rtl_0|auto_generated|ram_block1a92~portadataout ))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a76~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a124~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\mem|ram_rtl_0|auto_generated|address_reg_a [1] & \mem|ram_rtl_0|auto_generated|ram_block1a108~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((\mem|ram_rtl_0|auto_generated|address_reg_a [1])) # (\mem|ram_rtl_0|auto_generated|ram_block1a92~portadataout ))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|ram_block1a76~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a124~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\mem|ram_rtl_0|auto_generated|address_reg_a [1]) # (\mem|ram_rtl_0|auto_generated|ram_block1a108~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a92~portadataout  & (!\mem|ram_rtl_0|auto_generated|address_reg_a [1]))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a76~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a124~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\mem|ram_rtl_0|auto_generated|address_reg_a [1] & \mem|ram_rtl_0|auto_generated|ram_block1a108~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a92~portadataout  & (!\mem|ram_rtl_0|auto_generated|address_reg_a [1]))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|ram_block1a92~portadataout ),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\mem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\mem|ram_rtl_0|auto_generated|ram_block1a108~portadataout ),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a76~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a124~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N36
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux3~2 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux3~2_combout  = ( \mem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0_combout  & ( ((\cpu|dp|reg_write_src_mux|Mux3~0_combout ) # 
// (\cpu|cont|Decoder1~6_combout )) # (\cpu|dp|reg_write_src_mux|Mux3~1_combout ) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0_combout  & ( 
// (!\cpu|cont|Decoder1~6_combout  & (((\cpu|dp|reg_write_src_mux|Mux3~0_combout ) # (\cpu|dp|reg_write_src_mux|Mux3~1_combout )))) # (\cpu|cont|Decoder1~6_combout  & (\mem|ram_rtl_0|auto_generated|address_reg_a [2])) ) ) ) # ( 
// \mem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout  & ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~6_combout  & (((\cpu|dp|reg_write_src_mux|Mux3~0_combout ) # 
// (\cpu|dp|reg_write_src_mux|Mux3~1_combout )))) # (\cpu|cont|Decoder1~6_combout  & (!\mem|ram_rtl_0|auto_generated|address_reg_a [2])) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout  & ( 
// !\mem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~6_combout  & ((\cpu|dp|reg_write_src_mux|Mux3~0_combout ) # (\cpu|dp|reg_write_src_mux|Mux3~1_combout ))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\cpu|dp|reg_write_src_mux|Mux3~1_combout ),
	.datac(!\cpu|cont|Decoder1~6_combout ),
	.datad(!\cpu|dp|reg_write_src_mux|Mux3~0_combout ),
	.datae(!\mem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux3~2 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux3~2 .lut_mask = 64'h30F03AFA35F53FFF;
defparam \cpu|dp|reg_write_src_mux|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N38
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[33] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N12
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[34]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N14
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[34] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N48
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~5 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~5_combout  = ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a12  & ( \cpu|dp|reg_file|RAM~3_combout  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & (((!\cpu|dp|reg_file|RAM~2_combout  & \cpu|dp|reg_file|RAM_rtl_0_bypass [34])) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [33]))) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a12  & ( \cpu|dp|reg_file|RAM~3_combout  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & (\cpu|dp|reg_file|RAM_rtl_0_bypass [33] & 
// ((!\cpu|dp|reg_file|RAM_rtl_0_bypass [34]) # (\cpu|dp|reg_file|RAM~2_combout )))) ) ) ) # ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a12  & ( !\cpu|dp|reg_file|RAM~3_combout  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & 
// ((\cpu|dp|reg_file|RAM_rtl_0_bypass [34]) # (\cpu|dp|reg_file|RAM_rtl_0_bypass [33]))) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a12  & ( !\cpu|dp|reg_file|RAM~3_combout  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [33] & !\cpu|dp|reg_file|RAM_rtl_0_bypass [34])) ) ) )

	.dataa(!\cpu|dp|reg_A_flopr|q~0_combout ),
	.datab(!\cpu|dp|reg_file|RAM~2_combout ),
	.datac(!\cpu|dp|reg_file|RAM_rtl_0_bypass [33]),
	.datad(!\cpu|dp|reg_file|RAM_rtl_0_bypass [34]),
	.datae(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a12 ),
	.dataf(!\cpu|dp|reg_file|RAM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~5 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~5 .lut_mask = 64'h0500055505010545;
defparam \cpu|dp|reg_A_flopr|q~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N50
dffeas \cpu|dp|reg_A_flopr|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[12] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N51
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[12]~4 (
// Equation(s):
// \cpu|dp|data_to_mem_store[12]~4_combout  = ( \cpu|cont|Decoder1~0_combout  & ( \cpu|dp|reg_A_flopr|q [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|dp|reg_A_flopr|q [12]),
	.datae(gnd),
	.dataf(!\cpu|cont|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[12]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[12]~4 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[12]~4 .lut_mask = 64'h0000000000FF00FF;
defparam \cpu|dp|data_to_mem_store[12]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y60_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[12]~4_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 12;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y67_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[12]~4_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\mem|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003";
// synopsys translate_on

// Location: M10K_X26_Y58_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[12]~4_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 12;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y53_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[12]~4_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y64_N42
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a28~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a44~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\mem|ram_rtl_0|auto_generated|ram_block1a12~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ) # 
// ((\mem|ram_rtl_0|auto_generated|ram_block1a60~portadataout )))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a28~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a44~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\mem|ram_rtl_0|auto_generated|ram_block1a12~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a60~portadataout ))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|ram_block1a28~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a44~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((\mem|ram_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ) # 
// ((\mem|ram_rtl_0|auto_generated|ram_block1a60~portadataout )))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a28~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a44~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((\mem|ram_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a60~portadataout ))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datac(!\mem|ram_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.datad(!\mem|ram_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0 .lut_mask = 64'h018945CD23AB67EF;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y62_N36
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0_combout  ) ) # ( 
// !\mem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|address_reg_a [2] ) ) ) # ( 
// \mem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout  & ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0_combout  & ( !\mem|ram_rtl_0|auto_generated|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \mem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y62_N38
dffeas \cpu|dp|instruction_reg_i|op_code_flopr|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|instruction_reg_i|op_code_flopr|q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|op_code_flopr|q[0] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|op_code_flopr|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N3
cyclonev_lcell_comb \cpu|cont|Selector12~1 (
// Equation(s):
// \cpu|cont|Selector12~1_combout  = ( \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0] & ( (!\cpu|dp|instruction_reg_i|op_code_flopr|q [0] & ((!\cpu|cont|state [1]) # (\cpu|dp|instruction_reg_i|op_code_flopr|q [1]))) ) ) # ( 
// !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0] & ( !\cpu|dp|instruction_reg_i|op_code_flopr|q [0] ) )

	.dataa(!\cpu|cont|state [1]),
	.datab(gnd),
	.datac(!\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.datad(!\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector12~1 .extended_lut = "off";
defparam \cpu|cont|Selector12~1 .lut_mask = 64'hF0F0F0F0A0F0A0F0;
defparam \cpu|cont|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Decoder0~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Decoder0~0_combout  = ( \cpu|cont|Selector9~1_combout  & ( (!\cpu|cont|Selector12~1_combout  & !\cpu|cont|state [6]) ) ) # ( !\cpu|cont|Selector9~1_combout  & ( (!\cpu|cont|state [6] & \cpu|cont|Selector12~0_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|Selector12~1_combout ),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Decoder0~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Decoder0~0 .lut_mask = 64'h00F000F0C0C0C0C0;
defparam \cpu|dp|alu_rf_i|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector11~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector11~0_combout  = ( \cpu|cont|Selector10~1_combout  & ( (!\cpu|cont|Selector7~0_combout  & (\cpu|cont|Selector9~3_combout  & \cpu|dp|alu_rf_i|Decoder0~0_combout )) ) )

	.dataa(!\cpu|cont|Selector7~0_combout ),
	.datab(!\cpu|cont|Selector9~3_combout ),
	.datac(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector11~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector11~0 .lut_mask = 64'h0000000002020202;
defparam \cpu|dp|alu_rf_i|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector12~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector12~1_combout  = ( \cpu|cont|Selector8~1_combout  & ( !\cpu|dp|alu_rf_i|Selector14~1_combout  & ( (\cpu|dp|alu_rf_i|Selector11~1_combout  & ((!\cpu|dp|alu_rf_i|Selector11~0_combout ) # (!\cpu|cont|Selector11~3_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|Selector11~0_combout ),
	.datac(!\cpu|cont|Selector11~3_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector11~1_combout ),
	.datae(!\cpu|cont|Selector8~1_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector12~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector12~1 .lut_mask = 64'h000000FC00000000;
defparam \cpu|dp|alu_rf_i|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector10~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector10~3_combout  = ( \cpu|dp|alu_rf_i|Selector12~6_combout  & ( ((\cpu|dp|alu_rf_i|Add3~41_sumout  & \cpu|dp|alu_rf_i|Selector14~1_combout )) # (\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ) ) ) # ( 
// !\cpu|dp|alu_rf_i|Selector12~6_combout  & ( (\cpu|dp|alu_rf_i|Add3~41_sumout  & \cpu|dp|alu_rf_i|Selector14~1_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|Add3~41_sumout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector14~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector12~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector10~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector10~3 .lut_mask = 64'h003300330F3F0F3F;
defparam \cpu|dp|alu_rf_i|Selector10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector10~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector10~0_combout  = ( \cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & ( \cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & ( (\cpu|dp|alu_rf_i|Selector11~5_combout  & \cpu|dp|alu_rf_i|ShiftLeft0~1_combout ) ) ) ) # ( 
// !\cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & ( \cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & ( (\cpu|dp|alu_rf_i|Selector11~5_combout  & \cpu|dp|alu_rf_i|ShiftLeft0~1_combout ) ) ) ) # ( \cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & ( 
// !\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & ( (\cpu|dp|alu_rf_i|Selector11~5_combout  & \cpu|dp|alu_rf_i|ShiftLeft0~3_combout ) ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & ( 
// (\cpu|dp|alu_rf_i|Selector11~5_combout  & \cpu|dp|alu_rf_i|ShiftLeft0~2_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector11~5_combout ),
	.datab(!\cpu|dp|alu_rf_i|ShiftLeft0~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|ShiftLeft0~3_combout ),
	.datad(!\cpu|dp|alu_rf_i|ShiftLeft0~1_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector10~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector10~0 .lut_mask = 64'h1111050500550055;
defparam \cpu|dp|alu_rf_i|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector10~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector10~1_combout  = ( \cpu|dp|alu_rf_i|Add0~57_sumout  & ( \cpu|dp|alu_rf_i|Decoder0~0_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[11]~3_combout  $ (!\cpu|dp|alu_A_mux|mux2_output[11]~3_combout )) # 
// (\cpu|dp|alu_rf_i|Selector20~1_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|Add0~57_sumout  & ( \cpu|dp|alu_rf_i|Decoder0~0_combout  & ( (!\cpu|dp|alu_rf_i|Selector20~1_combout  & (!\cpu|dp|alu_B_mux|mux2_output[11]~3_combout  $ 
// (!\cpu|dp|alu_A_mux|mux2_output[11]~3_combout ))) ) ) ) # ( \cpu|dp|alu_rf_i|Add0~57_sumout  & ( !\cpu|dp|alu_rf_i|Decoder0~0_combout  & ( (\cpu|dp|alu_rf_i|Selector20~1_combout  & ((\cpu|dp|alu_A_mux|mux2_output[11]~3_combout ) # 
// (\cpu|dp|alu_B_mux|mux2_output[11]~3_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|Add0~57_sumout  & ( !\cpu|dp|alu_rf_i|Decoder0~0_combout  & ( (\cpu|dp|alu_rf_i|Selector20~1_combout  & ((\cpu|dp|alu_A_mux|mux2_output[11]~3_combout ) # 
// (\cpu|dp|alu_B_mux|mux2_output[11]~3_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector20~1_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[11]~3_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[11]~3_combout ),
	.datad(gnd),
	.datae(!\cpu|dp|alu_rf_i|Add0~57_sumout ),
	.dataf(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector10~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector10~1 .lut_mask = 64'h1515151528287D7D;
defparam \cpu|dp|alu_rf_i|Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector10~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector10~2_combout  = ( \cpu|dp|alu_rf_i|Selector11~3_combout  & ( \cpu|dp|alu_B_mux|mux2_output[11]~3_combout  & ( (!\cpu|dp|alu_rf_i|Selector11~2_combout ) # (\cpu|dp|alu_A_mux|mux2_output[11]~3_combout ) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|Selector11~3_combout  & ( \cpu|dp|alu_B_mux|mux2_output[11]~3_combout  & ( (!\cpu|dp|alu_rf_i|Selector11~2_combout  & (\cpu|dp|alu_rf_i|Selector10~0_combout )) # (\cpu|dp|alu_rf_i|Selector11~2_combout  & 
// ((\cpu|dp|alu_rf_i|Selector10~1_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|Selector11~3_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[11]~3_combout  & ( (!\cpu|dp|alu_rf_i|Selector11~2_combout  & (\cpu|dp|alu_rf_i|Selector10~0_combout )) # 
// (\cpu|dp|alu_rf_i|Selector11~2_combout  & ((\cpu|dp|alu_rf_i|Selector10~1_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector11~2_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector10~0_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector10~1_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[11]~3_combout ),
	.datae(!\cpu|dp|alu_rf_i|Selector11~3_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[11]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector10~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector10~2 .lut_mask = 64'h272700002727AAFF;
defparam \cpu|dp|alu_rf_i|Selector10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N39
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector10~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector10~4_combout  = ( \cpu|dp|alu_rf_i|Selector10~2_combout  & ( (((\cpu|dp|alu_rf_i|Selector12~1_combout  & \cpu|dp|alu_rf_i|Add5~57_sumout )) # (\cpu|dp|alu_rf_i|Selector10~3_combout )) # (\cpu|dp|alu_rf_i|Selector12~5_combout ) ) ) 
// # ( !\cpu|dp|alu_rf_i|Selector10~2_combout  & ( ((\cpu|dp|alu_rf_i|Selector12~1_combout  & \cpu|dp|alu_rf_i|Add5~57_sumout )) # (\cpu|dp|alu_rf_i|Selector10~3_combout ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector12~1_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector12~5_combout ),
	.datac(!\cpu|dp|alu_rf_i|Add5~57_sumout ),
	.datad(!\cpu|dp|alu_rf_i|Selector10~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector10~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector10~4 .lut_mask = 64'h05FF05FF37FF37FF;
defparam \cpu|dp|alu_rf_i|Selector10~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[11] (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out [11] = ( \cpu|dp|alu_rf_i|alu_out [11] & ( (\reset~input_o  & ((!\cpu|dp|alu_rf_i|Selector2~0_combout ) # (\cpu|dp|alu_rf_i|Selector10~4_combout ))) ) ) # ( !\cpu|dp|alu_rf_i|alu_out [11] & ( (\cpu|dp|alu_rf_i|Selector10~4_combout 
//  & (\reset~input_o  & \cpu|dp|alu_rf_i|Selector2~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|Selector10~4_combout ),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|alu_rf_i|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[11] .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[11] .lut_mask = 64'h000300030F030F03;
defparam \cpu|dp|alu_rf_i|alu_out[11] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y55_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[11]~6_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[11]~6_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 11;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y51_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[11]~6_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y65_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[11]~6_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\mem|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N36
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a59~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\mem|ram_rtl_0|auto_generated|address_reg_a [1])) # (\mem|ram_rtl_0|auto_generated|ram_block1a43~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((\mem|ram_rtl_0|auto_generated|address_reg_a [1]) # (\mem|ram_rtl_0|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a59~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\mem|ram_rtl_0|auto_generated|address_reg_a [1])) # (\mem|ram_rtl_0|auto_generated|ram_block1a43~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((\mem|ram_rtl_0|auto_generated|ram_block1a27~portadataout  & !\mem|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|ram_block1a59~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a43~portadataout  & ((\mem|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((\mem|ram_rtl_0|auto_generated|address_reg_a [1]) # (\mem|ram_rtl_0|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a59~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a43~portadataout  & ((\mem|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((\mem|ram_rtl_0|auto_generated|ram_block1a27~portadataout  & !\mem|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\mem|ram_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datad(!\mem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0 .lut_mask = 64'h03440377CF44CF77;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N6
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux4~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux4~1_combout  = ( \mem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout  & ( (!\cpu|cont|state [7] & (!\cpu|cont|Decoder1~6_combout  & 
// !\cpu|cont|state [0])) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~6_combout  & (!\cpu|cont|state [7] & ((!\cpu|cont|state 
// [0])))) # (\cpu|cont|Decoder1~6_combout  & (((!\mem|ram_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout  & ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout  & ( 
// (!\cpu|cont|Decoder1~6_combout  & (!\cpu|cont|state [7] & ((!\cpu|cont|state [0])))) # (\cpu|cont|Decoder1~6_combout  & (((\mem|ram_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout  & 
// ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout  & ( ((!\cpu|cont|state [7] & !\cpu|cont|state [0])) # (\cpu|cont|Decoder1~6_combout ) ) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\cpu|cont|Decoder1~6_combout ),
	.datad(!\cpu|cont|state [0]),
	.datae(!\mem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux4~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux4~1 .lut_mask = 64'hAF0FA303AC0CA000;
defparam \cpu|dp|reg_write_src_mux|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N48
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux4~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux4~0_combout  = ( \cpu|dp|pc_counter_i|incremented_pc [11] & ( \cpu|dp|reg_write_src_mux|Mux4~1_combout  & ( (!\cpu|cont|Decoder1~6_combout  & (((\cpu|dp|reg_write_src_mux|Mux11~2_combout  & \cpu|cont|Decoder1~5_combout )) # 
// (\cpu|dp|alu_rf_i|alu_out [11]))) ) ) ) # ( !\cpu|dp|pc_counter_i|incremented_pc [11] & ( \cpu|dp|reg_write_src_mux|Mux4~1_combout  & ( (\cpu|dp|alu_rf_i|alu_out [11] & (!\cpu|cont|Decoder1~6_combout  & ((!\cpu|dp|reg_write_src_mux|Mux11~2_combout ) # 
// (!\cpu|cont|Decoder1~5_combout )))) ) ) ) # ( \cpu|dp|pc_counter_i|incremented_pc [11] & ( !\cpu|dp|reg_write_src_mux|Mux4~1_combout  & ( (\cpu|cont|Decoder1~6_combout ) # (\cpu|dp|alu_rf_i|alu_out [11]) ) ) ) # ( !\cpu|dp|pc_counter_i|incremented_pc [11] 
// & ( !\cpu|dp|reg_write_src_mux|Mux4~1_combout  & ( (\cpu|cont|Decoder1~6_combout ) # (\cpu|dp|alu_rf_i|alu_out [11]) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out [11]),
	.datab(!\cpu|dp|reg_write_src_mux|Mux11~2_combout ),
	.datac(!\cpu|cont|Decoder1~6_combout ),
	.datad(!\cpu|cont|Decoder1~5_combout ),
	.datae(!\cpu|dp|pc_counter_i|incremented_pc [11]),
	.dataf(!\cpu|dp|reg_write_src_mux|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux4~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux4~0 .lut_mask = 64'h5F5F5F5F50405070;
defparam \cpu|dp|reg_write_src_mux|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N49
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N39
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[32]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y64_N41
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[32] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N42
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~7 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~7_combout  = ( \cpu|dp|reg_file|RAM~3_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a11  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & (((!\cpu|dp|reg_file|RAM~2_combout  & \cpu|dp|reg_file|RAM_rtl_0_bypass [32])) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [31]))) ) ) ) # ( !\cpu|dp|reg_file|RAM~3_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a11  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & ((\cpu|dp|reg_file|RAM_rtl_0_bypass [32]) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [31]))) ) ) ) # ( \cpu|dp|reg_file|RAM~3_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a11  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [31] & (\cpu|dp|reg_A_flopr|q~0_combout  & 
// ((!\cpu|dp|reg_file|RAM_rtl_0_bypass [32]) # (\cpu|dp|reg_file|RAM~2_combout )))) ) ) ) # ( !\cpu|dp|reg_file|RAM~3_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a11  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [31] & 
// (\cpu|dp|reg_A_flopr|q~0_combout  & !\cpu|dp|reg_file|RAM_rtl_0_bypass [32])) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [31]),
	.datab(!\cpu|dp|reg_A_flopr|q~0_combout ),
	.datac(!\cpu|dp|reg_file|RAM~2_combout ),
	.datad(!\cpu|dp|reg_file|RAM_rtl_0_bypass [32]),
	.datae(!\cpu|dp|reg_file|RAM~3_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~7 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~7 .lut_mask = 64'h1100110111331131;
defparam \cpu|dp|reg_A_flopr|q~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y64_N44
dffeas \cpu|dp|reg_A_flopr|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[11] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y61_N18
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[11]~6 (
// Equation(s):
// \cpu|dp|data_to_mem_store[11]~6_combout  = ( \cpu|dp|reg_A_flopr|q [11] & ( \cpu|cont|Decoder1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|dp|reg_A_flopr|q [11]),
	.dataf(!\cpu|cont|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[11]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[11]~6 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[11]~6 .lut_mask = 64'h000000000000FFFF;
defparam \cpu|dp|data_to_mem_store[11]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y61_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a123 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[11]~6_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_first_bit_number = 11;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a123 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y52_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a107 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[11]~6_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_first_bit_number = 11;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a107 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y53_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a75 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[11]~6_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_first_bit_number = 11;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y54_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a91 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[11]~6_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_first_bit_number = 11;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a91 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N24
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a75~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a91~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [1]) # 
// ((!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\mem|ram_rtl_0|auto_generated|ram_block1a107~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a123~portadataout 
// ))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a75~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a91~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((\mem|ram_rtl_0|auto_generated|ram_block1a107~portadataout  & \mem|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\mem|ram_rtl_0|auto_generated|address_reg_a [1])) # 
// (\mem|ram_rtl_0|auto_generated|ram_block1a123~portadataout ))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|ram_block1a75~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a91~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\mem|ram_rtl_0|auto_generated|address_reg_a [1]) # (\mem|ram_rtl_0|auto_generated|ram_block1a107~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a123~portadataout  & ((\mem|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a75~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a91~portadataout  & ( 
// (\mem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\mem|ram_rtl_0|auto_generated|ram_block1a107~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a123~portadataout )))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|ram_block1a123~portadataout ),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\mem|ram_rtl_0|auto_generated|ram_block1a107~portadataout ),
	.datad(!\mem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a75~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a91~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N30
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|A_index_flopr|q~3 (
// Equation(s):
// \cpu|dp|instruction_reg_i|A_index_flopr|q~3_combout  = ( \mem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout  & ( \cpu|dp|instruction_reg_i|A_index_flopr|q [3] & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~7_combout ) # 
// ((!\mem|ram_rtl_0|auto_generated|address_reg_a [2]) # (\mem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout )))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout  & ( \cpu|dp|instruction_reg_i|A_index_flopr|q [3] 
// & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~7_combout ) # ((\mem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout  & \mem|ram_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( 
// \mem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout  & ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [3] & ( (\cpu|cont|Decoder1~7_combout  & (\reset~input_o  & ((!\mem|ram_rtl_0|auto_generated|address_reg_a [2]) # 
// (\mem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout )))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout  & ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [3] & ( (\cpu|cont|Decoder1~7_combout  & (\reset~input_o 
//  & (\mem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout  & \mem|ram_rtl_0|auto_generated|address_reg_a [2]))) ) ) )

	.dataa(!\cpu|cont|Decoder1~7_combout ),
	.datab(!\reset~input_o ),
	.datac(!\mem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout ),
	.datad(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\mem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout ),
	.dataf(!\cpu|dp|instruction_reg_i|A_index_flopr|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|A_index_flopr|q~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~3 .extended_lut = "off";
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~3 .lut_mask = 64'h0001110122233323;
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N38
dffeas \cpu|dp|instruction_reg_i|A_index_flopr|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|A_index_flopr|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N3
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~0 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~0_combout  = ( \cpu|dp|instruction_reg_i|A_index_flopr|q [1] & ( \cpu|dp|instruction_reg_i|A_index_flopr|q [2] & ( \reset~input_o  ) ) ) # ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [1] & ( \cpu|dp|instruction_reg_i|A_index_flopr|q 
// [2] & ( \reset~input_o  ) ) ) # ( \cpu|dp|instruction_reg_i|A_index_flopr|q [1] & ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [2] & ( \reset~input_o  ) ) ) # ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [1] & ( !\cpu|dp|instruction_reg_i|A_index_flopr|q 
// [2] & ( (\reset~input_o  & ((\cpu|dp|instruction_reg_i|A_index_flopr|q [3]) # (\cpu|dp|instruction_reg_i|A_index_flopr|q [0]))) ) ) )

	.dataa(!\cpu|dp|instruction_reg_i|A_index_flopr|q [0]),
	.datab(!\cpu|dp|instruction_reg_i|A_index_flopr|q [3]),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(!\cpu|dp|instruction_reg_i|A_index_flopr|q [1]),
	.dataf(!\cpu|dp|instruction_reg_i|A_index_flopr|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~0 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~0 .lut_mask = 64'h07070F0F0F0F0F0F;
defparam \cpu|dp|reg_A_flopr|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N9
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[40]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y65_N11
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[40] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y65_N2
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[39] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N30
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~6 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~6_combout  = ( \cpu|dp|reg_file|RAM~3_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a15  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & (((\cpu|dp|reg_file|RAM_rtl_0_bypass [40] & !\cpu|dp|reg_file|RAM~2_combout )) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [39]))) ) ) ) # ( !\cpu|dp|reg_file|RAM~3_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a15  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & ((\cpu|dp|reg_file|RAM_rtl_0_bypass [39]) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [40]))) ) ) ) # ( \cpu|dp|reg_file|RAM~3_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a15  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & (\cpu|dp|reg_file|RAM_rtl_0_bypass [39] & 
// ((!\cpu|dp|reg_file|RAM_rtl_0_bypass [40]) # (\cpu|dp|reg_file|RAM~2_combout )))) ) ) ) # ( !\cpu|dp|reg_file|RAM~3_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a15  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & 
// (!\cpu|dp|reg_file|RAM_rtl_0_bypass [40] & \cpu|dp|reg_file|RAM_rtl_0_bypass [39])) ) ) )

	.dataa(!\cpu|dp|reg_A_flopr|q~0_combout ),
	.datab(!\cpu|dp|reg_file|RAM_rtl_0_bypass [40]),
	.datac(!\cpu|dp|reg_file|RAM_rtl_0_bypass [39]),
	.datad(!\cpu|dp|reg_file|RAM~2_combout ),
	.datae(!\cpu|dp|reg_file|RAM~3_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~6 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~6 .lut_mask = 64'h0404040515151505;
defparam \cpu|dp|reg_A_flopr|q~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y65_N32
dffeas \cpu|dp|reg_A_flopr|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[15] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N45
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[15]~5 (
// Equation(s):
// \cpu|dp|data_to_mem_store[15]~5_combout  = ( \cpu|cont|Decoder1~0_combout  & ( \cpu|dp|reg_A_flopr|q [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|reg_A_flopr|q [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[15]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[15]~5 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[15]~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu|dp|data_to_mem_store[15]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y64_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[15]~5_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\mem|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y64_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[15]~5_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 15;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y77_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[15]~5_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 15;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y63_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[15]~5_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y64_N54
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a63~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a47~portadataout  & ( ((!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mem|ram_rtl_0|auto_generated|ram_block1a31~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( 
// !\mem|ram_rtl_0|auto_generated|ram_block1a63~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a47~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout )) # 
// (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & (!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((\mem|ram_rtl_0|auto_generated|ram_block1a31~portadataout )))) ) ) ) # ( 
// \mem|ram_rtl_0|auto_generated|ram_block1a63~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a47~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & (!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\mem|ram_rtl_0|auto_generated|ram_block1a31~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ))) ) ) ) # ( 
// !\mem|ram_rtl_0|auto_generated|ram_block1a63~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a47~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mem|ram_rtl_0|auto_generated|ram_block1a31~portadataout ))))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datac(!\mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datad(!\mem|ram_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y64_N6
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0_combout  ) ) # ( 
// !\mem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|address_reg_a [2] ) ) ) # ( 
// \mem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout  & ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0_combout  & ( !\mem|ram_rtl_0|auto_generated|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \mem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y64_N8
dffeas \cpu|dp|instruction_reg_i|op_code_flopr|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|instruction_reg_i|op_code_flopr|q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|op_code_flopr|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|op_code_flopr|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|op_code_flopr|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N18
cyclonev_lcell_comb \cpu|cont|Selector9~3 (
// Equation(s):
// \cpu|cont|Selector9~3_combout  = ( \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3] & ( (!\cpu|cont|Selector9~1_combout  & (\cpu|cont|Selector12~0_combout )) # (\cpu|cont|Selector9~1_combout  & (((!\cpu|cont|Selector9~2_combout ) # 
// (\cpu|dp|instruction_reg_i|op_code_flopr|q [3])))) ) ) # ( !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3] & ( (!\cpu|cont|Selector9~1_combout  & (\cpu|cont|Selector12~0_combout )) # (\cpu|cont|Selector9~1_combout  & 
// (((\cpu|dp|instruction_reg_i|op_code_flopr|q [3] & \cpu|cont|Selector9~2_combout )))) ) )

	.dataa(!\cpu|cont|Selector9~1_combout ),
	.datab(!\cpu|cont|Selector12~0_combout ),
	.datac(!\cpu|dp|instruction_reg_i|op_code_flopr|q [3]),
	.datad(!\cpu|cont|Selector9~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector9~3 .extended_lut = "off";
defparam \cpu|cont|Selector9~3 .lut_mask = 64'h2227222777277727;
defparam \cpu|cont|Selector9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Decoder0~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Decoder0~1_combout  = ( \cpu|cont|Selector11~2_combout  & ( (!\cpu|cont|Selector9~1_combout  & (!\cpu|cont|Selector8~1_combout  & (\cpu|cont|Selector7~0_combout  & \cpu|cont|Selector12~0_combout ))) ) ) # ( !\cpu|cont|Selector11~2_combout 
//  & ( (!\cpu|cont|Selector8~1_combout  & (\cpu|cont|Selector7~0_combout  & ((\cpu|cont|Selector12~0_combout ) # (\cpu|cont|Selector9~1_combout )))) ) )

	.dataa(!\cpu|cont|Selector9~1_combout ),
	.datab(!\cpu|cont|Selector8~1_combout ),
	.datac(!\cpu|cont|Selector7~0_combout ),
	.datad(!\cpu|cont|Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Decoder0~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Decoder0~1 .lut_mask = 64'h040C040C00080008;
defparam \cpu|dp|alu_rf_i|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N21
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Decoder0~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|Decoder0~2_combout  = ( \cpu|dp|alu_rf_i|Decoder0~1_combout  & ( (\cpu|cont|Selector9~3_combout  & (!\cpu|cont|Selector10~1_combout  & \cpu|dp|alu_rf_i|Decoder0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|Selector9~3_combout ),
	.datac(!\cpu|cont|Selector10~1_combout ),
	.datad(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Decoder0~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Decoder0~2 .lut_mask = 64'h0000000000300030;
defparam \cpu|dp|alu_rf_i|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N21
cyclonev_lcell_comb \cpu|dp|alu_rf_i|l_flag (
// Equation(s):
// \cpu|dp|alu_rf_i|l_flag~combout  = ( \reset~input_o  & ( (!\cpu|dp|alu_rf_i|Decoder0~2_combout  & ((\cpu|dp|alu_rf_i|l_flag~combout ))) # (\cpu|dp|alu_rf_i|Decoder0~2_combout  & (\cpu|dp|alu_rf_i|Add0~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|Decoder0~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|Add0~1_sumout ),
	.datad(!\cpu|dp|alu_rf_i|l_flag~combout ),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|l_flag~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|l_flag .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|l_flag .lut_mask = 64'h0000000003CF03CF;
defparam \cpu|dp|alu_rf_i|l_flag .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|LessThan1~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|LessThan1~0_combout  = ( \cpu|dp|alu_A_mux|mux2_output[14]~6_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[14]~6_combout  & (!\cpu|dp|alu_B_mux|mux2_output[13]~5_combout  $ (\cpu|dp|alu_A_mux|mux2_output[13]~5_combout ))) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[14]~6_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[14]~6_combout  & (!\cpu|dp|alu_B_mux|mux2_output[13]~5_combout  $ (\cpu|dp|alu_A_mux|mux2_output[13]~5_combout ))) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[13]~5_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[13]~5_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[14]~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[14]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|LessThan1~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|LessThan1~0 .lut_mask = 64'hA500A50000A500A5;
defparam \cpu|dp|alu_rf_i|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Equal1~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Equal1~0_combout  = ( \cpu|dp|alu_A_mux|mux2_output[11]~3_combout  & ( (\cpu|dp|alu_rf_i|LessThan1~0_combout  & (\cpu|dp|alu_B_mux|mux2_output[11]~3_combout  & (!\cpu|dp|alu_B_mux|mux2_output[12]~4_combout  $ 
// (\cpu|dp|alu_A_mux|mux2_output[12]~4_combout )))) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[11]~3_combout  & ( (\cpu|dp|alu_rf_i|LessThan1~0_combout  & (!\cpu|dp|alu_B_mux|mux2_output[11]~3_combout  & (!\cpu|dp|alu_B_mux|mux2_output[12]~4_combout  $ 
// (\cpu|dp|alu_A_mux|mux2_output[12]~4_combout )))) ) )

	.dataa(!\cpu|dp|alu_rf_i|LessThan1~0_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[12]~4_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[12]~4_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[11]~3_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[11]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Equal1~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Equal1~0 .lut_mask = 64'h4100004141000041;
defparam \cpu|dp|alu_rf_i|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|LessThan1~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|LessThan1~1_combout  = ( \cpu|dp|alu_A_mux|mux2_output[10]~2_combout  & ( (\cpu|dp|alu_rf_i|Equal1~0_combout  & (\cpu|dp|alu_B_mux|mux2_output[10]~2_combout  & (!\cpu|dp|alu_B_mux|mux2_output[9]~1_combout  $ 
// (\cpu|dp|alu_A_mux|mux2_output[9]~1_combout )))) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[10]~2_combout  & ( (\cpu|dp|alu_rf_i|Equal1~0_combout  & (!\cpu|dp|alu_B_mux|mux2_output[10]~2_combout  & (!\cpu|dp|alu_B_mux|mux2_output[9]~1_combout  $ 
// (\cpu|dp|alu_A_mux|mux2_output[9]~1_combout )))) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[9]~1_combout ),
	.datab(!\cpu|dp|alu_rf_i|Equal1~0_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[10]~2_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[10]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|LessThan1~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|LessThan1~1 .lut_mask = 64'h2010201002010201;
defparam \cpu|dp|alu_rf_i|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N57
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Equal1~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|Equal1~4_combout  = ( \cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ( \cpu|dp|alu_A_mux|mux2_output[15]~15_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[15]~15_combout  & \cpu|dp|alu_A_mux|mux2_output[1]~14_combout ) ) ) ) # ( 
// !\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ( \cpu|dp|alu_A_mux|mux2_output[15]~15_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[15]~15_combout  & !\cpu|dp|alu_A_mux|mux2_output[1]~14_combout ) ) ) ) # ( \cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ( 
// !\cpu|dp|alu_A_mux|mux2_output[15]~15_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[15]~15_combout  & \cpu|dp|alu_A_mux|mux2_output[1]~14_combout ) ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[15]~15_combout  & 
// ( (!\cpu|dp|alu_B_mux|mux2_output[15]~15_combout  & !\cpu|dp|alu_A_mux|mux2_output[1]~14_combout ) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[15]~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[1]~14_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Equal1~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Equal1~4 .lut_mask = 64'hAA0000AA55000055;
defparam \cpu|dp|alu_rf_i|Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Equal1~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|Equal1~3_combout  = ( \cpu|dp|alu_A_mux|mux2_output[2]~12_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & (!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout  $ (\cpu|dp|alu_A_mux|mux2_output[3]~13_combout ))) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[2]~12_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & (!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout  $ (\cpu|dp|alu_A_mux|mux2_output[3]~13_combout ))) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ),
	.datac(gnd),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[3]~13_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[2]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Equal1~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Equal1~3 .lut_mask = 64'h8822882244114411;
defparam \cpu|dp|alu_rf_i|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N15
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Equal1~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|Equal1~5_combout  = ( \cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & ( (\cpu|dp|alu_rf_i|Equal1~4_combout  & (\cpu|dp|alu_rf_i|Equal1~3_combout  & \cpu|dp|alu_A_mux|mux2_output[0]~11_combout )) ) ) # ( 
// !\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & ( (\cpu|dp|alu_rf_i|Equal1~4_combout  & (\cpu|dp|alu_rf_i|Equal1~3_combout  & !\cpu|dp|alu_A_mux|mux2_output[0]~11_combout )) ) )

	.dataa(!\cpu|dp|alu_rf_i|Equal1~4_combout ),
	.datab(!\cpu|dp|alu_rf_i|Equal1~3_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[0]~11_combout ),
	.datad(gnd),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Equal1~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Equal1~5 .lut_mask = 64'h1010010110100101;
defparam \cpu|dp|alu_rf_i|Equal1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Equal1~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Equal1~1_combout  = ( \cpu|dp|alu_A_mux|mux2_output[6]~9_combout  & ( \cpu|dp|alu_B_mux|mux2_output[6]~9_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[7]~10_combout  & (!\cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & 
// (!\cpu|dp|alu_B_mux|mux2_output[5]~8_combout  $ (\cpu|dp|alu_A_mux|mux2_output[5]~8_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[7]~10_combout  & (\cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & (!\cpu|dp|alu_B_mux|mux2_output[5]~8_combout  $ 
// (\cpu|dp|alu_A_mux|mux2_output[5]~8_combout )))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[6]~9_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[6]~9_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[7]~10_combout  & (!\cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & 
// (!\cpu|dp|alu_B_mux|mux2_output[5]~8_combout  $ (\cpu|dp|alu_A_mux|mux2_output[5]~8_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[7]~10_combout  & (\cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & (!\cpu|dp|alu_B_mux|mux2_output[5]~8_combout  $ 
// (\cpu|dp|alu_A_mux|mux2_output[5]~8_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[7]~10_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[5]~8_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[5]~8_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[6]~9_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[6]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Equal1~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Equal1~1 .lut_mask = 64'h8241000000008241;
defparam \cpu|dp|alu_rf_i|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Equal1~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|Equal1~2_combout  = ( \cpu|dp|alu_A_mux|mux2_output[4]~7_combout  & ( \cpu|dp|alu_B_mux|mux2_output[4]~7_combout  & ( \cpu|dp|alu_rf_i|Equal1~1_combout  ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[4]~7_combout  & ( 
// !\cpu|dp|alu_B_mux|mux2_output[4]~7_combout  & ( \cpu|dp|alu_rf_i|Equal1~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|Equal1~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[4]~7_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Equal1~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Equal1~2 .lut_mask = 64'h3333000000003333;
defparam \cpu|dp|alu_rf_i|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Equal1~6 (
// Equation(s):
// \cpu|dp|alu_rf_i|Equal1~6_combout  = ( \cpu|dp|alu_B_mux|mux2_output[8]~0_combout  & ( \cpu|dp|alu_rf_i|Equal1~2_combout  & ( (\cpu|dp|alu_rf_i|LessThan1~1_combout  & (\cpu|dp|alu_rf_i|Equal1~5_combout  & \cpu|dp|alu_A_mux|mux2_output[8]~0_combout )) ) ) 
// ) # ( !\cpu|dp|alu_B_mux|mux2_output[8]~0_combout  & ( \cpu|dp|alu_rf_i|Equal1~2_combout  & ( (\cpu|dp|alu_rf_i|LessThan1~1_combout  & (\cpu|dp|alu_rf_i|Equal1~5_combout  & !\cpu|dp|alu_A_mux|mux2_output[8]~0_combout )) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|LessThan1~1_combout ),
	.datab(!\cpu|dp|alu_rf_i|Equal1~5_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[8]~0_combout ),
	.datad(gnd),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[8]~0_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Equal1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Equal1~6 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Equal1~6 .lut_mask = 64'h0000000010100101;
defparam \cpu|dp|alu_rf_i|Equal1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|z_flag (
// Equation(s):
// \cpu|dp|alu_rf_i|z_flag~combout  = ( \cpu|dp|alu_rf_i|z_flag~combout  & ( (\reset~input_o  & ((!\cpu|dp|alu_rf_i|Decoder0~2_combout ) # (\cpu|dp|alu_rf_i|Equal1~6_combout ))) ) ) # ( !\cpu|dp|alu_rf_i|z_flag~combout  & ( (\cpu|dp|alu_rf_i|Equal1~6_combout 
//  & (\cpu|dp|alu_rf_i|Decoder0~2_combout  & \reset~input_o )) ) )

	.dataa(!\cpu|dp|alu_rf_i|Equal1~6_combout ),
	.datab(!\cpu|dp|alu_rf_i|Decoder0~2_combout ),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|z_flag~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|z_flag~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|z_flag .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|z_flag .lut_mask = 64'h010101010D0D0D0D;
defparam \cpu|dp|alu_rf_i|z_flag .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N48
cyclonev_lcell_comb \cpu|cont|Mux0~1 (
// Equation(s):
// \cpu|cont|Mux0~1_combout  = ( \cpu|dp|instruction_reg_i|A_index_flopr|q [1] & ( \cpu|dp|instruction_reg_i|A_index_flopr|q [3] & ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [0] $ (((!\cpu|dp|instruction_reg_i|A_index_flopr|q [2] & 
// ((\cpu|dp|alu_rf_i|z_flag~combout ) # (\cpu|dp|alu_rf_i|l_flag~combout ))))) ) ) ) # ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [1] & ( \cpu|dp|instruction_reg_i|A_index_flopr|q [3] & ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [0] $ 
// (\cpu|dp|instruction_reg_i|A_index_flopr|q [2]) ) ) ) # ( \cpu|dp|instruction_reg_i|A_index_flopr|q [1] & ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [3] & ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [0] ) ) ) # ( 
// !\cpu|dp|instruction_reg_i|A_index_flopr|q [1] & ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [3] & ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [0] $ (((!\cpu|dp|instruction_reg_i|A_index_flopr|q [2] & ((!\cpu|dp|alu_rf_i|z_flag~combout ))) # 
// (\cpu|dp|instruction_reg_i|A_index_flopr|q [2] & (!\cpu|dp|alu_rf_i|l_flag~combout )))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|l_flag~combout ),
	.datab(!\cpu|dp|alu_rf_i|z_flag~combout ),
	.datac(!\cpu|dp|instruction_reg_i|A_index_flopr|q [0]),
	.datad(!\cpu|dp|instruction_reg_i|A_index_flopr|q [2]),
	.datae(!\cpu|dp|instruction_reg_i|A_index_flopr|q [1]),
	.dataf(!\cpu|dp|instruction_reg_i|A_index_flopr|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Mux0~1 .extended_lut = "off";
defparam \cpu|cont|Mux0~1 .lut_mask = 64'h3C5AF0F0F00F87F0;
defparam \cpu|cont|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector0~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector0~0_combout  = ( \cpu|cont|Selector10~1_combout  & ( \cpu|dp|alu_rf_i|Decoder0~0_combout  & ( ((!\cpu|cont|Selector7~0_combout ) # ((\cpu|cont|Selector8~1_combout ) # (\cpu|cont|Selector9~4_combout ))) # 
// (\cpu|cont|Selector11~3_combout ) ) ) ) # ( !\cpu|cont|Selector10~1_combout  & ( \cpu|dp|alu_rf_i|Decoder0~0_combout  & ( ((!\cpu|cont|Selector7~0_combout ) # ((!\cpu|cont|Selector9~4_combout ) # (\cpu|cont|Selector8~1_combout ))) # 
// (\cpu|cont|Selector11~3_combout ) ) ) ) # ( \cpu|cont|Selector10~1_combout  & ( !\cpu|dp|alu_rf_i|Decoder0~0_combout  ) ) # ( !\cpu|cont|Selector10~1_combout  & ( !\cpu|dp|alu_rf_i|Decoder0~0_combout  ) )

	.dataa(!\cpu|cont|Selector11~3_combout ),
	.datab(!\cpu|cont|Selector7~0_combout ),
	.datac(!\cpu|cont|Selector9~4_combout ),
	.datad(!\cpu|cont|Selector8~1_combout ),
	.datae(!\cpu|cont|Selector10~1_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector0~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector0~0 .lut_mask = 64'hFFFFFFFFFDFFDFFF;
defparam \cpu|dp|alu_rf_i|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N15
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~0_combout  = ( !\cpu|cont|Selector8~1_combout  & ( !\cpu|cont|Selector9~4_combout  & ( (\cpu|cont|Selector7~0_combout  & (\cpu|cont|Selector10~1_combout  & (!\cpu|dp|alu_rf_i|Decoder0~0_combout  $ (!\cpu|cont|Selector11~3_combout 
// )))) ) ) )

	.dataa(!\cpu|cont|Selector7~0_combout ),
	.datab(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datac(!\cpu|cont|Selector11~3_combout ),
	.datad(!\cpu|cont|Selector10~1_combout ),
	.datae(!\cpu|cont|Selector8~1_combout ),
	.dataf(!\cpu|cont|Selector9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~0 .lut_mask = 64'h0014000000000000;
defparam \cpu|dp|alu_rf_i|alu_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|always0~6 (
// Equation(s):
// \cpu|dp|alu_rf_i|always0~6_combout  = ( !\cpu|dp|alu_A_mux|mux2_output[12]~4_combout  & ( (!\cpu|dp|alu_A_mux|mux2_output[14]~6_combout  & (!\cpu|dp|alu_A_mux|mux2_output[13]~5_combout  & !\cpu|dp|alu_A_mux|mux2_output[15]~15_combout )) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[14]~6_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[13]~5_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[15]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[12]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|always0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|always0~6 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|always0~6 .lut_mask = 64'h8080808000000000;
defparam \cpu|dp|alu_rf_i|always0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|always0~7 (
// Equation(s):
// \cpu|dp|alu_rf_i|always0~7_combout  = ( \cpu|dp|alu_rf_i|always0~6_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & (!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & (!\cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & 
// !\cpu|dp|alu_A_mux|mux2_output[6]~9_combout ))) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[6]~9_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|always0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|always0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|always0~7 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|always0~7 .lut_mask = 64'h0000000080008000;
defparam \cpu|dp|alu_rf_i|always0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N57
cyclonev_lcell_comb \cpu|dp|alu_rf_i|always0~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|always0~5_combout  = ( !\cpu|dp|alu_A_mux|mux2_output[4]~7_combout  & ( (!\cpu|dp|alu_A_mux|mux2_output[5]~8_combout  & (!\cpu|dp|alu_A_mux|mux2_output[10]~2_combout  & !\cpu|dp|alu_A_mux|mux2_output[11]~3_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[5]~8_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[10]~2_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[11]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|always0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|always0~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|always0~5 .lut_mask = 64'hC000C00000000000;
defparam \cpu|dp|alu_rf_i|always0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|always0~8 (
// Equation(s):
// \cpu|dp|alu_rf_i|always0~8_combout  = ( !\cpu|dp|alu_A_mux|mux2_output[8]~0_combout  & ( \cpu|dp|alu_rf_i|always0~5_combout  & ( (\cpu|dp|alu_rf_i|always0~7_combout  & !\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|always0~7_combout ),
	.datac(gnd),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[8]~0_combout ),
	.dataf(!\cpu|dp|alu_rf_i|always0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|always0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|always0~8 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|always0~8 .lut_mask = 64'h0000000033000000;
defparam \cpu|dp|alu_rf_i|always0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|always0~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|always0~4_combout  = ( !\cpu|dp|alu_A_mux|mux2_output[0]~11_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[1]~14_combout  & ( (!\cpu|dp|alu_A_mux|mux2_output[2]~12_combout  & !\cpu|dp|alu_A_mux|mux2_output[3]~13_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[2]~12_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[3]~13_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[0]~11_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[1]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|always0~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|always0~4 .lut_mask = 64'hF000000000000000;
defparam \cpu|dp|alu_rf_i|always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector4~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector4~0_combout  = ( !\cpu|dp|alu_rf_i|Add3~25_sumout  & ( \cpu|dp|alu_rf_i|always0~3_combout  & ( (!\cpu|dp|alu_rf_i|Add3~29_sumout  & ((!\cpu|dp|alu_rf_i|always0~8_combout ) # (!\cpu|dp|alu_rf_i|always0~4_combout ))) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|Add3~25_sumout  & ( !\cpu|dp|alu_rf_i|always0~3_combout  & ( !\cpu|dp|alu_rf_i|Add3~29_sumout  ) ) )

	.dataa(!\cpu|dp|alu_rf_i|always0~8_combout ),
	.datab(!\cpu|dp|alu_rf_i|Add3~29_sumout ),
	.datac(!\cpu|dp|alu_rf_i|always0~4_combout ),
	.datad(gnd),
	.datae(!\cpu|dp|alu_rf_i|Add3~25_sumout ),
	.dataf(!\cpu|dp|alu_rf_i|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector4~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector4~0 .lut_mask = 64'hCCCC0000C8C80000;
defparam \cpu|dp|alu_rf_i|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector4~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector4~4_combout  = ( !\cpu|dp|alu_rf_i|Add3~41_sumout  & ( !\cpu|dp|alu_rf_i|Add3~1_sumout  & ( (!\cpu|dp|alu_rf_i|Add3~17_sumout  & (!\cpu|dp|alu_rf_i|Add3~37_sumout  & (!\cpu|dp|alu_rf_i|Add3~21_sumout  & 
// !\cpu|dp|alu_rf_i|Add3~9_sumout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Add3~17_sumout ),
	.datab(!\cpu|dp|alu_rf_i|Add3~37_sumout ),
	.datac(!\cpu|dp|alu_rf_i|Add3~21_sumout ),
	.datad(!\cpu|dp|alu_rf_i|Add3~9_sumout ),
	.datae(!\cpu|dp|alu_rf_i|Add3~41_sumout ),
	.dataf(!\cpu|dp|alu_rf_i|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector4~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector4~4 .lut_mask = 64'h8000000000000000;
defparam \cpu|dp|alu_rf_i|Selector4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N15
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector4~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector4~1_combout  = ( !\cpu|dp|alu_rf_i|Add3~53_sumout  & ( !\cpu|dp|alu_rf_i|Add3~49_sumout  & ( (!\cpu|dp|alu_rf_i|Add3~57_sumout  & (!\cpu|dp|alu_rf_i|Add3~45_sumout  & !\cpu|dp|alu_rf_i|Add3~61_sumout )) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Add3~57_sumout ),
	.datab(!\cpu|dp|alu_rf_i|Add3~45_sumout ),
	.datac(gnd),
	.datad(!\cpu|dp|alu_rf_i|Add3~61_sumout ),
	.datae(!\cpu|dp|alu_rf_i|Add3~53_sumout ),
	.dataf(!\cpu|dp|alu_rf_i|Add3~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector4~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector4~1 .lut_mask = 64'h8800000000000000;
defparam \cpu|dp|alu_rf_i|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|LessThan1~8 (
// Equation(s):
// \cpu|dp|alu_rf_i|LessThan1~8_combout  = ( \cpu|dp|alu_A_mux|mux2_output[10]~2_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[9]~1_combout  & (\cpu|dp|alu_rf_i|Equal1~0_combout  & (!\cpu|dp|alu_A_mux|mux2_output[9]~1_combout  & 
// \cpu|dp|alu_B_mux|mux2_output[10]~2_combout ))) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[10]~2_combout  & ( (\cpu|dp|alu_rf_i|Equal1~0_combout  & (((\cpu|dp|alu_B_mux|mux2_output[9]~1_combout  & !\cpu|dp|alu_A_mux|mux2_output[9]~1_combout )) # 
// (\cpu|dp|alu_B_mux|mux2_output[10]~2_combout ))) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[9]~1_combout ),
	.datab(!\cpu|dp|alu_rf_i|Equal1~0_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[9]~1_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[10]~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[10]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|LessThan1~8 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|LessThan1~8 .lut_mask = 64'h1033103300100010;
defparam \cpu|dp|alu_rf_i|LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|LessThan1~6 (
// Equation(s):
// \cpu|dp|alu_rf_i|LessThan1~6_combout  = ( \cpu|dp|alu_A_mux|mux2_output[14]~6_combout  & ( (!\cpu|dp|alu_A_mux|mux2_output[13]~5_combout  & (\cpu|dp|alu_B_mux|mux2_output[13]~5_combout  & \cpu|dp|alu_B_mux|mux2_output[14]~6_combout )) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[14]~6_combout  & ( ((!\cpu|dp|alu_A_mux|mux2_output[13]~5_combout  & \cpu|dp|alu_B_mux|mux2_output[13]~5_combout )) # (\cpu|dp|alu_B_mux|mux2_output[14]~6_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[13]~5_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[13]~5_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[14]~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[14]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|LessThan1~6 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|LessThan1~6 .lut_mask = 64'h0CFF0CFF000C000C;
defparam \cpu|dp|alu_rf_i|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|LessThan1~7 (
// Equation(s):
// \cpu|dp|alu_rf_i|LessThan1~7_combout  = ( \cpu|dp|alu_A_mux|mux2_output[11]~3_combout  & ( \cpu|dp|alu_B_mux|mux2_output[12]~4_combout  & ( (!\cpu|dp|alu_rf_i|LessThan1~6_combout  & ((!\cpu|dp|alu_rf_i|LessThan1~0_combout ) # 
// (\cpu|dp|alu_A_mux|mux2_output[12]~4_combout ))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[11]~3_combout  & ( \cpu|dp|alu_B_mux|mux2_output[12]~4_combout  & ( (!\cpu|dp|alu_rf_i|LessThan1~6_combout  & ((!\cpu|dp|alu_rf_i|LessThan1~0_combout ) # 
// ((\cpu|dp|alu_A_mux|mux2_output[12]~4_combout  & !\cpu|dp|alu_B_mux|mux2_output[11]~3_combout )))) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[11]~3_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[12]~4_combout  & ( !\cpu|dp|alu_rf_i|LessThan1~6_combout  ) ) ) # 
// ( !\cpu|dp|alu_A_mux|mux2_output[11]~3_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[12]~4_combout  & ( (!\cpu|dp|alu_rf_i|LessThan1~6_combout  & ((!\cpu|dp|alu_rf_i|LessThan1~0_combout ) # ((!\cpu|dp|alu_B_mux|mux2_output[11]~3_combout ) # 
// (\cpu|dp|alu_A_mux|mux2_output[12]~4_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|LessThan1~6_combout ),
	.datab(!\cpu|dp|alu_rf_i|LessThan1~0_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[12]~4_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[11]~3_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[11]~3_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[12]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|LessThan1~7 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|LessThan1~7 .lut_mask = 64'hAA8AAAAA8A888A8A;
defparam \cpu|dp|alu_rf_i|LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|LessThan1~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|LessThan1~4_combout  = ( \cpu|dp|alu_A_mux|mux2_output[5]~8_combout  & ( \cpu|dp|alu_A_mux|mux2_output[6]~9_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[7]~10_combout  & !\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ) ) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[5]~8_combout  & ( \cpu|dp|alu_A_mux|mux2_output[6]~9_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[7]~10_combout  & (\cpu|dp|alu_B_mux|mux2_output[5]~8_combout  & (\cpu|dp|alu_B_mux|mux2_output[6]~9_combout  & 
// !\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[7]~10_combout  & ((!\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ) # ((\cpu|dp|alu_B_mux|mux2_output[5]~8_combout  & \cpu|dp|alu_B_mux|mux2_output[6]~9_combout )))) ) ) ) # ( 
// \cpu|dp|alu_A_mux|mux2_output[5]~8_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[6]~9_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[6]~9_combout  & (\cpu|dp|alu_B_mux|mux2_output[7]~10_combout  & !\cpu|dp|alu_A_mux|mux2_output[7]~10_combout )) # 
// (\cpu|dp|alu_B_mux|mux2_output[6]~9_combout  & ((!\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ) # (\cpu|dp|alu_B_mux|mux2_output[7]~10_combout ))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[5]~8_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[6]~9_combout  & ( 
// (!\cpu|dp|alu_B_mux|mux2_output[7]~10_combout  & (!\cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & ((\cpu|dp|alu_B_mux|mux2_output[6]~9_combout ) # (\cpu|dp|alu_B_mux|mux2_output[5]~8_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[7]~10_combout  & 
// (((!\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ) # (\cpu|dp|alu_B_mux|mux2_output[6]~9_combout )) # (\cpu|dp|alu_B_mux|mux2_output[5]~8_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[5]~8_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[6]~9_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[7]~10_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[5]~8_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[6]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|LessThan1~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|LessThan1~4 .lut_mask = 64'h7F073F031F010F00;
defparam \cpu|dp|alu_rf_i|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N21
cyclonev_lcell_comb \cpu|dp|alu_rf_i|LessThan1~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|LessThan1~2_combout  = ( \cpu|dp|alu_A_mux|mux2_output[1]~14_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout  & (\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & !\cpu|dp|alu_A_mux|mux2_output[0]~11_combout )) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[1]~14_combout  & ( ((\cpu|dp|alu_B_mux|mux2_output[0]~11_combout  & !\cpu|dp|alu_A_mux|mux2_output[0]~11_combout )) # (\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[1]~14_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[0]~11_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[1]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|LessThan1~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|LessThan1~2 .lut_mask = 64'h3F333F3303000300;
defparam \cpu|dp|alu_rf_i|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|LessThan1~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|LessThan1~3_combout  = ( \cpu|dp|alu_A_mux|mux2_output[2]~12_combout  & ( \cpu|dp|alu_rf_i|LessThan1~2_combout  & ( (!\cpu|dp|alu_A_mux|mux2_output[3]~13_combout  & ((\cpu|dp|alu_B_mux|mux2_output[2]~12_combout ) # 
// (\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ))) # (\cpu|dp|alu_A_mux|mux2_output[3]~13_combout  & (\cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & \cpu|dp|alu_B_mux|mux2_output[2]~12_combout )) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[2]~12_combout  & ( 
// \cpu|dp|alu_rf_i|LessThan1~2_combout  & ( (!\cpu|dp|alu_A_mux|mux2_output[3]~13_combout ) # (\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[2]~12_combout  & ( !\cpu|dp|alu_rf_i|LessThan1~2_combout  & ( 
// (!\cpu|dp|alu_A_mux|mux2_output[3]~13_combout  & \cpu|dp|alu_B_mux|mux2_output[3]~13_combout ) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[2]~12_combout  & ( !\cpu|dp|alu_rf_i|LessThan1~2_combout  & ( (!\cpu|dp|alu_A_mux|mux2_output[3]~13_combout  & 
// ((\cpu|dp|alu_B_mux|mux2_output[2]~12_combout ) # (\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ))) # (\cpu|dp|alu_A_mux|mux2_output[3]~13_combout  & (\cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & \cpu|dp|alu_B_mux|mux2_output[2]~12_combout )) ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[3]~13_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout ),
	.datad(gnd),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[2]~12_combout ),
	.dataf(!\cpu|dp|alu_rf_i|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|LessThan1~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|LessThan1~3 .lut_mask = 64'h2B2B2222BBBB2B2B;
defparam \cpu|dp|alu_rf_i|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N3
cyclonev_lcell_comb \cpu|dp|alu_rf_i|LessThan1~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|LessThan1~5_combout  = ( !\cpu|dp|alu_rf_i|LessThan1~4_combout  & ( \cpu|dp|alu_rf_i|LessThan1~3_combout  & ( (!\cpu|dp|alu_rf_i|Equal1~1_combout ) # ((!\cpu|dp|alu_B_mux|mux2_output[4]~7_combout  & 
// \cpu|dp|alu_A_mux|mux2_output[4]~7_combout )) ) ) ) # ( !\cpu|dp|alu_rf_i|LessThan1~4_combout  & ( !\cpu|dp|alu_rf_i|LessThan1~3_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[4]~7_combout ) # ((!\cpu|dp|alu_rf_i|Equal1~1_combout ) # 
// (\cpu|dp|alu_A_mux|mux2_output[4]~7_combout )) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[4]~7_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|Equal1~1_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[4]~7_combout ),
	.datae(!\cpu|dp|alu_rf_i|LessThan1~4_combout ),
	.dataf(!\cpu|dp|alu_rf_i|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|LessThan1~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|LessThan1~5 .lut_mask = 64'hFAFF0000F0FA0000;
defparam \cpu|dp|alu_rf_i|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|LessThan1~9 (
// Equation(s):
// \cpu|dp|alu_rf_i|LessThan1~9_combout  = ( \cpu|dp|alu_rf_i|LessThan1~7_combout  & ( \cpu|dp|alu_rf_i|LessThan1~5_combout  & ( (!\cpu|dp|alu_rf_i|LessThan1~8_combout  & ((!\cpu|dp|alu_rf_i|LessThan1~1_combout ) # 
// ((!\cpu|dp|alu_B_mux|mux2_output[8]~0_combout ) # (\cpu|dp|alu_A_mux|mux2_output[8]~0_combout )))) ) ) ) # ( \cpu|dp|alu_rf_i|LessThan1~7_combout  & ( !\cpu|dp|alu_rf_i|LessThan1~5_combout  & ( (!\cpu|dp|alu_rf_i|LessThan1~8_combout  & 
// ((!\cpu|dp|alu_rf_i|LessThan1~1_combout ) # ((\cpu|dp|alu_A_mux|mux2_output[8]~0_combout  & !\cpu|dp|alu_B_mux|mux2_output[8]~0_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|LessThan1~8_combout ),
	.datab(!\cpu|dp|alu_rf_i|LessThan1~1_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[8]~0_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[8]~0_combout ),
	.datae(!\cpu|dp|alu_rf_i|LessThan1~7_combout ),
	.dataf(!\cpu|dp|alu_rf_i|LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|LessThan1~9 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|LessThan1~9 .lut_mask = 64'h00008A880000AA8A;
defparam \cpu|dp|alu_rf_i|LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector4~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector4~3_combout  = ( \cpu|dp|alu_rf_i|Add3~5_sumout  & ( \cpu|dp|alu_rf_i|Add3~13_sumout  & ( (!\cpu|dp|alu_rf_i|alu_out~0_combout  & ((!\cpu|dp|alu_rf_i|LessThan1~9_combout  & ((!\cpu|dp|alu_A_mux|mux2_output[15]~15_combout ) # 
// (\cpu|dp|alu_B_mux|mux2_output[15]~15_combout ))) # (\cpu|dp|alu_rf_i|LessThan1~9_combout  & (\cpu|dp|alu_B_mux|mux2_output[15]~15_combout  & !\cpu|dp|alu_A_mux|mux2_output[15]~15_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|Add3~5_sumout  & ( 
// \cpu|dp|alu_rf_i|Add3~13_sumout  & ( (!\cpu|dp|alu_rf_i|alu_out~0_combout  & ((!\cpu|dp|alu_rf_i|LessThan1~9_combout  & ((!\cpu|dp|alu_A_mux|mux2_output[15]~15_combout ) # (\cpu|dp|alu_B_mux|mux2_output[15]~15_combout ))) # 
// (\cpu|dp|alu_rf_i|LessThan1~9_combout  & (\cpu|dp|alu_B_mux|mux2_output[15]~15_combout  & !\cpu|dp|alu_A_mux|mux2_output[15]~15_combout )))) ) ) ) # ( \cpu|dp|alu_rf_i|Add3~5_sumout  & ( !\cpu|dp|alu_rf_i|Add3~13_sumout  & ( 
// (!\cpu|dp|alu_rf_i|alu_out~0_combout  & ((!\cpu|dp|alu_rf_i|LessThan1~9_combout  & ((!\cpu|dp|alu_A_mux|mux2_output[15]~15_combout ) # (\cpu|dp|alu_B_mux|mux2_output[15]~15_combout ))) # (\cpu|dp|alu_rf_i|LessThan1~9_combout  & 
// (\cpu|dp|alu_B_mux|mux2_output[15]~15_combout  & !\cpu|dp|alu_A_mux|mux2_output[15]~15_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|Add3~5_sumout  & ( !\cpu|dp|alu_rf_i|Add3~13_sumout  & ( ((!\cpu|dp|alu_rf_i|LessThan1~9_combout  & 
// ((!\cpu|dp|alu_A_mux|mux2_output[15]~15_combout ) # (\cpu|dp|alu_B_mux|mux2_output[15]~15_combout ))) # (\cpu|dp|alu_rf_i|LessThan1~9_combout  & (\cpu|dp|alu_B_mux|mux2_output[15]~15_combout  & !\cpu|dp|alu_A_mux|mux2_output[15]~15_combout ))) # 
// (\cpu|dp|alu_rf_i|alu_out~0_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|LessThan1~9_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[15]~15_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~0_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[15]~15_combout ),
	.datae(!\cpu|dp|alu_rf_i|Add3~5_sumout ),
	.dataf(!\cpu|dp|alu_rf_i|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector4~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector4~3 .lut_mask = 64'hBF2FB020B020B020;
defparam \cpu|dp|alu_rf_i|Selector4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector4~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector4~2_combout  = ( \cpu|dp|alu_rf_i|Add3~33_sumout  & ( \cpu|dp|alu_rf_i|Selector4~3_combout  & ( !\cpu|dp|alu_rf_i|alu_out~0_combout  ) ) ) # ( !\cpu|dp|alu_rf_i|Add3~33_sumout  & ( \cpu|dp|alu_rf_i|Selector4~3_combout  & ( 
// (!\cpu|dp|alu_rf_i|alu_out~0_combout ) # ((\cpu|dp|alu_rf_i|Selector4~0_combout  & (\cpu|dp|alu_rf_i|Selector4~4_combout  & \cpu|dp|alu_rf_i|Selector4~1_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~0_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector4~0_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector4~4_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector4~1_combout ),
	.datae(!\cpu|dp|alu_rf_i|Add3~33_sumout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector4~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector4~2 .lut_mask = 64'h00000000AAABAAAA;
defparam \cpu|dp|alu_rf_i|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|c_flag (
// Equation(s):
// \cpu|dp|alu_rf_i|c_flag~combout  = ( \cpu|dp|alu_rf_i|Selector4~2_combout  & ( (\reset~input_o  & ((!\cpu|dp|alu_rf_i|Selector0~0_combout ) # (\cpu|dp|alu_rf_i|c_flag~combout ))) ) ) # ( !\cpu|dp|alu_rf_i|Selector4~2_combout  & ( 
// (\cpu|dp|alu_rf_i|c_flag~combout  & (\reset~input_o  & \cpu|dp|alu_rf_i|Selector0~0_combout )) ) )

	.dataa(!\cpu|dp|alu_rf_i|c_flag~combout ),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|alu_rf_i|Selector0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|c_flag~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|c_flag .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|c_flag .lut_mask = 64'h000500050F050F05;
defparam \cpu|dp|alu_rf_i|c_flag .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector5~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector5~0_combout  = ( \cpu|dp|alu_rf_i|alu_out~0_combout  & ( \cpu|dp|alu_rf_i|Add3~5_sumout  & ( (!\cpu|dp|alu_B_mux|mux2_output[15]~15_combout  & !\cpu|dp|alu_A_mux|mux2_output[15]~15_combout ) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out~0_combout  & ( \cpu|dp|alu_rf_i|Add3~5_sumout  & ( (!\cpu|dp|alu_B_mux|mux2_output[15]~15_combout  & (!\cpu|dp|alu_rf_i|Add0~1_sumout  & \cpu|dp|alu_A_mux|mux2_output[15]~15_combout )) # 
// (\cpu|dp|alu_B_mux|mux2_output[15]~15_combout  & (\cpu|dp|alu_rf_i|Add0~1_sumout  & !\cpu|dp|alu_A_mux|mux2_output[15]~15_combout )) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out~0_combout  & ( !\cpu|dp|alu_rf_i|Add3~5_sumout  & ( 
// (\cpu|dp|alu_B_mux|mux2_output[15]~15_combout  & \cpu|dp|alu_A_mux|mux2_output[15]~15_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~0_combout  & ( !\cpu|dp|alu_rf_i|Add3~5_sumout  & ( (!\cpu|dp|alu_B_mux|mux2_output[15]~15_combout  & 
// (!\cpu|dp|alu_rf_i|Add0~1_sumout  & \cpu|dp|alu_A_mux|mux2_output[15]~15_combout )) # (\cpu|dp|alu_B_mux|mux2_output[15]~15_combout  & (\cpu|dp|alu_rf_i|Add0~1_sumout  & !\cpu|dp|alu_A_mux|mux2_output[15]~15_combout )) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[15]~15_combout ),
	.datab(!\cpu|dp|alu_rf_i|Add0~1_sumout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[15]~15_combout ),
	.datad(gnd),
	.datae(!\cpu|dp|alu_rf_i|alu_out~0_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector5~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector5~0 .lut_mask = 64'h181805051818A0A0;
defparam \cpu|dp|alu_rf_i|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N15
cyclonev_lcell_comb \cpu|dp|alu_rf_i|f_flag (
// Equation(s):
// \cpu|dp|alu_rf_i|f_flag~combout  = ( \cpu|dp|alu_rf_i|Selector5~0_combout  & ( (\reset~input_o  & ((!\cpu|dp|alu_rf_i|Selector0~0_combout ) # (\cpu|dp|alu_rf_i|f_flag~combout ))) ) ) # ( !\cpu|dp|alu_rf_i|Selector5~0_combout  & ( (\reset~input_o  & 
// (\cpu|dp|alu_rf_i|f_flag~combout  & \cpu|dp|alu_rf_i|Selector0~0_combout )) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|f_flag~combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|f_flag~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|f_flag .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|f_flag .lut_mask = 64'h0005000555055505;
defparam \cpu|dp|alu_rf_i|f_flag .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N9
cyclonev_lcell_comb \cpu|cont|Mux0~2 (
// Equation(s):
// \cpu|cont|Mux0~2_combout  = ( \cpu|dp|instruction_reg_i|A_index_flopr|q [3] & ( (!\cpu|dp|instruction_reg_i|A_index_flopr|q [1] & ((!\cpu|dp|instruction_reg_i|A_index_flopr|q [2] & ((!\cpu|dp|alu_rf_i|f_flag~combout ))) # 
// (\cpu|dp|instruction_reg_i|A_index_flopr|q [2] & (!\cpu|dp|alu_rf_i|z_flag~combout )))) ) ) # ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [3] & ( \cpu|dp|instruction_reg_i|A_index_flopr|q [1] ) )

	.dataa(!\cpu|dp|alu_rf_i|z_flag~combout ),
	.datab(!\cpu|dp|alu_rf_i|f_flag~combout ),
	.datac(!\cpu|dp|instruction_reg_i|A_index_flopr|q [2]),
	.datad(!\cpu|dp|instruction_reg_i|A_index_flopr|q [1]),
	.datae(!\cpu|dp|instruction_reg_i|A_index_flopr|q [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Mux0~2 .extended_lut = "off";
defparam \cpu|cont|Mux0~2 .lut_mask = 64'h00FFCA0000FFCA00;
defparam \cpu|cont|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N3
cyclonev_lcell_comb \cpu|dp|alu_rf_i|n_flag~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|n_flag~0_combout  = ( \cpu|dp|alu_A_mux|mux2_output[15]~15_combout  & ( (!\cpu|dp|alu_rf_i|LessThan1~9_combout ) # (!\cpu|dp|alu_B_mux|mux2_output[15]~15_combout ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[15]~15_combout  & ( 
// (!\cpu|dp|alu_rf_i|LessThan1~9_combout  & !\cpu|dp|alu_B_mux|mux2_output[15]~15_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|LessThan1~9_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[15]~15_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|n_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|n_flag~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|n_flag~0 .lut_mask = 64'hF000F000FFF0FFF0;
defparam \cpu|dp|alu_rf_i|n_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|n_flag (
// Equation(s):
// \cpu|dp|alu_rf_i|n_flag~combout  = ( \cpu|dp|alu_rf_i|n_flag~combout  & ( (\reset~input_o  & ((!\cpu|dp|alu_rf_i|Decoder0~2_combout ) # (\cpu|dp|alu_rf_i|n_flag~0_combout ))) ) ) # ( !\cpu|dp|alu_rf_i|n_flag~combout  & ( (\reset~input_o  & 
// (\cpu|dp|alu_rf_i|Decoder0~2_combout  & \cpu|dp|alu_rf_i|n_flag~0_combout )) ) )

	.dataa(!\reset~input_o ),
	.datab(!\cpu|dp|alu_rf_i|Decoder0~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|n_flag~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|n_flag~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|n_flag~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|n_flag .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|n_flag .lut_mask = 64'h0101010145454545;
defparam \cpu|dp|alu_rf_i|n_flag .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N30
cyclonev_lcell_comb \cpu|cont|Mux0~0 (
// Equation(s):
// \cpu|cont|Mux0~0_combout  = ( \cpu|dp|instruction_reg_i|A_index_flopr|q [1] & ( \cpu|dp|alu_rf_i|n_flag~combout  & ( !\cpu|cont|Mux0~1_combout  $ ((((!\cpu|cont|Mux0~2_combout ) # (\cpu|dp|instruction_reg_i|A_index_flopr|q [2])) # 
// (\cpu|dp|alu_rf_i|c_flag~combout ))) ) ) ) # ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [1] & ( \cpu|dp|alu_rf_i|n_flag~combout  & ( !\cpu|cont|Mux0~1_combout  $ (((!\cpu|cont|Mux0~2_combout ) # (\cpu|dp|instruction_reg_i|A_index_flopr|q [2]))) ) ) ) # 
// ( \cpu|dp|instruction_reg_i|A_index_flopr|q [1] & ( !\cpu|dp|alu_rf_i|n_flag~combout  & ( !\cpu|cont|Mux0~1_combout  $ (((!\cpu|cont|Mux0~2_combout ) # ((\cpu|dp|alu_rf_i|c_flag~combout  & !\cpu|dp|instruction_reg_i|A_index_flopr|q [2])))) ) ) ) # ( 
// !\cpu|dp|instruction_reg_i|A_index_flopr|q [1] & ( !\cpu|dp|alu_rf_i|n_flag~combout  & ( !\cpu|cont|Mux0~1_combout  $ (!\cpu|cont|Mux0~2_combout ) ) ) )

	.dataa(!\cpu|cont|Mux0~1_combout ),
	.datab(!\cpu|dp|alu_rf_i|c_flag~combout ),
	.datac(!\cpu|cont|Mux0~2_combout ),
	.datad(!\cpu|dp|instruction_reg_i|A_index_flopr|q [2]),
	.datae(!\cpu|dp|instruction_reg_i|A_index_flopr|q [1]),
	.dataf(!\cpu|dp|alu_rf_i|n_flag~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Mux0~0 .extended_lut = "off";
defparam \cpu|cont|Mux0~0 .lut_mask = 64'h5A5A595A5A555955;
defparam \cpu|cont|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N21
cyclonev_lcell_comb \cpu|cont|pc_src[0]~1 (
// Equation(s):
// \cpu|cont|pc_src[0]~1_combout  = ( !\cpu|cont|previous_state [7] & ( \cpu|cont|previous_state [3] & ( (!\cpu|cont|previous_state [0] & \cpu|cont|previous_state [6]) ) ) )

	.dataa(!\cpu|cont|previous_state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|cont|previous_state [6]),
	.datae(!\cpu|cont|previous_state [7]),
	.dataf(!\cpu|cont|previous_state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|pc_src[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|pc_src[0]~1 .extended_lut = "off";
defparam \cpu|cont|pc_src[0]~1 .lut_mask = 64'h0000000000AA0000;
defparam \cpu|cont|pc_src[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N39
cyclonev_lcell_comb \cpu|cont|pc_src[0]~2 (
// Equation(s):
// \cpu|cont|pc_src[0]~2_combout  = ( \cpu|cont|previous_state [2] & ( (!\cpu|cont|previous_state [1] & (\cpu|cont|Mux0~0_combout  & (\cpu|cont|pc_src[0]~1_combout  & \cpu|cont|Decoder1~2_combout ))) ) ) # ( !\cpu|cont|previous_state [2] & ( 
// (!\cpu|cont|previous_state [1] & (\cpu|cont|pc_src[0]~1_combout  & \cpu|cont|Decoder1~2_combout )) ) )

	.dataa(!\cpu|cont|previous_state [1]),
	.datab(!\cpu|cont|Mux0~0_combout ),
	.datac(!\cpu|cont|pc_src[0]~1_combout ),
	.datad(!\cpu|cont|Decoder1~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|previous_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|pc_src[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|pc_src[0]~2 .extended_lut = "off";
defparam \cpu|cont|pc_src[0]~2 .lut_mask = 64'h000A000A00020002;
defparam \cpu|cont|pc_src[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~13 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~13_combout  = ( \cpu|dp|alu_rf_i|ShiftLeft0~10_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & (((\cpu|dp|alu_B_mux|mux2_output[3]~13_combout )) # (\cpu|dp|alu_rf_i|ShiftLeft0~12_combout ))) # 
// (\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & (((!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & \cpu|dp|alu_rf_i|ShiftLeft0~11_combout )))) ) ) # ( !\cpu|dp|alu_rf_i|ShiftLeft0~10_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout  & 
// ((!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~12_combout )) # (\cpu|dp|alu_B_mux|mux2_output[2]~12_combout  & ((\cpu|dp|alu_rf_i|ShiftLeft0~11_combout ))))) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[2]~12_combout ),
	.datab(!\cpu|dp|alu_rf_i|ShiftLeft0~12_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[3]~13_combout ),
	.datad(!\cpu|dp|alu_rf_i|ShiftLeft0~11_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~13 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~13 .lut_mask = 64'h207020702A7A2A7A;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector13~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector13~2_combout  = ( \cpu|dp|alu_rf_i|Add0~45_sumout  & ( (\cpu|cont|Selector9~4_combout  & (\cpu|dp|alu_rf_i|Selector20~0_combout  & ((!\cpu|cont|Selector10~1_combout ) # (\cpu|dp|alu_B_mux|mux2_output[8]~0_combout )))) ) ) # ( 
// !\cpu|dp|alu_rf_i|Add0~45_sumout  & ( (\cpu|cont|Selector9~4_combout  & (\cpu|cont|Selector10~1_combout  & (\cpu|dp|alu_B_mux|mux2_output[8]~0_combout  & \cpu|dp|alu_rf_i|Selector20~0_combout ))) ) )

	.dataa(!\cpu|cont|Selector9~4_combout ),
	.datab(!\cpu|cont|Selector10~1_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[8]~0_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector20~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector13~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector13~2 .lut_mask = 64'h0001000100450045;
defparam \cpu|dp|alu_rf_i|Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector13~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector13~1_combout  = ( \cpu|dp|alu_B_mux|mux2_output[8]~0_combout  & ( \cpu|dp|alu_rf_i|Add3~61_sumout  & ( !\cpu|cont|Selector11~3_combout  $ (((!\cpu|dp|alu_rf_i|Decoder0~0_combout ) # ((!\cpu|cont|Selector10~1_combout  & 
// !\cpu|dp|alu_A_mux|mux2_output[8]~0_combout )))) ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[8]~0_combout  & ( \cpu|dp|alu_rf_i|Add3~61_sumout  & ( (!\cpu|cont|Selector10~1_combout  & (((\cpu|dp|alu_A_mux|mux2_output[8]~0_combout  & 
// \cpu|cont|Selector11~3_combout )))) # (\cpu|cont|Selector10~1_combout  & (!\cpu|dp|alu_rf_i|Decoder0~0_combout  $ (((!\cpu|cont|Selector11~3_combout ))))) ) ) ) # ( \cpu|dp|alu_B_mux|mux2_output[8]~0_combout  & ( !\cpu|dp|alu_rf_i|Add3~61_sumout  & ( 
// (!\cpu|cont|Selector10~1_combout  & (!\cpu|cont|Selector11~3_combout  $ (((!\cpu|dp|alu_rf_i|Decoder0~0_combout ) # (!\cpu|dp|alu_A_mux|mux2_output[8]~0_combout ))))) ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[8]~0_combout  & ( 
// !\cpu|dp|alu_rf_i|Add3~61_sumout  & ( (!\cpu|cont|Selector10~1_combout  & (\cpu|dp|alu_A_mux|mux2_output[8]~0_combout  & \cpu|cont|Selector11~3_combout )) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datab(!\cpu|cont|Selector10~1_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[8]~0_combout ),
	.datad(!\cpu|cont|Selector11~3_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[8]~0_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add3~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector13~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector13~1 .lut_mask = 64'h000C04C8112E15EA;
defparam \cpu|dp|alu_rf_i|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector13~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector13~3_combout  = ( \cpu|dp|alu_rf_i|Selector13~1_combout  & ( (\cpu|cont|Selector7~0_combout  & (!\cpu|cont|Selector8~1_combout  & ((!\cpu|cont|Selector9~4_combout ) # (\cpu|dp|alu_rf_i|Selector13~2_combout )))) ) ) # ( 
// !\cpu|dp|alu_rf_i|Selector13~1_combout  & ( (\cpu|cont|Selector7~0_combout  & (\cpu|dp|alu_rf_i|Selector13~2_combout  & !\cpu|cont|Selector8~1_combout )) ) )

	.dataa(!\cpu|cont|Selector9~4_combout ),
	.datab(!\cpu|cont|Selector7~0_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector13~2_combout ),
	.datad(!\cpu|cont|Selector8~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector13~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector13~3 .lut_mask = 64'h0300030023002300;
defparam \cpu|dp|alu_rf_i|Selector13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N21
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector13~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector13~0_combout  = ( \cpu|dp|alu_rf_i|Selector14~2_combout  & ( (!\cpu|cont|Selector7~0_combout  & (\cpu|cont|Selector10~1_combout  & \cpu|dp|alu_rf_i|Selector20~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|Selector7~0_combout ),
	.datac(!\cpu|cont|Selector10~1_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector20~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector13~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector13~0 .lut_mask = 64'h00000000000C000C;
defparam \cpu|dp|alu_rf_i|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N15
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector13~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector13~5_combout  = ( \cpu|cont|Selector11~3_combout  & ( (\cpu|dp|alu_rf_i|Decoder0~0_combout  & \cpu|cont|Selector8~1_combout ) ) ) # ( !\cpu|cont|Selector11~3_combout  & ( (!\cpu|dp|alu_rf_i|Decoder0~0_combout  & 
// \cpu|cont|Selector8~1_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datac(!\cpu|cont|Selector8~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector13~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector13~5 .lut_mask = 64'h0C0C0C0C03030303;
defparam \cpu|dp|alu_rf_i|Selector13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N27
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector13~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector13~4_combout  = ( \cpu|cont|Selector11~3_combout  & ( \cpu|dp|alu_rf_i|Add5~45_sumout  & ( \cpu|dp|alu_B_mux|mux2_output[0]~11_combout  ) ) ) # ( !\cpu|cont|Selector11~3_combout  & ( \cpu|dp|alu_rf_i|Add5~45_sumout  & ( 
// (\cpu|dp|alu_rf_i|Add3~61_sumout ) # (\cpu|dp|alu_B_mux|mux2_output[7]~10_combout ) ) ) ) # ( \cpu|cont|Selector11~3_combout  & ( !\cpu|dp|alu_rf_i|Add5~45_sumout  & ( \cpu|dp|alu_B_mux|mux2_output[0]~11_combout  ) ) ) # ( !\cpu|cont|Selector11~3_combout  
// & ( !\cpu|dp|alu_rf_i|Add5~45_sumout  & ( (!\cpu|dp|alu_B_mux|mux2_output[7]~10_combout  & \cpu|dp|alu_rf_i|Add3~61_sumout ) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[7]~10_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[0]~11_combout ),
	.datac(gnd),
	.datad(!\cpu|dp|alu_rf_i|Add3~61_sumout ),
	.datae(!\cpu|cont|Selector11~3_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add5~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector13~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector13~4 .lut_mask = 64'h00AA333355FF3333;
defparam \cpu|dp|alu_rf_i|Selector13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N57
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector13~6 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector13~6_combout  = ( \cpu|dp|alu_rf_i|Selector13~4_combout  & ( (\cpu|cont|Selector9~4_combout  & (\cpu|cont|Selector10~1_combout  & (!\cpu|cont|Selector7~0_combout  & \cpu|dp|alu_rf_i|Selector13~5_combout ))) ) )

	.dataa(!\cpu|cont|Selector9~4_combout ),
	.datab(!\cpu|cont|Selector10~1_combout ),
	.datac(!\cpu|cont|Selector7~0_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector13~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector13~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector13~6 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector13~6 .lut_mask = 64'h0000000000100010;
defparam \cpu|dp|alu_rf_i|Selector13~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector13~7 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector13~7_combout  = ( \cpu|dp|alu_rf_i|Selector13~6_combout  ) # ( !\cpu|dp|alu_rf_i|Selector13~6_combout  & ( ((!\cpu|cont|Selector8~1_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~13_combout  & \cpu|dp|alu_rf_i|Selector13~0_combout ))) # 
// (\cpu|dp|alu_rf_i|Selector13~3_combout ) ) )

	.dataa(!\cpu|cont|Selector8~1_combout ),
	.datab(!\cpu|dp|alu_rf_i|ShiftLeft0~13_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector13~3_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector13~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector13~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector13~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector13~7 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector13~7 .lut_mask = 64'h0F2F0F2FFFFFFFFF;
defparam \cpu|dp|alu_rf_i|Selector13~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[8] (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out [8] = ( \cpu|dp|alu_rf_i|Selector13~7_combout  & ( (\reset~input_o  & ((\cpu|dp|alu_rf_i|Selector2~0_combout ) # (\cpu|dp|alu_rf_i|alu_out [8]))) ) ) # ( !\cpu|dp|alu_rf_i|Selector13~7_combout  & ( (\reset~input_o  & 
// (\cpu|dp|alu_rf_i|alu_out [8] & !\cpu|dp|alu_rf_i|Selector2~0_combout )) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\cpu|dp|alu_rf_i|alu_out [8]),
	.datad(!\cpu|dp|alu_rf_i|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector13~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[8] .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[8] .lut_mask = 64'h0300030003330333;
defparam \cpu|dp|alu_rf_i|alu_out[8] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N36
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~12 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~12_combout  = ( \cpu|dp|reg_B_flopr|q [8] & ( \cpu|dp|pc_counter_i|incremented_pc [8] & ( ((\cpu|cont|pc_src[1]~0_combout ) # (\cpu|dp|alu_rf_i|alu_out [8])) # (\cpu|cont|pc_src[0]~2_combout ) ) ) ) # ( !\cpu|dp|reg_B_flopr|q [8] & ( 
// \cpu|dp|pc_counter_i|incremented_pc [8] & ( ((!\cpu|cont|pc_src[0]~2_combout  & \cpu|dp|alu_rf_i|alu_out [8])) # (\cpu|cont|pc_src[1]~0_combout ) ) ) ) # ( \cpu|dp|reg_B_flopr|q [8] & ( !\cpu|dp|pc_counter_i|incremented_pc [8] & ( 
// (!\cpu|cont|pc_src[1]~0_combout  & ((\cpu|dp|alu_rf_i|alu_out [8]) # (\cpu|cont|pc_src[0]~2_combout ))) ) ) ) # ( !\cpu|dp|reg_B_flopr|q [8] & ( !\cpu|dp|pc_counter_i|incremented_pc [8] & ( (!\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|alu_rf_i|alu_out [8] 
// & !\cpu|cont|pc_src[1]~0_combout )) ) ) )

	.dataa(!\cpu|cont|pc_src[0]~2_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out [8]),
	.datac(gnd),
	.datad(!\cpu|cont|pc_src[1]~0_combout ),
	.datae(!\cpu|dp|reg_B_flopr|q [8]),
	.dataf(!\cpu|dp|pc_counter_i|incremented_pc [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~12 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~12 .lut_mask = 64'h2200770022FF77FF;
defparam \cpu|dp|pc_flopenr|q~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y63_N38
dffeas \cpu|dp|pc_flopenr|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[8] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y63_N26
dffeas \cpu|dp|pc_counter_i|incremented_pc[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[8] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N48
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux7~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux7~0_combout  = ( \cpu|cont|Decoder1~5_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [8] & ( (!\cpu|cont|state [2] & (!\cpu|cont|state [7] & (!\cpu|cont|state [0] & \cpu|cont|state [6]))) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [7]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|cont|Decoder1~5_combout ),
	.dataf(!\cpu|dp|pc_counter_i|incremented_pc [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux7~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux7~0 .lut_mask = 64'h0000000000000080;
defparam \cpu|dp|reg_write_src_mux|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N18
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux7~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux7~1_combout  = ( \cpu|cont|Decoder1~5_combout  & ( \cpu|dp|alu_rf_i|alu_out [8] & ( (((!\cpu|cont|state [6]) # (\cpu|cont|state [0])) # (\cpu|cont|state [7])) # (\cpu|cont|state [2]) ) ) ) # ( !\cpu|cont|Decoder1~5_combout  & 
// ( \cpu|dp|alu_rf_i|alu_out [8] ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [7]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|cont|Decoder1~5_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux7~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux7~1 .lut_mask = 64'h00000000FFFFFF7F;
defparam \cpu|dp|reg_write_src_mux|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[8]~15_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\mem|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[8]~15_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 8;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[8]~15_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y78_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[8]~15_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N6
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a56~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a40~portadataout  & ( ((!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a8~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mem|ram_rtl_0|auto_generated|ram_block1a24~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( 
// !\mem|ram_rtl_0|auto_generated|ram_block1a56~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a40~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a8~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mem|ram_rtl_0|auto_generated|ram_block1a24~portadataout ))))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a [0])) ) ) ) # ( \mem|ram_rtl_0|auto_generated|ram_block1a56~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a40~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// ((!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & (\mem|ram_rtl_0|auto_generated|ram_block1a8~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\mem|ram_rtl_0|auto_generated|ram_block1a24~portadataout ))))) # 
// (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|address_reg_a [0])) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a56~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a40~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((!\mem|ram_rtl_0|auto_generated|address_reg_a [0] & (\mem|ram_rtl_0|auto_generated|ram_block1a8~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\mem|ram_rtl_0|auto_generated|ram_block1a24~portadataout ))))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\mem|ram_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datad(!\mem|ram_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N24
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux7~2 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux7~2_combout  = ( \mem|ram_rtl_0|auto_generated|address_reg_a [2] & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~6_combout  & (((\cpu|dp|reg_write_src_mux|Mux7~1_combout )) # 
// (\cpu|dp|reg_write_src_mux|Mux7~0_combout ))) # (\cpu|cont|Decoder1~6_combout  & (((\mem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout )))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|address_reg_a [2] & ( 
// \mem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout  & ( ((\cpu|cont|Decoder1~6_combout ) # (\cpu|dp|reg_write_src_mux|Mux7~1_combout )) # (\cpu|dp|reg_write_src_mux|Mux7~0_combout ) ) ) ) # ( \mem|ram_rtl_0|auto_generated|address_reg_a [2] 
// & ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~6_combout  & (((\cpu|dp|reg_write_src_mux|Mux7~1_combout )) # (\cpu|dp|reg_write_src_mux|Mux7~0_combout ))) # (\cpu|cont|Decoder1~6_combout  & 
// (((\mem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout )))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|address_reg_a [2] & ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~6_combout  & 
// ((\cpu|dp|reg_write_src_mux|Mux7~1_combout ) # (\cpu|dp|reg_write_src_mux|Mux7~0_combout ))) ) ) )

	.dataa(!\cpu|dp|reg_write_src_mux|Mux7~0_combout ),
	.datab(!\cpu|dp|reg_write_src_mux|Mux7~1_combout ),
	.datac(!\mem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout ),
	.datad(!\cpu|cont|Decoder1~6_combout ),
	.datae(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(!\mem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux7~2 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux7~2 .lut_mask = 64'h7700770F77FF770F;
defparam \cpu|dp|reg_write_src_mux|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y67_N25
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y63_N36
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[26]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[26]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[26]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y63_N37
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N30
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~16 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~16_combout  = ( \cpu|dp|reg_file|RAM_rtl_0_bypass [26] & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a8  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & (((!\cpu|dp|reg_file|RAM~3_combout ) # (!\cpu|dp|reg_file|RAM~2_combout )) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [25]))) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_0_bypass [26] & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a8  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [25] & \cpu|dp|reg_A_flopr|q~0_combout ) ) ) ) # ( 
// \cpu|dp|reg_file|RAM_rtl_0_bypass [26] & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a8  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [25] & (\cpu|dp|reg_file|RAM~3_combout  & (\cpu|dp|reg_file|RAM~2_combout  & \cpu|dp|reg_A_flopr|q~0_combout ))) ) ) 
// ) # ( !\cpu|dp|reg_file|RAM_rtl_0_bypass [26] & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a8  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [25] & \cpu|dp|reg_A_flopr|q~0_combout ) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [25]),
	.datab(!\cpu|dp|reg_file|RAM~3_combout ),
	.datac(!\cpu|dp|reg_file|RAM~2_combout ),
	.datad(!\cpu|dp|reg_A_flopr|q~0_combout ),
	.datae(!\cpu|dp|reg_file|RAM_rtl_0_bypass [26]),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~16 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~16 .lut_mask = 64'h00550001005500FD;
defparam \cpu|dp|reg_A_flopr|q~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y64_N32
dffeas \cpu|dp|reg_A_flopr|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[8] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N54
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[8]~15 (
// Equation(s):
// \cpu|dp|data_to_mem_store[8]~15_combout  = ( \cpu|dp|reg_A_flopr|q [8] & ( \cpu|cont|Decoder1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|dp|reg_A_flopr|q [8]),
	.dataf(!\cpu|cont|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[8]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[8]~15 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[8]~15 .lut_mask = 64'h000000000000FFFF;
defparam \cpu|dp|data_to_mem_store[8]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y69_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a104 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[8]~15_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_first_bit_number = 8;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a104 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y71_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a88 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[8]~15_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_first_bit_number = 8;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a88 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y75_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a120 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[8]~15_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_first_bit_number = 8;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a120 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[8]~15_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 8;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N36
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a120~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a72~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & (((!\mem|ram_rtl_0|auto_generated|address_reg_a [0]) # (\mem|ram_rtl_0|auto_generated|ram_block1a88~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// (((\mem|ram_rtl_0|auto_generated|address_reg_a [0])) # (\mem|ram_rtl_0|auto_generated|ram_block1a104~portadataout ))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a120~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a72~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & (((!\mem|ram_rtl_0|auto_generated|address_reg_a [0]) # (\mem|ram_rtl_0|auto_generated|ram_block1a88~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a104~portadataout  & ((!\mem|ram_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|ram_block1a120~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a72~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & (((\mem|ram_rtl_0|auto_generated|ram_block1a88~portadataout  & \mem|ram_rtl_0|auto_generated|address_reg_a [0])))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// (((\mem|ram_rtl_0|auto_generated|address_reg_a [0])) # (\mem|ram_rtl_0|auto_generated|ram_block1a104~portadataout ))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a120~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a72~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & (((\mem|ram_rtl_0|auto_generated|ram_block1a88~portadataout  & \mem|ram_rtl_0|auto_generated|address_reg_a [0])))) # (\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// (\mem|ram_rtl_0|auto_generated|ram_block1a104~portadataout  & ((!\mem|ram_rtl_0|auto_generated|address_reg_a [0])))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|ram_block1a104~portadataout ),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datac(!\mem|ram_rtl_0|auto_generated|ram_block1a88~portadataout ),
	.datad(!\mem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a120~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a72~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N0
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|A_index_flopr|q~0 (
// Equation(s):
// \cpu|dp|instruction_reg_i|A_index_flopr|q~0_combout  = ( \cpu|cont|Decoder1~7_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout  & ( (\reset~input_o  & ((!\mem|ram_rtl_0|auto_generated|address_reg_a [2]) # 
// (\mem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout ))) ) ) ) # ( !\cpu|cont|Decoder1~7_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout  & ( (\cpu|dp|instruction_reg_i|A_index_flopr|q [0] & \reset~input_o ) ) 
// ) ) # ( \cpu|cont|Decoder1~7_combout  & ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout  & ( (\mem|ram_rtl_0|auto_generated|address_reg_a [2] & (\mem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout  & \reset~input_o )) ) 
// ) ) # ( !\cpu|cont|Decoder1~7_combout  & ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout  & ( (\cpu|dp|instruction_reg_i|A_index_flopr|q [0] & \reset~input_o ) ) ) )

	.dataa(!\cpu|dp|instruction_reg_i|A_index_flopr|q [0]),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\mem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout ),
	.datad(!\reset~input_o ),
	.datae(!\cpu|cont|Decoder1~7_combout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|A_index_flopr|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~0 .extended_lut = "off";
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~0 .lut_mask = 64'h00550003005500CF;
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y67_N1
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|instruction_reg_i|A_index_flopr|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N56
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cont|Selector13~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N59
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y65_N28
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N57
cyclonev_lcell_comb \cpu|dp|reg_file|RAM~2 (
// Equation(s):
// \cpu|dp|reg_file|RAM~2_combout  = ( \cpu|dp|reg_file|RAM_rtl_0_bypass [1] & ( \cpu|dp|reg_file|RAM_rtl_0_bypass [3] & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [4] & (\cpu|dp|reg_file|RAM_rtl_0_bypass [2] & \cpu|dp|reg_file|RAM_rtl_0_bypass [0])) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM_rtl_0_bypass [1] & ( \cpu|dp|reg_file|RAM_rtl_0_bypass [3] & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [4] & (!\cpu|dp|reg_file|RAM_rtl_0_bypass [2] & \cpu|dp|reg_file|RAM_rtl_0_bypass [0])) ) ) ) # ( \cpu|dp|reg_file|RAM_rtl_0_bypass [1] 
// & ( !\cpu|dp|reg_file|RAM_rtl_0_bypass [3] & ( (!\cpu|dp|reg_file|RAM_rtl_0_bypass [4] & (\cpu|dp|reg_file|RAM_rtl_0_bypass [2] & \cpu|dp|reg_file|RAM_rtl_0_bypass [0])) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_0_bypass [1] & ( 
// !\cpu|dp|reg_file|RAM_rtl_0_bypass [3] & ( (!\cpu|dp|reg_file|RAM_rtl_0_bypass [4] & (!\cpu|dp|reg_file|RAM_rtl_0_bypass [2] & \cpu|dp|reg_file|RAM_rtl_0_bypass [0])) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [4]),
	.datab(gnd),
	.datac(!\cpu|dp|reg_file|RAM_rtl_0_bypass [2]),
	.datad(!\cpu|dp|reg_file|RAM_rtl_0_bypass [0]),
	.datae(!\cpu|dp|reg_file|RAM_rtl_0_bypass [1]),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0_bypass [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM~2 .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM~2 .lut_mask = 64'h00A0000A00500005;
defparam \cpu|dp|reg_file|RAM~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N18
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[28]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[28]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[28]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y61_N19
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y66_N32
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_write_src_mux|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N48
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~15 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~15_combout  = ( \cpu|dp|reg_file|RAM_rtl_0_bypass [27] & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a9  & ( \cpu|dp|reg_A_flopr|q~0_combout  ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_0_bypass [27] & ( 
// \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a9  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & (\cpu|dp|reg_file|RAM_rtl_0_bypass [28] & ((!\cpu|dp|reg_file|RAM~2_combout ) # (!\cpu|dp|reg_file|RAM~3_combout )))) ) ) ) # ( 
// \cpu|dp|reg_file|RAM_rtl_0_bypass [27] & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a9  & ( (\cpu|dp|reg_A_flopr|q~0_combout  & ((!\cpu|dp|reg_file|RAM_rtl_0_bypass [28]) # ((\cpu|dp|reg_file|RAM~2_combout  & \cpu|dp|reg_file|RAM~3_combout 
// )))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM~2_combout ),
	.datab(!\cpu|dp|reg_file|RAM~3_combout ),
	.datac(!\cpu|dp|reg_A_flopr|q~0_combout ),
	.datad(!\cpu|dp|reg_file|RAM_rtl_0_bypass [28]),
	.datae(!\cpu|dp|reg_file|RAM_rtl_0_bypass [27]),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~15 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~15 .lut_mask = 64'h00000F01000E0F0F;
defparam \cpu|dp|reg_A_flopr|q~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y61_N50
dffeas \cpu|dp|reg_A_flopr|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[9] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N30
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[9]~14 (
// Equation(s):
// \cpu|dp|data_to_mem_store[9]~14_combout  = ( \cpu|dp|reg_A_flopr|q [9] & ( \cpu|cont|Decoder1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|cont|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[9]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[9]~14 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[9]~14 .lut_mask = 64'h0000000000FF00FF;
defparam \cpu|dp|data_to_mem_store[9]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a105 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[9]~14_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_first_bit_number = 9;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a105 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y59_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a121 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[9]~14_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_first_bit_number = 9;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a121 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y63_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a89 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[9]~14_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_first_bit_number = 9;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a89 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y57_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a73 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[9]~14_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_first_bit_number = 9;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N30
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a89~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a73~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [1]) # 
// ((!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a105~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\mem|ram_rtl_0|auto_generated|ram_block1a121~portadataout 
// )))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a89~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a73~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q )) 
// # (\mem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a105~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\mem|ram_rtl_0|auto_generated|ram_block1a121~portadataout ))))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|ram_block1a89~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a73~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q )) # (\mem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a105~portadataout )) # 
// (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\mem|ram_rtl_0|auto_generated|ram_block1a121~portadataout ))))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a89~portadataout  & ( 
// !\mem|ram_rtl_0|auto_generated|ram_block1a73~portadataout  & ( (\mem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a105~portadataout )) # 
// (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\mem|ram_rtl_0|auto_generated|ram_block1a121~portadataout ))))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\mem|ram_rtl_0|auto_generated|ram_block1a105~portadataout ),
	.datad(!\mem|ram_rtl_0|auto_generated|ram_block1a121~portadataout ),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a89~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a73~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0 .lut_mask = 64'h041526378C9DAEBF;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N18
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|A_index_flopr|q~1 (
// Equation(s):
// \cpu|dp|instruction_reg_i|A_index_flopr|q~1_combout  = ( \mem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout  & ( \cpu|dp|instruction_reg_i|A_index_flopr|q [1] & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~7_combout ) # 
// ((!\mem|ram_rtl_0|auto_generated|address_reg_a [2]) # (\mem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout )))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout  & ( \cpu|dp|instruction_reg_i|A_index_flopr|q [1] & 
// ( (\reset~input_o  & ((!\cpu|cont|Decoder1~7_combout ) # ((\mem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout  & \mem|ram_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout 
//  & ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [1] & ( (\cpu|cont|Decoder1~7_combout  & (\reset~input_o  & ((!\mem|ram_rtl_0|auto_generated|address_reg_a [2]) # (\mem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout )))) ) ) ) # ( 
// !\mem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout  & ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [1] & ( (\cpu|cont|Decoder1~7_combout  & (\reset~input_o  & (\mem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout  & 
// \mem|ram_rtl_0|auto_generated|address_reg_a [2]))) ) ) )

	.dataa(!\cpu|cont|Decoder1~7_combout ),
	.datab(!\reset~input_o ),
	.datac(!\mem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout ),
	.datad(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\mem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout ),
	.dataf(!\cpu|dp|instruction_reg_i|A_index_flopr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|A_index_flopr|q~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~1 .extended_lut = "off";
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~1 .lut_mask = 64'h0001110122233323;
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y64_N29
dffeas \cpu|dp|instruction_reg_i|A_index_flopr|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|A_index_flopr|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q[1] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y65_N53
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y65_N1
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|B_index_flopr|q~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y65_N23
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cont|Selector13~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y65_N49
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y65_N34
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|instruction_reg_i|B_index_flopr|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N42
cyclonev_lcell_comb \cpu|dp|reg_file|RAM~0 (
// Equation(s):
// \cpu|dp|reg_file|RAM~0_combout  = ( \cpu|dp|reg_file|RAM_rtl_1_bypass [2] & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [0] & (\cpu|dp|reg_file|RAM_rtl_1_bypass [1] & (!\cpu|dp|reg_file|RAM_rtl_1_bypass [3] $ (\cpu|dp|reg_file|RAM_rtl_1_bypass [4])))) ) ) # ( 
// !\cpu|dp|reg_file|RAM_rtl_1_bypass [2] & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [0] & (!\cpu|dp|reg_file|RAM_rtl_1_bypass [1] & (!\cpu|dp|reg_file|RAM_rtl_1_bypass [3] $ (\cpu|dp|reg_file|RAM_rtl_1_bypass [4])))) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_1_bypass [3]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1_bypass [4]),
	.datac(!\cpu|dp|reg_file|RAM_rtl_1_bypass [0]),
	.datad(!\cpu|dp|reg_file|RAM_rtl_1_bypass [1]),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1_bypass [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM~0 .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM~0 .lut_mask = 64'h0900090000090009;
defparam \cpu|dp|reg_file|RAM~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N22
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[35] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux2~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[35] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N51
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[36]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[36]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y66_N52
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[36] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[36] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N12
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~3 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~3_combout  = ( \cpu|dp|reg_B_flopr|q~0_combout  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a13  & ( ((\cpu|dp|reg_file|RAM_rtl_1_bypass [36] & ((!\cpu|dp|reg_file|RAM~0_combout ) # (!\cpu|dp|reg_file|RAM~1_combout )))) # 
// (\cpu|dp|reg_file|RAM_rtl_1_bypass [35]) ) ) ) # ( \cpu|dp|reg_B_flopr|q~0_combout  & ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a13  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [35] & ((!\cpu|dp|reg_file|RAM_rtl_1_bypass [36]) # 
// ((\cpu|dp|reg_file|RAM~0_combout  & \cpu|dp|reg_file|RAM~1_combout )))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM~0_combout ),
	.datab(!\cpu|dp|reg_file|RAM~1_combout ),
	.datac(!\cpu|dp|reg_file|RAM_rtl_1_bypass [35]),
	.datad(!\cpu|dp|reg_file|RAM_rtl_1_bypass [36]),
	.datae(!\cpu|dp|reg_B_flopr|q~0_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~3 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~3 .lut_mask = 64'h00000F0100000FEF;
defparam \cpu|dp|reg_B_flopr|q~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y66_N14
dffeas \cpu|dp|reg_B_flopr|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[13] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N21
cyclonev_lcell_comb \cpu|dp|mem_address[13]~4 (
// Equation(s):
// \cpu|dp|mem_address[13]~4_combout  = ( \cpu|dp|reg_B_flopr|q [13] & ( \cpu|dp|pc_flopenr|q [13] ) ) # ( !\cpu|dp|reg_B_flopr|q [13] & ( \cpu|dp|pc_flopenr|q [13] & ( (!\cpu|dp|mem_address~1_combout ) # (((!\cpu|cont|state [6]) # (\cpu|cont|state [0])) # 
// (\cpu|cont|state [7])) ) ) ) # ( \cpu|dp|reg_B_flopr|q [13] & ( !\cpu|dp|pc_flopenr|q [13] & ( (\cpu|dp|mem_address~1_combout  & (!\cpu|cont|state [7] & (\cpu|cont|state [6] & !\cpu|cont|state [0]))) ) ) )

	.dataa(!\cpu|dp|mem_address~1_combout ),
	.datab(!\cpu|cont|state [7]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|dp|reg_B_flopr|q [13]),
	.dataf(!\cpu|dp|pc_flopenr|q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[13]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[13]~4 .extended_lut = "off";
defparam \cpu|dp|mem_address[13]~4 .lut_mask = 64'h00000400FBFFFFFF;
defparam \cpu|dp|mem_address[13]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y63_N40
dffeas \mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|mem_address[13]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y52_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[13]~3_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[13]~3_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y74_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[13]~3_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\mem|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \mem|ram_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\mem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cpu|dp|data_to_mem_store[13]~3_combout }),
	.portaaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\mux8_i|Mux13~0_combout ,\~GND~combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux13~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux13~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .init_file = "db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "basic_mem:mem|altsyncram:ram_rtl_0|altsyncram_ms52:auto_generated|ALTSYNCRAM";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 16;
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock0";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem|ram_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y62_N15
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a45~portadataout  & ( 
// (!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) # ((!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & (\mem|ram_rtl_0|auto_generated|ram_block1a29~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\mem|ram_rtl_0|auto_generated|ram_block1a61~portadataout )))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout  & ( \mem|ram_rtl_0|auto_generated|ram_block1a45~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\mem|ram_rtl_0|auto_generated|ram_block1a29~portadataout ))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) # 
// ((\mem|ram_rtl_0|auto_generated|ram_block1a61~portadataout )))) ) ) ) # ( \mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a45~portadataout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) # ((\mem|ram_rtl_0|auto_generated|ram_block1a29~portadataout )))) # (\mem|ram_rtl_0|auto_generated|address_reg_a [1] & (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\mem|ram_rtl_0|auto_generated|ram_block1a61~portadataout )))) ) ) ) # ( !\mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout  & ( !\mem|ram_rtl_0|auto_generated|ram_block1a45~portadataout  & ( 
// (\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\mem|ram_rtl_0|auto_generated|address_reg_a [1] & (\mem|ram_rtl_0|auto_generated|ram_block1a29~portadataout )) # (\mem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\mem|ram_rtl_0|auto_generated|ram_block1a61~portadataout ))))) ) ) )

	.dataa(!\mem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\mem|ram_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datad(!\mem|ram_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.datae(!\mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0 .lut_mask = 64'h02138A9B4657CEDF;
defparam \mem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y62_N36
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0_combout  ) ) # ( 
// !\mem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0_combout  & ( \mem|ram_rtl_0|auto_generated|address_reg_a [2] ) ) ) # ( 
// \mem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout  & ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0_combout  & ( !\mem|ram_rtl_0|auto_generated|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout ),
	.dataf(!\mem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \mem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y62_N38
dffeas \cpu|dp|instruction_reg_i|op_code_flopr|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|instruction_reg_i|op_code_flopr|q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|op_code_flopr|q[1] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|op_code_flopr|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y62_N18
cyclonev_lcell_comb \cpu|cont|next_state[7]~0 (
// Equation(s):
// \cpu|cont|next_state[7]~0_combout  = (!\cpu|dp|instruction_reg_i|op_code_flopr|q [1] & (!\cpu|dp|instruction_reg_i|op_code_flopr|q [0] & !\cpu|dp|instruction_reg_i|op_code_flopr|q [3])) # (\cpu|dp|instruction_reg_i|op_code_flopr|q [1] & 
// (\cpu|dp|instruction_reg_i|op_code_flopr|q [0] & \cpu|dp|instruction_reg_i|op_code_flopr|q [3]))

	.dataa(!\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.datab(gnd),
	.datac(!\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.datad(!\cpu|dp|instruction_reg_i|op_code_flopr|q [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|next_state[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|next_state[7]~0 .extended_lut = "off";
defparam \cpu|cont|next_state[7]~0 .lut_mask = 64'hA005A005A005A005;
defparam \cpu|cont|next_state[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N42
cyclonev_lcell_comb \cpu|cont|next_state[7]~1 (
// Equation(s):
// \cpu|cont|next_state[7]~1_combout  = ( \cpu|cont|state [7] & ( \cpu|cont|next_state[7]~0_combout  & ( ((!\cpu|cont|state [2]) # ((!\cpu|cont|state~1_combout ) # (!\cpu|cont|state [0]))) # (\cpu|cont|state [6]) ) ) ) # ( !\cpu|cont|state [7] & ( 
// \cpu|cont|next_state[7]~0_combout  ) ) # ( \cpu|cont|state [7] & ( !\cpu|cont|next_state[7]~0_combout  ) ) # ( !\cpu|cont|state [7] & ( !\cpu|cont|next_state[7]~0_combout  ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|cont|state~1_combout ),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|cont|state [7]),
	.dataf(!\cpu|cont|next_state[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|next_state[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|next_state[7]~1 .extended_lut = "off";
defparam \cpu|cont|next_state[7]~1 .lut_mask = 64'hFFFFFFFFFFFFFFFD;
defparam \cpu|cont|next_state[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y63_N44
dffeas \cpu|cont|state[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|next_state[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state[7] .is_wysiwyg = "true";
defparam \cpu|cont|state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N12
cyclonev_lcell_comb \cpu|cont|Selector0~1 (
// Equation(s):
// \cpu|cont|Selector0~1_combout  = ( !\cpu|cont|state [2] & ( \cpu|cont|state [6] & ( (!\cpu|cont|state [1] & (!\cpu|cont|state [3] & ((!\cpu|cont|state [7]) # (\cpu|cont|state [0])))) ) ) ) # ( \cpu|cont|state [2] & ( !\cpu|cont|state [6] & ( 
// (!\cpu|cont|state [1] & (\cpu|cont|state [7] & ((\cpu|cont|state [0]) # (\cpu|cont|state [3])))) ) ) )

	.dataa(!\cpu|cont|state [1]),
	.datab(!\cpu|cont|state [3]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|cont|state [2]),
	.dataf(!\cpu|cont|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector0~1 .extended_lut = "off";
defparam \cpu|cont|Selector0~1 .lut_mask = 64'h0000020A80880000;
defparam \cpu|cont|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y62_N0
cyclonev_lcell_comb \cpu|cont|Selector0~0 (
// Equation(s):
// \cpu|cont|Selector0~0_combout  = ( \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3] & ( (\cpu|dp|instruction_reg_i|op_code_flopr|q [3] & (!\cpu|dp|instruction_reg_i|op_code_flopr|q [2] & (!\cpu|cont|state [6] & !\cpu|cont|state [3]))) ) ) # ( 
// !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3] & ( (!\cpu|cont|state [6] & (!\cpu|cont|state [3] & (!\cpu|dp|instruction_reg_i|op_code_flopr|q [3] $ (!\cpu|dp|instruction_reg_i|op_code_flopr|q [2])))) ) )

	.dataa(!\cpu|dp|instruction_reg_i|op_code_flopr|q [3]),
	.datab(!\cpu|dp|instruction_reg_i|op_code_flopr|q [2]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [3]),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector0~0 .extended_lut = "off";
defparam \cpu|cont|Selector0~0 .lut_mask = 64'h6000600040004000;
defparam \cpu|cont|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N54
cyclonev_lcell_comb \cpu|cont|Selector0~2 (
// Equation(s):
// \cpu|cont|Selector0~2_combout  = ( \cpu|dp|instruction_reg_i|op_code_flopr|q [1] & ( (!\cpu|cont|Selector0~1_combout ) # (\cpu|cont|state [0]) ) ) # ( !\cpu|dp|instruction_reg_i|op_code_flopr|q [1] & ( (!\cpu|cont|Selector0~1_combout ) # ((\cpu|cont|state 
// [0] & ((!\cpu|cont|Selector0~0_combout ) # (\cpu|dp|instruction_reg_i|op_code_flopr|q [0])))) ) )

	.dataa(!\cpu|cont|Selector0~1_combout ),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|Selector0~0_combout ),
	.datad(!\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector0~2 .extended_lut = "off";
defparam \cpu|cont|Selector0~2 .lut_mask = 64'hBABBBABBBBBBBBBB;
defparam \cpu|cont|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y63_N56
dffeas \cpu|cont|state[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state[3] .is_wysiwyg = "true";
defparam \cpu|cont|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N0
cyclonev_lcell_comb \cpu|dp|mem_address~1 (
// Equation(s):
// \cpu|dp|mem_address~1_combout  = ( !\cpu|cont|state [1] & ( !\cpu|cont|state [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|cont|state [1]),
	.dataf(!\cpu|cont|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address~1 .extended_lut = "off";
defparam \cpu|dp|mem_address~1 .lut_mask = 64'hFFFF000000000000;
defparam \cpu|dp|mem_address~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N18
cyclonev_lcell_comb \cpu|dp|mem_address[15]~2 (
// Equation(s):
// \cpu|dp|mem_address[15]~2_combout  = ( \cpu|dp|reg_B_flopr|q [15] & ( \cpu|dp|pc_flopenr|q [15] ) ) # ( !\cpu|dp|reg_B_flopr|q [15] & ( \cpu|dp|pc_flopenr|q [15] & ( (!\cpu|dp|mem_address~1_combout ) # (((!\cpu|cont|state [6]) # (\cpu|cont|state [0])) # 
// (\cpu|cont|state [7])) ) ) ) # ( \cpu|dp|reg_B_flopr|q [15] & ( !\cpu|dp|pc_flopenr|q [15] & ( (\cpu|dp|mem_address~1_combout  & (!\cpu|cont|state [7] & (!\cpu|cont|state [0] & \cpu|cont|state [6]))) ) ) )

	.dataa(!\cpu|dp|mem_address~1_combout ),
	.datab(!\cpu|cont|state [7]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|dp|reg_B_flopr|q [15]),
	.dataf(!\cpu|dp|pc_flopenr|q [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[15]~2 .extended_lut = "off";
defparam \cpu|dp|mem_address[15]~2 .lut_mask = 64'h00000040FFBFFFFF;
defparam \cpu|dp|mem_address[15]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y63_N10
dffeas \mem|ram_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|mem_address[15]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \mem|ram_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N3
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout  = ( \mem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout  & ( (!\mem|ram_rtl_0|auto_generated|address_reg_a [2]) # 
// (\mem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0_combout ) ) ) # ( !\mem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout  & ( (\mem|ram_rtl_0|auto_generated|address_reg_a [2] & 
// \mem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\mem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\mem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \mem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y63_N5
dffeas \cpu|dp|instruction_reg_i|op_code_flopr|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|instruction_reg_i|op_code_flopr|q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|op_code_flopr|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|op_code_flopr|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|op_code_flopr|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y62_N45
cyclonev_lcell_comb \cpu|cont|state~1 (
// Equation(s):
// \cpu|cont|state~1_combout  = ( !\cpu|cont|state [1] & ( (\cpu|dp|instruction_reg_i|op_code_flopr|q [2] & !\cpu|cont|state [3]) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|instruction_reg_i|op_code_flopr|q [2]),
	.datac(!\cpu|cont|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~1 .extended_lut = "off";
defparam \cpu|cont|state~1 .lut_mask = 64'h3030303000000000;
defparam \cpu|cont|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y62_N33
cyclonev_lcell_comb \cpu|cont|Decoder1~1 (
// Equation(s):
// \cpu|cont|Decoder1~1_combout  = ( \cpu|cont|state [0] & ( (\cpu|cont|state [2] & (\cpu|cont|state [7] & !\cpu|cont|state [6])) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(gnd),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [6]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Decoder1~1 .extended_lut = "off";
defparam \cpu|cont|Decoder1~1 .lut_mask = 64'h0000000005000500;
defparam \cpu|cont|Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N24
cyclonev_lcell_comb \cpu|cont|state~2 (
// Equation(s):
// \cpu|cont|state~2_combout  = ( \cpu|cont|Decoder1~1_combout  & ( \reset~input_o  & ( (\cpu|cont|state~1_combout  & (!\cpu|dp|instruction_reg_i|op_code_flopr|q [1] & (!\cpu|dp|instruction_reg_i|op_code_flopr|q [3] & 
// !\cpu|dp|instruction_reg_i|op_code_flopr|q [0]))) ) ) )

	.dataa(!\cpu|cont|state~1_combout ),
	.datab(!\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.datac(!\cpu|dp|instruction_reg_i|op_code_flopr|q [3]),
	.datad(!\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.datae(!\cpu|cont|Decoder1~1_combout ),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~2 .extended_lut = "off";
defparam \cpu|cont|state~2 .lut_mask = 64'h0000000000004000;
defparam \cpu|cont|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y63_N26
dffeas \cpu|cont|state[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state[6] .is_wysiwyg = "true";
defparam \cpu|cont|state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y62_N3
cyclonev_lcell_comb \cpu|cont|state~7 (
// Equation(s):
// \cpu|cont|state~7_combout  = ( !\cpu|dp|instruction_reg_i|op_code_flopr|q [1] & ( (!\cpu|dp|instruction_reg_i|op_code_flopr|q [0] & (((\cpu|dp|instruction_reg_i|op_code_flopr|q [2] & !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1])) # 
// (\cpu|dp|instruction_reg_i|op_code_flopr|q [3]))) ) )

	.dataa(!\cpu|dp|instruction_reg_i|op_code_flopr|q [3]),
	.datab(!\cpu|dp|instruction_reg_i|op_code_flopr|q [2]),
	.datac(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1]),
	.datad(!\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~7 .extended_lut = "off";
defparam \cpu|cont|state~7 .lut_mask = 64'h7500750000000000;
defparam \cpu|cont|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N18
cyclonev_lcell_comb \cpu|cont|state~8 (
// Equation(s):
// \cpu|cont|state~8_combout  = ( !\cpu|cont|state~7_combout  & ( \cpu|cont|state [2] & ( (!\cpu|cont|state [6] & (\cpu|dp|mem_address~1_combout  & (\cpu|cont|state [0] & \cpu|cont|state [7]))) ) ) ) # ( \cpu|cont|state~7_combout  & ( !\cpu|cont|state [2] & 
// ( (\cpu|cont|state [6] & (\cpu|dp|mem_address~1_combout  & (!\cpu|cont|state [0] & !\cpu|cont|state [7]))) ) ) ) # ( !\cpu|cont|state~7_combout  & ( !\cpu|cont|state [2] & ( (\cpu|cont|state [6] & (\cpu|dp|mem_address~1_combout  & (!\cpu|cont|state [0] & 
// !\cpu|cont|state [7]))) ) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|dp|mem_address~1_combout ),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|cont|state~7_combout ),
	.dataf(!\cpu|cont|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~8 .extended_lut = "off";
defparam \cpu|cont|state~8 .lut_mask = 64'h1000100000020000;
defparam \cpu|cont|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y64_N20
dffeas \cpu|cont|state[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state[1] .is_wysiwyg = "true";
defparam \cpu|cont|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y62_N6
cyclonev_lcell_comb \cpu|cont|state~0 (
// Equation(s):
// \cpu|cont|state~0_combout  = ( !\cpu|dp|instruction_reg_i|op_code_flopr|q [1] & ( (!\cpu|dp|instruction_reg_i|op_code_flopr|q [0] & (\cpu|dp|instruction_reg_i|op_code_flopr|q [2] & ((!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]) # 
// (\cpu|dp|instruction_reg_i|op_code_flopr|q [3])))) ) )

	.dataa(!\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.datab(!\cpu|dp|instruction_reg_i|op_code_flopr|q [2]),
	.datac(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]),
	.datad(!\cpu|dp|instruction_reg_i|op_code_flopr|q [3]),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~0 .extended_lut = "off";
defparam \cpu|cont|state~0 .lut_mask = 64'h2022202200000000;
defparam \cpu|cont|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y62_N36
cyclonev_lcell_comb \cpu|cont|state~9 (
// Equation(s):
// \cpu|cont|state~9_combout  = ( \cpu|cont|state [3] & ( \cpu|cont|state~0_combout  & ( (!\cpu|cont|state [0] & (!\cpu|cont|state [6] & \cpu|cont|state [7])) ) ) ) # ( !\cpu|cont|state [3] & ( \cpu|cont|state~0_combout  & ( (!\cpu|cont|state [0] & 
// (\cpu|cont|state [6] & (!\cpu|cont|state [7] & !\cpu|cont|state [2]))) ) ) ) # ( \cpu|cont|state [3] & ( !\cpu|cont|state~0_combout  & ( (!\cpu|cont|state [0] & (!\cpu|cont|state [6] & \cpu|cont|state [7])) ) ) ) # ( !\cpu|cont|state [3] & ( 
// !\cpu|cont|state~0_combout  & ( (!\cpu|cont|state [0] & (\cpu|cont|state [6] & (!\cpu|cont|state [7] & !\cpu|cont|state [2]))) # (\cpu|cont|state [0] & (!\cpu|cont|state [6] & (\cpu|cont|state [7] & \cpu|cont|state [2]))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [2]),
	.datae(!\cpu|cont|state [3]),
	.dataf(!\cpu|cont|state~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~9 .extended_lut = "off";
defparam \cpu|cont|state~9 .lut_mask = 64'h2004080820000808;
defparam \cpu|cont|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N15
cyclonev_lcell_comb \cpu|cont|state~10 (
// Equation(s):
// \cpu|cont|state~10_combout  = ( \cpu|cont|state~9_combout  & ( !\cpu|cont|state [1] ) )

	.dataa(!\cpu|cont|state [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|state~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~10 .extended_lut = "off";
defparam \cpu|cont|state~10 .lut_mask = 64'h00000000AAAAAAAA;
defparam \cpu|cont|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y64_N17
dffeas \cpu|cont|state[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state[2] .is_wysiwyg = "true";
defparam \cpu|cont|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N57
cyclonev_lcell_comb \cpu|cont|state~4 (
// Equation(s):
// \cpu|cont|state~4_combout  = (\cpu|cont|state [2] & \cpu|cont|state [0])

	.dataa(!\cpu|cont|state [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|cont|state [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~4 .extended_lut = "off";
defparam \cpu|cont|state~4 .lut_mask = 64'h0055005500550055;
defparam \cpu|cont|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N39
cyclonev_lcell_comb \cpu|cont|state~5 (
// Equation(s):
// \cpu|cont|state~5_combout  = ( \cpu|cont|state [7] & ( \cpu|cont|state [3] & ( !\cpu|cont|state [2] ) ) ) # ( \cpu|cont|state [7] & ( !\cpu|cont|state [3] ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|cont|state [7]),
	.dataf(!\cpu|cont|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~5 .extended_lut = "off";
defparam \cpu|cont|state~5 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \cpu|cont|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y62_N9
cyclonev_lcell_comb \cpu|cont|state~3 (
// Equation(s):
// \cpu|cont|state~3_combout  = ( \cpu|dp|instruction_reg_i|op_code_flopr|q [1] & ( (\cpu|dp|instruction_reg_i|op_code_flopr|q [0] & (\cpu|dp|instruction_reg_i|op_code_flopr|q [2] & \cpu|dp|instruction_reg_i|op_code_flopr|q [3])) ) ) # ( 
// !\cpu|dp|instruction_reg_i|op_code_flopr|q [1] & ( (!\cpu|dp|instruction_reg_i|op_code_flopr|q [0] & (\cpu|dp|instruction_reg_i|op_code_flopr|q [2] & ((\cpu|dp|instruction_reg_i|op_code_flopr|q [3]) # (\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0])))) 
// ) )

	.dataa(!\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.datab(!\cpu|dp|instruction_reg_i|op_code_flopr|q [2]),
	.datac(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0]),
	.datad(!\cpu|dp|instruction_reg_i|op_code_flopr|q [3]),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~3 .extended_lut = "off";
defparam \cpu|cont|state~3 .lut_mask = 64'h0222022200110011;
defparam \cpu|cont|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N30
cyclonev_lcell_comb \cpu|cont|state~6 (
// Equation(s):
// \cpu|cont|state~6_combout  = ( \cpu|cont|state [1] & ( \cpu|cont|state~3_combout  ) ) # ( !\cpu|cont|state [1] & ( \cpu|cont|state~3_combout  & ( (!\cpu|cont|state~5_combout ) # ((!\cpu|cont|state [3]) # (\cpu|cont|state [6])) ) ) ) # ( \cpu|cont|state 
// [1] & ( !\cpu|cont|state~3_combout  ) ) # ( !\cpu|cont|state [1] & ( !\cpu|cont|state~3_combout  & ( (!\cpu|cont|state~5_combout ) # (((!\cpu|cont|state~4_combout  & !\cpu|cont|state [3])) # (\cpu|cont|state [6])) ) ) )

	.dataa(!\cpu|cont|state~4_combout ),
	.datab(!\cpu|cont|state~5_combout ),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [3]),
	.datae(!\cpu|cont|state [1]),
	.dataf(!\cpu|cont|state~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~6 .extended_lut = "off";
defparam \cpu|cont|state~6 .lut_mask = 64'hEFCFFFFFFFCFFFFF;
defparam \cpu|cont|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y64_N56
dffeas \cpu|cont|state[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cont|state~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state[0] .is_wysiwyg = "true";
defparam \cpu|cont|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N15
cyclonev_lcell_comb \cpu|dp|mem_address[14]~3 (
// Equation(s):
// \cpu|dp|mem_address[14]~3_combout  = ( \cpu|cont|state [6] & ( \cpu|dp|pc_flopenr|q [14] & ( (((!\cpu|dp|mem_address~1_combout ) # (\cpu|cont|state [7])) # (\cpu|dp|reg_B_flopr|q [14])) # (\cpu|cont|state [0]) ) ) ) # ( !\cpu|cont|state [6] & ( 
// \cpu|dp|pc_flopenr|q [14] ) ) # ( \cpu|cont|state [6] & ( !\cpu|dp|pc_flopenr|q [14] & ( (!\cpu|cont|state [0] & (\cpu|dp|reg_B_flopr|q [14] & (!\cpu|cont|state [7] & \cpu|dp|mem_address~1_combout ))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|dp|reg_B_flopr|q [14]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|dp|mem_address~1_combout ),
	.datae(!\cpu|cont|state [6]),
	.dataf(!\cpu|dp|pc_flopenr|q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[14]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[14]~3 .extended_lut = "off";
defparam \cpu|dp|mem_address[14]~3 .lut_mask = 64'h00000020FFFFFF7F;
defparam \cpu|dp|mem_address[14]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N30
cyclonev_lcell_comb \mem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0 (
// Equation(s):
// \mem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout  = ( \cpu|cont|Decoder1~0_combout  & ( (!\cpu|dp|mem_address[14]~3_combout  & (!\cpu|dp|mem_address[15]~2_combout  & !\cpu|dp|mem_address[13]~4_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|mem_address[14]~3_combout ),
	.datac(!\cpu|dp|mem_address[15]~2_combout ),
	.datad(!\cpu|dp|mem_address[13]~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0 .extended_lut = "off";
defparam \mem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0 .lut_mask = 64'h00000000C000C000;
defparam \mem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y63_N12
cyclonev_lcell_comb \mx_reg|q[8]~0 (
// Equation(s):
// \mx_reg|q[8]~0_combout  = ( \vga_counter_i|counter [2] & ( !\reset~input_o  ) ) # ( !\vga_counter_i|counter [2] & ( (!\reset~input_o ) # ((!\vga_counter_i|counter [1] & !\vga_counter_i|counter [0])) ) )

	.dataa(!\reset~input_o ),
	.datab(!\vga_counter_i|counter [1]),
	.datac(!\vga_counter_i|counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mx_reg|q[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mx_reg|q[8]~0 .extended_lut = "off";
defparam \mx_reg|q[8]~0 .lut_mask = 64'hEAEAEAEAAAAAAAAA;
defparam \mx_reg|q[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y66_N59
dffeas \mx_reg|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\mx_reg|q[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mx_reg|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mx_reg|q[6] .is_wysiwyg = "true";
defparam \mx_reg|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_f|sprx_r[1]~0 (
// Equation(s):
// \vga|bit_gen|sprite_f|sprx_r[1]~0_combout  = ( \vga|bit_gen|sprite_f2|state.REG_POS~q  & ( \vga|bit_gen|control|line~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|line~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|state.REG_POS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|sprx_r[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[1]~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|sprx_r[1]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \vga|bit_gen|sprite_f|sprx_r[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y66_N17
dffeas \vga|bit_gen|sprite_f|sprx_r[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\mx_reg|q [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|sprx_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y66_N3
cyclonev_lcell_comb \mx_reg|q[5]~feeder (
// Equation(s):
// \mx_reg|q[5]~feeder_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mx_reg|q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mx_reg|q[5]~feeder .extended_lut = "off";
defparam \mx_reg|q[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mx_reg|q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y66_N4
dffeas \mx_reg|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mx_reg|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\mx_reg|q[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mx_reg|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mx_reg|q[5] .is_wysiwyg = "true";
defparam \mx_reg|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y66_N14
dffeas \vga|bit_gen|sprite_f|sprx_r[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\mx_reg|q [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|sprx_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y66_N30
cyclonev_lcell_comb \mx_reg|q[4]~feeder (
// Equation(s):
// \mx_reg|q[4]~feeder_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mx_reg|q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mx_reg|q[4]~feeder .extended_lut = "off";
defparam \mx_reg|q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mx_reg|q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y66_N31
dffeas \mx_reg|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mx_reg|q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\mx_reg|q[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mx_reg|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mx_reg|q[4] .is_wysiwyg = "true";
defparam \mx_reg|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y66_N11
dffeas \vga|bit_gen|sprite_f|sprx_r[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\mx_reg|q [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|sprx_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y66_N54
cyclonev_lcell_comb \mx_reg|q[3]~feeder (
// Equation(s):
// \mx_reg|q[3]~feeder_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mx_reg|q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mx_reg|q[3]~feeder .extended_lut = "off";
defparam \mx_reg|q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mx_reg|q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y66_N55
dffeas \mx_reg|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mx_reg|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\mx_reg|q[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mx_reg|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mx_reg|q[3] .is_wysiwyg = "true";
defparam \mx_reg|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y66_N8
dffeas \vga|bit_gen|sprite_f|sprx_r[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\mx_reg|q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|sprx_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y66_N18
cyclonev_lcell_comb \mx_reg|q[2]~feeder (
// Equation(s):
// \mx_reg|q[2]~feeder_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mx_reg|q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mx_reg|q[2]~feeder .extended_lut = "off";
defparam \mx_reg|q[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mx_reg|q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y66_N19
dffeas \mx_reg|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mx_reg|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\mx_reg|q[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mx_reg|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mx_reg|q[2] .is_wysiwyg = "true";
defparam \mx_reg|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y66_N5
dffeas \vga|bit_gen|sprite_f|sprx_r[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\mx_reg|q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|sprx_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y66_N15
cyclonev_lcell_comb \mx_reg|q[1]~feeder (
// Equation(s):
// \mx_reg|q[1]~feeder_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mx_reg|q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mx_reg|q[1]~feeder .extended_lut = "off";
defparam \mx_reg|q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mx_reg|q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y66_N16
dffeas \mx_reg|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mx_reg|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\mx_reg|q[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mx_reg|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mx_reg|q[1] .is_wysiwyg = "true";
defparam \mx_reg|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y66_N2
dffeas \vga|bit_gen|sprite_f|sprx_r[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\mx_reg|q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|sprx_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~62 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~62_cout  = CARRY(( \vga|bit_gen|sprite_f|sprx_r [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f|sprx_r [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|bit_gen|sprite_f|Add1~62_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~62 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~62 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_f|Add1~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~33 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~33_sumout  = SUM(( \vga|bit_gen|sprite_f|sprx_r [2] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~62_cout  ))
// \vga|bit_gen|sprite_f|Add1~34  = CARRY(( \vga|bit_gen|sprite_f|sprx_r [2] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~62_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f|sprx_r [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add1~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add1~33_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~33 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_f|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~29 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~29_sumout  = SUM(( \vga|bit_gen|sprite_f|sprx_r [3] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~34  ))
// \vga|bit_gen|sprite_f|Add1~30  = CARRY(( \vga|bit_gen|sprite_f|sprx_r [3] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~34  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|sprx_r [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add1~29_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~29 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~29 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_f|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~25 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~25_sumout  = SUM(( \vga|bit_gen|sprite_f|sprx_r [4] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~30  ))
// \vga|bit_gen|sprite_f|Add1~26  = CARRY(( \vga|bit_gen|sprite_f|sprx_r [4] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|sprx_r [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add1~25_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~25 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_f|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~45 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~45_sumout  = SUM(( \vga|bit_gen|sprite_f|sprx_r [5] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~26  ))
// \vga|bit_gen|sprite_f|Add1~46  = CARRY(( \vga|bit_gen|sprite_f|sprx_r [5] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~26  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|sprx_r [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add1~45_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~45 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~45 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_f|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~41 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~41_sumout  = SUM(( \vga|bit_gen|sprite_f|sprx_r [6] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~46  ))
// \vga|bit_gen|sprite_f|Add1~42  = CARRY(( \vga|bit_gen|sprite_f|sprx_r [6] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|sprx_r [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add1~41_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~41 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~41 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_f|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N48
cyclonev_lcell_comb \mx_reg|q[7]~feeder (
// Equation(s):
// \mx_reg|q[7]~feeder_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mx_reg|q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mx_reg|q[7]~feeder .extended_lut = "off";
defparam \mx_reg|q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mx_reg|q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y66_N50
dffeas \mx_reg|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mx_reg|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\mx_reg|q[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mx_reg|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mx_reg|q[7] .is_wysiwyg = "true";
defparam \mx_reg|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y66_N20
dffeas \vga|bit_gen|sprite_f|sprx_r[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\mx_reg|q [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|sprx_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~37 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~37_sumout  = SUM(( \vga|bit_gen|sprite_f|sprx_r [7] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~42  ))
// \vga|bit_gen|sprite_f|Add1~38  = CARRY(( \vga|bit_gen|sprite_f|sprx_r [7] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|sprx_r [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add1~37_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~37 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~37 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_f|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y66_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~4 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~4_combout  = ( \vga|bit_gen|sprite_f|Add1~45_sumout  & ( \vga|bit_gen|sprite_f|Add1~37_sumout  & ( (!\vga|bit_gen|control|h_count [7]) # ((!\vga|bit_gen|control|h_count [5] & ((!\vga|bit_gen|control|h_count [6]) # 
// (\vga|bit_gen|sprite_f|Add1~41_sumout ))) # (\vga|bit_gen|control|h_count [5] & (!\vga|bit_gen|control|h_count [6] & \vga|bit_gen|sprite_f|Add1~41_sumout ))) ) ) ) # ( !\vga|bit_gen|sprite_f|Add1~45_sumout  & ( \vga|bit_gen|sprite_f|Add1~37_sumout  & ( 
// (!\vga|bit_gen|control|h_count [7]) # ((!\vga|bit_gen|control|h_count [6] & \vga|bit_gen|sprite_f|Add1~41_sumout )) ) ) ) # ( \vga|bit_gen|sprite_f|Add1~45_sumout  & ( !\vga|bit_gen|sprite_f|Add1~37_sumout  & ( (!\vga|bit_gen|control|h_count [7] & 
// ((!\vga|bit_gen|control|h_count [5] & ((!\vga|bit_gen|control|h_count [6]) # (\vga|bit_gen|sprite_f|Add1~41_sumout ))) # (\vga|bit_gen|control|h_count [5] & (!\vga|bit_gen|control|h_count [6] & \vga|bit_gen|sprite_f|Add1~41_sumout )))) ) ) ) # ( 
// !\vga|bit_gen|sprite_f|Add1~45_sumout  & ( !\vga|bit_gen|sprite_f|Add1~37_sumout  & ( (!\vga|bit_gen|control|h_count [7] & (!\vga|bit_gen|control|h_count [6] & \vga|bit_gen|sprite_f|Add1~41_sumout )) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [5]),
	.datab(!\vga|bit_gen|control|h_count [7]),
	.datac(!\vga|bit_gen|control|h_count [6]),
	.datad(!\vga|bit_gen|sprite_f|Add1~41_sumout ),
	.datae(!\vga|bit_gen|sprite_f|Add1~45_sumout ),
	.dataf(!\vga|bit_gen|sprite_f|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~4 .lut_mask = 64'h00C080C8CCFCECFE;
defparam \vga|bit_gen|sprite_f|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y66_N45
cyclonev_lcell_comb \mx_reg|q[9]~feeder (
// Equation(s):
// \mx_reg|q[9]~feeder_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mx_reg|q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mx_reg|q[9]~feeder .extended_lut = "off";
defparam \mx_reg|q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mx_reg|q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y66_N46
dffeas \mx_reg|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mx_reg|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\mx_reg|q[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mx_reg|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mx_reg|q[9] .is_wysiwyg = "true";
defparam \mx_reg|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y66_N26
dffeas \vga|bit_gen|sprite_f|sprx_r[9] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\mx_reg|q [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|sprx_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[9] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y66_N33
cyclonev_lcell_comb \mx_reg|q[8]~feeder (
// Equation(s):
// \mx_reg|q[8]~feeder_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mx_reg|q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mx_reg|q[8]~feeder .extended_lut = "off";
defparam \mx_reg|q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mx_reg|q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y66_N34
dffeas \mx_reg|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mx_reg|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\mx_reg|q[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mx_reg|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mx_reg|q[8] .is_wysiwyg = "true";
defparam \mx_reg|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y66_N23
dffeas \vga|bit_gen|sprite_f|sprx_r[8] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\mx_reg|q [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|sprx_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[8] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~57 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~57_sumout  = SUM(( \vga|bit_gen|sprite_f|sprx_r [8] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~38  ))
// \vga|bit_gen|sprite_f|Add1~58  = CARRY(( \vga|bit_gen|sprite_f|sprx_r [8] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~38  ))

	.dataa(!\vga|bit_gen|sprite_f|sprx_r [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add1~57_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~57 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~57 .lut_mask = 64'h0000000000005555;
defparam \vga|bit_gen|sprite_f|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~53 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~53_sumout  = SUM(( \vga|bit_gen|sprite_f|sprx_r [9] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~58  ))
// \vga|bit_gen|sprite_f|Add1~54  = CARRY(( \vga|bit_gen|sprite_f|sprx_r [9] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|sprx_r [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add1~53_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~53 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~53 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_f|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y66_N56
dffeas \mx_reg|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\mx_reg|q[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mx_reg|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mx_reg|q[10] .is_wysiwyg = "true";
defparam \mx_reg|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y66_N28
dffeas \vga|bit_gen|sprite_f|sprx_r[10] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\mx_reg|q [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|sprx_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[10] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~49 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~49_sumout  = SUM(( \vga|bit_gen|sprite_f|sprx_r [10] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~54  ))
// \vga|bit_gen|sprite_f|Add1~50  = CARRY(( \vga|bit_gen|sprite_f|sprx_r [10] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|sprx_r [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add1~49_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~49 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~49 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_f|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~6 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~6_combout  = ( \vga|bit_gen|sprite_f|Add1~57_sumout  & ( \vga|bit_gen|sprite_f|Add1~49_sumout  & ( (!\vga|bit_gen|control|h_count [10]) # ((!\vga|bit_gen|control|h_count [8] & ((!\vga|bit_gen|control|h_count [9]) # 
// (\vga|bit_gen|sprite_f|Add1~53_sumout ))) # (\vga|bit_gen|control|h_count [8] & (!\vga|bit_gen|control|h_count [9] & \vga|bit_gen|sprite_f|Add1~53_sumout ))) ) ) ) # ( !\vga|bit_gen|sprite_f|Add1~57_sumout  & ( \vga|bit_gen|sprite_f|Add1~49_sumout  & ( 
// (!\vga|bit_gen|control|h_count [10]) # ((!\vga|bit_gen|control|h_count [9] & \vga|bit_gen|sprite_f|Add1~53_sumout )) ) ) ) # ( \vga|bit_gen|sprite_f|Add1~57_sumout  & ( !\vga|bit_gen|sprite_f|Add1~49_sumout  & ( (!\vga|bit_gen|control|h_count [10] & 
// ((!\vga|bit_gen|control|h_count [8] & ((!\vga|bit_gen|control|h_count [9]) # (\vga|bit_gen|sprite_f|Add1~53_sumout ))) # (\vga|bit_gen|control|h_count [8] & (!\vga|bit_gen|control|h_count [9] & \vga|bit_gen|sprite_f|Add1~53_sumout )))) ) ) ) # ( 
// !\vga|bit_gen|sprite_f|Add1~57_sumout  & ( !\vga|bit_gen|sprite_f|Add1~49_sumout  & ( (!\vga|bit_gen|control|h_count [10] & (!\vga|bit_gen|control|h_count [9] & \vga|bit_gen|sprite_f|Add1~53_sumout )) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [10]),
	.datab(!\vga|bit_gen|control|h_count [8]),
	.datac(!\vga|bit_gen|control|h_count [9]),
	.datad(!\vga|bit_gen|sprite_f|Add1~53_sumout ),
	.datae(!\vga|bit_gen|sprite_f|Add1~57_sumout ),
	.dataf(!\vga|bit_gen|sprite_f|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~6 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~6 .lut_mask = 64'h00A080A8AAFAEAFE;
defparam \vga|bit_gen|sprite_f|LessThan2~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y66_N7
dffeas \mx_reg|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\mx_reg|q[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mx_reg|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mx_reg|q[11] .is_wysiwyg = "true";
defparam \mx_reg|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y66_N32
dffeas \vga|bit_gen|sprite_f|sprx_r[11] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\mx_reg|q [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|sprx_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[11] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~21 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~21_sumout  = SUM(( \vga|bit_gen|sprite_f|sprx_r [11] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~50  ))
// \vga|bit_gen|sprite_f|Add1~22  = CARRY(( \vga|bit_gen|sprite_f|sprx_r [11] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~50  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|sprx_r [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add1~21_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~21 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_f|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~7 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~7_combout  = ( !\vga|bit_gen|control|h_count [11] & ( \vga|bit_gen|sprite_f|Add1~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|control|h_count [11]),
	.dataf(!\vga|bit_gen|sprite_f|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~7 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~7 .lut_mask = 64'h00000000FFFF0000;
defparam \vga|bit_gen|sprite_f|LessThan2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y67_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~12 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~12_combout  = ( !\vga|bit_gen|sprite_f|LessThan2~7_combout  & ( (!\vga|bit_gen|sprite_f|LessThan2~4_combout  & !\vga|bit_gen|sprite_f|LessThan2~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|LessThan2~4_combout ),
	.datad(!\vga|bit_gen|sprite_f|LessThan2~6_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|LessThan2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~12 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~12 .lut_mask = 64'hF000F00000000000;
defparam \vga|bit_gen|sprite_f|LessThan2~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~5 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~5_combout  = ( \vga|bit_gen|sprite_f|Add1~53_sumout  & ( \vga|bit_gen|sprite_f|Add1~49_sumout  & ( (\vga|bit_gen|control|h_count [10] & (\vga|bit_gen|control|h_count [9] & (!\vga|bit_gen|control|h_count [8] $ 
// (\vga|bit_gen|sprite_f|Add1~57_sumout )))) ) ) ) # ( !\vga|bit_gen|sprite_f|Add1~53_sumout  & ( \vga|bit_gen|sprite_f|Add1~49_sumout  & ( (\vga|bit_gen|control|h_count [10] & (!\vga|bit_gen|control|h_count [9] & (!\vga|bit_gen|control|h_count [8] $ 
// (\vga|bit_gen|sprite_f|Add1~57_sumout )))) ) ) ) # ( \vga|bit_gen|sprite_f|Add1~53_sumout  & ( !\vga|bit_gen|sprite_f|Add1~49_sumout  & ( (!\vga|bit_gen|control|h_count [10] & (\vga|bit_gen|control|h_count [9] & (!\vga|bit_gen|control|h_count [8] $ 
// (\vga|bit_gen|sprite_f|Add1~57_sumout )))) ) ) ) # ( !\vga|bit_gen|sprite_f|Add1~53_sumout  & ( !\vga|bit_gen|sprite_f|Add1~49_sumout  & ( (!\vga|bit_gen|control|h_count [10] & (!\vga|bit_gen|control|h_count [9] & (!\vga|bit_gen|control|h_count [8] $ 
// (\vga|bit_gen|sprite_f|Add1~57_sumout )))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [10]),
	.datab(!\vga|bit_gen|control|h_count [8]),
	.datac(!\vga|bit_gen|sprite_f|Add1~57_sumout ),
	.datad(!\vga|bit_gen|control|h_count [9]),
	.datae(!\vga|bit_gen|sprite_f|Add1~53_sumout ),
	.dataf(!\vga|bit_gen|sprite_f|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~5 .lut_mask = 64'h8200008241000041;
defparam \vga|bit_gen|sprite_f|LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y66_N13
dffeas \mx_reg|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\mx_reg|q[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mx_reg|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mx_reg|q[12] .is_wysiwyg = "true";
defparam \mx_reg|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y66_N35
dffeas \vga|bit_gen|sprite_f|sprx_r[12] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\mx_reg|q [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|sprx_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[12] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~9 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~9_sumout  = SUM(( \vga|bit_gen|sprite_f|sprx_r [12] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~22  ))
// \vga|bit_gen|sprite_f|Add1~10  = CARRY(( \vga|bit_gen|sprite_f|sprx_r [12] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~22  ))

	.dataa(!\vga|bit_gen|sprite_f|sprx_r [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add1~9_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~9 .lut_mask = 64'h0000000000005555;
defparam \vga|bit_gen|sprite_f|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N51
cyclonev_lcell_comb \mx_reg|q[13]~feeder (
// Equation(s):
// \mx_reg|q[13]~feeder_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mx_reg|q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mx_reg|q[13]~feeder .extended_lut = "off";
defparam \mx_reg|q[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mx_reg|q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y66_N53
dffeas \mx_reg|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mx_reg|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\mx_reg|q[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mx_reg|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mx_reg|q[13] .is_wysiwyg = "true";
defparam \mx_reg|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y66_N38
dffeas \vga|bit_gen|sprite_f|sprx_r[13] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\mx_reg|q [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|sprx_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[13] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~5 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~5_sumout  = SUM(( \vga|bit_gen|sprite_f|sprx_r [13] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~10  ))
// \vga|bit_gen|sprite_f|Add1~6  = CARRY(( \vga|bit_gen|sprite_f|sprx_r [13] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f|sprx_r [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add1~5_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_f|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y66_N57
cyclonev_lcell_comb \mx_reg|q[14]~feeder (
// Equation(s):
// \mx_reg|q[14]~feeder_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mx_reg|q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mx_reg|q[14]~feeder .extended_lut = "off";
defparam \mx_reg|q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mx_reg|q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y66_N58
dffeas \mx_reg|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mx_reg|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\mx_reg|q[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mx_reg|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mx_reg|q[14] .is_wysiwyg = "true";
defparam \mx_reg|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y66_N41
dffeas \vga|bit_gen|sprite_f|sprx_r[14] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\mx_reg|q [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|sprx_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[14] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~1 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~1_sumout  = SUM(( \vga|bit_gen|sprite_f|sprx_r [14] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~6  ))
// \vga|bit_gen|sprite_f|Add1~2  = CARRY(( \vga|bit_gen|sprite_f|sprx_r [14] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~6  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|sprx_r [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add1~1_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~1 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_f|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~0 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~0_combout  = ( \vga|bit_gen|sprite_f|Add1~5_sumout  & ( \vga|bit_gen|sprite_f|Add1~1_sumout  & ( (\vga|bit_gen|control|h_count [14] & (\vga|bit_gen|control|h_count [13] & (!\vga|bit_gen|control|h_count [12] $ 
// (\vga|bit_gen|sprite_f|Add1~9_sumout )))) ) ) ) # ( !\vga|bit_gen|sprite_f|Add1~5_sumout  & ( \vga|bit_gen|sprite_f|Add1~1_sumout  & ( (\vga|bit_gen|control|h_count [14] & (!\vga|bit_gen|control|h_count [13] & (!\vga|bit_gen|control|h_count [12] $ 
// (\vga|bit_gen|sprite_f|Add1~9_sumout )))) ) ) ) # ( \vga|bit_gen|sprite_f|Add1~5_sumout  & ( !\vga|bit_gen|sprite_f|Add1~1_sumout  & ( (!\vga|bit_gen|control|h_count [14] & (\vga|bit_gen|control|h_count [13] & (!\vga|bit_gen|control|h_count [12] $ 
// (\vga|bit_gen|sprite_f|Add1~9_sumout )))) ) ) ) # ( !\vga|bit_gen|sprite_f|Add1~5_sumout  & ( !\vga|bit_gen|sprite_f|Add1~1_sumout  & ( (!\vga|bit_gen|control|h_count [14] & (!\vga|bit_gen|control|h_count [13] & (!\vga|bit_gen|control|h_count [12] $ 
// (\vga|bit_gen|sprite_f|Add1~9_sumout )))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [14]),
	.datab(!\vga|bit_gen|control|h_count [13]),
	.datac(!\vga|bit_gen|control|h_count [12]),
	.datad(!\vga|bit_gen|sprite_f|Add1~9_sumout ),
	.datae(!\vga|bit_gen|sprite_f|Add1~5_sumout ),
	.dataf(!\vga|bit_gen|sprite_f|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~0 .lut_mask = 64'h8008200240041001;
defparam \vga|bit_gen|sprite_f|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~13 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~13_combout  = ( \vga|bit_gen|sprite_f|LessThan2~0_combout  & ( (!\vga|bit_gen|control|h_count [11] & (((\vga|bit_gen|sprite_f|LessThan2~5_combout ) # (\vga|bit_gen|sprite_f|Add1~21_sumout )) # 
// (\vga|bit_gen|sprite_f|LessThan2~6_combout ))) # (\vga|bit_gen|control|h_count [11] & (\vga|bit_gen|sprite_f|Add1~21_sumout  & ((\vga|bit_gen|sprite_f|LessThan2~5_combout ) # (\vga|bit_gen|sprite_f|LessThan2~6_combout )))) ) )

	.dataa(!\vga|bit_gen|sprite_f|LessThan2~6_combout ),
	.datab(!\vga|bit_gen|control|h_count [11]),
	.datac(!\vga|bit_gen|sprite_f|Add1~21_sumout ),
	.datad(!\vga|bit_gen|sprite_f|LessThan2~5_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~13 .lut_mask = 64'h000000004DCF4DCF;
defparam \vga|bit_gen|sprite_f|LessThan2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~3 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~3_combout  = ( \vga|bit_gen|sprite_f|Add1~45_sumout  & ( \vga|bit_gen|sprite_f|Add1~41_sumout  & ( (\vga|bit_gen|control|h_count [6] & (\vga|bit_gen|control|h_count [5] & (!\vga|bit_gen|control|h_count [7] $ 
// (\vga|bit_gen|sprite_f|Add1~37_sumout )))) ) ) ) # ( !\vga|bit_gen|sprite_f|Add1~45_sumout  & ( \vga|bit_gen|sprite_f|Add1~41_sumout  & ( (\vga|bit_gen|control|h_count [6] & (!\vga|bit_gen|control|h_count [5] & (!\vga|bit_gen|control|h_count [7] $ 
// (\vga|bit_gen|sprite_f|Add1~37_sumout )))) ) ) ) # ( \vga|bit_gen|sprite_f|Add1~45_sumout  & ( !\vga|bit_gen|sprite_f|Add1~41_sumout  & ( (!\vga|bit_gen|control|h_count [6] & (\vga|bit_gen|control|h_count [5] & (!\vga|bit_gen|control|h_count [7] $ 
// (\vga|bit_gen|sprite_f|Add1~37_sumout )))) ) ) ) # ( !\vga|bit_gen|sprite_f|Add1~45_sumout  & ( !\vga|bit_gen|sprite_f|Add1~41_sumout  & ( (!\vga|bit_gen|control|h_count [6] & (!\vga|bit_gen|control|h_count [5] & (!\vga|bit_gen|control|h_count [7] $ 
// (\vga|bit_gen|sprite_f|Add1~37_sumout )))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [7]),
	.datab(!\vga|bit_gen|control|h_count [6]),
	.datac(!\vga|bit_gen|control|h_count [5]),
	.datad(!\vga|bit_gen|sprite_f|Add1~37_sumout ),
	.datae(!\vga|bit_gen|sprite_f|Add1~45_sumout ),
	.dataf(!\vga|bit_gen|sprite_f|Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~3 .lut_mask = 64'h8040080420100201;
defparam \vga|bit_gen|sprite_f|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y65_N15
cyclonev_lcell_comb \mx_reg|q[0]~feeder (
// Equation(s):
// \mx_reg|q[0]~feeder_combout  = ( \mem|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mx_reg|q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mx_reg|q[0]~feeder .extended_lut = "off";
defparam \mx_reg|q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mx_reg|q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y65_N17
dffeas \mx_reg|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mx_reg|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\mx_reg|q[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mx_reg|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mx_reg|q[0] .is_wysiwyg = "true";
defparam \mx_reg|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y65_N32
dffeas \vga|bit_gen|sprite_f|sprx_r[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\mx_reg|q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|sprx_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y65_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~2 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~2_combout  = ( \vga|bit_gen|control|h_count [0] & ( \vga|bit_gen|sprite_f|Add1~33_sumout  & ( (!\vga|bit_gen|control|h_count [2]) # ((!\vga|bit_gen|sprite_f|sprx_r [1] & !\vga|bit_gen|control|h_count [1])) ) ) ) # ( 
// !\vga|bit_gen|control|h_count [0] & ( \vga|bit_gen|sprite_f|Add1~33_sumout  & ( (!\vga|bit_gen|control|h_count [2]) # ((!\vga|bit_gen|sprite_f|sprx_r [1] & ((!\vga|bit_gen|control|h_count [1]) # (\vga|bit_gen|sprite_f|sprx_r [0]))) # 
// (\vga|bit_gen|sprite_f|sprx_r [1] & (\vga|bit_gen|sprite_f|sprx_r [0] & !\vga|bit_gen|control|h_count [1]))) ) ) ) # ( \vga|bit_gen|control|h_count [0] & ( !\vga|bit_gen|sprite_f|Add1~33_sumout  & ( (!\vga|bit_gen|sprite_f|sprx_r [1] & 
// (!\vga|bit_gen|control|h_count [2] & !\vga|bit_gen|control|h_count [1])) ) ) ) # ( !\vga|bit_gen|control|h_count [0] & ( !\vga|bit_gen|sprite_f|Add1~33_sumout  & ( (!\vga|bit_gen|control|h_count [2] & ((!\vga|bit_gen|sprite_f|sprx_r [1] & 
// ((!\vga|bit_gen|control|h_count [1]) # (\vga|bit_gen|sprite_f|sprx_r [0]))) # (\vga|bit_gen|sprite_f|sprx_r [1] & (\vga|bit_gen|sprite_f|sprx_r [0] & !\vga|bit_gen|control|h_count [1])))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f|sprx_r [1]),
	.datab(!\vga|bit_gen|sprite_f|sprx_r [0]),
	.datac(!\vga|bit_gen|control|h_count [2]),
	.datad(!\vga|bit_gen|control|h_count [1]),
	.datae(!\vga|bit_gen|control|h_count [0]),
	.dataf(!\vga|bit_gen|sprite_f|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~2 .lut_mask = 64'hB020A000FBF2FAF0;
defparam \vga|bit_gen|sprite_f|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y67_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~11 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~11_combout  = ( \vga|bit_gen|sprite_f|LessThan2~3_combout  & ( \vga|bit_gen|sprite_f|LessThan2~2_combout  & ( (!\vga|bit_gen|sprite_f|Add1~25_sumout  & (!\vga|bit_gen|control|h_count [4] & ((!\vga|bit_gen|control|h_count 
// [3]) # (\vga|bit_gen|sprite_f|Add1~29_sumout )))) # (\vga|bit_gen|sprite_f|Add1~25_sumout  & ((!\vga|bit_gen|control|h_count [3]) # ((!\vga|bit_gen|control|h_count [4]) # (\vga|bit_gen|sprite_f|Add1~29_sumout )))) ) ) ) # ( 
// \vga|bit_gen|sprite_f|LessThan2~3_combout  & ( !\vga|bit_gen|sprite_f|LessThan2~2_combout  & ( (!\vga|bit_gen|sprite_f|Add1~25_sumout  & (!\vga|bit_gen|control|h_count [3] & (!\vga|bit_gen|control|h_count [4] & \vga|bit_gen|sprite_f|Add1~29_sumout ))) # 
// (\vga|bit_gen|sprite_f|Add1~25_sumout  & ((!\vga|bit_gen|control|h_count [4]) # ((!\vga|bit_gen|control|h_count [3] & \vga|bit_gen|sprite_f|Add1~29_sumout )))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [3]),
	.datab(!\vga|bit_gen|sprite_f|Add1~25_sumout ),
	.datac(!\vga|bit_gen|control|h_count [4]),
	.datad(!\vga|bit_gen|sprite_f|Add1~29_sumout ),
	.datae(!\vga|bit_gen|sprite_f|LessThan2~3_combout ),
	.dataf(!\vga|bit_gen|sprite_f|LessThan2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~11 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~11 .lut_mask = 64'h000030B20000B2F3;
defparam \vga|bit_gen|sprite_f|LessThan2~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y66_N29
dffeas \mx_reg|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\mx_reg|q[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mx_reg|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mx_reg|q[15] .is_wysiwyg = "true";
defparam \mx_reg|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y66_N38
dffeas \vga|bit_gen|sprite_f|sprx_r[15] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\mx_reg|q [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|sprx_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|sprx_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|sprx_r[15] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|sprx_r[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~13 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~13_sumout  = SUM(( \vga|bit_gen|sprite_f|sprx_r [15] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~2  ))
// \vga|bit_gen|sprite_f|Add1~14  = CARRY(( \vga|bit_gen|sprite_f|sprx_r [15] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f|sprx_r [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add1~13_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~13 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_f|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add1~17 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add1~17_sumout  = SUM(( \vga|bit_gen|sprite_f|sprx_r [15] ) + ( VCC ) + ( \vga|bit_gen|sprite_f|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f|sprx_r [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add1~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add1~17 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_f|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~1 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~1_combout  = ( \vga|bit_gen|sprite_f|Add1~13_sumout  & ( !\vga|bit_gen|sprite_f|Add1~17_sumout  ) ) # ( !\vga|bit_gen|sprite_f|Add1~13_sumout  & ( !\vga|bit_gen|sprite_f|Add1~17_sumout  & ( \vga|bit_gen|control|h_count [15] 
// ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_f|Add1~13_sumout ),
	.dataf(!\vga|bit_gen|sprite_f|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~1 .lut_mask = 64'h3333FFFF00000000;
defparam \vga|bit_gen|sprite_f|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y66_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~8 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~8_combout  = ( \vga|bit_gen|sprite_f|Add1~5_sumout  & ( \vga|bit_gen|sprite_f|Add1~1_sumout  & ( (!\vga|bit_gen|control|h_count [13]) # ((!\vga|bit_gen|control|h_count [14]) # ((!\vga|bit_gen|control|h_count [12] & 
// \vga|bit_gen|sprite_f|Add1~9_sumout ))) ) ) ) # ( !\vga|bit_gen|sprite_f|Add1~5_sumout  & ( \vga|bit_gen|sprite_f|Add1~1_sumout  & ( (!\vga|bit_gen|control|h_count [14]) # ((!\vga|bit_gen|control|h_count [13] & (!\vga|bit_gen|control|h_count [12] & 
// \vga|bit_gen|sprite_f|Add1~9_sumout ))) ) ) ) # ( \vga|bit_gen|sprite_f|Add1~5_sumout  & ( !\vga|bit_gen|sprite_f|Add1~1_sumout  & ( (!\vga|bit_gen|control|h_count [14] & ((!\vga|bit_gen|control|h_count [13]) # ((!\vga|bit_gen|control|h_count [12] & 
// \vga|bit_gen|sprite_f|Add1~9_sumout )))) ) ) ) # ( !\vga|bit_gen|sprite_f|Add1~5_sumout  & ( !\vga|bit_gen|sprite_f|Add1~1_sumout  & ( (!\vga|bit_gen|control|h_count [13] & (!\vga|bit_gen|control|h_count [14] & (!\vga|bit_gen|control|h_count [12] & 
// \vga|bit_gen|sprite_f|Add1~9_sumout ))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [13]),
	.datab(!\vga|bit_gen|control|h_count [14]),
	.datac(!\vga|bit_gen|control|h_count [12]),
	.datad(!\vga|bit_gen|sprite_f|Add1~9_sumout ),
	.datae(!\vga|bit_gen|sprite_f|Add1~5_sumout ),
	.dataf(!\vga|bit_gen|sprite_f|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~8 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~8 .lut_mask = 64'h008088C8CCECEEFE;
defparam \vga|bit_gen|sprite_f|LessThan2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~9 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~9_combout  = ( \vga|bit_gen|sprite_f|Add1~13_sumout  & ( (\vga|bit_gen|control|h_count [15] & \vga|bit_gen|sprite_f|Add1~17_sumout ) ) ) # ( !\vga|bit_gen|sprite_f|Add1~13_sumout  & ( (!\vga|bit_gen|control|h_count [15] & 
// !\vga|bit_gen|sprite_f|Add1~17_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [15]),
	.datad(!\vga|bit_gen|sprite_f|Add1~17_sumout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~9 .lut_mask = 64'hF000F000000F000F;
defparam \vga|bit_gen|sprite_f|LessThan2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y67_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f|LessThan2~10 (
// Equation(s):
// \vga|bit_gen|sprite_f|LessThan2~10_combout  = ( !\vga|bit_gen|sprite_f|LessThan2~8_combout  & ( \vga|bit_gen|sprite_f|LessThan2~9_combout  & ( (!\vga|bit_gen|sprite_f|LessThan2~1_combout  & ((!\vga|bit_gen|sprite_f|LessThan2~13_combout ) # 
// ((\vga|bit_gen|sprite_f|LessThan2~12_combout  & !\vga|bit_gen|sprite_f|LessThan2~11_combout )))) ) ) ) # ( \vga|bit_gen|sprite_f|LessThan2~8_combout  & ( !\vga|bit_gen|sprite_f|LessThan2~9_combout  & ( !\vga|bit_gen|sprite_f|LessThan2~1_combout  ) ) ) # ( 
// !\vga|bit_gen|sprite_f|LessThan2~8_combout  & ( !\vga|bit_gen|sprite_f|LessThan2~9_combout  & ( !\vga|bit_gen|sprite_f|LessThan2~1_combout  ) ) )

	.dataa(!\vga|bit_gen|sprite_f|LessThan2~12_combout ),
	.datab(!\vga|bit_gen|sprite_f|LessThan2~13_combout ),
	.datac(!\vga|bit_gen|sprite_f|LessThan2~11_combout ),
	.datad(!\vga|bit_gen|sprite_f|LessThan2~1_combout ),
	.datae(!\vga|bit_gen|sprite_f|LessThan2~8_combout ),
	.dataf(!\vga|bit_gen|sprite_f|LessThan2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|LessThan2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|LessThan2~10 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|LessThan2~10 .lut_mask = 64'hFF00FF00DC000000;
defparam \vga|bit_gen|sprite_f|LessThan2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y67_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_f|state~22 (
// Equation(s):
// \vga|bit_gen|sprite_f|state~22_combout  = ( \vga|bit_gen|sprite_f|LessThan2~10_combout  & ( (\reset~input_o  & (\vga|bit_gen|sprite_f|Selector3~0_combout  & \vga|bit_gen|control|line~combout )) ) ) # ( !\vga|bit_gen|sprite_f|LessThan2~10_combout  & ( 
// (\reset~input_o  & (\vga|bit_gen|control|line~combout  & ((\vga|bit_gen|sprite_f|Selector3~0_combout ) # (\vga|bit_gen|sprite_f|state.WAIT_POS~q )))) ) )

	.dataa(!\vga|bit_gen|sprite_f|state.WAIT_POS~q ),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|sprite_f|Selector3~0_combout ),
	.datad(!\vga|bit_gen|control|line~combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|LessThan2~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|state~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|state~22 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|state~22 .lut_mask = 64'h0013001300030003;
defparam \vga|bit_gen|sprite_f|state~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y67_N35
dffeas \vga|bit_gen|sprite_f|state.WAIT_POS (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f|state~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|state.WAIT_POS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|state.WAIT_POS .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|state.WAIT_POS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y67_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f|bmap_x~3 (
// Equation(s):
// \vga|bit_gen|sprite_f|bmap_x~3_combout  = ( \vga|bit_gen|sprite_f|state.SPR_LINE~q  & ( (\reset~input_o  & !\vga|bit_gen|sprite_f|bmap_x [0]) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|sprite_f|bmap_x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|bmap_x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|bmap_x~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|bmap_x~3 .lut_mask = 64'h0000000030303030;
defparam \vga|bit_gen|sprite_f|bmap_x~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_f|cnt_x~3 (
// Equation(s):
// \vga|bit_gen|sprite_f|cnt_x~3_combout  = ( \vga|bit_gen|sprite_f|state.SPR_LINE~q  & ( (\reset~input_o  & !\vga|bit_gen|sprite_f|cnt_x [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\vga|bit_gen|sprite_f|cnt_x [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|cnt_x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|cnt_x~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|cnt_x~3 .lut_mask = 64'h000000000F000F00;
defparam \vga|bit_gen|sprite_f|cnt_x~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y67_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_f|cnt_x[3]~1 (
// Equation(s):
// \vga|bit_gen|sprite_f|cnt_x[3]~1_combout  = ( \vga|bit_gen|sprite_f|LessThan2~10_combout  & ( (!\reset~input_o ) # ((\vga|bit_gen|control|line~combout  & ((\vga|bit_gen|sprite_f|state.WAIT_POS~q ) # (\vga|bit_gen|sprite_f|state.SPR_LINE~q )))) ) ) # ( 
// !\vga|bit_gen|sprite_f|LessThan2~10_combout  & ( (!\reset~input_o ) # ((\vga|bit_gen|sprite_f|state.SPR_LINE~q  & (\vga|bit_gen|control|line~combout  & !\vga|bit_gen|sprite_f|state.WAIT_POS~q ))) ) )

	.dataa(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|control|line~combout ),
	.datad(!\vga|bit_gen|sprite_f|state.WAIT_POS~q ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|LessThan2~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|cnt_x[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|cnt_x[3]~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|cnt_x[3]~1 .lut_mask = 64'hCDCCCDCCCDCFCDCF;
defparam \vga|bit_gen|sprite_f|cnt_x[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y67_N17
dffeas \vga|bit_gen|sprite_f|cnt_x[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f|cnt_x~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|cnt_x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|cnt_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|cnt_x[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|cnt_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_f|cnt_x~2 (
// Equation(s):
// \vga|bit_gen|sprite_f|cnt_x~2_combout  = ( \vga|bit_gen|sprite_f|state.SPR_LINE~q  & ( (\reset~input_o  & (!\vga|bit_gen|sprite_f|cnt_x [0] $ (!\vga|bit_gen|sprite_f|cnt_x [1]))) ) )

	.dataa(!\vga|bit_gen|sprite_f|cnt_x [0]),
	.datab(!\vga|bit_gen|sprite_f|cnt_x [1]),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|cnt_x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|cnt_x~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|cnt_x~2 .lut_mask = 64'h0000000006060606;
defparam \vga|bit_gen|sprite_f|cnt_x~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y67_N14
dffeas \vga|bit_gen|sprite_f|cnt_x[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f|cnt_x~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|cnt_x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|cnt_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|cnt_x[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|cnt_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y67_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_f|cnt_x~0 (
// Equation(s):
// \vga|bit_gen|sprite_f|cnt_x~0_combout  = ( \vga|bit_gen|sprite_f|cnt_x [1] & ( (\vga|bit_gen|sprite_f|state.SPR_LINE~q  & (\reset~input_o  & (!\vga|bit_gen|sprite_f|cnt_x [2] $ (!\vga|bit_gen|sprite_f|cnt_x [0])))) ) ) # ( !\vga|bit_gen|sprite_f|cnt_x [1] 
// & ( (\vga|bit_gen|sprite_f|state.SPR_LINE~q  & (\reset~input_o  & \vga|bit_gen|sprite_f|cnt_x [2])) ) )

	.dataa(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|sprite_f|cnt_x [2]),
	.datad(!\vga|bit_gen|sprite_f|cnt_x [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|cnt_x [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|cnt_x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|cnt_x~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|cnt_x~0 .lut_mask = 64'h0101010101100110;
defparam \vga|bit_gen|sprite_f|cnt_x~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y67_N26
dffeas \vga|bit_gen|sprite_f|cnt_x[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f|cnt_x~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|cnt_x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|cnt_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|cnt_x[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|cnt_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y67_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_f|bmap_x[1]~0 (
// Equation(s):
// \vga|bit_gen|sprite_f|bmap_x[1]~0_combout  = ( \vga|bit_gen|sprite_f|cnt_x [2] & ( (\vga|bit_gen|sprite_f|state.SPR_LINE~q  & (\vga|bit_gen|sprite_f|cnt_x [1] & \vga|bit_gen|sprite_f|cnt_x [0])) ) )

	.dataa(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|cnt_x [1]),
	.datad(!\vga|bit_gen|sprite_f|cnt_x [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|cnt_x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|bmap_x[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|bmap_x[1]~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|bmap_x[1]~0 .lut_mask = 64'h0000000000050005;
defparam \vga|bit_gen|sprite_f|bmap_x[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y67_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_f|bmap_x[1]~1 (
// Equation(s):
// \vga|bit_gen|sprite_f|bmap_x[1]~1_combout  = ( \vga|bit_gen|sprite_f|LessThan2~10_combout  & ( (!\reset~input_o ) # ((\vga|bit_gen|control|line~combout  & ((\vga|bit_gen|sprite_f|bmap_x[1]~0_combout ) # (\vga|bit_gen|sprite_f|state.WAIT_POS~q )))) ) ) # ( 
// !\vga|bit_gen|sprite_f|LessThan2~10_combout  & ( (!\reset~input_o ) # ((\vga|bit_gen|sprite_f|bmap_x[1]~0_combout  & \vga|bit_gen|control|line~combout )) ) )

	.dataa(!\vga|bit_gen|sprite_f|state.WAIT_POS~q ),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|sprite_f|bmap_x[1]~0_combout ),
	.datad(!\vga|bit_gen|control|line~combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|LessThan2~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|bmap_x[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|bmap_x[1]~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|bmap_x[1]~1 .lut_mask = 64'hCCCFCCCFCCDFCCDF;
defparam \vga|bit_gen|sprite_f|bmap_x[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y67_N59
dffeas \vga|bit_gen|sprite_f|bmap_x[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f|bmap_x~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|bmap_x[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|bmap_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|bmap_x[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|bmap_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_f|bmap_x~4 (
// Equation(s):
// \vga|bit_gen|sprite_f|bmap_x~4_combout  = ( \vga|bit_gen|sprite_f|state.SPR_LINE~q  & ( (\reset~input_o  & (!\vga|bit_gen|sprite_f|bmap_x [1] $ (!\vga|bit_gen|sprite_f|bmap_x [0]))) ) )

	.dataa(!\vga|bit_gen|sprite_f|bmap_x [1]),
	.datab(!\vga|bit_gen|sprite_f|bmap_x [0]),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|bmap_x~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|bmap_x~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|bmap_x~4 .lut_mask = 64'h0000000006060606;
defparam \vga|bit_gen|sprite_f|bmap_x~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_f|bmap_x[1]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f|bmap_x[1]~feeder_combout  = \vga|bit_gen|sprite_f|bmap_x~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|bmap_x~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|bmap_x[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|bmap_x[1]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|bmap_x[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \vga|bit_gen|sprite_f|bmap_x[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y67_N26
dffeas \vga|bit_gen|sprite_f|bmap_x[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f|bmap_x[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|bmap_x[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|bmap_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|bmap_x[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|bmap_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f|bmap_x~2 (
// Equation(s):
// \vga|bit_gen|sprite_f|bmap_x~2_combout  = ( \vga|bit_gen|sprite_f|state.SPR_LINE~q  & ( \reset~input_o  & ( !\vga|bit_gen|sprite_f|bmap_x [2] $ (((!\vga|bit_gen|sprite_f|bmap_x [0]) # (!\vga|bit_gen|sprite_f|bmap_x [1]))) ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|bmap_x [0]),
	.datac(!\vga|bit_gen|sprite_f|bmap_x [1]),
	.datad(!\vga|bit_gen|sprite_f|bmap_x [2]),
	.datae(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|bmap_x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|bmap_x~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|bmap_x~2 .lut_mask = 64'h00000000000003FC;
defparam \vga|bit_gen|sprite_f|bmap_x~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y67_N11
dffeas \vga|bit_gen|sprite_f|bmap_x[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f|bmap_x~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|bmap_x[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|bmap_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|bmap_x[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|bmap_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y67_N57
cyclonev_lcell_comb \vga|bit_gen|sprite_f|state~17 (
// Equation(s):
// \vga|bit_gen|sprite_f|state~17_combout  = ( \vga|bit_gen|sprite_f|bmap_x [1] & ( (\vga|bit_gen|sprite_f|bmap_x [2] & \vga|bit_gen|sprite_f|bmap_x [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|bmap_x [2]),
	.datad(!\vga|bit_gen|sprite_f|bmap_x [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|bmap_x [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|state~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|state~17 .lut_mask = 64'h00000000000F000F;
defparam \vga|bit_gen|sprite_f|state~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_f|bmap_x~5 (
// Equation(s):
// \vga|bit_gen|sprite_f|bmap_x~5_combout  = ( \vga|bit_gen|sprite_f|bmap_x [0] & ( \vga|bit_gen|sprite_f|state.SPR_LINE~q  & ( (\reset~input_o  & (!\vga|bit_gen|sprite_f|bmap_x [3] $ (((!\vga|bit_gen|sprite_f|bmap_x [2]) # (!\vga|bit_gen|sprite_f|bmap_x 
// [1]))))) ) ) ) # ( !\vga|bit_gen|sprite_f|bmap_x [0] & ( \vga|bit_gen|sprite_f|state.SPR_LINE~q  & ( (\vga|bit_gen|sprite_f|bmap_x [3] & \reset~input_o ) ) ) )

	.dataa(!\vga|bit_gen|sprite_f|bmap_x [3]),
	.datab(!\vga|bit_gen|sprite_f|bmap_x [2]),
	.datac(!\reset~input_o ),
	.datad(!\vga|bit_gen|sprite_f|bmap_x [1]),
	.datae(!\vga|bit_gen|sprite_f|bmap_x [0]),
	.dataf(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|bmap_x~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|bmap_x~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|bmap_x~5 .lut_mask = 64'h0000000005050506;
defparam \vga|bit_gen|sprite_f|bmap_x~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y67_N5
dffeas \vga|bit_gen|sprite_f|bmap_x[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f|bmap_x~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_f|bmap_x[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|bmap_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|bmap_x[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|bmap_x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y67_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_f|state~18 (
// Equation(s):
// \vga|bit_gen|sprite_f|state~18_combout  = ( \vga|bit_gen|sprite_f|cnt_x [1] & ( (\vga|bit_gen|sprite_f|cnt_x [0] & (\vga|bit_gen|sprite_f|bmap_x [3] & \vga|bit_gen|sprite_f|cnt_x [2])) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|cnt_x [0]),
	.datac(!\vga|bit_gen|sprite_f|bmap_x [3]),
	.datad(!\vga|bit_gen|sprite_f|cnt_x [2]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|cnt_x [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|state~18 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|state~18 .lut_mask = 64'h0000000000030003;
defparam \vga|bit_gen|sprite_f|state~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y67_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_f|state~20 (
// Equation(s):
// \vga|bit_gen|sprite_f|state~20_combout  = ( !\vga|bit_gen|sprite_f3|Equal1~3_combout  & ( (\vga|bit_gen|sprite_f|state.SPR_LINE~q  & ((!\vga|bit_gen|sprite_f|state~17_combout ) # (!\vga|bit_gen|sprite_f|state~18_combout ))) ) )

	.dataa(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datab(!\vga|bit_gen|sprite_f|state~17_combout ),
	.datac(!\vga|bit_gen|sprite_f|state~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f3|Equal1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|state~20 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|state~20 .lut_mask = 64'h5454545400000000;
defparam \vga|bit_gen|sprite_f|state~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y67_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_f|state~21 (
// Equation(s):
// \vga|bit_gen|sprite_f|state~21_combout  = ( \vga|bit_gen|sprite_f|state~20_combout  & ( (\reset~input_o  & \vga|bit_gen|control|line~combout ) ) ) # ( !\vga|bit_gen|sprite_f|state~20_combout  & ( (\vga|bit_gen|sprite_f|state.WAIT_POS~q  & (\reset~input_o  
// & (\vga|bit_gen|sprite_f|LessThan2~10_combout  & \vga|bit_gen|control|line~combout ))) ) )

	.dataa(!\vga|bit_gen|sprite_f|state.WAIT_POS~q ),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|sprite_f|LessThan2~10_combout ),
	.datad(!\vga|bit_gen|control|line~combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|state~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|state~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|state~21 .lut_mask = 64'h0001000100330033;
defparam \vga|bit_gen|sprite_f|state~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y67_N44
dffeas \vga|bit_gen|sprite_f|state.SPR_LINE (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f|state~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|state.SPR_LINE .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|state.SPR_LINE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add3~22 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add3~22_cout  = CARRY(( GND ) + ( !VCC ) + ( !VCC ))
// \vga|bit_gen|sprite_f|Add3~23  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|bit_gen|sprite_f|Add3~22_cout ),
	.shareout(\vga|bit_gen|sprite_f|Add3~23 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add3~22 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add3~22 .lut_mask = 64'h0000FFFF00000000;
defparam \vga|bit_gen|sprite_f|Add3~22 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add3~1 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add3~1_sumout  = SUM(( !\vga|bit_gen|sprite_f|sprx_r [0] $ (\vga|bit_gen|control|h_count [0]) ) + ( \vga|bit_gen|sprite_f|Add3~23  ) + ( \vga|bit_gen|sprite_f|Add3~22_cout  ))
// \vga|bit_gen|sprite_f|Add3~2  = CARRY(( !\vga|bit_gen|sprite_f|sprx_r [0] $ (\vga|bit_gen|control|h_count [0]) ) + ( \vga|bit_gen|sprite_f|Add3~23  ) + ( \vga|bit_gen|sprite_f|Add3~22_cout  ))
// \vga|bit_gen|sprite_f|Add3~3  = SHARE((!\vga|bit_gen|sprite_f|sprx_r [0] & \vga|bit_gen|control|h_count [0]))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|sprx_r [0]),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add3~22_cout ),
	.sharein(\vga|bit_gen|sprite_f|Add3~23 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add3~1_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add3~2 ),
	.shareout(\vga|bit_gen|sprite_f|Add3~3 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add3~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add3~1 .lut_mask = 64'h000000CC0000CC33;
defparam \vga|bit_gen|sprite_f|Add3~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add3~17 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add3~17_sumout  = SUM(( !\vga|bit_gen|control|h_count [1] $ (\vga|bit_gen|sprite_f|sprx_r [1]) ) + ( \vga|bit_gen|sprite_f|Add3~3  ) + ( \vga|bit_gen|sprite_f|Add3~2  ))
// \vga|bit_gen|sprite_f|Add3~18  = CARRY(( !\vga|bit_gen|control|h_count [1] $ (\vga|bit_gen|sprite_f|sprx_r [1]) ) + ( \vga|bit_gen|sprite_f|Add3~3  ) + ( \vga|bit_gen|sprite_f|Add3~2  ))
// \vga|bit_gen|sprite_f|Add3~19  = SHARE((\vga|bit_gen|control|h_count [1] & !\vga|bit_gen|sprite_f|sprx_r [1]))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [1]),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f|sprx_r [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add3~2 ),
	.sharein(\vga|bit_gen|sprite_f|Add3~3 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add3~17_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add3~18 ),
	.shareout(\vga|bit_gen|sprite_f|Add3~19 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add3~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add3~17 .lut_mask = 64'h000033000000CC33;
defparam \vga|bit_gen|sprite_f|Add3~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add3~5 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add3~5_sumout  = SUM(( !\vga|bit_gen|sprite_f|sprx_r [2] $ (\vga|bit_gen|control|h_count [2]) ) + ( \vga|bit_gen|sprite_f|Add3~19  ) + ( \vga|bit_gen|sprite_f|Add3~18  ))
// \vga|bit_gen|sprite_f|Add3~6  = CARRY(( !\vga|bit_gen|sprite_f|sprx_r [2] $ (\vga|bit_gen|control|h_count [2]) ) + ( \vga|bit_gen|sprite_f|Add3~19  ) + ( \vga|bit_gen|sprite_f|Add3~18  ))
// \vga|bit_gen|sprite_f|Add3~7  = SHARE((!\vga|bit_gen|sprite_f|sprx_r [2] & \vga|bit_gen|control|h_count [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|sprx_r [2]),
	.datad(!\vga|bit_gen|control|h_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add3~18 ),
	.sharein(\vga|bit_gen|sprite_f|Add3~19 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add3~5_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add3~6 ),
	.shareout(\vga|bit_gen|sprite_f|Add3~7 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add3~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add3~5 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_f|Add3~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add3~9 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add3~9_sumout  = SUM(( !\vga|bit_gen|control|h_count [3] $ (\vga|bit_gen|sprite_f|sprx_r [3]) ) + ( \vga|bit_gen|sprite_f|Add3~7  ) + ( \vga|bit_gen|sprite_f|Add3~6  ))
// \vga|bit_gen|sprite_f|Add3~10  = CARRY(( !\vga|bit_gen|control|h_count [3] $ (\vga|bit_gen|sprite_f|sprx_r [3]) ) + ( \vga|bit_gen|sprite_f|Add3~7  ) + ( \vga|bit_gen|sprite_f|Add3~6  ))
// \vga|bit_gen|sprite_f|Add3~11  = SHARE((\vga|bit_gen|control|h_count [3] & !\vga|bit_gen|sprite_f|sprx_r [3]))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [3]),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f|sprx_r [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add3~6 ),
	.sharein(\vga|bit_gen|sprite_f|Add3~7 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add3~9_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add3~10 ),
	.shareout(\vga|bit_gen|sprite_f|Add3~11 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add3~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add3~9 .lut_mask = 64'h000033000000CC33;
defparam \vga|bit_gen|sprite_f|Add3~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add4~13 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add4~13_sumout  = SUM(( \vga|bit_gen|sprite_f|Add3~17_sumout  ) + ( VCC ) + ( !VCC ))
// \vga|bit_gen|sprite_f|Add4~14  = CARRY(( \vga|bit_gen|sprite_f|Add3~17_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f|Add3~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add4~13_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add4~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add4~13 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_f|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add4~1 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add4~1_sumout  = SUM(( \vga|bit_gen|sprite_f|Add3~5_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add4~14  ))
// \vga|bit_gen|sprite_f|Add4~2  = CARRY(( \vga|bit_gen|sprite_f|Add3~5_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|Add3~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add4~1_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add4~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add4~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add4~5 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add4~5_sumout  = SUM(( \vga|bit_gen|sprite_f|Add3~9_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add4~2  ))
// \vga|bit_gen|sprite_f|Add4~6  = CARRY(( \vga|bit_gen|sprite_f|Add3~9_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add4~2  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|Add3~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add4~5_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add4~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add4~5 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|sprite_f|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add5~17 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add5~17_sumout  = SUM(( \vga|bit_gen|sprite_f|spr_rom_addr [0] ) + ( VCC ) + ( !VCC ))
// \vga|bit_gen|sprite_f|Add5~18  = CARRY(( \vga|bit_gen|sprite_f|spr_rom_addr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|spr_rom_addr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add5~17_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add5~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add5~17 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_f|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y67_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom_addr~4 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom_addr~4_combout  = ( \vga|bit_gen|sprite_f|Add3~1_sumout  & ( (!\vga|bit_gen|sprite_f|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_f|Add5~17_sumout ) ) ) # ( !\vga|bit_gen|sprite_f|Add3~1_sumout  & ( 
// (\vga|bit_gen|sprite_f|state.SPR_LINE~q  & \vga|bit_gen|sprite_f|Add5~17_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f|Add5~17_sumout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom_addr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom_addr~4 .lut_mask = 64'h00330033CCFFCCFF;
defparam \vga|bit_gen|sprite_f|spr_rom_addr~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y67_N50
dffeas \vga|bit_gen|sprite_f|spr_rom_addr[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f|spr_rom_addr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|bmap_x[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spr_rom_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spr_rom_addr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add5~13 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add5~13_sumout  = SUM(( \vga|bit_gen|sprite_f|spr_rom_addr [1] ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add5~18  ))
// \vga|bit_gen|sprite_f|Add5~14  = CARRY(( \vga|bit_gen|sprite_f|spr_rom_addr [1] ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|spr_rom_addr [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add5~13_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add5~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add5~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y67_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom_addr~3 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom_addr~3_combout  = ( \vga|bit_gen|sprite_f|Add4~13_sumout  & ( (!\vga|bit_gen|sprite_f|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_f|Add5~13_sumout ) ) ) # ( !\vga|bit_gen|sprite_f|Add4~13_sumout  & ( 
// (\vga|bit_gen|sprite_f|state.SPR_LINE~q  & \vga|bit_gen|sprite_f|Add5~13_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datac(!\vga|bit_gen|sprite_f|Add5~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom_addr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom_addr~3 .lut_mask = 64'h03030303CFCFCFCF;
defparam \vga|bit_gen|sprite_f|spr_rom_addr~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y67_N56
dffeas \vga|bit_gen|sprite_f|spr_rom_addr[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f|spr_rom_addr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|bmap_x[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spr_rom_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spr_rom_addr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add5~1 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add5~1_sumout  = SUM(( \vga|bit_gen|sprite_f|spr_rom_addr [2] ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add5~14  ))
// \vga|bit_gen|sprite_f|Add5~2  = CARRY(( \vga|bit_gen|sprite_f|spr_rom_addr [2] ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f|spr_rom_addr [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add5~1_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add5~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add5~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|sprite_f|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y67_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom_addr~0 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom_addr~0_combout  = ( \vga|bit_gen|sprite_f|Add4~1_sumout  & ( (!\vga|bit_gen|sprite_f|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_f|Add5~1_sumout ) ) ) # ( !\vga|bit_gen|sprite_f|Add4~1_sumout  & ( 
// (\vga|bit_gen|sprite_f|state.SPR_LINE~q  & \vga|bit_gen|sprite_f|Add5~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datac(!\vga|bit_gen|sprite_f|Add5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom_addr~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \vga|bit_gen|sprite_f|spr_rom_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y67_N38
dffeas \vga|bit_gen|sprite_f|spr_rom_addr[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f|spr_rom_addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|bmap_x[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spr_rom_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spr_rom_addr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add5~5 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add5~5_sumout  = SUM(( \vga|bit_gen|sprite_f|spr_rom_addr [3] ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add5~2  ))
// \vga|bit_gen|sprite_f|Add5~6  = CARRY(( \vga|bit_gen|sprite_f|spr_rom_addr [3] ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|spr_rom_addr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add5~5_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add5~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add5~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y67_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom_addr~1 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom_addr~1_combout  = ( \vga|bit_gen|sprite_f|Add5~5_sumout  & ( (\vga|bit_gen|sprite_f|Add4~5_sumout ) # (\vga|bit_gen|sprite_f|state.SPR_LINE~q ) ) ) # ( !\vga|bit_gen|sprite_f|Add5~5_sumout  & ( 
// (!\vga|bit_gen|sprite_f|state.SPR_LINE~q  & \vga|bit_gen|sprite_f|Add4~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f|Add4~5_sumout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|Add5~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom_addr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom_addr~1 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \vga|bit_gen|sprite_f|spr_rom_addr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y67_N41
dffeas \vga|bit_gen|sprite_f|spr_rom_addr[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f|spr_rom_addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|bmap_x[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spr_rom_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spr_rom_addr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add5~9 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add5~9_sumout  = SUM(( \vga|bit_gen|sprite_f|spr_rom_addr [4] ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add5~6  ))
// \vga|bit_gen|sprite_f|Add5~10  = CARRY(( \vga|bit_gen|sprite_f|spr_rom_addr [4] ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|spr_rom_addr [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add5~9_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add5~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add5~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add3~13 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add3~13_sumout  = SUM(( !\vga|bit_gen|sprite_f|sprx_r [4] $ (!\vga|bit_gen|control|h_count [4] $ (!\vga|bit_gen|control|v_count [3])) ) + ( \vga|bit_gen|sprite_f|Add3~11  ) + ( \vga|bit_gen|sprite_f|Add3~10  ))
// \vga|bit_gen|sprite_f|Add3~14  = CARRY(( !\vga|bit_gen|sprite_f|sprx_r [4] $ (!\vga|bit_gen|control|h_count [4] $ (!\vga|bit_gen|control|v_count [3])) ) + ( \vga|bit_gen|sprite_f|Add3~11  ) + ( \vga|bit_gen|sprite_f|Add3~10  ))
// \vga|bit_gen|sprite_f|Add3~15  = SHARE((!\vga|bit_gen|sprite_f|sprx_r [4] & ((\vga|bit_gen|control|v_count [3]) # (\vga|bit_gen|control|h_count [4]))) # (\vga|bit_gen|sprite_f|sprx_r [4] & (\vga|bit_gen|control|h_count [4] & \vga|bit_gen|control|v_count 
// [3])))

	.dataa(!\vga|bit_gen|sprite_f|sprx_r [4]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [4]),
	.datad(!\vga|bit_gen|control|v_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add3~10 ),
	.sharein(\vga|bit_gen|sprite_f|Add3~11 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add3~13_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add3~14 ),
	.shareout(\vga|bit_gen|sprite_f|Add3~15 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add3~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add3~13 .lut_mask = 64'h00000AAF0000A55A;
defparam \vga|bit_gen|sprite_f|Add3~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add4~9 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add4~9_sumout  = SUM(( \vga|bit_gen|sprite_f|Add3~13_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add4~6  ))
// \vga|bit_gen|sprite_f|Add4~10  = CARRY(( \vga|bit_gen|sprite_f|Add3~13_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|Add3~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add4~9_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add4~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add4~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom_addr~2 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom_addr~2_combout  = ( \vga|bit_gen|sprite_f|state.SPR_LINE~q  & ( \vga|bit_gen|sprite_f|Add4~9_sumout  & ( \vga|bit_gen|sprite_f|Add5~9_sumout  ) ) ) # ( !\vga|bit_gen|sprite_f|state.SPR_LINE~q  & ( 
// \vga|bit_gen|sprite_f|Add4~9_sumout  ) ) # ( \vga|bit_gen|sprite_f|state.SPR_LINE~q  & ( !\vga|bit_gen|sprite_f|Add4~9_sumout  & ( \vga|bit_gen|sprite_f|Add5~9_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|Add5~9_sumout ),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.dataf(!\vga|bit_gen|sprite_f|Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom_addr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom_addr~2 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \vga|bit_gen|sprite_f|spr_rom_addr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y67_N20
dffeas \vga|bit_gen|sprite_f|spr_rom_addr[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f|spr_rom_addr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|bmap_x[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spr_rom_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spr_rom_addr[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add5~21 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add5~21_sumout  = SUM(( \vga|bit_gen|sprite_f|spr_rom_addr [5] ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add5~10  ))
// \vga|bit_gen|sprite_f|Add5~22  = CARRY(( \vga|bit_gen|sprite_f|spr_rom_addr [5] ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|spr_rom_addr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add5~21_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add5~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add5~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add3~25 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add3~25_sumout  = SUM(( !\vga|bit_gen|sprite_f|sprx_r [5] $ (!\vga|bit_gen|control|v_count [4] $ (!\vga|bit_gen|control|h_count [5])) ) + ( \vga|bit_gen|sprite_f|Add3~15  ) + ( \vga|bit_gen|sprite_f|Add3~14  ))
// \vga|bit_gen|sprite_f|Add3~26  = CARRY(( !\vga|bit_gen|sprite_f|sprx_r [5] $ (!\vga|bit_gen|control|v_count [4] $ (!\vga|bit_gen|control|h_count [5])) ) + ( \vga|bit_gen|sprite_f|Add3~15  ) + ( \vga|bit_gen|sprite_f|Add3~14  ))
// \vga|bit_gen|sprite_f|Add3~27  = SHARE((!\vga|bit_gen|sprite_f|sprx_r [5] & ((\vga|bit_gen|control|h_count [5]) # (\vga|bit_gen|control|v_count [4]))) # (\vga|bit_gen|sprite_f|sprx_r [5] & (\vga|bit_gen|control|v_count [4] & \vga|bit_gen|control|h_count 
// [5])))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|sprx_r [5]),
	.datac(!\vga|bit_gen|control|v_count [4]),
	.datad(!\vga|bit_gen|control|h_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add3~14 ),
	.sharein(\vga|bit_gen|sprite_f|Add3~15 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add3~25_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add3~26 ),
	.shareout(\vga|bit_gen|sprite_f|Add3~27 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add3~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add3~25 .lut_mask = 64'h00000CCF0000C33C;
defparam \vga|bit_gen|sprite_f|Add3~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add4~17 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add4~17_sumout  = SUM(( \vga|bit_gen|sprite_f|Add3~25_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add4~10  ))
// \vga|bit_gen|sprite_f|Add4~18  = CARRY(( \vga|bit_gen|sprite_f|Add3~25_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|Add3~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add4~17_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add4~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add4~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom_addr~5 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom_addr~5_combout  = ( \vga|bit_gen|sprite_f|state.SPR_LINE~q  & ( \vga|bit_gen|sprite_f|Add4~17_sumout  & ( \vga|bit_gen|sprite_f|Add5~21_sumout  ) ) ) # ( !\vga|bit_gen|sprite_f|state.SPR_LINE~q  & ( 
// \vga|bit_gen|sprite_f|Add4~17_sumout  ) ) # ( \vga|bit_gen|sprite_f|state.SPR_LINE~q  & ( !\vga|bit_gen|sprite_f|Add4~17_sumout  & ( \vga|bit_gen|sprite_f|Add5~21_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|Add5~21_sumout ),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.dataf(!\vga|bit_gen|sprite_f|Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom_addr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom_addr~5 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \vga|bit_gen|sprite_f|spr_rom_addr~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y67_N44
dffeas \vga|bit_gen|sprite_f|spr_rom_addr[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f|spr_rom_addr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|bmap_x[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spr_rom_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spr_rom_addr[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add5~25 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add5~25_sumout  = SUM(( \vga|bit_gen|sprite_f|spr_rom_addr [6] ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add5~22  ))
// \vga|bit_gen|sprite_f|Add5~26  = CARRY(( \vga|bit_gen|sprite_f|spr_rom_addr [6] ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|spr_rom_addr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add5~25_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add5~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add5~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add3~29 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add3~29_sumout  = SUM(( !\vga|bit_gen|sprite_f|sprx_r [6] $ (!\vga|bit_gen|control|h_count [6] $ (!\vga|bit_gen|control|v_count [5])) ) + ( \vga|bit_gen|sprite_f|Add3~27  ) + ( \vga|bit_gen|sprite_f|Add3~26  ))
// \vga|bit_gen|sprite_f|Add3~30  = CARRY(( !\vga|bit_gen|sprite_f|sprx_r [6] $ (!\vga|bit_gen|control|h_count [6] $ (!\vga|bit_gen|control|v_count [5])) ) + ( \vga|bit_gen|sprite_f|Add3~27  ) + ( \vga|bit_gen|sprite_f|Add3~26  ))
// \vga|bit_gen|sprite_f|Add3~31  = SHARE((!\vga|bit_gen|sprite_f|sprx_r [6] & ((\vga|bit_gen|control|v_count [5]) # (\vga|bit_gen|control|h_count [6]))) # (\vga|bit_gen|sprite_f|sprx_r [6] & (\vga|bit_gen|control|h_count [6] & \vga|bit_gen|control|v_count 
// [5])))

	.dataa(!\vga|bit_gen|sprite_f|sprx_r [6]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [6]),
	.datad(!\vga|bit_gen|control|v_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add3~26 ),
	.sharein(\vga|bit_gen|sprite_f|Add3~27 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add3~29_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add3~30 ),
	.shareout(\vga|bit_gen|sprite_f|Add3~31 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add3~29 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add3~29 .lut_mask = 64'h00000AAF0000A55A;
defparam \vga|bit_gen|sprite_f|Add3~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add4~21 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add4~21_sumout  = SUM(( \vga|bit_gen|sprite_f|Add3~29_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add4~18  ))
// \vga|bit_gen|sprite_f|Add4~22  = CARRY(( \vga|bit_gen|sprite_f|Add3~29_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f|Add3~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add4~21_sumout ),
	.cout(\vga|bit_gen|sprite_f|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add4~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add4~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|sprite_f|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y67_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom_addr~6 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom_addr~6_combout  = ( \vga|bit_gen|sprite_f|Add4~21_sumout  & ( (!\vga|bit_gen|sprite_f|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_f|Add5~25_sumout ) ) ) # ( !\vga|bit_gen|sprite_f|Add4~21_sumout  & ( 
// (\vga|bit_gen|sprite_f|state.SPR_LINE~q  & \vga|bit_gen|sprite_f|Add5~25_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datad(!\vga|bit_gen|sprite_f|Add5~25_sumout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom_addr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr~6 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom_addr~6 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \vga|bit_gen|sprite_f|spr_rom_addr~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y67_N53
dffeas \vga|bit_gen|sprite_f|spr_rom_addr[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f|spr_rom_addr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|bmap_x[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spr_rom_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spr_rom_addr[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom|memory~5 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom|memory~5_combout  = ( \vga|bit_gen|sprite_f|spr_rom_addr [2] & ( \vga|bit_gen|sprite_f|spr_rom_addr [0] & ( \vga|bit_gen|sprite_f|spr_rom_addr [3] ) ) ) # ( !\vga|bit_gen|sprite_f|spr_rom_addr [2] & ( 
// \vga|bit_gen|sprite_f|spr_rom_addr [0] & ( (!\vga|bit_gen|sprite_f|spr_rom_addr [3] & ((!\vga|bit_gen|sprite_f|spr_rom_addr [1]) # (\vga|bit_gen|sprite_f|spr_rom_addr [4]))) ) ) ) # ( \vga|bit_gen|sprite_f|spr_rom_addr [2] & ( 
// !\vga|bit_gen|sprite_f|spr_rom_addr [0] & ( (\vga|bit_gen|sprite_f|spr_rom_addr [3] & ((\vga|bit_gen|sprite_f|spr_rom_addr [1]) # (\vga|bit_gen|sprite_f|spr_rom_addr [4]))) ) ) ) # ( !\vga|bit_gen|sprite_f|spr_rom_addr [2] & ( 
// !\vga|bit_gen|sprite_f|spr_rom_addr [0] & ( !\vga|bit_gen|sprite_f|spr_rom_addr [3] ) ) )

	.dataa(!\vga|bit_gen|sprite_f|spr_rom_addr [4]),
	.datab(!\vga|bit_gen|sprite_f|spr_rom_addr [1]),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f|spr_rom_addr [3]),
	.datae(!\vga|bit_gen|sprite_f|spr_rom_addr [2]),
	.dataf(!\vga|bit_gen|sprite_f|spr_rom_addr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom|memory~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom|memory~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom|memory~5 .lut_mask = 64'hFF000077DD0000FF;
defparam \vga|bit_gen|sprite_f|spr_rom|memory~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add5~29 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add5~29_sumout  = SUM(( \vga|bit_gen|sprite_f|spr_rom_addr [7] ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|spr_rom_addr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add5~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add5~29 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add5~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add3~33 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add3~33_sumout  = SUM(( !\vga|bit_gen|control|h_count [7] $ (!\vga|bit_gen|control|v_count [6] $ (!\vga|bit_gen|sprite_f|sprx_r [7])) ) + ( \vga|bit_gen|sprite_f|Add3~31  ) + ( \vga|bit_gen|sprite_f|Add3~30  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [7]),
	.datac(!\vga|bit_gen|control|v_count [6]),
	.datad(!\vga|bit_gen|sprite_f|sprx_r [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add3~30 ),
	.sharein(\vga|bit_gen|sprite_f|Add3~31 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add3~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add3~33 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add3~33 .lut_mask = 64'h000000000000C33C;
defparam \vga|bit_gen|sprite_f|Add3~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Add4~25 (
// Equation(s):
// \vga|bit_gen|sprite_f|Add4~25_sumout  = SUM(( \vga|bit_gen|sprite_f|Add3~33_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_f|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|Add3~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f|Add4~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Add4~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Add4~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom_addr~7 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom_addr~7_combout  = ( \vga|bit_gen|sprite_f|Add5~29_sumout  & ( \vga|bit_gen|sprite_f|Add4~25_sumout  ) ) # ( !\vga|bit_gen|sprite_f|Add5~29_sumout  & ( \vga|bit_gen|sprite_f|Add4~25_sumout  & ( 
// !\vga|bit_gen|sprite_f|state.SPR_LINE~q  ) ) ) # ( \vga|bit_gen|sprite_f|Add5~29_sumout  & ( !\vga|bit_gen|sprite_f|Add4~25_sumout  & ( \vga|bit_gen|sprite_f|state.SPR_LINE~q  ) ) )

	.dataa(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_f|Add5~29_sumout ),
	.dataf(!\vga|bit_gen|sprite_f|Add4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom_addr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr~7 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom_addr~7 .lut_mask = 64'h00005555AAAAFFFF;
defparam \vga|bit_gen|sprite_f|spr_rom_addr~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y68_N56
dffeas \vga|bit_gen|sprite_f|spr_rom_addr[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f|spr_rom_addr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_f|bmap_x[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|spr_rom_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom_addr[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|spr_rom_addr[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom|memory~4 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom|memory~4_combout  = ( \vga|bit_gen|sprite_f|spr_rom_addr [2] & ( \vga|bit_gen|sprite_f|spr_rom_addr [0] & ( (!\vga|bit_gen|sprite_f|spr_rom_addr [3] & (!\vga|bit_gen|sprite_f|spr_rom_addr [5])) # 
// (\vga|bit_gen|sprite_f|spr_rom_addr [3] & (!\vga|bit_gen|sprite_f|spr_rom_addr [1] $ (((\vga|bit_gen|sprite_f|spr_rom_addr [4]) # (\vga|bit_gen|sprite_f|spr_rom_addr [5]))))) ) ) ) # ( !\vga|bit_gen|sprite_f|spr_rom_addr [2] & ( 
// \vga|bit_gen|sprite_f|spr_rom_addr [0] & ( (!\vga|bit_gen|sprite_f|spr_rom_addr [5] & (((\vga|bit_gen|sprite_f|spr_rom_addr [3])))) # (\vga|bit_gen|sprite_f|spr_rom_addr [5] & (!\vga|bit_gen|sprite_f|spr_rom_addr [1] & (\vga|bit_gen|sprite_f|spr_rom_addr 
// [4] & !\vga|bit_gen|sprite_f|spr_rom_addr [3]))) ) ) ) # ( \vga|bit_gen|sprite_f|spr_rom_addr [2] & ( !\vga|bit_gen|sprite_f|spr_rom_addr [0] & ( (!\vga|bit_gen|sprite_f|spr_rom_addr [1] & (!\vga|bit_gen|sprite_f|spr_rom_addr [5] & 
// (!\vga|bit_gen|sprite_f|spr_rom_addr [4]))) # (\vga|bit_gen|sprite_f|spr_rom_addr [1] & (!\vga|bit_gen|sprite_f|spr_rom_addr [5] $ (((\vga|bit_gen|sprite_f|spr_rom_addr [3]))))) ) ) ) # ( !\vga|bit_gen|sprite_f|spr_rom_addr [2] & ( 
// !\vga|bit_gen|sprite_f|spr_rom_addr [0] & ( (!\vga|bit_gen|sprite_f|spr_rom_addr [3] & (!\vga|bit_gen|sprite_f|spr_rom_addr [1] & ((\vga|bit_gen|sprite_f|spr_rom_addr [4]) # (\vga|bit_gen|sprite_f|spr_rom_addr [5])))) # (\vga|bit_gen|sprite_f|spr_rom_addr 
// [3] & (!\vga|bit_gen|sprite_f|spr_rom_addr [5])) ) ) )

	.dataa(!\vga|bit_gen|sprite_f|spr_rom_addr [5]),
	.datab(!\vga|bit_gen|sprite_f|spr_rom_addr [1]),
	.datac(!\vga|bit_gen|sprite_f|spr_rom_addr [4]),
	.datad(!\vga|bit_gen|sprite_f|spr_rom_addr [3]),
	.datae(!\vga|bit_gen|sprite_f|spr_rom_addr [2]),
	.dataf(!\vga|bit_gen|sprite_f|spr_rom_addr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom|memory~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom|memory~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom|memory~4 .lut_mask = 64'h4CAAA29104AAAA93;
defparam \vga|bit_gen|sprite_f|spr_rom|memory~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom|memory~6 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom|memory~6_combout  = ( \vga|bit_gen|sprite_f|spr_rom_addr [5] & ( \vga|bit_gen|sprite_f|spr_rom|memory~4_combout  & ( (!\vga|bit_gen|sprite_f|spr_rom_addr [6] & !\vga|bit_gen|sprite_f|spr_rom_addr [7]) ) ) ) # ( 
// !\vga|bit_gen|sprite_f|spr_rom_addr [5] & ( \vga|bit_gen|sprite_f|spr_rom|memory~4_combout  & ( (!\vga|bit_gen|sprite_f|spr_rom_addr [6] & ((!\vga|bit_gen|sprite_f|spr_rom|memory~5_combout ) # (!\vga|bit_gen|sprite_f|spr_rom_addr [7]))) ) ) ) # ( 
// \vga|bit_gen|sprite_f|spr_rom_addr [5] & ( !\vga|bit_gen|sprite_f|spr_rom|memory~4_combout  & ( !\vga|bit_gen|sprite_f|spr_rom_addr [7] ) ) ) # ( !\vga|bit_gen|sprite_f|spr_rom_addr [5] & ( !\vga|bit_gen|sprite_f|spr_rom|memory~4_combout  & ( 
// (!\vga|bit_gen|sprite_f|spr_rom_addr [7]) # ((!\vga|bit_gen|sprite_f|spr_rom_addr [6] & !\vga|bit_gen|sprite_f|spr_rom|memory~5_combout )) ) ) )

	.dataa(!\vga|bit_gen|sprite_f|spr_rom_addr [6]),
	.datab(!\vga|bit_gen|sprite_f|spr_rom|memory~5_combout ),
	.datac(!\vga|bit_gen|sprite_f|spr_rom_addr [7]),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_f|spr_rom_addr [5]),
	.dataf(!\vga|bit_gen|sprite_f|spr_rom|memory~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom|memory~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom|memory~6 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom|memory~6 .lut_mask = 64'hF8F8F0F0A8A8A0A0;
defparam \vga|bit_gen|sprite_f|spr_rom|memory~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_f|state~19 (
// Equation(s):
// \vga|bit_gen|sprite_f|state~19_combout  = ( \vga|bit_gen|control|line~combout  & ( \vga|bit_gen|sprite_f|state.SPR_LINE~q  & ( (\reset~input_o  & (((\vga|bit_gen|sprite_f|state~17_combout  & \vga|bit_gen|sprite_f|state~18_combout )) # 
// (\vga|bit_gen|sprite_f3|Equal1~3_combout ))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f|state~17_combout ),
	.datab(!\vga|bit_gen|sprite_f|state~18_combout ),
	.datac(!\vga|bit_gen|sprite_f3|Equal1~3_combout ),
	.datad(!\reset~input_o ),
	.datae(!\vga|bit_gen|control|line~combout ),
	.dataf(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|state~19 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|state~19 .lut_mask = 64'h000000000000001F;
defparam \vga|bit_gen|sprite_f|state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y67_N14
dffeas \vga|bit_gen|sprite_f|state.WAIT_DATA (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f|state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|state.WAIT_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|state.WAIT_DATA .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|state.WAIT_DATA .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom|memory~1 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom|memory~1_combout  = ( \vga|bit_gen|sprite_f|spr_rom_addr [0] & ( (!\vga|bit_gen|sprite_f|spr_rom_addr [1] & \vga|bit_gen|sprite_f|spr_rom_addr [5]) ) ) # ( !\vga|bit_gen|sprite_f|spr_rom_addr [0] & ( 
// (!\vga|bit_gen|sprite_f|spr_rom_addr [1]) # ((\vga|bit_gen|sprite_f|spr_rom_addr [4] & \vga|bit_gen|sprite_f|spr_rom_addr [5])) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|spr_rom_addr [1]),
	.datac(!\vga|bit_gen|sprite_f|spr_rom_addr [4]),
	.datad(!\vga|bit_gen|sprite_f|spr_rom_addr [5]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|spr_rom_addr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom|memory~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom|memory~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom|memory~1 .lut_mask = 64'hCCCFCCCF00CC00CC;
defparam \vga|bit_gen|sprite_f|spr_rom|memory~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N57
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom|memory~2 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom|memory~2_combout  = ( !\vga|bit_gen|sprite_f|spr_rom_addr [6] & ( !\vga|bit_gen|sprite_f|spr_rom_addr [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|spr_rom_addr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|spr_rom_addr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom|memory~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom|memory~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom|memory~2 .lut_mask = 64'hF0F0F0F000000000;
defparam \vga|bit_gen|sprite_f|spr_rom|memory~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom|memory~0 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom|memory~0_combout  = ( \vga|bit_gen|sprite_f|spr_rom_addr [0] & ( (\vga|bit_gen|sprite_f|spr_rom_addr [1] & (\vga|bit_gen|sprite_f|spr_rom_addr [5] & \vga|bit_gen|sprite_f|spr_rom_addr [4])) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|spr_rom_addr [1]),
	.datac(!\vga|bit_gen|sprite_f|spr_rom_addr [5]),
	.datad(!\vga|bit_gen|sprite_f|spr_rom_addr [4]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|spr_rom_addr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom|memory~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom|memory~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom|memory~0 .lut_mask = 64'h0000000000030003;
defparam \vga|bit_gen|sprite_f|spr_rom|memory~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom|memory~3 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom|memory~3_combout  = ( \vga|bit_gen|sprite_f|spr_rom|memory~0_combout  & ( (\vga|bit_gen|sprite_f|spr_rom|memory~2_combout  & ((!\vga|bit_gen|sprite_f|spr_rom_addr [3] & ((!\vga|bit_gen|sprite_f|spr_rom|memory~1_combout ) # 
// (\vga|bit_gen|sprite_f|spr_rom_addr [2]))) # (\vga|bit_gen|sprite_f|spr_rom_addr [3] & ((!\vga|bit_gen|sprite_f|spr_rom_addr [2]))))) ) ) # ( !\vga|bit_gen|sprite_f|spr_rom|memory~0_combout  & ( (\vga|bit_gen|sprite_f|spr_rom|memory~2_combout  & 
// ((!\vga|bit_gen|sprite_f|spr_rom|memory~1_combout ) # ((\vga|bit_gen|sprite_f|spr_rom_addr [2]) # (\vga|bit_gen|sprite_f|spr_rom_addr [3])))) ) )

	.dataa(!\vga|bit_gen|sprite_f|spr_rom|memory~1_combout ),
	.datab(!\vga|bit_gen|sprite_f|spr_rom_addr [3]),
	.datac(!\vga|bit_gen|sprite_f|spr_rom_addr [2]),
	.datad(!\vga|bit_gen|sprite_f|spr_rom|memory~2_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|spr_rom|memory~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom|memory~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom|memory~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom|memory~3 .lut_mask = 64'h00BF00BF00BC00BC;
defparam \vga|bit_gen|sprite_f|spr_rom|memory~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Selector25~0 (
// Equation(s):
// \vga|bit_gen|sprite_f|Selector25~0_combout  = ( \vga|bit_gen|sprite_f|state.WAIT_DATA~q  & ( \vga|bit_gen|sprite_f|spr_rom|memory~3_combout  & ( \vga|bit_gen|sprite_f|state.SPR_LINE~q  ) ) ) # ( !\vga|bit_gen|sprite_f|state.WAIT_DATA~q  & ( 
// \vga|bit_gen|sprite_f|spr_rom|memory~3_combout  & ( (\vga|bit_gen|sprite_f|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_f|pix [0]) ) ) ) # ( \vga|bit_gen|sprite_f|state.WAIT_DATA~q  & ( !\vga|bit_gen|sprite_f|spr_rom|memory~3_combout  & ( 
// (!\vga|bit_gen|sprite_f|spr_rom|memory~6_combout  & \vga|bit_gen|sprite_f|state.SPR_LINE~q ) ) ) ) # ( !\vga|bit_gen|sprite_f|state.WAIT_DATA~q  & ( !\vga|bit_gen|sprite_f|spr_rom|memory~3_combout  & ( (!\vga|bit_gen|sprite_f|state.SPR_LINE~q  & 
// (\vga|bit_gen|sprite_f|pix [0])) # (\vga|bit_gen|sprite_f|state.SPR_LINE~q  & ((!\vga|bit_gen|sprite_f|spr_rom|memory~6_combout ))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f|pix [0]),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|spr_rom|memory~6_combout ),
	.datad(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datae(!\vga|bit_gen|sprite_f|state.WAIT_DATA~q ),
	.dataf(!\vga|bit_gen|sprite_f|spr_rom|memory~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Selector25~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Selector25~0 .lut_mask = 64'h55F000F055FF00FF;
defparam \vga|bit_gen|sprite_f|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N2
dffeas \vga|bit_gen|sprite_f|pix[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f|Selector25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|sprite_f2|state~17_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|pix [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|pix[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|pix[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_f|spr_rom|memory~7 (
// Equation(s):
// \vga|bit_gen|sprite_f|spr_rom|memory~7_combout  = ( \vga|bit_gen|sprite_f|spr_rom_addr [2] & ( \vga|bit_gen|sprite_f|spr_rom_addr [0] & ( (\vga|bit_gen|sprite_f|spr_rom_addr [4] & (\vga|bit_gen|sprite_f|spr_rom_addr [3] & 
// (\vga|bit_gen|sprite_f|spr_rom_addr [5] & \vga|bit_gen|sprite_f|spr_rom_addr [1]))) ) ) ) # ( !\vga|bit_gen|sprite_f|spr_rom_addr [2] & ( !\vga|bit_gen|sprite_f|spr_rom_addr [0] & ( (!\vga|bit_gen|sprite_f|spr_rom_addr [3] & 
// (!\vga|bit_gen|sprite_f|spr_rom_addr [5] & !\vga|bit_gen|sprite_f|spr_rom_addr [1])) ) ) )

	.dataa(!\vga|bit_gen|sprite_f|spr_rom_addr [4]),
	.datab(!\vga|bit_gen|sprite_f|spr_rom_addr [3]),
	.datac(!\vga|bit_gen|sprite_f|spr_rom_addr [5]),
	.datad(!\vga|bit_gen|sprite_f|spr_rom_addr [1]),
	.datae(!\vga|bit_gen|sprite_f|spr_rom_addr [2]),
	.dataf(!\vga|bit_gen|sprite_f|spr_rom_addr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|spr_rom|memory~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|spr_rom|memory~7 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|spr_rom|memory~7 .lut_mask = 64'hC000000000000001;
defparam \vga|bit_gen|sprite_f|spr_rom|memory~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Selector24~0 (
// Equation(s):
// \vga|bit_gen|sprite_f|Selector24~0_combout  = ( \vga|bit_gen|sprite_f|state.WAIT_DATA~q  & ( \vga|bit_gen|sprite_f|state.SPR_LINE~q  & ( (!\vga|bit_gen|sprite_f|spr_rom|memory~2_combout ) # (!\vga|bit_gen|sprite_f|spr_rom|memory~7_combout ) ) ) ) # ( 
// !\vga|bit_gen|sprite_f|state.WAIT_DATA~q  & ( \vga|bit_gen|sprite_f|state.SPR_LINE~q  & ( (!\vga|bit_gen|sprite_f|spr_rom|memory~2_combout ) # (!\vga|bit_gen|sprite_f|spr_rom|memory~7_combout ) ) ) ) # ( !\vga|bit_gen|sprite_f|state.WAIT_DATA~q  & ( 
// !\vga|bit_gen|sprite_f|state.SPR_LINE~q  & ( \vga|bit_gen|sprite_f|pix [1] ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f|spr_rom|memory~2_combout ),
	.datac(!\vga|bit_gen|sprite_f|pix [1]),
	.datad(!\vga|bit_gen|sprite_f|spr_rom|memory~7_combout ),
	.datae(!\vga|bit_gen|sprite_f|state.WAIT_DATA~q ),
	.dataf(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Selector24~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Selector24~0 .lut_mask = 64'h0F0F0000FFCCFFCC;
defparam \vga|bit_gen|sprite_f|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N23
dffeas \vga|bit_gen|sprite_f|pix[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f|Selector24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|sprite_f2|state~17_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|pix [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|pix[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|pix[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f|Selector26~0 (
// Equation(s):
// \vga|bit_gen|sprite_f|Selector26~0_combout  = ( \vga|bit_gen|sprite_f|drawing~q  & ( (!\vga|bit_gen|sprite_f|state.WAIT_DATA~q ) # (\vga|bit_gen|sprite_f|state.SPR_LINE~q ) ) ) # ( !\vga|bit_gen|sprite_f|drawing~q  & ( 
// \vga|bit_gen|sprite_f|state.SPR_LINE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|state.SPR_LINE~q ),
	.datad(!\vga|bit_gen|sprite_f|state.WAIT_DATA~q ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|drawing~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|Selector26~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f|Selector26~0 .lut_mask = 64'h0F0F0F0FFF0FFF0F;
defparam \vga|bit_gen|sprite_f|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N20
dffeas \vga|bit_gen|sprite_f|drawing (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f|Selector26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|sprite_f2|state~17_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f|drawing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f|drawing .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f|drawing .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N24
cyclonev_lcell_comb \vga|bit_gen|always0~0 (
// Equation(s):
// \vga|bit_gen|always0~0_combout  = ( \vga|bit_gen|sprite_f|drawing~q  & ( (!\vga|bit_gen|sprite_f|pix [0]) # (!\vga|bit_gen|sprite_f|pix [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f|pix [0]),
	.datad(!\vga|bit_gen|sprite_f|pix [1]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|drawing~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|always0~0 .extended_lut = "off";
defparam \vga|bit_gen|always0~0 .lut_mask = 64'h00000000FFF0FFF0;
defparam \vga|bit_gen|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y65_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add5~13 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add5~13_sumout  = SUM(( \vga|bit_gen|sprite_f2|spr_rom_addr [0] ) + ( VCC ) + ( !VCC ))
// \vga|bit_gen|sprite_f2|Add5~14  = CARRY(( \vga|bit_gen|sprite_f2|spr_rom_addr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|spr_rom_addr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add5~13_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add5~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add5~13 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_f2|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y65_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_rom_addr[0]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_rom_addr[0]~feeder_combout  = \vga|bit_gen|sprite_f2|Add5~13_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|Add5~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spr_rom_addr[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[0]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y65_N38
dffeas \vga|bit_gen|sprite_f2|spr_rom_addr[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f2|spr_rom_addr[0]~feeder_combout ),
	.asdata(\vga|bit_gen|control|h_count [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.ena(\vga|bit_gen|sprite_f2|bmap_x[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spr_rom_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y65_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add5~9 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add5~9_sumout  = SUM(( \vga|bit_gen|sprite_f2|spr_rom_addr [1] ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add5~14  ))
// \vga|bit_gen|sprite_f2|Add5~10  = CARRY(( \vga|bit_gen|sprite_f2|spr_rom_addr [1] ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|spr_rom_addr [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add5~9_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add5~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add5~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f2|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y65_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_rom_addr[1]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_rom_addr[1]~feeder_combout  = \vga|bit_gen|sprite_f2|Add5~9_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f2|Add5~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spr_rom_addr[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[1]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[1]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y65_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add3~9 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add3~9_sumout  = SUM(( \vga|bit_gen|control|h_count [1] ) + ( VCC ) + ( !VCC ))
// \vga|bit_gen|sprite_f3|Add3~10  = CARRY(( \vga|bit_gen|control|h_count [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add3~9_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add3~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add3~9 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_f3|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y65_N47
dffeas \vga|bit_gen|sprite_f2|spr_rom_addr[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f2|spr_rom_addr[1]~feeder_combout ),
	.asdata(\vga|bit_gen|sprite_f3|Add3~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.ena(\vga|bit_gen|sprite_f2|bmap_x[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spr_rom_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y65_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add5~5 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add5~5_sumout  = SUM(( \vga|bit_gen|sprite_f2|spr_rom_addr [2] ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add5~10  ))
// \vga|bit_gen|sprite_f2|Add5~6  = CARRY(( \vga|bit_gen|sprite_f2|spr_rom_addr [2] ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add5~10  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f2|spr_rom_addr [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add5~5_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add5~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add5~5 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|sprite_f2|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y65_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_rom_addr[2]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_rom_addr[2]~feeder_combout  = \vga|bit_gen|sprite_f2|Add5~5_sumout 

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f2|Add5~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spr_rom_addr[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[2]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y65_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add3~5 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add3~5_sumout  = SUM(( \vga|bit_gen|control|h_count [2] ) + ( GND ) + ( \vga|bit_gen|sprite_f3|Add3~10  ))
// \vga|bit_gen|sprite_f3|Add3~6  = CARRY(( \vga|bit_gen|control|h_count [2] ) + ( GND ) + ( \vga|bit_gen|sprite_f3|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add3~5_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add3~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add3~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f3|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y65_N44
dffeas \vga|bit_gen|sprite_f2|spr_rom_addr[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f2|spr_rom_addr[2]~feeder_combout ),
	.asdata(\vga|bit_gen|sprite_f3|Add3~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.ena(\vga|bit_gen|sprite_f2|bmap_x[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spr_rom_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y65_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add5~29 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add5~29_sumout  = SUM(( \vga|bit_gen|sprite_f2|spr_rom_addr [3] ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add5~6  ))
// \vga|bit_gen|sprite_f2|Add5~30  = CARRY(( \vga|bit_gen|sprite_f2|spr_rom_addr [3] ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|spr_rom_addr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add5~29_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add5~29 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add5~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f2|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y65_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_rom_addr[3]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_rom_addr[3]~feeder_combout  = ( \vga|bit_gen|sprite_f2|Add5~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|Add5~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spr_rom_addr[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[3]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y65_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add3~25 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add3~25_sumout  = SUM(( \vga|bit_gen|control|h_count [3] ) + ( GND ) + ( \vga|bit_gen|sprite_f3|Add3~6  ))
// \vga|bit_gen|sprite_f3|Add3~26  = CARRY(( \vga|bit_gen|control|h_count [3] ) + ( GND ) + ( \vga|bit_gen|sprite_f3|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add3~25_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add3~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add3~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f3|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y65_N41
dffeas \vga|bit_gen|sprite_f2|spr_rom_addr[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f2|spr_rom_addr[3]~feeder_combout ),
	.asdata(\vga|bit_gen|sprite_f3|Add3~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.ena(\vga|bit_gen|sprite_f2|bmap_x[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spr_rom_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y65_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add5~17 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add5~17_sumout  = SUM(( \vga|bit_gen|sprite_f2|spr_rom_addr [4] ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add5~30  ))
// \vga|bit_gen|sprite_f2|Add5~18  = CARRY(( \vga|bit_gen|sprite_f2|spr_rom_addr [4] ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add5~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f2|spr_rom_addr [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add5~17_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add5~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add5~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|sprite_f2|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y65_N57
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_rom_addr[4]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_rom_addr[4]~feeder_combout  = \vga|bit_gen|sprite_f2|Add5~17_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|Add5~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spr_rom_addr[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[4]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y65_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add3~13 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add3~13_sumout  = SUM(( \vga|bit_gen|control|h_count [4] ) + ( \vga|bit_gen|control|v_count [3] ) + ( \vga|bit_gen|sprite_f3|Add3~26  ))
// \vga|bit_gen|sprite_f3|Add3~14  = CARRY(( \vga|bit_gen|control|h_count [4] ) + ( \vga|bit_gen|control|v_count [3] ) + ( \vga|bit_gen|sprite_f3|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [3]),
	.datad(!\vga|bit_gen|control|h_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add3~13_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add3~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add3~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga|bit_gen|sprite_f3|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y65_N59
dffeas \vga|bit_gen|sprite_f2|spr_rom_addr[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f2|spr_rom_addr[4]~feeder_combout ),
	.asdata(\vga|bit_gen|sprite_f3|Add3~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.ena(\vga|bit_gen|sprite_f2|bmap_x[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spr_rom_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y65_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add5~21 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add5~21_sumout  = SUM(( \vga|bit_gen|sprite_f2|spr_rom_addr [5] ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add5~18  ))
// \vga|bit_gen|sprite_f2|Add5~22  = CARRY(( \vga|bit_gen|sprite_f2|spr_rom_addr [5] ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add5~18  ))

	.dataa(!\vga|bit_gen|sprite_f2|spr_rom_addr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add5~21_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add5~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add5~21 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|bit_gen|sprite_f2|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y65_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_rom_addr[5]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_rom_addr[5]~feeder_combout  = \vga|bit_gen|sprite_f2|Add5~21_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|Add5~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spr_rom_addr[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[5]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y65_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add3~17 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add3~17_sumout  = SUM(( \vga|bit_gen|control|h_count [5] ) + ( \vga|bit_gen|control|v_count [4] ) + ( \vga|bit_gen|sprite_f3|Add3~14  ))
// \vga|bit_gen|sprite_f3|Add3~18  = CARRY(( \vga|bit_gen|control|h_count [5] ) + ( \vga|bit_gen|control|v_count [4] ) + ( \vga|bit_gen|sprite_f3|Add3~14  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|v_count [4]),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add3~17_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add3~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add3~17 .lut_mask = 64'h0000CCCC000000FF;
defparam \vga|bit_gen|sprite_f3|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y65_N53
dffeas \vga|bit_gen|sprite_f2|spr_rom_addr[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f2|spr_rom_addr[5]~feeder_combout ),
	.asdata(\vga|bit_gen|sprite_f3|Add3~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.ena(\vga|bit_gen|sprite_f2|bmap_x[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spr_rom_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y65_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add5~25 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add5~25_sumout  = SUM(( \vga|bit_gen|sprite_f2|spr_rom_addr [6] ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add5~22  ))
// \vga|bit_gen|sprite_f2|Add5~26  = CARRY(( \vga|bit_gen|sprite_f2|spr_rom_addr [6] ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|spr_rom_addr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add5~25_sumout ),
	.cout(\vga|bit_gen|sprite_f2|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add5~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add5~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_f2|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y65_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_rom_addr[6]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_rom_addr[6]~feeder_combout  = \vga|bit_gen|sprite_f2|Add5~25_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|Add5~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spr_rom_addr[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[6]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y65_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add3~21 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add3~21_sumout  = SUM(( \vga|bit_gen|control|v_count [5] ) + ( \vga|bit_gen|control|h_count [6] ) + ( \vga|bit_gen|sprite_f3|Add3~18  ))
// \vga|bit_gen|sprite_f3|Add3~22  = CARRY(( \vga|bit_gen|control|v_count [5] ) + ( \vga|bit_gen|control|h_count [6] ) + ( \vga|bit_gen|sprite_f3|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [6]),
	.datad(!\vga|bit_gen|control|v_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add3~21_sumout ),
	.cout(\vga|bit_gen|sprite_f3|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add3~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add3~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga|bit_gen|sprite_f3|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y65_N56
dffeas \vga|bit_gen|sprite_f2|spr_rom_addr[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f2|spr_rom_addr[6]~feeder_combout ),
	.asdata(\vga|bit_gen|sprite_f3|Add3~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.ena(\vga|bit_gen|sprite_f2|bmap_x[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spr_rom_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y65_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_rom|memory~1 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_rom|memory~1_combout  = ( \vga|bit_gen|sprite_f2|spr_rom_addr [5] & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [2] & ((\vga|bit_gen|sprite_f2|spr_rom_addr [0]) # (\vga|bit_gen|sprite_f2|spr_rom_addr [1]))) # 
// (\vga|bit_gen|sprite_f2|spr_rom_addr [2] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [1]) # (!\vga|bit_gen|sprite_f2|spr_rom_addr [0]))) ) ) # ( !\vga|bit_gen|sprite_f2|spr_rom_addr [5] & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [2] & 
// (\vga|bit_gen|sprite_f2|spr_rom_addr [1] & \vga|bit_gen|sprite_f2|spr_rom_addr [0])) # (\vga|bit_gen|sprite_f2|spr_rom_addr [2] & (!\vga|bit_gen|sprite_f2|spr_rom_addr [1] & !\vga|bit_gen|sprite_f2|spr_rom_addr [0])) ) )

	.dataa(!\vga|bit_gen|sprite_f2|spr_rom_addr [2]),
	.datab(!\vga|bit_gen|sprite_f2|spr_rom_addr [1]),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f2|spr_rom_addr [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|spr_rom_addr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spr_rom|memory~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~1 .lut_mask = 64'h4422442277EE77EE;
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y65_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Add5~1 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Add5~1_sumout  = SUM(( \vga|bit_gen|sprite_f2|spr_rom_addr [7] ) + ( GND ) + ( \vga|bit_gen|sprite_f2|Add5~26  ))

	.dataa(!\vga|bit_gen|sprite_f2|spr_rom_addr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f2|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f2|Add5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Add5~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Add5~1 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|bit_gen|sprite_f2|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y65_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_rom_addr[7]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_rom_addr[7]~feeder_combout  = \vga|bit_gen|sprite_f2|Add5~1_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|Add5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spr_rom_addr[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[7]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y65_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Add3~1 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Add3~1_sumout  = SUM(( \vga|bit_gen|control|h_count [7] ) + ( \vga|bit_gen|control|v_count [6] ) + ( \vga|bit_gen|sprite_f3|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [6]),
	.datad(!\vga|bit_gen|control|h_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_f3|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_f3|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Add3~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Add3~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga|bit_gen|sprite_f3|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y65_N50
dffeas \vga|bit_gen|sprite_f2|spr_rom_addr[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_f2|spr_rom_addr[7]~feeder_combout ),
	.asdata(\vga|bit_gen|sprite_f3|Add3~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.ena(\vga|bit_gen|sprite_f2|bmap_x[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|spr_rom_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|spr_rom_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y65_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_rom|memory~0 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_rom|memory~0_combout  = ( \vga|bit_gen|sprite_f2|spr_rom_addr [1] & ( (\vga|bit_gen|sprite_f2|spr_rom_addr [5] & ((\vga|bit_gen|sprite_f2|spr_rom_addr [7]) # (\vga|bit_gen|sprite_f2|spr_rom_addr [2]))) ) ) # ( 
// !\vga|bit_gen|sprite_f2|spr_rom_addr [1] & ( (\vga|bit_gen|sprite_f2|spr_rom_addr [5] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [2]) # (\vga|bit_gen|sprite_f2|spr_rom_addr [7]))) ) )

	.dataa(!\vga|bit_gen|sprite_f2|spr_rom_addr [2]),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|spr_rom_addr [7]),
	.datad(!\vga|bit_gen|sprite_f2|spr_rom_addr [5]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|spr_rom_addr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spr_rom|memory~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~0 .lut_mask = 64'h00AF00AF005F005F;
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y65_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Selector25~0 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Selector25~0_combout  = ( \vga|bit_gen|sprite_f2|spr_rom_addr [7] & ( \vga|bit_gen|sprite_f2|spr_rom|memory~0_combout  & ( (\vga|bit_gen|sprite_f2|spr_rom_addr [4] & (!\vga|bit_gen|sprite_f2|spr_rom_addr [6] & 
// !\vga|bit_gen|sprite_f2|spr_rom_addr [5])) ) ) ) # ( !\vga|bit_gen|sprite_f2|spr_rom_addr [7] & ( \vga|bit_gen|sprite_f2|spr_rom|memory~0_combout  & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [4] & (\vga|bit_gen|sprite_f2|spr_rom_addr [6] & 
// \vga|bit_gen|sprite_f2|spr_rom|memory~1_combout )) ) ) ) # ( \vga|bit_gen|sprite_f2|spr_rom_addr [7] & ( !\vga|bit_gen|sprite_f2|spr_rom|memory~0_combout  & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [6] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [4]) # 
// (!\vga|bit_gen|sprite_f2|spr_rom_addr [5]))) ) ) ) # ( !\vga|bit_gen|sprite_f2|spr_rom_addr [7] & ( !\vga|bit_gen|sprite_f2|spr_rom|memory~0_combout  & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [4] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [6]) # 
// (\vga|bit_gen|sprite_f2|spr_rom|memory~1_combout ))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|spr_rom_addr [4]),
	.datab(!\vga|bit_gen|sprite_f2|spr_rom_addr [6]),
	.datac(!\vga|bit_gen|sprite_f2|spr_rom|memory~1_combout ),
	.datad(!\vga|bit_gen|sprite_f2|spr_rom_addr [5]),
	.datae(!\vga|bit_gen|sprite_f2|spr_rom_addr [7]),
	.dataf(!\vga|bit_gen|sprite_f2|spr_rom|memory~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Selector25~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Selector25~0 .lut_mask = 64'h8A8ACC8802024400;
defparam \vga|bit_gen|sprite_f2|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Selector25~1 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Selector25~1_combout  = ( \vga|bit_gen|sprite_f2|Selector25~0_combout  & ( (!\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & (!\vga|bit_gen|sprite_f2|state.WAIT_DATA~q  & \vga|bit_gen|sprite_f2|pix [0])) ) ) # ( 
// !\vga|bit_gen|sprite_f2|Selector25~0_combout  & ( ((!\vga|bit_gen|sprite_f2|state.WAIT_DATA~q  & \vga|bit_gen|sprite_f2|pix [0])) # (\vga|bit_gen|sprite_f2|state.SPR_LINE~q ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datab(!\vga|bit_gen|sprite_f2|state.WAIT_DATA~q ),
	.datac(!\vga|bit_gen|sprite_f2|pix [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|Selector25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Selector25~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Selector25~1 .lut_mask = 64'h5D5D5D5D08080808;
defparam \vga|bit_gen|sprite_f2|Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N35
dffeas \vga|bit_gen|sprite_f2|pix[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f2|Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|sprite_f2|state~17_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|pix [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|pix[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|pix[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y65_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_rom|memory~2 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_rom|memory~2_combout  = ( \vga|bit_gen|sprite_f2|spr_rom_addr [4] & ( \vga|bit_gen|sprite_f2|spr_rom_addr [7] & ( !\vga|bit_gen|sprite_f2|spr_rom_addr [6] ) ) ) # ( \vga|bit_gen|sprite_f2|spr_rom_addr [4] & ( 
// !\vga|bit_gen|sprite_f2|spr_rom_addr [7] & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [1] & (((\vga|bit_gen|sprite_f2|spr_rom_addr [0] & !\vga|bit_gen|sprite_f2|spr_rom_addr [6])) # (\vga|bit_gen|sprite_f2|spr_rom_addr [2]))) # 
// (\vga|bit_gen|sprite_f2|spr_rom_addr [1] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [2]) # ((!\vga|bit_gen|sprite_f2|spr_rom_addr [0] & !\vga|bit_gen|sprite_f2|spr_rom_addr [6])))) ) ) ) # ( !\vga|bit_gen|sprite_f2|spr_rom_addr [4] & ( 
// !\vga|bit_gen|sprite_f2|spr_rom_addr [7] & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [6]) # ((!\vga|bit_gen|sprite_f2|spr_rom_addr [0] & (!\vga|bit_gen|sprite_f2|spr_rom_addr [1] & \vga|bit_gen|sprite_f2|spr_rom_addr [2])) # 
// (\vga|bit_gen|sprite_f2|spr_rom_addr [0] & (\vga|bit_gen|sprite_f2|spr_rom_addr [1] & !\vga|bit_gen|sprite_f2|spr_rom_addr [2]))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|spr_rom_addr [0]),
	.datab(!\vga|bit_gen|sprite_f2|spr_rom_addr [1]),
	.datac(!\vga|bit_gen|sprite_f2|spr_rom_addr [6]),
	.datad(!\vga|bit_gen|sprite_f2|spr_rom_addr [2]),
	.datae(!\vga|bit_gen|sprite_f2|spr_rom_addr [4]),
	.dataf(!\vga|bit_gen|sprite_f2|spr_rom_addr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spr_rom|memory~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~2 .lut_mask = 64'hF1F873EC0000F0F0;
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N57
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Selector24~0 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Selector24~0_combout  = ( \vga|bit_gen|sprite_f2|spr_rom|memory~2_combout  & ( (!\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & (!\vga|bit_gen|sprite_f2|state.WAIT_DATA~q  & (\vga|bit_gen|sprite_f2|pix [1]))) # 
// (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & (((\vga|bit_gen|sprite_f2|spr_rom_addr [5])))) ) ) # ( !\vga|bit_gen|sprite_f2|spr_rom|memory~2_combout  & ( ((!\vga|bit_gen|sprite_f2|state.WAIT_DATA~q  & \vga|bit_gen|sprite_f2|pix [1])) # 
// (\vga|bit_gen|sprite_f2|state.SPR_LINE~q ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datab(!\vga|bit_gen|sprite_f2|state.WAIT_DATA~q ),
	.datac(!\vga|bit_gen|sprite_f2|pix [1]),
	.datad(!\vga|bit_gen|sprite_f2|spr_rom_addr [5]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|spr_rom|memory~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Selector24~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Selector24~0 .lut_mask = 64'h5D5D5D5D085D085D;
defparam \vga|bit_gen|sprite_f2|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N32
dffeas \vga|bit_gen|sprite_f2|pix[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f2|Selector24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|sprite_f2|state~17_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|pix [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|pix[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|pix[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y65_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_rom|memory~4 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_rom|memory~4_combout  = ( \vga|bit_gen|sprite_f2|spr_rom_addr [2] & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [1] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [4]) # (!\vga|bit_gen|sprite_f2|spr_rom_addr [0]))) ) ) # ( 
// !\vga|bit_gen|sprite_f2|spr_rom_addr [2] & ( (\vga|bit_gen|sprite_f2|spr_rom_addr [1] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [4]) # (\vga|bit_gen|sprite_f2|spr_rom_addr [0]))) ) )

	.dataa(!\vga|bit_gen|sprite_f2|spr_rom_addr [4]),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_f2|spr_rom_addr [0]),
	.datad(!\vga|bit_gen|sprite_f2|spr_rom_addr [1]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|spr_rom_addr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spr_rom|memory~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~4 .lut_mask = 64'h00AF00AFFA00FA00;
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y65_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_rom|memory~3 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_rom|memory~3_combout  = ( \vga|bit_gen|sprite_f2|spr_rom_addr [2] & ( (\vga|bit_gen|sprite_f2|spr_rom_addr [0] & (\vga|bit_gen|sprite_f2|spr_rom_addr [4] & \vga|bit_gen|sprite_f2|spr_rom_addr [1])) ) ) # ( 
// !\vga|bit_gen|sprite_f2|spr_rom_addr [2] & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [0] & (\vga|bit_gen|sprite_f2|spr_rom_addr [4] & !\vga|bit_gen|sprite_f2|spr_rom_addr [1])) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f2|spr_rom_addr [0]),
	.datac(!\vga|bit_gen|sprite_f2|spr_rom_addr [4]),
	.datad(!\vga|bit_gen|sprite_f2|spr_rom_addr [1]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|spr_rom_addr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spr_rom|memory~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~3 .lut_mask = 64'h0C000C0000030003;
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y65_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Selector23~0 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Selector23~0_combout  = ( \vga|bit_gen|sprite_f2|spr_rom_addr [7] & ( \vga|bit_gen|sprite_f2|spr_rom|memory~3_combout  & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [4] & (!\vga|bit_gen|sprite_f2|spr_rom_addr [6] & 
// !\vga|bit_gen|sprite_f2|spr_rom_addr [5])) ) ) ) # ( !\vga|bit_gen|sprite_f2|spr_rom_addr [7] & ( \vga|bit_gen|sprite_f2|spr_rom|memory~3_combout  & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [6] & (\vga|bit_gen|sprite_f2|spr_rom_addr [5] & 
// \vga|bit_gen|sprite_f2|spr_rom|memory~4_combout )) ) ) ) # ( \vga|bit_gen|sprite_f2|spr_rom_addr [7] & ( !\vga|bit_gen|sprite_f2|spr_rom|memory~3_combout  & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [4] & (!\vga|bit_gen|sprite_f2|spr_rom_addr [6] & 
// !\vga|bit_gen|sprite_f2|spr_rom_addr [5])) ) ) ) # ( !\vga|bit_gen|sprite_f2|spr_rom_addr [7] & ( !\vga|bit_gen|sprite_f2|spr_rom|memory~3_combout  & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [6] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [5]) # 
// (\vga|bit_gen|sprite_f2|spr_rom|memory~4_combout ))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|spr_rom_addr [4]),
	.datab(!\vga|bit_gen|sprite_f2|spr_rom_addr [6]),
	.datac(!\vga|bit_gen|sprite_f2|spr_rom_addr [5]),
	.datad(!\vga|bit_gen|sprite_f2|spr_rom|memory~4_combout ),
	.datae(!\vga|bit_gen|sprite_f2|spr_rom_addr [7]),
	.dataf(!\vga|bit_gen|sprite_f2|spr_rom|memory~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Selector23~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Selector23~0 .lut_mask = 64'hC0CC8080000C8080;
defparam \vga|bit_gen|sprite_f2|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y65_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Selector23~1 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Selector23~1_combout  = ( \vga|bit_gen|sprite_f2|state.WAIT_DATA~q  & ( (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & !\vga|bit_gen|sprite_f2|Selector23~0_combout ) ) ) # ( !\vga|bit_gen|sprite_f2|state.WAIT_DATA~q  & ( 
// (!\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & (\vga|bit_gen|sprite_f2|pix [2])) # (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & ((!\vga|bit_gen|sprite_f2|Selector23~0_combout ))) ) )

	.dataa(!\vga|bit_gen|sprite_f2|pix [2]),
	.datab(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datac(!\vga|bit_gen|sprite_f2|Selector23~0_combout ),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_f2|state.WAIT_DATA~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Selector23~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Selector23~1 .lut_mask = 64'h7474303074743030;
defparam \vga|bit_gen|sprite_f2|Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N56
dffeas \vga|bit_gen|sprite_f2|pix[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f2|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|sprite_f2|state~17_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|pix [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|pix[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|pix[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y65_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|spr_rom|memory~5 (
// Equation(s):
// \vga|bit_gen|sprite_f2|spr_rom|memory~5_combout  = ( \vga|bit_gen|sprite_f2|spr_rom_addr [0] & ( \vga|bit_gen|sprite_f2|spr_rom_addr [5] & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [2] & (((!\vga|bit_gen|sprite_f2|spr_rom_addr [1] & 
// !\vga|bit_gen|sprite_f2|spr_rom_addr [6])))) # (\vga|bit_gen|sprite_f2|spr_rom_addr [2] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [4] & (\vga|bit_gen|sprite_f2|spr_rom_addr [1])) # (\vga|bit_gen|sprite_f2|spr_rom_addr [4] & 
// ((!\vga|bit_gen|sprite_f2|spr_rom_addr [6]))))) ) ) ) # ( !\vga|bit_gen|sprite_f2|spr_rom_addr [0] & ( \vga|bit_gen|sprite_f2|spr_rom_addr [5] & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [2] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [4] & 
// (!\vga|bit_gen|sprite_f2|spr_rom_addr [1])) # (\vga|bit_gen|sprite_f2|spr_rom_addr [4] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [6]))))) # (\vga|bit_gen|sprite_f2|spr_rom_addr [2] & (((\vga|bit_gen|sprite_f2|spr_rom_addr [1] & 
// !\vga|bit_gen|sprite_f2|spr_rom_addr [6])))) ) ) ) # ( \vga|bit_gen|sprite_f2|spr_rom_addr [0] & ( !\vga|bit_gen|sprite_f2|spr_rom_addr [5] & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [2] & (((!\vga|bit_gen|sprite_f2|spr_rom_addr [1] & 
// \vga|bit_gen|sprite_f2|spr_rom_addr [6])))) # (\vga|bit_gen|sprite_f2|spr_rom_addr [2] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [4] & ((\vga|bit_gen|sprite_f2|spr_rom_addr [6]))) # (\vga|bit_gen|sprite_f2|spr_rom_addr [4] & 
// (\vga|bit_gen|sprite_f2|spr_rom_addr [1])))) ) ) ) # ( !\vga|bit_gen|sprite_f2|spr_rom_addr [0] & ( !\vga|bit_gen|sprite_f2|spr_rom_addr [5] & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [2] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [4] & 
// ((\vga|bit_gen|sprite_f2|spr_rom_addr [6]))) # (\vga|bit_gen|sprite_f2|spr_rom_addr [4] & (!\vga|bit_gen|sprite_f2|spr_rom_addr [1])))) # (\vga|bit_gen|sprite_f2|spr_rom_addr [2] & (((\vga|bit_gen|sprite_f2|spr_rom_addr [1] & 
// \vga|bit_gen|sprite_f2|spr_rom_addr [6])))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|spr_rom_addr [4]),
	.datab(!\vga|bit_gen|sprite_f2|spr_rom_addr [1]),
	.datac(!\vga|bit_gen|sprite_f2|spr_rom_addr [2]),
	.datad(!\vga|bit_gen|sprite_f2|spr_rom_addr [6]),
	.datae(!\vga|bit_gen|sprite_f2|spr_rom_addr [0]),
	.dataf(!\vga|bit_gen|sprite_f2|spr_rom_addr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|spr_rom|memory~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~5 .lut_mask = 64'h40E301CBD380C702;
defparam \vga|bit_gen|sprite_f2|spr_rom|memory~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_f2|Selector22~0 (
// Equation(s):
// \vga|bit_gen|sprite_f2|Selector22~0_combout  = ( \vga|bit_gen|sprite_f2|pix [3] & ( (!\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & (!\vga|bit_gen|sprite_f2|state.WAIT_DATA~q )) # (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & 
// (((\vga|bit_gen|sprite_f2|spr_rom|memory~5_combout ) # (\vga|bit_gen|sprite_f2|spr_rom_addr [7])))) ) ) # ( !\vga|bit_gen|sprite_f2|pix [3] & ( (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & ((\vga|bit_gen|sprite_f2|spr_rom|memory~5_combout ) # 
// (\vga|bit_gen|sprite_f2|spr_rom_addr [7]))) ) )

	.dataa(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datab(!\vga|bit_gen|sprite_f2|state.WAIT_DATA~q ),
	.datac(!\vga|bit_gen|sprite_f2|spr_rom_addr [7]),
	.datad(!\vga|bit_gen|sprite_f2|spr_rom|memory~5_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f2|pix [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f2|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|Selector22~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f2|Selector22~0 .lut_mask = 64'h055505558DDD8DDD;
defparam \vga|bit_gen|sprite_f2|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N41
dffeas \vga|bit_gen|sprite_f2|pix[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f2|Selector22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|sprite_f2|state~17_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f2|pix [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f2|pix[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f2|pix[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N27
cyclonev_lcell_comb \vga|bit_gen|always0~1 (
// Equation(s):
// \vga|bit_gen|always0~1_combout  = (\vga|bit_gen|sprite_f2|pix [0] & (\vga|bit_gen|sprite_f2|pix [1] & (\vga|bit_gen|sprite_f2|pix [2] & \vga|bit_gen|sprite_f2|pix [3])))

	.dataa(!\vga|bit_gen|sprite_f2|pix [0]),
	.datab(!\vga|bit_gen|sprite_f2|pix [1]),
	.datac(!\vga|bit_gen|sprite_f2|pix [2]),
	.datad(!\vga|bit_gen|sprite_f2|pix [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|always0~1 .extended_lut = "off";
defparam \vga|bit_gen|always0~1 .lut_mask = 64'h0001000100010001;
defparam \vga|bit_gen|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y65_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|spr_rom|memory~0 (
// Equation(s):
// \vga|bit_gen|sprite_f3|spr_rom|memory~0_combout  = ( \vga|bit_gen|sprite_f2|spr_rom_addr [4] & ( \vga|bit_gen|sprite_f2|spr_rom_addr [5] & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [1] & (((\vga|bit_gen|sprite_f2|spr_rom_addr [6] & 
// \vga|bit_gen|sprite_f2|spr_rom_addr [2])))) # (\vga|bit_gen|sprite_f2|spr_rom_addr [1] & (!\vga|bit_gen|sprite_f2|spr_rom_addr [2] & ((\vga|bit_gen|sprite_f2|spr_rom_addr [6]) # (\vga|bit_gen|sprite_f2|spr_rom_addr [0])))) ) ) ) # ( 
// !\vga|bit_gen|sprite_f2|spr_rom_addr [4] & ( \vga|bit_gen|sprite_f2|spr_rom_addr [5] & ( !\vga|bit_gen|sprite_f2|spr_rom_addr [1] $ (!\vga|bit_gen|sprite_f2|spr_rom_addr [2]) ) ) ) # ( \vga|bit_gen|sprite_f2|spr_rom_addr [4] & ( 
// !\vga|bit_gen|sprite_f2|spr_rom_addr [5] & ( (!\vga|bit_gen|sprite_f2|spr_rom_addr [0] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [2] & (\vga|bit_gen|sprite_f2|spr_rom_addr [1])) # (\vga|bit_gen|sprite_f2|spr_rom_addr [2] & 
// ((!\vga|bit_gen|sprite_f2|spr_rom_addr [6]))))) # (\vga|bit_gen|sprite_f2|spr_rom_addr [0] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [2] & ((!\vga|bit_gen|sprite_f2|spr_rom_addr [6]))) # (\vga|bit_gen|sprite_f2|spr_rom_addr [2] & 
// (!\vga|bit_gen|sprite_f2|spr_rom_addr [1])))) ) ) ) # ( !\vga|bit_gen|sprite_f2|spr_rom_addr [4] & ( !\vga|bit_gen|sprite_f2|spr_rom_addr [5] & ( !\vga|bit_gen|sprite_f2|spr_rom_addr [6] ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|spr_rom_addr [0]),
	.datab(!\vga|bit_gen|sprite_f2|spr_rom_addr [1]),
	.datac(!\vga|bit_gen|sprite_f2|spr_rom_addr [6]),
	.datad(!\vga|bit_gen|sprite_f2|spr_rom_addr [2]),
	.datae(!\vga|bit_gen|sprite_f2|spr_rom_addr [4]),
	.dataf(!\vga|bit_gen|sprite_f2|spr_rom_addr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|spr_rom|memory~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|spr_rom|memory~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|spr_rom|memory~0 .lut_mask = 64'hF0F072E433CC130C;
defparam \vga|bit_gen|sprite_f3|spr_rom|memory~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_f3|Selector24~0 (
// Equation(s):
// \vga|bit_gen|sprite_f3|Selector24~0_combout  = ( \vga|bit_gen|sprite_f3|pix [1] & ( (!\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & (!\vga|bit_gen|sprite_f2|state.WAIT_DATA~q )) # (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & 
// (((\vga|bit_gen|sprite_f2|spr_rom_addr [7]) # (\vga|bit_gen|sprite_f3|spr_rom|memory~0_combout )))) ) ) # ( !\vga|bit_gen|sprite_f3|pix [1] & ( (\vga|bit_gen|sprite_f2|state.SPR_LINE~q  & ((\vga|bit_gen|sprite_f2|spr_rom_addr [7]) # 
// (\vga|bit_gen|sprite_f3|spr_rom|memory~0_combout ))) ) )

	.dataa(!\vga|bit_gen|sprite_f2|state.SPR_LINE~q ),
	.datab(!\vga|bit_gen|sprite_f2|state.WAIT_DATA~q ),
	.datac(!\vga|bit_gen|sprite_f3|spr_rom|memory~0_combout ),
	.datad(!\vga|bit_gen|sprite_f2|spr_rom_addr [7]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f3|pix [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_f3|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|Selector24~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_f3|Selector24~0 .lut_mask = 64'h055505558DDD8DDD;
defparam \vga|bit_gen|sprite_f3|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N11
dffeas \vga|bit_gen|sprite_f3|pix[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_f3|Selector24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|sprite_f2|state~17_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_f3|pix [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_f3|pix[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_f3|pix[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N45
cyclonev_lcell_comb \vga|bit_gen|drawing_t1~0 (
// Equation(s):
// \vga|bit_gen|drawing_t1~0_combout  = ( \vga|bit_gen|sprite_f3|pix [1] & ( ((\vga|bit_gen|sprite_f2|drawing~q  & !\vga|bit_gen|always0~1_combout )) # (\vga|bit_gen|always0~0_combout ) ) ) # ( !\vga|bit_gen|sprite_f3|pix [1] & ( 
// (\vga|bit_gen|always0~0_combout ) # (\vga|bit_gen|sprite_f2|drawing~q ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_f2|drawing~q ),
	.datac(!\vga|bit_gen|always0~0_combout ),
	.datad(!\vga|bit_gen|always0~1_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f3|pix [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|drawing_t1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|drawing_t1~0 .extended_lut = "off";
defparam \vga|bit_gen|drawing_t1~0 .lut_mask = 64'h3F3F3F3F3F0F3F0F;
defparam \vga|bit_gen|drawing_t1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N50
dffeas \vga|bit_gen|drawing_t1 (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|drawing_t1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|drawing_t1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|drawing_t1 .is_wysiwyg = "true";
defparam \vga|bit_gen|drawing_t1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N12
cyclonev_lcell_comb \vga|bit_gen|pixel[1]~1 (
// Equation(s):
// \vga|bit_gen|pixel[1]~1_combout  = ( \vga|bit_gen|sprite_f2|pix [1] & ( \vga|bit_gen|sprite_f2|pix [3] & ( ((\vga|bit_gen|sprite_f2|drawing~q  & ((!\vga|bit_gen|sprite_f2|pix [2]) # (!\vga|bit_gen|sprite_f2|pix [0])))) # (\vga|bit_gen|sprite_f3|pix [1]) ) 
// ) ) # ( !\vga|bit_gen|sprite_f2|pix [1] & ( \vga|bit_gen|sprite_f2|pix [3] & ( (\vga|bit_gen|sprite_f3|pix [1] & !\vga|bit_gen|sprite_f2|drawing~q ) ) ) ) # ( \vga|bit_gen|sprite_f2|pix [1] & ( !\vga|bit_gen|sprite_f2|pix [3] & ( 
// (\vga|bit_gen|sprite_f2|drawing~q ) # (\vga|bit_gen|sprite_f3|pix [1]) ) ) ) # ( !\vga|bit_gen|sprite_f2|pix [1] & ( !\vga|bit_gen|sprite_f2|pix [3] & ( (\vga|bit_gen|sprite_f3|pix [1] & !\vga|bit_gen|sprite_f2|drawing~q ) ) ) )

	.dataa(!\vga|bit_gen|sprite_f3|pix [1]),
	.datab(!\vga|bit_gen|sprite_f2|pix [2]),
	.datac(!\vga|bit_gen|sprite_f2|pix [0]),
	.datad(!\vga|bit_gen|sprite_f2|drawing~q ),
	.datae(!\vga|bit_gen|sprite_f2|pix [1]),
	.dataf(!\vga|bit_gen|sprite_f2|pix [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|pixel[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|pixel[1]~1 .extended_lut = "off";
defparam \vga|bit_gen|pixel[1]~1 .lut_mask = 64'h550055FF550055FD;
defparam \vga|bit_gen|pixel[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N21
cyclonev_lcell_comb \vga|bit_gen|pixel[1]~2 (
// Equation(s):
// \vga|bit_gen|pixel[1]~2_combout  = ( \vga|bit_gen|sprite_f|pix [1] & ( (\vga|bit_gen|always0~0_combout ) # (\vga|bit_gen|pixel[1]~1_combout ) ) ) # ( !\vga|bit_gen|sprite_f|pix [1] & ( (\vga|bit_gen|pixel[1]~1_combout  & !\vga|bit_gen|always0~0_combout ) 
// ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|pixel[1]~1_combout ),
	.datac(!\vga|bit_gen|always0~0_combout ),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_f|pix [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|pixel[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|pixel[1]~2 .extended_lut = "off";
defparam \vga|bit_gen|pixel[1]~2 .lut_mask = 64'h30303F3F30303F3F;
defparam \vga|bit_gen|pixel[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N42
cyclonev_lcell_comb \vga|bit_gen|pixel[0]~0 (
// Equation(s):
// \vga|bit_gen|pixel[0]~0_combout  = ( \vga|bit_gen|sprite_f|drawing~q  & ( (\vga|bit_gen|sprite_f|pix [0] & ((!\vga|bit_gen|sprite_f|pix [1]) # ((\vga|bit_gen|sprite_f2|pix [0] & \vga|bit_gen|sprite_f2|drawing~q )))) ) ) # ( 
// !\vga|bit_gen|sprite_f|drawing~q  & ( (\vga|bit_gen|sprite_f2|pix [0] & \vga|bit_gen|sprite_f2|drawing~q ) ) )

	.dataa(!\vga|bit_gen|sprite_f2|pix [0]),
	.datab(!\vga|bit_gen|sprite_f2|drawing~q ),
	.datac(!\vga|bit_gen|sprite_f|pix [1]),
	.datad(!\vga|bit_gen|sprite_f|pix [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_f|drawing~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|pixel[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|pixel[0]~0 .extended_lut = "off";
defparam \vga|bit_gen|pixel[0]~0 .lut_mask = 64'h1111111100F100F1;
defparam \vga|bit_gen|pixel[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N15
cyclonev_lcell_comb \vga|bit_gen|pixel[3]~5 (
// Equation(s):
// \vga|bit_gen|pixel[3]~5_combout  = ( \vga|bit_gen|sprite_f2|pix [3] & ( \vga|bit_gen|sprite_f2|pix [1] & ( ((\vga|bit_gen|sprite_f2|drawing~q  & ((!\vga|bit_gen|sprite_f2|pix [2]) # (!\vga|bit_gen|sprite_f2|pix [0])))) # (\vga|bit_gen|sprite_f3|pix [1]) ) 
// ) ) # ( !\vga|bit_gen|sprite_f2|pix [3] & ( \vga|bit_gen|sprite_f2|pix [1] & ( (\vga|bit_gen|sprite_f3|pix [1] & !\vga|bit_gen|sprite_f2|drawing~q ) ) ) ) # ( \vga|bit_gen|sprite_f2|pix [3] & ( !\vga|bit_gen|sprite_f2|pix [1] & ( 
// (\vga|bit_gen|sprite_f2|drawing~q ) # (\vga|bit_gen|sprite_f3|pix [1]) ) ) ) # ( !\vga|bit_gen|sprite_f2|pix [3] & ( !\vga|bit_gen|sprite_f2|pix [1] & ( (\vga|bit_gen|sprite_f3|pix [1] & !\vga|bit_gen|sprite_f2|drawing~q ) ) ) )

	.dataa(!\vga|bit_gen|sprite_f3|pix [1]),
	.datab(!\vga|bit_gen|sprite_f2|pix [2]),
	.datac(!\vga|bit_gen|sprite_f2|drawing~q ),
	.datad(!\vga|bit_gen|sprite_f2|pix [0]),
	.datae(!\vga|bit_gen|sprite_f2|pix [3]),
	.dataf(!\vga|bit_gen|sprite_f2|pix [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|pixel[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|pixel[3]~5 .extended_lut = "off";
defparam \vga|bit_gen|pixel[3]~5 .lut_mask = 64'h50505F5F50505F5D;
defparam \vga|bit_gen|pixel[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N3
cyclonev_lcell_comb \vga|bit_gen|pixel[3]~6 (
// Equation(s):
// \vga|bit_gen|pixel[3]~6_combout  = ( \vga|bit_gen|pixel[3]~5_combout  & ( (!\vga|bit_gen|always0~0_combout ) # (\vga|bit_gen|sprite_f|pix [0]) ) ) # ( !\vga|bit_gen|pixel[3]~5_combout  & ( (\vga|bit_gen|sprite_f|pix [0] & \vga|bit_gen|always0~0_combout ) 
// ) )

	.dataa(!\vga|bit_gen|sprite_f|pix [0]),
	.datab(gnd),
	.datac(!\vga|bit_gen|always0~0_combout ),
	.datad(gnd),
	.datae(!\vga|bit_gen|pixel[3]~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|pixel[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|pixel[3]~6 .extended_lut = "off";
defparam \vga|bit_gen|pixel[3]~6 .lut_mask = 64'h0505F5F50505F5F5;
defparam \vga|bit_gen|pixel[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N33
cyclonev_lcell_comb \vga|bit_gen|pixel[2]~3 (
// Equation(s):
// \vga|bit_gen|pixel[2]~3_combout  = ( \vga|bit_gen|sprite_f2|pix [0] & ( \vga|bit_gen|sprite_f2|pix [1] & ( (!\vga|bit_gen|sprite_f2|drawing~q  & (\vga|bit_gen|sprite_f3|pix [1])) # (\vga|bit_gen|sprite_f2|drawing~q  & (\vga|bit_gen|sprite_f2|pix [2] & 
// ((!\vga|bit_gen|sprite_f2|pix [3]) # (\vga|bit_gen|sprite_f3|pix [1])))) ) ) ) # ( !\vga|bit_gen|sprite_f2|pix [0] & ( \vga|bit_gen|sprite_f2|pix [1] & ( (!\vga|bit_gen|sprite_f2|drawing~q  & (\vga|bit_gen|sprite_f3|pix [1])) # 
// (\vga|bit_gen|sprite_f2|drawing~q  & ((\vga|bit_gen|sprite_f2|pix [2]))) ) ) ) # ( \vga|bit_gen|sprite_f2|pix [0] & ( !\vga|bit_gen|sprite_f2|pix [1] & ( (!\vga|bit_gen|sprite_f2|drawing~q  & (\vga|bit_gen|sprite_f3|pix [1])) # 
// (\vga|bit_gen|sprite_f2|drawing~q  & ((\vga|bit_gen|sprite_f2|pix [2]))) ) ) ) # ( !\vga|bit_gen|sprite_f2|pix [0] & ( !\vga|bit_gen|sprite_f2|pix [1] & ( (!\vga|bit_gen|sprite_f2|drawing~q  & (\vga|bit_gen|sprite_f3|pix [1])) # 
// (\vga|bit_gen|sprite_f2|drawing~q  & ((\vga|bit_gen|sprite_f2|pix [2]))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f3|pix [1]),
	.datab(!\vga|bit_gen|sprite_f2|pix [2]),
	.datac(!\vga|bit_gen|sprite_f2|pix [3]),
	.datad(!\vga|bit_gen|sprite_f2|drawing~q ),
	.datae(!\vga|bit_gen|sprite_f2|pix [0]),
	.dataf(!\vga|bit_gen|sprite_f2|pix [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|pixel[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|pixel[2]~3 .extended_lut = "off";
defparam \vga|bit_gen|pixel[2]~3 .lut_mask = 64'h5533553355335531;
defparam \vga|bit_gen|pixel[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N6
cyclonev_lcell_comb \vga|bit_gen|pixel[2]~4 (
// Equation(s):
// \vga|bit_gen|pixel[2]~4_combout  = ( \vga|bit_gen|pixel[2]~3_combout  & ( (!\vga|bit_gen|always0~0_combout ) # (\vga|bit_gen|sprite_f|pix [1]) ) ) # ( !\vga|bit_gen|pixel[2]~3_combout  & ( (\vga|bit_gen|always0~0_combout  & \vga|bit_gen|sprite_f|pix [1]) 
// ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|always0~0_combout ),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_f|pix [1]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|pixel[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|pixel[2]~4 .extended_lut = "off";
defparam \vga|bit_gen|pixel[2]~4 .lut_mask = 64'h00330033CCFFCCFF;
defparam \vga|bit_gen|pixel[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N27
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~0 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~0_combout  = ( \vga|bit_gen|pixel[2]~4_combout  & ( (!\vga|bit_gen|pixel[1]~2_combout ) # (!\vga|bit_gen|pixel[3]~6_combout ) ) ) # ( !\vga|bit_gen|pixel[2]~4_combout  & ( (!\vga|bit_gen|pixel[1]~2_combout  & 
// (\vga|bit_gen|pixel[0]~0_combout  & !\vga|bit_gen|pixel[3]~6_combout )) # (\vga|bit_gen|pixel[1]~2_combout  & ((!\vga|bit_gen|pixel[3]~6_combout ) # (\vga|bit_gen|pixel[0]~0_combout ))) ) )

	.dataa(!\vga|bit_gen|pixel[1]~2_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|pixel[0]~0_combout ),
	.datad(!\vga|bit_gen|pixel[3]~6_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~0 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~0 .lut_mask = 64'h5F055F05FFAAFFAA;
defparam \vga|bit_gen|clut_mem|ram~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N28
dffeas \vga|bit_gen|clut_mem|data_out[8] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[8] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N36
cyclonev_lcell_comb \vga|bit_gen|display_r[4]~0 (
// Equation(s):
// \vga|bit_gen|display_r[4]~0_combout  = ( \vga|bit_gen|clut_mem|data_out [8] ) # ( !\vga|bit_gen|clut_mem|data_out [8] & ( !\vga|bit_gen|drawing_t1~q  ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|drawing_t1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|clut_mem|data_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_r[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_r[4]~0 .extended_lut = "off";
defparam \vga|bit_gen|display_r[4]~0 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \vga|bit_gen|display_r[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N37
dffeas \vga|bit_gen|vga_r[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_r[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_r[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_r[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N42
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~1 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~1_combout  = ( \vga|bit_gen|pixel[2]~4_combout  & ( (!\vga|bit_gen|pixel[3]~6_combout ) # ((!\vga|bit_gen|pixel[1]~2_combout  & !\vga|bit_gen|pixel[0]~0_combout )) ) ) # ( !\vga|bit_gen|pixel[2]~4_combout  & ( 
// (!\vga|bit_gen|pixel[3]~6_combout  & ((\vga|bit_gen|pixel[0]~0_combout ) # (\vga|bit_gen|pixel[1]~2_combout ))) ) )

	.dataa(!\vga|bit_gen|pixel[1]~2_combout ),
	.datab(!\vga|bit_gen|pixel[0]~0_combout ),
	.datac(!\vga|bit_gen|pixel[3]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~1 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~1 .lut_mask = 64'h70707070F8F8F8F8;
defparam \vga|bit_gen|clut_mem|ram~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N43
dffeas \vga|bit_gen|clut_mem|data_out[9] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[9] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N6
cyclonev_lcell_comb \vga|bit_gen|display_r[5]~1 (
// Equation(s):
// \vga|bit_gen|display_r[5]~1_combout  = ( \vga|bit_gen|clut_mem|data_out [9] & ( \vga|bit_gen|drawing_t1~q  ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|drawing_t1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|clut_mem|data_out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_r[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_r[5]~1 .extended_lut = "off";
defparam \vga|bit_gen|display_r[5]~1 .lut_mask = 64'h0000000033333333;
defparam \vga|bit_gen|display_r[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N7
dffeas \vga|bit_gen|vga_r[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_r[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_r[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_r[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N45
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~2 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~2_combout  = ( \vga|bit_gen|pixel[2]~4_combout  & ( (!\vga|bit_gen|pixel[3]~6_combout ) # ((!\vga|bit_gen|pixel[1]~2_combout  & \vga|bit_gen|pixel[0]~0_combout )) ) ) # ( !\vga|bit_gen|pixel[2]~4_combout  & ( 
// (!\vga|bit_gen|pixel[3]~6_combout  & ((!\vga|bit_gen|pixel[0]~0_combout ) # (\vga|bit_gen|pixel[1]~2_combout ))) ) )

	.dataa(!\vga|bit_gen|pixel[1]~2_combout ),
	.datab(!\vga|bit_gen|pixel[0]~0_combout ),
	.datac(gnd),
	.datad(!\vga|bit_gen|pixel[3]~6_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~2 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~2 .lut_mask = 64'hDD00DD00FF22FF22;
defparam \vga|bit_gen|clut_mem|ram~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N46
dffeas \vga|bit_gen|clut_mem|data_out[10] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[10] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N15
cyclonev_lcell_comb \vga|bit_gen|display_r[6]~2 (
// Equation(s):
// \vga|bit_gen|display_r[6]~2_combout  = ( \vga|bit_gen|clut_mem|data_out [10] & ( \vga|bit_gen|drawing_t1~q  ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|drawing_t1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|clut_mem|data_out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_r[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_r[6]~2 .extended_lut = "off";
defparam \vga|bit_gen|display_r[6]~2 .lut_mask = 64'h0000000033333333;
defparam \vga|bit_gen|display_r[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N16
dffeas \vga|bit_gen|vga_r[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_r[6]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_r[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_r[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N0
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~3 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~3_combout  = ( \vga|bit_gen|pixel[2]~4_combout  & ( (!\vga|bit_gen|pixel[1]~2_combout  & ((!\vga|bit_gen|pixel[3]~6_combout ))) # (\vga|bit_gen|pixel[1]~2_combout  & ((!\vga|bit_gen|pixel[0]~0_combout ) # 
// (\vga|bit_gen|pixel[3]~6_combout ))) ) ) # ( !\vga|bit_gen|pixel[2]~4_combout  & ( (!\vga|bit_gen|pixel[3]~6_combout  & ((\vga|bit_gen|pixel[0]~0_combout ) # (\vga|bit_gen|pixel[1]~2_combout ))) ) )

	.dataa(!\vga|bit_gen|pixel[1]~2_combout ),
	.datab(!\vga|bit_gen|pixel[0]~0_combout ),
	.datac(!\vga|bit_gen|pixel[3]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~3 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~3 .lut_mask = 64'h70707070E5E5E5E5;
defparam \vga|bit_gen|clut_mem|ram~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N1
dffeas \vga|bit_gen|clut_mem|data_out[11] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[11] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N33
cyclonev_lcell_comb \vga|bit_gen|display_r[7]~3 (
// Equation(s):
// \vga|bit_gen|display_r[7]~3_combout  = ( \vga|bit_gen|clut_mem|data_out [11] & ( \vga|bit_gen|drawing_t1~q  ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|drawing_t1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|clut_mem|data_out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_r[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_r[7]~3 .extended_lut = "off";
defparam \vga|bit_gen|display_r[7]~3 .lut_mask = 64'h0000000033333333;
defparam \vga|bit_gen|display_r[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N35
dffeas \vga|bit_gen|vga_r[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_r[7]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_r[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_r[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N3
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~4 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~4_combout  = ( \vga|bit_gen|pixel[2]~4_combout  & ( (!\vga|bit_gen|pixel[1]~2_combout  & ((\vga|bit_gen|pixel[3]~6_combout ))) # (\vga|bit_gen|pixel[1]~2_combout  & (!\vga|bit_gen|pixel[0]~0_combout )) ) ) # ( 
// !\vga|bit_gen|pixel[2]~4_combout  & ( ((!\vga|bit_gen|pixel[1]~2_combout  & !\vga|bit_gen|pixel[3]~6_combout )) # (\vga|bit_gen|pixel[0]~0_combout ) ) )

	.dataa(!\vga|bit_gen|pixel[1]~2_combout ),
	.datab(!\vga|bit_gen|pixel[0]~0_combout ),
	.datac(gnd),
	.datad(!\vga|bit_gen|pixel[3]~6_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~4 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~4 .lut_mask = 64'hBB33BB3344EE44EE;
defparam \vga|bit_gen|clut_mem|ram~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N4
dffeas \vga|bit_gen|clut_mem|data_out[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N39
cyclonev_lcell_comb \vga|bit_gen|display_g[4]~0 (
// Equation(s):
// \vga|bit_gen|display_g[4]~0_combout  = (!\vga|bit_gen|drawing_t1~q ) # (\vga|bit_gen|clut_mem|data_out [4])

	.dataa(!\vga|bit_gen|drawing_t1~q ),
	.datab(!\vga|bit_gen|clut_mem|data_out [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_g[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_g[4]~0 .extended_lut = "off";
defparam \vga|bit_gen|display_g[4]~0 .lut_mask = 64'hBBBBBBBBBBBBBBBB;
defparam \vga|bit_gen|display_g[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y68_N40
dffeas \vga|bit_gen|vga_g[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_g[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_g[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_g[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N54
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~5 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~5_combout  = ( \vga|bit_gen|pixel[2]~4_combout  & ( (!\vga|bit_gen|pixel[0]~0_combout ) # ((\vga|bit_gen|pixel[1]~2_combout  & !\vga|bit_gen|pixel[3]~6_combout )) ) ) # ( !\vga|bit_gen|pixel[2]~4_combout  & ( 
// (!\vga|bit_gen|pixel[1]~2_combout  & ((!\vga|bit_gen|pixel[0]~0_combout ) # (\vga|bit_gen|pixel[3]~6_combout ))) ) )

	.dataa(!\vga|bit_gen|pixel[1]~2_combout ),
	.datab(!\vga|bit_gen|pixel[0]~0_combout ),
	.datac(!\vga|bit_gen|pixel[3]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~5 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~5 .lut_mask = 64'h8A8A8A8ADCDCDCDC;
defparam \vga|bit_gen|clut_mem|ram~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N55
dffeas \vga|bit_gen|clut_mem|data_out[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N9
cyclonev_lcell_comb \vga|bit_gen|display_g[5]~1 (
// Equation(s):
// \vga|bit_gen|display_g[5]~1_combout  = ( \vga|bit_gen|clut_mem|data_out [5] ) # ( !\vga|bit_gen|clut_mem|data_out [5] & ( !\vga|bit_gen|drawing_t1~q  ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|drawing_t1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|clut_mem|data_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_g[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_g[5]~1 .extended_lut = "off";
defparam \vga|bit_gen|display_g[5]~1 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \vga|bit_gen|display_g[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N11
dffeas \vga|bit_gen|vga_g[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_g[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_g[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_g[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N57
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~6 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~6_combout  = ( \vga|bit_gen|pixel[2]~4_combout  & ( ((\vga|bit_gen|pixel[0]~0_combout  & !\vga|bit_gen|pixel[3]~6_combout )) # (\vga|bit_gen|pixel[1]~2_combout ) ) ) # ( !\vga|bit_gen|pixel[2]~4_combout  & ( 
// (!\vga|bit_gen|pixel[1]~2_combout  & (!\vga|bit_gen|pixel[0]~0_combout  & \vga|bit_gen|pixel[3]~6_combout )) # (\vga|bit_gen|pixel[1]~2_combout  & (\vga|bit_gen|pixel[0]~0_combout  & !\vga|bit_gen|pixel[3]~6_combout )) ) )

	.dataa(!\vga|bit_gen|pixel[1]~2_combout ),
	.datab(!\vga|bit_gen|pixel[0]~0_combout ),
	.datac(gnd),
	.datad(!\vga|bit_gen|pixel[3]~6_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~6 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~6 .lut_mask = 64'h1188118877557755;
defparam \vga|bit_gen|clut_mem|ram~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N59
dffeas \vga|bit_gen|clut_mem|data_out[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N30
cyclonev_lcell_comb \vga|bit_gen|display_g[6]~2 (
// Equation(s):
// \vga|bit_gen|display_g[6]~2_combout  = ( \vga|bit_gen|clut_mem|data_out [6] & ( \vga|bit_gen|drawing_t1~q  ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|drawing_t1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|clut_mem|data_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_g[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_g[6]~2 .extended_lut = "off";
defparam \vga|bit_gen|display_g[6]~2 .lut_mask = 64'h0000000033333333;
defparam \vga|bit_gen|display_g[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N31
dffeas \vga|bit_gen|vga_g[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_g[6]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_g[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_g[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N48
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~7 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~7_combout  = ( \vga|bit_gen|pixel[3]~5_combout  & ( \vga|bit_gen|pixel[1]~1_combout  & ( (!\vga|bit_gen|sprite_f|drawing~q  & (((!\vga|bit_gen|pixel[2]~3_combout )))) # (\vga|bit_gen|sprite_f|drawing~q  & 
// ((!\vga|bit_gen|sprite_f|pix [1] & (\vga|bit_gen|sprite_f|pix [0])) # (\vga|bit_gen|sprite_f|pix [1] & ((!\vga|bit_gen|sprite_f|pix [0]) # (!\vga|bit_gen|pixel[2]~3_combout ))))) ) ) ) # ( !\vga|bit_gen|pixel[3]~5_combout  & ( 
// \vga|bit_gen|pixel[1]~1_combout  & ( (!\vga|bit_gen|sprite_f|drawing~q  & (((\vga|bit_gen|pixel[2]~3_combout )))) # (\vga|bit_gen|sprite_f|drawing~q  & ((!\vga|bit_gen|sprite_f|pix [1] & (\vga|bit_gen|sprite_f|pix [0])) # (\vga|bit_gen|sprite_f|pix [1] & 
// ((!\vga|bit_gen|sprite_f|pix [0]) # (\vga|bit_gen|pixel[2]~3_combout ))))) ) ) ) # ( \vga|bit_gen|pixel[3]~5_combout  & ( !\vga|bit_gen|pixel[1]~1_combout  & ( (!\vga|bit_gen|sprite_f|drawing~q ) # ((\vga|bit_gen|sprite_f|pix [0]) # 
// (\vga|bit_gen|sprite_f|pix [1])) ) ) ) # ( !\vga|bit_gen|pixel[3]~5_combout  & ( !\vga|bit_gen|pixel[1]~1_combout  & ( (!\vga|bit_gen|sprite_f|drawing~q  & (((\vga|bit_gen|pixel[2]~3_combout )))) # (\vga|bit_gen|sprite_f|drawing~q  & 
// ((!\vga|bit_gen|sprite_f|pix [1] & (\vga|bit_gen|sprite_f|pix [0])) # (\vga|bit_gen|sprite_f|pix [1] & ((!\vga|bit_gen|sprite_f|pix [0]) # (\vga|bit_gen|pixel[2]~3_combout ))))) ) ) )

	.dataa(!\vga|bit_gen|sprite_f|drawing~q ),
	.datab(!\vga|bit_gen|sprite_f|pix [1]),
	.datac(!\vga|bit_gen|sprite_f|pix [0]),
	.datad(!\vga|bit_gen|pixel[2]~3_combout ),
	.datae(!\vga|bit_gen|pixel[3]~5_combout ),
	.dataf(!\vga|bit_gen|pixel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~7 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~7 .lut_mask = 64'h14BFBFBF14BFBF14;
defparam \vga|bit_gen|clut_mem|ram~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y68_N50
dffeas \vga|bit_gen|clut_mem|data_out[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N30
cyclonev_lcell_comb \vga|bit_gen|display_g[7]~3 (
// Equation(s):
// \vga|bit_gen|display_g[7]~3_combout  = ( \vga|bit_gen|clut_mem|data_out [7] & ( \vga|bit_gen|drawing_t1~q  ) )

	.dataa(!\vga|bit_gen|drawing_t1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|clut_mem|data_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_g[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_g[7]~3 .extended_lut = "off";
defparam \vga|bit_gen|display_g[7]~3 .lut_mask = 64'h0000000055555555;
defparam \vga|bit_gen|display_g[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y68_N32
dffeas \vga|bit_gen|vga_g[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_g[7]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_g[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_g[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N51
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~8 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~8_combout  = ( \vga|bit_gen|pixel[2]~4_combout  & ( (!\vga|bit_gen|pixel[1]~2_combout  & (!\vga|bit_gen|pixel[0]~0_combout  $ (!\vga|bit_gen|pixel[3]~6_combout ))) # (\vga|bit_gen|pixel[1]~2_combout  & 
// (\vga|bit_gen|pixel[0]~0_combout  & \vga|bit_gen|pixel[3]~6_combout )) ) ) # ( !\vga|bit_gen|pixel[2]~4_combout  & ( !\vga|bit_gen|pixel[0]~0_combout  $ (((!\vga|bit_gen|pixel[1]~2_combout  & !\vga|bit_gen|pixel[3]~6_combout ))) ) )

	.dataa(!\vga|bit_gen|pixel[1]~2_combout ),
	.datab(!\vga|bit_gen|pixel[0]~0_combout ),
	.datac(gnd),
	.datad(!\vga|bit_gen|pixel[3]~6_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~8 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~8 .lut_mask = 64'h66CC66CC22992299;
defparam \vga|bit_gen|clut_mem|ram~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N52
dffeas \vga|bit_gen|clut_mem|data_out[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N24
cyclonev_lcell_comb \vga|bit_gen|display_b[4]~0 (
// Equation(s):
// \vga|bit_gen|display_b[4]~0_combout  = ( \vga|bit_gen|clut_mem|data_out [0] ) # ( !\vga|bit_gen|clut_mem|data_out [0] & ( !\vga|bit_gen|drawing_t1~q  ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|drawing_t1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|clut_mem|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_b[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_b[4]~0 .extended_lut = "off";
defparam \vga|bit_gen|display_b[4]~0 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \vga|bit_gen|display_b[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N25
dffeas \vga|bit_gen|vga_b[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_b[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_b[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_b[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N48
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~9 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~9_combout  = ( \vga|bit_gen|pixel[2]~4_combout  & ( ((!\vga|bit_gen|pixel[0]~0_combout  & \vga|bit_gen|pixel[3]~6_combout )) # (\vga|bit_gen|pixel[1]~2_combout ) ) ) # ( !\vga|bit_gen|pixel[2]~4_combout  & ( 
// (!\vga|bit_gen|pixel[1]~2_combout  & (!\vga|bit_gen|pixel[0]~0_combout  & \vga|bit_gen|pixel[3]~6_combout )) # (\vga|bit_gen|pixel[1]~2_combout  & (\vga|bit_gen|pixel[0]~0_combout )) ) )

	.dataa(!\vga|bit_gen|pixel[1]~2_combout ),
	.datab(!\vga|bit_gen|pixel[0]~0_combout ),
	.datac(!\vga|bit_gen|pixel[3]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~9 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~9 .lut_mask = 64'h191919195D5D5D5D;
defparam \vga|bit_gen|clut_mem|ram~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N49
dffeas \vga|bit_gen|clut_mem|data_out[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N39
cyclonev_lcell_comb \vga|bit_gen|display_b[5]~1 (
// Equation(s):
// \vga|bit_gen|display_b[5]~1_combout  = ( \vga|bit_gen|clut_mem|data_out [1] ) # ( !\vga|bit_gen|clut_mem|data_out [1] & ( !\vga|bit_gen|drawing_t1~q  ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|drawing_t1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|clut_mem|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_b[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_b[5]~1 .extended_lut = "off";
defparam \vga|bit_gen|display_b[5]~1 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \vga|bit_gen|display_b[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N40
dffeas \vga|bit_gen|vga_b[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_b[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_b[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_b[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N18
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~10 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~10_combout  = ( \vga|bit_gen|pixel[2]~4_combout  & ( (\vga|bit_gen|pixel[3]~6_combout  & ((!\vga|bit_gen|pixel[1]~2_combout ) # (\vga|bit_gen|pixel[0]~0_combout ))) ) ) # ( !\vga|bit_gen|pixel[2]~4_combout  & ( 
// !\vga|bit_gen|pixel[1]~2_combout  $ (!\vga|bit_gen|pixel[0]~0_combout ) ) )

	.dataa(!\vga|bit_gen|pixel[1]~2_combout ),
	.datab(!\vga|bit_gen|pixel[0]~0_combout ),
	.datac(!\vga|bit_gen|pixel[3]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~10 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~10 .lut_mask = 64'h666666660B0B0B0B;
defparam \vga|bit_gen|clut_mem|ram~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N19
dffeas \vga|bit_gen|clut_mem|data_out[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N12
cyclonev_lcell_comb \vga|bit_gen|display_b[6]~2 (
// Equation(s):
// \vga|bit_gen|display_b[6]~2_combout  = (!\vga|bit_gen|drawing_t1~q ) # (\vga|bit_gen|clut_mem|data_out [2])

	.dataa(!\vga|bit_gen|drawing_t1~q ),
	.datab(!\vga|bit_gen|clut_mem|data_out [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_b[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_b[6]~2 .extended_lut = "off";
defparam \vga|bit_gen|display_b[6]~2 .lut_mask = 64'hBBBBBBBBBBBBBBBB;
defparam \vga|bit_gen|display_b[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y68_N13
dffeas \vga|bit_gen|vga_b[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_b[6]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_b[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_b[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N21
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~11 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~11_combout  = ( \vga|bit_gen|pixel[2]~4_combout  & ( (\vga|bit_gen|pixel[3]~6_combout  & ((!\vga|bit_gen|pixel[1]~2_combout ) # (!\vga|bit_gen|pixel[0]~0_combout ))) ) ) # ( !\vga|bit_gen|pixel[2]~4_combout  & ( 
// (\vga|bit_gen|pixel[1]~2_combout  & (\vga|bit_gen|pixel[0]~0_combout  & \vga|bit_gen|pixel[3]~6_combout )) ) )

	.dataa(!\vga|bit_gen|pixel[1]~2_combout ),
	.datab(!\vga|bit_gen|pixel[0]~0_combout ),
	.datac(gnd),
	.datad(!\vga|bit_gen|pixel[3]~6_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~11 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~11 .lut_mask = 64'h0011001100EE00EE;
defparam \vga|bit_gen|clut_mem|ram~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N22
dffeas \vga|bit_gen|clut_mem|data_out[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N12
cyclonev_lcell_comb \vga|bit_gen|display_b[7]~3 (
// Equation(s):
// \vga|bit_gen|display_b[7]~3_combout  = ( \vga|bit_gen|clut_mem|data_out [3] & ( \vga|bit_gen|drawing_t1~q  ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|drawing_t1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|clut_mem|data_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_b[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_b[7]~3 .extended_lut = "off";
defparam \vga|bit_gen|display_b[7]~3 .lut_mask = 64'h0000000033333333;
defparam \vga|bit_gen|display_b[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N13
dffeas \vga|bit_gen|vga_b[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_b[7]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|bit_gen|control|bright~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_b[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_b[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \left~input (
	.i(left),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\left~input_o ));
// synopsys translate_off
defparam \left~input .bus_hold = "false";
defparam \left~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \right~input (
	.i(right),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\right~input_o ));
// synopsys translate_off
defparam \right~input .bus_hold = "false";
defparam \right~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
