{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714375806077 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714375806077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 09:30:05 2024 " "Processing started: Mon Apr 29 09:30:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714375806077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714375806077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2c_master_top -c i2c_master_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2c_master_top -c i2c_master_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714375806077 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714375806458 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714375806463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p3_4/misc/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p3_4/misc/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714375815477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p3_4/misc/sys_model.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p3_4/misc/sys_model.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_model " "Found entity 1: sys_model" {  } { { "../misc/sys_model.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/sys_model.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714375815477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714375815477 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../misc/i2c_slave_model.v(39) " "Unrecognized synthesis attribute \"enum_state\" at ../misc/i2c_slave_model.v(39)" {  } { { "../misc/i2c_slave_model.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714375815483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p3_4/misc/i2c_slave_model.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p3_4/misc/i2c_slave_model.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_model " "Found entity 1: i2c_slave_model" {  } { { "../misc/i2c_slave_model.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714375815483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714375815483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p3_4/misc/dbus_master_model.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p3_4/misc/dbus_master_model.v" { { "Info" "ISGN_ENTITY_NAME" "1 dbus_master_model " "Found entity 1: dbus_master_model" {  } { { "../misc/dbus_master_model.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/dbus_master_model.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714375815485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714375815485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p3_4/rtl/shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p3_4/rtl/shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "../rtl/shiftreg.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/rtl/shiftreg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714375815486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714375815486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p3_4/rtl/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p3_4/rtl/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "../rtl/i2c_master_top.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/rtl/i2c_master_top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714375815491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714375815491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p3_4/rtl/i2c_master_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p3_4/rtl/i2c_master_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_regs " "Found entity 1: i2c_master_regs" {  } { { "../rtl/i2c_master_regs.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/rtl/i2c_master_regs.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714375815491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714375815491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p3_4/rtl/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p3_4/rtl/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714375815491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Start START i2c_master_byte_ctrl.v(14) " "Verilog HDL Declaration information at i2c_master_byte_ctrl.v(14): object \"Start\" differs only in case from object \"START\" in the same scope" {  } { { "../rtl/i2c_master_byte_ctrl.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/rtl/i2c_master_byte_ctrl.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714375815491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Stop STOP i2c_master_byte_ctrl.v(15) " "Verilog HDL Declaration information at i2c_master_byte_ctrl.v(15): object \"Stop\" differs only in case from object \"STOP\" in the same scope" {  } { { "../rtl/i2c_master_byte_ctrl.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/rtl/i2c_master_byte_ctrl.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714375815491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Read READ i2c_master_byte_ctrl.v(16) " "Verilog HDL Declaration information at i2c_master_byte_ctrl.v(16): object \"Read\" differs only in case from object \"READ\" in the same scope" {  } { { "../rtl/i2c_master_byte_ctrl.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/rtl/i2c_master_byte_ctrl.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714375815491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Write WRITE i2c_master_byte_ctrl.v(17) " "Verilog HDL Declaration information at i2c_master_byte_ctrl.v(17): object \"Write\" differs only in case from object \"WRITE\" in the same scope" {  } { { "../rtl/i2c_master_byte_ctrl.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/rtl/i2c_master_byte_ctrl.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714375815491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p3_4/rtl/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p3_4/rtl/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "../rtl/i2c_master_byte_ctrl.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/rtl/i2c_master_byte_ctrl.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714375815491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714375815491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p3_4/rtl/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p3_4/rtl/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "../rtl/i2c_master_bit_ctrl.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/rtl/i2c_master_bit_ctrl.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714375815501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714375815501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p3_4/rtl/i2c_byte_state_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p3_4/rtl/i2c_byte_state_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_byte_state_timer " "Found entity 1: i2c_byte_state_timer" {  } { { "../rtl/i2c_byte_state_timer.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/rtl/i2c_byte_state_timer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714375815501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714375815501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/universitat/8e/dssd/pracs/p3_4/rtl/i2c_bit_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hp/documents/universitat/8e/dssd/pracs/p3_4/rtl/i2c_bit_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_bit_timer " "Found entity 1: i2c_bit_timer" {  } { { "../rtl/i2c_bit_timer.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/rtl/i2c_bit_timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714375815501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714375815501 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2c_master_top " "Elaborating entity \"i2c_master_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714375815532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_regs i2c_master_regs:i_regs " "Elaborating entity \"i2c_master_regs\" for hierarchy \"i2c_master_regs:i_regs\"" {  } { { "../rtl/i2c_master_top.v" "i_regs" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/rtl/i2c_master_top.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714375815532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl i2c_master_byte_ctrl:i_byte " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"i2c_master_byte_ctrl:i_byte\"" {  } { { "../rtl/i2c_master_top.v" "i_byte" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/rtl/i2c_master_top.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714375815532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_byte_state_timer i2c_master_byte_ctrl:i_byte\|i2c_byte_state_timer:state_timer " "Elaborating entity \"i2c_byte_state_timer\" for hierarchy \"i2c_master_byte_ctrl:i_byte\|i2c_byte_state_timer:state_timer\"" {  } { { "../rtl/i2c_master_byte_ctrl.v" "state_timer" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/rtl/i2c_master_byte_ctrl.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714375815532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl i2c_master_bit_ctrl:i_bit " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"i2c_master_bit_ctrl:i_bit\"" {  } { { "../rtl/i2c_master_top.v" "i_bit" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/rtl/i2c_master_top.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714375815542 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(176) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(176): all case item expressions in this case statement are onehot" {  } { { "../rtl/i2c_master_bit_ctrl.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/rtl/i2c_master_bit_ctrl.v" 176 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714375815542 "|i2c_master_top|i2c_master_bit_ctrl:i_bit"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(236) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(236): all case item expressions in this case statement are onehot" {  } { { "../rtl/i2c_master_bit_ctrl.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/rtl/i2c_master_bit_ctrl.v" 236 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714375815542 "|i2c_master_top|i2c_master_bit_ctrl:i_bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg shiftreg:i_sr " "Elaborating entity \"shiftreg\" for hierarchy \"shiftreg:i_sr\"" {  } { { "../rtl/i2c_master_top.v" "i_sr" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/rtl/i2c_master_top.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714375815542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_bit_timer i2c_bit_timer:i_timer " "Elaborating entity \"i2c_bit_timer\" for hierarchy \"i2c_bit_timer:i_timer\"" {  } { { "../rtl/i2c_master_top.v" "i_timer" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/rtl/i2c_master_top.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714375815542 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/i2c_master_bit_ctrl.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/rtl/i2c_master_bit_ctrl.v" 59 -1 0 } } { "../rtl/i2c_master_bit_ctrl.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/rtl/i2c_master_bit_ctrl.v" 63 -1 0 } } { "../rtl/i2c_master_bit_ctrl.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/rtl/i2c_master_bit_ctrl.v" 53 -1 0 } } { "../rtl/i2c_master_byte_ctrl.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/rtl/i2c_master_byte_ctrl.v" 24 -1 0 } } { "../rtl/i2c_master_bit_ctrl.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/rtl/i2c_master_bit_ctrl.v" 65 -1 0 } } { "../rtl/i2c_master_bit_ctrl.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/rtl/i2c_master_bit_ctrl.v" 66 -1 0 } } { "../rtl/i2c_master_bit_ctrl.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/rtl/i2c_master_bit_ctrl.v" 67 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1714375816029 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1714375816029 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SclPadOut GND " "Pin \"SclPadOut\" is stuck at GND" {  } { { "../rtl/i2c_master_top.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/rtl/i2c_master_top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714375816078 "|i2c_master_top|SclPadOut"} { "Warning" "WMLS_MLS_STUCK_PIN" "SdaPadOut GND " "Pin \"SdaPadOut\" is stuck at GND" {  } { { "../rtl/i2c_master_top.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/rtl/i2c_master_top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714375816078 "|i2c_master_top|SdaPadOut"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714375816078 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714375816179 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714375816814 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/output_files/i2c_master_top.map.smsg " "Generated suppressed messages file C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/output_files/i2c_master_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714375816846 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714375817200 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714375817200 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "222 " "Implemented 222 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714375817250 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714375817250 ""} { "Info" "ICUT_CUT_TM_LCELLS" "193 " "Implemented 193 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714375817250 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714375817250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714375817271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 29 09:30:17 2024 " "Processing ended: Mon Apr 29 09:30:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714375817271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714375817271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714375817271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714375817271 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1714375818962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714375818962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 09:30:18 2024 " "Processing started: Mon Apr 29 09:30:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714375818962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1714375818962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off i2c_master_top -c i2c_master_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off i2c_master_top -c i2c_master_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1714375818962 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1714375819049 ""}
{ "Info" "0" "" "Project  = i2c_master_top" {  } {  } 0 0 "Project  = i2c_master_top" 0 0 "Fitter" 0 0 1714375819053 ""}
{ "Info" "0" "" "Revision = i2c_master_top" {  } {  } 0 0 "Revision = i2c_master_top" 0 0 "Fitter" 0 0 1714375819053 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1714375819127 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1714375819127 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "i2c_master_top EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"i2c_master_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1714375819138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714375819195 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714375819195 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1714375819358 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1714375819363 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714375819449 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714375819449 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714375819449 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1714375819449 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714375819449 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714375819449 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714375819449 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714375819449 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714375819449 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1714375819449 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1714375819449 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "29 29 " "No exact pin location assignment(s) for 29 pins of 29 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1714375819781 ""}
{ "Info" "ISTA_SDC_FOUND" "../sdc/i2c_master_byte_ctrl.sdc " "Reading SDC File: '../sdc/i2c_master_byte_ctrl.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1714375819978 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk100MHz (Rise) clk100MHz (Rise) setup and hold " "From clk100MHz (Rise) to clk100MHz (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1714375819983 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk100MHz (Fall) clk100MHz (Rise) setup and hold " "From clk100MHz (Fall) to clk100MHz (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1714375819983 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk100MHz (Rise) clk100MHz (Fall) setup and hold " "From clk100MHz (Rise) to clk100MHz (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1714375819983 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk100MHz (Fall) clk100MHz (Fall) setup and hold " "From clk100MHz (Fall) to clk100MHz (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1714375819983 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1714375819983 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1714375819983 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714375819983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714375819983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000    clk100MHz " "  10.000    clk100MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714375819983 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1714375819983 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714375820014 ""}  } { { "../rtl/i2c_master_top.v" "" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/rtl/i2c_master_top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714375820014 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1714375820238 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714375820238 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714375820238 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714375820238 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714375820238 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1714375820238 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1714375820238 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1714375820238 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1714375820263 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1714375820263 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1714375820263 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "28 unused 2.5V 15 13 0 " "Number of I/O pins in group: 28 (unused VREF, 2.5V VCCIO, 15 input, 13 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1714375820267 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1714375820267 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1714375820267 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714375820267 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714375820267 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714375820267 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714375820267 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714375820267 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714375820267 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714375820267 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714375820267 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1714375820267 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1714375820267 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714375820287 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1714375820297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1714375821133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714375821204 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1714375821225 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1714375823235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714375823235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1714375823509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y23 X9_Y34 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34" {  } { { "loc" "" { Generic "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34"} { { 12 { 0 ""} 0 23 10 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1714375824216 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1714375824216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1714375824761 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1714375824761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714375824761 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1714375824903 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714375824911 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714375825129 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714375825129 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714375825266 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714375825935 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/output_files/i2c_master_top.fit.smsg " "Generated suppressed messages file C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/output_files/i2c_master_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1714375826238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5969 " "Peak virtual memory: 5969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714375826500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 29 09:30:26 2024 " "Processing ended: Mon Apr 29 09:30:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714375826500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714375826500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714375826500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1714375826500 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1714375827902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714375827902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 09:30:27 2024 " "Processing started: Mon Apr 29 09:30:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714375827902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1714375827902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off i2c_master_top -c i2c_master_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off i2c_master_top -c i2c_master_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1714375827902 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1714375828176 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1714375828836 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1714375828856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714375829045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 29 09:30:29 2024 " "Processing ended: Mon Apr 29 09:30:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714375829045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714375829045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714375829045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1714375829045 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1714375829826 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1714375830414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714375830414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 09:30:30 2024 " "Processing started: Mon Apr 29 09:30:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714375830414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1714375830414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta i2c_master_top -c i2c_master_top " "Command: quartus_sta i2c_master_top -c i2c_master_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1714375830414 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1714375830515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1714375830681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1714375830681 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714375830730 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714375830730 ""}
{ "Info" "ISTA_SDC_FOUND" "../sdc/i2c_master_byte_ctrl.sdc " "Reading SDC File: '../sdc/i2c_master_byte_ctrl.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1714375830986 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk100MHz (Rise) clk100MHz (Rise) setup and hold " "From clk100MHz (Rise) to clk100MHz (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1714375830992 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk100MHz (Fall) clk100MHz (Rise) setup and hold " "From clk100MHz (Fall) to clk100MHz (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1714375830992 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk100MHz (Rise) clk100MHz (Fall) setup and hold " "From clk100MHz (Rise) to clk100MHz (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1714375830992 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk100MHz (Fall) clk100MHz (Fall) setup and hold " "From clk100MHz (Fall) to clk100MHz (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1714375830992 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1714375830992 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1714375830992 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714375831194 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714375831225 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714375831225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.277 " "Worst-case setup slack is -4.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375831225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375831225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.277             -32.052 clk100MHz  " "   -4.277             -32.052 clk100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375831225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714375831225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375831235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375831235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 clk100MHz  " "    0.357               0.000 clk100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375831235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714375831235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.439 " "Worst-case recovery slack is 2.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375831235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375831235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.439               0.000 clk100MHz  " "    2.439               0.000 clk100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375831235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714375831235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.037 " "Worst-case removal slack is 2.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375831235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375831235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.037               0.000 clk100MHz  " "    2.037               0.000 clk100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375831235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714375831235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.633 " "Worst-case minimum pulse width slack is 4.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375831245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375831245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.633               0.000 clk100MHz  " "    4.633               0.000 clk100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375831245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714375831245 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714375831315 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714375831346 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714375831800 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk100MHz (Rise) clk100MHz (Rise) setup and hold " "From clk100MHz (Rise) to clk100MHz (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1714375831850 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk100MHz (Fall) clk100MHz (Rise) setup and hold " "From clk100MHz (Fall) to clk100MHz (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1714375831850 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk100MHz (Rise) clk100MHz (Fall) setup and hold " "From clk100MHz (Rise) to clk100MHz (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1714375831850 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk100MHz (Fall) clk100MHz (Fall) setup and hold " "From clk100MHz (Fall) to clk100MHz (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1714375831850 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1714375831850 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714375831860 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714375831860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.511 " "Worst-case setup slack is -3.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375831866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375831866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.511             -26.085 clk100MHz  " "   -3.511             -26.085 clk100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375831866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714375831866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375831870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375831870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk100MHz  " "    0.312               0.000 clk100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375831870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714375831870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.484 " "Worst-case recovery slack is 2.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375831870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375831870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.484               0.000 clk100MHz  " "    2.484               0.000 clk100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375831870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714375831870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.088 " "Worst-case removal slack is 2.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375831870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375831870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.088               0.000 clk100MHz  " "    2.088               0.000 clk100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375831870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714375831870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.661 " "Worst-case minimum pulse width slack is 4.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375831883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375831883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.661               0.000 clk100MHz  " "    4.661               0.000 clk100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375831883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714375831883 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714375831921 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk100MHz (Rise) clk100MHz (Rise) setup and hold " "From clk100MHz (Rise) to clk100MHz (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1714375832002 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk100MHz (Fall) clk100MHz (Rise) setup and hold " "From clk100MHz (Fall) to clk100MHz (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1714375832002 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk100MHz (Rise) clk100MHz (Fall) setup and hold " "From clk100MHz (Rise) to clk100MHz (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1714375832002 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk100MHz (Fall) clk100MHz (Fall) setup and hold " "From clk100MHz (Fall) to clk100MHz (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1714375832002 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1714375832002 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714375832007 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714375832007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.581 " "Worst-case setup slack is -1.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375832008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375832008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.581             -11.204 clk100MHz  " "   -1.581             -11.204 clk100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375832008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714375832008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375832012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375832012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 clk100MHz  " "    0.185               0.000 clk100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375832012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714375832012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.649 " "Worst-case recovery slack is 2.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375832019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375832019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.649               0.000 clk100MHz  " "    2.649               0.000 clk100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375832019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714375832019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.938 " "Worst-case removal slack is 1.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375832026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375832026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.938               0.000 clk100MHz  " "    1.938               0.000 clk100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375832026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714375832026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.401 " "Worst-case minimum pulse width slack is 4.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375832026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375832026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.401               0.000 clk100MHz  " "    4.401               0.000 clk100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714375832026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714375832026 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714375832467 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714375832467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 19 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714375832558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 29 09:30:32 2024 " "Processing ended: Mon Apr 29 09:30:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714375832558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714375832558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714375832558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714375832558 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1714375833907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714375833907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 09:30:33 2024 " "Processing started: Mon Apr 29 09:30:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714375833907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1714375833907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off i2c_master_top -c i2c_master_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off i2c_master_top -c i2c_master_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1714375833907 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1714375834399 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2c_master_top_6_1200mv_85c_slow.vo C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/simulation/modelsim/ simulation " "Generated file i2c_master_top_6_1200mv_85c_slow.vo in folder \"C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714375834531 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2c_master_top_6_1200mv_0c_slow.vo C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/simulation/modelsim/ simulation " "Generated file i2c_master_top_6_1200mv_0c_slow.vo in folder \"C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714375834580 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2c_master_top_min_1200mv_0c_fast.vo C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/simulation/modelsim/ simulation " "Generated file i2c_master_top_min_1200mv_0c_fast.vo in folder \"C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714375834622 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2c_master_top.vo C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/simulation/modelsim/ simulation " "Generated file i2c_master_top.vo in folder \"C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714375834662 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2c_master_top_6_1200mv_85c_v_slow.sdo C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/simulation/modelsim/ simulation " "Generated file i2c_master_top_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714375834702 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2c_master_top_6_1200mv_0c_v_slow.sdo C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/simulation/modelsim/ simulation " "Generated file i2c_master_top_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714375834742 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2c_master_top_min_1200mv_0c_v_fast.sdo C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/simulation/modelsim/ simulation " "Generated file i2c_master_top_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714375834782 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2c_master_top_v.sdo C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/simulation/modelsim/ simulation " "Generated file i2c_master_top_v.sdo in folder \"C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714375834823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714375834863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 29 09:30:34 2024 " "Processing ended: Mon Apr 29 09:30:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714375834863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714375834863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714375834863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1714375834863 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1714375836263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714375836263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 09:30:36 2024 " "Processing started: Mon Apr 29 09:30:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714375836263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1714375836263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui i2c_master_top i2c_master_top " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui i2c_master_top i2c_master_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1714375836263 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui i2c_master_top i2c_master_top " "Quartus(args): --block_on_gui i2c_master_top i2c_master_top" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1714375836263 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1714375836351 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1714375836435 ""}
{ "Warning" "0" "" "Warning: File i2c_master_top_run_msim_gate_verilog.do already exists - backing up current file as i2c_master_top_run_msim_gate_verilog.do.bak6" {  } {  } 0 0 "Warning: File i2c_master_top_run_msim_gate_verilog.do already exists - backing up current file as i2c_master_top_run_msim_gate_verilog.do.bak6" 0 0 "Shell" 0 0 1714375836514 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/simulation/modelsim/i2c_master_top_run_msim_gate_verilog.do" {  } { { "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/simulation/modelsim/i2c_master_top_run_msim_gate_verilog.do" "0" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/simulation/modelsim/i2c_master_top_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/simulation/modelsim/i2c_master_top_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1714375836524 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1714376693469 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading pref.tcl" {  } {  } 0 0 "ModelSim-Altera Info: # Reading pref.tcl" 0 0 "Shell" 0 0 1714376693479 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ERROR: No extended dataflow license exists" {  } {  } 0 0 "ModelSim-Altera Info: # ERROR: No extended dataflow license exists" 0 0 "Shell" 0 0 1714376693480 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do i2c_master_top_run_msim_gate_verilog.do" {  } {  } 0 0 "ModelSim-Altera Info: # do i2c_master_top_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1714376693480 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1714376693480 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1714376693480 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Shell" 0 0 1714376693480 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Shell" 0 0 1714376693480 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Shell" 0 0 1714376693480 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1714376693480 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work " 0 0 "Shell" 0 0 1714376693480 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1714376693480 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1714376693480 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1714376693480 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{i2c_master_top.vo\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{i2c_master_top.vo\}" 0 0 "Shell" 0 0 1714376693480 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1714376693482 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 09:30:42 on Apr 29,2024" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 09:30:42 on Apr 29,2024" 0 0 "Shell" 0 0 1714376693482 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" i2c_master_top.vo " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" i2c_master_top.vo " 0 0 "Shell" 0 0 1714376693482 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module i2c_master_top" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module i2c_master_top" 0 0 "Shell" 0 0 1714376693482 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module hard_block" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module hard_block" 0 0 "Shell" 0 0 1714376693482 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1714376693482 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1714376693482 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     i2c_master_top" {  } {  } 0 0 "ModelSim-Altera Info: #     i2c_master_top" 0 0 "Shell" 0 0 1714376693482 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 09:30:42 on Apr 29,2024, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 09:30:42 on Apr 29,2024, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1714376693482 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1714376693482 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1714376693482 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/../tb \{C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/../tb/tb_i2c_master_top_4netlist.v\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/../tb \{C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/../tb/tb_i2c_master_top_4netlist.v\}" 0 0 "Shell" 0 0 1714376693482 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1714376693482 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 09:30:42 on Apr 29,2024" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 09:30:42 on Apr 29,2024" 0 0 "Shell" 0 0 1714376693482 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/../tb\" C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/../tb/tb_i2c_master_top_4netlist.v " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/../tb\" C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/../tb/tb_i2c_master_top_4netlist.v " 0 0 "Shell" 0 0 1714376693482 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module i2c_slave_model" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module i2c_slave_model" 0 0 "Shell" 0 0 1714376693482 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module dbus_master_model" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module dbus_master_model" 0 0 "Shell" 0 0 1714376693482 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module tb_i2c_master_top" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module tb_i2c_master_top" 0 0 "Shell" 0 0 1714376693482 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module delay" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module delay" 0 0 "Shell" 0 0 1714376693482 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1714376693482 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1714376693485 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     tb_i2c_master_top" {  } {  } 0 0 "ModelSim-Altera Info: #     tb_i2c_master_top" 0 0 "Shell" 0 0 1714376693485 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 09:30:43 on Apr 29,2024, Elapsed time: 0:00:01" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 09:30:43 on Apr 29,2024, Elapsed time: 0:00:01" 0 0 "Shell" 0 0 1714376693485 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1714376693485 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1714376693485 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\"  tb_i2c_master_top" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\"  tb_i2c_master_top" 0 0 "Shell" 0 0 1714376693485 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps \"+transport_int_delays\" \"+transport_path_delays\" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"\"+acc\"\" tb_i2c_master_top " {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps \"+transport_int_delays\" \"+transport_path_delays\" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"\"+acc\"\" tb_i2c_master_top " 0 0 "Shell" 0 0 1714376693485 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 09:30:43 on Apr 29,2024" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 09:30:43 on Apr 29,2024" 0 0 "Shell" 0 0 1714376693485 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.tb_i2c_master_top" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.tb_i2c_master_top" 0 0 "Shell" 0 0 1714376693485 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.dbus_master_model" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.dbus_master_model" 0 0 "Shell" 0 0 1714376693485 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.i2c_master_top" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.i2c_master_top" 0 0 "Shell" 0 0 1714376693485 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.hard_block" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.hard_block" 0 0 "Shell" 0 0 1714376693485 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_obuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_obuf" 0 0 "Shell" 0 0 1714376693485 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_ibuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_ibuf" 0 0 "Shell" 0 0 1714376693485 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_clkctrl" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_clkctrl" 0 0 "Shell" 0 0 1714376693485 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_mux41" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_mux41" 0 0 "Shell" 0 0 1714376693485 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_ena_reg" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_ena_reg" 0 0 "Shell" 0 0 1714376693485 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_lcell_comb" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_lcell_comb" 0 0 "Shell" 0 0 1714376693485 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_ver.dffeas" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_ver.dffeas" 0 0 "Shell" 0 0 1714376693485 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.i2c_slave_model" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.i2c_slave_model" 0 0 "Shell" 0 0 1714376693485 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.delay" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.delay" 0 0 "Shell" 0 0 1714376693485 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # SDF 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # SDF 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1714376693485 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1714376693485 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading instances from i2c_master_top_v.sdo" {  } {  } 0 0 "ModelSim-Altera Info: # Loading instances from i2c_master_top_v.sdo" 0 0 "Shell" 0 0 1714376693485 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW" 0 0 "Shell" 0 0 1714376693485 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading timing data from i2c_master_top_v.sdo" {  } {  } 0 0 "ModelSim-Altera Info: # Loading timing data from i2c_master_top_v.sdo" 0 0 "Shell" 0 0 1714376693485 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed." {  } {  } 0 0 "ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed." 0 0 "Shell" 0 0 1714376693485 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_top File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/../tb/tb_i2c_master_top_4netlist.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_top File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/../tb/tb_i2c_master_top_4netlist.v" 0 0 "Shell" 0 0 1714376693485 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1714376693485 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # add wave *" {  } {  } 0 0 "ModelSim-Altera Info: # add wave *" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view structure" {  } {  } 0 0 "ModelSim-Altera Info: # view structure" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view signals" {  } {  } 0 0 "ModelSim-Altera Info: # view signals" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # run -all" {  } {  } 0 0 "ModelSim-Altera Info: # run -all" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status:    0.00 ns Testbench started" {  } {  } 0 0 "ModelSim-Altera Info: # status:    0.00 ns Testbench started" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \[Info-    0.00 ns\] Reset" {  } {  } 0 0 "ModelSim-Altera Info: # \[Info-    0.00 ns\] Reset" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 1297.00 ns done reset" {  } {  } 0 0 "ModelSim-Altera Info: # status: 1297.00 ns done reset" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 1405.00 ns programmed registers" {  } {  } 0 0 "ModelSim-Altera Info: # status: 1405.00 ns programmed registers" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 1707.00 ns verified registers" {  } {  } 0 0 "ModelSim-Altera Info: # status: 1707.00 ns verified registers" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 1725.00 ns core enabled" {  } {  } 0 0 "ModelSim-Altera Info: # status: 1725.00 ns core enabled" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 1725.00 ns Write Access" {  } {  } 0 0 "ModelSim-Altera Info: # status: 1725.00 ns Write Access" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 1765.00 ns generate 'start', write cmd 20 (slave address+write)" {  } {  } 0 0 "ModelSim-Altera Info: # status: 1765.00 ns generate 'start', write cmd 20 (slave address+write)" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:2371496 ps, :2531459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:2371496 ps, :2531459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 2531459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 2531459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:2691496 ps, :2851459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:2691496 ps, :2851459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 2851459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 2851459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:3011496 ps, :3171459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:3011496 ps, :3171459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 3171459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 3171459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:3331496 ps, :3491459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:3331496 ps, :3491459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 3491459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 3491459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:3651496 ps, :3811459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:3651496 ps, :3811459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 3811459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 3811459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:3971496 ps, :4131459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:3971496 ps, :4131459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 4131459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 4131459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:4291496 ps, :4451459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:4291496 ps, :4451459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 4451459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 4451459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:4611496 ps, :4771459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:4611496 ps, :4771459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 4771459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 4771459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:4931496 ps, :5091459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:4931496 ps, :5091459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 5091459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 5091459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 5125.00 ns tip==0" {  } {  } 0 0 "ModelSim-Altera Info: # status: 5125.00 ns tip==0" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 5165.00 ns write slave memory address 01" {  } {  } 0 0 "ModelSim-Altera Info: # status: 5165.00 ns write slave memory address 01" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:5331496 ps, :5491459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:5331496 ps, :5491459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 5491459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 5491459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:5651496 ps, :5811459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:5651496 ps, :5811459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 5811459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 5811459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:5971496 ps, :6131459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:5971496 ps, :6131459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 6131459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 6131459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:6291496 ps, :6451459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:6291496 ps, :6451459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 6451459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 6451459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:6611496 ps, :6771459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:6611496 ps, :6771459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 6771459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 6771459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:6931496 ps, :7091459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:6931496 ps, :7091459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 7091459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 7091459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:7251496 ps, :7411459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:7251496 ps, :7411459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 7411459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 7411459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:7571496 ps, :7731459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:7571496 ps, :7731459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 7731459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 7731459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:7891496 ps, :8051459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:7891496 ps, :8051459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 8051459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 8051459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 8085.00 ns tip==0" {  } {  } 0 0 "ModelSim-Altera Info: # status: 8085.00 ns tip==0" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 8125.00 ns write data a5" {  } {  } 0 0 "ModelSim-Altera Info: # status: 8125.00 ns write data a5" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 8125.00 ns clock streching starts" {  } {  } 0 0 "ModelSim-Altera Info: # status: 8125.00 ns clock streching starts" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 9225.00 ns clock streching ends" {  } {  } 0 0 "ModelSim-Altera Info: # status: 9225.00 ns clock streching ends" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:9551496 ps, :9711459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:9551496 ps, :9711459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 9711459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 9711459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:9871496 ps, :10031459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:9871496 ps, :10031459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 10031459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 10031459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:10191496 ps, :10351459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:10191496 ps, :10351459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 10351459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 10351459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:10511496 ps, :10671459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:10511496 ps, :10671459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 10671459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 10671459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:10831496 ps, :10991459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:10831496 ps, :10991459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 10991459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 10991459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:11151496 ps, :11311459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:11151496 ps, :11311459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 11311459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 11311459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:11471496 ps, :11631459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:11471496 ps, :11631459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 11631459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 11631459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:11791496 ps, :11951459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:11791496 ps, :11951459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 11951459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 11951459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 11975.00 ns tip==0" {  } {  } 0 0 "ModelSim-Altera Info: # status: 11975.00 ns tip==0" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 12015.00 ns write slave memory address 02" {  } {  } 0 0 "ModelSim-Altera Info: # status: 12015.00 ns write slave memory address 02" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:12111496 ps, :12271459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:12111496 ps, :12271459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 12271459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 12271459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:12431496 ps, :12591459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:12431496 ps, :12591459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 12591459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 12591459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:12751496 ps, :12911459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:12751496 ps, :12911459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 12911459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 12911459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:13071496 ps, :13231459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:13071496 ps, :13231459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 13231459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 13231459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:13391496 ps, :13551459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:13391496 ps, :13551459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 13551459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 13551459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:13711496 ps, :13871459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:13711496 ps, :13871459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 13871459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 13871459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:14031496 ps, :14191459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:14031496 ps, :14191459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693489 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 14191459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 14191459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693499 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:14351496 ps, :14511459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:14351496 ps, :14511459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693499 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 14511459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 14511459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693499 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:14671496 ps, :14831459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:14671496 ps, :14831459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693499 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 14831459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 14831459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693499 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 14855.00 ns tip==0" {  } {  } 0 0 "ModelSim-Altera Info: # status: 14855.00 ns tip==0" 0 0 "Shell" 0 0 1714376693499 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 14895.00 ns write next data 5a, generate 'stop'" {  } {  } 0 0 "ModelSim-Altera Info: # status: 14895.00 ns write next data 5a, generate 'stop'" 0 0 "Shell" 0 0 1714376693499 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:14991496 ps, :15151459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:14991496 ps, :15151459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693499 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 15151459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 15151459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693499 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:15311496 ps, :15471459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:15311496 ps, :15471459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693499 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 15471459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 15471459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693499 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:15631496 ps, :15791459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:15631496 ps, :15791459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693499 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 15791459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 15791459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693499 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:15951496 ps, :16111459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:15951496 ps, :16111459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693499 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 16111459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 16111459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693499 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:16271496 ps, :16431459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:16271496 ps, :16431459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693499 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 16431459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 16431459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693501 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:16591496 ps, :16751459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:16591496 ps, :16751459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693501 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 16751459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 16751459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693501 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:16911496 ps, :17071459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:16911496 ps, :17071459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693501 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 17071459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 17071459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693501 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:17231496 ps, :17391459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:17231496 ps, :17391459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693501 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 17391459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 17391459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693501 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:17551496 ps, :17711459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:17551496 ps, :17711459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693501 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 17711459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 17711459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693501 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$setup( posedge Scl:17871496 ps, posedge Sda &&& Scl:18030908 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$setup( posedge Scl:17871496 ps, posedge Sda &&& Scl:18030908 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693501 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 18030908 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Setup# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 272" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 18030908 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Setup# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 272" 0 0 "Shell" 0 0 1714376693501 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 18075.00 ns tip==0, busy==0" {  } {  } 0 0 "ModelSim-Altera Info: # status: 18075.00 ns tip==0, busy==0" 0 0 "Shell" 0 0 1714376693501 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 18075.00 ns Read Access" {  } {  } 0 0 "ModelSim-Altera Info: # status: 18075.00 ns Read Access" 0 0 "Shell" 0 0 1714376693501 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 18115.00 ns generate 'start', write cmd 20 (slave address+write)" {  } {  } 0 0 "ModelSim-Altera Info: # status: 18115.00 ns generate 'start', write cmd 20 (slave address+write)" 0 0 "Shell" 0 0 1714376693501 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:18751496 ps, :18911459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:18751496 ps, :18911459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693501 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 18911459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 18911459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693501 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:19071496 ps, :19231459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:19071496 ps, :19231459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 19231459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 19231459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:19391496 ps, :19551459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:19391496 ps, :19551459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 19551459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 19551459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:19711496 ps, :19871459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:19711496 ps, :19871459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 19871459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 19871459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:20031496 ps, :20191459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:20031496 ps, :20191459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 20191459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 20191459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:20351496 ps, :20511459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:20351496 ps, :20511459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 20511459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 20511459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:20671496 ps, :20831459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:20671496 ps, :20831459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 20831459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 20831459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:20991496 ps, :21151459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:20991496 ps, :21151459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 21151459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 21151459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:21311496 ps, :21471459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:21311496 ps, :21471459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 21471459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 21471459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 21495.00 ns tip==0" {  } {  } 0 0 "ModelSim-Altera Info: # status: 21495.00 ns tip==0" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 21535.00 ns write slave address 01" {  } {  } 0 0 "ModelSim-Altera Info: # status: 21535.00 ns write slave address 01" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:21631496 ps, :21791459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:21631496 ps, :21791459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 21791459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 21791459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:21951496 ps, :22111459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:21951496 ps, :22111459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 22111459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 22111459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:22271496 ps, :22431459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:22271496 ps, :22431459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 22431459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 22431459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:22591496 ps, :22751459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:22591496 ps, :22751459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 22751459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 22751459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:22911496 ps, :23071459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:22911496 ps, :23071459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 23071459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 23071459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:23231496 ps, :23391459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:23231496 ps, :23391459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 23391459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 23391459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:23551496 ps, :23711459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:23551496 ps, :23711459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 23711459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 23711459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:23871496 ps, :24031459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:23871496 ps, :24031459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 24031459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 24031459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:24191496 ps, :24351459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:24191496 ps, :24351459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 24351459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 24351459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 24375.00 ns tip==0" {  } {  } 0 0 "ModelSim-Altera Info: # status: 24375.00 ns tip==0" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 24415.00 ns generate 'repeated start', write cmd 21 (slave address+read)" {  } {  } 0 0 "ModelSim-Altera Info: # status: 24415.00 ns generate 'repeated start', write cmd 21 (slave address+read)" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$setup( posedge Scl:24511496 ps, negedge Sda &&& Scl:24670886 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$setup( posedge Scl:24511496 ps, negedge Sda &&& Scl:24670886 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 24670886 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Setup# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 270" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 24670886 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Setup# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 270" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:24991496 ps, :25151459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:24991496 ps, :25151459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 25151459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 25151459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:25311496 ps, :25471459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:25311496 ps, :25471459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 25471459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 25471459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:25631496 ps, :25791459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:25631496 ps, :25791459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 25791459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 25791459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:25951496 ps, :26111459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:25951496 ps, :26111459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 26111459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 26111459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:26271496 ps, :26431459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:26271496 ps, :26431459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 26431459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 26431459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:26591496 ps, :26751459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:26591496 ps, :26751459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693503 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 26751459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 26751459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693510 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:26911496 ps, :27071459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:26911496 ps, :27071459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693510 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 27071459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 27071459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693510 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:27231496 ps, :27391459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:27231496 ps, :27391459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693510 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 27391459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 27391459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693510 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:27551496 ps, :27711459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:27551496 ps, :27711459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693510 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 27711459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 27711459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693510 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 27735.00 ns tip==0" {  } {  } 0 0 "ModelSim-Altera Info: # status: 27735.00 ns tip==0" 0 0 "Shell" 0 0 1714376693510 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 27755.00 ns read + ack" {  } {  } 0 0 "ModelSim-Altera Info: # status: 27755.00 ns read + ack" 0 0 "Shell" 0 0 1714376693510 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:27871496 ps, :28031459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:27871496 ps, :28031459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693510 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 28031459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 28031459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693510 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:28191496 ps, :28351459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:28191496 ps, :28351459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693535 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 28351459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 28351459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693535 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:28511496 ps, :28671459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:28511496 ps, :28671459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693535 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 28671459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 28671459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693535 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:28831496 ps, :28991459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:28831496 ps, :28991459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693535 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 28991459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 28991459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693535 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:29151496 ps, :29311459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:29151496 ps, :29311459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693535 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 29311459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 29311459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693569 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:29471496 ps, :29631459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:29471496 ps, :29631459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693569 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 29631459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 29631459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693569 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:29791496 ps, :29951459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:29791496 ps, :29951459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693585 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 29951459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 29951459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693586 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:30111496 ps, :30271459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:30111496 ps, :30271459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693587 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 30271459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 30271459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693587 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:30431496 ps, :30591459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:30431496 ps, :30591459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693587 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 30591459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 30591459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693599 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 30615.00 ns tip==0" {  } {  } 0 0 "ModelSim-Altera Info: # status: 30615.00 ns tip==0" 0 0 "Shell" 0 0 1714376693599 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 30635.00 ns received a5" {  } {  } 0 0 "ModelSim-Altera Info: # status: 30635.00 ns received a5" 0 0 "Shell" 0 0 1714376693599 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 30655.00 ns read + ack" {  } {  } 0 0 "ModelSim-Altera Info: # status: 30655.00 ns read + ack" 0 0 "Shell" 0 0 1714376693599 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:30751496 ps, :30911459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:30751496 ps, :30911459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 30911459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 30911459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693688 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:31071496 ps, :31231459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:31071496 ps, :31231459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 31231459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 31231459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693695 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:31391496 ps, :31551459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:31391496 ps, :31551459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693695 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 31551459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 31551459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693695 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:31711496 ps, :31871459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:31711496 ps, :31871459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693699 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 31871459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 31871459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693699 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:32031496 ps, :32191459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:32031496 ps, :32191459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693699 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 32191459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 32191459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693699 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:32351496 ps, :32511459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:32351496 ps, :32511459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693699 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 32511459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 32511459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693701 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:32671496 ps, :32831459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:32671496 ps, :32831459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693701 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 32831459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 32831459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693701 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:32991496 ps, :33151459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:32991496 ps, :33151459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693704 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 33151459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 33151459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693704 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:33311496 ps, :33471459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:33311496 ps, :33471459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693704 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 33471459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 33471459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693704 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 33495.00 ns tip==0" {  } {  } 0 0 "ModelSim-Altera Info: # status: 33495.00 ns tip==0" 0 0 "Shell" 0 0 1714376693704 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 33515.00 ns received 5a" {  } {  } 0 0 "ModelSim-Altera Info: # status: 33515.00 ns received 5a" 0 0 "Shell" 0 0 1714376693706 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 33555.00 ns generate 'start', write cmd 20 (slave address+write). Check invalid address" {  } {  } 0 0 "ModelSim-Altera Info: # status: 33555.00 ns generate 'start', write cmd 20 (slave address+write). Check invalid address" 0 0 "Shell" 0 0 1714376693706 ""}
{ "Info" "0" "" "ModelSim-Altera Info: add wave -position insertpoint  \\" {  } {  } 0 0 "ModelSim-Altera Info: add wave -position insertpoint  \\" 0 0 "Shell" 0 0 1714376693706 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/tb_i2c_master_top/u_dut0/Clk \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/tb_i2c_master_top/u_dut0/Clk \\" 0 0 "Shell" 0 0 1714376693706 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/tb_i2c_master_top/u_dut0/Rst_n \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/tb_i2c_master_top/u_dut0/Rst_n \\" 0 0 "Shell" 0 0 1714376693706 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/tb_i2c_master_top/u_dut0/Addr \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/tb_i2c_master_top/u_dut0/Addr \\" 0 0 "Shell" 0 0 1714376693706 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/tb_i2c_master_top/u_dut0/DataIn \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/tb_i2c_master_top/u_dut0/DataIn \\" 0 0 "Shell" 0 0 1714376693706 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/tb_i2c_master_top/u_dut0/DataOut" {  } {  } 0 0 "ModelSim-Altera Info: sim:/tb_i2c_master_top/u_dut0/DataOut" 0 0 "Shell" 0 0 1714376693706 ""}
{ "Info" "0" "" "ModelSim-Altera Info: restart -f" {  } {  } 0 0 "ModelSim-Altera Info: restart -f" 0 0 "Shell" 0 0 1714376693706 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'." {  } {  } 0 0 "ModelSim-Altera Info: # ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'." 0 0 "Shell" 0 0 1714376693709 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # SDF 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # SDF 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1714376693709 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1714376693709 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading instances from i2c_master_top_v.sdo" {  } {  } 0 0 "ModelSim-Altera Info: # Loading instances from i2c_master_top_v.sdo" 0 0 "Shell" 0 0 1714376693709 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading timing data from i2c_master_top_v.sdo" {  } {  } 0 0 "ModelSim-Altera Info: # Loading timing data from i2c_master_top_v.sdo" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed." {  } {  } 0 0 "ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed." 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_top File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/../tb/tb_i2c_master_top_4netlist.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_top File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/../tb/tb_i2c_master_top_4netlist.v" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run -all" {  } {  } 0 0 "ModelSim-Altera Info: run -all" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status:    0.00 ns Testbench started" {  } {  } 0 0 "ModelSim-Altera Info: # status:    0.00 ns Testbench started" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \[Info-    0.00 ns\] Reset" {  } {  } 0 0 "ModelSim-Altera Info: # \[Info-    0.00 ns\] Reset" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 1297.00 ns done reset" {  } {  } 0 0 "ModelSim-Altera Info: # status: 1297.00 ns done reset" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 1405.00 ns programmed registers" {  } {  } 0 0 "ModelSim-Altera Info: # status: 1405.00 ns programmed registers" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 1707.00 ns verified registers" {  } {  } 0 0 "ModelSim-Altera Info: # status: 1707.00 ns verified registers" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 1725.00 ns core enabled" {  } {  } 0 0 "ModelSim-Altera Info: # status: 1725.00 ns core enabled" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 1725.00 ns Write Access" {  } {  } 0 0 "ModelSim-Altera Info: # status: 1725.00 ns Write Access" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 1765.00 ns generate 'start', write cmd 20 (slave address+write)" {  } {  } 0 0 "ModelSim-Altera Info: # status: 1765.00 ns generate 'start', write cmd 20 (slave address+write)" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:2371496 ps, :2531459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:2371496 ps, :2531459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 2531459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 2531459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:2691496 ps, :2851459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:2691496 ps, :2851459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 2851459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 2851459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:3011496 ps, :3171459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:3011496 ps, :3171459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 3171459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 3171459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:3331496 ps, :3491459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:3331496 ps, :3491459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 3491459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 3491459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:3651496 ps, :3811459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:3651496 ps, :3811459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 3811459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 3811459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:3971496 ps, :4131459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:3971496 ps, :4131459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 4131459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 4131459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:4291496 ps, :4451459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:4291496 ps, :4451459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 4451459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 4451459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:4611496 ps, :4771459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:4611496 ps, :4771459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 4771459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 4771459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:4931496 ps, :5091459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:4931496 ps, :5091459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 5091459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 5091459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 5125.00 ns tip==0" {  } {  } 0 0 "ModelSim-Altera Info: # status: 5125.00 ns tip==0" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 5165.00 ns write slave memory address 01" {  } {  } 0 0 "ModelSim-Altera Info: # status: 5165.00 ns write slave memory address 01" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:5331496 ps, :5491459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:5331496 ps, :5491459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 5491459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 5491459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:5651496 ps, :5811459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:5651496 ps, :5811459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 5811459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 5811459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:5971496 ps, :6131459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:5971496 ps, :6131459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 6131459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 6131459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:6291496 ps, :6451459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:6291496 ps, :6451459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 6451459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 6451459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:6611496 ps, :6771459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:6611496 ps, :6771459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 6771459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 6771459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:6931496 ps, :7091459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:6931496 ps, :7091459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 7091459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 7091459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:7251496 ps, :7411459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:7251496 ps, :7411459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 7411459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 7411459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:7571496 ps, :7731459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:7571496 ps, :7731459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 7731459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 7731459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:7891496 ps, :8051459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:7891496 ps, :8051459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 8051459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 8051459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 8085.00 ns tip==0" {  } {  } 0 0 "ModelSim-Altera Info: # status: 8085.00 ns tip==0" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 8125.00 ns write data a5" {  } {  } 0 0 "ModelSim-Altera Info: # status: 8125.00 ns write data a5" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 8125.00 ns clock streching starts" {  } {  } 0 0 "ModelSim-Altera Info: # status: 8125.00 ns clock streching starts" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 9225.00 ns clock streching ends" {  } {  } 0 0 "ModelSim-Altera Info: # status: 9225.00 ns clock streching ends" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:9551496 ps, :9711459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:9551496 ps, :9711459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 9711459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 9711459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:9871496 ps, :10031459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:9871496 ps, :10031459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 10031459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 10031459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:10191496 ps, :10351459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:10191496 ps, :10351459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 10351459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 10351459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693718 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:10511496 ps, :10671459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:10511496 ps, :10671459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693718 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 10671459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 10671459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693718 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:10831496 ps, :10991459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:10831496 ps, :10991459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693718 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 10991459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 10991459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693718 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:11151496 ps, :11311459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:11151496 ps, :11311459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693718 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 11311459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 11311459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693718 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:11471496 ps, :11631459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:11471496 ps, :11631459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693719 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 11631459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 11631459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693719 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:11791496 ps, :11951459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:11791496 ps, :11951459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693719 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 11951459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 11951459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693719 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 11975.00 ns tip==0" {  } {  } 0 0 "ModelSim-Altera Info: # status: 11975.00 ns tip==0" 0 0 "Shell" 0 0 1714376693719 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 12015.00 ns write slave memory address 02" {  } {  } 0 0 "ModelSim-Altera Info: # status: 12015.00 ns write slave memory address 02" 0 0 "Shell" 0 0 1714376693749 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:12111496 ps, :12271459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:12111496 ps, :12271459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693749 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 12271459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 12271459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693749 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:12431496 ps, :12591459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:12431496 ps, :12591459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693803 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 12591459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 12591459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693803 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:12751496 ps, :12911459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:12751496 ps, :12911459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693803 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 12911459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 12911459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693812 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:13071496 ps, :13231459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:13071496 ps, :13231459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693812 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 13231459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 13231459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693812 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:13391496 ps, :13551459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:13391496 ps, :13551459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693816 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 13551459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 13551459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693816 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:13711496 ps, :13871459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:13711496 ps, :13871459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693819 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 13871459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 13871459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693819 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:14031496 ps, :14191459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:14031496 ps, :14191459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693819 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 14191459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 14191459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693819 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:14351496 ps, :14511459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:14351496 ps, :14511459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693819 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 14511459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 14511459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693819 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:14671496 ps, :14831459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:14671496 ps, :14831459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693821 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 14831459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 14831459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693821 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 14855.00 ns tip==0" {  } {  } 0 0 "ModelSim-Altera Info: # status: 14855.00 ns tip==0" 0 0 "Shell" 0 0 1714376693828 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 14895.00 ns write next data 5a, generate 'stop'" {  } {  } 0 0 "ModelSim-Altera Info: # status: 14895.00 ns write next data 5a, generate 'stop'" 0 0 "Shell" 0 0 1714376693828 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:14991496 ps, :15151459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:14991496 ps, :15151459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693828 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 15151459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 15151459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693828 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:15311496 ps, :15471459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:15311496 ps, :15471459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693828 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 15471459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 15471459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693828 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:15631496 ps, :15791459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:15631496 ps, :15791459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693831 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 15791459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 15791459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693831 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:15951496 ps, :16111459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:15951496 ps, :16111459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693831 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 16111459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 16111459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693831 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:16271496 ps, :16431459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:16271496 ps, :16431459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693833 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 16431459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 16431459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693833 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:16591496 ps, :16751459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:16591496 ps, :16751459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693835 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 16751459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 16751459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693835 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:16911496 ps, :17071459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:16911496 ps, :17071459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693837 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 17071459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 17071459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693837 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:17231496 ps, :17391459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:17231496 ps, :17391459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693837 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 17391459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 17391459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693838 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:17551496 ps, :17711459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:17551496 ps, :17711459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693838 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 17711459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 17711459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693838 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$setup( posedge Scl:17871496 ps, posedge Sda &&& Scl:18030908 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$setup( posedge Scl:17871496 ps, posedge Sda &&& Scl:18030908 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693838 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 18030908 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Setup# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 272" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 18030908 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Setup# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 272" 0 0 "Shell" 0 0 1714376693838 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 18075.00 ns tip==0, busy==0" {  } {  } 0 0 "ModelSim-Altera Info: # status: 18075.00 ns tip==0, busy==0" 0 0 "Shell" 0 0 1714376693838 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 18075.00 ns Read Access" {  } {  } 0 0 "ModelSim-Altera Info: # status: 18075.00 ns Read Access" 0 0 "Shell" 0 0 1714376693838 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 18115.00 ns generate 'start', write cmd 20 (slave address+write)" {  } {  } 0 0 "ModelSim-Altera Info: # status: 18115.00 ns generate 'start', write cmd 20 (slave address+write)" 0 0 "Shell" 0 0 1714376693838 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:18751496 ps, :18911459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:18751496 ps, :18911459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693838 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 18911459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 18911459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693838 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:19071496 ps, :19231459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:19071496 ps, :19231459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693839 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 19231459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 19231459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693839 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:19391496 ps, :19551459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:19391496 ps, :19551459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693840 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 19551459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 19551459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693840 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:19711496 ps, :19871459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:19711496 ps, :19871459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693840 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 19871459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 19871459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693840 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:20031496 ps, :20191459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:20031496 ps, :20191459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693840 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 20191459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 20191459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693840 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:20351496 ps, :20511459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:20351496 ps, :20511459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693840 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 20511459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 20511459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693840 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:20671496 ps, :20831459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:20671496 ps, :20831459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693840 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 20831459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 20831459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693840 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:20991496 ps, :21151459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:20991496 ps, :21151459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693840 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 21151459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 21151459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693840 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:21311496 ps, :21471459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:21311496 ps, :21471459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693841 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 21471459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 21471459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693841 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 21495.00 ns tip==0" {  } {  } 0 0 "ModelSim-Altera Info: # status: 21495.00 ns tip==0" 0 0 "Shell" 0 0 1714376693842 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 21535.00 ns write slave address 01" {  } {  } 0 0 "ModelSim-Altera Info: # status: 21535.00 ns write slave address 01" 0 0 "Shell" 0 0 1714376693842 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:21631496 ps, :21791459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:21631496 ps, :21791459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693842 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 21791459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 21791459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693842 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:21951496 ps, :22111459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:21951496 ps, :22111459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693842 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 22111459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 22111459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693842 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:22271496 ps, :22431459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:22271496 ps, :22431459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693842 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 22431459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 22431459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693843 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:22591496 ps, :22751459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:22591496 ps, :22751459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693843 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 22751459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 22751459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693844 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:22911496 ps, :23071459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:22911496 ps, :23071459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693844 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 23071459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 23071459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693844 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:23231496 ps, :23391459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:23231496 ps, :23391459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693844 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 23391459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 23391459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693844 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:23551496 ps, :23711459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:23551496 ps, :23711459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693844 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 23711459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 23711459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693844 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:23871496 ps, :24031459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:23871496 ps, :24031459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693844 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 24031459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 24031459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693844 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:24191496 ps, :24351459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:24191496 ps, :24351459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693844 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 24351459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 24351459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693844 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 24375.00 ns tip==0" {  } {  } 0 0 "ModelSim-Altera Info: # status: 24375.00 ns tip==0" 0 0 "Shell" 0 0 1714376693844 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 24415.00 ns generate 'repeated start', write cmd 21 (slave address+read)" {  } {  } 0 0 "ModelSim-Altera Info: # status: 24415.00 ns generate 'repeated start', write cmd 21 (slave address+read)" 0 0 "Shell" 0 0 1714376693844 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$setup( posedge Scl:24511496 ps, negedge Sda &&& Scl:24670886 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$setup( posedge Scl:24511496 ps, negedge Sda &&& Scl:24670886 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693844 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 24670886 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Setup# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 270" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 24670886 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Setup# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 270" 0 0 "Shell" 0 0 1714376693844 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:24991496 ps, :25151459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:24991496 ps, :25151459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693844 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 25151459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 25151459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693844 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:25311496 ps, :25471459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:25311496 ps, :25471459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693844 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 25471459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 25471459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693844 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:25631496 ps, :25791459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:25631496 ps, :25791459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693844 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 25791459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 25791459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693844 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:25951496 ps, :26111459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:25951496 ps, :26111459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693844 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 26111459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 26111459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693844 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:26271496 ps, :26431459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:26271496 ps, :26431459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693844 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 26431459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 26431459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693844 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:26591496 ps, :26751459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:26591496 ps, :26751459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693844 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 26751459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 26751459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693844 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:26911496 ps, :27071459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:26911496 ps, :27071459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693844 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 27071459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 27071459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693844 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:27231496 ps, :27391459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:27231496 ps, :27391459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693849 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 27391459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 27391459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693849 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:27551496 ps, :27711459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:27551496 ps, :27711459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693849 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 27711459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 27711459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693849 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 27735.00 ns tip==0" {  } {  } 0 0 "ModelSim-Altera Info: # status: 27735.00 ns tip==0" 0 0 "Shell" 0 0 1714376693849 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 27755.00 ns read + ack" {  } {  } 0 0 "ModelSim-Altera Info: # status: 27755.00 ns read + ack" 0 0 "Shell" 0 0 1714376693849 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:27871496 ps, :28031459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:27871496 ps, :28031459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693849 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 28031459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 28031459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693849 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:28191496 ps, :28351459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:28191496 ps, :28351459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693849 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 28351459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 28351459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693849 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:28511496 ps, :28671459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:28511496 ps, :28671459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693849 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 28671459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 28671459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693849 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:28831496 ps, :28991459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:28831496 ps, :28991459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693849 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 28991459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 28991459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693849 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:29151496 ps, :29311459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:29151496 ps, :29311459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693849 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 29311459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 29311459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693849 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:29471496 ps, :29631459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:29471496 ps, :29631459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693849 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 29631459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 29631459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693849 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:29791496 ps, :29951459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:29791496 ps, :29951459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693849 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 29951459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 29951459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693851 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:30111496 ps, :30271459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:30111496 ps, :30271459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693851 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 30271459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 30271459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693851 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:30431496 ps, :30591459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:30431496 ps, :30591459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693851 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 30591459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 30591459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693851 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 30615.00 ns tip==0" {  } {  } 0 0 "ModelSim-Altera Info: # status: 30615.00 ns tip==0" 0 0 "Shell" 0 0 1714376693851 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 30635.00 ns received a5" {  } {  } 0 0 "ModelSim-Altera Info: # status: 30635.00 ns received a5" 0 0 "Shell" 0 0 1714376693851 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 30655.00 ns read + ack" {  } {  } 0 0 "ModelSim-Altera Info: # status: 30655.00 ns read + ack" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:30751496 ps, :30911459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:30751496 ps, :30911459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 30911459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 30911459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:31071496 ps, :31231459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:31071496 ps, :31231459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 31231459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 31231459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:31391496 ps, :31551459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:31391496 ps, :31551459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 31551459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 31551459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:31711496 ps, :31871459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:31711496 ps, :31871459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 31871459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 31871459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:32031496 ps, :32191459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:32031496 ps, :32191459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 32191459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 32191459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:32351496 ps, :32511459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:32351496 ps, :32511459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 32511459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 32511459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:32671496 ps, :32831459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:32671496 ps, :32831459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 32831459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 32831459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:32991496 ps, :33151459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:32991496 ps, :33151459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 33151459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 33151459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:33311496 ps, :33471459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:33311496 ps, :33471459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 33471459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 33471459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 33495.00 ns tip==0" {  } {  } 0 0 "ModelSim-Altera Info: # status: 33495.00 ns tip==0" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 33515.00 ns received 5a" {  } {  } 0 0 "ModelSim-Altera Info: # status: 33515.00 ns received 5a" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 33555.00 ns generate 'start', write cmd 20 (slave address+write). Check invalid address" {  } {  } 0 0 "ModelSim-Altera Info: # status: 33555.00 ns generate 'start', write cmd 20 (slave address+write). Check invalid address" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: restart -f" {  } {  } 0 0 "ModelSim-Altera Info: restart -f" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'." {  } {  } 0 0 "ModelSim-Altera Info: # ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'." 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # SDF 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # SDF 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading instances from i2c_master_top_v.sdo" {  } {  } 0 0 "ModelSim-Altera Info: # Loading instances from i2c_master_top_v.sdo" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading timing data from i2c_master_top_v.sdo" {  } {  } 0 0 "ModelSim-Altera Info: # Loading timing data from i2c_master_top_v.sdo" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed." {  } {  } 0 0 "ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed." 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_top File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/../tb/tb_i2c_master_top_4netlist.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_top File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/../tb/tb_i2c_master_top_4netlist.v" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run -all" {  } {  } 0 0 "ModelSim-Altera Info: run -all" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status:    0.00 ns Testbench started" {  } {  } 0 0 "ModelSim-Altera Info: # status:    0.00 ns Testbench started" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \[Info-    0.00 ns\] Reset" {  } {  } 0 0 "ModelSim-Altera Info: # \[Info-    0.00 ns\] Reset" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 1297.00 ns done reset" {  } {  } 0 0 "ModelSim-Altera Info: # status: 1297.00 ns done reset" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 1405.00 ns programmed registers" {  } {  } 0 0 "ModelSim-Altera Info: # status: 1405.00 ns programmed registers" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 1707.00 ns verified registers" {  } {  } 0 0 "ModelSim-Altera Info: # status: 1707.00 ns verified registers" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 1725.00 ns core enabled" {  } {  } 0 0 "ModelSim-Altera Info: # status: 1725.00 ns core enabled" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 1725.00 ns Write Access" {  } {  } 0 0 "ModelSim-Altera Info: # status: 1725.00 ns Write Access" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 1765.00 ns generate 'start', write cmd 20 (slave address+write)" {  } {  } 0 0 "ModelSim-Altera Info: # status: 1765.00 ns generate 'start', write cmd 20 (slave address+write)" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:2371496 ps, :2531459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:2371496 ps, :2531459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 2531459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 2531459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:2691496 ps, :2851459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:2691496 ps, :2851459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 2851459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 2851459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:3011496 ps, :3171459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:3011496 ps, :3171459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 3171459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 3171459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:3331496 ps, :3491459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:3331496 ps, :3491459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 3491459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 3491459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:3651496 ps, :3811459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:3651496 ps, :3811459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 3811459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 3811459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:3971496 ps, :4131459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:3971496 ps, :4131459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 4131459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 4131459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:4291496 ps, :4451459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:4291496 ps, :4451459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 4451459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 4451459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:4611496 ps, :4771459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:4611496 ps, :4771459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 4771459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 4771459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:4931496 ps, :5091459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:4931496 ps, :5091459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 5091459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 5091459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693852 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 5125.00 ns tip==0" {  } {  } 0 0 "ModelSim-Altera Info: # status: 5125.00 ns tip==0" 0 0 "Shell" 0 0 1714376693859 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 5165.00 ns write slave memory address 01" {  } {  } 0 0 "ModelSim-Altera Info: # status: 5165.00 ns write slave memory address 01" 0 0 "Shell" 0 0 1714376693859 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:5331496 ps, :5491459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:5331496 ps, :5491459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693859 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 5491459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 5491459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693859 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:5651496 ps, :5811459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:5651496 ps, :5811459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693867 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 5811459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 5811459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693867 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:5971496 ps, :6131459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:5971496 ps, :6131459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693867 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 6131459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 6131459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693867 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:6291496 ps, :6451459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:6291496 ps, :6451459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693869 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 6451459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 6451459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693869 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:6611496 ps, :6771459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:6611496 ps, :6771459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693869 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 6771459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 6771459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693869 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:6931496 ps, :7091459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:6931496 ps, :7091459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693869 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 7091459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 7091459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693869 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:7251496 ps, :7411459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:7251496 ps, :7411459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693869 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 7411459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 7411459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693869 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:7571496 ps, :7731459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:7571496 ps, :7731459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693869 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 7731459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 7731459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693869 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:7891496 ps, :8051459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:7891496 ps, :8051459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376693869 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 8051459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 8051459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376693985 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 8085.00 ns tip==0" {  } {  } 0 0 "ModelSim-Altera Info: # status: 8085.00 ns tip==0" 0 0 "Shell" 0 0 1714376693985 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 8125.00 ns write data a5" {  } {  } 0 0 "ModelSim-Altera Info: # status: 8125.00 ns write data a5" 0 0 "Shell" 0 0 1714376693985 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 8125.00 ns clock streching starts" {  } {  } 0 0 "ModelSim-Altera Info: # status: 8125.00 ns clock streching starts" 0 0 "Shell" 0 0 1714376694002 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 9225.00 ns clock streching ends" {  } {  } 0 0 "ModelSim-Altera Info: # status: 9225.00 ns clock streching ends" 0 0 "Shell" 0 0 1714376694002 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:9551496 ps, :9711459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:9551496 ps, :9711459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694002 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 9711459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 9711459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694002 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:9871496 ps, :10031459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:9871496 ps, :10031459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694002 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 10031459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 10031459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694002 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:10191496 ps, :10351459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:10191496 ps, :10351459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694002 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 10351459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 10351459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694002 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:10511496 ps, :10671459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:10511496 ps, :10671459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694002 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 10671459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 10671459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694002 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:10831496 ps, :10991459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:10831496 ps, :10991459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 10991459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 10991459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:11151496 ps, :11311459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:11151496 ps, :11311459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 11311459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 11311459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:11471496 ps, :11631459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:11471496 ps, :11631459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 11631459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 11631459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:11791496 ps, :11951459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:11791496 ps, :11951459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 11951459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 11951459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 11975.00 ns tip==0" {  } {  } 0 0 "ModelSim-Altera Info: # status: 11975.00 ns tip==0" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 12015.00 ns write slave memory address 02" {  } {  } 0 0 "ModelSim-Altera Info: # status: 12015.00 ns write slave memory address 02" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:12111496 ps, :12271459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:12111496 ps, :12271459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 12271459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 12271459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:12431496 ps, :12591459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:12431496 ps, :12591459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 12591459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 12591459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:12751496 ps, :12911459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:12751496 ps, :12911459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 12911459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 12911459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:13071496 ps, :13231459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:13071496 ps, :13231459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 13231459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 13231459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:13391496 ps, :13551459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:13391496 ps, :13551459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 13551459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 13551459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:13711496 ps, :13871459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:13711496 ps, :13871459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 13871459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 13871459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:14031496 ps, :14191459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:14031496 ps, :14191459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 14191459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 14191459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:14351496 ps, :14511459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:14351496 ps, :14511459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 14511459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 14511459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:14671496 ps, :14831459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:14671496 ps, :14831459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 14831459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 14831459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 14855.00 ns tip==0" {  } {  } 0 0 "ModelSim-Altera Info: # status: 14855.00 ns tip==0" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 14895.00 ns write next data 5a, generate 'stop'" {  } {  } 0 0 "ModelSim-Altera Info: # status: 14895.00 ns write next data 5a, generate 'stop'" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:14991496 ps, :15151459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:14991496 ps, :15151459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 15151459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 15151459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:15311496 ps, :15471459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:15311496 ps, :15471459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 15471459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 15471459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:15631496 ps, :15791459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:15631496 ps, :15791459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 15791459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 15791459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:15951496 ps, :16111459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:15951496 ps, :16111459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 16111459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 16111459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:16271496 ps, :16431459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:16271496 ps, :16431459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 16431459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 16431459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:16591496 ps, :16751459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:16591496 ps, :16751459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 16751459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 16751459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:16911496 ps, :17071459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:16911496 ps, :17071459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 17071459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 17071459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:17231496 ps, :17391459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:17231496 ps, :17391459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 17391459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 17391459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:17551496 ps, :17711459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:17551496 ps, :17711459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 17711459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 17711459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$setup( posedge Scl:17871496 ps, posedge Sda &&& Scl:18030908 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$setup( posedge Scl:17871496 ps, posedge Sda &&& Scl:18030908 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 18030908 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Setup# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 272" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 18030908 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Setup# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 272" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 18075.00 ns tip==0, busy==0" {  } {  } 0 0 "ModelSim-Altera Info: # status: 18075.00 ns tip==0, busy==0" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 18075.00 ns Read Access" {  } {  } 0 0 "ModelSim-Altera Info: # status: 18075.00 ns Read Access" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 18115.00 ns generate 'start', write cmd 20 (slave address+write)" {  } {  } 0 0 "ModelSim-Altera Info: # status: 18115.00 ns generate 'start', write cmd 20 (slave address+write)" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:18751496 ps, :18911459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:18751496 ps, :18911459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 18911459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 18911459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:19071496 ps, :19231459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:19071496 ps, :19231459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 19231459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 19231459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:19391496 ps, :19551459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:19391496 ps, :19551459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 19551459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 19551459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:19711496 ps, :19871459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:19711496 ps, :19871459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 19871459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 19871459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:20031496 ps, :20191459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:20031496 ps, :20191459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 20191459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 20191459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:20351496 ps, :20511459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:20351496 ps, :20511459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 20511459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 20511459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:20671496 ps, :20831459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:20671496 ps, :20831459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 20831459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 20831459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:20991496 ps, :21151459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:20991496 ps, :21151459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 21151459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 21151459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:21311496 ps, :21471459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:21311496 ps, :21471459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694008 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 21471459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 21471459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694019 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 21495.00 ns tip==0" {  } {  } 0 0 "ModelSim-Altera Info: # status: 21495.00 ns tip==0" 0 0 "Shell" 0 0 1714376694019 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 21535.00 ns write slave address 01" {  } {  } 0 0 "ModelSim-Altera Info: # status: 21535.00 ns write slave address 01" 0 0 "Shell" 0 0 1714376694019 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:21631496 ps, :21791459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:21631496 ps, :21791459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694019 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 21791459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 21791459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694019 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:21951496 ps, :22111459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:21951496 ps, :22111459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 22111459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 22111459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:22271496 ps, :22431459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:22271496 ps, :22431459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 22431459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 22431459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:22591496 ps, :22751459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:22591496 ps, :22751459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 22751459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 22751459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:22911496 ps, :23071459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:22911496 ps, :23071459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 23071459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 23071459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:23231496 ps, :23391459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:23231496 ps, :23391459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 23391459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 23391459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:23551496 ps, :23711459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:23551496 ps, :23711459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 23711459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 23711459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:23871496 ps, :24031459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:23871496 ps, :24031459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 24031459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 24031459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:24191496 ps, :24351459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:24191496 ps, :24351459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 24351459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 24351459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 24375.00 ns tip==0" {  } {  } 0 0 "ModelSim-Altera Info: # status: 24375.00 ns tip==0" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 24415.00 ns generate 'repeated start', write cmd 21 (slave address+read)" {  } {  } 0 0 "ModelSim-Altera Info: # status: 24415.00 ns generate 'repeated start', write cmd 21 (slave address+read)" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$setup( posedge Scl:24511496 ps, negedge Sda &&& Scl:24670886 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$setup( posedge Scl:24511496 ps, negedge Sda &&& Scl:24670886 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 24670886 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Setup# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 270" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 24670886 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Setup# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 270" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:24991496 ps, :25151459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:24991496 ps, :25151459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 25151459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 25151459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:25311496 ps, :25471459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:25311496 ps, :25471459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 25471459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 25471459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:25631496 ps, :25791459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:25631496 ps, :25791459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 25791459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 25791459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:25951496 ps, :26111459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:25951496 ps, :26111459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 26111459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 26111459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:26271496 ps, :26431459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:26271496 ps, :26431459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 26431459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 26431459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:26591496 ps, :26751459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:26591496 ps, :26751459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 26751459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 26751459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:26911496 ps, :27071459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:26911496 ps, :27071459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 27071459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 27071459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:27231496 ps, :27391459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:27231496 ps, :27391459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 27391459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 27391459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:27551496 ps, :27711459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:27551496 ps, :27711459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 27711459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 27711459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 27735.00 ns tip==0" {  } {  } 0 0 "ModelSim-Altera Info: # status: 27735.00 ns tip==0" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 27755.00 ns read + ack" {  } {  } 0 0 "ModelSim-Altera Info: # status: 27755.00 ns read + ack" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:27871496 ps, :28031459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:27871496 ps, :28031459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 28031459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 28031459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:28191496 ps, :28351459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:28191496 ps, :28351459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 28351459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 28351459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:28511496 ps, :28671459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:28511496 ps, :28671459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 28671459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 28671459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:28831496 ps, :28991459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:28831496 ps, :28991459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 28991459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 28991459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:29151496 ps, :29311459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:29151496 ps, :29311459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 29311459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 29311459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:29471496 ps, :29631459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:29471496 ps, :29631459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 29631459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 29631459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:29791496 ps, :29951459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:29791496 ps, :29951459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 29951459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 29951459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:30111496 ps, :30271459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:30111496 ps, :30271459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 30271459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 30271459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:30431496 ps, :30591459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:30431496 ps, :30591459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 30591459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 30591459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 30615.00 ns tip==0" {  } {  } 0 0 "ModelSim-Altera Info: # status: 30615.00 ns tip==0" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 30635.00 ns received a5" {  } {  } 0 0 "ModelSim-Altera Info: # status: 30635.00 ns received a5" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 30655.00 ns read + ack" {  } {  } 0 0 "ModelSim-Altera Info: # status: 30655.00 ns read + ack" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:30751496 ps, :30911459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:30751496 ps, :30911459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 30911459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 30911459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694059 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:31071496 ps, :31231459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:31071496 ps, :31231459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694068 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 31231459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 31231459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694068 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:31391496 ps, :31551459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:31391496 ps, :31551459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694069 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 31551459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 31551459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694069 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:31711496 ps, :31871459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:31711496 ps, :31871459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694091 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 31871459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 31871459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694091 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:32031496 ps, :32191459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:32031496 ps, :32191459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694091 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 32191459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 32191459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694091 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:32351496 ps, :32511459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:32351496 ps, :32511459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694091 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 32511459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 32511459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694091 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:32671496 ps, :32831459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:32671496 ps, :32831459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694091 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 32831459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 32831459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694091 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:32991496 ps, :33151459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:32991496 ps, :33151459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694091 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 33151459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 33151459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694091 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:33311496 ps, :33471459 ps, 160 ns );" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: \$width( posedge Scl:33311496 ps, :33471459 ps, 160 ns );" 0 0 "Shell" 0 0 1714376694091 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 33471459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 33471459 ps  Iteration: 2  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268" 0 0 "Shell" 0 0 1714376694091 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 33495.00 ns tip==0" {  } {  } 0 0 "ModelSim-Altera Info: # status: 33495.00 ns tip==0" 0 0 "Shell" 0 0 1714376694091 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 33515.00 ns received 5a" {  } {  } 0 0 "ModelSim-Altera Info: # status: 33515.00 ns received 5a" 0 0 "Shell" 0 0 1714376694091 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # status: 33555.00 ns generate 'start', write cmd 20 (slave address+write). Check invalid address" {  } {  } 0 0 "ModelSim-Altera Info: # status: 33555.00 ns generate 'start', write cmd 20 (slave address+write). Check invalid address" 0 0 "Shell" 0 0 1714376694091 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Break key hit" {  } {  } 0 0 "ModelSim-Altera Info: # Break key hit" 0 0 "Shell" 0 0 1714376694091 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Break in Module tb_i2c_master_top at C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/../tb/tb_i2c_master_top_4netlist.v line 124" {  } {  } 0 0 "ModelSim-Altera Info: # Break in Module tb_i2c_master_top at C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/../tb/tb_i2c_master_top_4netlist.v line 124" 0 0 "Shell" 0 0 1714376694091 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 09:44:51 on Apr 29,2024, Elapsed time: 0:14:08" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 09:44:51 on Apr 29,2024, Elapsed time: 0:14:08" 0 0 "Shell" 0 0 1714376694091 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 91, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 91, Warnings: 0" 0 0 "Shell" 0 0 1714376694091 ""}
{ "Error" "0" "" "Errors encountered while running modelsim do file" {  } {  } 0 0 "Errors encountered while running modelsim do file" 0 0 "Shell" 0 0 1714376694215 ""}
{ "Error" "0" "" "Error: NativeLink simulation flow was NOT successful" {  } {  } 0 0 "Error: NativeLink simulation flow was NOT successful" 0 0 "Shell" 0 0 1714376694215 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/i2c_master_top_nativelink_simulation.rpt" {  } { { "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/i2c_master_top_nativelink_simulation.rpt" "0" { Text "C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/i2c_master_top_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/syn/i2c_master_top_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1714376694216 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1714376694216 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 276 s 1  Quartus Prime " "Quartus Prime Shell was unsuccessful. 276 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714376694216 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 29 09:44:54 2024 " "Processing ended: Mon Apr 29 09:44:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714376694216 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:14:18 " "Elapsed time: 00:14:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714376694216 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:26 " "Total CPU time (on all processors): 00:02:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714376694216 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1714376694216 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 278 s 36 s " "Quartus Prime Full Compilation was unsuccessful. 278 errors, 36 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1714376694885 ""}
