/* Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os) */

(* top =  1  *)
(* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:1.1-61.23" *)
module fsm_sd(x, y, a, b, c, d, e, f, g, redled);
  (* init = 1'h0 *)
  wire _00_;
  (* init = 1'h0 *)
  wire _01_;
  (* init = 1'h0 *)
  wire _02_;
  (* init = 1'h0 *)
  wire _03_;
  (* init = 1'h0 *)
  wire _04_;
  (* init = 1'h1 *)
  wire _05_;
  wire _06_;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:13.25-13.63|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:979.17-979.32" *)
  (* unused_bits = "0" *)
  wire _07_;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:13.25-13.63|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:962.17-962.25" *)
  (* unused_bits = "0" *)
  wire _08_;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:13.25-13.63|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:959.17-959.28" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _09_;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:13.25-13.63|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:958.17-958.26" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _10_;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:13.25-13.63|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:986.17-986.28" *)
  (* unused_bits = "0" *)
  wire _11_;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:13.25-13.63|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:987.17-987.29" *)
  (* unused_bits = "0" *)
  wire _12_;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:13.25-13.63|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:988.17-988.28" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _13_;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:13.25-13.63|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:978.17-978.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] _14_;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:13.25-13.63|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:967.17-967.29" *)
  (* unused_bits = "0" *)
  wire _15_;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:13.25-13.63|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:968.17-968.25" *)
  (* unused_bits = "0" *)
  wire _16_;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:13.25-13.63|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:969.17-969.29" *)
  (* unused_bits = "0" *)
  wire _17_;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:13.25-13.63|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:965.17-965.29" *)
  (* unused_bits = "0" *)
  wire _18_;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:13.25-13.63|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:970.17-970.25" *)
  (* unused_bits = "0" *)
  wire _19_;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:13.25-13.63|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:971.17-971.29" *)
  (* unused_bits = "0" *)
  wire _20_;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:13.25-13.63|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:980.17-980.26" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23" *)
  wire [23:0] _21_;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:13.25-13.63|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:964.17-964.23" *)
  (* unused_bits = "0" *)
  wire _22_;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:13.25-13.63|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:955.17-955.24" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16" *)
  wire [16:0] _23_;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:13.25-13.63|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:950.17-950.29" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _24_;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:13.25-13.63|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:951.17-951.24" *)
  (* unused_bits = "0" *)
  wire _25_;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:13.25-13.63|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:953.17-953.23" *)
  (* unused_bits = "0" *)
  wire _26_;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:13.25-13.63|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:954.17-954.24" *)
  (* unused_bits = "0" *)
  wire _27_;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:13.25-13.63|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:952.17-952.23" *)
  (* unused_bits = "0" *)
  wire _28_;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:13.25-13.63|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:974.17-974.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _29_;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:2.17-2.18" *)
  output a;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire a_dffe_Q_D;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \a_dffe_Q_D_LUT2_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \a_dffe_Q_D_LUT2_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \a_dffe_Q_D_LUT2_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \a_dffe_Q_D_LUT2_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \a_dffe_Q_D_LUT2_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \a_dffe_Q_D_LUT2_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \a_dffe_Q_D_LUT2_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \a_dffe_Q_D_LUT2_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \a_dffe_Q_D_LUT2_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:39.34-39.43" *)
  wire a_dffe_Q_D_LUT2_O_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \a_dffe_Q_D_LUT2_O_I0_LUT3_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \a_dffe_Q_D_LUT2_O_I0_LUT3_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \a_dffe_Q_D_LUT2_O_I0_LUT3_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \a_dffe_Q_D_LUT2_O_I0_LUT3_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:44.33-44.59" *)
  wire a_dffe_Q_D_LUT2_O_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \a_dffe_Q_D_LUT2_O_I1_LUT3_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \a_dffe_Q_D_LUT2_O_I1_LUT3_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \a_dffe_Q_D_LUT2_O_I1_LUT3_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \a_dffe_Q_D_LUT2_O_I1_LUT3_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \a_dffe_Q_D_LUT2_O_I1_LUT3_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \a_dffe_Q_D_LUT2_O_I1_LUT3_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \a_dffe_Q_D_LUT2_O_I1_LUT3_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \a_dffe_Q_D_LUT2_O_I1_LUT3_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \a_dffe_Q_D_LUT2_O_I1_LUT3_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \a_dffe_Q_D_LUT2_O_I1_LUT3_O.XSL ;
  wire a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:2.19-2.20" *)
  output b;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:2.21-2.22" *)
  output c;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire c_dffe_Q_D;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \c_dffe_Q_D_LUT2_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \c_dffe_Q_D_LUT2_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \c_dffe_Q_D_LUT2_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \c_dffe_Q_D_LUT2_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \c_dffe_Q_D_LUT2_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \c_dffe_Q_D_LUT2_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \c_dffe_Q_D_LUT2_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \c_dffe_Q_D_LUT2_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \c_dffe_Q_D_LUT2_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:40.35-40.45" *)
  wire c_dffe_Q_D_LUT2_O_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \c_dffe_Q_D_LUT2_O_I1_LUT3_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \c_dffe_Q_D_LUT2_O_I1_LUT3_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \c_dffe_Q_D_LUT2_O_I1_LUT3_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \c_dffe_Q_D_LUT2_O_I1_LUT3_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \c_dffe_Q_D_LUT2_O_I1_LUT3_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \c_dffe_Q_D_LUT2_O_I1_LUT3_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \c_dffe_Q_D_LUT2_O_I1_LUT3_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \c_dffe_Q_D_LUT2_O_I1_LUT3_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \c_dffe_Q_D_LUT2_O_I1_LUT3_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \c_dffe_Q_D_LUT2_O_I1_LUT3_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:12.9-12.12" *)
  wire clk;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:2.23-2.24" *)
  output d;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(0) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(1) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(10) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(11) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(12) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(13) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(14) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(15) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(16) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(17) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(18) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(19) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(2) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(20) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(21) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(22) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(23) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(24) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(25) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(26) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(3) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(4) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(5) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(6) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(7) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(8) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:14.15-14.20" *)
  wire \delay(9) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(0) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(1) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(10) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(11) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(12) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(13) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(14) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(15) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(16) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(17) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(18) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(19) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(2) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(20) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(21) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(22) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(23) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(24) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(3) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(4) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(5) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(6) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(7) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(8) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \delay_dff_Q_9_D(9) ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_1.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_1.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_1.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_1_I2;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_2.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_2.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_2.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_2.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_2.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_2.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_2.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_2.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_2.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_3.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_3.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_3.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3.XSL ;
  wire delay_dff_Q_9_D_LUT3_O_3_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I0_LUT2_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I0_LUT2_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I0_LUT2_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I0_LUT2_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I0_LUT2_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I0_LUT2_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I0_LUT2_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I0_LUT2_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I0_LUT2_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_I2;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.TSL ;
  wire delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.TSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:33.24-33.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:316.27-316.69|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:271.12-271.34" *)
  wire delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O.TSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_1.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_1.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_1.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_1.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_1.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_1.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_1.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_1.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_1.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_1.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_1.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_1.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_1.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_1.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_1.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_1.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_1.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_1.TSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_10.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_10.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_10.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_10.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_10.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_10.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_10.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_10.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_10.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_10.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_10.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_10.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_10.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_10.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_10.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_10.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_10.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_10.TSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_10_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_11.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_11.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_11.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_11.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_11.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_11.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_11.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_11.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_11.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_11.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_11.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_11.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_11.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_11.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_11.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_11.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_11.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_11.TSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_11_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_11_I1_LUT2_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_11_I1_LUT2_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_11_I1_LUT2_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_11_I1_LUT2_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_11_I1_LUT2_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_11_I1_LUT2_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_11_I1_LUT2_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_11_I1_LUT2_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_11_I1_LUT2_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_12.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_12.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_12.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_12.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_12.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_12.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_12.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_12.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_12.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_12.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_12.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_12.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_12.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_12.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_12.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_12.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_12.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_12.TSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_12_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_12_I1_LUT3_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_12_I1_LUT3_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_12_I1_LUT3_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_12_I1_LUT3_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_12_I1_LUT3_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_12_I1_LUT3_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_12_I1_LUT3_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_12_I1_LUT3_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_12_I1_LUT3_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_12_I1_LUT3_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_13.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_13.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_13.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_13.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13.TSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_13_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O.XSL ;
  wire delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT2_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT2_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT2_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT2_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT2_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT2_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT2_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT2_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT2_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.TSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:33.24-33.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:316.27-316.69|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:271.12-271.34" *)
  wire delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2_I3;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2_I3_LUT2_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2_I3_LUT2_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2_I3_LUT2_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2_I3_LUT2_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2_I3_LUT2_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2_I3_LUT2_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2_I3_LUT2_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2_I3_LUT2_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2_I3_LUT2_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_14.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_14.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_14.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_14.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14.TSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_14_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:33.24-33.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.TSL ;
  wire delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3_O;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.TSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_15.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_15.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_15.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_15.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_15.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_15.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_15.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_15.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_15.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_15.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_15.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_15.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_15.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_15.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_15.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_15.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_15.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_15.TSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_15_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_15_I1_LUT3_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_15_I1_LUT3_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_15_I1_LUT3_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_15_I1_LUT3_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_15_I1_LUT3_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_15_I1_LUT3_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_15_I1_LUT3_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_15_I1_LUT3_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_15_I1_LUT3_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_15_I1_LUT3_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_16.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_16.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_16.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_16.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_16.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_16.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_16.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_16.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_16.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_16.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_16.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_16.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_16.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_16.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_16.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_16.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_16.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_16.TSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_16_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:33.24-33.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O_I1_LUT2_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O_I1_LUT2_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O_I1_LUT2_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O_I1_LUT2_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O_I1_LUT2_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O_I1_LUT2_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O_I1_LUT2_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O_I1_LUT2_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O_I1_LUT2_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_17.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_17.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_17.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_17.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17.TSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_17_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:33.24-33.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.TSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_18.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_18.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_18.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_18.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_18.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_18.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_18.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_18.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_18.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_18.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_18.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_18.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_18.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_18.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_18.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_18.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_18.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_18.TSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_18_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:33.24-33.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_19.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_19.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_19.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_19.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_19.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_19.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_19.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_19.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_19.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_19.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_19.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_19.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_19.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_19.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_19.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_19.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_19.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_19.TSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_19_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_1_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_1_I1_LUT2_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_1_I1_LUT2_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_1_I1_LUT2_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_1_I1_LUT2_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_1_I1_LUT2_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_1_I1_LUT2_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_1_I1_LUT2_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_1_I1_LUT2_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_1_I1_LUT2_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_2.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_2.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_2.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_2.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_2.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_2.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_2.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_2.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_2.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_2.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_2.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_2.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_2.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_2.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_2.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_2.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_2.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_2.TSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_20.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_20.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_20.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_20.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_20.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_20.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_20.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_20.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_20.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_20.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_20.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_20.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_20.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_20.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_20.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_20.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_20.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_20.TSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_20_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_2_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.TSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_3.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_3.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_3.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_3.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_3.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_3.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_3.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_3.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_3.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_3.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_3.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_3.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_3.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_3.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_3.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_3.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_3.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_3.TSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_3_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_3_I1_LUT3_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_3_I1_LUT3_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_3_I1_LUT3_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_3_I1_LUT3_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_3_I1_LUT3_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_3_I1_LUT3_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_3_I1_LUT3_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_3_I1_LUT3_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_3_I1_LUT3_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_3_I1_LUT3_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_4.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_4.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_4.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_4.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_4.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_4.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_4.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_4.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_4.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_4.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_4.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_4.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_4.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_4.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_4.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_4.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_4.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_4.TSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_4_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_4_I1_LUT2_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_4_I1_LUT2_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_4_I1_LUT2_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_4_I1_LUT2_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_4_I1_LUT2_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_4_I1_LUT2_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_4_I1_LUT2_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_4_I1_LUT2_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_4_I1_LUT2_O.XSL ;
  wire delay_dff_Q_9_D_LUT4_O_4_I1_LUT2_O_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_5.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_5.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_5.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_5.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5.TSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_5_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.TSL ;
  wire delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_6.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_6.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_6.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_6.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6.TSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_6_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.TSL ;
  wire delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT3_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT3_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT3_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT3_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT3_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT3_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT3_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT3_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT3_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT3_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.TSL ;
  wire delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2_I1_LUT2_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2_I1_LUT2_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2_I1_LUT2_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2_I1_LUT2_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2_I1_LUT2_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2_I1_LUT2_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2_I1_LUT2_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2_I1_LUT2_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2_I1_LUT2_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_7.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_7.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_7.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_7.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_7.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_7.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_7.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_7.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_7.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_7.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_7.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_7.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_7.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_7.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_7.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_7.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_7.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_7.TSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_7_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_7_I1_LUT2_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_7_I1_LUT2_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_7_I1_LUT2_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_7_I1_LUT2_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_7_I1_LUT2_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_7_I1_LUT2_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_7_I1_LUT2_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_7_I1_LUT2_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_7_I1_LUT2_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_8.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_8.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_8.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_8.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_8.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_8.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_8.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_8.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_8.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_8.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_8.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_8.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_8.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_8.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_8.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_8.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_8.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_8.TSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_8_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O.XSL ;
  wire delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O_I2;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O_I2_LUT3_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O_I2_LUT3_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_9.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_9.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_9.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_9.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9.TSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_9_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.TSL ;
  wire delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I0_LUT3_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I0_LUT3_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I0_LUT3_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I0_LUT3_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I0_LUT3_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I0_LUT3_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I0_LUT3_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I0_LUT3_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I0_LUT3_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I0_LUT3_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:316.27-316.69|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:270.12-270.41" *)
  wire delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I3;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.TSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT4_O_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O.XSL ;
  wire delay_dff_Q_9_D_LUT4_O_I1_LUT3_O_I2;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:2.25-2.26" *)
  output e;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire e_dffe_Q_D;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \e_dffe_Q_D_LUT2_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \e_dffe_Q_D_LUT2_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \e_dffe_Q_D_LUT2_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \e_dffe_Q_D_LUT2_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \e_dffe_Q_D_LUT2_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \e_dffe_Q_D_LUT2_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \e_dffe_Q_D_LUT2_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \e_dffe_Q_D_LUT2_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \e_dffe_Q_D_LUT2_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:48.33-48.56" *)
  wire e_dffe_Q_D_LUT2_O_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \e_dffe_Q_D_LUT2_O_I0_LUT2_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \e_dffe_Q_D_LUT2_O_I0_LUT2_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \e_dffe_Q_D_LUT2_O_I0_LUT2_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \e_dffe_Q_D_LUT2_O_I0_LUT2_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \e_dffe_Q_D_LUT2_O_I0_LUT2_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \e_dffe_Q_D_LUT2_O_I0_LUT2_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \e_dffe_Q_D_LUT2_O_I0_LUT2_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \e_dffe_Q_D_LUT2_O_I0_LUT2_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \e_dffe_Q_D_LUT2_O_I0_LUT2_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:2.27-2.28" *)
  output f;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire f_dffe_Q_D;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \f_dffe_Q_D_LUT2_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \f_dffe_Q_D_LUT2_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \f_dffe_Q_D_LUT2_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \f_dffe_Q_D_LUT2_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \f_dffe_Q_D_LUT2_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \f_dffe_Q_D_LUT2_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \f_dffe_Q_D_LUT2_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \f_dffe_Q_D_LUT2_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \f_dffe_Q_D_LUT2_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:2.29-2.30" *)
  output g;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire g_dffe_Q_D;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \g_dffe_Q_D_LUT4_O.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \g_dffe_Q_D_LUT4_O.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \g_dffe_Q_D_LUT4_O.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \g_dffe_Q_D_LUT4_O.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \g_dffe_Q_D_LUT4_O.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \g_dffe_Q_D_LUT4_O.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \g_dffe_Q_D_LUT4_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \g_dffe_Q_D_LUT4_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \g_dffe_Q_D_LUT4_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \g_dffe_Q_D_LUT4_O.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \g_dffe_Q_D_LUT4_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \g_dffe_Q_D_LUT4_O.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \g_dffe_Q_D_LUT4_O.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \g_dffe_Q_D_LUT4_O.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \g_dffe_Q_D_LUT4_O.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \g_dffe_Q_D_LUT4_O.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \g_dffe_Q_D_LUT4_O.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \g_dffe_Q_D_LUT4_O.TSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:39.34-39.37" *)
  wire g_dffe_Q_D_LUT4_O_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:40.73-40.76" *)
  wire g_dffe_Q_D_LUT4_O_I3;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:56.30-56.33" *)
  wire led;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \led_LUT1_I0.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \led_LUT1_I0.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire led_dffe_Q_D;
  (* init = 1'h0 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:5.18-5.20" *)
  wire \q1(0) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:5.18-5.20" *)
  wire \q1(1) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \q1_dffe_Q_D(0) ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \q1_dffe_Q_D_LUT1_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \q1_dffe_Q_D_LUT1_O.O ;
  (* init = 1'h0 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:6.18-6.20" *)
  wire \q2(0) ;
  (* init = 1'h0 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:6.18-6.20" *)
  wire \q2(1) ;
  (* init = 1'h0 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:6.18-6.20" *)
  wire \q2(2) ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \q2_LUT3_I0.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \q2_LUT3_I0.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \q2_LUT3_I0.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \q2_LUT3_I0.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \q2_LUT3_I0.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \q2_LUT3_I0.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \q2_LUT3_I0.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \q2_LUT3_I0.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \q2_LUT3_I0.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \q2_LUT3_I0.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \q2_dffe_Q_2_D(0) ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \q2_dffe_Q_2_D_LUT3_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \q2_dffe_Q_2_D_LUT3_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \q2_dffe_Q_2_D_LUT3_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \q2_dffe_Q_2_D_LUT3_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \q2_dffe_Q_2_D_LUT3_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \q2_dffe_Q_2_D_LUT3_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \q2_dffe_Q_2_D_LUT3_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \q2_dffe_Q_2_D_LUT3_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \q2_dffe_Q_2_D_LUT3_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \q2_dffe_Q_2_D_LUT3_O.XSL ;
  wire q2_dffe_Q_2_D_LUT3_O_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:40.52-40.62" *)
  wire q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL ;
  wire q2_dffe_Q_2_D_LUT3_O_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \q2_dffe_Q_2_D_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \q2_dffe_Q_2_D_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \q2_dffe_Q_2_D_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \q2_dffe_Q_2_D_LUT3_O_I1_LUT3_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \q2_dffe_Q_2_D_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \q2_dffe_Q_2_D_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \q2_dffe_Q_2_D_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \q2_dffe_Q_2_D_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \q2_dffe_Q_2_D_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \q2_dffe_Q_2_D_LUT3_O_I1_LUT3_O.XSL ;
  (* init = 1'h0 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:7.18-7.20" *)
  wire \q3(0) ;
  (* init = 1'h0 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:7.18-7.20" *)
  wire \q3(1) ;
  (* init = 1'h0 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:7.18-7.20" *)
  wire \q3(2) ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \q3_LUT3_I0.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \q3_LUT3_I0.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \q3_LUT3_I0.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \q3_LUT3_I0.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \q3_LUT3_I0.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \q3_LUT3_I0.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \q3_LUT3_I0.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \q3_LUT3_I0.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \q3_LUT3_I0.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \q3_LUT3_I0.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire \q3_dffe_Q_2_D(0) ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \q3_dffe_Q_2_D_LUT2_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \q3_dffe_Q_2_D_LUT2_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \q3_dffe_Q_2_D_LUT2_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \q3_dffe_Q_2_D_LUT2_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \q3_dffe_Q_2_D_LUT2_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \q3_dffe_Q_2_D_LUT2_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \q3_dffe_Q_2_D_LUT2_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \q3_dffe_Q_2_D_LUT2_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \q3_dffe_Q_2_D_LUT2_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:3.20-3.26" *)
  output redled;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:4.14-4.15" *)
  input x;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:2.15-2.16" *)
  output y;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32" *)
  wire y_dffe_Q_D;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \y_dffe_Q_D_LUT1_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \y_dffe_Q_D_LUT1_O.O ;
  wire y_dffe_Q_EN;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \y_dffe_Q_EN_LUT3_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \y_dffe_Q_EN_LUT3_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \y_dffe_Q_EN_LUT3_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \y_dffe_Q_EN_LUT3_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \y_dffe_Q_EN_LUT3_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \y_dffe_Q_EN_LUT3_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \y_dffe_Q_EN_LUT3_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \y_dffe_Q_EN_LUT3_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \y_dffe_Q_EN_LUT3_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \y_dffe_Q_EN_LUT3_O.XSL ;
  wire y_dffe_Q_EN_LUT3_O_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \y_dffe_Q_EN_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \y_dffe_Q_EN_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \y_dffe_Q_EN_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I0_LUT3_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I0_LUT3_O.XSL ;
  wire y_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \y_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \y_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT2_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL ;
  wire y_dffe_Q_EN_LUT3_O_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.TSL ;
  wire y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.TSL ;
  wire y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.TSL ;
  wire y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I3;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:33.24-33.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:316.27-316.69|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:271.12-271.34" *)
  wire y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT2_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT2_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT2_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT2_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT2_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT2_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT2_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT2_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT2_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:34.20-34.37|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire y_dffe_Q_EN_LUT3_O_I2;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \y_dffe_Q_EN_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \y_dffe_Q_EN_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \y_dffe_Q_EN_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I2_LUT3_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I2_LUT3_O.XSL ;
  wire y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL ;
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _30_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_00_),
    .O_EN(1'h1),
    .\O_PAD_$out (a)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _31_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(1'h0),
    .O_EN(1'h1),
    .\O_PAD_$out (b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _32_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_01_),
    .O_EN(1'h1),
    .\O_PAD_$out (c)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _33_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_02_),
    .O_EN(1'h1),
    .\O_PAD_$out (d)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _34_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_03_),
    .O_EN(1'h1),
    .\O_PAD_$out (e)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _35_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_04_),
    .O_EN(1'h1),
    .\O_PAD_$out (f)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _36_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_05_),
    .O_EN(1'h1),
    .\O_PAD_$out (g)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _37_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(led),
    .O_EN(1'h1),
    .\O_PAD_$out (redled)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _38_ (
    .I_DAT(\a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ),
    .I_EN(1'h1),
    .\I_PAD_$inp (x),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _39_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_06_),
    .O_EN(1'h1),
    .\O_PAD_$out (y)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) a_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(a_dffe_Q_D),
    .QEN(y_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_00_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \a_dffe_Q_D_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\a_dffe_Q_D_LUT2_O.XAB ),
    .XB1(1'h1),
    .XB2(1'h1),
    .XSL(\a_dffe_Q_D_LUT2_O.XSL ),
    .XZ(a_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \a_dffe_Q_D_LUT2_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\a_dffe_Q_D_LUT2_O_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\q2(0) ),
    .XSL(\q1(0) ),
    .XZ(\a_dffe_Q_D_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \a_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\a_dffe_Q_D_LUT2_O_I1_LUT3_O.XA2 ),
    .XAB(\a_dffe_Q_D_LUT2_O_I1_LUT3_O.XAB ),
    .XB1(\a_dffe_Q_D_LUT2_O_I1_LUT3_O.XA2 ),
    .XB2(\a_dffe_Q_D_LUT2_O_I1_LUT3_O.XA2 ),
    .XSL(\q1(0) ),
    .XZ(\a_dffe_Q_D_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\a_dffe_Q_D_LUT2_O_I0_LUT3_O.XAB ),
    .XZ(\a_dffe_Q_D_LUT2_O_I1_LUT3_O.XA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) c_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(c_dffe_Q_D),
    .QEN(y_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_01_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \c_dffe_Q_D_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\c_dffe_Q_D_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ),
    .XZ(c_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \c_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\a_dffe_Q_D_LUT2_O_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\q1(0) ),
    .XSL(\a_dffe_Q_D_LUT2_O_I1_LUT3_O.XAB ),
    .XZ(\c_dffe_Q_D_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) d_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(a_dffe_Q_D),
    .QEN(y_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_02_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(1'h0),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_1 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(1'h0),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_10 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(16) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_11 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(15) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_12 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(14) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_13 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(13) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_14 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(12) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_15 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(11) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_16 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(10) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_17 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(9) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_18 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(8) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_19 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(7) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_2 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(24) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_20 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(6) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_21 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(5) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_22 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(4) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_23 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(3) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_24 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(2) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_25 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(1) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_26 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(0) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_3 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(23) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_4 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(22) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_5 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(21) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_6 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(20) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_7 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(19) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_8 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(18) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:30.8-59.32|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_9 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(17) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .XZ(\delay_dff_Q_9_D(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT3_O_1.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .XZ(\delay_dff_Q_9_D(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(22) ),
    .XA2(\delay(22) ),
    .XAB(\delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_O.XAB ),
    .XB1(\delay(22) ),
    .XB2(\delay(22) ),
    .XSL(\delay(21) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_1.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_2.t_frag  (
    .TBS(1'h1),
    .XA1(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .XZ(\delay_dff_Q_9_D(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_3.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\delay_dff_Q_9_D_LUT3_O_3.XA2 ),
    .XAB(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .XB1(\delay_dff_Q_9_D_LUT3_O_3.XA2 ),
    .XB2(\delay_dff_Q_9_D_LUT3_O_3.XA2 ),
    .XSL(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .XZ(\delay_dff_Q_9_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_3_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay(0) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_3.XA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag  (
    .BA1(\delay(23) ),
    .BA2(\delay(23) ),
    .BAB(\delay(21) ),
    .BB1(\delay(23) ),
    .BB2(\delay(23) ),
    .BSL(\delay(22) ),
    .CZ(\delay_dff_Q_9_D_LUT3_O.XAB ),
    .TA1(\delay(23) ),
    .TA2(\delay(23) ),
    .TAB(\delay(21) ),
    .TB1(\delay(23) ),
    .TB2(\delay(23) ),
    .TBS(\delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_O.XAB ),
    .TSL(\delay(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.BAB ),
    .BB1(1'h0),
    .BB2(\delay(20) ),
    .BSL(\delay(17) ),
    .CZ(\delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_O.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.BAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.TBS ),
    .TSL(\delay(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay(18) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(19) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h1),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O.c_frag  (
    .BA1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BA2(1'h0),
    .BAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .BB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BB2(1'h0),
    .BSL(\delay_dff_Q_9_D_LUT4_O.BSL ),
    .CZ(\delay_dff_Q_9_D(21) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .TB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .TSL(\delay_dff_Q_9_D_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h1),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_1.c_frag  (
    .BA1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BA2(1'h0),
    .BAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .BB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BB2(1'h0),
    .BSL(\delay_dff_Q_9_D_LUT4_O_1.BSL ),
    .CZ(\delay_dff_Q_9_D(20) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .TB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .TSL(\delay_dff_Q_9_D_LUT4_O_1.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h1),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_10.c_frag  (
    .BA1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BA2(1'h0),
    .BAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .BB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BB2(1'h0),
    .BSL(\delay_dff_Q_9_D_LUT4_O_10.BSL ),
    .CZ(\delay_dff_Q_9_D(11) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .TB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .TSL(\delay_dff_Q_9_D_LUT4_O_10.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(11) ),
    .XA2(\delay(11) ),
    .XAB(\delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.XAB ),
    .XB1(\delay(11) ),
    .XB2(\delay(11) ),
    .XSL(\delay(10) ),
    .XZ(\delay_dff_Q_9_D_LUT4_O_10.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h1),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_11.c_frag  (
    .BA1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BA2(1'h0),
    .BAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .BB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BB2(1'h0),
    .BSL(\delay_dff_Q_9_D_LUT4_O_11.BSL ),
    .CZ(\delay_dff_Q_9_D(10) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .TB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .TSL(\delay_dff_Q_9_D_LUT4_O_11.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_11_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(10) ),
    .XZ(\delay_dff_Q_9_D_LUT4_O_11.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h1),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_12.c_frag  (
    .BA1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BA2(1'h0),
    .BAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .BB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BB2(1'h0),
    .BSL(\delay_dff_Q_9_D_LUT4_O_12.BSL ),
    .CZ(\delay_dff_Q_9_D(9) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .TB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .TSL(\delay_dff_Q_9_D_LUT4_O_12.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_12_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(9) ),
    .XA2(\delay(9) ),
    .XAB(\delay_dff_Q_9_D_LUT4_O_12_I1_LUT3_O.XAB ),
    .XB1(\delay(9) ),
    .XB2(\delay(9) ),
    .XSL(\delay(8) ),
    .XZ(\delay_dff_Q_9_D_LUT4_O_12.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h1),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_13.c_frag  (
    .BA1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BA2(1'h0),
    .BAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .BB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BB2(1'h0),
    .BSL(\delay_dff_Q_9_D_LUT4_O_13.BSL ),
    .CZ(\delay_dff_Q_9_D(8) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .TB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .TSL(\delay_dff_Q_9_D_LUT4_O_13.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT4_O_12_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(8) ),
    .XZ(\delay_dff_Q_9_D_LUT4_O_13.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(7) ),
    .XZ(\delay_dff_Q_9_D_LUT4_O_12_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h1),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.c_frag  (
    .BA1(\delay(9) ),
    .BA2(1'h0),
    .BAB(\delay_dff_Q_9_D_LUT4_O_12_I1_LUT3_O.XAB ),
    .BB1(1'h0),
    .BB2(\delay(9) ),
    .BSL(\delay(8) ),
    .CZ(\delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.TBS ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT4_O_12_I1_LUT3_O.XAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.TBS ),
    .TSL(\delay(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2_I3_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay(10) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(11) ),
    .XZ(\delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h1),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_14.c_frag  (
    .BA1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BA2(1'h0),
    .BAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .BB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BB2(1'h0),
    .BSL(\delay_dff_Q_9_D_LUT4_O_14.BSL ),
    .CZ(\delay_dff_Q_9_D(7) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .TB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .TSL(\delay_dff_Q_9_D_LUT4_O_14.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(7) ),
    .XZ(\delay_dff_Q_9_D_LUT4_O_14.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\delay(7) ),
    .BB1(1'h0),
    .BB2(\delay(9) ),
    .BSL(\delay(8) ),
    .CZ(\delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay(7) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT2_O.XAB ),
    .TSL(\delay(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\delay(4) ),
    .BB1(1'h0),
    .BB2(\delay(6) ),
    .BSL(\delay(5) ),
    .CZ(\delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT2_O.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay(4) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.TBS ),
    .TSL(\delay(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h1),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_15.c_frag  (
    .BA1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BA2(1'h0),
    .BAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .BB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BB2(1'h0),
    .BSL(\delay_dff_Q_9_D_LUT4_O_15.BSL ),
    .CZ(\delay_dff_Q_9_D(6) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .TB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .TSL(\delay_dff_Q_9_D_LUT4_O_15.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_15_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(6) ),
    .XA2(\delay(6) ),
    .XAB(\delay_dff_Q_9_D_LUT4_O_15_I1_LUT3_O.XAB ),
    .XB1(\delay(6) ),
    .XB2(\delay(6) ),
    .XSL(\delay(5) ),
    .XZ(\delay_dff_Q_9_D_LUT4_O_15.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h1),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_16.c_frag  (
    .BA1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BA2(1'h0),
    .BAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .BB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BB2(1'h0),
    .BSL(\delay_dff_Q_9_D_LUT4_O_16.BSL ),
    .CZ(\delay_dff_Q_9_D(5) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .TB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .TSL(\delay_dff_Q_9_D_LUT4_O_16.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT4_O_15_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(5) ),
    .XZ(\delay_dff_Q_9_D_LUT4_O_16.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.TBS ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(4) ),
    .XZ(\delay_dff_Q_9_D_LUT4_O_15_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h1),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_17.c_frag  (
    .BA1(\delay_dff_Q_9_D_LUT4_O_17.BA1 ),
    .BA2(1'h0),
    .BAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .BB1(\delay_dff_Q_9_D_LUT4_O_17.BA1 ),
    .BB2(1'h0),
    .BSL(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .CZ(\delay_dff_Q_9_D(4) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .TB1(\delay_dff_Q_9_D_LUT4_O_17.BA1 ),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .TSL(\delay_dff_Q_9_D_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.TBS ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(4) ),
    .XZ(\delay_dff_Q_9_D_LUT4_O_17.BA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\delay(1) ),
    .BB1(1'h0),
    .BB2(\delay(3) ),
    .BSL(\delay(2) ),
    .CZ(\delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.TBS ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay(1) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\delay(0) ),
    .TSL(\delay(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h1),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_18.c_frag  (
    .BA1(\delay_dff_Q_9_D_LUT4_O_18.BA1 ),
    .BA2(1'h0),
    .BAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .BB1(\delay_dff_Q_9_D_LUT4_O_18.BA1 ),
    .BB2(1'h0),
    .BSL(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .CZ(\delay_dff_Q_9_D(3) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .TB1(\delay_dff_Q_9_D_LUT4_O_18.BA1 ),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .TSL(\delay_dff_Q_9_D_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(3) ),
    .XZ(\delay_dff_Q_9_D_LUT4_O_18.BA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay(0) ),
    .XB1(1'h0),
    .XB2(\delay(2) ),
    .XSL(\delay(1) ),
    .XZ(\delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h1),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_19.c_frag  (
    .BA1(\delay_dff_Q_9_D_LUT4_O_19.BA1 ),
    .BA2(1'h0),
    .BAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .BB1(\delay_dff_Q_9_D_LUT4_O_19.BA1 ),
    .BB2(1'h0),
    .BSL(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .CZ(\delay_dff_Q_9_D(2) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .TB1(\delay_dff_Q_9_D_LUT4_O_19.BA1 ),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .TSL(\delay_dff_Q_9_D_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(2) ),
    .XA2(\delay(2) ),
    .XAB(\delay(0) ),
    .XB1(\delay(2) ),
    .XB2(\delay(2) ),
    .XSL(\delay(1) ),
    .XZ(\delay_dff_Q_9_D_LUT4_O_19.BA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_1_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT4_O_1_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(20) ),
    .XZ(\delay_dff_Q_9_D_LUT4_O_1.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h1),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_2.c_frag  (
    .BA1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BA2(1'h0),
    .BAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .BB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BB2(1'h0),
    .BSL(\delay_dff_Q_9_D_LUT4_O_2.BSL ),
    .CZ(\delay_dff_Q_9_D(19) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .TB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .TSL(\delay_dff_Q_9_D_LUT4_O_2.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h1),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_20.c_frag  (
    .BA1(\delay_dff_Q_9_D_LUT4_O_20.BA1 ),
    .BA2(1'h0),
    .BAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .BB1(\delay_dff_Q_9_D_LUT4_O_20.BA1 ),
    .BB2(1'h0),
    .BSL(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .CZ(\delay_dff_Q_9_D(1) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .TB1(\delay_dff_Q_9_D_LUT4_O_20.BA1 ),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .TSL(\delay_dff_Q_9_D_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay(0) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(1) ),
    .XZ(\delay_dff_Q_9_D_LUT4_O_20.BA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.c_frag  (
    .BA1(\delay(19) ),
    .BA2(\delay(19) ),
    .BAB(\delay(17) ),
    .BB1(\delay(19) ),
    .BB2(\delay(19) ),
    .BSL(\delay(18) ),
    .CZ(\delay_dff_Q_9_D_LUT4_O_2.BSL ),
    .TA1(\delay(19) ),
    .TA2(\delay(19) ),
    .TAB(\delay(17) ),
    .TB1(\delay(19) ),
    .TB2(\delay(19) ),
    .TBS(\delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.TBS ),
    .TSL(\delay(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h1),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_3.c_frag  (
    .BA1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BA2(1'h0),
    .BAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .BB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BB2(1'h0),
    .BSL(\delay_dff_Q_9_D_LUT4_O_3.BSL ),
    .CZ(\delay_dff_Q_9_D(18) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .TB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .TSL(\delay_dff_Q_9_D_LUT4_O_3.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_3_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(18) ),
    .XA2(\delay(18) ),
    .XAB(\delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.TBS ),
    .XB1(\delay(18) ),
    .XB2(\delay(18) ),
    .XSL(\delay(17) ),
    .XZ(\delay_dff_Q_9_D_LUT4_O_3.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h1),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_4.c_frag  (
    .BA1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BA2(1'h0),
    .BAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .BB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BB2(1'h0),
    .BSL(\delay_dff_Q_9_D_LUT4_O_4.BSL ),
    .CZ(\delay_dff_Q_9_D(17) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .TB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .TSL(\delay_dff_Q_9_D_LUT4_O_4.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_4_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.TBS ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(17) ),
    .XZ(\delay_dff_Q_9_D_LUT4_O_4.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h1),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_5.c_frag  (
    .BA1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BA2(1'h0),
    .BAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .BB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BB2(1'h0),
    .BSL(\delay_dff_Q_9_D_LUT4_O_5.BSL ),
    .CZ(\delay_dff_Q_9_D(16) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .TB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .TSL(\delay_dff_Q_9_D_LUT4_O_5.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.c_frag  (
    .BA1(\delay(16) ),
    .BA2(\delay(16) ),
    .BAB(\delay(14) ),
    .BB1(\delay(16) ),
    .BB2(\delay(16) ),
    .BSL(\delay(15) ),
    .CZ(\delay_dff_Q_9_D_LUT4_O_5.BSL ),
    .TA1(\delay(16) ),
    .TA2(\delay(16) ),
    .TAB(\delay(14) ),
    .TB1(\delay(16) ),
    .TB2(\delay(16) ),
    .TBS(\delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.TBS ),
    .TSL(\delay(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.XSL ),
    .XZ(\delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h1),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_6.c_frag  (
    .BA1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BA2(1'h0),
    .BAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .BB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BB2(1'h0),
    .BSL(\delay_dff_Q_9_D_LUT4_O_6.BSL ),
    .CZ(\delay_dff_Q_9_D(15) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .TB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .TSL(\delay_dff_Q_9_D_LUT4_O_6.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.c_frag  (
    .BA1(\delay(15) ),
    .BA2(\delay(15) ),
    .BAB(\delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.XSL ),
    .BB1(\delay(15) ),
    .BB2(\delay(15) ),
    .BSL(\delay(14) ),
    .CZ(\delay_dff_Q_9_D_LUT4_O_6.BSL ),
    .TA1(\delay(15) ),
    .TA2(\delay(15) ),
    .TAB(\delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.XSL ),
    .TB1(\delay(15) ),
    .TB2(\delay(15) ),
    .TBS(\delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.XAB ),
    .TSL(\delay(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.TBS ),
    .XB1(1'h0),
    .XB2(\delay(13) ),
    .XSL(\delay(12) ),
    .XZ(\delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.XSL ),
    .BB1(1'h0),
    .BB2(\delay(14) ),
    .BSL(\delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.BSL ),
    .CZ(\delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.TBS ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.XSL ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.XAB ),
    .TSL(\delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay(15) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(16) ),
    .XZ(\delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h1),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_7.c_frag  (
    .BA1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BA2(1'h0),
    .BAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .BB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BB2(1'h0),
    .BSL(\delay_dff_Q_9_D_LUT4_O_7.BSL ),
    .CZ(\delay_dff_Q_9_D(14) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .TB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .TSL(\delay_dff_Q_9_D_LUT4_O_7.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_7_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.TBS ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(14) ),
    .XZ(\delay_dff_Q_9_D_LUT4_O_7.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h1),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_8.c_frag  (
    .BA1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BA2(1'h0),
    .BAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .BB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BB2(1'h0),
    .BSL(\delay_dff_Q_9_D_LUT4_O_8.BSL ),
    .CZ(\delay_dff_Q_9_D(13) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .TB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .TSL(\delay_dff_Q_9_D_LUT4_O_8.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(13) ),
    .XA2(\delay(13) ),
    .XAB(\delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O.XAB ),
    .XB1(\delay(13) ),
    .XB2(\delay(13) ),
    .XSL(\delay(12) ),
    .XZ(\delay_dff_Q_9_D_LUT4_O_8.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\delay(11) ),
    .XSL(\delay(10) ),
    .XZ(\delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h1),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_9.c_frag  (
    .BA1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BA2(1'h0),
    .BAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .BB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .BB2(1'h0),
    .BSL(\delay_dff_Q_9_D_LUT4_O_9.BSL ),
    .CZ(\delay_dff_Q_9_D(12) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .TB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .TSL(\delay_dff_Q_9_D_LUT4_O_9.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.c_frag  (
    .BA1(\delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.BA1 ),
    .BA2(1'h0),
    .BAB(\delay_dff_Q_9_D_LUT4_O_9.BSL ),
    .BB1(\delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.BA1 ),
    .BB2(1'h0),
    .BSL(\delay(13) ),
    .CZ(\y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.TBS ),
    .TA1(\delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.BA1 ),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT4_O_9.BSL ),
    .TB1(\delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.BA1 ),
    .TB2(\delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.BA1 ),
    .TBS(\delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.TBS ),
    .TSL(\delay(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.XSL ),
    .XA2(\delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.XSL ),
    .XAB(\delay(17) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay(14) ),
    .XZ(\delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.BA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.c_frag  (
    .BA1(\delay(12) ),
    .BA2(\delay(12) ),
    .BAB(\delay(10) ),
    .BB1(\delay(12) ),
    .BB2(\delay(12) ),
    .BSL(\delay(11) ),
    .CZ(\delay_dff_Q_9_D_LUT4_O_9.BSL ),
    .TA1(\delay(12) ),
    .TA2(\delay(12) ),
    .TAB(\delay(10) ),
    .TB1(\delay(12) ),
    .TB2(\delay(12) ),
    .TBS(\delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.XAB ),
    .TSL(\delay(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(21) ),
    .XA2(\delay(21) ),
    .XAB(\delay_dff_Q_9_D_LUT4_O_1_I1_LUT2_O.XAB ),
    .XB1(\delay(21) ),
    .XB2(\delay(21) ),
    .XSL(\delay(20) ),
    .XZ(\delay_dff_Q_9_D_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.TBS ),
    .XB1(1'h0),
    .XB2(\delay(17) ),
    .XSL(\delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.BAB ),
    .XZ(\delay_dff_Q_9_D_LUT4_O_1_I1_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) e_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(e_dffe_Q_D),
    .QEN(y_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_03_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \e_dffe_Q_D_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\a_dffe_Q_D_LUT2_O.XSL ),
    .XB1(1'h1),
    .XB2(1'h1),
    .XSL(\e_dffe_Q_D_LUT2_O.XSL ),
    .XZ(e_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \e_dffe_Q_D_LUT2_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\e_dffe_Q_D_LUT2_O_I0_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\a_dffe_Q_D_LUT2_O_I1_LUT3_O.XA2 ),
    .XZ(\e_dffe_Q_D_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) f_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(f_dffe_Q_D),
    .QEN(y_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_04_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \f_dffe_Q_D_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\c_dffe_Q_D_LUT2_O.XAB ),
    .XB1(1'h1),
    .XB2(1'h1),
    .XSL(\e_dffe_Q_D_LUT2_O.XSL ),
    .XZ(f_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) g_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(g_dffe_Q_D),
    .QEN(y_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_05_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h1),
    .BBS1(1'h0),
    .BBS2(1'h1),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h1)
  ) \g_dffe_Q_D_LUT4_O.c_frag  (
    .BA1(\a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ),
    .BA2(1'h0),
    .BAB(\q1(0) ),
    .BB1(1'h0),
    .BB2(\a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ),
    .BSL(\a_dffe_Q_D_LUT2_O_I0_LUT3_O.XAB ),
    .CZ(g_dffe_Q_D),
    .TA1(1'h0),
    .TA2(\a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ),
    .TAB(\q1(0) ),
    .TB1(1'h0),
    .TB2(\a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ),
    .TBS(\a_dffe_Q_D_LUT2_O_I1_LUT3_O.XAB ),
    .TSL(\a_dffe_Q_D_LUT2_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4" *)
  F_FRAG \led_LUT1_I0.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(led),
    .FZ(led_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) led_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(led_dffe_Q_D),
    .QEN(y_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(led)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) q1_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\q1_dffe_Q_D(0) ),
    .QEN(y_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\q1(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4" *)
  F_FRAG \q1_dffe_Q_D_LUT1_O.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(\a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ),
    .FZ(\q1_dffe_Q_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \q2_LUT3_I0.t_frag  (
    .TBS(1'h1),
    .XA1(\q2(1) ),
    .XA2(1'h0),
    .XAB(\q2(2) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\q2(0) ),
    .XZ(\a_dffe_Q_D_LUT2_O_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) q2_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(1'h0),
    .QEN(y_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\q2(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) q2_dffe_Q_1 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(1'h0),
    .QEN(y_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\q2(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) q2_dffe_Q_2 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\q2_dffe_Q_2_D(0) ),
    .QEN(y_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\q2(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \q2_dffe_Q_2_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\q2_dffe_Q_2_D_LUT3_O.XA1 ),
    .XA2(\q2_dffe_Q_2_D_LUT3_O.XA1 ),
    .XAB(\q3(0) ),
    .XB1(\q2_dffe_Q_2_D_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\e_dffe_Q_D_LUT2_O_I0_LUT2_O.XAB ),
    .XZ(\q2_dffe_Q_2_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ),
    .XAB(\c_dffe_Q_D_LUT2_O.XAB ),
    .XB1(\a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(\q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O.XSL ),
    .XZ(\q2_dffe_Q_2_D_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\a_dffe_Q_D_LUT2_O_I0_LUT3_O.XAB ),
    .XAB(\q1(0) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\q2(0) ),
    .XZ(\q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \q2_dffe_Q_2_D_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\a_dffe_Q_D_LUT2_O_I1_LUT3_O.XAB ),
    .XA2(1'h0),
    .XAB(\q1(0) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ),
    .XZ(\e_dffe_Q_D_LUT2_O_I0_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \q3_LUT3_I0.t_frag  (
    .TBS(1'h1),
    .XA1(\q3(2) ),
    .XA2(1'h0),
    .XAB(\q3(0) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\q3(1) ),
    .XZ(\a_dffe_Q_D_LUT2_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) q3_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(1'h0),
    .QEN(y_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\q3(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) q3_dffe_Q_1 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(1'h0),
    .QEN(y_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\q3(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) q3_dffe_Q_2 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\q3_dffe_Q_2_D(0) ),
    .QEN(y_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\q3(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \q3_dffe_Q_2_D_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\a_dffe_Q_D_LUT2_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ),
    .XZ(\q3_dffe_Q_2_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/fsm_sd/fsm_sd.v:13.25-13.63|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:1015.12-1060.4" *)
  ASSP u_qlal4s3b_cell_macro (
    .Device_ID(16'h0000),
    .FB_Busy(1'h0),
    .FB_Int_Clr(8'h00),
    .FB_PKfbData(32'd0),
    .FB_PKfbEOF(1'h0),
    .FB_PKfbOverflow(_07_),
    .FB_PKfbPush(4'h0),
    .FB_PKfbSOF(1'h0),
    .FB_Start(_08_),
    .FB_msg_out(4'h0),
    .SDMA_Active(_09_),
    .SDMA_Done(_10_),
    .SDMA_Req(4'h0),
    .SDMA_Sreq(4'h0),
    .SPIm_PEnable(1'h0),
    .SPIm_PReady(_11_),
    .SPIm_PSlvErr(_12_),
    .SPIm_PWdata(32'd0),
    .SPIm_PWrite(1'h0),
    .SPIm_Paddr(16'h0000),
    .SPIm_Prdata(_13_),
    .Sensor_Int(_14_),
    .Sys_Clk0(clk),
    .Sys_Clk0_Rst(_15_),
    .Sys_Clk1(_16_),
    .Sys_Clk1_Rst(_17_),
    .Sys_PKfb_Clk(1'h0),
    .Sys_PKfb_Rst(_18_),
    .Sys_PSel(1'h0),
    .Sys_Pclk(_19_),
    .Sys_Pclk_Rst(_20_),
    .TimeStamp(_21_),
    .WB_CLK(1'h0),
    .WB_RST(_22_),
    .WBs_ACK(1'h0),
    .WBs_ADR(_23_),
    .WBs_BYTE_STB(_24_),
    .WBs_CYC(_25_),
    .WBs_RD(_26_),
    .WBs_RD_DAT(32'd0),
    .WBs_STB(_27_),
    .WBs_WE(_28_),
    .WBs_WR_DAT(_29_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) y_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(y_dffe_Q_D),
    .QEN(y_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_06_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4" *)
  F_FRAG \y_dffe_Q_D_LUT1_O.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(\q3_dffe_Q_2_D(0) ),
    .FZ(y_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \y_dffe_Q_EN_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .XAB(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .XB1(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .XB2(\delay_dff_Q_9_D_LUT3_O.XSL ),
    .XSL(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .XZ(y_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \y_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(26) ),
    .XA2(1'h0),
    .XAB(\y_dffe_Q_EN_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\delay(26) ),
    .XSL(\delay(25) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \y_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay(23) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(24) ),
    .XZ(\y_dffe_Q_EN_LUT3_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\delay_dff_Q_9_D_LUT3_O.XAB ),
    .BAB(\y_dffe_Q_EN_LUT3_O_I1_LUT4_O.BAB ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\delay_dff_Q_9_D_LUT3_O_1.XAB ),
    .CZ(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .TA1(1'h0),
    .TA2(\delay_dff_Q_9_D_LUT3_O.XAB ),
    .TAB(\y_dffe_Q_EN_LUT3_O_I1_LUT4_O.BAB ),
    .TB1(1'h0),
    .TB2(\delay_dff_Q_9_D_LUT3_O.XAB ),
    .TBS(\y_dffe_Q_EN_LUT3_O_I1_LUT4_O.TBS ),
    .TSL(\delay_dff_Q_9_D_LUT3_O_1.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h1),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.BA2 ),
    .BAB(\delay_dff_Q_9_D_LUT4_O_6.BSL ),
    .BB1(\y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.BA2 ),
    .BB2(\y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.BA2 ),
    .BSL(\delay_dff_Q_9_D_LUT4_O_5.BSL ),
    .CZ(\y_dffe_Q_EN_LUT3_O_I1_LUT4_O.BAB ),
    .TA1(1'h0),
    .TA2(\y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.BA2 ),
    .TAB(\delay_dff_Q_9_D_LUT4_O_6.BSL ),
    .TB1(1'h0),
    .TB2(\y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.BA2 ),
    .TBS(\y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.TBS ),
    .TSL(\delay_dff_Q_9_D_LUT4_O_5.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\delay(17) ),
    .BB1(1'h0),
    .BB2(\delay(19) ),
    .BSL(\delay(18) ),
    .CZ(\y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.BA2 ),
    .TA1(\delay(19) ),
    .TA2(1'h0),
    .TAB(\delay(17) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.TBS ),
    .TSL(\delay(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay(20) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(21) ),
    .XZ(\y_dffe_Q_EN_LUT3_O_I1_LUT4_O.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \y_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(24) ),
    .XA2(\delay(24) ),
    .XAB(\y_dffe_Q_EN_LUT3_O_I2_LUT3_O.XAB ),
    .XB1(\delay(24) ),
    .XB2(\delay(24) ),
    .XSL(\delay(23) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\delay(22) ),
    .XSL(\delay(21) ),
    .XZ(\y_dffe_Q_EN_LUT3_O_I2_LUT3_O.XAB )
  );
  assign \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB  = \q1(0) ;
  assign \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1  = 1'h0;
  assign \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2  = \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XAB ;
  assign \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB2  = 1'h0;
  assign \c_dffe_Q_D_LUT2_O_I1_LUT3_O.O  = 1'h0;
  assign \c_dffe_Q_D_LUT2_O_I1_LUT3_O.I0  = 1'h0;
  assign \c_dffe_Q_D_LUT2_O_I1_LUT3_O.I1  = 1'h0;
  assign \c_dffe_Q_D_LUT2_O_I1_LUT3_O.I2  = 1'h0;
  assign \c_dffe_Q_D_LUT2_O_I1_LUT3_O.XSL  = \a_dffe_Q_D_LUT2_O_I1_LUT3_O.XAB ;
  assign \c_dffe_Q_D_LUT2_O_I1_LUT3_O.XAB  = \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XAB ;
  assign \c_dffe_Q_D_LUT2_O_I1_LUT3_O.XA1  = 1'h0;
  assign \c_dffe_Q_D_LUT2_O_I1_LUT3_O.XA2  = 1'h0;
  assign \c_dffe_Q_D_LUT2_O_I1_LUT3_O.XB1  = 1'h0;
  assign \c_dffe_Q_D_LUT2_O_I1_LUT3_O.XB2  = \q1(0) ;
  assign \q2_dffe_Q_2_D_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \q2_dffe_Q_2_D_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \q2_dffe_Q_2_D_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \q2_dffe_Q_2_D_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \q2_dffe_Q_2_D_LUT3_O_I1_LUT3_O.XSL  = \a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  assign \q2_dffe_Q_2_D_LUT3_O_I1_LUT3_O.XAB  = \q1(0) ;
  assign \q2_dffe_Q_2_D_LUT3_O_I1_LUT3_O.XA1  = \a_dffe_Q_D_LUT2_O_I1_LUT3_O.XAB ;
  assign \q2_dffe_Q_2_D_LUT3_O_I1_LUT3_O.XA2  = 1'h0;
  assign \q2_dffe_Q_2_D_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \q2_dffe_Q_2_D_LUT3_O_I1_LUT3_O.XB2  = 1'h0;
  assign \q2_LUT3_I0.O  = 1'h0;
  assign \q2_LUT3_I0.I0  = 1'h0;
  assign \q2_LUT3_I0.I1  = 1'h0;
  assign \q2_LUT3_I0.I2  = 1'h0;
  assign \q2_LUT3_I0.XSL  = \q2(0) ;
  assign \q2_LUT3_I0.XAB  = \q2(2) ;
  assign \q2_LUT3_I0.XA1  = \q2(1) ;
  assign \q2_LUT3_I0.XA2  = 1'h0;
  assign \q2_LUT3_I0.XB1  = 1'h0;
  assign \q2_LUT3_I0.XB2  = 1'h0;
  assign \q3_LUT3_I0.I2  = 1'h0;
  assign \q3_LUT3_I0.I1  = 1'h0;
  assign \q3_LUT3_I0.I0  = 1'h0;
  assign \q3_LUT3_I0.O  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB2  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA2  = 1'h1;
  assign \a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA1  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL  = \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XAB ;
  assign \a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \q1_dffe_Q_D_LUT1_O.O  = 1'h0;
  assign \q1_dffe_Q_D_LUT1_O.I0  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O.O  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O.I0  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O.I1  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O.I2  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O.XSL  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \y_dffe_Q_EN_LUT3_O.XAB  = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign \y_dffe_Q_EN_LUT3_O.XA1  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O.XA2  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \y_dffe_Q_EN_LUT3_O.XB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \y_dffe_Q_EN_LUT3_O.XB2  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \y_dffe_Q_EN_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I0_LUT3_O.XSL  = \delay(25) ;
  assign \y_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1  = \delay(26) ;
  assign \y_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB2  = \delay(26) ;
  assign \a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \g_dffe_Q_D_LUT4_O.BB2  = \a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  assign \g_dffe_Q_D_LUT4_O.BB1  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL  = \delay(24) ;
  assign \y_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB  = \delay(23) ;
  assign \y_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA2  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB2  = 1'h1;
  assign \g_dffe_Q_D_LUT4_O.BA2  = 1'h0;
  assign \g_dffe_Q_D_LUT4_O.BA1  = \a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  assign \g_dffe_Q_D_LUT4_O.TB2  = \a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.TSL  = \delay(22) ;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.BSL  = \delay(22) ;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.TAB  = \delay(21) ;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.BAB  = \delay(21) ;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.TBS  = \delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.TA1  = \delay(23) ;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.TA2  = \delay(23) ;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.TB1  = \delay(23) ;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.TB2  = \delay(23) ;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.BA1  = \delay(23) ;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.BA2  = \delay(23) ;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.BB1  = \delay(23) ;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.BB2  = \delay(23) ;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.TSL  = \delay(17) ;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.BSL  = \delay(17) ;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.TAB  = \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.BAB ;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.TB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.BA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.BB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.BB2  = \delay(20) ;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XSL  = \delay(19) ;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XAB  = \delay(18) ;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XB2  = 1'h1;
  assign \g_dffe_Q_D_LUT4_O.TB1  = 1'h0;
  assign \g_dffe_Q_D_LUT4_O.TA2  = \a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  assign \g_dffe_Q_D_LUT4_O.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_3.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_3.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_3.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_3.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_3.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_3.TSL  = \delay_dff_Q_9_D_LUT4_O_3.BSL ;
  assign \delay_dff_Q_9_D_LUT4_O_3.TAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_3.BAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_3.TBS  = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_3.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_3.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_3.TB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_3.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_3.BA1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_3.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_3.BB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_3.BB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_3_I1_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_3_I1_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_3_I1_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_3_I1_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_3_I1_LUT3_O.XSL  = \delay(17) ;
  assign \delay_dff_Q_9_D_LUT4_O_3_I1_LUT3_O.XAB  = \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.TBS ;
  assign \delay_dff_Q_9_D_LUT4_O_3_I1_LUT3_O.XA1  = \delay(18) ;
  assign \delay_dff_Q_9_D_LUT4_O_3_I1_LUT3_O.XA2  = \delay(18) ;
  assign \delay_dff_Q_9_D_LUT4_O_3_I1_LUT3_O.XB1  = \delay(18) ;
  assign \delay_dff_Q_9_D_LUT4_O_3_I1_LUT3_O.XB2  = \delay(18) ;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.O  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.I0  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.I1  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.I2  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.I3  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.TSL  = \delay_dff_Q_9_D_LUT3_O_1.XAB ;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.BSL  = \delay_dff_Q_9_D_LUT3_O_1.XAB ;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.TAB  = \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.BAB ;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.TA1  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.TA2  = \delay_dff_Q_9_D_LUT3_O.XAB ;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.TB1  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.TB2  = \delay_dff_Q_9_D_LUT3_O.XAB ;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.BA1  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.BA2  = \delay_dff_Q_9_D_LUT3_O.XAB ;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.BB1  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.BB2  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT2_O.O  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT2_O.I0  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT2_O.I1  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT2_O.XSL  = \delay(21) ;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT2_O.XAB  = \delay(20) ;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT2_O.XA1  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT2_O.XA2  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT2_O.XB1  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3_LUT2_O.XB2  = 1'h1;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.O  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.I0  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.I1  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.I2  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.I3  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.TSL  = \delay_dff_Q_9_D_LUT4_O_5.BSL ;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.BSL  = \delay_dff_Q_9_D_LUT4_O_5.BSL ;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.TAB  = \delay_dff_Q_9_D_LUT4_O_6.BSL ;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.BAB  = \delay_dff_Q_9_D_LUT4_O_6.BSL ;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.TA1  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.TA2  = \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.BA2 ;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.TB1  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.TB2  = \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.BA2 ;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.BA1  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.BB1  = \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.BA2 ;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.BB2  = \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.BA2 ;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.O  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.I0  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.I1  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.I2  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.I3  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.TSL  = \delay(18) ;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.BSL  = \delay(18) ;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.TAB  = \delay(17) ;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.BAB  = \delay(17) ;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.TBS  = \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.TBS ;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.TA1  = \delay(19) ;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.TA2  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.TB1  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.TB2  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.BA1  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.BA2  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.BB1  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O.BB2  = \delay(19) ;
  assign \g_dffe_Q_D_LUT4_O.TBS  = \a_dffe_Q_D_LUT2_O_I1_LUT3_O.XAB ;
  assign \g_dffe_Q_D_LUT4_O.BAB  = \q1(0) ;
  assign \g_dffe_Q_D_LUT4_O.TAB  = \q1(0) ;
  assign \delay_dff_Q_9_D_LUT4_O_2.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_2.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_2.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_2.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_2.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_2.TSL  = \delay_dff_Q_9_D_LUT4_O_2.BSL ;
  assign \delay_dff_Q_9_D_LUT4_O_2.TAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_2.BAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_2.TBS  = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_2.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_2.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_2.TB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_2.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_2.BA1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_2.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_2.BB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_2.BB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.TSL  = \delay(18) ;
  assign \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.BSL  = \delay(18) ;
  assign \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.TAB  = \delay(17) ;
  assign \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.BAB  = \delay(17) ;
  assign \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.TBS  = \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.TBS ;
  assign \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.TA1  = \delay(19) ;
  assign \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.TA2  = \delay(19) ;
  assign \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.TB1  = \delay(19) ;
  assign \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.TB2  = \delay(19) ;
  assign \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.BA1  = \delay(19) ;
  assign \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.BA2  = \delay(19) ;
  assign \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.BB1  = \delay(19) ;
  assign \delay_dff_Q_9_D_LUT4_O_2_I1_LUT4_O.BB2  = \delay(19) ;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.TSL  = \delay(13) ;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.BSL  = \delay(13) ;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.TAB  = \delay_dff_Q_9_D_LUT4_O_9.BSL ;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.BAB  = \delay_dff_Q_9_D_LUT4_O_9.BSL ;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.TA1  = \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.BA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.TB1  = \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.BA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.TB2  = \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.BA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.BB1  = \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.BA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.BB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I0_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I0_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I0_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I0_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I0_LUT3_O.XSL  = \delay(14) ;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I0_LUT3_O.XAB  = \delay(17) ;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I0_LUT3_O.XA1  = \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I0_LUT3_O.XA2  = \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I0_LUT3_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I0_LUT3_O.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.TSL  = \delay(8) ;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.BSL  = \delay(8) ;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.TAB  = \delay_dff_Q_9_D_LUT4_O_12_I1_LUT3_O.XAB ;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.BAB  = \delay_dff_Q_9_D_LUT4_O_12_I1_LUT3_O.XAB ;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.TB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.BA1  = \delay(9) ;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.BB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.BB2  = \delay(9) ;
  assign \g_dffe_Q_D_LUT4_O.BSL  = \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XAB ;
  assign \g_dffe_Q_D_LUT4_O.TSL  = \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XAB ;
  assign \g_dffe_Q_D_LUT4_O.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_8.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_8.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_8.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_8.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_8.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_8.TSL  = \delay_dff_Q_9_D_LUT4_O_8.BSL ;
  assign \delay_dff_Q_9_D_LUT4_O_8.TAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_8.BAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_8.TBS  = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_8.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_8.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_8.TB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_8.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_8.BA1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_8.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_8.BB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_8.BB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O.XSL  = \delay(12) ;
  assign \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O.XA1  = \delay(13) ;
  assign \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O.XA2  = \delay(13) ;
  assign \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O.XB1  = \delay(13) ;
  assign \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O.XB2  = \delay(13) ;
  assign \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O_I2_LUT3_O.XSL  = \delay(10) ;
  assign \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O_I2_LUT3_O.XAB  = \delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.XAB ;
  assign \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O_I2_LUT3_O.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O_I2_LUT3_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O_I2_LUT3_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O_I2_LUT3_O.XB2  = \delay(11) ;
  assign \y_dffe_Q_EN_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I2_LUT3_O.XSL  = \delay(23) ;
  assign \y_dffe_Q_EN_LUT3_O_I2_LUT3_O.XA1  = \delay(24) ;
  assign \y_dffe_Q_EN_LUT3_O_I2_LUT3_O.XA2  = \delay(24) ;
  assign \y_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB1  = \delay(24) ;
  assign \y_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB2  = \delay(24) ;
  assign \y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL  = \delay(21) ;
  assign \y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB  = \delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_O.XAB ;
  assign \y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA2  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB1  = 1'h0;
  assign \y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2  = \delay(22) ;
  assign \g_dffe_Q_D_LUT4_O.I2  = 1'h0;
  assign \g_dffe_Q_D_LUT4_O.I1  = 1'h0;
  assign \g_dffe_Q_D_LUT4_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1.XSL  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_1.XA1  = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign \delay_dff_Q_9_D_LUT3_O_1.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_O.XSL  = \delay(21) ;
  assign \delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_O.XA1  = \delay(22) ;
  assign \delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_O.XA2  = \delay(22) ;
  assign \delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_O.XB1  = \delay(22) ;
  assign \delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_O.XB2  = \delay(22) ;
  assign \g_dffe_Q_D_LUT4_O.O  = 1'h0;
  assign \e_dffe_Q_D_LUT2_O_I0_LUT2_O.XB2  = 1'h0;
  assign \e_dffe_Q_D_LUT2_O_I0_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O.TSL  = \delay_dff_Q_9_D_LUT4_O.BSL ;
  assign \delay_dff_Q_9_D_LUT4_O.TAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O.BAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O.TBS  = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O.TB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O.BA1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O.BB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O.BB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O.XSL  = \delay(20) ;
  assign \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O.XAB  = \delay_dff_Q_9_D_LUT4_O_1_I1_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O.XA1  = \delay(21) ;
  assign \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O.XA2  = \delay(21) ;
  assign \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O.XB1  = \delay(21) ;
  assign \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O.XB2  = \delay(21) ;
  assign \e_dffe_Q_D_LUT2_O_I0_LUT2_O.XA2  = 1'h0;
  assign \e_dffe_Q_D_LUT2_O_I0_LUT2_O.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT4_O_1.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_1.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_1.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_1.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_1.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_1.TSL  = \delay_dff_Q_9_D_LUT4_O_1.BSL ;
  assign \delay_dff_Q_9_D_LUT4_O_1.TAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_1.BAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_1.TBS  = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_1.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_1.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_1.TB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_1.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_1.BA1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_1.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_1.BB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_1.BB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_1_I1_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_1_I1_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_1_I1_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_1_I1_LUT2_O.XSL  = \delay(20) ;
  assign \delay_dff_Q_9_D_LUT4_O_1_I1_LUT2_O.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT4_O_1_I1_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_1_I1_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_1_I1_LUT2_O.XB2  = 1'h1;
  assign \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.XSL  = \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.BAB ;
  assign \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.XAB  = \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.TBS ;
  assign \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.XB2  = \delay(17) ;
  assign \e_dffe_Q_D_LUT2_O_I0_LUT2_O.XSL  = \a_dffe_Q_D_LUT2_O_I1_LUT3_O.XA2 ;
  assign \e_dffe_Q_D_LUT2_O_I0_LUT2_O.I1  = 1'h0;
  assign \e_dffe_Q_D_LUT2_O_I0_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_4.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_4.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_4.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_4.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_4.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_4.TSL  = \delay_dff_Q_9_D_LUT4_O_4.BSL ;
  assign \delay_dff_Q_9_D_LUT4_O_4.TAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_4.BAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_4.TBS  = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_4.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_4.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_4.TB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_4.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_4.BA1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_4.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_4.BB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_4.BB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_4_I1_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_4_I1_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_4_I1_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_4_I1_LUT2_O.XSL  = \delay(17) ;
  assign \delay_dff_Q_9_D_LUT4_O_4_I1_LUT2_O.XAB  = \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.TBS ;
  assign \delay_dff_Q_9_D_LUT4_O_4_I1_LUT2_O.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT4_O_4_I1_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_4_I1_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_4_I1_LUT2_O.XB2  = 1'h1;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.TSL  = \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.BSL ;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.TAB  = \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.BAB  = \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.TBS  = \delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.XAB ;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.TB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.BA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.BB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.BB2  = \delay(14) ;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2_I1_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2_I1_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2_I1_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2_I1_LUT2_O.XSL  = \delay(16) ;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2_I1_LUT2_O.XAB  = \delay(15) ;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2_I1_LUT2_O.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2_I1_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2_I1_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2_I1_LUT2_O.XB2  = 1'h1;
  assign \e_dffe_Q_D_LUT2_O_I0_LUT2_O.O  = 1'h0;
  assign \e_dffe_Q_D_LUT2_O.XB2  = 1'h1;
  assign \e_dffe_Q_D_LUT2_O.XB1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT4_O_5.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_5.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_5.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_5.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_5.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_5.TSL  = \delay_dff_Q_9_D_LUT4_O_5.BSL ;
  assign \delay_dff_Q_9_D_LUT4_O_5.TAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_5.BAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_5.TBS  = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_5.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_5.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_5.TB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_5.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_5.BA1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_5.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_5.BB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_5.BB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.TSL  = \delay(15) ;
  assign \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.BSL  = \delay(15) ;
  assign \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.TAB  = \delay(14) ;
  assign \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.BAB  = \delay(14) ;
  assign \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.TA1  = \delay(16) ;
  assign \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.TA2  = \delay(16) ;
  assign \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.TB1  = \delay(16) ;
  assign \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.TB2  = \delay(16) ;
  assign \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.BA1  = \delay(16) ;
  assign \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.BA2  = \delay(16) ;
  assign \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.BB1  = \delay(16) ;
  assign \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.BB2  = \delay(16) ;
  assign \e_dffe_Q_D_LUT2_O.XA2  = 1'h0;
  assign \e_dffe_Q_D_LUT2_O.XA1  = 1'h1;
  assign \e_dffe_Q_D_LUT2_O.XAB  = \a_dffe_Q_D_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_6.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6.TSL  = \delay_dff_Q_9_D_LUT4_O_6.BSL ;
  assign \delay_dff_Q_9_D_LUT4_O_6.TAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_6.BAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_6.TBS  = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_6.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6.TB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_6.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6.BA1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_6.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6.BB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_6.BB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.TSL  = \delay(14) ;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.BSL  = \delay(14) ;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.TAB  = \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.BAB  = \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.TBS  = \delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.XAB ;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.TA1  = \delay(15) ;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.TA2  = \delay(15) ;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.TB1  = \delay(15) ;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.TB2  = \delay(15) ;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.BA1  = \delay(15) ;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.BA2  = \delay(15) ;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.BB1  = \delay(15) ;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O.BB2  = \delay(15) ;
  assign \e_dffe_Q_D_LUT2_O.I1  = 1'h0;
  assign \e_dffe_Q_D_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_7.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_7.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_7.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_7.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_7.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_7.TSL  = \delay_dff_Q_9_D_LUT4_O_7.BSL ;
  assign \delay_dff_Q_9_D_LUT4_O_7.TAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_7.BAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_7.TBS  = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_7.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_7.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_7.TB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_7.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_7.BA1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_7.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_7.BB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_7.BB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_7_I1_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_7_I1_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_7_I1_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_7_I1_LUT2_O.XSL  = \delay(14) ;
  assign \delay_dff_Q_9_D_LUT4_O_7_I1_LUT2_O.XAB  = \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.TBS ;
  assign \delay_dff_Q_9_D_LUT4_O_7_I1_LUT2_O.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT4_O_7_I1_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_7_I1_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_7_I1_LUT2_O.XB2  = 1'h1;
  assign \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.XAB  = \delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.XAB ;
  assign \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.XB2  = 1'h1;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT3_O.XSL  = \delay(12) ;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT3_O.XAB  = \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.TBS ;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT3_O.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT3_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT3_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT3_O.XB2  = \delay(13) ;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2_I3_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2_I3_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2_I3_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2_I3_LUT2_O.XSL  = \delay(11) ;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2_I3_LUT2_O.XAB  = \delay(10) ;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2_I3_LUT2_O.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2_I3_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2_I3_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2_I3_LUT2_O.XB2  = 1'h1;
  assign \e_dffe_Q_D_LUT2_O.O  = 1'h0;
  assign \q3_LUT3_I0.XB2  = 1'h0;
  assign \q3_LUT3_I0.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_9.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_9.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_9.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_9.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_9.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_9.TSL  = \delay_dff_Q_9_D_LUT4_O_9.BSL ;
  assign \delay_dff_Q_9_D_LUT4_O_9.TAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_9.BAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_9.TBS  = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_9.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_9.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_9.TB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_9.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_9.BA1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_9.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_9.BB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_9.BB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.TSL  = \delay(11) ;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.BSL  = \delay(11) ;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.TAB  = \delay(10) ;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.BAB  = \delay(10) ;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.TBS  = \delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.XAB ;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.TA1  = \delay(12) ;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.TA2  = \delay(12) ;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.TB1  = \delay(12) ;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.TB2  = \delay(12) ;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.BA1  = \delay(12) ;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.BA2  = \delay(12) ;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.BB1  = \delay(12) ;
  assign \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_O.BB2  = \delay(12) ;
  assign \q3_dffe_Q_2_D_LUT2_O.O  = 1'h0;
  assign \q3_dffe_Q_2_D_LUT2_O.I0  = 1'h0;
  assign \q3_dffe_Q_2_D_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_10.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_10.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_10.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_10.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_10.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_10.TSL  = \delay_dff_Q_9_D_LUT4_O_10.BSL ;
  assign \delay_dff_Q_9_D_LUT4_O_10.TAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_10.BAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_10.TBS  = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_10.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_10.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_10.TB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_10.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_10.BA1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_10.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_10.BB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_10.BB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.XSL  = \delay(10) ;
  assign \delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.XA1  = \delay(11) ;
  assign \delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.XA2  = \delay(11) ;
  assign \delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.XB1  = \delay(11) ;
  assign \delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.XB2  = \delay(11) ;
  assign \q3_dffe_Q_2_D_LUT2_O.XSL  = \a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  assign \c_dffe_Q_D_LUT2_O.XB2  = 1'h1;
  assign \c_dffe_Q_D_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_11.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_11.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_11.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_11.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_11.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_11.TSL  = \delay_dff_Q_9_D_LUT4_O_11.BSL ;
  assign \delay_dff_Q_9_D_LUT4_O_11.TAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_11.BAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_11.TBS  = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_11.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_11.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_11.TB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_11.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_11.BA1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_11.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_11.BB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_11.BB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_11_I1_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_11_I1_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_11_I1_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_11_I1_LUT2_O.XSL  = \delay(10) ;
  assign \delay_dff_Q_9_D_LUT4_O_11_I1_LUT2_O.XAB  = \delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.XAB ;
  assign \delay_dff_Q_9_D_LUT4_O_11_I1_LUT2_O.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT4_O_11_I1_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_11_I1_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_11_I1_LUT2_O.XB2  = 1'h1;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.TSL  = \delay(8) ;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.BSL  = \delay(8) ;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.TAB  = \delay(7) ;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.BAB  = \delay(7) ;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.TBS  = \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.TB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.BA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.BB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.BB2  = \delay(9) ;
  assign \c_dffe_Q_D_LUT2_O.XA2  = 1'h0;
  assign \c_dffe_Q_D_LUT2_O.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_12.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_12.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_12.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_12.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_12.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_12.TSL  = \delay_dff_Q_9_D_LUT4_O_12.BSL ;
  assign \delay_dff_Q_9_D_LUT4_O_12.TAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_12.BAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_12.TBS  = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_12.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_12.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_12.TB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_12.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_12.BA1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_12.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_12.BB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_12.BB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_12_I1_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_12_I1_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_12_I1_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_12_I1_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_12_I1_LUT3_O.XSL  = \delay(8) ;
  assign \delay_dff_Q_9_D_LUT4_O_12_I1_LUT3_O.XA1  = \delay(9) ;
  assign \delay_dff_Q_9_D_LUT4_O_12_I1_LUT3_O.XA2  = \delay(9) ;
  assign \delay_dff_Q_9_D_LUT4_O_12_I1_LUT3_O.XB1  = \delay(9) ;
  assign \delay_dff_Q_9_D_LUT4_O_12_I1_LUT3_O.XB2  = \delay(9) ;
  assign \c_dffe_Q_D_LUT2_O.XSL  = \a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  assign \c_dffe_Q_D_LUT2_O.I1  = 1'h0;
  assign \c_dffe_Q_D_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13.TSL  = \delay_dff_Q_9_D_LUT4_O_13.BSL ;
  assign \delay_dff_Q_9_D_LUT4_O_13.TAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_13.BAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_13.TBS  = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_13.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13.TB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_13.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13.BA1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_13.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13.BB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_13.BB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O.XSL  = \delay(8) ;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O.XAB  = \delay_dff_Q_9_D_LUT4_O_12_I1_LUT3_O.XAB ;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O.XB2  = 1'h1;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT2_O.XSL  = \delay(7) ;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT2_O.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT2_O.XB2  = 1'h1;
  assign \c_dffe_Q_D_LUT2_O.O  = 1'h0;
  assign \f_dffe_Q_D_LUT2_O.XB2  = 1'h1;
  assign \f_dffe_Q_D_LUT2_O.XB1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT4_O_14.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14.TSL  = \delay_dff_Q_9_D_LUT4_O_14.BSL ;
  assign \delay_dff_Q_9_D_LUT4_O_14.TAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_14.BAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_14.TBS  = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_14.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14.TB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_14.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14.BA1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_14.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14.BB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_14.BB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O.XSL  = \delay(7) ;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O.XAB  = \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O.XB2  = 1'h1;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.TSL  = \delay(5) ;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.BSL  = \delay(5) ;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.TAB  = \delay(4) ;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.BAB  = \delay(4) ;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.TB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.BA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.BB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.BB2  = \delay(6) ;
  assign \f_dffe_Q_D_LUT2_O.XA2  = 1'h0;
  assign \f_dffe_Q_D_LUT2_O.XA1  = 1'h1;
  assign \f_dffe_Q_D_LUT2_O.XAB  = \c_dffe_Q_D_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT4_O_15.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_15.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_15.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_15.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_15.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_15.TSL  = \delay_dff_Q_9_D_LUT4_O_15.BSL ;
  assign \delay_dff_Q_9_D_LUT4_O_15.TAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_15.BAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_15.TBS  = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_15.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_15.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_15.TB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_15.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_15.BA1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_15.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_15.BB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_15.BB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_15_I1_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_15_I1_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_15_I1_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_15_I1_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_15_I1_LUT3_O.XSL  = \delay(5) ;
  assign \delay_dff_Q_9_D_LUT4_O_15_I1_LUT3_O.XA1  = \delay(6) ;
  assign \delay_dff_Q_9_D_LUT4_O_15_I1_LUT3_O.XA2  = \delay(6) ;
  assign \delay_dff_Q_9_D_LUT4_O_15_I1_LUT3_O.XB1  = \delay(6) ;
  assign \delay_dff_Q_9_D_LUT4_O_15_I1_LUT3_O.XB2  = \delay(6) ;
  assign \f_dffe_Q_D_LUT2_O.XSL  = \e_dffe_Q_D_LUT2_O.XSL ;
  assign \f_dffe_Q_D_LUT2_O.I1  = 1'h0;
  assign \f_dffe_Q_D_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_16.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_16.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_16.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_16.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_16.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_16.TSL  = \delay_dff_Q_9_D_LUT4_O_16.BSL ;
  assign \delay_dff_Q_9_D_LUT4_O_16.TAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_16.BAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_16.TBS  = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_16.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_16.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_16.TB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_16.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_16.BA1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_16.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_16.BB1  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_16.BB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O.XSL  = \delay(5) ;
  assign \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O.XAB  = \delay_dff_Q_9_D_LUT4_O_15_I1_LUT3_O.XAB ;
  assign \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O.XB2  = 1'h1;
  assign \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O_I1_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O_I1_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O_I1_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O_I1_LUT2_O.XSL  = \delay(4) ;
  assign \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O_I1_LUT2_O.XAB  = \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.TBS ;
  assign \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O_I1_LUT2_O.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O_I1_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O_I1_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O_I1_LUT2_O.XB2  = 1'h1;
  assign \f_dffe_Q_D_LUT2_O.O  = 1'h0;
  assign \q3_dffe_Q_2_D_LUT2_O.XAB  = \a_dffe_Q_D_LUT2_O.XSL ;
  assign \q3_dffe_Q_2_D_LUT2_O.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_17.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_17.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_17.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_17.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_17.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_17.TSL  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_17.BSL  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_17.TAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_17.BAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_17.TBS  = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_17.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_17.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_17.TB1  = \delay_dff_Q_9_D_LUT4_O_17.BA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_17.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_17.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_17.BB1  = \delay_dff_Q_9_D_LUT4_O_17.BA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_17.BB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O.XSL  = \delay(4) ;
  assign \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O.XAB  = \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.TBS ;
  assign \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O.XB2  = 1'h1;
  assign \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.TSL  = \delay(2) ;
  assign \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.BSL  = \delay(2) ;
  assign \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.TAB  = \delay(1) ;
  assign \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.BAB  = \delay(1) ;
  assign \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.TBS  = \delay(0) ;
  assign \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.TB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.BA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.BB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.BB2  = \delay(3) ;
  assign \q3_dffe_Q_2_D_LUT2_O.XA2  = 1'h0;
  assign \q3_dffe_Q_2_D_LUT2_O.XB1  = 1'h0;
  assign \q3_dffe_Q_2_D_LUT2_O.XB2  = 1'h1;
  assign \delay_dff_Q_9_D_LUT4_O_18.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_18.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_18.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_18.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_18.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_18.TSL  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_18.BSL  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_18.TAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_18.BAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_18.TBS  = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_18.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_18.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_18.TB1  = \delay_dff_Q_9_D_LUT4_O_18.BA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_18.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_18.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_18.BB1  = \delay_dff_Q_9_D_LUT4_O_18.BA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_18.BB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.XSL  = \delay(3) ;
  assign \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.XB2  = 1'h1;
  assign \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.XSL  = \delay(1) ;
  assign \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.XAB  = \delay(0) ;
  assign \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT3_O.XB2  = \delay(2) ;
  assign \a_dffe_Q_D_LUT2_O_I0_LUT3_O.O  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O_I0_LUT3_O.I0  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O_I0_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_19.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_19.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_19.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_19.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_19.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_19.TSL  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_19.BSL  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_19.TAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_19.BAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_19.TBS  = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_19.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_19.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_19.TB1  = \delay_dff_Q_9_D_LUT4_O_19.BA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_19.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_19.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_19.BB1  = \delay_dff_Q_9_D_LUT4_O_19.BA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_19.BB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.XSL  = \delay(1) ;
  assign \delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.XAB  = \delay(0) ;
  assign \delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.XA1  = \delay(2) ;
  assign \delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.XA2  = \delay(2) ;
  assign \delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.XB1  = \delay(2) ;
  assign \delay_dff_Q_9_D_LUT4_O_19_I0_LUT3_O.XB2  = \delay(2) ;
  assign \a_dffe_Q_D_LUT2_O_I0_LUT3_O.I2  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XSL  = \q1(0) ;
  assign \delay_dff_Q_9_D_LUT4_O_20.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_20.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_20.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_20.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_20.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_20.TSL  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_20.BSL  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT4_O_20.TAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_20.BAB  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_20.TBS  = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_20.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_20.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_20.TB1  = \delay_dff_Q_9_D_LUT4_O_20.BA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_20.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_20.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_20.BB1  = \delay_dff_Q_9_D_LUT4_O_20.BA1 ;
  assign \delay_dff_Q_9_D_LUT4_O_20.BB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.XSL  = \delay(1) ;
  assign \delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.XAB  = \delay(0) ;
  assign \delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT4_O_20_I0_LUT2_O.XB2  = 1'h1;
  assign \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XA1  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XA2  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3.XSL  = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign \delay_dff_Q_9_D_LUT3_O_3.XAB  = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign \delay_dff_Q_9_D_LUT3_O_3.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3.XB1  = \delay_dff_Q_9_D_LUT3_O_3.XA2 ;
  assign \delay_dff_Q_9_D_LUT3_O_3.XB2  = \delay_dff_Q_9_D_LUT3_O_3.XA2 ;
  assign \delay_dff_Q_9_D_LUT3_O_3_I0_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3_I0_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3_I0_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3_I0_LUT2_O.XSL  = \delay(0) ;
  assign \delay_dff_Q_9_D_LUT3_O_3_I0_LUT2_O.XAB  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_3_I0_LUT2_O.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT3_O_3_I0_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3_I0_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3_I0_LUT2_O.XB2  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XB2  = \q2(0) ;
  assign \q3_LUT3_I0.XA2  = 1'h0;
  assign \y_dffe_Q_D_LUT1_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_2.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_2.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_2.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_2.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_2.XSL  = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_2.XAB  = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign \delay_dff_Q_9_D_LUT3_O_2.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_2.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_2.XB2  = 1'h0;
  assign \y_dffe_Q_D_LUT1_O.O  = 1'h0;
  assign \led_LUT1_I0.I0  = 1'h0;
  assign \led_LUT1_I0.O  = 1'h0;
  assign \q3_LUT3_I0.XA1  = \q3(2) ;
  assign \q3_LUT3_I0.XAB  = \q3(0) ;
  assign \q3_LUT3_I0.XSL  = \q3(1) ;
  assign \q2_dffe_Q_2_D_LUT3_O.O  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O_I1_LUT3_O.XB2  = \a_dffe_Q_D_LUT2_O_I1_LUT3_O.XA2 ;
  assign \a_dffe_Q_D_LUT2_O_I1_LUT3_O.XB1  = \a_dffe_Q_D_LUT2_O_I1_LUT3_O.XA2 ;
  assign \a_dffe_Q_D_LUT2_O_I1_LUT3_O.XA1  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O_I1_LUT3_O.XSL  = \q1(0) ;
  assign \a_dffe_Q_D_LUT2_O_I1_LUT3_O.I2  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O_I1_LUT3_O.I1  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O_I1_LUT3_O.I0  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O_I1_LUT3_O.O  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O.XB2  = 1'h1;
  assign \a_dffe_Q_D_LUT2_O.XB1  = 1'h1;
  assign \a_dffe_Q_D_LUT2_O.XA2  = 1'h1;
  assign \a_dffe_Q_D_LUT2_O.XA1  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O.I1  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O.I0  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O.O  = 1'h0;
  assign \q2_dffe_Q_2_D_LUT3_O.I0  = 1'h0;
  assign \q2_dffe_Q_2_D_LUT3_O.I1  = 1'h0;
  assign \q2_dffe_Q_2_D_LUT3_O.I2  = 1'h0;
  assign \q2_dffe_Q_2_D_LUT3_O.XSL  = \e_dffe_Q_D_LUT2_O_I0_LUT2_O.XAB ;
  assign \q2_dffe_Q_2_D_LUT3_O.XAB  = \q3(0) ;
  assign \q2_dffe_Q_2_D_LUT3_O.XA2  = \q2_dffe_Q_2_D_LUT3_O.XA1 ;
  assign \q2_dffe_Q_2_D_LUT3_O.XB1  = \q2_dffe_Q_2_D_LUT3_O.XA1 ;
  assign \q2_dffe_Q_2_D_LUT3_O.XB2  = 1'h0;
  assign \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O.XAB  = \c_dffe_Q_D_LUT2_O.XAB ;
  assign \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O.XA1  = 1'h0;
  assign \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O.XA2  = \a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  assign \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O.XB1  = \a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  assign \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL  = \q2(0) ;
  assign a_dffe_Q_D_LUT2_O_I0 = \a_dffe_Q_D_LUT2_O.XSL ;
  assign a_dffe_Q_D_LUT2_O_I1 = \a_dffe_Q_D_LUT2_O.XAB ;
  assign a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0 = \a_dffe_Q_D_LUT2_O_I1_LUT3_O.XA2 ;
  assign c_dffe_Q_D_LUT2_O_I1 = \c_dffe_Q_D_LUT2_O.XAB ;
  assign delay_dff_Q_9_D_LUT3_O_1_I2 = \delay_dff_Q_9_D_LUT3_O_1.XAB ;
  assign delay_dff_Q_9_D_LUT3_O_3_I0 = \delay_dff_Q_9_D_LUT3_O_3.XA2 ;
  assign delay_dff_Q_9_D_LUT3_O_I2 = \delay_dff_Q_9_D_LUT3_O.XAB ;
  assign delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3 = \delay_dff_Q_9_D_LUT3_O_1_I2_LUT3_O.XAB ;
  assign delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2 = \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.BAB ;
  assign delay_dff_Q_9_D_LUT4_O_10_I1 = \delay_dff_Q_9_D_LUT4_O_10.BSL ;
  assign delay_dff_Q_9_D_LUT4_O_11_I1 = \delay_dff_Q_9_D_LUT4_O_11.BSL ;
  assign delay_dff_Q_9_D_LUT4_O_12_I1 = \delay_dff_Q_9_D_LUT4_O_12.BSL ;
  assign delay_dff_Q_9_D_LUT4_O_13_I1 = \delay_dff_Q_9_D_LUT4_O_13.BSL ;
  assign delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1 = \delay_dff_Q_9_D_LUT4_O_12_I1_LUT3_O.XAB ;
  assign delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2_I3 = \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT4_I2.TBS ;
  assign delay_dff_Q_9_D_LUT4_O_14_I1 = \delay_dff_Q_9_D_LUT4_O_14.BSL ;
  assign delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1 = \delay_dff_Q_9_D_LUT4_O_13_I1_LUT2_O_I1_LUT2_O.XAB ;
  assign delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3_O = \delay_dff_Q_9_D_LUT4_O_10_I1_LUT3_O.XAB ;
  assign delay_dff_Q_9_D_LUT4_O_15_I1 = \delay_dff_Q_9_D_LUT4_O_15.BSL ;
  assign delay_dff_Q_9_D_LUT4_O_16_I1 = \delay_dff_Q_9_D_LUT4_O_16.BSL ;
  assign delay_dff_Q_9_D_LUT4_O_16_I1_LUT2_O_I1 = \delay_dff_Q_9_D_LUT4_O_15_I1_LUT3_O.XAB ;
  assign delay_dff_Q_9_D_LUT4_O_17_I0 = \delay_dff_Q_9_D_LUT4_O_17.BA1 ;
  assign delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1 = \delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.TBS ;
  assign delay_dff_Q_9_D_LUT4_O_18_I0 = \delay_dff_Q_9_D_LUT4_O_18.BA1 ;
  assign delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1 = \delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O.XAB ;
  assign delay_dff_Q_9_D_LUT4_O_19_I0 = \delay_dff_Q_9_D_LUT4_O_19.BA1 ;
  assign delay_dff_Q_9_D_LUT4_O_1_I1 = \delay_dff_Q_9_D_LUT4_O_1.BSL ;
  assign delay_dff_Q_9_D_LUT4_O_20_I0 = \delay_dff_Q_9_D_LUT4_O_20.BA1 ;
  assign delay_dff_Q_9_D_LUT4_O_2_I1 = \delay_dff_Q_9_D_LUT4_O_2.BSL ;
  assign delay_dff_Q_9_D_LUT4_O_3_I1 = \delay_dff_Q_9_D_LUT4_O_3.BSL ;
  assign delay_dff_Q_9_D_LUT4_O_4_I1 = \delay_dff_Q_9_D_LUT4_O_4.BSL ;
  assign delay_dff_Q_9_D_LUT4_O_4_I1_LUT2_O_I1 = \delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.TBS ;
  assign delay_dff_Q_9_D_LUT4_O_5_I1 = \delay_dff_Q_9_D_LUT4_O_5.BSL ;
  assign delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3 = \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O.TBS ;
  assign delay_dff_Q_9_D_LUT4_O_6_I1 = \delay_dff_Q_9_D_LUT4_O_6.BSL ;
  assign delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2 = \delay_dff_Q_9_D_LUT4_O_5_I1_LUT4_O_I3_LUT2_O.XSL ;
  assign delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2_I1 = \delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.BSL ;
  assign delay_dff_Q_9_D_LUT4_O_7_I1 = \delay_dff_Q_9_D_LUT4_O_7.BSL ;
  assign delay_dff_Q_9_D_LUT4_O_8_I1 = \delay_dff_Q_9_D_LUT4_O_8.BSL ;
  assign delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O_I2 = \delay_dff_Q_9_D_LUT4_O_8_I1_LUT3_O.XAB ;
  assign delay_dff_Q_9_D_LUT4_O_9_I1 = \delay_dff_Q_9_D_LUT4_O_9.BSL ;
  assign delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I0 = \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.BA1 ;
  assign delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2_I3 = \delay_dff_Q_9_D_LUT4_O_9_I1_LUT4_I2.TBS ;
  assign delay_dff_Q_9_D_LUT4_O_I1 = \delay_dff_Q_9_D_LUT4_O.BSL ;
  assign delay_dff_Q_9_D_LUT4_O_I1_LUT3_O_I2 = \delay_dff_Q_9_D_LUT4_O_1_I1_LUT2_O.XAB ;
  assign e_dffe_Q_D_LUT2_O_I0 = \e_dffe_Q_D_LUT2_O.XSL ;
  assign g_dffe_Q_D_LUT4_O_I1 = \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XAB ;
  assign g_dffe_Q_D_LUT4_O_I3 = \a_dffe_Q_D_LUT2_O_I1_LUT3_O.XAB ;
  assign \q1(1)  = 1'h0;
  assign q2_dffe_Q_2_D_LUT3_O_I0 = \q2_dffe_Q_2_D_LUT3_O.XA1 ;
  assign q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1 = \q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O.XSL ;
  assign q2_dffe_Q_2_D_LUT3_O_I1 = \e_dffe_Q_D_LUT2_O_I0_LUT2_O.XAB ;
  assign y_dffe_Q_EN_LUT3_O_I0 = \delay_dff_Q_9_D_LUT3_O.XSL ;
  assign y_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2 = \y_dffe_Q_EN_LUT3_O_I0_LUT3_O.XAB ;
  assign y_dffe_Q_EN_LUT3_O_I1 = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2 = \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.BAB ;
  assign y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I0 = \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.BA2 ;
  assign y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O_I3 = \y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I2_LUT4_O.TBS ;
  assign y_dffe_Q_EN_LUT3_O_I1_LUT4_O_I3 = \y_dffe_Q_EN_LUT3_O_I1_LUT4_O.TBS ;
  assign y_dffe_Q_EN_LUT3_O_I2 = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2 = \y_dffe_Q_EN_LUT3_O_I2_LUT3_O.XAB ;
endmodule
