{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1400450334351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1400450334351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 18 14:58:54 2014 " "Processing started: Sun May 18 14:58:54 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1400450334351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1400450334351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sopc_scope -c sopc_scope " "Command: quartus_map --read_settings_files=on --write_settings_files=off sopc_scope -c sopc_scope" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1400450334352 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1400450335110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file sopc_scope_sys/synthesis/submodules/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450335336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/sopc_scope_sys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sopc_scope_sys/synthesis/sopc_scope_sys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sopc_scope_sys-rtl " "Found design unit 1: sopc_scope_sys-rtl" {  } { { "sopc_scope_sys/synthesis/sopc_scope_sys.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/sopc_scope_sys.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450335890 ""} { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys " "Found entity 1: sopc_scope_sys" {  } { { "sopc_scope_sys/synthesis/sopc_scope_sys.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/sopc_scope_sys.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450335890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450335890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "sopc_scope_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450335896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450335896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "sopc_scope_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450335900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450335900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_irq_mapper " "Found entity 1: sopc_scope_sys_irq_mapper" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_irq_mapper.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450335904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450335904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_mm_interconnect_0 " "Found entity 1: sopc_scope_sys_mm_interconnect_0" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450335926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450335926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "sopc_scope_sys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450335943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450335943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "sopc_scope_sys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450335948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450335948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "sopc_scope_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450335956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450335956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_scope_sys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "sopc_scope_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450335960 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "sopc_scope_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450335960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450335960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: sopc_scope_sys_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450335968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450335968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: sopc_scope_sys_mm_interconnect_0_rsp_xbar_mux" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450335973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450335973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_rsp_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_rsp_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_mm_interconnect_0_rsp_xbar_demux_001 " "Found entity 1: sopc_scope_sys_mm_interconnect_0_rsp_xbar_demux_001" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_rsp_xbar_demux_001.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_rsp_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450335978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450335978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: sopc_scope_sys_mm_interconnect_0_rsp_xbar_demux" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450335982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450335982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_cmd_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_cmd_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_mm_interconnect_0_cmd_xbar_mux_001 " "Found entity 1: sopc_scope_sys_mm_interconnect_0_cmd_xbar_mux_001" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_cmd_xbar_mux_001.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_cmd_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450335989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450335989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: sopc_scope_sys_mm_interconnect_0_cmd_xbar_mux" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450335993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450335993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: sopc_scope_sys_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450335998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450335998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: sopc_scope_sys_mm_interconnect_0_cmd_xbar_demux" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file sopc_scope_sys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "sopc_scope_sys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336017 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "sopc_scope_sys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336017 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "sopc_scope_sys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336017 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "sopc_scope_sys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336017 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "sopc_scope_sys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336017 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "sopc_scope_sys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336017 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "sopc_scope_sys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "sopc_scope_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_scope_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "sopc_scope_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336029 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "sopc_scope_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "sopc_scope_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "sopc_scope_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_scope_sys_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at sopc_scope_sys_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1400450336045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_scope_sys_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at sopc_scope_sys_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1400450336045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: sopc_scope_sys_mm_interconnect_0_id_router_002_default_decode" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336047 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_scope_sys_mm_interconnect_0_id_router_002 " "Found entity 2: sopc_scope_sys_mm_interconnect_0_id_router_002" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336047 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_scope_sys_mm_interconnect_0_id_router_001.sv(48) " "Verilog HDL Declaration information at sopc_scope_sys_mm_interconnect_0_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_id_router_001.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1400450336052 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_scope_sys_mm_interconnect_0_id_router_001.sv(49) " "Verilog HDL Declaration information at sopc_scope_sys_mm_interconnect_0_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_id_router_001.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1400450336052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_mm_interconnect_0_id_router_001_default_decode " "Found entity 1: sopc_scope_sys_mm_interconnect_0_id_router_001_default_decode" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_id_router_001.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336053 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_scope_sys_mm_interconnect_0_id_router_001 " "Found entity 2: sopc_scope_sys_mm_interconnect_0_id_router_001" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_id_router_001.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336053 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_scope_sys_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at sopc_scope_sys_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1400450336057 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_scope_sys_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at sopc_scope_sys_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1400450336057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_mm_interconnect_0_id_router_default_decode " "Found entity 1: sopc_scope_sys_mm_interconnect_0_id_router_default_decode" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336058 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_scope_sys_mm_interconnect_0_id_router " "Found entity 2: sopc_scope_sys_mm_interconnect_0_id_router" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_scope_sys_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at sopc_scope_sys_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1400450336062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_scope_sys_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at sopc_scope_sys_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1400450336063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: sopc_scope_sys_mm_interconnect_0_addr_router_001_default_decode" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336065 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_scope_sys_mm_interconnect_0_addr_router_001 " "Found entity 2: sopc_scope_sys_mm_interconnect_0_addr_router_001" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_scope_sys_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at sopc_scope_sys_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1400450336068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_scope_sys_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at sopc_scope_sys_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1400450336069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_mm_interconnect_0_addr_router_default_decode " "Found entity 1: sopc_scope_sys_mm_interconnect_0_addr_router_default_decode" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336070 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_scope_sys_mm_interconnect_0_addr_router " "Found entity 2: sopc_scope_sys_mm_interconnect_0_addr_router" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "sopc_scope_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "sopc_scope_sys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "sopc_scope_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "sopc_scope_sys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_vram.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_vram " "Found entity 1: sopc_scope_sys_vram" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_vram.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_vram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/altera_tristate_controller_aggregator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/altera_tristate_controller_aggregator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_aggregator " "Found entity 1: altera_tristate_controller_aggregator" {  } { { "sopc_scope_sys/synthesis/submodules/altera_tristate_controller_aggregator.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_tristate_controller_aggregator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/altera_tristate_controller_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/altera_tristate_controller_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_translator " "Found entity 1: altera_tristate_controller_translator" {  } { { "sopc_scope_sys/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_tristate_controller_translator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_penirq.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_penirq.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_penirq " "Found entity 1: sopc_scope_sys_penirq" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_penirq.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_penirq.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/i2c_opencores.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/i2c_opencores.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_opencores " "Found entity 1: i2c_opencores" {  } { { "sopc_scope_sys/synthesis/submodules/i2c_opencores.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/i2c_opencores.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "sopc_scope_sys/synthesis/submodules/i2c_master_top.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/i2c_master_top.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file sopc_scope_sys/synthesis/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "sopc_scope_sys/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "sopc_scope_sys/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/i2c_master_bit_ctrl.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_pio_0 " "Found entity 1: sopc_scope_sys_pio_0" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_pio_0.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_rom " "Found entity 1: sopc_scope_sys_rom" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_rom.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_rom.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_bridge " "Found entity 1: sopc_scope_sys_bridge" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_bridge.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_bridge.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_pin_sharer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_pin_sharer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_pin_sharer " "Found entity 1: sopc_scope_sys_pin_sharer" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_pin_sharer.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_pin_sharer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/altera_merlin_std_arbitrator_core.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_scope_sys/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_std_arbitrator_core " "Found entity 1: altera_merlin_std_arbitrator_core" {  } { { "sopc_scope_sys/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336507 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_std_arb_adder " "Found entity 2: altera_merlin_std_arb_adder" {  } { { "sopc_scope_sys/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_pin_sharer_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_pin_sharer_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_pin_sharer_arbiter " "Found entity 1: sopc_scope_sys_pin_sharer_arbiter" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_pin_sharer_arbiter.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_pin_sharer_arbiter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_pin_sharer_pin_sharer.sv 3 3 " "Found 3 design units, including 3 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_pin_sharer_pin_sharer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_pin_sharer_pin_sharer " "Found entity 1: sopc_scope_sys_pin_sharer_pin_sharer" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_pin_sharer_pin_sharer.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_pin_sharer_pin_sharer.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336517 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_scope_sys_pin_sharer_pin_sharer_multiplexor_3 " "Found entity 2: sopc_scope_sys_pin_sharer_pin_sharer_multiplexor_3" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_pin_sharer_pin_sharer.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_pin_sharer_pin_sharer.sv" 235 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336517 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_scope_sys_pin_sharer_pin_sharer_multiplexor_2 " "Found entity 3: sopc_scope_sys_pin_sharer_pin_sharer_multiplexor_2" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_pin_sharer_pin_sharer.sv" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_pin_sharer_pin_sharer.sv" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_ram " "Found entity 1: sopc_scope_sys_ram" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_ram.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_ram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_jtag_sim_scfifo_w " "Found entity 1: sopc_scope_sys_jtag_sim_scfifo_w" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_jtag.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336534 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_scope_sys_jtag_scfifo_w " "Found entity 2: sopc_scope_sys_jtag_scfifo_w" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_jtag.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_jtag.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336534 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_scope_sys_jtag_sim_scfifo_r " "Found entity 3: sopc_scope_sys_jtag_sim_scfifo_r" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_jtag.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_jtag.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336534 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc_scope_sys_jtag_scfifo_r " "Found entity 4: sopc_scope_sys_jtag_scfifo_r" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_jtag.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_jtag.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336534 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc_scope_sys_jtag " "Found entity 5: sopc_scope_sys_jtag" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_jtag.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_jtag.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450336534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450336534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v 27 27 " "Found 27 design units, including 27 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_nios_ic_data_module " "Found entity 1: sopc_scope_sys_nios_ic_data_module" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337840 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_scope_sys_nios_ic_tag_module " "Found entity 2: sopc_scope_sys_nios_ic_tag_module" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337840 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_scope_sys_nios_bht_module " "Found entity 3: sopc_scope_sys_nios_bht_module" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337840 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc_scope_sys_nios_register_bank_a_module " "Found entity 4: sopc_scope_sys_nios_register_bank_a_module" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337840 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc_scope_sys_nios_register_bank_b_module " "Found entity 5: sopc_scope_sys_nios_register_bank_b_module" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337840 ""} { "Info" "ISGN_ENTITY_NAME" "6 sopc_scope_sys_nios_dc_tag_module " "Found entity 6: sopc_scope_sys_nios_dc_tag_module" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337840 ""} { "Info" "ISGN_ENTITY_NAME" "7 sopc_scope_sys_nios_dc_data_module " "Found entity 7: sopc_scope_sys_nios_dc_data_module" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337840 ""} { "Info" "ISGN_ENTITY_NAME" "8 sopc_scope_sys_nios_dc_victim_module " "Found entity 8: sopc_scope_sys_nios_dc_victim_module" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337840 ""} { "Info" "ISGN_ENTITY_NAME" "9 sopc_scope_sys_nios_nios2_oci_debug " "Found entity 9: sopc_scope_sys_nios_nios2_oci_debug" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337840 ""} { "Info" "ISGN_ENTITY_NAME" "10 sopc_scope_sys_nios_ociram_sp_ram_module " "Found entity 10: sopc_scope_sys_nios_ociram_sp_ram_module" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" 691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337840 ""} { "Info" "ISGN_ENTITY_NAME" "11 sopc_scope_sys_nios_nios2_ocimem " "Found entity 11: sopc_scope_sys_nios_nios2_ocimem" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" 754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337840 ""} { "Info" "ISGN_ENTITY_NAME" "12 sopc_scope_sys_nios_nios2_avalon_reg " "Found entity 12: sopc_scope_sys_nios_nios2_avalon_reg" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" 935 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337840 ""} { "Info" "ISGN_ENTITY_NAME" "13 sopc_scope_sys_nios_nios2_oci_break " "Found entity 13: sopc_scope_sys_nios_nios2_oci_break" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" 1027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337840 ""} { "Info" "ISGN_ENTITY_NAME" "14 sopc_scope_sys_nios_nios2_oci_xbrk " "Found entity 14: sopc_scope_sys_nios_nios2_oci_xbrk" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" 1321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337840 ""} { "Info" "ISGN_ENTITY_NAME" "15 sopc_scope_sys_nios_nios2_oci_dbrk " "Found entity 15: sopc_scope_sys_nios_nios2_oci_dbrk" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337840 ""} { "Info" "ISGN_ENTITY_NAME" "16 sopc_scope_sys_nios_nios2_oci_itrace " "Found entity 16: sopc_scope_sys_nios_nios2_oci_itrace" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" 1769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337840 ""} { "Info" "ISGN_ENTITY_NAME" "17 sopc_scope_sys_nios_nios2_oci_td_mode " "Found entity 17: sopc_scope_sys_nios_nios2_oci_td_mode" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" 2152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337840 ""} { "Info" "ISGN_ENTITY_NAME" "18 sopc_scope_sys_nios_nios2_oci_dtrace " "Found entity 18: sopc_scope_sys_nios_nios2_oci_dtrace" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" 2219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337840 ""} { "Info" "ISGN_ENTITY_NAME" "19 sopc_scope_sys_nios_nios2_oci_compute_input_tm_cnt " "Found entity 19: sopc_scope_sys_nios_nios2_oci_compute_input_tm_cnt" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" 2313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337840 ""} { "Info" "ISGN_ENTITY_NAME" "20 sopc_scope_sys_nios_nios2_oci_fifo_wrptr_inc " "Found entity 20: sopc_scope_sys_nios_nios2_oci_fifo_wrptr_inc" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" 2384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337840 ""} { "Info" "ISGN_ENTITY_NAME" "21 sopc_scope_sys_nios_nios2_oci_fifo_cnt_inc " "Found entity 21: sopc_scope_sys_nios_nios2_oci_fifo_cnt_inc" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337840 ""} { "Info" "ISGN_ENTITY_NAME" "22 sopc_scope_sys_nios_nios2_oci_fifo " "Found entity 22: sopc_scope_sys_nios_nios2_oci_fifo" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" 2472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337840 ""} { "Info" "ISGN_ENTITY_NAME" "23 sopc_scope_sys_nios_nios2_oci_pib " "Found entity 23: sopc_scope_sys_nios_nios2_oci_pib" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" 2973 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337840 ""} { "Info" "ISGN_ENTITY_NAME" "24 sopc_scope_sys_nios_nios2_oci_im " "Found entity 24: sopc_scope_sys_nios_nios2_oci_im" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" 3041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337840 ""} { "Info" "ISGN_ENTITY_NAME" "25 sopc_scope_sys_nios_nios2_performance_monitors " "Found entity 25: sopc_scope_sys_nios_nios2_performance_monitors" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" 3157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337840 ""} { "Info" "ISGN_ENTITY_NAME" "26 sopc_scope_sys_nios_nios2_oci " "Found entity 26: sopc_scope_sys_nios_nios2_oci" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" 3173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337840 ""} { "Info" "ISGN_ENTITY_NAME" "27 sopc_scope_sys_nios " "Found entity 27: sopc_scope_sys_nios" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios.v" 3746 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450337840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_nios_jtag_debug_module_sysclk " "Found entity 1: sopc_scope_sys_nios_jtag_debug_module_sysclk" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios_jtag_debug_module_sysclk.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450337847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_nios_jtag_debug_module_tck " "Found entity 1: sopc_scope_sys_nios_jtag_debug_module_tck" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios_jtag_debug_module_tck.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450337853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_nios_jtag_debug_module_wrapper " "Found entity 1: sopc_scope_sys_nios_jtag_debug_module_wrapper" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios_jtag_debug_module_wrapper.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450337858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_nios_mult_cell " "Found entity 1: sopc_scope_sys_nios_mult_cell" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios_mult_cell.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450337863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_nios_oci_test_bench " "Found entity 1: sopc_scope_sys_nios_oci_test_bench" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios_oci_test_bench.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450337868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope_sys_nios_test_bench " "Found entity 1: sopc_scope_sys_nios_test_bench" {  } { { "sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios_test_bench.v" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/sopc_scope_sys_nios_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450337874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_scope.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sopc_scope.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_scope " "Found entity 1: sopc_scope" {  } { { "sopc_scope.bdf" "" { Schematic "C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450337878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vram_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vram_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vram_ctrl-bdf_type " "Found design unit 1: vram_ctrl-bdf_type" {  } { { "vram_ctrl.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/vram_ctrl.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337881 ""} { "Info" "ISGN_ENTITY_NAME" "1 vram_ctrl " "Found entity 1: vram_ctrl" {  } { { "vram_ctrl.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/vram_ctrl.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450337881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_ctrl-bdf_type " "Found design unit 1: display_ctrl-bdf_type" {  } { { "display_ctrl.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/display_ctrl.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337886 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_ctrl " "Found entity 1: display_ctrl" {  } { { "display_ctrl.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/display_ctrl.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450337886 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement display_sm.vhd(130) " "VHDL syntax error at display_sm.vhd(130) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "../logic/display_sm.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/logic/display_sm.vhd" 130 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1400450337905 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement display_sm.vhd(133) " "VHDL syntax error at display_sm.vhd(133) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "../logic/display_sm.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/logic/display_sm.vhd" 133 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1400450337906 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement display_sm.vhd(136) " "VHDL syntax error at display_sm.vhd(136) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "../logic/display_sm.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/logic/display_sm.vhd" 136 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1400450337906 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement display_sm.vhd(139) " "VHDL syntax error at display_sm.vhd(139) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "../logic/display_sm.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/logic/display_sm.vhd" 139 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1400450337906 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement display_sm.vhd(142) " "VHDL syntax error at display_sm.vhd(142) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "../logic/display_sm.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/logic/display_sm.vhd" 142 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1400450337906 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement display_sm.vhd(145) " "VHDL syntax error at display_sm.vhd(145) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "../logic/display_sm.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/logic/display_sm.vhd" 145 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1400450337906 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement display_sm.vhd(149) " "VHDL syntax error at display_sm.vhd(149) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "../logic/display_sm.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/logic/display_sm.vhd" 149 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1400450337906 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement display_sm.vhd(152) " "VHDL syntax error at display_sm.vhd(152) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "../logic/display_sm.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/logic/display_sm.vhd" 152 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1400450337906 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement display_sm.vhd(155) " "VHDL syntax error at display_sm.vhd(155) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "../logic/display_sm.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/logic/display_sm.vhd" 155 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1400450337906 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement display_sm.vhd(158) " "VHDL syntax error at display_sm.vhd(158) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "../logic/display_sm.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/logic/display_sm.vhd" 158 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1400450337906 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement display_sm.vhd(161) " "VHDL syntax error at display_sm.vhd(161) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "../logic/display_sm.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/logic/display_sm.vhd" 161 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1400450337906 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement display_sm.vhd(165) " "VHDL syntax error at display_sm.vhd(165) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "../logic/display_sm.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/logic/display_sm.vhd" 165 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1400450337907 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement display_sm.vhd(168) " "VHDL syntax error at display_sm.vhd(168) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "../logic/display_sm.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/logic/display_sm.vhd" 168 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1400450337907 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement display_sm.vhd(171) " "VHDL syntax error at display_sm.vhd(171) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "../logic/display_sm.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/logic/display_sm.vhd" 171 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1400450337907 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement display_sm.vhd(174) " "VHDL syntax error at display_sm.vhd(174) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "../logic/display_sm.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/logic/display_sm.vhd" 174 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1400450337907 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement display_sm.vhd(177) " "VHDL syntax error at display_sm.vhd(177) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "../logic/display_sm.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/logic/display_sm.vhd" 177 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1400450337907 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement display_sm.vhd(180) " "VHDL syntax error at display_sm.vhd(180) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "../logic/display_sm.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/logic/display_sm.vhd" 180 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1400450337907 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement display_sm.vhd(184) " "VHDL syntax error at display_sm.vhd(184) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "../logic/display_sm.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/logic/display_sm.vhd" 184 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1400450337907 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement display_sm.vhd(187) " "VHDL syntax error at display_sm.vhd(187) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "../logic/display_sm.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/logic/display_sm.vhd" 187 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1400450337907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tago/dropbox/out/ee52/logic/display_sm.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/tago/dropbox/out/ee52/logic/display_sm.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450337908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tago/dropbox/out/ee52/logic/lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tago/dropbox/out/ee52/logic/lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "../logic/lpm_mux0.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/logic/lpm_mux0.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337912 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "../logic/lpm_mux0.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/logic/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450337912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/lpm_counter0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337917 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450337917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Found design unit 1: lpm_counter1-SYN" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/lpm_counter1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337921 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Found entity 1: lpm_counter1" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/lpm_counter1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450337921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter2-SYN " "Found design unit 1: lpm_counter2-SYN" {  } { { "lpm_counter2.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/lpm_counter2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337935 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter2 " "Found entity 1: lpm_counter2" {  } { { "lpm_counter2.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/lpm_counter2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450337935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Found design unit 1: lpm_compare0-SYN" {  } { { "lpm_compare0.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/lpm_compare0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337942 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Found entity 1: lpm_compare0" {  } { { "lpm_compare0.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/lpm_compare0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450337942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare1-SYN " "Found design unit 1: lpm_compare1-SYN" {  } { { "lpm_compare1.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/lpm_compare1.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337946 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare1 " "Found entity 1: lpm_compare1" {  } { { "lpm_compare1.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/lpm_compare1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450337946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare2-SYN " "Found design unit 1: lpm_compare2-SYN" {  } { { "lpm_compare2.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/lpm_compare2.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337951 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare2 " "Found entity 1: lpm_compare2" {  } { { "lpm_compare2.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/lpm_compare2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450337951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare3-SYN " "Found design unit 1: lpm_compare3-SYN" {  } { { "lpm_compare3.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/lpm_compare3.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337956 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare3 " "Found entity 1: lpm_compare3" {  } { { "lpm_compare3.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/lpm_compare3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450337956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare4-SYN " "Found design unit 1: lpm_compare4-SYN" {  } { { "lpm_compare4.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/lpm_compare4.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337960 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare4 " "Found entity 1: lpm_compare4" {  } { { "lpm_compare4.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/lpm_compare4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450337960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare5-SYN " "Found design unit 1: lpm_compare5-SYN" {  } { { "lpm_compare5.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/lpm_compare5.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337965 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare5 " "Found entity 1: lpm_compare5" {  } { { "lpm_compare5.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/lpm_compare5.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450337965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare6-SYN " "Found design unit 1: lpm_compare6-SYN" {  } { { "lpm_compare6.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/lpm_compare6.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337975 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare6 " "Found entity 1: lpm_compare6" {  } { { "lpm_compare6.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/lpm_compare6.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450337975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vram_cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vram_cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vram_cnt-SYN " "Found design unit 1: vram_cnt-SYN" {  } { { "vram_cnt.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/vram_cnt.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337980 ""} { "Info" "ISGN_ENTITY_NAME" "1 vram_cnt " "Found entity 1: vram_cnt" {  } { { "vram_cnt.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/vram_cnt.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450337980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.bdf" "" { Schematic "C:/Users/tago/Dropbox/OUT/EE52/quartus/decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450337983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter3-SYN " "Found design unit 1: lpm_counter3-SYN" {  } { { "lpm_counter3.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/lpm_counter3.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337988 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter3 " "Found entity 1: lpm_counter3" {  } { { "lpm_counter3.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/lpm_counter3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450337988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare9-SYN " "Found design unit 1: lpm_compare9-SYN" {  } { { "lpm_compare9.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/lpm_compare9.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337992 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare9 " "Found entity 1: lpm_compare9" {  } { { "lpm_compare9.vhd" "" { Text "C:/Users/tago/Dropbox/OUT/EE52/quartus/lpm_compare9.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450337992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.bdf" "" { Schematic "C:/Users/tago/Dropbox/OUT/EE52/quartus/debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400450337995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400450337995 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tago/Dropbox/OUT/EE52/quartus/output_files/sopc_scope.map.smsg " "Generated suppressed messages file C:/Users/tago/Dropbox/OUT/EE52/quartus/output_files/sopc_scope.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1400450338180 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "540 " "Peak virtual memory: 540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400450338374 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 18 14:58:58 2014 " "Processing ended: Sun May 18 14:58:58 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400450338374 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400450338374 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400450338374 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1400450338374 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 0 s " "Quartus II Full Compilation was unsuccessful. 21 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1400450339068 ""}
